// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Sun May  8 16:11:52 2022
// Host        : anubhav-acer running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.gen/sources_1/bd/nn/ip/nn_conv_combined_0_0_1/nn_conv_combined_0_0_sim_netlist.v
// Design      : nn_conv_combined_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "nn_conv_combined_0_0,conv_combined,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "conv_combined,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module nn_conv_combined_0_0
   (s_axi_CRTL_BUS_AWADDR,
    s_axi_CRTL_BUS_AWVALID,
    s_axi_CRTL_BUS_AWREADY,
    s_axi_CRTL_BUS_WDATA,
    s_axi_CRTL_BUS_WSTRB,
    s_axi_CRTL_BUS_WVALID,
    s_axi_CRTL_BUS_WREADY,
    s_axi_CRTL_BUS_BRESP,
    s_axi_CRTL_BUS_BVALID,
    s_axi_CRTL_BUS_BREADY,
    s_axi_CRTL_BUS_ARADDR,
    s_axi_CRTL_BUS_ARVALID,
    s_axi_CRTL_BUS_ARREADY,
    s_axi_CRTL_BUS_RDATA,
    s_axi_CRTL_BUS_RRESP,
    s_axi_CRTL_BUS_RVALID,
    s_axi_CRTL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    x_Clk_A,
    x_Rst_A,
    x_EN_A,
    x_WEN_A,
    x_Addr_A,
    x_Din_A,
    x_Dout_A,
    dx_Clk_A,
    dx_Rst_A,
    dx_EN_A,
    dx_WEN_A,
    dx_Addr_A,
    dx_Din_A,
    dx_Dout_A,
    y_Clk_A,
    y_Rst_A,
    y_EN_A,
    y_WEN_A,
    y_Addr_A,
    y_Din_A,
    y_Dout_A,
    dy_Clk_A,
    dy_Rst_A,
    dy_EN_A,
    dy_WEN_A,
    dy_Addr_A,
    dy_Din_A,
    dy_Dout_A);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS AWADDR" *) input [6:0]s_axi_CRTL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS AWVALID" *) input s_axi_CRTL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS AWREADY" *) output s_axi_CRTL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS WDATA" *) input [31:0]s_axi_CRTL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS WSTRB" *) input [3:0]s_axi_CRTL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS WVALID" *) input s_axi_CRTL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS WREADY" *) output s_axi_CRTL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS BRESP" *) output [1:0]s_axi_CRTL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS BVALID" *) output s_axi_CRTL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS BREADY" *) input s_axi_CRTL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS ARADDR" *) input [6:0]s_axi_CRTL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS ARVALID" *) input s_axi_CRTL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS ARREADY" *) output s_axi_CRTL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS RDATA" *) output [31:0]s_axi_CRTL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS RRESP" *) output [1:0]s_axi_CRTL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS RVALID" *) output s_axi_CRTL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CRTL_BUS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CRTL_BUS, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CRTL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CRTL_BUS:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 x_PORTA CLK" *) output x_Clk_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 x_PORTA RST" *) output x_Rst_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 x_PORTA EN" *) output x_EN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 x_PORTA WE" *) output [3:0]x_WEN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 x_PORTA ADDR" *) output [31:0]x_Addr_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 x_PORTA DIN" *) output [31:0]x_Din_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 x_PORTA DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME x_PORTA, MEM_WIDTH 32, MEM_SIZE 4, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, READ_LATENCY 1" *) input [31:0]x_Dout_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dx_PORTA CLK" *) output dx_Clk_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dx_PORTA RST" *) output dx_Rst_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dx_PORTA EN" *) output dx_EN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dx_PORTA WE" *) output [3:0]dx_WEN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dx_PORTA ADDR" *) output [31:0]dx_Addr_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dx_PORTA DIN" *) output [31:0]dx_Din_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dx_PORTA DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dx_PORTA, MEM_WIDTH 32, MEM_SIZE 4, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, READ_LATENCY 1" *) input [31:0]dx_Dout_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 y_PORTA CLK" *) output y_Clk_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 y_PORTA RST" *) output y_Rst_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 y_PORTA EN" *) output y_EN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 y_PORTA WE" *) output [3:0]y_WEN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 y_PORTA ADDR" *) output [31:0]y_Addr_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 y_PORTA DIN" *) output [31:0]y_Din_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 y_PORTA DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME y_PORTA, MEM_WIDTH 32, MEM_SIZE 4, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, READ_LATENCY 1" *) input [31:0]y_Dout_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dy_PORTA CLK" *) output dy_Clk_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dy_PORTA RST" *) output dy_Rst_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dy_PORTA EN" *) output dy_EN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dy_PORTA WE" *) output [3:0]dy_WEN_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dy_PORTA ADDR" *) output [31:0]dy_Addr_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dy_PORTA DIN" *) output [31:0]dy_Din_A;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 dy_PORTA DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dy_PORTA, MEM_WIDTH 32, MEM_SIZE 4, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, READ_LATENCY 1" *) input [31:0]dy_Dout_A;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [11:2]\^dx_Addr_A ;
  wire dx_Clk_A;
  wire [31:0]dx_Din_A;
  wire [31:0]dx_Dout_A;
  wire dx_EN_A;
  wire dx_Rst_A;
  wire [3:0]dx_WEN_A;
  wire [11:2]\^dy_Addr_A ;
  wire dy_Clk_A;
  wire [31:0]dy_Dout_A;
  wire dy_EN_A;
  wire dy_Rst_A;
  wire interrupt;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_CRTL_BUS_ARADDR;
  wire s_axi_CRTL_BUS_ARREADY;
  wire s_axi_CRTL_BUS_ARVALID;
  wire [6:0]s_axi_CRTL_BUS_AWADDR;
  wire s_axi_CRTL_BUS_AWREADY;
  wire s_axi_CRTL_BUS_AWVALID;
  wire s_axi_CRTL_BUS_BREADY;
  wire s_axi_CRTL_BUS_BVALID;
  wire [31:0]s_axi_CRTL_BUS_RDATA;
  wire s_axi_CRTL_BUS_RREADY;
  wire s_axi_CRTL_BUS_RVALID;
  wire [31:0]s_axi_CRTL_BUS_WDATA;
  wire s_axi_CRTL_BUS_WREADY;
  wire [3:0]s_axi_CRTL_BUS_WSTRB;
  wire s_axi_CRTL_BUS_WVALID;
  wire [11:2]\^x_Addr_A ;
  wire x_Clk_A;
  wire [31:0]x_Dout_A;
  wire x_EN_A;
  wire x_Rst_A;
  wire [11:2]\^y_Addr_A ;
  wire y_Clk_A;
  wire [31:0]y_Din_A;
  wire y_EN_A;
  wire y_Rst_A;
  wire [3:0]y_WEN_A;
  wire [31:0]NLW_inst_dx_Addr_A_UNCONNECTED;
  wire [31:0]NLW_inst_dy_Addr_A_UNCONNECTED;
  wire [31:0]NLW_inst_dy_Din_A_UNCONNECTED;
  wire [3:0]NLW_inst_dy_WEN_A_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CRTL_BUS_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CRTL_BUS_RRESP_UNCONNECTED;
  wire [31:0]NLW_inst_x_Addr_A_UNCONNECTED;
  wire [31:0]NLW_inst_x_Din_A_UNCONNECTED;
  wire [3:0]NLW_inst_x_WEN_A_UNCONNECTED;
  wire [31:0]NLW_inst_y_Addr_A_UNCONNECTED;

  assign dx_Addr_A[31] = \<const0> ;
  assign dx_Addr_A[30] = \<const0> ;
  assign dx_Addr_A[29] = \<const0> ;
  assign dx_Addr_A[28] = \<const0> ;
  assign dx_Addr_A[27] = \<const0> ;
  assign dx_Addr_A[26] = \<const0> ;
  assign dx_Addr_A[25] = \<const0> ;
  assign dx_Addr_A[24] = \<const0> ;
  assign dx_Addr_A[23] = \<const0> ;
  assign dx_Addr_A[22] = \<const0> ;
  assign dx_Addr_A[21] = \<const0> ;
  assign dx_Addr_A[20] = \<const0> ;
  assign dx_Addr_A[19] = \<const0> ;
  assign dx_Addr_A[18] = \<const0> ;
  assign dx_Addr_A[17] = \<const0> ;
  assign dx_Addr_A[16] = \<const0> ;
  assign dx_Addr_A[15] = \<const0> ;
  assign dx_Addr_A[14] = \<const0> ;
  assign dx_Addr_A[13] = \<const0> ;
  assign dx_Addr_A[12] = \<const0> ;
  assign dx_Addr_A[11:2] = \^dx_Addr_A [11:2];
  assign dx_Addr_A[1] = \<const0> ;
  assign dx_Addr_A[0] = \<const0> ;
  assign dy_Addr_A[31] = \<const0> ;
  assign dy_Addr_A[30] = \<const0> ;
  assign dy_Addr_A[29] = \<const0> ;
  assign dy_Addr_A[28] = \<const0> ;
  assign dy_Addr_A[27] = \<const0> ;
  assign dy_Addr_A[26] = \<const0> ;
  assign dy_Addr_A[25] = \<const0> ;
  assign dy_Addr_A[24] = \<const0> ;
  assign dy_Addr_A[23] = \<const0> ;
  assign dy_Addr_A[22] = \<const0> ;
  assign dy_Addr_A[21] = \<const0> ;
  assign dy_Addr_A[20] = \<const0> ;
  assign dy_Addr_A[19] = \<const0> ;
  assign dy_Addr_A[18] = \<const0> ;
  assign dy_Addr_A[17] = \<const0> ;
  assign dy_Addr_A[16] = \<const0> ;
  assign dy_Addr_A[15] = \<const0> ;
  assign dy_Addr_A[14] = \<const0> ;
  assign dy_Addr_A[13] = \<const0> ;
  assign dy_Addr_A[12] = \<const0> ;
  assign dy_Addr_A[11:2] = \^dy_Addr_A [11:2];
  assign dy_Addr_A[1] = \<const0> ;
  assign dy_Addr_A[0] = \<const0> ;
  assign dy_Din_A[31] = \<const0> ;
  assign dy_Din_A[30] = \<const0> ;
  assign dy_Din_A[29] = \<const0> ;
  assign dy_Din_A[28] = \<const0> ;
  assign dy_Din_A[27] = \<const0> ;
  assign dy_Din_A[26] = \<const0> ;
  assign dy_Din_A[25] = \<const0> ;
  assign dy_Din_A[24] = \<const0> ;
  assign dy_Din_A[23] = \<const0> ;
  assign dy_Din_A[22] = \<const0> ;
  assign dy_Din_A[21] = \<const0> ;
  assign dy_Din_A[20] = \<const0> ;
  assign dy_Din_A[19] = \<const0> ;
  assign dy_Din_A[18] = \<const0> ;
  assign dy_Din_A[17] = \<const0> ;
  assign dy_Din_A[16] = \<const0> ;
  assign dy_Din_A[15] = \<const0> ;
  assign dy_Din_A[14] = \<const0> ;
  assign dy_Din_A[13] = \<const0> ;
  assign dy_Din_A[12] = \<const0> ;
  assign dy_Din_A[11] = \<const0> ;
  assign dy_Din_A[10] = \<const0> ;
  assign dy_Din_A[9] = \<const0> ;
  assign dy_Din_A[8] = \<const0> ;
  assign dy_Din_A[7] = \<const0> ;
  assign dy_Din_A[6] = \<const0> ;
  assign dy_Din_A[5] = \<const0> ;
  assign dy_Din_A[4] = \<const0> ;
  assign dy_Din_A[3] = \<const0> ;
  assign dy_Din_A[2] = \<const0> ;
  assign dy_Din_A[1] = \<const0> ;
  assign dy_Din_A[0] = \<const0> ;
  assign dy_WEN_A[3] = \<const0> ;
  assign dy_WEN_A[2] = \<const0> ;
  assign dy_WEN_A[1] = \<const0> ;
  assign dy_WEN_A[0] = \<const0> ;
  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_CRTL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CRTL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CRTL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CRTL_BUS_RRESP[0] = \<const0> ;
  assign x_Addr_A[31] = \<const0> ;
  assign x_Addr_A[30] = \<const0> ;
  assign x_Addr_A[29] = \<const0> ;
  assign x_Addr_A[28] = \<const0> ;
  assign x_Addr_A[27] = \<const0> ;
  assign x_Addr_A[26] = \<const0> ;
  assign x_Addr_A[25] = \<const0> ;
  assign x_Addr_A[24] = \<const0> ;
  assign x_Addr_A[23] = \<const0> ;
  assign x_Addr_A[22] = \<const0> ;
  assign x_Addr_A[21] = \<const0> ;
  assign x_Addr_A[20] = \<const0> ;
  assign x_Addr_A[19] = \<const0> ;
  assign x_Addr_A[18] = \<const0> ;
  assign x_Addr_A[17] = \<const0> ;
  assign x_Addr_A[16] = \<const0> ;
  assign x_Addr_A[15] = \<const0> ;
  assign x_Addr_A[14] = \<const0> ;
  assign x_Addr_A[13] = \<const0> ;
  assign x_Addr_A[12] = \<const0> ;
  assign x_Addr_A[11:2] = \^x_Addr_A [11:2];
  assign x_Addr_A[1] = \<const0> ;
  assign x_Addr_A[0] = \<const0> ;
  assign x_Din_A[31] = \<const0> ;
  assign x_Din_A[30] = \<const0> ;
  assign x_Din_A[29] = \<const0> ;
  assign x_Din_A[28] = \<const0> ;
  assign x_Din_A[27] = \<const0> ;
  assign x_Din_A[26] = \<const0> ;
  assign x_Din_A[25] = \<const0> ;
  assign x_Din_A[24] = \<const0> ;
  assign x_Din_A[23] = \<const0> ;
  assign x_Din_A[22] = \<const0> ;
  assign x_Din_A[21] = \<const0> ;
  assign x_Din_A[20] = \<const0> ;
  assign x_Din_A[19] = \<const0> ;
  assign x_Din_A[18] = \<const0> ;
  assign x_Din_A[17] = \<const0> ;
  assign x_Din_A[16] = \<const0> ;
  assign x_Din_A[15] = \<const0> ;
  assign x_Din_A[14] = \<const0> ;
  assign x_Din_A[13] = \<const0> ;
  assign x_Din_A[12] = \<const0> ;
  assign x_Din_A[11] = \<const0> ;
  assign x_Din_A[10] = \<const0> ;
  assign x_Din_A[9] = \<const0> ;
  assign x_Din_A[8] = \<const0> ;
  assign x_Din_A[7] = \<const0> ;
  assign x_Din_A[6] = \<const0> ;
  assign x_Din_A[5] = \<const0> ;
  assign x_Din_A[4] = \<const0> ;
  assign x_Din_A[3] = \<const0> ;
  assign x_Din_A[2] = \<const0> ;
  assign x_Din_A[1] = \<const0> ;
  assign x_Din_A[0] = \<const0> ;
  assign x_WEN_A[3] = \<const0> ;
  assign x_WEN_A[2] = \<const0> ;
  assign x_WEN_A[1] = \<const0> ;
  assign x_WEN_A[0] = \<const0> ;
  assign y_Addr_A[31] = \<const0> ;
  assign y_Addr_A[30] = \<const0> ;
  assign y_Addr_A[29] = \<const0> ;
  assign y_Addr_A[28] = \<const0> ;
  assign y_Addr_A[27] = \<const0> ;
  assign y_Addr_A[26] = \<const0> ;
  assign y_Addr_A[25] = \<const0> ;
  assign y_Addr_A[24] = \<const0> ;
  assign y_Addr_A[23] = \<const0> ;
  assign y_Addr_A[22] = \<const0> ;
  assign y_Addr_A[21] = \<const0> ;
  assign y_Addr_A[20] = \<const0> ;
  assign y_Addr_A[19] = \<const0> ;
  assign y_Addr_A[18] = \<const0> ;
  assign y_Addr_A[17] = \<const0> ;
  assign y_Addr_A[16] = \<const0> ;
  assign y_Addr_A[15] = \<const0> ;
  assign y_Addr_A[14] = \<const0> ;
  assign y_Addr_A[13] = \<const0> ;
  assign y_Addr_A[12] = \<const0> ;
  assign y_Addr_A[11:2] = \^y_Addr_A [11:2];
  assign y_Addr_A[1] = \<const0> ;
  assign y_Addr_A[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CRTL_BUS_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CRTL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CRTL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "60'b000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_pp1_stage0 = "60'b000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_pp2_stage0 = "60'b000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp2_stage1 = "60'b000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp3_stage0 = "60'b000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_pp4_stage0 = "60'b001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state1 = "60'b000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "60'b000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "60'b000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state15 = "60'b000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state16 = "60'b000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state17 = "60'b000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state18 = "60'b000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state19 = "60'b000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state2 = "60'b000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "60'b000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state21 = "60'b000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state22 = "60'b000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state23 = "60'b000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state24 = "60'b000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "60'b000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "60'b000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "60'b000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "60'b000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "60'b000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "60'b000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "60'b000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "60'b000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "60'b000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "60'b000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "60'b000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "60'b000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "60'b000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "60'b000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "60'b000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "60'b000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state52 = "60'b000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "60'b000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "60'b000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "60'b000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "60'b000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "60'b000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "60'b000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "60'b000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "60'b000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "60'b000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "60'b000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "60'b000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "60'b000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "60'b000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "60'b000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "60'b000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "60'b000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "60'b000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "60'b000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "60'b000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "60'b010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "60'b100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "60'b000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "60'b000000000000000000000000000000000000000000000000000100000000" *) 
  nn_conv_combined_0_0_conv_combined inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dx_Addr_A({NLW_inst_dx_Addr_A_UNCONNECTED[31:12],\^dx_Addr_A ,NLW_inst_dx_Addr_A_UNCONNECTED[1:0]}),
        .dx_Clk_A(dx_Clk_A),
        .dx_Din_A(dx_Din_A),
        .dx_Dout_A(dx_Dout_A),
        .dx_EN_A(dx_EN_A),
        .dx_Rst_A(dx_Rst_A),
        .dx_WEN_A(dx_WEN_A),
        .dy_Addr_A({NLW_inst_dy_Addr_A_UNCONNECTED[31:12],\^dy_Addr_A ,NLW_inst_dy_Addr_A_UNCONNECTED[1:0]}),
        .dy_Clk_A(dy_Clk_A),
        .dy_Din_A(NLW_inst_dy_Din_A_UNCONNECTED[31:0]),
        .dy_Dout_A(dy_Dout_A),
        .dy_EN_A(dy_EN_A),
        .dy_Rst_A(dy_Rst_A),
        .dy_WEN_A(NLW_inst_dy_WEN_A_UNCONNECTED[3:0]),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_CRTL_BUS_ARADDR(s_axi_CRTL_BUS_ARADDR),
        .s_axi_CRTL_BUS_ARREADY(s_axi_CRTL_BUS_ARREADY),
        .s_axi_CRTL_BUS_ARVALID(s_axi_CRTL_BUS_ARVALID),
        .s_axi_CRTL_BUS_AWADDR(s_axi_CRTL_BUS_AWADDR),
        .s_axi_CRTL_BUS_AWREADY(s_axi_CRTL_BUS_AWREADY),
        .s_axi_CRTL_BUS_AWVALID(s_axi_CRTL_BUS_AWVALID),
        .s_axi_CRTL_BUS_BREADY(s_axi_CRTL_BUS_BREADY),
        .s_axi_CRTL_BUS_BRESP(NLW_inst_s_axi_CRTL_BUS_BRESP_UNCONNECTED[1:0]),
        .s_axi_CRTL_BUS_BVALID(s_axi_CRTL_BUS_BVALID),
        .s_axi_CRTL_BUS_RDATA(s_axi_CRTL_BUS_RDATA),
        .s_axi_CRTL_BUS_RREADY(s_axi_CRTL_BUS_RREADY),
        .s_axi_CRTL_BUS_RRESP(NLW_inst_s_axi_CRTL_BUS_RRESP_UNCONNECTED[1:0]),
        .s_axi_CRTL_BUS_RVALID(s_axi_CRTL_BUS_RVALID),
        .s_axi_CRTL_BUS_WDATA(s_axi_CRTL_BUS_WDATA),
        .s_axi_CRTL_BUS_WREADY(s_axi_CRTL_BUS_WREADY),
        .s_axi_CRTL_BUS_WSTRB(s_axi_CRTL_BUS_WSTRB),
        .s_axi_CRTL_BUS_WVALID(s_axi_CRTL_BUS_WVALID),
        .x_Addr_A({NLW_inst_x_Addr_A_UNCONNECTED[31:12],\^x_Addr_A ,NLW_inst_x_Addr_A_UNCONNECTED[1:0]}),
        .x_Clk_A(x_Clk_A),
        .x_Din_A(NLW_inst_x_Din_A_UNCONNECTED[31:0]),
        .x_Dout_A(x_Dout_A),
        .x_EN_A(x_EN_A),
        .x_Rst_A(x_Rst_A),
        .x_WEN_A(NLW_inst_x_WEN_A_UNCONNECTED[3:0]),
        .y_Addr_A({NLW_inst_y_Addr_A_UNCONNECTED[31:12],\^y_Addr_A ,NLW_inst_y_Addr_A_UNCONNECTED[1:0]}),
        .y_Clk_A(y_Clk_A),
        .y_Din_A(y_Din_A),
        .y_Dout_A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .y_EN_A(y_EN_A),
        .y_Rst_A(y_Rst_A),
        .y_WEN_A(y_WEN_A));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CRTL_BUS_ADDR_WIDTH = "7" *) 
(* C_S_AXI_CRTL_BUS_DATA_WIDTH = "32" *) (* C_S_AXI_CRTL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "conv_combined" *) (* ap_ST_fsm_pp0_stage0 = "60'b000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_pp1_stage0 = "60'b000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_pp2_stage0 = "60'b000000000000000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_pp2_stage1 = "60'b000000000000000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_pp3_stage0 = "60'b000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_pp4_stage0 = "60'b001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state1 = "60'b000000000000000000000000000000000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "60'b000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "60'b000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state15 = "60'b000000000000000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state16 = "60'b000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state17 = "60'b000000000000000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state18 = "60'b000000000000000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state19 = "60'b000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state2 = "60'b000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "60'b000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state21 = "60'b000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state22 = "60'b000000000000000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state23 = "60'b000000000000000000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state24 = "60'b000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state25 = "60'b000000000000000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state29 = "60'b000000000000000000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "60'b000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "60'b000000000000000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state31 = "60'b000000000000000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "60'b000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state33 = "60'b000000000000000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state34 = "60'b000000000000000000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "60'b000000000000000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "60'b000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "60'b000000000000000000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "60'b000000000000000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "60'b000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "60'b000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "60'b000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "60'b000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state52 = "60'b000000000000000000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state53 = "60'b000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state54 = "60'b000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "60'b000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state56 = "60'b000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state6 = "60'b000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "60'b000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state61 = "60'b000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state62 = "60'b000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "60'b000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state64 = "60'b000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state65 = "60'b000000000010000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "60'b000000000100000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state67 = "60'b000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state68 = "60'b000000010000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "60'b000000100000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state7 = "60'b000000000000000000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state70 = "60'b000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "60'b000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state72 = "60'b000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "60'b010000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state79 = "60'b100000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state8 = "60'b000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "60'b000000000000000000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module nn_conv_combined_0_0_conv_combined
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    x_Addr_A,
    x_EN_A,
    x_WEN_A,
    x_Din_A,
    x_Dout_A,
    x_Clk_A,
    x_Rst_A,
    dx_Addr_A,
    dx_EN_A,
    dx_WEN_A,
    dx_Din_A,
    dx_Dout_A,
    dx_Clk_A,
    dx_Rst_A,
    y_Addr_A,
    y_EN_A,
    y_WEN_A,
    y_Din_A,
    y_Dout_A,
    y_Clk_A,
    y_Rst_A,
    dy_Addr_A,
    dy_EN_A,
    dy_WEN_A,
    dy_Din_A,
    dy_Dout_A,
    dy_Clk_A,
    dy_Rst_A,
    s_axi_CRTL_BUS_AWVALID,
    s_axi_CRTL_BUS_AWREADY,
    s_axi_CRTL_BUS_AWADDR,
    s_axi_CRTL_BUS_WVALID,
    s_axi_CRTL_BUS_WREADY,
    s_axi_CRTL_BUS_WDATA,
    s_axi_CRTL_BUS_WSTRB,
    s_axi_CRTL_BUS_ARVALID,
    s_axi_CRTL_BUS_ARREADY,
    s_axi_CRTL_BUS_ARADDR,
    s_axi_CRTL_BUS_RVALID,
    s_axi_CRTL_BUS_RREADY,
    s_axi_CRTL_BUS_RDATA,
    s_axi_CRTL_BUS_RRESP,
    s_axi_CRTL_BUS_BVALID,
    s_axi_CRTL_BUS_BREADY,
    s_axi_CRTL_BUS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  output [31:0]x_Addr_A;
  output x_EN_A;
  output [3:0]x_WEN_A;
  output [31:0]x_Din_A;
  input [31:0]x_Dout_A;
  output x_Clk_A;
  output x_Rst_A;
  output [31:0]dx_Addr_A;
  output dx_EN_A;
  output [3:0]dx_WEN_A;
  output [31:0]dx_Din_A;
  input [31:0]dx_Dout_A;
  output dx_Clk_A;
  output dx_Rst_A;
  output [31:0]y_Addr_A;
  output y_EN_A;
  output [3:0]y_WEN_A;
  output [31:0]y_Din_A;
  input [31:0]y_Dout_A;
  output y_Clk_A;
  output y_Rst_A;
  output [31:0]dy_Addr_A;
  output dy_EN_A;
  output [3:0]dy_WEN_A;
  output [31:0]dy_Din_A;
  input [31:0]dy_Dout_A;
  output dy_Clk_A;
  output dy_Rst_A;
  input s_axi_CRTL_BUS_AWVALID;
  output s_axi_CRTL_BUS_AWREADY;
  input [6:0]s_axi_CRTL_BUS_AWADDR;
  input s_axi_CRTL_BUS_WVALID;
  output s_axi_CRTL_BUS_WREADY;
  input [31:0]s_axi_CRTL_BUS_WDATA;
  input [3:0]s_axi_CRTL_BUS_WSTRB;
  input s_axi_CRTL_BUS_ARVALID;
  output s_axi_CRTL_BUS_ARREADY;
  input [6:0]s_axi_CRTL_BUS_ARADDR;
  output s_axi_CRTL_BUS_RVALID;
  input s_axi_CRTL_BUS_RREADY;
  output [31:0]s_axi_CRTL_BUS_RDATA;
  output [1:0]s_axi_CRTL_BUS_RRESP;
  output s_axi_CRTL_BUS_BVALID;
  input s_axi_CRTL_BUS_BREADY;
  output [1:0]s_axi_CRTL_BUS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [31:0]FH;
  wire [31:0]FH_read_reg_1973;
  wire [31:0]FW;
  wire [31:0]FW_read_reg_1958;
  wire I_RREADY4;
  wire [31:0]W;
  wire [31:0]W_read_reg_1982;
  wire [9:0]add_ln1116_fu_1846_p2;
  wire [4:2]add_ln1118_1_fu_1803_p2;
  wire [4:0]add_ln1118_1_reg_2635;
  wire [9:0]add_ln1118_fu_1427_p2;
  wire [9:0]add_ln1118_reg_2426;
  wire [31:0]add_ln42_fu_761_p2;
  wire [31:0]add_ln42_reg_2045;
  wire \add_ln42_reg_2045_reg[13]_i_1_n_0 ;
  wire \add_ln42_reg_2045_reg[13]_i_1_n_1 ;
  wire \add_ln42_reg_2045_reg[13]_i_1_n_2 ;
  wire \add_ln42_reg_2045_reg[13]_i_1_n_3 ;
  wire \add_ln42_reg_2045_reg[17]_i_1_n_0 ;
  wire \add_ln42_reg_2045_reg[17]_i_1_n_1 ;
  wire \add_ln42_reg_2045_reg[17]_i_1_n_2 ;
  wire \add_ln42_reg_2045_reg[17]_i_1_n_3 ;
  wire \add_ln42_reg_2045_reg[1]_i_1_n_0 ;
  wire \add_ln42_reg_2045_reg[1]_i_1_n_1 ;
  wire \add_ln42_reg_2045_reg[1]_i_1_n_2 ;
  wire \add_ln42_reg_2045_reg[1]_i_1_n_3 ;
  wire \add_ln42_reg_2045_reg[21]_i_1_n_0 ;
  wire \add_ln42_reg_2045_reg[21]_i_1_n_1 ;
  wire \add_ln42_reg_2045_reg[21]_i_1_n_2 ;
  wire \add_ln42_reg_2045_reg[21]_i_1_n_3 ;
  wire \add_ln42_reg_2045_reg[25]_i_1_n_0 ;
  wire \add_ln42_reg_2045_reg[25]_i_1_n_1 ;
  wire \add_ln42_reg_2045_reg[25]_i_1_n_2 ;
  wire \add_ln42_reg_2045_reg[25]_i_1_n_3 ;
  wire \add_ln42_reg_2045_reg[31]_i_1_n_2 ;
  wire \add_ln42_reg_2045_reg[31]_i_1_n_3 ;
  wire \add_ln42_reg_2045_reg[5]_i_1_n_0 ;
  wire \add_ln42_reg_2045_reg[5]_i_1_n_1 ;
  wire \add_ln42_reg_2045_reg[5]_i_1_n_2 ;
  wire \add_ln42_reg_2045_reg[5]_i_1_n_3 ;
  wire \add_ln42_reg_2045_reg[9]_i_1_n_0 ;
  wire \add_ln42_reg_2045_reg[9]_i_1_n_1 ;
  wire \add_ln42_reg_2045_reg[9]_i_1_n_2 ;
  wire \add_ln42_reg_2045_reg[9]_i_1_n_3 ;
  wire [4:0]add_ln44_1_fu_857_p2;
  wire [4:0]add_ln44_1_reg_2097;
  wire add_ln44_1_reg_20970;
  wire \add_ln44_1_reg_2097[4]_i_3_n_0 ;
  wire [4:0]add_ln44_1_reg_2097_pp0_iter1_reg;
  wire add_ln44_1_reg_2097_pp0_iter1_reg0;
  wire [4:2]add_ln44_fu_800_p2;
  wire [4:0]add_ln44_reg_2072;
  wire [62:0]add_ln55_2_fu_1709_p2;
  wire [62:0]add_ln55_2_reg_2571;
  wire \add_ln55_2_reg_2571_reg[12]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[12]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[12]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[12]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[16]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[16]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[16]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[16]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[20]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[20]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[20]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[20]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[24]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[24]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[24]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[24]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[28]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[28]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[28]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[28]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[32]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[32]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[32]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[32]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[36]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[36]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[36]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[36]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[40]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[40]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[40]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[40]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[44]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[44]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[44]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[44]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[48]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[48]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[48]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[48]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[4]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[4]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[4]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[4]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[52]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[52]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[52]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[52]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[56]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[56]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[56]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[56]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[60]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[60]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[60]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[60]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[62]_i_1_n_3 ;
  wire \add_ln55_2_reg_2571_reg[8]_i_1_n_0 ;
  wire \add_ln55_2_reg_2571_reg[8]_i_1_n_1 ;
  wire \add_ln55_2_reg_2571_reg[8]_i_1_n_2 ;
  wire \add_ln55_2_reg_2571_reg[8]_i_1_n_3 ;
  wire [31:0]add_ln56_fu_1788_p2;
  wire [31:0]add_ln58_fu_1759_p2;
  wire [31:0]add_ln58_reg_2611;
  wire \add_ln58_reg_2611_reg[12]_i_1_n_0 ;
  wire \add_ln58_reg_2611_reg[12]_i_1_n_1 ;
  wire \add_ln58_reg_2611_reg[12]_i_1_n_2 ;
  wire \add_ln58_reg_2611_reg[12]_i_1_n_3 ;
  wire \add_ln58_reg_2611_reg[16]_i_1_n_0 ;
  wire \add_ln58_reg_2611_reg[16]_i_1_n_1 ;
  wire \add_ln58_reg_2611_reg[16]_i_1_n_2 ;
  wire \add_ln58_reg_2611_reg[16]_i_1_n_3 ;
  wire \add_ln58_reg_2611_reg[20]_i_1_n_0 ;
  wire \add_ln58_reg_2611_reg[20]_i_1_n_1 ;
  wire \add_ln58_reg_2611_reg[20]_i_1_n_2 ;
  wire \add_ln58_reg_2611_reg[20]_i_1_n_3 ;
  wire \add_ln58_reg_2611_reg[24]_i_1_n_0 ;
  wire \add_ln58_reg_2611_reg[24]_i_1_n_1 ;
  wire \add_ln58_reg_2611_reg[24]_i_1_n_2 ;
  wire \add_ln58_reg_2611_reg[24]_i_1_n_3 ;
  wire \add_ln58_reg_2611_reg[28]_i_1_n_0 ;
  wire \add_ln58_reg_2611_reg[28]_i_1_n_1 ;
  wire \add_ln58_reg_2611_reg[28]_i_1_n_2 ;
  wire \add_ln58_reg_2611_reg[28]_i_1_n_3 ;
  wire \add_ln58_reg_2611_reg[31]_i_1_n_2 ;
  wire \add_ln58_reg_2611_reg[31]_i_1_n_3 ;
  wire \add_ln58_reg_2611_reg[4]_i_1_n_0 ;
  wire \add_ln58_reg_2611_reg[4]_i_1_n_1 ;
  wire \add_ln58_reg_2611_reg[4]_i_1_n_2 ;
  wire \add_ln58_reg_2611_reg[4]_i_1_n_3 ;
  wire \add_ln58_reg_2611_reg[8]_i_1_n_0 ;
  wire \add_ln58_reg_2611_reg[8]_i_1_n_1 ;
  wire \add_ln58_reg_2611_reg[8]_i_1_n_2 ;
  wire \add_ln58_reg_2611_reg[8]_i_1_n_3 ;
  wire add_ln60_reg_2640_reg_n_100;
  wire add_ln60_reg_2640_reg_n_101;
  wire add_ln60_reg_2640_reg_n_102;
  wire add_ln60_reg_2640_reg_n_103;
  wire add_ln60_reg_2640_reg_n_104;
  wire add_ln60_reg_2640_reg_n_105;
  wire add_ln60_reg_2640_reg_n_96;
  wire add_ln60_reg_2640_reg_n_97;
  wire add_ln60_reg_2640_reg_n_98;
  wire add_ln60_reg_2640_reg_n_99;
  wire [31:0]add_ln70_fu_866_p2;
  wire [31:0]add_ln70_reg_2107;
  wire \add_ln70_reg_2107_reg[13]_i_1_n_0 ;
  wire \add_ln70_reg_2107_reg[13]_i_1_n_1 ;
  wire \add_ln70_reg_2107_reg[13]_i_1_n_2 ;
  wire \add_ln70_reg_2107_reg[13]_i_1_n_3 ;
  wire \add_ln70_reg_2107_reg[17]_i_1_n_0 ;
  wire \add_ln70_reg_2107_reg[17]_i_1_n_1 ;
  wire \add_ln70_reg_2107_reg[17]_i_1_n_2 ;
  wire \add_ln70_reg_2107_reg[17]_i_1_n_3 ;
  wire \add_ln70_reg_2107_reg[1]_i_1_n_0 ;
  wire \add_ln70_reg_2107_reg[1]_i_1_n_1 ;
  wire \add_ln70_reg_2107_reg[1]_i_1_n_2 ;
  wire \add_ln70_reg_2107_reg[1]_i_1_n_3 ;
  wire \add_ln70_reg_2107_reg[21]_i_1_n_0 ;
  wire \add_ln70_reg_2107_reg[21]_i_1_n_1 ;
  wire \add_ln70_reg_2107_reg[21]_i_1_n_2 ;
  wire \add_ln70_reg_2107_reg[21]_i_1_n_3 ;
  wire \add_ln70_reg_2107_reg[25]_i_1_n_0 ;
  wire \add_ln70_reg_2107_reg[25]_i_1_n_1 ;
  wire \add_ln70_reg_2107_reg[25]_i_1_n_2 ;
  wire \add_ln70_reg_2107_reg[25]_i_1_n_3 ;
  wire \add_ln70_reg_2107_reg[31]_i_1_n_2 ;
  wire \add_ln70_reg_2107_reg[31]_i_1_n_3 ;
  wire \add_ln70_reg_2107_reg[5]_i_1_n_0 ;
  wire \add_ln70_reg_2107_reg[5]_i_1_n_1 ;
  wire \add_ln70_reg_2107_reg[5]_i_1_n_2 ;
  wire \add_ln70_reg_2107_reg[5]_i_1_n_3 ;
  wire \add_ln70_reg_2107_reg[9]_i_1_n_0 ;
  wire \add_ln70_reg_2107_reg[9]_i_1_n_1 ;
  wire \add_ln70_reg_2107_reg[9]_i_1_n_2 ;
  wire \add_ln70_reg_2107_reg[9]_i_1_n_3 ;
  wire [4:0]add_ln727_1_fu_1285_p2;
  wire [4:0]add_ln727_1_reg_2355;
  wire add_ln727_1_reg_23550;
  wire \add_ln727_1_reg_2355[1]_i_2_n_0 ;
  wire \add_ln727_1_reg_2355[1]_i_3_n_0 ;
  wire \add_ln727_1_reg_2355[2]_i_2_n_0 ;
  wire \add_ln727_1_reg_2355[2]_i_3_n_0 ;
  wire \add_ln727_1_reg_2355[3]_i_2_n_0 ;
  wire \add_ln727_1_reg_2355[3]_i_3_n_0 ;
  wire \add_ln727_1_reg_2355[4]_i_2_n_0 ;
  wire \add_ln727_1_reg_2355[4]_i_3_n_0 ;
  wire \add_ln727_1_reg_2355[4]_i_4_n_0 ;
  wire \add_ln727_1_reg_2355[4]_i_5_n_0 ;
  wire \add_ln727_1_reg_2355[4]_i_6_n_0 ;
  wire \add_ln727_1_reg_2355[4]_i_7_n_0 ;
  wire [4:0]add_ln727_1_reg_2355_pp2_iter1_reg;
  wire [4:0]add_ln727_1_reg_2355_pp2_iter2_reg;
  wire [4:0]add_ln72_1_fu_989_p2;
  wire [4:0]add_ln72_1_reg_2166;
  wire add_ln72_1_reg_21660;
  wire \add_ln72_1_reg_2166[4]_i_3_n_0 ;
  wire [4:0]add_ln72_1_reg_2166_pp1_iter1_reg;
  wire add_ln72_1_reg_2166_pp1_iter1_reg0;
  wire [4:2]add_ln72_fu_932_p2;
  wire [4:0]add_ln72_reg_2141;
  wire [9:0]add_ln76_1_fu_1105_p2;
  wire [9:0]add_ln76_1_reg_2257;
  wire add_ln76_1_reg_22570;
  wire [127:0]add_ln76_2_fu_1173_p2;
  wire [127:0]add_ln76_2_reg_2323;
  wire \add_ln76_2_reg_2323_reg[100]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[100]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[100]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[100]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[104]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[104]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[104]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[104]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[108]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[108]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[108]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[108]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[112]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[112]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[112]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[112]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[116]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[116]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[116]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[116]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[120]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[120]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[120]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[120]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[124]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[124]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[124]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[124]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[127]_i_2_n_2 ;
  wire \add_ln76_2_reg_2323_reg[127]_i_2_n_3 ;
  wire \add_ln76_2_reg_2323_reg[12]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[12]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[12]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[12]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[16]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[16]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[16]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[16]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[20]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[20]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[20]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[20]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[24]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[24]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[24]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[24]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[28]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[28]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[28]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[28]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[32]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[32]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[32]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[32]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[36]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[36]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[36]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[36]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[40]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[40]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[40]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[40]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[44]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[44]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[44]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[44]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[48]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[48]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[48]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[48]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[4]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[4]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[4]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[4]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[52]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[52]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[52]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[52]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[56]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[56]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[56]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[56]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[60]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[60]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[60]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[60]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[64]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[64]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[64]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[64]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[68]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[68]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[68]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[68]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[72]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[72]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[72]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[72]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[76]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[76]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[76]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[76]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[80]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[80]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[80]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[80]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[84]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[84]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[84]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[84]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[88]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[88]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[88]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[88]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[8]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[8]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[8]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[8]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[92]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[92]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[92]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[92]_i_1_n_3 ;
  wire \add_ln76_2_reg_2323_reg[96]_i_1_n_0 ;
  wire \add_ln76_2_reg_2323_reg[96]_i_1_n_1 ;
  wire \add_ln76_2_reg_2323_reg[96]_i_1_n_2 ;
  wire \add_ln76_2_reg_2323_reg[96]_i_1_n_3 ;
  wire [95:0]add_ln77_1_fu_1316_p2;
  wire [9:0]add_ln77_reg_2390;
  wire add_ln77_reg_23900;
  wire [63:0]add_ln78_1_fu_1303_p2;
  wire [4:0]add_ln79_fu_1297_p2;
  wire [4:0]add_ln79_reg_2365;
  wire add_ln79_reg_23650;
  wire \add_ln79_reg_2365[4]_i_2_n_0 ;
  wire [30:0]add_ln90_fu_1587_p2;
  wire [30:0]add_ln90_reg_2502;
  wire add_ln90_reg_25020;
  wire \add_ln90_reg_2502_reg[13]_i_1_n_0 ;
  wire \add_ln90_reg_2502_reg[13]_i_1_n_1 ;
  wire \add_ln90_reg_2502_reg[13]_i_1_n_2 ;
  wire \add_ln90_reg_2502_reg[13]_i_1_n_3 ;
  wire \add_ln90_reg_2502_reg[17]_i_1_n_0 ;
  wire \add_ln90_reg_2502_reg[17]_i_1_n_1 ;
  wire \add_ln90_reg_2502_reg[17]_i_1_n_2 ;
  wire \add_ln90_reg_2502_reg[17]_i_1_n_3 ;
  wire \add_ln90_reg_2502_reg[1]_i_1_n_0 ;
  wire \add_ln90_reg_2502_reg[1]_i_1_n_1 ;
  wire \add_ln90_reg_2502_reg[1]_i_1_n_2 ;
  wire \add_ln90_reg_2502_reg[1]_i_1_n_3 ;
  wire \add_ln90_reg_2502_reg[21]_i_1_n_0 ;
  wire \add_ln90_reg_2502_reg[21]_i_1_n_1 ;
  wire \add_ln90_reg_2502_reg[21]_i_1_n_2 ;
  wire \add_ln90_reg_2502_reg[21]_i_1_n_3 ;
  wire \add_ln90_reg_2502_reg[25]_i_1_n_0 ;
  wire \add_ln90_reg_2502_reg[25]_i_1_n_1 ;
  wire \add_ln90_reg_2502_reg[25]_i_1_n_2 ;
  wire \add_ln90_reg_2502_reg[25]_i_1_n_3 ;
  wire \add_ln90_reg_2502_reg[30]_i_2_n_3 ;
  wire \add_ln90_reg_2502_reg[5]_i_1_n_0 ;
  wire \add_ln90_reg_2502_reg[5]_i_1_n_1 ;
  wire \add_ln90_reg_2502_reg[5]_i_1_n_2 ;
  wire \add_ln90_reg_2502_reg[5]_i_1_n_3 ;
  wire \add_ln90_reg_2502_reg[9]_i_1_n_0 ;
  wire \add_ln90_reg_2502_reg[9]_i_1_n_1 ;
  wire \add_ln90_reg_2502_reg[9]_i_1_n_2 ;
  wire \add_ln90_reg_2502_reg[9]_i_1_n_3 ;
  wire [4:2]add_ln92_fu_1625_p2;
  wire [4:0]add_ln92_reg_2526;
  wire addr_cmp204_fu_1463_p2;
  wire addr_cmp204_reg_2462;
  wire addr_cmp204_reg_24620;
  wire \addr_cmp204_reg_2462[0]_i_10_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_11_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_12_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_13_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_14_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_3_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_4_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_5_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_7_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_8_n_0 ;
  wire \addr_cmp204_reg_2462[0]_i_9_n_0 ;
  wire addr_cmp204_reg_2462_pp2_iter4_reg;
  wire \addr_cmp204_reg_2462_reg[0]_i_1_n_2 ;
  wire \addr_cmp204_reg_2462_reg[0]_i_1_n_3 ;
  wire \addr_cmp204_reg_2462_reg[0]_i_2_n_0 ;
  wire \addr_cmp204_reg_2462_reg[0]_i_2_n_1 ;
  wire \addr_cmp204_reg_2462_reg[0]_i_2_n_2 ;
  wire \addr_cmp204_reg_2462_reg[0]_i_2_n_3 ;
  wire \addr_cmp204_reg_2462_reg[0]_i_6_n_0 ;
  wire \addr_cmp204_reg_2462_reg[0]_i_6_n_1 ;
  wire \addr_cmp204_reg_2462_reg[0]_i_6_n_2 ;
  wire \addr_cmp204_reg_2462_reg[0]_i_6_n_3 ;
  wire addr_cmp_fu_1445_p2;
  wire addr_cmp_reg_2446;
  wire \addr_cmp_reg_2446[0]_i_10_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_11_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_12_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_13_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_14_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_3_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_4_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_5_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_7_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_8_n_0 ;
  wire \addr_cmp_reg_2446[0]_i_9_n_0 ;
  wire addr_cmp_reg_2446_pp2_iter3_reg;
  wire addr_cmp_reg_2446_pp2_iter4_reg;
  wire \addr_cmp_reg_2446_reg[0]_i_1_n_2 ;
  wire \addr_cmp_reg_2446_reg[0]_i_1_n_3 ;
  wire \addr_cmp_reg_2446_reg[0]_i_2_n_0 ;
  wire \addr_cmp_reg_2446_reg[0]_i_2_n_1 ;
  wire \addr_cmp_reg_2446_reg[0]_i_2_n_2 ;
  wire \addr_cmp_reg_2446_reg[0]_i_2_n_3 ;
  wire \addr_cmp_reg_2446_reg[0]_i_6_n_0 ;
  wire \addr_cmp_reg_2446_reg[0]_i_6_n_1 ;
  wire \addr_cmp_reg_2446_reg[0]_i_6_n_2 ;
  wire \addr_cmp_reg_2446_reg[0]_i_6_n_3 ;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_0;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_1;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_10;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_11;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_12;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_13;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_14;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_15;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_16;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_17;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_18;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_19;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_2;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_20;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_21;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_22;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_23;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_24;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_25;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_26;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_27;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_28;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_29;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_3;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_30;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_31;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_32;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_33;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_34;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_35;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_36;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_37;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_38;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_39;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_4;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_40;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_41;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_42;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_43;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_44;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_45;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_46;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_47;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_5;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_59;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_6;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_60;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_61;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_62;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_63;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_64;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_65;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_66;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_67;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_68;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_69;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_7;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_70;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_71;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_72;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_73;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_74;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_75;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_76;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_77;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_78;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_8;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_9;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_28;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_30;
  wire ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_32;
  wire [30:0]and_ln703_fu_1561_p2;
  wire \ap_CS_fsm[12]_i_2_n_0 ;
  wire \ap_CS_fsm[24]_i_2_n_0 ;
  wire \ap_CS_fsm[25]_i_10_n_0 ;
  wire \ap_CS_fsm[25]_i_11_n_0 ;
  wire \ap_CS_fsm[25]_i_12_n_0 ;
  wire \ap_CS_fsm[25]_i_13_n_0 ;
  wire \ap_CS_fsm[25]_i_14_n_0 ;
  wire \ap_CS_fsm[25]_i_15_n_0 ;
  wire \ap_CS_fsm[25]_i_4_n_0 ;
  wire \ap_CS_fsm[25]_i_5_n_0 ;
  wire \ap_CS_fsm[25]_i_6_n_0 ;
  wire \ap_CS_fsm[25]_i_8_n_0 ;
  wire \ap_CS_fsm[25]_i_9_n_0 ;
  wire \ap_CS_fsm[52]_i_11_n_0 ;
  wire \ap_CS_fsm[52]_i_12_n_0 ;
  wire \ap_CS_fsm[52]_i_13_n_0 ;
  wire \ap_CS_fsm[52]_i_14_n_0 ;
  wire \ap_CS_fsm[52]_i_16_n_0 ;
  wire \ap_CS_fsm[52]_i_17_n_0 ;
  wire \ap_CS_fsm[52]_i_18_n_0 ;
  wire \ap_CS_fsm[52]_i_19_n_0 ;
  wire \ap_CS_fsm[52]_i_21_n_0 ;
  wire \ap_CS_fsm[52]_i_22_n_0 ;
  wire \ap_CS_fsm[52]_i_23_n_0 ;
  wire \ap_CS_fsm[52]_i_24_n_0 ;
  wire \ap_CS_fsm[52]_i_25_n_0 ;
  wire \ap_CS_fsm[52]_i_26_n_0 ;
  wire \ap_CS_fsm[52]_i_27_n_0 ;
  wire \ap_CS_fsm[52]_i_28_n_0 ;
  wire \ap_CS_fsm[52]_i_4_n_0 ;
  wire \ap_CS_fsm[52]_i_6_n_0 ;
  wire \ap_CS_fsm[52]_i_7_n_0 ;
  wire \ap_CS_fsm[52]_i_8_n_0 ;
  wire \ap_CS_fsm[52]_i_9_n_0 ;
  wire \ap_CS_fsm[56]_i_1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp2_stage1;
  wire ap_CS_fsm_pp3_stage0;
  wire ap_CS_fsm_pp4_stage0;
  wire \ap_CS_fsm_reg[20]_srl4___ap_CS_fsm_reg_r_2_n_0 ;
  wire \ap_CS_fsm_reg[21]_ap_CS_fsm_reg_r_3_n_0 ;
  wire \ap_CS_fsm_reg[25]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[25]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[25]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[25]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[25]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[25]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[25]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[25]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[25]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[25]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[45]_srl2___ap_CS_fsm_reg_r_0_n_0 ;
  wire \ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_1_n_0 ;
  wire \ap_CS_fsm_reg[52]_i_10_n_0 ;
  wire \ap_CS_fsm_reg[52]_i_10_n_1 ;
  wire \ap_CS_fsm_reg[52]_i_10_n_2 ;
  wire \ap_CS_fsm_reg[52]_i_10_n_3 ;
  wire \ap_CS_fsm_reg[52]_i_15_n_0 ;
  wire \ap_CS_fsm_reg[52]_i_15_n_1 ;
  wire \ap_CS_fsm_reg[52]_i_15_n_2 ;
  wire \ap_CS_fsm_reg[52]_i_15_n_3 ;
  wire \ap_CS_fsm_reg[52]_i_20_n_0 ;
  wire \ap_CS_fsm_reg[52]_i_20_n_1 ;
  wire \ap_CS_fsm_reg[52]_i_20_n_2 ;
  wire \ap_CS_fsm_reg[52]_i_20_n_3 ;
  wire \ap_CS_fsm_reg[52]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[52]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[52]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[52]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[52]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[52]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[52]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[52]_i_5_n_3 ;
  wire \ap_CS_fsm_reg[8]_srl4___ap_CS_fsm_reg_r_2_n_0 ;
  wire \ap_CS_fsm_reg[9]_ap_CS_fsm_reg_r_3_n_0 ;
  wire ap_CS_fsm_reg_gate__0_n_0;
  wire ap_CS_fsm_reg_gate__1_n_0;
  wire ap_CS_fsm_reg_gate_n_0;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire ap_CS_fsm_reg_r_0_n_0;
  wire ap_CS_fsm_reg_r_1_n_0;
  wire ap_CS_fsm_reg_r_2_n_0;
  wire ap_CS_fsm_reg_r_3_n_0;
  wire ap_CS_fsm_reg_r_n_0;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire [59:0]ap_NS_fsm;
  wire ap_NS_fsm135_out;
  wire ap_NS_fsm137_out;
  wire ap_NS_fsm155_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state12;
  wire ap_condition_pp1_exit_iter0_state26;
  wire ap_condition_pp3_exit_iter0_state57;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp1_iter2_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp2_iter4_reg_n_0;
  wire ap_enable_reg_pp2_iter5_reg_n_0;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg_n_0;
  wire ap_enable_reg_pp3_iter2_reg_n_0;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_i_1_n_0;
  wire ap_enable_reg_pp4_iter1;
  wire ap_enable_reg_pp4_iter2;
  wire ap_enable_reg_pp4_iter3;
  wire ap_enable_reg_pp4_iter4;
  wire ap_rst_n;
  wire [31:0]b;
  wire [31:0]b_read_reg_1987;
  wire [95:0]buff2;
  wire cmp22344_fu_751_p2;
  wire cmp22344_reg_2034;
  wire [29:16]\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 ;
  wire [29:16]\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 ;
  wire [29:16]\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 ;
  wire [62:16]\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 ;
  wire [63:16]\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 ;
  wire [54:22]\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 ;
  wire [54:22]\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 ;
  wire data20;
  wire dwbuf_V_U_n_32;
  wire [4:0]dwbuf_V_addr_2_reg_2457;
  wire [4:0]dwbuf_V_addr_2_reg_2457_pp2_iter4_reg;
  wire dwbuf_V_ce0;
  wire dwbuf_V_we0;
  wire [31:1]dwt;
  wire [31:1]dwt_read_reg_1993;
  wire [11:2]\^dx_Addr_A ;
  wire [31:0]dx_Din_A;
  wire \dx_Din_A[0]_INST_0_i_5_n_0 ;
  wire \dx_Din_A[0]_INST_0_i_6_n_0 ;
  wire \dx_Din_A[0]_INST_0_i_7_n_0 ;
  wire \dx_Din_A[0]_INST_0_i_8_n_0 ;
  wire \dx_Din_A[0]_INST_0_n_0 ;
  wire \dx_Din_A[0]_INST_0_n_1 ;
  wire \dx_Din_A[0]_INST_0_n_2 ;
  wire \dx_Din_A[0]_INST_0_n_3 ;
  wire \dx_Din_A[12]_INST_0_i_5_n_0 ;
  wire \dx_Din_A[12]_INST_0_i_6_n_0 ;
  wire \dx_Din_A[12]_INST_0_i_7_n_0 ;
  wire \dx_Din_A[12]_INST_0_i_8_n_0 ;
  wire \dx_Din_A[12]_INST_0_n_0 ;
  wire \dx_Din_A[12]_INST_0_n_1 ;
  wire \dx_Din_A[12]_INST_0_n_2 ;
  wire \dx_Din_A[12]_INST_0_n_3 ;
  wire \dx_Din_A[16]_INST_0_i_5_n_0 ;
  wire \dx_Din_A[16]_INST_0_i_6_n_0 ;
  wire \dx_Din_A[16]_INST_0_i_7_n_0 ;
  wire \dx_Din_A[16]_INST_0_i_8_n_0 ;
  wire \dx_Din_A[16]_INST_0_n_0 ;
  wire \dx_Din_A[16]_INST_0_n_1 ;
  wire \dx_Din_A[16]_INST_0_n_2 ;
  wire \dx_Din_A[16]_INST_0_n_3 ;
  wire \dx_Din_A[20]_INST_0_i_5_n_0 ;
  wire \dx_Din_A[20]_INST_0_i_6_n_0 ;
  wire \dx_Din_A[20]_INST_0_i_7_n_0 ;
  wire \dx_Din_A[20]_INST_0_i_8_n_0 ;
  wire \dx_Din_A[20]_INST_0_n_0 ;
  wire \dx_Din_A[20]_INST_0_n_1 ;
  wire \dx_Din_A[20]_INST_0_n_2 ;
  wire \dx_Din_A[20]_INST_0_n_3 ;
  wire \dx_Din_A[24]_INST_0_i_5_n_0 ;
  wire \dx_Din_A[24]_INST_0_i_6_n_0 ;
  wire \dx_Din_A[24]_INST_0_i_7_n_0 ;
  wire \dx_Din_A[24]_INST_0_i_8_n_0 ;
  wire \dx_Din_A[24]_INST_0_n_0 ;
  wire \dx_Din_A[24]_INST_0_n_1 ;
  wire \dx_Din_A[24]_INST_0_n_2 ;
  wire \dx_Din_A[24]_INST_0_n_3 ;
  wire \dx_Din_A[28]_INST_0_i_10_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_11_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_12_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_13_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_14_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_15_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_16_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_17_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_18_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_19_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_20_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_21_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_22_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_23_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_24_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_25_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_26_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_27_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_28_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_29_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_30_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_31_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_32_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_33_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_34_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_4_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_5_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_6_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_7_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_8_n_0 ;
  wire \dx_Din_A[28]_INST_0_i_9_n_0 ;
  wire \dx_Din_A[28]_INST_0_n_1 ;
  wire \dx_Din_A[28]_INST_0_n_2 ;
  wire \dx_Din_A[28]_INST_0_n_3 ;
  wire \dx_Din_A[4]_INST_0_i_5_n_0 ;
  wire \dx_Din_A[4]_INST_0_i_6_n_0 ;
  wire \dx_Din_A[4]_INST_0_i_7_n_0 ;
  wire \dx_Din_A[4]_INST_0_i_8_n_0 ;
  wire \dx_Din_A[4]_INST_0_n_0 ;
  wire \dx_Din_A[4]_INST_0_n_1 ;
  wire \dx_Din_A[4]_INST_0_n_2 ;
  wire \dx_Din_A[4]_INST_0_n_3 ;
  wire \dx_Din_A[8]_INST_0_i_5_n_0 ;
  wire \dx_Din_A[8]_INST_0_i_6_n_0 ;
  wire \dx_Din_A[8]_INST_0_i_7_n_0 ;
  wire \dx_Din_A[8]_INST_0_i_8_n_0 ;
  wire \dx_Din_A[8]_INST_0_n_0 ;
  wire \dx_Din_A[8]_INST_0_n_1 ;
  wire \dx_Din_A[8]_INST_0_n_2 ;
  wire \dx_Din_A[8]_INST_0_n_3 ;
  wire [31:0]dx_Dout_A;
  wire dx_EN_A;
  wire [3:3]\^dx_WEN_A ;
  wire [9:0]dx_addr_reg_2441;
  wire [9:0]dx_addr_reg_2441_pp2_iter3_reg;
  wire [9:0]dx_addr_reg_2441_pp2_iter4_reg;
  wire [31:0]dx_load_reg_2487;
  wire dx_load_reg_24870;
  wire [11:2]\^dy_Addr_A ;
  wire [31:0]dy_Dout_A;
  wire dy_EN_A;
  wire [31:0]dy_load_reg_2451;
  wire [31:0]dy_load_reg_2451_pp2_iter4_reg;
  wire \empty_37_reg_2053[0]_i_1_n_0 ;
  wire \empty_37_reg_2053[1]_i_1_n_0 ;
  wire \empty_37_reg_2053[2]_i_1_n_0 ;
  wire [31:2]empty_40_fu_813_p2;
  wire [31:0]empty_43_reg_633;
  wire \empty_43_reg_633[0]_i_1_n_0 ;
  wire \empty_43_reg_633[10]_i_1_n_0 ;
  wire \empty_43_reg_633[11]_i_1_n_0 ;
  wire \empty_43_reg_633[12]_i_1_n_0 ;
  wire \empty_43_reg_633[13]_i_1_n_0 ;
  wire \empty_43_reg_633[14]_i_1_n_0 ;
  wire \empty_43_reg_633[15]_i_1_n_0 ;
  wire \empty_43_reg_633[16]_i_1_n_0 ;
  wire \empty_43_reg_633[17]_i_1_n_0 ;
  wire \empty_43_reg_633[18]_i_1_n_0 ;
  wire \empty_43_reg_633[19]_i_1_n_0 ;
  wire \empty_43_reg_633[1]_i_1_n_0 ;
  wire \empty_43_reg_633[20]_i_1_n_0 ;
  wire \empty_43_reg_633[21]_i_1_n_0 ;
  wire \empty_43_reg_633[22]_i_1_n_0 ;
  wire \empty_43_reg_633[23]_i_1_n_0 ;
  wire \empty_43_reg_633[24]_i_1_n_0 ;
  wire \empty_43_reg_633[25]_i_1_n_0 ;
  wire \empty_43_reg_633[26]_i_1_n_0 ;
  wire \empty_43_reg_633[27]_i_1_n_0 ;
  wire \empty_43_reg_633[28]_i_1_n_0 ;
  wire \empty_43_reg_633[29]_i_1_n_0 ;
  wire \empty_43_reg_633[2]_i_1_n_0 ;
  wire \empty_43_reg_633[30]_i_1_n_0 ;
  wire \empty_43_reg_633[31]_i_1_n_0 ;
  wire \empty_43_reg_633[3]_i_1_n_0 ;
  wire \empty_43_reg_633[4]_i_1_n_0 ;
  wire \empty_43_reg_633[5]_i_1_n_0 ;
  wire \empty_43_reg_633[6]_i_1_n_0 ;
  wire \empty_43_reg_633[7]_i_1_n_0 ;
  wire \empty_43_reg_633[8]_i_1_n_0 ;
  wire \empty_43_reg_633[9]_i_1_n_0 ;
  wire empty_45_reg_26190;
  wire [31:0]empty_47_reg_677;
  wire \empty_47_reg_677[0]_i_1_n_0 ;
  wire \empty_47_reg_677[10]_i_1_n_0 ;
  wire \empty_47_reg_677[11]_i_1_n_0 ;
  wire \empty_47_reg_677[12]_i_1_n_0 ;
  wire \empty_47_reg_677[13]_i_1_n_0 ;
  wire \empty_47_reg_677[14]_i_1_n_0 ;
  wire \empty_47_reg_677[15]_i_1_n_0 ;
  wire \empty_47_reg_677[16]_i_1_n_0 ;
  wire \empty_47_reg_677[17]_i_1_n_0 ;
  wire \empty_47_reg_677[18]_i_1_n_0 ;
  wire \empty_47_reg_677[19]_i_1_n_0 ;
  wire \empty_47_reg_677[1]_i_1_n_0 ;
  wire \empty_47_reg_677[20]_i_1_n_0 ;
  wire \empty_47_reg_677[21]_i_1_n_0 ;
  wire \empty_47_reg_677[22]_i_1_n_0 ;
  wire \empty_47_reg_677[23]_i_1_n_0 ;
  wire \empty_47_reg_677[24]_i_1_n_0 ;
  wire \empty_47_reg_677[25]_i_1_n_0 ;
  wire \empty_47_reg_677[26]_i_1_n_0 ;
  wire \empty_47_reg_677[27]_i_1_n_0 ;
  wire \empty_47_reg_677[28]_i_1_n_0 ;
  wire \empty_47_reg_677[29]_i_1_n_0 ;
  wire \empty_47_reg_677[2]_i_1_n_0 ;
  wire \empty_47_reg_677[30]_i_1_n_0 ;
  wire \empty_47_reg_677[31]_i_1_n_0 ;
  wire \empty_47_reg_677[3]_i_1_n_0 ;
  wire \empty_47_reg_677[4]_i_1_n_0 ;
  wire \empty_47_reg_677[5]_i_1_n_0 ;
  wire \empty_47_reg_677[6]_i_1_n_0 ;
  wire \empty_47_reg_677[7]_i_1_n_0 ;
  wire \empty_47_reg_677[8]_i_1_n_0 ;
  wire \empty_47_reg_677[9]_i_1_n_0 ;
  wire \empty_48_reg_2115[0]_i_1_n_0 ;
  wire \empty_48_reg_2115[1]_i_1_n_0 ;
  wire \empty_48_reg_2115[2]_i_1_n_0 ;
  wire [31:2]empty_51_fu_945_p2;
  wire empty_54_reg_2237_reg_i_1_n_0;
  wire empty_54_reg_2237_reg_i_2_n_0;
  wire empty_54_reg_2237_reg_i_3_n_0;
  wire empty_55_fu_1333_p2_i_1_n_0;
  wire empty_55_fu_1333_p2_i_2_n_0;
  wire empty_55_fu_1333_p2_n_100;
  wire empty_55_fu_1333_p2_n_101;
  wire empty_55_fu_1333_p2_n_102;
  wire empty_55_fu_1333_p2_n_103;
  wire empty_55_fu_1333_p2_n_104;
  wire empty_55_fu_1333_p2_n_105;
  wire empty_55_fu_1333_p2_n_96;
  wire empty_55_fu_1333_p2_n_97;
  wire empty_55_fu_1333_p2_n_98;
  wire empty_55_fu_1333_p2_n_99;
  wire [4:0]empty_58_reg_2243;
  wire [31:2]empty_59_fu_1070_p2;
  wire [31:2]empty_60_fu_1076_p2;
  wire [11:3]empty_62_fu_1264_p2;
  wire [31:12]empty_62_fu_1264_p2__0;
  wire \empty_64_reg_2510[0]_i_1_n_0 ;
  wire \empty_64_reg_2510[1]_i_1_n_0 ;
  wire \empty_64_reg_2510[2]_i_1_n_0 ;
  wire fh_1_reg_543;
  wire \fh_1_reg_543_reg_n_0_[0] ;
  wire \fh_1_reg_543_reg_n_0_[10] ;
  wire \fh_1_reg_543_reg_n_0_[11] ;
  wire \fh_1_reg_543_reg_n_0_[12] ;
  wire \fh_1_reg_543_reg_n_0_[13] ;
  wire \fh_1_reg_543_reg_n_0_[14] ;
  wire \fh_1_reg_543_reg_n_0_[15] ;
  wire \fh_1_reg_543_reg_n_0_[16] ;
  wire \fh_1_reg_543_reg_n_0_[17] ;
  wire \fh_1_reg_543_reg_n_0_[18] ;
  wire \fh_1_reg_543_reg_n_0_[19] ;
  wire \fh_1_reg_543_reg_n_0_[1] ;
  wire \fh_1_reg_543_reg_n_0_[20] ;
  wire \fh_1_reg_543_reg_n_0_[21] ;
  wire \fh_1_reg_543_reg_n_0_[22] ;
  wire \fh_1_reg_543_reg_n_0_[23] ;
  wire \fh_1_reg_543_reg_n_0_[24] ;
  wire \fh_1_reg_543_reg_n_0_[25] ;
  wire \fh_1_reg_543_reg_n_0_[26] ;
  wire \fh_1_reg_543_reg_n_0_[27] ;
  wire \fh_1_reg_543_reg_n_0_[28] ;
  wire \fh_1_reg_543_reg_n_0_[29] ;
  wire \fh_1_reg_543_reg_n_0_[2] ;
  wire \fh_1_reg_543_reg_n_0_[3] ;
  wire \fh_1_reg_543_reg_n_0_[4] ;
  wire \fh_1_reg_543_reg_n_0_[5] ;
  wire \fh_1_reg_543_reg_n_0_[6] ;
  wire \fh_1_reg_543_reg_n_0_[7] ;
  wire \fh_1_reg_543_reg_n_0_[8] ;
  wire \fh_1_reg_543_reg_n_0_[9] ;
  wire \fh_reg_643_reg_n_0_[0] ;
  wire \fh_reg_643_reg_n_0_[10] ;
  wire \fh_reg_643_reg_n_0_[11] ;
  wire \fh_reg_643_reg_n_0_[12] ;
  wire \fh_reg_643_reg_n_0_[13] ;
  wire \fh_reg_643_reg_n_0_[14] ;
  wire \fh_reg_643_reg_n_0_[15] ;
  wire \fh_reg_643_reg_n_0_[16] ;
  wire \fh_reg_643_reg_n_0_[17] ;
  wire \fh_reg_643_reg_n_0_[18] ;
  wire \fh_reg_643_reg_n_0_[19] ;
  wire \fh_reg_643_reg_n_0_[1] ;
  wire \fh_reg_643_reg_n_0_[20] ;
  wire \fh_reg_643_reg_n_0_[21] ;
  wire \fh_reg_643_reg_n_0_[22] ;
  wire \fh_reg_643_reg_n_0_[23] ;
  wire \fh_reg_643_reg_n_0_[24] ;
  wire \fh_reg_643_reg_n_0_[25] ;
  wire \fh_reg_643_reg_n_0_[26] ;
  wire \fh_reg_643_reg_n_0_[27] ;
  wire \fh_reg_643_reg_n_0_[28] ;
  wire \fh_reg_643_reg_n_0_[29] ;
  wire \fh_reg_643_reg_n_0_[2] ;
  wire \fh_reg_643_reg_n_0_[30] ;
  wire \fh_reg_643_reg_n_0_[31] ;
  wire \fh_reg_643_reg_n_0_[3] ;
  wire \fh_reg_643_reg_n_0_[4] ;
  wire \fh_reg_643_reg_n_0_[5] ;
  wire \fh_reg_643_reg_n_0_[6] ;
  wire \fh_reg_643_reg_n_0_[7] ;
  wire \fh_reg_643_reg_n_0_[8] ;
  wire \fh_reg_643_reg_n_0_[9] ;
  wire [4:0]fw_1_reg_554;
  wire fw_reg_6540;
  wire \fw_reg_654[0]_i_10_n_0 ;
  wire \fw_reg_654[0]_i_11_n_0 ;
  wire \fw_reg_654[0]_i_12_n_0 ;
  wire \fw_reg_654[0]_i_13_n_0 ;
  wire \fw_reg_654[0]_i_14_n_0 ;
  wire \fw_reg_654[0]_i_15_n_0 ;
  wire \fw_reg_654[0]_i_16_n_0 ;
  wire \fw_reg_654[0]_i_17_n_0 ;
  wire \fw_reg_654[0]_i_4_n_0 ;
  wire \fw_reg_654[0]_i_6_n_0 ;
  wire \fw_reg_654[0]_i_7_n_0 ;
  wire \fw_reg_654[0]_i_8_n_0 ;
  wire [30:0]fw_reg_654_reg;
  wire \fw_reg_654_reg[0]_i_2_n_0 ;
  wire \fw_reg_654_reg[0]_i_2_n_1 ;
  wire \fw_reg_654_reg[0]_i_2_n_2 ;
  wire \fw_reg_654_reg[0]_i_2_n_3 ;
  wire \fw_reg_654_reg[0]_i_2_n_4 ;
  wire \fw_reg_654_reg[0]_i_2_n_5 ;
  wire \fw_reg_654_reg[0]_i_2_n_6 ;
  wire \fw_reg_654_reg[0]_i_2_n_7 ;
  wire \fw_reg_654_reg[0]_i_3_n_2 ;
  wire \fw_reg_654_reg[0]_i_3_n_3 ;
  wire \fw_reg_654_reg[0]_i_5_n_0 ;
  wire \fw_reg_654_reg[0]_i_5_n_1 ;
  wire \fw_reg_654_reg[0]_i_5_n_2 ;
  wire \fw_reg_654_reg[0]_i_5_n_3 ;
  wire \fw_reg_654_reg[0]_i_9_n_0 ;
  wire \fw_reg_654_reg[0]_i_9_n_1 ;
  wire \fw_reg_654_reg[0]_i_9_n_2 ;
  wire \fw_reg_654_reg[0]_i_9_n_3 ;
  wire \fw_reg_654_reg[12]_i_1_n_0 ;
  wire \fw_reg_654_reg[12]_i_1_n_1 ;
  wire \fw_reg_654_reg[12]_i_1_n_2 ;
  wire \fw_reg_654_reg[12]_i_1_n_3 ;
  wire \fw_reg_654_reg[12]_i_1_n_4 ;
  wire \fw_reg_654_reg[12]_i_1_n_5 ;
  wire \fw_reg_654_reg[12]_i_1_n_6 ;
  wire \fw_reg_654_reg[12]_i_1_n_7 ;
  wire \fw_reg_654_reg[16]_i_1_n_0 ;
  wire \fw_reg_654_reg[16]_i_1_n_1 ;
  wire \fw_reg_654_reg[16]_i_1_n_2 ;
  wire \fw_reg_654_reg[16]_i_1_n_3 ;
  wire \fw_reg_654_reg[16]_i_1_n_4 ;
  wire \fw_reg_654_reg[16]_i_1_n_5 ;
  wire \fw_reg_654_reg[16]_i_1_n_6 ;
  wire \fw_reg_654_reg[16]_i_1_n_7 ;
  wire \fw_reg_654_reg[20]_i_1_n_0 ;
  wire \fw_reg_654_reg[20]_i_1_n_1 ;
  wire \fw_reg_654_reg[20]_i_1_n_2 ;
  wire \fw_reg_654_reg[20]_i_1_n_3 ;
  wire \fw_reg_654_reg[20]_i_1_n_4 ;
  wire \fw_reg_654_reg[20]_i_1_n_5 ;
  wire \fw_reg_654_reg[20]_i_1_n_6 ;
  wire \fw_reg_654_reg[20]_i_1_n_7 ;
  wire \fw_reg_654_reg[24]_i_1_n_0 ;
  wire \fw_reg_654_reg[24]_i_1_n_1 ;
  wire \fw_reg_654_reg[24]_i_1_n_2 ;
  wire \fw_reg_654_reg[24]_i_1_n_3 ;
  wire \fw_reg_654_reg[24]_i_1_n_4 ;
  wire \fw_reg_654_reg[24]_i_1_n_5 ;
  wire \fw_reg_654_reg[24]_i_1_n_6 ;
  wire \fw_reg_654_reg[24]_i_1_n_7 ;
  wire \fw_reg_654_reg[28]_i_1_n_2 ;
  wire \fw_reg_654_reg[28]_i_1_n_3 ;
  wire \fw_reg_654_reg[28]_i_1_n_5 ;
  wire \fw_reg_654_reg[28]_i_1_n_6 ;
  wire \fw_reg_654_reg[28]_i_1_n_7 ;
  wire \fw_reg_654_reg[4]_i_1_n_0 ;
  wire \fw_reg_654_reg[4]_i_1_n_1 ;
  wire \fw_reg_654_reg[4]_i_1_n_2 ;
  wire \fw_reg_654_reg[4]_i_1_n_3 ;
  wire \fw_reg_654_reg[4]_i_1_n_4 ;
  wire \fw_reg_654_reg[4]_i_1_n_5 ;
  wire \fw_reg_654_reg[4]_i_1_n_6 ;
  wire \fw_reg_654_reg[4]_i_1_n_7 ;
  wire \fw_reg_654_reg[8]_i_1_n_0 ;
  wire \fw_reg_654_reg[8]_i_1_n_1 ;
  wire \fw_reg_654_reg[8]_i_1_n_2 ;
  wire \fw_reg_654_reg[8]_i_1_n_3 ;
  wire \fw_reg_654_reg[8]_i_1_n_4 ;
  wire \fw_reg_654_reg[8]_i_1_n_5 ;
  wire \fw_reg_654_reg[8]_i_1_n_6 ;
  wire \fw_reg_654_reg[8]_i_1_n_7 ;
  wire fwprop;
  wire \fwprop_read_reg_1954_reg_n_0_[0] ;
  wire gmem_ARADDR169_out;
  wire gmem_ARADDR172_out;
  wire gmem_AWVALID;
  wire [31:0]gmem_RDATA;
  wire [31:0]gmem_addr_1_read_reg_2171;
  wire gmem_addr_1_read_reg_21710;
  wire [31:0]gmem_addr_3_read_reg_2220;
  wire [31:0]gmem_addr_5_read_reg_2497;
  wire gmem_addr_5_read_reg_24970;
  wire [31:0]gmem_addr_read_reg_2102;
  wire gmem_m_axi_U_n_0;
  wire gmem_m_axi_U_n_10;
  wire gmem_m_axi_U_n_12;
  wire gmem_m_axi_U_n_17;
  wire gmem_m_axi_U_n_2;
  wire gmem_m_axi_U_n_24;
  wire gmem_m_axi_U_n_3;
  wire gmem_m_axi_U_n_4;
  wire gmem_m_axi_U_n_48;
  wire gmem_m_axi_U_n_5;
  wire gmem_m_axi_U_n_6;
  wire gmem_m_axi_U_n_72;
  wire gmem_m_axi_U_n_77;
  wire gmem_m_axi_U_n_78;
  wire gmem_m_axi_U_n_79;
  wire gmem_m_axi_U_n_80;
  wire gmem_m_axi_U_n_81;
  wire gmem_m_axi_U_n_82;
  wire gmem_m_axi_U_n_84;
  wire gmem_m_axi_U_n_85;
  wire gmem_m_axi_U_n_9;
  wire grp_fu_1005_ce;
  wire grp_fu_1037_ce;
  wire grp_fu_1481_ce;
  wire [9:0]grp_fu_1902_p0;
  wire [31:0]grp_fu_695_p2;
  wire [9:0]h_1_reg_507;
  wire h_reg_610;
  wire \h_reg_610_reg_n_0_[0] ;
  wire \h_reg_610_reg_n_0_[1] ;
  wire \h_reg_610_reg_n_0_[2] ;
  wire \h_reg_610_reg_n_0_[3] ;
  wire \h_reg_610_reg_n_0_[4] ;
  wire \h_reg_610_reg_n_0_[5] ;
  wire \h_reg_610_reg_n_0_[6] ;
  wire \h_reg_610_reg_n_0_[7] ;
  wire \h_reg_610_reg_n_0_[8] ;
  wire \h_reg_610_reg_n_0_[9] ;
  wire icmp_ln42_1_fu_767_p2;
  wire icmp_ln42_fu_745_p2;
  wire icmp_ln42_reg_2030;
  wire \icmp_ln43_reg_2093[0]_i_10_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_11_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_12_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_13_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_14_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_15_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_4_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_5_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_6_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_8_n_0 ;
  wire \icmp_ln43_reg_2093[0]_i_9_n_0 ;
  wire icmp_ln43_reg_2093_pp0_iter1_reg;
  wire \icmp_ln43_reg_2093_reg[0]_i_2_n_2 ;
  wire \icmp_ln43_reg_2093_reg[0]_i_2_n_3 ;
  wire \icmp_ln43_reg_2093_reg[0]_i_3_n_0 ;
  wire \icmp_ln43_reg_2093_reg[0]_i_3_n_1 ;
  wire \icmp_ln43_reg_2093_reg[0]_i_3_n_2 ;
  wire \icmp_ln43_reg_2093_reg[0]_i_3_n_3 ;
  wire \icmp_ln43_reg_2093_reg[0]_i_7_n_0 ;
  wire \icmp_ln43_reg_2093_reg[0]_i_7_n_1 ;
  wire \icmp_ln43_reg_2093_reg[0]_i_7_n_2 ;
  wire \icmp_ln43_reg_2093_reg[0]_i_7_n_3 ;
  wire \icmp_ln43_reg_2093_reg_n_0_[0] ;
  wire icmp_ln55_1_fu_1715_p2;
  wire icmp_ln55_fu_785_p2;
  wire icmp_ln56_reg_2579;
  wire icmp_ln56_reg_25790;
  wire \icmp_ln56_reg_2579[0]_i_10_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_11_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_12_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_13_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_14_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_3_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_4_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_5_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_7_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_8_n_0 ;
  wire \icmp_ln56_reg_2579[0]_i_9_n_0 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_1_n_1 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_1_n_2 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_1_n_3 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_2_n_0 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_2_n_1 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_2_n_2 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_2_n_3 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_6_n_0 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_6_n_1 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_6_n_2 ;
  wire \icmp_ln56_reg_2579_reg[0]_i_6_n_3 ;
  wire icmp_ln58_fu_1765_p2;
  wire icmp_ln59_fu_1823_p2;
  wire icmp_ln59_reg_2650;
  wire \icmp_ln59_reg_2650[0]_i_1_n_0 ;
  wire icmp_ln59_reg_2650_pp4_iter1_reg;
  wire \icmp_ln59_reg_2650_pp4_iter1_reg[0]_i_1_n_0 ;
  wire icmp_ln59_reg_2650_pp4_iter2_reg;
  wire icmp_ln59_reg_2650_pp4_iter3_reg;
  wire icmp_ln70_fu_872_p2;
  wire \icmp_ln71_reg_2162[0]_i_10_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_11_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_12_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_13_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_14_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_15_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_4_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_5_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_6_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_8_n_0 ;
  wire \icmp_ln71_reg_2162[0]_i_9_n_0 ;
  wire icmp_ln71_reg_2162_pp1_iter1_reg;
  wire \icmp_ln71_reg_2162_reg[0]_i_2_n_2 ;
  wire \icmp_ln71_reg_2162_reg[0]_i_2_n_3 ;
  wire \icmp_ln71_reg_2162_reg[0]_i_3_n_0 ;
  wire \icmp_ln71_reg_2162_reg[0]_i_3_n_1 ;
  wire \icmp_ln71_reg_2162_reg[0]_i_3_n_2 ;
  wire \icmp_ln71_reg_2162_reg[0]_i_3_n_3 ;
  wire \icmp_ln71_reg_2162_reg[0]_i_7_n_0 ;
  wire \icmp_ln71_reg_2162_reg[0]_i_7_n_1 ;
  wire \icmp_ln71_reg_2162_reg[0]_i_7_n_2 ;
  wire \icmp_ln71_reg_2162_reg[0]_i_7_n_3 ;
  wire \icmp_ln71_reg_2162_reg_n_0_[0] ;
  wire icmp_ln76_fu_1100_p2;
  wire \icmp_ln76_reg_2253_pp2_iter1_reg_reg_n_0_[0] ;
  wire \icmp_ln76_reg_2253_pp2_iter2_reg_reg_n_0_[0] ;
  wire icmp_ln76_reg_2253_pp2_iter3_reg;
  wire \icmp_ln76_reg_2253_pp2_iter4_reg_reg_n_0_[0] ;
  wire \icmp_ln76_reg_2253_reg_n_0_[0] ;
  wire icmp_ln77_reg_2262;
  wire icmp_ln77_reg_2262_pp2_iter1_reg;
  wire \icmp_ln77_reg_2262_pp2_iter3_reg_reg[0]_srl2_n_0 ;
  wire icmp_ln77_reg_2262_pp2_iter4_reg;
  wire icmp_ln78_1_fu_1140_p2;
  wire \icmp_ln78_reg_2232[0]_i_10_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_11_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_12_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_13_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_14_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_15_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_16_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_17_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_1_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_2_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_3_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_4_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_5_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_6_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_7_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_8_n_0 ;
  wire \icmp_ln78_reg_2232[0]_i_9_n_0 ;
  wire \icmp_ln78_reg_2232_reg_n_0_[0] ;
  wire \icmp_ln79_1_reg_2226[0]_i_1_n_0 ;
  wire \icmp_ln79_1_reg_2226[0]_i_2_n_0 ;
  wire \icmp_ln79_1_reg_2226[0]_i_3_n_0 ;
  wire \icmp_ln79_1_reg_2226[0]_i_4_n_0 ;
  wire \icmp_ln79_1_reg_2226[0]_i_5_n_0 ;
  wire \icmp_ln79_1_reg_2226[0]_i_6_n_0 ;
  wire \icmp_ln79_1_reg_2226[0]_i_7_n_0 ;
  wire \icmp_ln79_1_reg_2226[0]_i_8_n_0 ;
  wire \icmp_ln79_1_reg_2226_reg_n_0_[0] ;
  wire icmp_ln79_fu_1095_p2;
  wire icmp_ln90_fu_1597_p2;
  wire icmp_ln91_reg_2547;
  wire icmp_ln91_reg_2547_pp3_iter1_reg;
  wire [127:0]indvar_flatten133_reg_495;
  wire [63:0]indvar_flatten23_reg_531;
  wire [95:0]indvar_flatten67_reg_519;
  wire [62:0]indvar_flatten_reg_599;
  wire interrupt;
  wire \k_1_reg_473_reg_n_0_[0] ;
  wire \k_1_reg_473_reg_n_0_[10] ;
  wire \k_1_reg_473_reg_n_0_[11] ;
  wire \k_1_reg_473_reg_n_0_[12] ;
  wire \k_1_reg_473_reg_n_0_[13] ;
  wire \k_1_reg_473_reg_n_0_[14] ;
  wire \k_1_reg_473_reg_n_0_[15] ;
  wire \k_1_reg_473_reg_n_0_[16] ;
  wire \k_1_reg_473_reg_n_0_[17] ;
  wire \k_1_reg_473_reg_n_0_[18] ;
  wire \k_1_reg_473_reg_n_0_[19] ;
  wire \k_1_reg_473_reg_n_0_[1] ;
  wire \k_1_reg_473_reg_n_0_[20] ;
  wire \k_1_reg_473_reg_n_0_[21] ;
  wire \k_1_reg_473_reg_n_0_[22] ;
  wire \k_1_reg_473_reg_n_0_[23] ;
  wire \k_1_reg_473_reg_n_0_[24] ;
  wire \k_1_reg_473_reg_n_0_[25] ;
  wire \k_1_reg_473_reg_n_0_[26] ;
  wire \k_1_reg_473_reg_n_0_[27] ;
  wire \k_1_reg_473_reg_n_0_[28] ;
  wire \k_1_reg_473_reg_n_0_[29] ;
  wire \k_1_reg_473_reg_n_0_[2] ;
  wire \k_1_reg_473_reg_n_0_[30] ;
  wire \k_1_reg_473_reg_n_0_[31] ;
  wire \k_1_reg_473_reg_n_0_[3] ;
  wire \k_1_reg_473_reg_n_0_[4] ;
  wire \k_1_reg_473_reg_n_0_[5] ;
  wire \k_1_reg_473_reg_n_0_[6] ;
  wire \k_1_reg_473_reg_n_0_[7] ;
  wire \k_1_reg_473_reg_n_0_[8] ;
  wire \k_1_reg_473_reg_n_0_[9] ;
  wire k_2_reg_5770;
  wire \k_2_reg_577_reg_n_0_[0] ;
  wire \k_2_reg_577_reg_n_0_[10] ;
  wire \k_2_reg_577_reg_n_0_[11] ;
  wire \k_2_reg_577_reg_n_0_[12] ;
  wire \k_2_reg_577_reg_n_0_[13] ;
  wire \k_2_reg_577_reg_n_0_[14] ;
  wire \k_2_reg_577_reg_n_0_[15] ;
  wire \k_2_reg_577_reg_n_0_[16] ;
  wire \k_2_reg_577_reg_n_0_[17] ;
  wire \k_2_reg_577_reg_n_0_[18] ;
  wire \k_2_reg_577_reg_n_0_[19] ;
  wire \k_2_reg_577_reg_n_0_[1] ;
  wire \k_2_reg_577_reg_n_0_[20] ;
  wire \k_2_reg_577_reg_n_0_[21] ;
  wire \k_2_reg_577_reg_n_0_[22] ;
  wire \k_2_reg_577_reg_n_0_[23] ;
  wire \k_2_reg_577_reg_n_0_[24] ;
  wire \k_2_reg_577_reg_n_0_[25] ;
  wire \k_2_reg_577_reg_n_0_[26] ;
  wire \k_2_reg_577_reg_n_0_[27] ;
  wire \k_2_reg_577_reg_n_0_[28] ;
  wire \k_2_reg_577_reg_n_0_[29] ;
  wire \k_2_reg_577_reg_n_0_[2] ;
  wire \k_2_reg_577_reg_n_0_[30] ;
  wire \k_2_reg_577_reg_n_0_[3] ;
  wire \k_2_reg_577_reg_n_0_[4] ;
  wire \k_2_reg_577_reg_n_0_[5] ;
  wire \k_2_reg_577_reg_n_0_[6] ;
  wire \k_2_reg_577_reg_n_0_[7] ;
  wire \k_2_reg_577_reg_n_0_[8] ;
  wire \k_2_reg_577_reg_n_0_[9] ;
  wire \k_reg_451_reg_n_0_[0] ;
  wire \k_reg_451_reg_n_0_[10] ;
  wire \k_reg_451_reg_n_0_[11] ;
  wire \k_reg_451_reg_n_0_[12] ;
  wire \k_reg_451_reg_n_0_[13] ;
  wire \k_reg_451_reg_n_0_[14] ;
  wire \k_reg_451_reg_n_0_[15] ;
  wire \k_reg_451_reg_n_0_[16] ;
  wire \k_reg_451_reg_n_0_[17] ;
  wire \k_reg_451_reg_n_0_[18] ;
  wire \k_reg_451_reg_n_0_[19] ;
  wire \k_reg_451_reg_n_0_[1] ;
  wire \k_reg_451_reg_n_0_[20] ;
  wire \k_reg_451_reg_n_0_[21] ;
  wire \k_reg_451_reg_n_0_[22] ;
  wire \k_reg_451_reg_n_0_[23] ;
  wire \k_reg_451_reg_n_0_[24] ;
  wire \k_reg_451_reg_n_0_[25] ;
  wire \k_reg_451_reg_n_0_[26] ;
  wire \k_reg_451_reg_n_0_[27] ;
  wire \k_reg_451_reg_n_0_[28] ;
  wire \k_reg_451_reg_n_0_[29] ;
  wire \k_reg_451_reg_n_0_[2] ;
  wire \k_reg_451_reg_n_0_[30] ;
  wire \k_reg_451_reg_n_0_[31] ;
  wire \k_reg_451_reg_n_0_[3] ;
  wire \k_reg_451_reg_n_0_[4] ;
  wire \k_reg_451_reg_n_0_[5] ;
  wire \k_reg_451_reg_n_0_[6] ;
  wire \k_reg_451_reg_n_0_[7] ;
  wire \k_reg_451_reg_n_0_[8] ;
  wire \k_reg_451_reg_n_0_[9] ;
  wire l_1_reg_4840;
  wire \l_1_reg_484[0]_i_3_n_0 ;
  wire [30:0]l_1_reg_484_reg;
  wire \l_1_reg_484_reg[0]_i_2_n_0 ;
  wire \l_1_reg_484_reg[0]_i_2_n_1 ;
  wire \l_1_reg_484_reg[0]_i_2_n_2 ;
  wire \l_1_reg_484_reg[0]_i_2_n_3 ;
  wire \l_1_reg_484_reg[0]_i_2_n_4 ;
  wire \l_1_reg_484_reg[0]_i_2_n_5 ;
  wire \l_1_reg_484_reg[0]_i_2_n_6 ;
  wire \l_1_reg_484_reg[0]_i_2_n_7 ;
  wire \l_1_reg_484_reg[12]_i_1_n_0 ;
  wire \l_1_reg_484_reg[12]_i_1_n_1 ;
  wire \l_1_reg_484_reg[12]_i_1_n_2 ;
  wire \l_1_reg_484_reg[12]_i_1_n_3 ;
  wire \l_1_reg_484_reg[12]_i_1_n_4 ;
  wire \l_1_reg_484_reg[12]_i_1_n_5 ;
  wire \l_1_reg_484_reg[12]_i_1_n_6 ;
  wire \l_1_reg_484_reg[12]_i_1_n_7 ;
  wire \l_1_reg_484_reg[16]_i_1_n_0 ;
  wire \l_1_reg_484_reg[16]_i_1_n_1 ;
  wire \l_1_reg_484_reg[16]_i_1_n_2 ;
  wire \l_1_reg_484_reg[16]_i_1_n_3 ;
  wire \l_1_reg_484_reg[16]_i_1_n_4 ;
  wire \l_1_reg_484_reg[16]_i_1_n_5 ;
  wire \l_1_reg_484_reg[16]_i_1_n_6 ;
  wire \l_1_reg_484_reg[16]_i_1_n_7 ;
  wire \l_1_reg_484_reg[20]_i_1_n_0 ;
  wire \l_1_reg_484_reg[20]_i_1_n_1 ;
  wire \l_1_reg_484_reg[20]_i_1_n_2 ;
  wire \l_1_reg_484_reg[20]_i_1_n_3 ;
  wire \l_1_reg_484_reg[20]_i_1_n_4 ;
  wire \l_1_reg_484_reg[20]_i_1_n_5 ;
  wire \l_1_reg_484_reg[20]_i_1_n_6 ;
  wire \l_1_reg_484_reg[20]_i_1_n_7 ;
  wire \l_1_reg_484_reg[24]_i_1_n_0 ;
  wire \l_1_reg_484_reg[24]_i_1_n_1 ;
  wire \l_1_reg_484_reg[24]_i_1_n_2 ;
  wire \l_1_reg_484_reg[24]_i_1_n_3 ;
  wire \l_1_reg_484_reg[24]_i_1_n_4 ;
  wire \l_1_reg_484_reg[24]_i_1_n_5 ;
  wire \l_1_reg_484_reg[24]_i_1_n_6 ;
  wire \l_1_reg_484_reg[24]_i_1_n_7 ;
  wire \l_1_reg_484_reg[28]_i_1_n_2 ;
  wire \l_1_reg_484_reg[28]_i_1_n_3 ;
  wire \l_1_reg_484_reg[28]_i_1_n_5 ;
  wire \l_1_reg_484_reg[28]_i_1_n_6 ;
  wire \l_1_reg_484_reg[28]_i_1_n_7 ;
  wire \l_1_reg_484_reg[4]_i_1_n_0 ;
  wire \l_1_reg_484_reg[4]_i_1_n_1 ;
  wire \l_1_reg_484_reg[4]_i_1_n_2 ;
  wire \l_1_reg_484_reg[4]_i_1_n_3 ;
  wire \l_1_reg_484_reg[4]_i_1_n_4 ;
  wire \l_1_reg_484_reg[4]_i_1_n_5 ;
  wire \l_1_reg_484_reg[4]_i_1_n_6 ;
  wire \l_1_reg_484_reg[4]_i_1_n_7 ;
  wire \l_1_reg_484_reg[8]_i_1_n_0 ;
  wire \l_1_reg_484_reg[8]_i_1_n_1 ;
  wire \l_1_reg_484_reg[8]_i_1_n_2 ;
  wire \l_1_reg_484_reg[8]_i_1_n_3 ;
  wire \l_1_reg_484_reg[8]_i_1_n_4 ;
  wire \l_1_reg_484_reg[8]_i_1_n_5 ;
  wire \l_1_reg_484_reg[8]_i_1_n_6 ;
  wire \l_1_reg_484_reg[8]_i_1_n_7 ;
  wire l_2_reg_5880;
  wire \l_2_reg_588[0]_i_11_n_0 ;
  wire \l_2_reg_588[0]_i_12_n_0 ;
  wire \l_2_reg_588[0]_i_13_n_0 ;
  wire \l_2_reg_588[0]_i_14_n_0 ;
  wire \l_2_reg_588[0]_i_15_n_0 ;
  wire \l_2_reg_588[0]_i_16_n_0 ;
  wire \l_2_reg_588[0]_i_17_n_0 ;
  wire \l_2_reg_588[0]_i_18_n_0 ;
  wire \l_2_reg_588[0]_i_5_n_0 ;
  wire \l_2_reg_588[0]_i_7_n_0 ;
  wire \l_2_reg_588[0]_i_8_n_0 ;
  wire \l_2_reg_588[0]_i_9_n_0 ;
  wire [30:0]l_2_reg_588_reg;
  wire \l_2_reg_588_reg[0]_i_10_n_0 ;
  wire \l_2_reg_588_reg[0]_i_10_n_1 ;
  wire \l_2_reg_588_reg[0]_i_10_n_2 ;
  wire \l_2_reg_588_reg[0]_i_10_n_3 ;
  wire \l_2_reg_588_reg[0]_i_3_n_0 ;
  wire \l_2_reg_588_reg[0]_i_3_n_1 ;
  wire \l_2_reg_588_reg[0]_i_3_n_2 ;
  wire \l_2_reg_588_reg[0]_i_3_n_3 ;
  wire \l_2_reg_588_reg[0]_i_3_n_4 ;
  wire \l_2_reg_588_reg[0]_i_3_n_5 ;
  wire \l_2_reg_588_reg[0]_i_3_n_6 ;
  wire \l_2_reg_588_reg[0]_i_3_n_7 ;
  wire \l_2_reg_588_reg[0]_i_4_n_2 ;
  wire \l_2_reg_588_reg[0]_i_4_n_3 ;
  wire \l_2_reg_588_reg[0]_i_6_n_0 ;
  wire \l_2_reg_588_reg[0]_i_6_n_1 ;
  wire \l_2_reg_588_reg[0]_i_6_n_2 ;
  wire \l_2_reg_588_reg[0]_i_6_n_3 ;
  wire \l_2_reg_588_reg[12]_i_1_n_0 ;
  wire \l_2_reg_588_reg[12]_i_1_n_1 ;
  wire \l_2_reg_588_reg[12]_i_1_n_2 ;
  wire \l_2_reg_588_reg[12]_i_1_n_3 ;
  wire \l_2_reg_588_reg[12]_i_1_n_4 ;
  wire \l_2_reg_588_reg[12]_i_1_n_5 ;
  wire \l_2_reg_588_reg[12]_i_1_n_6 ;
  wire \l_2_reg_588_reg[12]_i_1_n_7 ;
  wire \l_2_reg_588_reg[16]_i_1_n_0 ;
  wire \l_2_reg_588_reg[16]_i_1_n_1 ;
  wire \l_2_reg_588_reg[16]_i_1_n_2 ;
  wire \l_2_reg_588_reg[16]_i_1_n_3 ;
  wire \l_2_reg_588_reg[16]_i_1_n_4 ;
  wire \l_2_reg_588_reg[16]_i_1_n_5 ;
  wire \l_2_reg_588_reg[16]_i_1_n_6 ;
  wire \l_2_reg_588_reg[16]_i_1_n_7 ;
  wire \l_2_reg_588_reg[20]_i_1_n_0 ;
  wire \l_2_reg_588_reg[20]_i_1_n_1 ;
  wire \l_2_reg_588_reg[20]_i_1_n_2 ;
  wire \l_2_reg_588_reg[20]_i_1_n_3 ;
  wire \l_2_reg_588_reg[20]_i_1_n_4 ;
  wire \l_2_reg_588_reg[20]_i_1_n_5 ;
  wire \l_2_reg_588_reg[20]_i_1_n_6 ;
  wire \l_2_reg_588_reg[20]_i_1_n_7 ;
  wire \l_2_reg_588_reg[24]_i_1_n_0 ;
  wire \l_2_reg_588_reg[24]_i_1_n_1 ;
  wire \l_2_reg_588_reg[24]_i_1_n_2 ;
  wire \l_2_reg_588_reg[24]_i_1_n_3 ;
  wire \l_2_reg_588_reg[24]_i_1_n_4 ;
  wire \l_2_reg_588_reg[24]_i_1_n_5 ;
  wire \l_2_reg_588_reg[24]_i_1_n_6 ;
  wire \l_2_reg_588_reg[24]_i_1_n_7 ;
  wire \l_2_reg_588_reg[28]_i_1_n_2 ;
  wire \l_2_reg_588_reg[28]_i_1_n_3 ;
  wire \l_2_reg_588_reg[28]_i_1_n_5 ;
  wire \l_2_reg_588_reg[28]_i_1_n_6 ;
  wire \l_2_reg_588_reg[28]_i_1_n_7 ;
  wire \l_2_reg_588_reg[4]_i_1_n_0 ;
  wire \l_2_reg_588_reg[4]_i_1_n_1 ;
  wire \l_2_reg_588_reg[4]_i_1_n_2 ;
  wire \l_2_reg_588_reg[4]_i_1_n_3 ;
  wire \l_2_reg_588_reg[4]_i_1_n_4 ;
  wire \l_2_reg_588_reg[4]_i_1_n_5 ;
  wire \l_2_reg_588_reg[4]_i_1_n_6 ;
  wire \l_2_reg_588_reg[4]_i_1_n_7 ;
  wire \l_2_reg_588_reg[8]_i_1_n_0 ;
  wire \l_2_reg_588_reg[8]_i_1_n_1 ;
  wire \l_2_reg_588_reg[8]_i_1_n_2 ;
  wire \l_2_reg_588_reg[8]_i_1_n_3 ;
  wire \l_2_reg_588_reg[8]_i_1_n_4 ;
  wire \l_2_reg_588_reg[8]_i_1_n_5 ;
  wire \l_2_reg_588_reg[8]_i_1_n_6 ;
  wire \l_2_reg_588_reg[8]_i_1_n_7 ;
  wire l_reg_4620;
  wire \l_reg_462[0]_i_3_n_0 ;
  wire [30:0]l_reg_462_reg;
  wire \l_reg_462_reg[0]_i_2_n_0 ;
  wire \l_reg_462_reg[0]_i_2_n_1 ;
  wire \l_reg_462_reg[0]_i_2_n_2 ;
  wire \l_reg_462_reg[0]_i_2_n_3 ;
  wire \l_reg_462_reg[0]_i_2_n_4 ;
  wire \l_reg_462_reg[0]_i_2_n_5 ;
  wire \l_reg_462_reg[0]_i_2_n_6 ;
  wire \l_reg_462_reg[0]_i_2_n_7 ;
  wire \l_reg_462_reg[12]_i_1_n_0 ;
  wire \l_reg_462_reg[12]_i_1_n_1 ;
  wire \l_reg_462_reg[12]_i_1_n_2 ;
  wire \l_reg_462_reg[12]_i_1_n_3 ;
  wire \l_reg_462_reg[12]_i_1_n_4 ;
  wire \l_reg_462_reg[12]_i_1_n_5 ;
  wire \l_reg_462_reg[12]_i_1_n_6 ;
  wire \l_reg_462_reg[12]_i_1_n_7 ;
  wire \l_reg_462_reg[16]_i_1_n_0 ;
  wire \l_reg_462_reg[16]_i_1_n_1 ;
  wire \l_reg_462_reg[16]_i_1_n_2 ;
  wire \l_reg_462_reg[16]_i_1_n_3 ;
  wire \l_reg_462_reg[16]_i_1_n_4 ;
  wire \l_reg_462_reg[16]_i_1_n_5 ;
  wire \l_reg_462_reg[16]_i_1_n_6 ;
  wire \l_reg_462_reg[16]_i_1_n_7 ;
  wire \l_reg_462_reg[20]_i_1_n_0 ;
  wire \l_reg_462_reg[20]_i_1_n_1 ;
  wire \l_reg_462_reg[20]_i_1_n_2 ;
  wire \l_reg_462_reg[20]_i_1_n_3 ;
  wire \l_reg_462_reg[20]_i_1_n_4 ;
  wire \l_reg_462_reg[20]_i_1_n_5 ;
  wire \l_reg_462_reg[20]_i_1_n_6 ;
  wire \l_reg_462_reg[20]_i_1_n_7 ;
  wire \l_reg_462_reg[24]_i_1_n_0 ;
  wire \l_reg_462_reg[24]_i_1_n_1 ;
  wire \l_reg_462_reg[24]_i_1_n_2 ;
  wire \l_reg_462_reg[24]_i_1_n_3 ;
  wire \l_reg_462_reg[24]_i_1_n_4 ;
  wire \l_reg_462_reg[24]_i_1_n_5 ;
  wire \l_reg_462_reg[24]_i_1_n_6 ;
  wire \l_reg_462_reg[24]_i_1_n_7 ;
  wire \l_reg_462_reg[28]_i_1_n_2 ;
  wire \l_reg_462_reg[28]_i_1_n_3 ;
  wire \l_reg_462_reg[28]_i_1_n_5 ;
  wire \l_reg_462_reg[28]_i_1_n_6 ;
  wire \l_reg_462_reg[28]_i_1_n_7 ;
  wire \l_reg_462_reg[4]_i_1_n_0 ;
  wire \l_reg_462_reg[4]_i_1_n_1 ;
  wire \l_reg_462_reg[4]_i_1_n_2 ;
  wire \l_reg_462_reg[4]_i_1_n_3 ;
  wire \l_reg_462_reg[4]_i_1_n_4 ;
  wire \l_reg_462_reg[4]_i_1_n_5 ;
  wire \l_reg_462_reg[4]_i_1_n_6 ;
  wire \l_reg_462_reg[4]_i_1_n_7 ;
  wire \l_reg_462_reg[8]_i_1_n_0 ;
  wire \l_reg_462_reg[8]_i_1_n_1 ;
  wire \l_reg_462_reg[8]_i_1_n_2 ;
  wire \l_reg_462_reg[8]_i_1_n_3 ;
  wire \l_reg_462_reg[8]_i_1_n_4 ;
  wire \l_reg_462_reg[8]_i_1_n_5 ;
  wire \l_reg_462_reg[8]_i_1_n_6 ;
  wire \l_reg_462_reg[8]_i_1_n_7 ;
  wire [54:23]lhs_1_fu_1869_p3;
  wire \lhs_reg_665[0]_i_1_n_0 ;
  wire \lhs_reg_665[10]_i_1_n_0 ;
  wire \lhs_reg_665[10]_i_3_n_0 ;
  wire \lhs_reg_665[10]_i_4_n_0 ;
  wire \lhs_reg_665[10]_i_5_n_0 ;
  wire \lhs_reg_665[10]_i_6_n_0 ;
  wire \lhs_reg_665[11]_i_1_n_0 ;
  wire \lhs_reg_665[12]_i_1_n_0 ;
  wire \lhs_reg_665[13]_i_1_n_0 ;
  wire \lhs_reg_665[14]_i_1_n_0 ;
  wire \lhs_reg_665[14]_i_3_n_0 ;
  wire \lhs_reg_665[14]_i_4_n_0 ;
  wire \lhs_reg_665[14]_i_5_n_0 ;
  wire \lhs_reg_665[14]_i_6_n_0 ;
  wire \lhs_reg_665[15]_i_1_n_0 ;
  wire \lhs_reg_665[16]_i_1_n_0 ;
  wire \lhs_reg_665[17]_i_1_n_0 ;
  wire \lhs_reg_665[18]_i_1_n_0 ;
  wire \lhs_reg_665[18]_i_3_n_0 ;
  wire \lhs_reg_665[18]_i_4_n_0 ;
  wire \lhs_reg_665[18]_i_5_n_0 ;
  wire \lhs_reg_665[18]_i_6_n_0 ;
  wire \lhs_reg_665[19]_i_1_n_0 ;
  wire \lhs_reg_665[1]_i_1_n_0 ;
  wire \lhs_reg_665[20]_i_1_n_0 ;
  wire \lhs_reg_665[21]_i_1_n_0 ;
  wire \lhs_reg_665[22]_i_1_n_0 ;
  wire \lhs_reg_665[22]_i_3_n_0 ;
  wire \lhs_reg_665[22]_i_4_n_0 ;
  wire \lhs_reg_665[22]_i_5_n_0 ;
  wire \lhs_reg_665[22]_i_6_n_0 ;
  wire \lhs_reg_665[23]_i_1_n_0 ;
  wire \lhs_reg_665[24]_i_1_n_0 ;
  wire \lhs_reg_665[25]_i_1_n_0 ;
  wire \lhs_reg_665[26]_i_1_n_0 ;
  wire \lhs_reg_665[26]_i_3_n_0 ;
  wire \lhs_reg_665[26]_i_4_n_0 ;
  wire \lhs_reg_665[26]_i_5_n_0 ;
  wire \lhs_reg_665[26]_i_6_n_0 ;
  wire \lhs_reg_665[27]_i_1_n_0 ;
  wire \lhs_reg_665[28]_i_1_n_0 ;
  wire \lhs_reg_665[29]_i_1_n_0 ;
  wire \lhs_reg_665[2]_i_1_n_0 ;
  wire \lhs_reg_665[2]_i_3_n_0 ;
  wire \lhs_reg_665[2]_i_4_n_0 ;
  wire \lhs_reg_665[2]_i_5_n_0 ;
  wire \lhs_reg_665[30]_i_1_n_0 ;
  wire \lhs_reg_665[30]_i_3_n_0 ;
  wire \lhs_reg_665[30]_i_4_n_0 ;
  wire \lhs_reg_665[30]_i_5_n_0 ;
  wire \lhs_reg_665[30]_i_6_n_0 ;
  wire \lhs_reg_665[31]_i_1_n_0 ;
  wire \lhs_reg_665[31]_i_2_n_0 ;
  wire \lhs_reg_665[31]_i_4_n_0 ;
  wire \lhs_reg_665[3]_i_1_n_0 ;
  wire \lhs_reg_665[4]_i_1_n_0 ;
  wire \lhs_reg_665[5]_i_1_n_0 ;
  wire \lhs_reg_665[6]_i_1_n_0 ;
  wire \lhs_reg_665[6]_i_3_n_0 ;
  wire \lhs_reg_665[6]_i_4_n_0 ;
  wire \lhs_reg_665[6]_i_5_n_0 ;
  wire \lhs_reg_665[6]_i_6_n_0 ;
  wire \lhs_reg_665[7]_i_1_n_0 ;
  wire \lhs_reg_665[8]_i_1_n_0 ;
  wire \lhs_reg_665[9]_i_1_n_0 ;
  wire \lhs_reg_665_reg[10]_i_2_n_0 ;
  wire \lhs_reg_665_reg[10]_i_2_n_1 ;
  wire \lhs_reg_665_reg[10]_i_2_n_2 ;
  wire \lhs_reg_665_reg[10]_i_2_n_3 ;
  wire \lhs_reg_665_reg[14]_i_2_n_0 ;
  wire \lhs_reg_665_reg[14]_i_2_n_1 ;
  wire \lhs_reg_665_reg[14]_i_2_n_2 ;
  wire \lhs_reg_665_reg[14]_i_2_n_3 ;
  wire \lhs_reg_665_reg[18]_i_2_n_0 ;
  wire \lhs_reg_665_reg[18]_i_2_n_1 ;
  wire \lhs_reg_665_reg[18]_i_2_n_2 ;
  wire \lhs_reg_665_reg[18]_i_2_n_3 ;
  wire \lhs_reg_665_reg[22]_i_2_n_0 ;
  wire \lhs_reg_665_reg[22]_i_2_n_1 ;
  wire \lhs_reg_665_reg[22]_i_2_n_2 ;
  wire \lhs_reg_665_reg[22]_i_2_n_3 ;
  wire \lhs_reg_665_reg[26]_i_2_n_0 ;
  wire \lhs_reg_665_reg[26]_i_2_n_1 ;
  wire \lhs_reg_665_reg[26]_i_2_n_2 ;
  wire \lhs_reg_665_reg[26]_i_2_n_3 ;
  wire \lhs_reg_665_reg[2]_i_2_n_0 ;
  wire \lhs_reg_665_reg[2]_i_2_n_1 ;
  wire \lhs_reg_665_reg[2]_i_2_n_2 ;
  wire \lhs_reg_665_reg[2]_i_2_n_3 ;
  wire \lhs_reg_665_reg[30]_i_2_n_0 ;
  wire \lhs_reg_665_reg[30]_i_2_n_1 ;
  wire \lhs_reg_665_reg[30]_i_2_n_2 ;
  wire \lhs_reg_665_reg[30]_i_2_n_3 ;
  wire \lhs_reg_665_reg[6]_i_2_n_0 ;
  wire \lhs_reg_665_reg[6]_i_2_n_1 ;
  wire \lhs_reg_665_reg[6]_i_2_n_2 ;
  wire \lhs_reg_665_reg[6]_i_2_n_3 ;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_0;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_1;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_2;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_3;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_4;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_5;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_6;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_7;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_8;
  wire mac_muladd_10s_10s_10ns_10_4_1_U15_n_9;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_0;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_1;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_2;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_3;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_35;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_4;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_5;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_6;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_7;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_8;
  wire mac_muladd_10s_10s_10ns_10_4_1_U17_n_9;
  wire mul_30s_30s_30_2_1_U10_n_15;
  wire mul_30s_30s_30_2_1_U10_n_16;
  wire mul_30s_30s_30_2_1_U10_n_17;
  wire mul_30s_30s_30_2_1_U10_n_18;
  wire mul_30s_30s_30_2_1_U10_n_19;
  wire mul_30s_30s_30_2_1_U10_n_20;
  wire mul_30s_30s_30_2_1_U10_n_21;
  wire mul_30s_30s_30_2_1_U10_n_22;
  wire mul_30s_30s_30_2_1_U10_n_23;
  wire mul_30s_30s_30_2_1_U10_n_24;
  wire mul_30s_30s_30_2_1_U10_n_25;
  wire mul_30s_30s_30_2_1_U10_n_26;
  wire mul_30s_30s_30_2_1_U10_n_27;
  wire mul_30s_30s_30_2_1_U10_n_28;
  wire mul_30s_30s_30_2_1_U10_n_29;
  wire mul_30s_30s_30_2_1_U10_n_30;
  wire mul_30s_30s_30_2_1_U1_n_14;
  wire mul_30s_30s_30_2_1_U1_n_15;
  wire mul_30s_30s_30_2_1_U1_n_16;
  wire mul_30s_30s_30_2_1_U1_n_17;
  wire mul_30s_30s_30_2_1_U1_n_18;
  wire mul_30s_30s_30_2_1_U1_n_19;
  wire mul_30s_30s_30_2_1_U1_n_20;
  wire mul_30s_30s_30_2_1_U1_n_21;
  wire mul_30s_30s_30_2_1_U1_n_22;
  wire mul_30s_30s_30_2_1_U1_n_23;
  wire mul_30s_30s_30_2_1_U1_n_24;
  wire mul_30s_30s_30_2_1_U1_n_25;
  wire mul_30s_30s_30_2_1_U1_n_26;
  wire mul_30s_30s_30_2_1_U1_n_27;
  wire mul_30s_30s_30_2_1_U1_n_28;
  wire mul_30s_30s_30_2_1_U1_n_29;
  wire mul_30s_30s_30_2_1_U2_n_0;
  wire mul_30s_30s_30_2_1_U2_n_15;
  wire mul_30s_30s_30_2_1_U2_n_16;
  wire mul_30s_30s_30_2_1_U2_n_17;
  wire mul_30s_30s_30_2_1_U2_n_18;
  wire mul_30s_30s_30_2_1_U2_n_19;
  wire mul_30s_30s_30_2_1_U2_n_20;
  wire mul_30s_30s_30_2_1_U2_n_21;
  wire mul_30s_30s_30_2_1_U2_n_22;
  wire mul_30s_30s_30_2_1_U2_n_23;
  wire mul_30s_30s_30_2_1_U2_n_24;
  wire mul_30s_30s_30_2_1_U2_n_25;
  wire mul_30s_30s_30_2_1_U2_n_26;
  wire mul_30s_30s_30_2_1_U2_n_27;
  wire mul_30s_30s_30_2_1_U2_n_28;
  wire mul_30s_30s_30_2_1_U2_n_29;
  wire mul_30s_30s_30_2_1_U2_n_30;
  wire mul_31ns_32ns_63_2_1_U11_n_47;
  wire mul_31ns_32ns_63_2_1_U11_n_48;
  wire mul_31ns_32ns_63_2_1_U11_n_49;
  wire mul_31ns_32ns_63_2_1_U11_n_50;
  wire mul_31ns_32ns_63_2_1_U11_n_51;
  wire mul_31ns_32ns_63_2_1_U11_n_52;
  wire mul_31ns_32ns_63_2_1_U11_n_53;
  wire mul_31ns_32ns_63_2_1_U11_n_54;
  wire mul_31ns_32ns_63_2_1_U11_n_55;
  wire mul_31ns_32ns_63_2_1_U11_n_56;
  wire mul_31ns_32ns_63_2_1_U11_n_57;
  wire mul_31ns_32ns_63_2_1_U11_n_58;
  wire mul_31ns_32ns_63_2_1_U11_n_59;
  wire mul_31ns_32ns_63_2_1_U11_n_60;
  wire mul_31ns_32ns_63_2_1_U11_n_61;
  wire mul_31ns_32ns_63_2_1_U11_n_62;
  wire mul_32ns_32ns_64_2_1_U3_n_48;
  wire mul_32ns_32ns_64_2_1_U3_n_49;
  wire mul_32ns_32ns_64_2_1_U3_n_50;
  wire mul_32ns_32ns_64_2_1_U3_n_51;
  wire mul_32ns_32ns_64_2_1_U3_n_52;
  wire mul_32ns_32ns_64_2_1_U3_n_53;
  wire mul_32ns_32ns_64_2_1_U3_n_54;
  wire mul_32ns_32ns_64_2_1_U3_n_55;
  wire mul_32ns_32ns_64_2_1_U3_n_56;
  wire mul_32ns_32ns_64_2_1_U3_n_57;
  wire mul_32ns_32ns_64_2_1_U3_n_58;
  wire mul_32ns_32ns_64_2_1_U3_n_59;
  wire mul_32ns_32ns_64_2_1_U3_n_60;
  wire mul_32ns_32ns_64_2_1_U3_n_61;
  wire mul_32ns_32ns_64_2_1_U3_n_62;
  wire mul_32ns_32ns_64_2_1_U3_n_63;
  wire mul_32ns_96ns_128_5_1_U5_n_0;
  wire mul_32ns_96ns_128_5_1_U5_n_1;
  wire mul_32ns_96ns_128_5_1_U5_n_10;
  wire mul_32ns_96ns_128_5_1_U5_n_100;
  wire mul_32ns_96ns_128_5_1_U5_n_101;
  wire mul_32ns_96ns_128_5_1_U5_n_102;
  wire mul_32ns_96ns_128_5_1_U5_n_103;
  wire mul_32ns_96ns_128_5_1_U5_n_104;
  wire mul_32ns_96ns_128_5_1_U5_n_105;
  wire mul_32ns_96ns_128_5_1_U5_n_106;
  wire mul_32ns_96ns_128_5_1_U5_n_107;
  wire mul_32ns_96ns_128_5_1_U5_n_108;
  wire mul_32ns_96ns_128_5_1_U5_n_109;
  wire mul_32ns_96ns_128_5_1_U5_n_11;
  wire mul_32ns_96ns_128_5_1_U5_n_110;
  wire mul_32ns_96ns_128_5_1_U5_n_111;
  wire mul_32ns_96ns_128_5_1_U5_n_112;
  wire mul_32ns_96ns_128_5_1_U5_n_113;
  wire mul_32ns_96ns_128_5_1_U5_n_114;
  wire mul_32ns_96ns_128_5_1_U5_n_115;
  wire mul_32ns_96ns_128_5_1_U5_n_116;
  wire mul_32ns_96ns_128_5_1_U5_n_117;
  wire mul_32ns_96ns_128_5_1_U5_n_118;
  wire mul_32ns_96ns_128_5_1_U5_n_119;
  wire mul_32ns_96ns_128_5_1_U5_n_12;
  wire mul_32ns_96ns_128_5_1_U5_n_120;
  wire mul_32ns_96ns_128_5_1_U5_n_121;
  wire mul_32ns_96ns_128_5_1_U5_n_122;
  wire mul_32ns_96ns_128_5_1_U5_n_123;
  wire mul_32ns_96ns_128_5_1_U5_n_124;
  wire mul_32ns_96ns_128_5_1_U5_n_125;
  wire mul_32ns_96ns_128_5_1_U5_n_126;
  wire mul_32ns_96ns_128_5_1_U5_n_127;
  wire mul_32ns_96ns_128_5_1_U5_n_13;
  wire mul_32ns_96ns_128_5_1_U5_n_14;
  wire mul_32ns_96ns_128_5_1_U5_n_15;
  wire mul_32ns_96ns_128_5_1_U5_n_16;
  wire mul_32ns_96ns_128_5_1_U5_n_17;
  wire mul_32ns_96ns_128_5_1_U5_n_18;
  wire mul_32ns_96ns_128_5_1_U5_n_19;
  wire mul_32ns_96ns_128_5_1_U5_n_2;
  wire mul_32ns_96ns_128_5_1_U5_n_20;
  wire mul_32ns_96ns_128_5_1_U5_n_21;
  wire mul_32ns_96ns_128_5_1_U5_n_22;
  wire mul_32ns_96ns_128_5_1_U5_n_23;
  wire mul_32ns_96ns_128_5_1_U5_n_24;
  wire mul_32ns_96ns_128_5_1_U5_n_25;
  wire mul_32ns_96ns_128_5_1_U5_n_26;
  wire mul_32ns_96ns_128_5_1_U5_n_27;
  wire mul_32ns_96ns_128_5_1_U5_n_28;
  wire mul_32ns_96ns_128_5_1_U5_n_29;
  wire mul_32ns_96ns_128_5_1_U5_n_3;
  wire mul_32ns_96ns_128_5_1_U5_n_30;
  wire mul_32ns_96ns_128_5_1_U5_n_31;
  wire mul_32ns_96ns_128_5_1_U5_n_32;
  wire mul_32ns_96ns_128_5_1_U5_n_33;
  wire mul_32ns_96ns_128_5_1_U5_n_34;
  wire mul_32ns_96ns_128_5_1_U5_n_35;
  wire mul_32ns_96ns_128_5_1_U5_n_36;
  wire mul_32ns_96ns_128_5_1_U5_n_37;
  wire mul_32ns_96ns_128_5_1_U5_n_38;
  wire mul_32ns_96ns_128_5_1_U5_n_39;
  wire mul_32ns_96ns_128_5_1_U5_n_4;
  wire mul_32ns_96ns_128_5_1_U5_n_40;
  wire mul_32ns_96ns_128_5_1_U5_n_41;
  wire mul_32ns_96ns_128_5_1_U5_n_42;
  wire mul_32ns_96ns_128_5_1_U5_n_43;
  wire mul_32ns_96ns_128_5_1_U5_n_44;
  wire mul_32ns_96ns_128_5_1_U5_n_45;
  wire mul_32ns_96ns_128_5_1_U5_n_46;
  wire mul_32ns_96ns_128_5_1_U5_n_47;
  wire mul_32ns_96ns_128_5_1_U5_n_48;
  wire mul_32ns_96ns_128_5_1_U5_n_49;
  wire mul_32ns_96ns_128_5_1_U5_n_5;
  wire mul_32ns_96ns_128_5_1_U5_n_50;
  wire mul_32ns_96ns_128_5_1_U5_n_51;
  wire mul_32ns_96ns_128_5_1_U5_n_52;
  wire mul_32ns_96ns_128_5_1_U5_n_53;
  wire mul_32ns_96ns_128_5_1_U5_n_54;
  wire mul_32ns_96ns_128_5_1_U5_n_55;
  wire mul_32ns_96ns_128_5_1_U5_n_56;
  wire mul_32ns_96ns_128_5_1_U5_n_57;
  wire mul_32ns_96ns_128_5_1_U5_n_58;
  wire mul_32ns_96ns_128_5_1_U5_n_59;
  wire mul_32ns_96ns_128_5_1_U5_n_6;
  wire mul_32ns_96ns_128_5_1_U5_n_60;
  wire mul_32ns_96ns_128_5_1_U5_n_61;
  wire mul_32ns_96ns_128_5_1_U5_n_62;
  wire mul_32ns_96ns_128_5_1_U5_n_63;
  wire mul_32ns_96ns_128_5_1_U5_n_64;
  wire mul_32ns_96ns_128_5_1_U5_n_65;
  wire mul_32ns_96ns_128_5_1_U5_n_66;
  wire mul_32ns_96ns_128_5_1_U5_n_67;
  wire mul_32ns_96ns_128_5_1_U5_n_68;
  wire mul_32ns_96ns_128_5_1_U5_n_69;
  wire mul_32ns_96ns_128_5_1_U5_n_7;
  wire mul_32ns_96ns_128_5_1_U5_n_70;
  wire mul_32ns_96ns_128_5_1_U5_n_71;
  wire mul_32ns_96ns_128_5_1_U5_n_72;
  wire mul_32ns_96ns_128_5_1_U5_n_73;
  wire mul_32ns_96ns_128_5_1_U5_n_74;
  wire mul_32ns_96ns_128_5_1_U5_n_75;
  wire mul_32ns_96ns_128_5_1_U5_n_76;
  wire mul_32ns_96ns_128_5_1_U5_n_77;
  wire mul_32ns_96ns_128_5_1_U5_n_78;
  wire mul_32ns_96ns_128_5_1_U5_n_79;
  wire mul_32ns_96ns_128_5_1_U5_n_8;
  wire mul_32ns_96ns_128_5_1_U5_n_80;
  wire mul_32ns_96ns_128_5_1_U5_n_81;
  wire mul_32ns_96ns_128_5_1_U5_n_82;
  wire mul_32ns_96ns_128_5_1_U5_n_83;
  wire mul_32ns_96ns_128_5_1_U5_n_84;
  wire mul_32ns_96ns_128_5_1_U5_n_85;
  wire mul_32ns_96ns_128_5_1_U5_n_86;
  wire mul_32ns_96ns_128_5_1_U5_n_87;
  wire mul_32ns_96ns_128_5_1_U5_n_88;
  wire mul_32ns_96ns_128_5_1_U5_n_89;
  wire mul_32ns_96ns_128_5_1_U5_n_9;
  wire mul_32ns_96ns_128_5_1_U5_n_90;
  wire mul_32ns_96ns_128_5_1_U5_n_91;
  wire mul_32ns_96ns_128_5_1_U5_n_92;
  wire mul_32ns_96ns_128_5_1_U5_n_93;
  wire mul_32ns_96ns_128_5_1_U5_n_94;
  wire mul_32ns_96ns_128_5_1_U5_n_95;
  wire mul_32ns_96ns_128_5_1_U5_n_96;
  wire mul_32ns_96ns_128_5_1_U5_n_97;
  wire mul_32ns_96ns_128_5_1_U5_n_98;
  wire mul_32ns_96ns_128_5_1_U5_n_99;
  wire [62:0]mul_ln55_reg_2566;
  wire [95:0]mul_ln76_1_reg_2199;
  wire [127:0]mul_ln76_2_reg_2215;
  wire [63:0]mul_ln76_reg_2176;
  wire or_ln77_reg_2302;
  wire [31:0]outH_fu_727_p2;
  wire [31:0]outH_reg_2016;
  wire [9:0]outW_fu_739_p2;
  wire [29:0]p_0_in;
  wire [31:0]p_1_in;
  wire p_1_in3_out;
  wire p_26_in;
  wire p_27_in;
  wire p_57_in;
  wire p_59_in;
  wire p_63_in;
  wire [31:0]p_Val2_s_reg_2477;
  wire [29:0]p_cast_mid1_reg_2350;
  wire \p_cast_mid1_reg_2350[10]_i_2_n_0 ;
  wire \p_cast_mid1_reg_2350[10]_i_3_n_0 ;
  wire \p_cast_mid1_reg_2350[10]_i_4_n_0 ;
  wire \p_cast_mid1_reg_2350[10]_i_5_n_0 ;
  wire \p_cast_mid1_reg_2350[14]_i_2_n_0 ;
  wire \p_cast_mid1_reg_2350[14]_i_3_n_0 ;
  wire \p_cast_mid1_reg_2350[14]_i_4_n_0 ;
  wire \p_cast_mid1_reg_2350[14]_i_5_n_0 ;
  wire \p_cast_mid1_reg_2350[18]_i_2_n_0 ;
  wire \p_cast_mid1_reg_2350[18]_i_3_n_0 ;
  wire \p_cast_mid1_reg_2350[18]_i_4_n_0 ;
  wire \p_cast_mid1_reg_2350[18]_i_5_n_0 ;
  wire \p_cast_mid1_reg_2350[22]_i_2_n_0 ;
  wire \p_cast_mid1_reg_2350[22]_i_3_n_0 ;
  wire \p_cast_mid1_reg_2350[22]_i_4_n_0 ;
  wire \p_cast_mid1_reg_2350[22]_i_5_n_0 ;
  wire \p_cast_mid1_reg_2350[26]_i_2_n_0 ;
  wire \p_cast_mid1_reg_2350[26]_i_3_n_0 ;
  wire \p_cast_mid1_reg_2350[26]_i_4_n_0 ;
  wire \p_cast_mid1_reg_2350[26]_i_5_n_0 ;
  wire \p_cast_mid1_reg_2350[29]_i_2_n_0 ;
  wire \p_cast_mid1_reg_2350[29]_i_3_n_0 ;
  wire \p_cast_mid1_reg_2350[29]_i_4_n_0 ;
  wire \p_cast_mid1_reg_2350[2]_i_2_n_0 ;
  wire \p_cast_mid1_reg_2350[2]_i_3_n_0 ;
  wire \p_cast_mid1_reg_2350[2]_i_4_n_0 ;
  wire \p_cast_mid1_reg_2350[6]_i_2_n_0 ;
  wire \p_cast_mid1_reg_2350[6]_i_3_n_0 ;
  wire \p_cast_mid1_reg_2350[6]_i_4_n_0 ;
  wire \p_cast_mid1_reg_2350[6]_i_5_n_0 ;
  wire \p_cast_mid1_reg_2350_reg[10]_i_1_n_0 ;
  wire \p_cast_mid1_reg_2350_reg[10]_i_1_n_1 ;
  wire \p_cast_mid1_reg_2350_reg[10]_i_1_n_2 ;
  wire \p_cast_mid1_reg_2350_reg[10]_i_1_n_3 ;
  wire \p_cast_mid1_reg_2350_reg[14]_i_1_n_0 ;
  wire \p_cast_mid1_reg_2350_reg[14]_i_1_n_1 ;
  wire \p_cast_mid1_reg_2350_reg[14]_i_1_n_2 ;
  wire \p_cast_mid1_reg_2350_reg[14]_i_1_n_3 ;
  wire \p_cast_mid1_reg_2350_reg[18]_i_1_n_0 ;
  wire \p_cast_mid1_reg_2350_reg[18]_i_1_n_1 ;
  wire \p_cast_mid1_reg_2350_reg[18]_i_1_n_2 ;
  wire \p_cast_mid1_reg_2350_reg[18]_i_1_n_3 ;
  wire \p_cast_mid1_reg_2350_reg[22]_i_1_n_0 ;
  wire \p_cast_mid1_reg_2350_reg[22]_i_1_n_1 ;
  wire \p_cast_mid1_reg_2350_reg[22]_i_1_n_2 ;
  wire \p_cast_mid1_reg_2350_reg[22]_i_1_n_3 ;
  wire \p_cast_mid1_reg_2350_reg[26]_i_1_n_0 ;
  wire \p_cast_mid1_reg_2350_reg[26]_i_1_n_1 ;
  wire \p_cast_mid1_reg_2350_reg[26]_i_1_n_2 ;
  wire \p_cast_mid1_reg_2350_reg[26]_i_1_n_3 ;
  wire \p_cast_mid1_reg_2350_reg[29]_i_1_n_2 ;
  wire \p_cast_mid1_reg_2350_reg[29]_i_1_n_3 ;
  wire \p_cast_mid1_reg_2350_reg[2]_i_1_n_0 ;
  wire \p_cast_mid1_reg_2350_reg[2]_i_1_n_1 ;
  wire \p_cast_mid1_reg_2350_reg[2]_i_1_n_2 ;
  wire \p_cast_mid1_reg_2350_reg[2]_i_1_n_3 ;
  wire \p_cast_mid1_reg_2350_reg[6]_i_1_n_0 ;
  wire \p_cast_mid1_reg_2350_reg[6]_i_1_n_1 ;
  wire \p_cast_mid1_reg_2350_reg[6]_i_1_n_2 ;
  wire \p_cast_mid1_reg_2350_reg[6]_i_1_n_3 ;
  wire [29:0]p_cast_reg_2248;
  wire \p_cast_reg_2248[10]_i_2_n_0 ;
  wire \p_cast_reg_2248[10]_i_3_n_0 ;
  wire \p_cast_reg_2248[10]_i_4_n_0 ;
  wire \p_cast_reg_2248[10]_i_5_n_0 ;
  wire \p_cast_reg_2248[14]_i_2_n_0 ;
  wire \p_cast_reg_2248[14]_i_3_n_0 ;
  wire \p_cast_reg_2248[14]_i_4_n_0 ;
  wire \p_cast_reg_2248[14]_i_5_n_0 ;
  wire \p_cast_reg_2248[18]_i_2_n_0 ;
  wire \p_cast_reg_2248[18]_i_3_n_0 ;
  wire \p_cast_reg_2248[18]_i_4_n_0 ;
  wire \p_cast_reg_2248[18]_i_5_n_0 ;
  wire \p_cast_reg_2248[22]_i_2_n_0 ;
  wire \p_cast_reg_2248[22]_i_3_n_0 ;
  wire \p_cast_reg_2248[22]_i_4_n_0 ;
  wire \p_cast_reg_2248[22]_i_5_n_0 ;
  wire \p_cast_reg_2248[26]_i_2_n_0 ;
  wire \p_cast_reg_2248[26]_i_3_n_0 ;
  wire \p_cast_reg_2248[26]_i_4_n_0 ;
  wire \p_cast_reg_2248[26]_i_5_n_0 ;
  wire \p_cast_reg_2248[29]_i_2_n_0 ;
  wire \p_cast_reg_2248[29]_i_3_n_0 ;
  wire \p_cast_reg_2248[29]_i_4_n_0 ;
  wire \p_cast_reg_2248[2]_i_2_n_0 ;
  wire \p_cast_reg_2248[2]_i_3_n_0 ;
  wire \p_cast_reg_2248[2]_i_4_n_0 ;
  wire \p_cast_reg_2248[6]_i_2_n_0 ;
  wire \p_cast_reg_2248[6]_i_3_n_0 ;
  wire \p_cast_reg_2248[6]_i_4_n_0 ;
  wire \p_cast_reg_2248[6]_i_5_n_0 ;
  wire \p_cast_reg_2248_reg[10]_i_1_n_0 ;
  wire \p_cast_reg_2248_reg[10]_i_1_n_1 ;
  wire \p_cast_reg_2248_reg[10]_i_1_n_2 ;
  wire \p_cast_reg_2248_reg[10]_i_1_n_3 ;
  wire \p_cast_reg_2248_reg[14]_i_1_n_0 ;
  wire \p_cast_reg_2248_reg[14]_i_1_n_1 ;
  wire \p_cast_reg_2248_reg[14]_i_1_n_2 ;
  wire \p_cast_reg_2248_reg[14]_i_1_n_3 ;
  wire \p_cast_reg_2248_reg[18]_i_1_n_0 ;
  wire \p_cast_reg_2248_reg[18]_i_1_n_1 ;
  wire \p_cast_reg_2248_reg[18]_i_1_n_2 ;
  wire \p_cast_reg_2248_reg[18]_i_1_n_3 ;
  wire \p_cast_reg_2248_reg[22]_i_1_n_0 ;
  wire \p_cast_reg_2248_reg[22]_i_1_n_1 ;
  wire \p_cast_reg_2248_reg[22]_i_1_n_2 ;
  wire \p_cast_reg_2248_reg[22]_i_1_n_3 ;
  wire \p_cast_reg_2248_reg[26]_i_1_n_0 ;
  wire \p_cast_reg_2248_reg[26]_i_1_n_1 ;
  wire \p_cast_reg_2248_reg[26]_i_1_n_2 ;
  wire \p_cast_reg_2248_reg[26]_i_1_n_3 ;
  wire \p_cast_reg_2248_reg[29]_i_1_n_2 ;
  wire \p_cast_reg_2248_reg[29]_i_1_n_3 ;
  wire \p_cast_reg_2248_reg[2]_i_1_n_0 ;
  wire \p_cast_reg_2248_reg[2]_i_1_n_1 ;
  wire \p_cast_reg_2248_reg[2]_i_1_n_2 ;
  wire \p_cast_reg_2248_reg[2]_i_1_n_3 ;
  wire \p_cast_reg_2248_reg[6]_i_1_n_0 ;
  wire \p_cast_reg_2248_reg[6]_i_1_n_1 ;
  wire \p_cast_reg_2248_reg[6]_i_1_n_2 ;
  wire \p_cast_reg_2248_reg[6]_i_1_n_3 ;
  wire p_mid1105_reg_23340;
  wire p_mid1105_reg_2334_reg_i_2_n_0;
  wire p_mid1105_reg_2334_reg_n_100;
  wire p_mid1105_reg_2334_reg_n_101;
  wire p_mid1105_reg_2334_reg_n_102;
  wire p_mid1105_reg_2334_reg_n_103;
  wire p_mid1105_reg_2334_reg_n_104;
  wire p_mid1105_reg_2334_reg_n_105;
  wire p_mid1105_reg_2334_reg_n_96;
  wire p_mid1105_reg_2334_reg_n_97;
  wire p_mid1105_reg_2334_reg_n_98;
  wire p_mid1105_reg_2334_reg_n_99;
  wire [31:2]p_mid119_fu_1270_p2;
  wire p_mid187_reg_2286_reg_n_100;
  wire p_mid187_reg_2286_reg_n_101;
  wire p_mid187_reg_2286_reg_n_102;
  wire p_mid187_reg_2286_reg_n_103;
  wire p_mid187_reg_2286_reg_n_104;
  wire p_mid187_reg_2286_reg_n_105;
  wire p_mid187_reg_2286_reg_n_106;
  wire p_mid187_reg_2286_reg_n_107;
  wire p_mid187_reg_2286_reg_n_108;
  wire p_mid187_reg_2286_reg_n_109;
  wire p_mid187_reg_2286_reg_n_110;
  wire p_mid187_reg_2286_reg_n_111;
  wire p_mid187_reg_2286_reg_n_112;
  wire p_mid187_reg_2286_reg_n_113;
  wire p_mid187_reg_2286_reg_n_114;
  wire p_mid187_reg_2286_reg_n_115;
  wire p_mid187_reg_2286_reg_n_116;
  wire p_mid187_reg_2286_reg_n_117;
  wire p_mid187_reg_2286_reg_n_118;
  wire p_mid187_reg_2286_reg_n_119;
  wire p_mid187_reg_2286_reg_n_120;
  wire p_mid187_reg_2286_reg_n_121;
  wire p_mid187_reg_2286_reg_n_122;
  wire p_mid187_reg_2286_reg_n_123;
  wire p_mid187_reg_2286_reg_n_124;
  wire p_mid187_reg_2286_reg_n_125;
  wire p_mid187_reg_2286_reg_n_126;
  wire p_mid187_reg_2286_reg_n_127;
  wire p_mid187_reg_2286_reg_n_128;
  wire p_mid187_reg_2286_reg_n_129;
  wire p_mid187_reg_2286_reg_n_130;
  wire p_mid187_reg_2286_reg_n_131;
  wire p_mid187_reg_2286_reg_n_132;
  wire p_mid187_reg_2286_reg_n_133;
  wire p_mid187_reg_2286_reg_n_134;
  wire p_mid187_reg_2286_reg_n_135;
  wire p_mid187_reg_2286_reg_n_136;
  wire p_mid187_reg_2286_reg_n_137;
  wire p_mid187_reg_2286_reg_n_138;
  wire p_mid187_reg_2286_reg_n_139;
  wire p_mid187_reg_2286_reg_n_140;
  wire p_mid187_reg_2286_reg_n_141;
  wire p_mid187_reg_2286_reg_n_142;
  wire p_mid187_reg_2286_reg_n_143;
  wire p_mid187_reg_2286_reg_n_144;
  wire p_mid187_reg_2286_reg_n_145;
  wire p_mid187_reg_2286_reg_n_146;
  wire p_mid187_reg_2286_reg_n_147;
  wire p_mid187_reg_2286_reg_n_148;
  wire p_mid187_reg_2286_reg_n_149;
  wire p_mid187_reg_2286_reg_n_150;
  wire p_mid187_reg_2286_reg_n_151;
  wire p_mid187_reg_2286_reg_n_152;
  wire p_mid187_reg_2286_reg_n_153;
  wire p_mid187_reg_2286_reg_n_96;
  wire p_mid187_reg_2286_reg_n_97;
  wire p_mid187_reg_2286_reg_n_98;
  wire p_mid187_reg_2286_reg_n_99;
  wire [54:22]r_V_1_reg_2482;
  wire r_V_1_reg_24820;
  wire [54:22]r_V_2_reg_2679;
  wire \r_V_2_reg_2679[54]_i_1_n_0 ;
  wire [31:0]reg_700;
  wire reg_7000;
  wire reg_7040;
  wire [31:0]reg_708;
  wire reg_7080;
  wire [54:23]ret_V_fu_1877_p2;
  wire [31:0]reuse_addr_reg201_fu_202;
  wire [31:0]reuse_addr_reg_fu_210;
  wire reuse_addr_reg_fu_2100;
  wire [31:0]reuse_reg200_fu_206;
  wire \reuse_reg_fu_214[0]_i_6_n_0 ;
  wire \reuse_reg_fu_214[0]_i_7_n_0 ;
  wire \reuse_reg_fu_214[0]_i_8_n_0 ;
  wire \reuse_reg_fu_214[0]_i_9_n_0 ;
  wire \reuse_reg_fu_214[12]_i_6_n_0 ;
  wire \reuse_reg_fu_214[12]_i_7_n_0 ;
  wire \reuse_reg_fu_214[12]_i_8_n_0 ;
  wire \reuse_reg_fu_214[12]_i_9_n_0 ;
  wire \reuse_reg_fu_214[16]_i_6_n_0 ;
  wire \reuse_reg_fu_214[16]_i_7_n_0 ;
  wire \reuse_reg_fu_214[16]_i_8_n_0 ;
  wire \reuse_reg_fu_214[16]_i_9_n_0 ;
  wire \reuse_reg_fu_214[20]_i_6_n_0 ;
  wire \reuse_reg_fu_214[20]_i_7_n_0 ;
  wire \reuse_reg_fu_214[20]_i_8_n_0 ;
  wire \reuse_reg_fu_214[20]_i_9_n_0 ;
  wire \reuse_reg_fu_214[24]_i_6_n_0 ;
  wire \reuse_reg_fu_214[24]_i_7_n_0 ;
  wire \reuse_reg_fu_214[24]_i_8_n_0 ;
  wire \reuse_reg_fu_214[24]_i_9_n_0 ;
  wire \reuse_reg_fu_214[28]_i_5_n_0 ;
  wire \reuse_reg_fu_214[28]_i_6_n_0 ;
  wire \reuse_reg_fu_214[28]_i_7_n_0 ;
  wire \reuse_reg_fu_214[28]_i_8_n_0 ;
  wire \reuse_reg_fu_214[4]_i_6_n_0 ;
  wire \reuse_reg_fu_214[4]_i_7_n_0 ;
  wire \reuse_reg_fu_214[4]_i_8_n_0 ;
  wire \reuse_reg_fu_214[4]_i_9_n_0 ;
  wire \reuse_reg_fu_214[8]_i_6_n_0 ;
  wire \reuse_reg_fu_214[8]_i_7_n_0 ;
  wire \reuse_reg_fu_214[8]_i_8_n_0 ;
  wire \reuse_reg_fu_214[8]_i_9_n_0 ;
  wire [31:0]reuse_reg_fu_214_reg;
  wire \reuse_reg_fu_214_reg[0]_i_1_n_0 ;
  wire \reuse_reg_fu_214_reg[0]_i_1_n_1 ;
  wire \reuse_reg_fu_214_reg[0]_i_1_n_2 ;
  wire \reuse_reg_fu_214_reg[0]_i_1_n_3 ;
  wire \reuse_reg_fu_214_reg[0]_i_1_n_4 ;
  wire \reuse_reg_fu_214_reg[0]_i_1_n_5 ;
  wire \reuse_reg_fu_214_reg[0]_i_1_n_6 ;
  wire \reuse_reg_fu_214_reg[0]_i_1_n_7 ;
  wire \reuse_reg_fu_214_reg[12]_i_1_n_0 ;
  wire \reuse_reg_fu_214_reg[12]_i_1_n_1 ;
  wire \reuse_reg_fu_214_reg[12]_i_1_n_2 ;
  wire \reuse_reg_fu_214_reg[12]_i_1_n_3 ;
  wire \reuse_reg_fu_214_reg[12]_i_1_n_4 ;
  wire \reuse_reg_fu_214_reg[12]_i_1_n_5 ;
  wire \reuse_reg_fu_214_reg[12]_i_1_n_6 ;
  wire \reuse_reg_fu_214_reg[12]_i_1_n_7 ;
  wire \reuse_reg_fu_214_reg[16]_i_1_n_0 ;
  wire \reuse_reg_fu_214_reg[16]_i_1_n_1 ;
  wire \reuse_reg_fu_214_reg[16]_i_1_n_2 ;
  wire \reuse_reg_fu_214_reg[16]_i_1_n_3 ;
  wire \reuse_reg_fu_214_reg[16]_i_1_n_4 ;
  wire \reuse_reg_fu_214_reg[16]_i_1_n_5 ;
  wire \reuse_reg_fu_214_reg[16]_i_1_n_6 ;
  wire \reuse_reg_fu_214_reg[16]_i_1_n_7 ;
  wire \reuse_reg_fu_214_reg[20]_i_1_n_0 ;
  wire \reuse_reg_fu_214_reg[20]_i_1_n_1 ;
  wire \reuse_reg_fu_214_reg[20]_i_1_n_2 ;
  wire \reuse_reg_fu_214_reg[20]_i_1_n_3 ;
  wire \reuse_reg_fu_214_reg[20]_i_1_n_4 ;
  wire \reuse_reg_fu_214_reg[20]_i_1_n_5 ;
  wire \reuse_reg_fu_214_reg[20]_i_1_n_6 ;
  wire \reuse_reg_fu_214_reg[20]_i_1_n_7 ;
  wire \reuse_reg_fu_214_reg[24]_i_1_n_0 ;
  wire \reuse_reg_fu_214_reg[24]_i_1_n_1 ;
  wire \reuse_reg_fu_214_reg[24]_i_1_n_2 ;
  wire \reuse_reg_fu_214_reg[24]_i_1_n_3 ;
  wire \reuse_reg_fu_214_reg[24]_i_1_n_4 ;
  wire \reuse_reg_fu_214_reg[24]_i_1_n_5 ;
  wire \reuse_reg_fu_214_reg[24]_i_1_n_6 ;
  wire \reuse_reg_fu_214_reg[24]_i_1_n_7 ;
  wire \reuse_reg_fu_214_reg[28]_i_1_n_1 ;
  wire \reuse_reg_fu_214_reg[28]_i_1_n_2 ;
  wire \reuse_reg_fu_214_reg[28]_i_1_n_3 ;
  wire \reuse_reg_fu_214_reg[28]_i_1_n_4 ;
  wire \reuse_reg_fu_214_reg[28]_i_1_n_5 ;
  wire \reuse_reg_fu_214_reg[28]_i_1_n_6 ;
  wire \reuse_reg_fu_214_reg[28]_i_1_n_7 ;
  wire \reuse_reg_fu_214_reg[4]_i_1_n_0 ;
  wire \reuse_reg_fu_214_reg[4]_i_1_n_1 ;
  wire \reuse_reg_fu_214_reg[4]_i_1_n_2 ;
  wire \reuse_reg_fu_214_reg[4]_i_1_n_3 ;
  wire \reuse_reg_fu_214_reg[4]_i_1_n_4 ;
  wire \reuse_reg_fu_214_reg[4]_i_1_n_5 ;
  wire \reuse_reg_fu_214_reg[4]_i_1_n_6 ;
  wire \reuse_reg_fu_214_reg[4]_i_1_n_7 ;
  wire \reuse_reg_fu_214_reg[8]_i_1_n_0 ;
  wire \reuse_reg_fu_214_reg[8]_i_1_n_1 ;
  wire \reuse_reg_fu_214_reg[8]_i_1_n_2 ;
  wire \reuse_reg_fu_214_reg[8]_i_1_n_3 ;
  wire \reuse_reg_fu_214_reg[8]_i_1_n_4 ;
  wire \reuse_reg_fu_214_reg[8]_i_1_n_5 ;
  wire \reuse_reg_fu_214_reg[8]_i_1_n_6 ;
  wire \reuse_reg_fu_214_reg[8]_i_1_n_7 ;
  wire [30:0]reuse_select_fu_1569_p3;
  wire [6:0]s_axi_CRTL_BUS_ARADDR;
  wire s_axi_CRTL_BUS_ARREADY;
  wire s_axi_CRTL_BUS_ARVALID;
  wire [6:0]s_axi_CRTL_BUS_AWADDR;
  wire s_axi_CRTL_BUS_AWREADY;
  wire s_axi_CRTL_BUS_AWVALID;
  wire s_axi_CRTL_BUS_BREADY;
  wire s_axi_CRTL_BUS_BVALID;
  wire [31:0]s_axi_CRTL_BUS_RDATA;
  wire s_axi_CRTL_BUS_RREADY;
  wire s_axi_CRTL_BUS_RVALID;
  wire [31:0]s_axi_CRTL_BUS_WDATA;
  wire s_axi_CRTL_BUS_WREADY;
  wire [3:0]s_axi_CRTL_BUS_WSTRB;
  wire s_axi_CRTL_BUS_WVALID;
  wire [9:0]select_ln55_1_fu_1732_p3;
  wire [9:0]select_ln55_1_reg_2584;
  wire [9:0]select_ln55_fu_1744_p3;
  wire [31:0]select_ln55_reg_2595;
  wire \select_ln55_reg_2595[31]_i_1_n_0 ;
  wire [9:0]select_ln76_2_fu_1345_p3;
  wire select_ln76_8_reg_2292;
  wire \select_ln76_8_reg_2292[0]_i_10_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_11_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_12_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_13_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_15_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_16_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_17_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_18_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_19_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_20_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_21_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_22_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_23_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_24_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_25_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_26_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_28_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_29_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_2_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_30_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_31_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_32_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_33_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_34_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_35_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_36_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_37_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_38_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_39_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_41_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_42_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_43_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_44_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_45_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_46_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_47_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_48_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_49_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_50_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_51_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_52_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_53_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_54_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_55_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_56_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_57_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_58_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_59_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_5_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_60_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_61_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_62_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_63_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_64_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_65_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_66_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_67_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_68_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_69_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_6_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_70_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_71_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_72_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_8_n_0 ;
  wire \select_ln76_8_reg_2292[0]_i_9_n_0 ;
  wire select_ln76_8_reg_2292_pp2_iter1_reg;
  wire \select_ln76_8_reg_2292_pp2_iter3_reg_reg[0]_srl2_n_0 ;
  wire select_ln76_8_reg_2292_pp2_iter4_reg;
  wire \select_ln76_8_reg_2292_reg[0]_i_14_n_0 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_14_n_1 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_14_n_2 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_14_n_3 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_27_n_0 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_27_n_1 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_27_n_2 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_27_n_3 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_3_n_3 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_40_n_0 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_40_n_1 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_40_n_2 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_40_n_3 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_4_n_0 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_4_n_1 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_4_n_2 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_4_n_3 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_7_n_0 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_7_n_1 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_7_n_2 ;
  wire \select_ln76_8_reg_2292_reg[0]_i_7_n_3 ;
  wire [9:0]select_ln76_9_fu_1193_p3;
  wire [9:0]select_ln76_9_reg_2339;
  wire [0:0]select_ln76_fu_1338_p3;
  wire [9:0]select_ln76_reg_2385;
  wire select_ln77_1_reg_2400;
  wire [9:0]select_ln77_2_reg_2405;
  wire \select_ln77_2_reg_2405[3]_i_2_n_0 ;
  wire \select_ln77_2_reg_2405[3]_i_3_n_0 ;
  wire \select_ln77_2_reg_2405[3]_i_4_n_0 ;
  wire \select_ln77_2_reg_2405[3]_i_5_n_0 ;
  wire \select_ln77_2_reg_2405[3]_i_6_n_0 ;
  wire \select_ln77_2_reg_2405[3]_i_7_n_0 ;
  wire \select_ln77_2_reg_2405[3]_i_8_n_0 ;
  wire \select_ln77_2_reg_2405[3]_i_9_n_0 ;
  wire \select_ln77_2_reg_2405[7]_i_2_n_0 ;
  wire \select_ln77_2_reg_2405[7]_i_3_n_0 ;
  wire \select_ln77_2_reg_2405[7]_i_4_n_0 ;
  wire \select_ln77_2_reg_2405[7]_i_5_n_0 ;
  wire \select_ln77_2_reg_2405[7]_i_6_n_0 ;
  wire \select_ln77_2_reg_2405[7]_i_7_n_0 ;
  wire \select_ln77_2_reg_2405[7]_i_8_n_0 ;
  wire \select_ln77_2_reg_2405[7]_i_9_n_0 ;
  wire \select_ln77_2_reg_2405[9]_i_2_n_0 ;
  wire \select_ln77_2_reg_2405[9]_i_3_n_0 ;
  wire \select_ln77_2_reg_2405[9]_i_4_n_0 ;
  wire \select_ln77_2_reg_2405_reg[3]_i_1_n_0 ;
  wire \select_ln77_2_reg_2405_reg[3]_i_1_n_1 ;
  wire \select_ln77_2_reg_2405_reg[3]_i_1_n_2 ;
  wire \select_ln77_2_reg_2405_reg[3]_i_1_n_3 ;
  wire \select_ln77_2_reg_2405_reg[3]_i_1_n_4 ;
  wire \select_ln77_2_reg_2405_reg[3]_i_1_n_5 ;
  wire \select_ln77_2_reg_2405_reg[3]_i_1_n_6 ;
  wire \select_ln77_2_reg_2405_reg[3]_i_1_n_7 ;
  wire \select_ln77_2_reg_2405_reg[7]_i_1_n_0 ;
  wire \select_ln77_2_reg_2405_reg[7]_i_1_n_1 ;
  wire \select_ln77_2_reg_2405_reg[7]_i_1_n_2 ;
  wire \select_ln77_2_reg_2405_reg[7]_i_1_n_3 ;
  wire \select_ln77_2_reg_2405_reg[7]_i_1_n_4 ;
  wire \select_ln77_2_reg_2405_reg[7]_i_1_n_5 ;
  wire \select_ln77_2_reg_2405_reg[7]_i_1_n_6 ;
  wire \select_ln77_2_reg_2405_reg[7]_i_1_n_7 ;
  wire \select_ln77_2_reg_2405_reg[9]_i_1_n_3 ;
  wire \select_ln77_2_reg_2405_reg[9]_i_1_n_6 ;
  wire \select_ln77_2_reg_2405_reg[9]_i_1_n_7 ;
  wire [31:0]select_ln77_4_fu_1492_p3;
  wire [31:0]select_ln77_4_reg_2492;
  wire select_ln77_4_reg_24920;
  wire [9:0]select_ln77_5_fu_1408_p3;
  wire [9:0]select_ln77_5_reg_2416;
  wire select_ln77_5_reg_24160;
  wire select_ln77_6_fu_1166_p3;
  wire select_ln77_6_reg_2314;
  wire \select_ln77_6_reg_2314[0]_i_10_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_11_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_12_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_13_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_14_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_15_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_16_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_17_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_18_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_4_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_5_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_6_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_8_n_0 ;
  wire \select_ln77_6_reg_2314[0]_i_9_n_0 ;
  wire select_ln77_6_reg_2314_pp2_iter1_reg;
  wire \select_ln77_6_reg_2314_pp2_iter3_reg_reg[0]_srl2_n_0 ;
  wire select_ln77_6_reg_2314_pp2_iter4_reg;
  wire \select_ln77_6_reg_2314_reg[0]_i_2_n_2 ;
  wire \select_ln77_6_reg_2314_reg[0]_i_2_n_3 ;
  wire \select_ln77_6_reg_2314_reg[0]_i_3_n_0 ;
  wire \select_ln77_6_reg_2314_reg[0]_i_3_n_1 ;
  wire \select_ln77_6_reg_2314_reg[0]_i_3_n_2 ;
  wire \select_ln77_6_reg_2314_reg[0]_i_3_n_3 ;
  wire \select_ln77_6_reg_2314_reg[0]_i_7_n_0 ;
  wire \select_ln77_6_reg_2314_reg[0]_i_7_n_1 ;
  wire \select_ln77_6_reg_2314_reg[0]_i_7_n_2 ;
  wire \select_ln77_6_reg_2314_reg[0]_i_7_n_3 ;
  wire [9:0]select_ln77_7_fu_1414_p3;
  wire [9:0]select_ln77_7_reg_2421;
  wire select_ln77_7_reg_24210;
  wire select_ln77_8_reg_2375;
  wire \select_ln77_8_reg_2375_reg[12]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[12]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[12]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[12]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[16]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[16]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[16]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[16]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[20]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[20]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[20]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[20]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[24]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[24]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[24]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[24]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[28]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[28]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[28]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[28]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[32]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[32]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[32]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[32]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[36]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[36]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[36]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[36]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[40]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[40]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[40]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[40]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[44]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[44]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[44]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[44]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[48]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[48]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[48]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[48]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[4]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[4]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[4]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[4]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[52]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[52]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[52]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[52]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[56]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[56]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[56]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[56]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[60]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[60]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[60]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[60]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[64]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[64]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[64]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[64]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[68]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[68]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[68]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[68]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[72]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[72]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[72]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[72]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[76]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[76]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[76]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[76]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[80]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[80]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[80]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[80]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[84]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[84]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[84]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[84]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[88]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[88]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[88]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[88]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[8]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[8]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[8]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[8]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[92]_i_1_n_0 ;
  wire \select_ln77_8_reg_2375_reg[92]_i_1_n_1 ;
  wire \select_ln77_8_reg_2375_reg[92]_i_1_n_2 ;
  wire \select_ln77_8_reg_2375_reg[92]_i_1_n_3 ;
  wire \select_ln77_8_reg_2375_reg[95]_i_3_n_2 ;
  wire \select_ln77_8_reg_2375_reg[95]_i_3_n_3 ;
  wire \select_ln77_8_reg_2375_reg_n_0_[0] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[10] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[11] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[12] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[13] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[14] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[15] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[16] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[17] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[18] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[19] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[1] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[20] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[21] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[22] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[23] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[24] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[25] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[26] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[27] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[28] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[29] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[2] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[30] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[31] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[32] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[33] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[34] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[35] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[36] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[37] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[38] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[39] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[3] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[40] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[41] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[42] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[43] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[44] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[45] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[46] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[47] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[48] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[49] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[4] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[50] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[51] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[52] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[53] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[54] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[55] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[56] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[57] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[58] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[59] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[5] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[60] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[61] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[62] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[63] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[64] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[65] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[66] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[67] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[68] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[69] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[6] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[70] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[71] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[72] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[73] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[74] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[75] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[76] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[77] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[78] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[79] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[7] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[80] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[81] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[82] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[83] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[84] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[85] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[86] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[87] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[88] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[89] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[8] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[90] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[91] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[92] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[93] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[94] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[95] ;
  wire \select_ln77_8_reg_2375_reg_n_0_[9] ;
  wire select_ln77_reg_2308;
  wire \select_ln77_reg_2308_reg_n_0_[0] ;
  wire \select_ln77_reg_2308_reg_n_0_[10] ;
  wire \select_ln77_reg_2308_reg_n_0_[11] ;
  wire \select_ln77_reg_2308_reg_n_0_[12] ;
  wire \select_ln77_reg_2308_reg_n_0_[13] ;
  wire \select_ln77_reg_2308_reg_n_0_[14] ;
  wire \select_ln77_reg_2308_reg_n_0_[15] ;
  wire \select_ln77_reg_2308_reg_n_0_[16] ;
  wire \select_ln77_reg_2308_reg_n_0_[17] ;
  wire \select_ln77_reg_2308_reg_n_0_[18] ;
  wire \select_ln77_reg_2308_reg_n_0_[19] ;
  wire \select_ln77_reg_2308_reg_n_0_[1] ;
  wire \select_ln77_reg_2308_reg_n_0_[20] ;
  wire \select_ln77_reg_2308_reg_n_0_[21] ;
  wire \select_ln77_reg_2308_reg_n_0_[22] ;
  wire \select_ln77_reg_2308_reg_n_0_[23] ;
  wire \select_ln77_reg_2308_reg_n_0_[24] ;
  wire \select_ln77_reg_2308_reg_n_0_[25] ;
  wire \select_ln77_reg_2308_reg_n_0_[26] ;
  wire \select_ln77_reg_2308_reg_n_0_[27] ;
  wire \select_ln77_reg_2308_reg_n_0_[28] ;
  wire \select_ln77_reg_2308_reg_n_0_[29] ;
  wire \select_ln77_reg_2308_reg_n_0_[2] ;
  wire \select_ln77_reg_2308_reg_n_0_[3] ;
  wire \select_ln77_reg_2308_reg_n_0_[4] ;
  wire \select_ln77_reg_2308_reg_n_0_[5] ;
  wire \select_ln77_reg_2308_reg_n_0_[6] ;
  wire \select_ln77_reg_2308_reg_n_0_[7] ;
  wire \select_ln77_reg_2308_reg_n_0_[8] ;
  wire \select_ln77_reg_2308_reg_n_0_[9] ;
  wire [29:0]select_ln78_4_fu_1291_p3;
  wire [29:0]select_ln78_4_reg_2360;
  wire \select_ln78_4_reg_2360_reg[16]_i_2_n_0 ;
  wire \select_ln78_4_reg_2360_reg[16]_i_2_n_1 ;
  wire \select_ln78_4_reg_2360_reg[16]_i_2_n_2 ;
  wire \select_ln78_4_reg_2360_reg[16]_i_2_n_3 ;
  wire \select_ln78_4_reg_2360_reg[20]_i_2_n_0 ;
  wire \select_ln78_4_reg_2360_reg[20]_i_2_n_1 ;
  wire \select_ln78_4_reg_2360_reg[20]_i_2_n_2 ;
  wire \select_ln78_4_reg_2360_reg[20]_i_2_n_3 ;
  wire \select_ln78_4_reg_2360_reg[24]_i_2_n_0 ;
  wire \select_ln78_4_reg_2360_reg[24]_i_2_n_1 ;
  wire \select_ln78_4_reg_2360_reg[24]_i_2_n_2 ;
  wire \select_ln78_4_reg_2360_reg[24]_i_2_n_3 ;
  wire \select_ln78_4_reg_2360_reg[28]_i_2_n_0 ;
  wire \select_ln78_4_reg_2360_reg[28]_i_2_n_1 ;
  wire \select_ln78_4_reg_2360_reg[28]_i_2_n_2 ;
  wire \select_ln78_4_reg_2360_reg[28]_i_2_n_3 ;
  wire select_ln78_5_reg_2370;
  wire \select_ln78_5_reg_2370_reg[12]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[12]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[12]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[12]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[16]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[16]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[16]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[16]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[20]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[20]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[20]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[20]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[24]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[24]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[24]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[24]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[28]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[28]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[28]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[28]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[32]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[32]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[32]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[32]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[36]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[36]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[36]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[36]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[40]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[40]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[40]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[40]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[44]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[44]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[44]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[44]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[48]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[48]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[48]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[48]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[4]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[4]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[4]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[4]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[52]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[52]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[52]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[52]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[56]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[56]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[56]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[56]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[60]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[60]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[60]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[60]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg[63]_i_2_n_2 ;
  wire \select_ln78_5_reg_2370_reg[63]_i_2_n_3 ;
  wire \select_ln78_5_reg_2370_reg[8]_i_1_n_0 ;
  wire \select_ln78_5_reg_2370_reg[8]_i_1_n_1 ;
  wire \select_ln78_5_reg_2370_reg[8]_i_1_n_2 ;
  wire \select_ln78_5_reg_2370_reg[8]_i_1_n_3 ;
  wire \select_ln78_5_reg_2370_reg_n_0_[0] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[10] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[11] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[12] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[13] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[14] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[15] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[16] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[17] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[18] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[19] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[1] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[20] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[21] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[22] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[23] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[24] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[25] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[26] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[27] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[28] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[29] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[2] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[30] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[31] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[32] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[33] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[34] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[35] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[36] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[37] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[38] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[39] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[3] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[40] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[41] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[42] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[43] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[44] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[45] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[46] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[47] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[48] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[49] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[4] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[50] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[51] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[52] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[53] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[54] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[55] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[56] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[57] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[58] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[59] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[5] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[60] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[61] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[62] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[63] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[6] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[7] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[8] ;
  wire \select_ln78_5_reg_2370_reg_n_0_[9] ;
  wire [4:0]select_ln78_fu_1219_p3;
  wire [4:0]select_ln78_reg_2344;
  wire [4:0]select_ln78_reg_2344_pp2_iter1_reg;
  wire \select_ln78_reg_2344_pp2_iter3_reg_reg[0]_srl2_n_0 ;
  wire \select_ln78_reg_2344_pp2_iter3_reg_reg[1]_srl2_n_0 ;
  wire \select_ln78_reg_2344_pp2_iter3_reg_reg[2]_srl2_n_0 ;
  wire \select_ln78_reg_2344_pp2_iter3_reg_reg[3]_srl2_n_0 ;
  wire \select_ln78_reg_2344_pp2_iter3_reg_reg[4]_srl2_n_0 ;
  wire [4:0]select_ln78_reg_2344_pp2_iter4_reg;
  wire [4:2]tmp_1_fu_793_p3;
  wire [31:2]tmp_2_fu_806_p3;
  wire [4:2]tmp_4_fu_1618_p3;
  wire [4:2]tmp_5_fu_925_p3;
  wire [31:2]tmp_6_fu_938_p3;
  wire [31:2]tmp_7_fu_1631_p3;
  wire [4:2]tmp_s_fu_1796_p3;
  wire \trunc_ln1118_reg_2624[0]_i_1_n_0 ;
  wire \trunc_ln1118_reg_2624[1]_i_1_n_0 ;
  wire \trunc_ln1118_reg_2624[2]_i_1_n_0 ;
  wire [29:0]trunc_ln2_reg_2531;
  wire trunc_ln2_reg_25310;
  wire \trunc_ln2_reg_2531[10]_i_2_n_0 ;
  wire \trunc_ln2_reg_2531[10]_i_3_n_0 ;
  wire \trunc_ln2_reg_2531[10]_i_4_n_0 ;
  wire \trunc_ln2_reg_2531[10]_i_5_n_0 ;
  wire \trunc_ln2_reg_2531[14]_i_2_n_0 ;
  wire \trunc_ln2_reg_2531[14]_i_3_n_0 ;
  wire \trunc_ln2_reg_2531[14]_i_4_n_0 ;
  wire \trunc_ln2_reg_2531[14]_i_5_n_0 ;
  wire \trunc_ln2_reg_2531[18]_i_2_n_0 ;
  wire \trunc_ln2_reg_2531[18]_i_3_n_0 ;
  wire \trunc_ln2_reg_2531[18]_i_4_n_0 ;
  wire \trunc_ln2_reg_2531[18]_i_5_n_0 ;
  wire \trunc_ln2_reg_2531[22]_i_2_n_0 ;
  wire \trunc_ln2_reg_2531[22]_i_3_n_0 ;
  wire \trunc_ln2_reg_2531[22]_i_4_n_0 ;
  wire \trunc_ln2_reg_2531[22]_i_5_n_0 ;
  wire \trunc_ln2_reg_2531[26]_i_2_n_0 ;
  wire \trunc_ln2_reg_2531[26]_i_3_n_0 ;
  wire \trunc_ln2_reg_2531[26]_i_4_n_0 ;
  wire \trunc_ln2_reg_2531[26]_i_5_n_0 ;
  wire \trunc_ln2_reg_2531[29]_i_3_n_0 ;
  wire \trunc_ln2_reg_2531[29]_i_4_n_0 ;
  wire \trunc_ln2_reg_2531[29]_i_5_n_0 ;
  wire \trunc_ln2_reg_2531[2]_i_2_n_0 ;
  wire \trunc_ln2_reg_2531[2]_i_3_n_0 ;
  wire \trunc_ln2_reg_2531[2]_i_4_n_0 ;
  wire \trunc_ln2_reg_2531[6]_i_2_n_0 ;
  wire \trunc_ln2_reg_2531[6]_i_3_n_0 ;
  wire \trunc_ln2_reg_2531[6]_i_4_n_0 ;
  wire \trunc_ln2_reg_2531[6]_i_5_n_0 ;
  wire \trunc_ln2_reg_2531_reg[10]_i_1_n_0 ;
  wire \trunc_ln2_reg_2531_reg[10]_i_1_n_1 ;
  wire \trunc_ln2_reg_2531_reg[10]_i_1_n_2 ;
  wire \trunc_ln2_reg_2531_reg[10]_i_1_n_3 ;
  wire \trunc_ln2_reg_2531_reg[14]_i_1_n_0 ;
  wire \trunc_ln2_reg_2531_reg[14]_i_1_n_1 ;
  wire \trunc_ln2_reg_2531_reg[14]_i_1_n_2 ;
  wire \trunc_ln2_reg_2531_reg[14]_i_1_n_3 ;
  wire \trunc_ln2_reg_2531_reg[18]_i_1_n_0 ;
  wire \trunc_ln2_reg_2531_reg[18]_i_1_n_1 ;
  wire \trunc_ln2_reg_2531_reg[18]_i_1_n_2 ;
  wire \trunc_ln2_reg_2531_reg[18]_i_1_n_3 ;
  wire \trunc_ln2_reg_2531_reg[22]_i_1_n_0 ;
  wire \trunc_ln2_reg_2531_reg[22]_i_1_n_1 ;
  wire \trunc_ln2_reg_2531_reg[22]_i_1_n_2 ;
  wire \trunc_ln2_reg_2531_reg[22]_i_1_n_3 ;
  wire \trunc_ln2_reg_2531_reg[26]_i_1_n_0 ;
  wire \trunc_ln2_reg_2531_reg[26]_i_1_n_1 ;
  wire \trunc_ln2_reg_2531_reg[26]_i_1_n_2 ;
  wire \trunc_ln2_reg_2531_reg[26]_i_1_n_3 ;
  wire \trunc_ln2_reg_2531_reg[29]_i_2_n_2 ;
  wire \trunc_ln2_reg_2531_reg[29]_i_2_n_3 ;
  wire \trunc_ln2_reg_2531_reg[2]_i_1_n_0 ;
  wire \trunc_ln2_reg_2531_reg[2]_i_1_n_1 ;
  wire \trunc_ln2_reg_2531_reg[2]_i_1_n_2 ;
  wire \trunc_ln2_reg_2531_reg[2]_i_1_n_3 ;
  wire \trunc_ln2_reg_2531_reg[6]_i_1_n_0 ;
  wire \trunc_ln2_reg_2531_reg[6]_i_1_n_1 ;
  wire \trunc_ln2_reg_2531_reg[6]_i_1_n_2 ;
  wire \trunc_ln2_reg_2531_reg[6]_i_1_n_3 ;
  wire [29:0]trunc_ln5_reg_2146;
  wire trunc_ln5_reg_21460;
  wire \trunc_ln5_reg_2146[10]_i_2_n_0 ;
  wire \trunc_ln5_reg_2146[10]_i_3_n_0 ;
  wire \trunc_ln5_reg_2146[10]_i_4_n_0 ;
  wire \trunc_ln5_reg_2146[10]_i_5_n_0 ;
  wire \trunc_ln5_reg_2146[14]_i_2_n_0 ;
  wire \trunc_ln5_reg_2146[14]_i_3_n_0 ;
  wire \trunc_ln5_reg_2146[14]_i_4_n_0 ;
  wire \trunc_ln5_reg_2146[14]_i_5_n_0 ;
  wire \trunc_ln5_reg_2146[18]_i_2_n_0 ;
  wire \trunc_ln5_reg_2146[18]_i_3_n_0 ;
  wire \trunc_ln5_reg_2146[18]_i_4_n_0 ;
  wire \trunc_ln5_reg_2146[18]_i_5_n_0 ;
  wire \trunc_ln5_reg_2146[22]_i_2_n_0 ;
  wire \trunc_ln5_reg_2146[22]_i_3_n_0 ;
  wire \trunc_ln5_reg_2146[22]_i_4_n_0 ;
  wire \trunc_ln5_reg_2146[22]_i_5_n_0 ;
  wire \trunc_ln5_reg_2146[26]_i_2_n_0 ;
  wire \trunc_ln5_reg_2146[26]_i_3_n_0 ;
  wire \trunc_ln5_reg_2146[26]_i_4_n_0 ;
  wire \trunc_ln5_reg_2146[26]_i_5_n_0 ;
  wire \trunc_ln5_reg_2146[29]_i_3_n_0 ;
  wire \trunc_ln5_reg_2146[29]_i_4_n_0 ;
  wire \trunc_ln5_reg_2146[29]_i_5_n_0 ;
  wire \trunc_ln5_reg_2146[2]_i_2_n_0 ;
  wire \trunc_ln5_reg_2146[2]_i_3_n_0 ;
  wire \trunc_ln5_reg_2146[2]_i_4_n_0 ;
  wire \trunc_ln5_reg_2146[6]_i_2_n_0 ;
  wire \trunc_ln5_reg_2146[6]_i_3_n_0 ;
  wire \trunc_ln5_reg_2146[6]_i_4_n_0 ;
  wire \trunc_ln5_reg_2146[6]_i_5_n_0 ;
  wire \trunc_ln5_reg_2146_reg[10]_i_1_n_0 ;
  wire \trunc_ln5_reg_2146_reg[10]_i_1_n_1 ;
  wire \trunc_ln5_reg_2146_reg[10]_i_1_n_2 ;
  wire \trunc_ln5_reg_2146_reg[10]_i_1_n_3 ;
  wire \trunc_ln5_reg_2146_reg[14]_i_1_n_0 ;
  wire \trunc_ln5_reg_2146_reg[14]_i_1_n_1 ;
  wire \trunc_ln5_reg_2146_reg[14]_i_1_n_2 ;
  wire \trunc_ln5_reg_2146_reg[14]_i_1_n_3 ;
  wire \trunc_ln5_reg_2146_reg[18]_i_1_n_0 ;
  wire \trunc_ln5_reg_2146_reg[18]_i_1_n_1 ;
  wire \trunc_ln5_reg_2146_reg[18]_i_1_n_2 ;
  wire \trunc_ln5_reg_2146_reg[18]_i_1_n_3 ;
  wire \trunc_ln5_reg_2146_reg[22]_i_1_n_0 ;
  wire \trunc_ln5_reg_2146_reg[22]_i_1_n_1 ;
  wire \trunc_ln5_reg_2146_reg[22]_i_1_n_2 ;
  wire \trunc_ln5_reg_2146_reg[22]_i_1_n_3 ;
  wire \trunc_ln5_reg_2146_reg[26]_i_1_n_0 ;
  wire \trunc_ln5_reg_2146_reg[26]_i_1_n_1 ;
  wire \trunc_ln5_reg_2146_reg[26]_i_1_n_2 ;
  wire \trunc_ln5_reg_2146_reg[26]_i_1_n_3 ;
  wire \trunc_ln5_reg_2146_reg[29]_i_2_n_2 ;
  wire \trunc_ln5_reg_2146_reg[29]_i_2_n_3 ;
  wire \trunc_ln5_reg_2146_reg[2]_i_1_n_0 ;
  wire \trunc_ln5_reg_2146_reg[2]_i_1_n_1 ;
  wire \trunc_ln5_reg_2146_reg[2]_i_1_n_2 ;
  wire \trunc_ln5_reg_2146_reg[2]_i_1_n_3 ;
  wire \trunc_ln5_reg_2146_reg[6]_i_1_n_0 ;
  wire \trunc_ln5_reg_2146_reg[6]_i_1_n_1 ;
  wire \trunc_ln5_reg_2146_reg[6]_i_1_n_2 ;
  wire \trunc_ln5_reg_2146_reg[6]_i_1_n_3 ;
  wire [29:0]trunc_ln_reg_2077;
  wire trunc_ln_reg_20770;
  wire \trunc_ln_reg_2077[10]_i_2_n_0 ;
  wire \trunc_ln_reg_2077[10]_i_3_n_0 ;
  wire \trunc_ln_reg_2077[10]_i_4_n_0 ;
  wire \trunc_ln_reg_2077[10]_i_5_n_0 ;
  wire \trunc_ln_reg_2077[14]_i_2_n_0 ;
  wire \trunc_ln_reg_2077[14]_i_3_n_0 ;
  wire \trunc_ln_reg_2077[14]_i_4_n_0 ;
  wire \trunc_ln_reg_2077[14]_i_5_n_0 ;
  wire \trunc_ln_reg_2077[18]_i_2_n_0 ;
  wire \trunc_ln_reg_2077[18]_i_3_n_0 ;
  wire \trunc_ln_reg_2077[18]_i_4_n_0 ;
  wire \trunc_ln_reg_2077[18]_i_5_n_0 ;
  wire \trunc_ln_reg_2077[22]_i_2_n_0 ;
  wire \trunc_ln_reg_2077[22]_i_3_n_0 ;
  wire \trunc_ln_reg_2077[22]_i_4_n_0 ;
  wire \trunc_ln_reg_2077[22]_i_5_n_0 ;
  wire \trunc_ln_reg_2077[26]_i_2_n_0 ;
  wire \trunc_ln_reg_2077[26]_i_3_n_0 ;
  wire \trunc_ln_reg_2077[26]_i_4_n_0 ;
  wire \trunc_ln_reg_2077[26]_i_5_n_0 ;
  wire \trunc_ln_reg_2077[29]_i_3_n_0 ;
  wire \trunc_ln_reg_2077[29]_i_4_n_0 ;
  wire \trunc_ln_reg_2077[29]_i_5_n_0 ;
  wire \trunc_ln_reg_2077[2]_i_2_n_0 ;
  wire \trunc_ln_reg_2077[2]_i_3_n_0 ;
  wire \trunc_ln_reg_2077[2]_i_4_n_0 ;
  wire \trunc_ln_reg_2077[6]_i_2_n_0 ;
  wire \trunc_ln_reg_2077[6]_i_3_n_0 ;
  wire \trunc_ln_reg_2077[6]_i_4_n_0 ;
  wire \trunc_ln_reg_2077[6]_i_5_n_0 ;
  wire \trunc_ln_reg_2077_reg[10]_i_1_n_0 ;
  wire \trunc_ln_reg_2077_reg[10]_i_1_n_1 ;
  wire \trunc_ln_reg_2077_reg[10]_i_1_n_2 ;
  wire \trunc_ln_reg_2077_reg[10]_i_1_n_3 ;
  wire \trunc_ln_reg_2077_reg[14]_i_1_n_0 ;
  wire \trunc_ln_reg_2077_reg[14]_i_1_n_1 ;
  wire \trunc_ln_reg_2077_reg[14]_i_1_n_2 ;
  wire \trunc_ln_reg_2077_reg[14]_i_1_n_3 ;
  wire \trunc_ln_reg_2077_reg[18]_i_1_n_0 ;
  wire \trunc_ln_reg_2077_reg[18]_i_1_n_1 ;
  wire \trunc_ln_reg_2077_reg[18]_i_1_n_2 ;
  wire \trunc_ln_reg_2077_reg[18]_i_1_n_3 ;
  wire \trunc_ln_reg_2077_reg[22]_i_1_n_0 ;
  wire \trunc_ln_reg_2077_reg[22]_i_1_n_1 ;
  wire \trunc_ln_reg_2077_reg[22]_i_1_n_2 ;
  wire \trunc_ln_reg_2077_reg[22]_i_1_n_3 ;
  wire \trunc_ln_reg_2077_reg[26]_i_1_n_0 ;
  wire \trunc_ln_reg_2077_reg[26]_i_1_n_1 ;
  wire \trunc_ln_reg_2077_reg[26]_i_1_n_2 ;
  wire \trunc_ln_reg_2077_reg[26]_i_1_n_3 ;
  wire \trunc_ln_reg_2077_reg[29]_i_2_n_2 ;
  wire \trunc_ln_reg_2077_reg[29]_i_2_n_3 ;
  wire \trunc_ln_reg_2077_reg[2]_i_1_n_0 ;
  wire \trunc_ln_reg_2077_reg[2]_i_1_n_1 ;
  wire \trunc_ln_reg_2077_reg[2]_i_1_n_2 ;
  wire \trunc_ln_reg_2077_reg[2]_i_1_n_3 ;
  wire \trunc_ln_reg_2077_reg[6]_i_1_n_0 ;
  wire \trunc_ln_reg_2077_reg[6]_i_1_n_1 ;
  wire \trunc_ln_reg_2077_reg[6]_i_1_n_2 ;
  wire \trunc_ln_reg_2077_reg[6]_i_1_n_3 ;
  wire w_1_reg_566;
  wire w_1_reg_5660;
  wire \w_1_reg_566_reg_n_0_[0] ;
  wire \w_1_reg_566_reg_n_0_[1] ;
  wire \w_1_reg_566_reg_n_0_[2] ;
  wire \w_1_reg_566_reg_n_0_[3] ;
  wire \w_1_reg_566_reg_n_0_[4] ;
  wire \w_1_reg_566_reg_n_0_[5] ;
  wire \w_1_reg_566_reg_n_0_[6] ;
  wire \w_1_reg_566_reg_n_0_[7] ;
  wire \w_1_reg_566_reg_n_0_[8] ;
  wire \w_1_reg_566_reg_n_0_[9] ;
  wire [31:0]w_reg_621;
  wire \w_reg_621_reg[16]_i_1_n_0 ;
  wire \w_reg_621_reg[16]_i_1_n_1 ;
  wire \w_reg_621_reg[16]_i_1_n_2 ;
  wire \w_reg_621_reg[16]_i_1_n_3 ;
  wire \w_reg_621_reg[20]_i_1_n_0 ;
  wire \w_reg_621_reg[20]_i_1_n_1 ;
  wire \w_reg_621_reg[20]_i_1_n_2 ;
  wire \w_reg_621_reg[20]_i_1_n_3 ;
  wire \w_reg_621_reg[24]_i_1_n_0 ;
  wire \w_reg_621_reg[24]_i_1_n_1 ;
  wire \w_reg_621_reg[24]_i_1_n_2 ;
  wire \w_reg_621_reg[24]_i_1_n_3 ;
  wire \w_reg_621_reg[28]_i_1_n_0 ;
  wire \w_reg_621_reg[28]_i_1_n_1 ;
  wire \w_reg_621_reg[28]_i_1_n_2 ;
  wire \w_reg_621_reg[28]_i_1_n_3 ;
  wire \w_reg_621_reg[31]_i_1_n_2 ;
  wire \w_reg_621_reg[31]_i_1_n_3 ;
  wire [31:0]wbuf_V_q0;
  wire wbuf_V_we0;
  wire [31:1]wt;
  wire \wt_read_reg_1999_reg_n_0_[10] ;
  wire \wt_read_reg_1999_reg_n_0_[11] ;
  wire \wt_read_reg_1999_reg_n_0_[12] ;
  wire \wt_read_reg_1999_reg_n_0_[13] ;
  wire \wt_read_reg_1999_reg_n_0_[14] ;
  wire \wt_read_reg_1999_reg_n_0_[15] ;
  wire \wt_read_reg_1999_reg_n_0_[16] ;
  wire \wt_read_reg_1999_reg_n_0_[17] ;
  wire \wt_read_reg_1999_reg_n_0_[18] ;
  wire \wt_read_reg_1999_reg_n_0_[19] ;
  wire \wt_read_reg_1999_reg_n_0_[1] ;
  wire \wt_read_reg_1999_reg_n_0_[20] ;
  wire \wt_read_reg_1999_reg_n_0_[21] ;
  wire \wt_read_reg_1999_reg_n_0_[22] ;
  wire \wt_read_reg_1999_reg_n_0_[23] ;
  wire \wt_read_reg_1999_reg_n_0_[24] ;
  wire \wt_read_reg_1999_reg_n_0_[25] ;
  wire \wt_read_reg_1999_reg_n_0_[26] ;
  wire \wt_read_reg_1999_reg_n_0_[27] ;
  wire \wt_read_reg_1999_reg_n_0_[28] ;
  wire \wt_read_reg_1999_reg_n_0_[29] ;
  wire \wt_read_reg_1999_reg_n_0_[2] ;
  wire \wt_read_reg_1999_reg_n_0_[30] ;
  wire \wt_read_reg_1999_reg_n_0_[3] ;
  wire \wt_read_reg_1999_reg_n_0_[4] ;
  wire \wt_read_reg_1999_reg_n_0_[5] ;
  wire \wt_read_reg_1999_reg_n_0_[6] ;
  wire \wt_read_reg_1999_reg_n_0_[7] ;
  wire \wt_read_reg_1999_reg_n_0_[8] ;
  wire \wt_read_reg_1999_reg_n_0_[9] ;
  wire [11:2]\^x_Addr_A ;
  wire \x_Addr_A[11]_INST_0_i_1_n_3 ;
  wire \x_Addr_A[11]_INST_0_i_2_n_0 ;
  wire \x_Addr_A[11]_INST_0_i_3_n_0 ;
  wire \x_Addr_A[5]_INST_0_i_1_n_0 ;
  wire \x_Addr_A[5]_INST_0_i_1_n_1 ;
  wire \x_Addr_A[5]_INST_0_i_1_n_2 ;
  wire \x_Addr_A[5]_INST_0_i_1_n_3 ;
  wire \x_Addr_A[5]_INST_0_i_2_n_0 ;
  wire \x_Addr_A[5]_INST_0_i_3_n_0 ;
  wire \x_Addr_A[5]_INST_0_i_4_n_0 ;
  wire \x_Addr_A[5]_INST_0_i_5_n_0 ;
  wire \x_Addr_A[9]_INST_0_i_1_n_0 ;
  wire \x_Addr_A[9]_INST_0_i_1_n_1 ;
  wire \x_Addr_A[9]_INST_0_i_1_n_2 ;
  wire \x_Addr_A[9]_INST_0_i_1_n_3 ;
  wire \x_Addr_A[9]_INST_0_i_2_n_0 ;
  wire \x_Addr_A[9]_INST_0_i_3_n_0 ;
  wire \x_Addr_A[9]_INST_0_i_4_n_0 ;
  wire \x_Addr_A[9]_INST_0_i_5_n_0 ;
  wire [31:0]x_Dout_A;
  wire x_EN_A;
  wire x_Rst_A;
  wire [11:2]\^y_Addr_A ;
  wire [31:0]y_Din_A;
  wire y_EN_A;
  wire [9:0]y_addr_reg_2606;
  wire [3:2]\NLW_add_ln42_reg_2045_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln42_reg_2045_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln55_2_reg_2571_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln55_2_reg_2571_reg[62]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln58_reg_2611_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln58_reg_2611_reg[31]_i_1_O_UNCONNECTED ;
  wire NLW_add_ln60_reg_2640_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln60_reg_2640_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln60_reg_2640_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln60_reg_2640_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln60_reg_2640_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln60_reg_2640_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln60_reg_2640_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln60_reg_2640_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln60_reg_2640_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_add_ln60_reg_2640_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln60_reg_2640_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_add_ln70_reg_2107_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln70_reg_2107_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln76_2_reg_2323_reg[127]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln76_2_reg_2323_reg[127]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln90_reg_2502_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln90_reg_2502_reg[30]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_addr_cmp204_reg_2462_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp204_reg_2462_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp204_reg_2462_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp204_reg_2462_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_addr_cmp_reg_2446_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_2446_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_2446_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_cmp_reg_2446_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[25]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[25]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[52]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[52]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[52]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[52]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[52]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[52]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[52]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_dx_Din_A[28]_INST_0_CO_UNCONNECTED ;
  wire NLW_empty_54_reg_2237_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_empty_54_reg_2237_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_empty_54_reg_2237_reg_OVERFLOW_UNCONNECTED;
  wire NLW_empty_54_reg_2237_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_empty_54_reg_2237_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_empty_54_reg_2237_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_empty_54_reg_2237_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_empty_54_reg_2237_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_empty_54_reg_2237_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_empty_54_reg_2237_reg_P_UNCONNECTED;
  wire [47:0]NLW_empty_54_reg_2237_reg_PCOUT_UNCONNECTED;
  wire NLW_empty_55_fu_1333_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_empty_55_fu_1333_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_empty_55_fu_1333_p2_OVERFLOW_UNCONNECTED;
  wire NLW_empty_55_fu_1333_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_empty_55_fu_1333_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_empty_55_fu_1333_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_empty_55_fu_1333_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_empty_55_fu_1333_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_empty_55_fu_1333_p2_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_empty_55_fu_1333_p2_P_UNCONNECTED;
  wire [47:0]NLW_empty_55_fu_1333_p2_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_fw_reg_654_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_fw_reg_654_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_fw_reg_654_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_fw_reg_654_reg[0]_i_9_O_UNCONNECTED ;
  wire [3:2]\NLW_fw_reg_654_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_fw_reg_654_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln43_reg_2093_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln43_reg_2093_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln43_reg_2093_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln43_reg_2093_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln56_reg_2579_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln56_reg_2579_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln56_reg_2579_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln56_reg_2579_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln71_reg_2162_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln71_reg_2162_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln71_reg_2162_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln71_reg_2162_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_l_1_reg_484_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_l_1_reg_484_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_l_2_reg_588_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_l_2_reg_588_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_l_2_reg_588_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_l_2_reg_588_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_l_2_reg_588_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_l_2_reg_588_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_l_reg_462_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_l_reg_462_reg[28]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_lhs_reg_665_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_lhs_reg_665_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_lhs_reg_665_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_p_cast_mid1_reg_2350_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_cast_mid1_reg_2350_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_cast_mid1_reg_2350_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_p_cast_reg_2248_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_cast_reg_2248_reg[29]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_cast_reg_2248_reg[2]_i_1_O_UNCONNECTED ;
  wire NLW_p_mid1105_reg_2334_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_mid1105_reg_2334_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_mid1105_reg_2334_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_mid1105_reg_2334_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_mid1105_reg_2334_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_mid1105_reg_2334_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_mid1105_reg_2334_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_mid1105_reg_2334_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_mid1105_reg_2334_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_mid1105_reg_2334_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_mid1105_reg_2334_reg_PCOUT_UNCONNECTED;
  wire NLW_p_mid187_reg_2286_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_mid187_reg_2286_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_mid187_reg_2286_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_mid187_reg_2286_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_mid187_reg_2286_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_mid187_reg_2286_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_mid187_reg_2286_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_mid187_reg_2286_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_mid187_reg_2286_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_mid187_reg_2286_reg_P_UNCONNECTED;
  wire [3:3]\NLW_reuse_reg_fu_214_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln76_8_reg_2292_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln76_8_reg_2292_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln76_8_reg_2292_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln76_8_reg_2292_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln76_8_reg_2292_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln76_8_reg_2292_reg[0]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln76_8_reg_2292_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_select_ln77_2_reg_2405_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_select_ln77_2_reg_2405_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_select_ln77_6_reg_2314_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_select_ln77_6_reg_2314_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln77_6_reg_2314_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln77_6_reg_2314_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln77_8_reg_2375_reg[95]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln77_8_reg_2375_reg[95]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_select_ln78_4_reg_2360_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_select_ln78_4_reg_2360_reg[29]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_select_ln78_5_reg_2370_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_select_ln78_5_reg_2370_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln2_reg_2531_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln2_reg_2531_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln2_reg_2531_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln5_reg_2146_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln5_reg_2146_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln5_reg_2146_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln_reg_2077_reg[29]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln_reg_2077_reg[29]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln_reg_2077_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_w_reg_621_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_w_reg_621_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_x_Addr_A[11]_INST_0_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_x_Addr_A[11]_INST_0_i_1_O_UNCONNECTED ;

  assign dx_Addr_A[31] = \<const0> ;
  assign dx_Addr_A[30] = \<const0> ;
  assign dx_Addr_A[29] = \<const0> ;
  assign dx_Addr_A[28] = \<const0> ;
  assign dx_Addr_A[27] = \<const0> ;
  assign dx_Addr_A[26] = \<const0> ;
  assign dx_Addr_A[25] = \<const0> ;
  assign dx_Addr_A[24] = \<const0> ;
  assign dx_Addr_A[23] = \<const0> ;
  assign dx_Addr_A[22] = \<const0> ;
  assign dx_Addr_A[21] = \<const0> ;
  assign dx_Addr_A[20] = \<const0> ;
  assign dx_Addr_A[19] = \<const0> ;
  assign dx_Addr_A[18] = \<const0> ;
  assign dx_Addr_A[17] = \<const0> ;
  assign dx_Addr_A[16] = \<const0> ;
  assign dx_Addr_A[15] = \<const0> ;
  assign dx_Addr_A[14] = \<const0> ;
  assign dx_Addr_A[13] = \<const0> ;
  assign dx_Addr_A[12] = \<const0> ;
  assign dx_Addr_A[11:2] = \^dx_Addr_A [11:2];
  assign dx_Addr_A[1] = \<const0> ;
  assign dx_Addr_A[0] = \<const0> ;
  assign dx_Clk_A = ap_clk;
  assign dx_Rst_A = x_Rst_A;
  assign dx_WEN_A[3] = \^dx_WEN_A [3];
  assign dx_WEN_A[2] = \^dx_WEN_A [3];
  assign dx_WEN_A[1] = \^dx_WEN_A [3];
  assign dx_WEN_A[0] = \^dx_WEN_A [3];
  assign dy_Addr_A[31] = \<const0> ;
  assign dy_Addr_A[30] = \<const0> ;
  assign dy_Addr_A[29] = \<const0> ;
  assign dy_Addr_A[28] = \<const0> ;
  assign dy_Addr_A[27] = \<const0> ;
  assign dy_Addr_A[26] = \<const0> ;
  assign dy_Addr_A[25] = \<const0> ;
  assign dy_Addr_A[24] = \<const0> ;
  assign dy_Addr_A[23] = \<const0> ;
  assign dy_Addr_A[22] = \<const0> ;
  assign dy_Addr_A[21] = \<const0> ;
  assign dy_Addr_A[20] = \<const0> ;
  assign dy_Addr_A[19] = \<const0> ;
  assign dy_Addr_A[18] = \<const0> ;
  assign dy_Addr_A[17] = \<const0> ;
  assign dy_Addr_A[16] = \<const0> ;
  assign dy_Addr_A[15] = \<const0> ;
  assign dy_Addr_A[14] = \<const0> ;
  assign dy_Addr_A[13] = \<const0> ;
  assign dy_Addr_A[12] = \<const0> ;
  assign dy_Addr_A[11:2] = \^dy_Addr_A [11:2];
  assign dy_Addr_A[1] = \<const0> ;
  assign dy_Addr_A[0] = \<const0> ;
  assign dy_Clk_A = ap_clk;
  assign dy_Din_A[31] = \<const0> ;
  assign dy_Din_A[30] = \<const0> ;
  assign dy_Din_A[29] = \<const0> ;
  assign dy_Din_A[28] = \<const0> ;
  assign dy_Din_A[27] = \<const0> ;
  assign dy_Din_A[26] = \<const0> ;
  assign dy_Din_A[25] = \<const0> ;
  assign dy_Din_A[24] = \<const0> ;
  assign dy_Din_A[23] = \<const0> ;
  assign dy_Din_A[22] = \<const0> ;
  assign dy_Din_A[21] = \<const0> ;
  assign dy_Din_A[20] = \<const0> ;
  assign dy_Din_A[19] = \<const0> ;
  assign dy_Din_A[18] = \<const0> ;
  assign dy_Din_A[17] = \<const0> ;
  assign dy_Din_A[16] = \<const0> ;
  assign dy_Din_A[15] = \<const0> ;
  assign dy_Din_A[14] = \<const0> ;
  assign dy_Din_A[13] = \<const0> ;
  assign dy_Din_A[12] = \<const0> ;
  assign dy_Din_A[11] = \<const0> ;
  assign dy_Din_A[10] = \<const0> ;
  assign dy_Din_A[9] = \<const0> ;
  assign dy_Din_A[8] = \<const0> ;
  assign dy_Din_A[7] = \<const0> ;
  assign dy_Din_A[6] = \<const0> ;
  assign dy_Din_A[5] = \<const0> ;
  assign dy_Din_A[4] = \<const0> ;
  assign dy_Din_A[3] = \<const0> ;
  assign dy_Din_A[2] = \<const0> ;
  assign dy_Din_A[1] = \<const0> ;
  assign dy_Din_A[0] = \<const0> ;
  assign dy_Rst_A = x_Rst_A;
  assign dy_WEN_A[3] = \<const0> ;
  assign dy_WEN_A[2] = \<const0> ;
  assign dy_WEN_A[1] = \<const0> ;
  assign dy_WEN_A[0] = \<const0> ;
  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_CRTL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CRTL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CRTL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CRTL_BUS_RRESP[0] = \<const0> ;
  assign x_Addr_A[31] = \<const0> ;
  assign x_Addr_A[30] = \<const0> ;
  assign x_Addr_A[29] = \<const0> ;
  assign x_Addr_A[28] = \<const0> ;
  assign x_Addr_A[27] = \<const0> ;
  assign x_Addr_A[26] = \<const0> ;
  assign x_Addr_A[25] = \<const0> ;
  assign x_Addr_A[24] = \<const0> ;
  assign x_Addr_A[23] = \<const0> ;
  assign x_Addr_A[22] = \<const0> ;
  assign x_Addr_A[21] = \<const0> ;
  assign x_Addr_A[20] = \<const0> ;
  assign x_Addr_A[19] = \<const0> ;
  assign x_Addr_A[18] = \<const0> ;
  assign x_Addr_A[17] = \<const0> ;
  assign x_Addr_A[16] = \<const0> ;
  assign x_Addr_A[15] = \<const0> ;
  assign x_Addr_A[14] = \<const0> ;
  assign x_Addr_A[13] = \<const0> ;
  assign x_Addr_A[12] = \<const0> ;
  assign x_Addr_A[11:2] = \^x_Addr_A [11:2];
  assign x_Addr_A[1] = \<const0> ;
  assign x_Addr_A[0] = \<const0> ;
  assign x_Clk_A = ap_clk;
  assign x_Din_A[31] = \<const0> ;
  assign x_Din_A[30] = \<const0> ;
  assign x_Din_A[29] = \<const0> ;
  assign x_Din_A[28] = \<const0> ;
  assign x_Din_A[27] = \<const0> ;
  assign x_Din_A[26] = \<const0> ;
  assign x_Din_A[25] = \<const0> ;
  assign x_Din_A[24] = \<const0> ;
  assign x_Din_A[23] = \<const0> ;
  assign x_Din_A[22] = \<const0> ;
  assign x_Din_A[21] = \<const0> ;
  assign x_Din_A[20] = \<const0> ;
  assign x_Din_A[19] = \<const0> ;
  assign x_Din_A[18] = \<const0> ;
  assign x_Din_A[17] = \<const0> ;
  assign x_Din_A[16] = \<const0> ;
  assign x_Din_A[15] = \<const0> ;
  assign x_Din_A[14] = \<const0> ;
  assign x_Din_A[13] = \<const0> ;
  assign x_Din_A[12] = \<const0> ;
  assign x_Din_A[11] = \<const0> ;
  assign x_Din_A[10] = \<const0> ;
  assign x_Din_A[9] = \<const0> ;
  assign x_Din_A[8] = \<const0> ;
  assign x_Din_A[7] = \<const0> ;
  assign x_Din_A[6] = \<const0> ;
  assign x_Din_A[5] = \<const0> ;
  assign x_Din_A[4] = \<const0> ;
  assign x_Din_A[3] = \<const0> ;
  assign x_Din_A[2] = \<const0> ;
  assign x_Din_A[1] = \<const0> ;
  assign x_Din_A[0] = \<const0> ;
  assign x_WEN_A[3] = \<const0> ;
  assign x_WEN_A[2] = \<const0> ;
  assign x_WEN_A[1] = \<const0> ;
  assign x_WEN_A[0] = \<const0> ;
  assign y_Addr_A[31] = \<const0> ;
  assign y_Addr_A[30] = \<const0> ;
  assign y_Addr_A[29] = \<const0> ;
  assign y_Addr_A[28] = \<const0> ;
  assign y_Addr_A[27] = \<const0> ;
  assign y_Addr_A[26] = \<const0> ;
  assign y_Addr_A[25] = \<const0> ;
  assign y_Addr_A[24] = \<const0> ;
  assign y_Addr_A[23] = \<const0> ;
  assign y_Addr_A[22] = \<const0> ;
  assign y_Addr_A[21] = \<const0> ;
  assign y_Addr_A[20] = \<const0> ;
  assign y_Addr_A[19] = \<const0> ;
  assign y_Addr_A[18] = \<const0> ;
  assign y_Addr_A[17] = \<const0> ;
  assign y_Addr_A[16] = \<const0> ;
  assign y_Addr_A[15] = \<const0> ;
  assign y_Addr_A[14] = \<const0> ;
  assign y_Addr_A[13] = \<const0> ;
  assign y_Addr_A[12] = \<const0> ;
  assign y_Addr_A[11:2] = \^y_Addr_A [11:2];
  assign y_Addr_A[1] = \<const0> ;
  assign y_Addr_A[0] = \<const0> ;
  assign y_Clk_A = ap_clk;
  assign y_Rst_A = x_Rst_A;
  assign y_WEN_A[3] = y_EN_A;
  assign y_WEN_A[2] = y_EN_A;
  assign y_WEN_A[1] = y_EN_A;
  assign y_WEN_A[0] = y_EN_A;
  nn_conv_combined_0_0_conv_combined_CRTL_BUS_s_axi CRTL_BUS_s_axi_U
       (.CO(icmp_ln90_fu_1597_p2),
        .D(ap_NS_fsm[1:0]),
        .FH(FH),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CRTL_BUS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CRTL_BUS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CRTL_BUS_WREADY),
        .FW(FW),
        .O205(outH_fu_727_p2),
        .Q({ap_CS_fsm_state53,ap_CS_fsm_state15,ap_CS_fsm_state1}),
        .W(W),
        .\ap_CS_fsm_reg[0] (\fwprop_read_reg_1954_reg_n_0_[0] ),
        .ap_NS_fsm155_out(ap_NS_fsm155_out),
        .ap_clk(ap_clk),
        .b(b),
        .cmp22344_fu_751_p2(cmp22344_fu_751_p2),
        .dwt(dwt),
        .fwprop(fwprop),
        .icmp_ln42_fu_745_p2(icmp_ln42_fu_745_p2),
        .icmp_ln42_reg_2030(icmp_ln42_reg_2030),
        .int_ap_idle_reg_0(x_Rst_A),
        .int_ap_ready_reg_i_2_0({\k_2_reg_577_reg_n_0_[30] ,\k_2_reg_577_reg_n_0_[29] ,\k_2_reg_577_reg_n_0_[28] ,\k_2_reg_577_reg_n_0_[27] ,\k_2_reg_577_reg_n_0_[26] ,\k_2_reg_577_reg_n_0_[25] ,\k_2_reg_577_reg_n_0_[24] ,\k_2_reg_577_reg_n_0_[23] ,\k_2_reg_577_reg_n_0_[22] ,\k_2_reg_577_reg_n_0_[21] ,\k_2_reg_577_reg_n_0_[20] ,\k_2_reg_577_reg_n_0_[19] ,\k_2_reg_577_reg_n_0_[18] ,\k_2_reg_577_reg_n_0_[17] ,\k_2_reg_577_reg_n_0_[16] ,\k_2_reg_577_reg_n_0_[15] ,\k_2_reg_577_reg_n_0_[14] ,\k_2_reg_577_reg_n_0_[13] ,\k_2_reg_577_reg_n_0_[12] ,\k_2_reg_577_reg_n_0_[11] ,\k_2_reg_577_reg_n_0_[10] ,\k_2_reg_577_reg_n_0_[9] ,\k_2_reg_577_reg_n_0_[8] ,\k_2_reg_577_reg_n_0_[7] ,\k_2_reg_577_reg_n_0_[6] ,\k_2_reg_577_reg_n_0_[5] ,\k_2_reg_577_reg_n_0_[4] ,\k_2_reg_577_reg_n_0_[3] ,\k_2_reg_577_reg_n_0_[2] ,\k_2_reg_577_reg_n_0_[1] ,\k_2_reg_577_reg_n_0_[0] }),
        .int_ap_ready_reg_i_2_1(FH_read_reg_1973),
        .interrupt(interrupt),
        .outW_fu_739_p2(outW_fu_739_p2),
        .s_axi_CRTL_BUS_ARADDR(s_axi_CRTL_BUS_ARADDR),
        .s_axi_CRTL_BUS_ARVALID(s_axi_CRTL_BUS_ARVALID),
        .s_axi_CRTL_BUS_AWADDR(s_axi_CRTL_BUS_AWADDR),
        .s_axi_CRTL_BUS_AWVALID(s_axi_CRTL_BUS_AWVALID),
        .s_axi_CRTL_BUS_BREADY(s_axi_CRTL_BUS_BREADY),
        .s_axi_CRTL_BUS_BVALID(s_axi_CRTL_BUS_BVALID),
        .s_axi_CRTL_BUS_RDATA(s_axi_CRTL_BUS_RDATA),
        .s_axi_CRTL_BUS_RREADY(s_axi_CRTL_BUS_RREADY),
        .s_axi_CRTL_BUS_RVALID(s_axi_CRTL_BUS_RVALID),
        .s_axi_CRTL_BUS_WDATA(s_axi_CRTL_BUS_WDATA),
        .s_axi_CRTL_BUS_WSTRB(s_axi_CRTL_BUS_WSTRB),
        .s_axi_CRTL_BUS_WVALID(s_axi_CRTL_BUS_WVALID),
        .wt(wt));
  FDRE \FH_read_reg_1973_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[0]),
        .Q(FH_read_reg_1973[0]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[10]),
        .Q(FH_read_reg_1973[10]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[11]),
        .Q(FH_read_reg_1973[11]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[12]),
        .Q(FH_read_reg_1973[12]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[13]),
        .Q(FH_read_reg_1973[13]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[14]),
        .Q(FH_read_reg_1973[14]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[15]),
        .Q(FH_read_reg_1973[15]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[16]),
        .Q(FH_read_reg_1973[16]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[17]),
        .Q(FH_read_reg_1973[17]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[18]),
        .Q(FH_read_reg_1973[18]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[19]),
        .Q(FH_read_reg_1973[19]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[1]),
        .Q(FH_read_reg_1973[1]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[20]),
        .Q(FH_read_reg_1973[20]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[21]),
        .Q(FH_read_reg_1973[21]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[22]),
        .Q(FH_read_reg_1973[22]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[23]),
        .Q(FH_read_reg_1973[23]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[24]),
        .Q(FH_read_reg_1973[24]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[25]),
        .Q(FH_read_reg_1973[25]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[26]),
        .Q(FH_read_reg_1973[26]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[27]),
        .Q(FH_read_reg_1973[27]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[28]),
        .Q(FH_read_reg_1973[28]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[29]),
        .Q(FH_read_reg_1973[29]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[2]),
        .Q(FH_read_reg_1973[2]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[30]),
        .Q(FH_read_reg_1973[30]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[31]),
        .Q(FH_read_reg_1973[31]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[3]),
        .Q(FH_read_reg_1973[3]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[4]),
        .Q(FH_read_reg_1973[4]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[5]),
        .Q(FH_read_reg_1973[5]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[6]),
        .Q(FH_read_reg_1973[6]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[7]),
        .Q(FH_read_reg_1973[7]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[8]),
        .Q(FH_read_reg_1973[8]),
        .R(1'b0));
  FDRE \FH_read_reg_1973_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FH[9]),
        .Q(FH_read_reg_1973[9]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[0]),
        .Q(FW_read_reg_1958[0]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[10]),
        .Q(FW_read_reg_1958[10]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[11]),
        .Q(FW_read_reg_1958[11]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[12]),
        .Q(FW_read_reg_1958[12]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[13]),
        .Q(FW_read_reg_1958[13]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[14]),
        .Q(FW_read_reg_1958[14]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[15]),
        .Q(FW_read_reg_1958[15]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[16]),
        .Q(FW_read_reg_1958[16]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[17]),
        .Q(FW_read_reg_1958[17]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[18]),
        .Q(FW_read_reg_1958[18]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[19]),
        .Q(FW_read_reg_1958[19]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[1]),
        .Q(FW_read_reg_1958[1]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[20]),
        .Q(FW_read_reg_1958[20]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[21]),
        .Q(FW_read_reg_1958[21]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[22]),
        .Q(FW_read_reg_1958[22]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[23]),
        .Q(FW_read_reg_1958[23]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[24]),
        .Q(FW_read_reg_1958[24]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[25]),
        .Q(FW_read_reg_1958[25]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[26]),
        .Q(FW_read_reg_1958[26]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[27]),
        .Q(FW_read_reg_1958[27]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[28]),
        .Q(FW_read_reg_1958[28]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[29]),
        .Q(FW_read_reg_1958[29]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[2]),
        .Q(FW_read_reg_1958[2]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[30]),
        .Q(FW_read_reg_1958[30]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[31]),
        .Q(FW_read_reg_1958[31]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[3]),
        .Q(FW_read_reg_1958[3]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[4]),
        .Q(FW_read_reg_1958[4]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[5]),
        .Q(FW_read_reg_1958[5]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[6]),
        .Q(FW_read_reg_1958[6]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[7]),
        .Q(FW_read_reg_1958[7]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[8]),
        .Q(FW_read_reg_1958[8]),
        .R(1'b0));
  FDRE \FW_read_reg_1958_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(FW[9]),
        .Q(FW_read_reg_1958[9]),
        .R(1'b0));
  GND GND
       (.G(\<const0> ));
  FDRE \W_read_reg_1982_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[0]),
        .Q(W_read_reg_1982[0]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[10]),
        .Q(W_read_reg_1982[10]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[11]),
        .Q(W_read_reg_1982[11]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[12]),
        .Q(W_read_reg_1982[12]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[13]),
        .Q(W_read_reg_1982[13]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[14]),
        .Q(W_read_reg_1982[14]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[15]),
        .Q(W_read_reg_1982[15]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[16]),
        .Q(W_read_reg_1982[16]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[17]),
        .Q(W_read_reg_1982[17]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[18]),
        .Q(W_read_reg_1982[18]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[19]),
        .Q(W_read_reg_1982[19]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[1]),
        .Q(W_read_reg_1982[1]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[20]),
        .Q(W_read_reg_1982[20]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[21]),
        .Q(W_read_reg_1982[21]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[22]),
        .Q(W_read_reg_1982[22]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[23]),
        .Q(W_read_reg_1982[23]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[24]),
        .Q(W_read_reg_1982[24]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[25]),
        .Q(W_read_reg_1982[25]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[26]),
        .Q(W_read_reg_1982[26]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[27]),
        .Q(W_read_reg_1982[27]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[28]),
        .Q(W_read_reg_1982[28]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[29]),
        .Q(W_read_reg_1982[29]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[2]),
        .Q(W_read_reg_1982[2]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[30]),
        .Q(W_read_reg_1982[30]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[31]),
        .Q(W_read_reg_1982[31]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[3]),
        .Q(W_read_reg_1982[3]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[4]),
        .Q(W_read_reg_1982[4]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[5]),
        .Q(W_read_reg_1982[5]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[6]),
        .Q(W_read_reg_1982[6]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[7]),
        .Q(W_read_reg_1982[7]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[8]),
        .Q(W_read_reg_1982[8]),
        .R(1'b0));
  FDRE \W_read_reg_1982_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(W[9]),
        .Q(W_read_reg_1982[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1118_1_reg_2635[2]_i_1 
       (.I0(tmp_s_fu_1796_p3[2]),
        .I1(tmp_s_fu_1796_p3[4]),
        .O(add_ln1118_1_fu_1803_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln1118_1_reg_2635[3]_i_1 
       (.I0(tmp_s_fu_1796_p3[2]),
        .I1(tmp_s_fu_1796_p3[4]),
        .I2(tmp_s_fu_1796_p3[3]),
        .O(add_ln1118_1_fu_1803_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln1118_1_reg_2635[4]_i_1 
       (.I0(tmp_s_fu_1796_p3[2]),
        .I1(tmp_s_fu_1796_p3[3]),
        .I2(tmp_s_fu_1796_p3[4]),
        .O(add_ln1118_1_fu_1803_p2[4]));
  FDRE \add_ln1118_1_reg_2635_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(tmp_s_fu_1796_p3[2]),
        .Q(add_ln1118_1_reg_2635[0]),
        .R(1'b0));
  FDRE \add_ln1118_1_reg_2635_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(tmp_s_fu_1796_p3[3]),
        .Q(add_ln1118_1_reg_2635[1]),
        .R(1'b0));
  FDRE \add_ln1118_1_reg_2635_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(add_ln1118_1_fu_1803_p2[2]),
        .Q(add_ln1118_1_reg_2635[2]),
        .R(1'b0));
  FDRE \add_ln1118_1_reg_2635_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(add_ln1118_1_fu_1803_p2[3]),
        .Q(add_ln1118_1_reg_2635[3]),
        .R(1'b0));
  FDRE \add_ln1118_1_reg_2635_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state72),
        .D(add_ln1118_1_fu_1803_p2[4]),
        .Q(add_ln1118_1_reg_2635[4]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[0]),
        .Q(add_ln1118_reg_2426[0]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[1]),
        .Q(add_ln1118_reg_2426[1]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[2]),
        .Q(add_ln1118_reg_2426[2]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[3]),
        .Q(add_ln1118_reg_2426[3]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[4]),
        .Q(add_ln1118_reg_2426[4]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[5]),
        .Q(add_ln1118_reg_2426[5]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[6]),
        .Q(add_ln1118_reg_2426[6]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[7]),
        .Q(add_ln1118_reg_2426[7]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[8]),
        .Q(add_ln1118_reg_2426[8]),
        .R(1'b0));
  FDRE \add_ln1118_reg_2426_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(add_ln1118_fu_1427_p2[9]),
        .Q(add_ln1118_reg_2426[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln42_reg_2045[0]_i_1 
       (.I0(\k_reg_451_reg_n_0_[0] ),
        .O(add_ln42_fu_761_p2[0]));
  FDRE \add_ln42_reg_2045_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[0]),
        .Q(add_ln42_reg_2045[0]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[10]),
        .Q(add_ln42_reg_2045[10]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[11]),
        .Q(add_ln42_reg_2045[11]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[12]),
        .Q(add_ln42_reg_2045[12]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[13]),
        .Q(add_ln42_reg_2045[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln42_reg_2045_reg[13]_i_1 
       (.CI(\add_ln42_reg_2045_reg[9]_i_1_n_0 ),
        .CO({\add_ln42_reg_2045_reg[13]_i_1_n_0 ,\add_ln42_reg_2045_reg[13]_i_1_n_1 ,\add_ln42_reg_2045_reg[13]_i_1_n_2 ,\add_ln42_reg_2045_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln42_fu_761_p2[16:13]),
        .S({\k_reg_451_reg_n_0_[16] ,\k_reg_451_reg_n_0_[15] ,\k_reg_451_reg_n_0_[14] ,\k_reg_451_reg_n_0_[13] }));
  FDRE \add_ln42_reg_2045_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[14]),
        .Q(add_ln42_reg_2045[14]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[15]),
        .Q(add_ln42_reg_2045[15]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[16]),
        .Q(add_ln42_reg_2045[16]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[17]),
        .Q(add_ln42_reg_2045[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln42_reg_2045_reg[17]_i_1 
       (.CI(\add_ln42_reg_2045_reg[13]_i_1_n_0 ),
        .CO({\add_ln42_reg_2045_reg[17]_i_1_n_0 ,\add_ln42_reg_2045_reg[17]_i_1_n_1 ,\add_ln42_reg_2045_reg[17]_i_1_n_2 ,\add_ln42_reg_2045_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln42_fu_761_p2[20:17]),
        .S({\k_reg_451_reg_n_0_[20] ,\k_reg_451_reg_n_0_[19] ,\k_reg_451_reg_n_0_[18] ,\k_reg_451_reg_n_0_[17] }));
  FDRE \add_ln42_reg_2045_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[18]),
        .Q(add_ln42_reg_2045[18]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[19]),
        .Q(add_ln42_reg_2045[19]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[1]),
        .Q(add_ln42_reg_2045[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln42_reg_2045_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_reg_2045_reg[1]_i_1_n_0 ,\add_ln42_reg_2045_reg[1]_i_1_n_1 ,\add_ln42_reg_2045_reg[1]_i_1_n_2 ,\add_ln42_reg_2045_reg[1]_i_1_n_3 }),
        .CYINIT(\k_reg_451_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln42_fu_761_p2[4:1]),
        .S({\k_reg_451_reg_n_0_[4] ,\k_reg_451_reg_n_0_[3] ,\k_reg_451_reg_n_0_[2] ,\k_reg_451_reg_n_0_[1] }));
  FDRE \add_ln42_reg_2045_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[20]),
        .Q(add_ln42_reg_2045[20]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[21]),
        .Q(add_ln42_reg_2045[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln42_reg_2045_reg[21]_i_1 
       (.CI(\add_ln42_reg_2045_reg[17]_i_1_n_0 ),
        .CO({\add_ln42_reg_2045_reg[21]_i_1_n_0 ,\add_ln42_reg_2045_reg[21]_i_1_n_1 ,\add_ln42_reg_2045_reg[21]_i_1_n_2 ,\add_ln42_reg_2045_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln42_fu_761_p2[24:21]),
        .S({\k_reg_451_reg_n_0_[24] ,\k_reg_451_reg_n_0_[23] ,\k_reg_451_reg_n_0_[22] ,\k_reg_451_reg_n_0_[21] }));
  FDRE \add_ln42_reg_2045_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[22]),
        .Q(add_ln42_reg_2045[22]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[23]),
        .Q(add_ln42_reg_2045[23]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[24]),
        .Q(add_ln42_reg_2045[24]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[25]),
        .Q(add_ln42_reg_2045[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln42_reg_2045_reg[25]_i_1 
       (.CI(\add_ln42_reg_2045_reg[21]_i_1_n_0 ),
        .CO({\add_ln42_reg_2045_reg[25]_i_1_n_0 ,\add_ln42_reg_2045_reg[25]_i_1_n_1 ,\add_ln42_reg_2045_reg[25]_i_1_n_2 ,\add_ln42_reg_2045_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln42_fu_761_p2[28:25]),
        .S({\k_reg_451_reg_n_0_[28] ,\k_reg_451_reg_n_0_[27] ,\k_reg_451_reg_n_0_[26] ,\k_reg_451_reg_n_0_[25] }));
  FDRE \add_ln42_reg_2045_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[26]),
        .Q(add_ln42_reg_2045[26]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[27]),
        .Q(add_ln42_reg_2045[27]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[28]),
        .Q(add_ln42_reg_2045[28]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[29]),
        .Q(add_ln42_reg_2045[29]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[2]),
        .Q(add_ln42_reg_2045[2]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[30]),
        .Q(add_ln42_reg_2045[30]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[31]),
        .Q(add_ln42_reg_2045[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln42_reg_2045_reg[31]_i_1 
       (.CI(\add_ln42_reg_2045_reg[25]_i_1_n_0 ),
        .CO({\NLW_add_ln42_reg_2045_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln42_reg_2045_reg[31]_i_1_n_2 ,\add_ln42_reg_2045_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_reg_2045_reg[31]_i_1_O_UNCONNECTED [3],add_ln42_fu_761_p2[31:29]}),
        .S({1'b0,\k_reg_451_reg_n_0_[31] ,\k_reg_451_reg_n_0_[30] ,\k_reg_451_reg_n_0_[29] }));
  FDRE \add_ln42_reg_2045_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[3]),
        .Q(add_ln42_reg_2045[3]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[4]),
        .Q(add_ln42_reg_2045[4]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[5]),
        .Q(add_ln42_reg_2045[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln42_reg_2045_reg[5]_i_1 
       (.CI(\add_ln42_reg_2045_reg[1]_i_1_n_0 ),
        .CO({\add_ln42_reg_2045_reg[5]_i_1_n_0 ,\add_ln42_reg_2045_reg[5]_i_1_n_1 ,\add_ln42_reg_2045_reg[5]_i_1_n_2 ,\add_ln42_reg_2045_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln42_fu_761_p2[8:5]),
        .S({\k_reg_451_reg_n_0_[8] ,\k_reg_451_reg_n_0_[7] ,\k_reg_451_reg_n_0_[6] ,\k_reg_451_reg_n_0_[5] }));
  FDRE \add_ln42_reg_2045_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[6]),
        .Q(add_ln42_reg_2045[6]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[7]),
        .Q(add_ln42_reg_2045[7]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[8]),
        .Q(add_ln42_reg_2045[8]),
        .R(1'b0));
  FDRE \add_ln42_reg_2045_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln42_fu_761_p2[9]),
        .Q(add_ln42_reg_2045[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln42_reg_2045_reg[9]_i_1 
       (.CI(\add_ln42_reg_2045_reg[5]_i_1_n_0 ),
        .CO({\add_ln42_reg_2045_reg[9]_i_1_n_0 ,\add_ln42_reg_2045_reg[9]_i_1_n_1 ,\add_ln42_reg_2045_reg[9]_i_1_n_2 ,\add_ln42_reg_2045_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln42_fu_761_p2[12:9]),
        .S({\k_reg_451_reg_n_0_[12] ,\k_reg_451_reg_n_0_[11] ,\k_reg_451_reg_n_0_[10] ,\k_reg_451_reg_n_0_[9] }));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln44_1_reg_2097[0]_i_1 
       (.I0(l_reg_462_reg[0]),
        .I1(add_ln44_reg_2072[0]),
        .O(add_ln44_1_fu_857_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln44_1_reg_2097[1]_i_1 
       (.I0(add_ln44_reg_2072[0]),
        .I1(l_reg_462_reg[0]),
        .I2(add_ln44_reg_2072[1]),
        .I3(l_reg_462_reg[1]),
        .O(add_ln44_1_fu_857_p2[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \add_ln44_1_reg_2097[2]_i_1 
       (.I0(add_ln44_reg_2072[1]),
        .I1(l_reg_462_reg[1]),
        .I2(add_ln44_reg_2072[0]),
        .I3(l_reg_462_reg[0]),
        .I4(add_ln44_reg_2072[2]),
        .I5(l_reg_462_reg[2]),
        .O(add_ln44_1_fu_857_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln44_1_reg_2097[3]_i_1 
       (.I0(\add_ln44_1_reg_2097[4]_i_3_n_0 ),
        .I1(add_ln44_reg_2072[3]),
        .I2(l_reg_462_reg[3]),
        .O(add_ln44_1_fu_857_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \add_ln44_1_reg_2097[4]_i_2 
       (.I0(l_reg_462_reg[3]),
        .I1(\add_ln44_1_reg_2097[4]_i_3_n_0 ),
        .I2(add_ln44_reg_2072[3]),
        .I3(add_ln44_reg_2072[4]),
        .I4(l_reg_462_reg[4]),
        .O(add_ln44_1_fu_857_p2[4]));
  LUT6 #(
    .INIT(64'h01151515577F7F7F)) 
    \add_ln44_1_reg_2097[4]_i_3 
       (.I0(add_ln44_reg_2072[2]),
        .I1(add_ln44_reg_2072[1]),
        .I2(l_reg_462_reg[1]),
        .I3(add_ln44_reg_2072[0]),
        .I4(l_reg_462_reg[0]),
        .I5(l_reg_462_reg[2]),
        .O(\add_ln44_1_reg_2097[4]_i_3_n_0 ));
  FDRE \add_ln44_1_reg_2097_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_2097_pp0_iter1_reg0),
        .D(add_ln44_1_reg_2097[0]),
        .Q(add_ln44_1_reg_2097_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \add_ln44_1_reg_2097_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_2097_pp0_iter1_reg0),
        .D(add_ln44_1_reg_2097[1]),
        .Q(add_ln44_1_reg_2097_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln44_1_reg_2097_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_2097_pp0_iter1_reg0),
        .D(add_ln44_1_reg_2097[2]),
        .Q(add_ln44_1_reg_2097_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln44_1_reg_2097_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_2097_pp0_iter1_reg0),
        .D(add_ln44_1_reg_2097[3]),
        .Q(add_ln44_1_reg_2097_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln44_1_reg_2097_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_2097_pp0_iter1_reg0),
        .D(add_ln44_1_reg_2097[4]),
        .Q(add_ln44_1_reg_2097_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln44_1_reg_2097_reg[0] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_20970),
        .D(add_ln44_1_fu_857_p2[0]),
        .Q(add_ln44_1_reg_2097[0]),
        .R(1'b0));
  FDRE \add_ln44_1_reg_2097_reg[1] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_20970),
        .D(add_ln44_1_fu_857_p2[1]),
        .Q(add_ln44_1_reg_2097[1]),
        .R(1'b0));
  FDRE \add_ln44_1_reg_2097_reg[2] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_20970),
        .D(add_ln44_1_fu_857_p2[2]),
        .Q(add_ln44_1_reg_2097[2]),
        .R(1'b0));
  FDRE \add_ln44_1_reg_2097_reg[3] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_20970),
        .D(add_ln44_1_fu_857_p2[3]),
        .Q(add_ln44_1_reg_2097[3]),
        .R(1'b0));
  FDRE \add_ln44_1_reg_2097_reg[4] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_20970),
        .D(add_ln44_1_fu_857_p2[4]),
        .Q(add_ln44_1_reg_2097[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln44_reg_2072[2]_i_1 
       (.I0(tmp_1_fu_793_p3[2]),
        .I1(tmp_1_fu_793_p3[4]),
        .O(add_ln44_fu_800_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln44_reg_2072[3]_i_1 
       (.I0(tmp_1_fu_793_p3[2]),
        .I1(tmp_1_fu_793_p3[4]),
        .I2(tmp_1_fu_793_p3[3]),
        .O(add_ln44_fu_800_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln44_reg_2072[4]_i_1 
       (.I0(tmp_1_fu_793_p3[2]),
        .I1(tmp_1_fu_793_p3[3]),
        .I2(tmp_1_fu_793_p3[4]),
        .O(add_ln44_fu_800_p2[4]));
  FDRE \add_ln44_reg_2072_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_1_fu_793_p3[2]),
        .Q(add_ln44_reg_2072[0]),
        .R(1'b0));
  FDRE \add_ln44_reg_2072_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(tmp_1_fu_793_p3[3]),
        .Q(add_ln44_reg_2072[1]),
        .R(1'b0));
  FDRE \add_ln44_reg_2072_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln44_fu_800_p2[2]),
        .Q(add_ln44_reg_2072[2]),
        .R(1'b0));
  FDRE \add_ln44_reg_2072_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln44_fu_800_p2[3]),
        .Q(add_ln44_reg_2072[3]),
        .R(1'b0));
  FDRE \add_ln44_reg_2072_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln44_fu_800_p2[4]),
        .Q(add_ln44_reg_2072[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln55_2_reg_2571[0]_i_1 
       (.I0(indvar_flatten_reg_599[0]),
        .O(add_ln55_2_fu_1709_p2[0]));
  FDRE \add_ln55_2_reg_2571_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[0]),
        .Q(add_ln55_2_reg_2571[0]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[10]),
        .Q(add_ln55_2_reg_2571[10]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[11]),
        .Q(add_ln55_2_reg_2571[11]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[12]),
        .Q(add_ln55_2_reg_2571[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[12]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[8]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[12]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[12]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[12]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[12:9]),
        .S(indvar_flatten_reg_599[12:9]));
  FDRE \add_ln55_2_reg_2571_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[13]),
        .Q(add_ln55_2_reg_2571[13]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[14]),
        .Q(add_ln55_2_reg_2571[14]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[15]),
        .Q(add_ln55_2_reg_2571[15]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[16]),
        .Q(add_ln55_2_reg_2571[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[16]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[12]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[16]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[16]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[16]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[16:13]),
        .S(indvar_flatten_reg_599[16:13]));
  FDRE \add_ln55_2_reg_2571_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[17]),
        .Q(add_ln55_2_reg_2571[17]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[18]),
        .Q(add_ln55_2_reg_2571[18]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[19]),
        .Q(add_ln55_2_reg_2571[19]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[1]),
        .Q(add_ln55_2_reg_2571[1]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[20]),
        .Q(add_ln55_2_reg_2571[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[20]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[16]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[20]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[20]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[20]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[20:17]),
        .S(indvar_flatten_reg_599[20:17]));
  FDRE \add_ln55_2_reg_2571_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[21]),
        .Q(add_ln55_2_reg_2571[21]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[22]),
        .Q(add_ln55_2_reg_2571[22]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[23]),
        .Q(add_ln55_2_reg_2571[23]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[24]),
        .Q(add_ln55_2_reg_2571[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[24]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[20]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[24]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[24]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[24]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[24:21]),
        .S(indvar_flatten_reg_599[24:21]));
  FDRE \add_ln55_2_reg_2571_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[25]),
        .Q(add_ln55_2_reg_2571[25]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[26]),
        .Q(add_ln55_2_reg_2571[26]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[27]),
        .Q(add_ln55_2_reg_2571[27]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[28]),
        .Q(add_ln55_2_reg_2571[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[28]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[24]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[28]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[28]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[28]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[28:25]),
        .S(indvar_flatten_reg_599[28:25]));
  FDRE \add_ln55_2_reg_2571_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[29]),
        .Q(add_ln55_2_reg_2571[29]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[2]),
        .Q(add_ln55_2_reg_2571[2]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[30]),
        .Q(add_ln55_2_reg_2571[30]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[31]),
        .Q(add_ln55_2_reg_2571[31]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[32]),
        .Q(add_ln55_2_reg_2571[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[32]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[28]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[32]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[32]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[32]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[32:29]),
        .S(indvar_flatten_reg_599[32:29]));
  FDRE \add_ln55_2_reg_2571_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[33]),
        .Q(add_ln55_2_reg_2571[33]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[34]),
        .Q(add_ln55_2_reg_2571[34]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[35]),
        .Q(add_ln55_2_reg_2571[35]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[36]),
        .Q(add_ln55_2_reg_2571[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[36]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[32]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[36]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[36]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[36]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[36:33]),
        .S(indvar_flatten_reg_599[36:33]));
  FDRE \add_ln55_2_reg_2571_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[37]),
        .Q(add_ln55_2_reg_2571[37]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[38]),
        .Q(add_ln55_2_reg_2571[38]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[39]),
        .Q(add_ln55_2_reg_2571[39]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[3]),
        .Q(add_ln55_2_reg_2571[3]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[40]),
        .Q(add_ln55_2_reg_2571[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[40]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[36]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[40]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[40]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[40]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[40:37]),
        .S(indvar_flatten_reg_599[40:37]));
  FDRE \add_ln55_2_reg_2571_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[41]),
        .Q(add_ln55_2_reg_2571[41]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[42]),
        .Q(add_ln55_2_reg_2571[42]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[43]),
        .Q(add_ln55_2_reg_2571[43]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[44]),
        .Q(add_ln55_2_reg_2571[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[44]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[40]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[44]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[44]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[44]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[44:41]),
        .S(indvar_flatten_reg_599[44:41]));
  FDRE \add_ln55_2_reg_2571_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[45]),
        .Q(add_ln55_2_reg_2571[45]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[46]),
        .Q(add_ln55_2_reg_2571[46]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[47]),
        .Q(add_ln55_2_reg_2571[47]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[48]),
        .Q(add_ln55_2_reg_2571[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[48]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[44]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[48]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[48]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[48]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[48:45]),
        .S(indvar_flatten_reg_599[48:45]));
  FDRE \add_ln55_2_reg_2571_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[49]),
        .Q(add_ln55_2_reg_2571[49]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[4]),
        .Q(add_ln55_2_reg_2571[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_2_reg_2571_reg[4]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[4]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[4]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten_reg_599[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[4:1]),
        .S(indvar_flatten_reg_599[4:1]));
  FDRE \add_ln55_2_reg_2571_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[50]),
        .Q(add_ln55_2_reg_2571[50]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[51]),
        .Q(add_ln55_2_reg_2571[51]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[52]),
        .Q(add_ln55_2_reg_2571[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[52]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[48]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[52]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[52]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[52]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[52:49]),
        .S(indvar_flatten_reg_599[52:49]));
  FDRE \add_ln55_2_reg_2571_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[53]),
        .Q(add_ln55_2_reg_2571[53]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[54]),
        .Q(add_ln55_2_reg_2571[54]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[55]),
        .Q(add_ln55_2_reg_2571[55]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[56]),
        .Q(add_ln55_2_reg_2571[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[56]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[52]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[56]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[56]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[56]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[56:53]),
        .S(indvar_flatten_reg_599[56:53]));
  FDRE \add_ln55_2_reg_2571_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[57]),
        .Q(add_ln55_2_reg_2571[57]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[58]),
        .Q(add_ln55_2_reg_2571[58]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[59]),
        .Q(add_ln55_2_reg_2571[59]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[5]),
        .Q(add_ln55_2_reg_2571[5]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[60]),
        .Q(add_ln55_2_reg_2571[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[60]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[56]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[60]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[60]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[60]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[60:57]),
        .S(indvar_flatten_reg_599[60:57]));
  FDRE \add_ln55_2_reg_2571_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[61]),
        .Q(add_ln55_2_reg_2571[61]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[62]),
        .Q(add_ln55_2_reg_2571[62]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[62]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[60]_i_1_n_0 ),
        .CO({\NLW_add_ln55_2_reg_2571_reg[62]_i_1_CO_UNCONNECTED [3:1],\add_ln55_2_reg_2571_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln55_2_reg_2571_reg[62]_i_1_O_UNCONNECTED [3:2],add_ln55_2_fu_1709_p2[62:61]}),
        .S({1'b0,1'b0,indvar_flatten_reg_599[62:61]}));
  FDRE \add_ln55_2_reg_2571_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[6]),
        .Q(add_ln55_2_reg_2571[6]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[7]),
        .Q(add_ln55_2_reg_2571[7]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_2571_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[8]),
        .Q(add_ln55_2_reg_2571[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln55_2_reg_2571_reg[8]_i_1 
       (.CI(\add_ln55_2_reg_2571_reg[4]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_2571_reg[8]_i_1_n_0 ,\add_ln55_2_reg_2571_reg[8]_i_1_n_1 ,\add_ln55_2_reg_2571_reg[8]_i_1_n_2 ,\add_ln55_2_reg_2571_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln55_2_fu_1709_p2[8:5]),
        .S(indvar_flatten_reg_599[8:5]));
  FDRE \add_ln55_2_reg_2571_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state67),
        .D(add_ln55_2_fu_1709_p2[9]),
        .Q(add_ln55_2_reg_2571[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln58_reg_2611[0]_i_1 
       (.I0(\fh_reg_643_reg_n_0_[0] ),
        .O(add_ln58_fu_1759_p2[0]));
  FDRE \add_ln58_reg_2611_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[0]),
        .Q(add_ln58_reg_2611[0]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[10]),
        .Q(add_ln58_reg_2611[10]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[11]),
        .Q(add_ln58_reg_2611[11]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[12]),
        .Q(add_ln58_reg_2611[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_reg_2611_reg[12]_i_1 
       (.CI(\add_ln58_reg_2611_reg[8]_i_1_n_0 ),
        .CO({\add_ln58_reg_2611_reg[12]_i_1_n_0 ,\add_ln58_reg_2611_reg[12]_i_1_n_1 ,\add_ln58_reg_2611_reg[12]_i_1_n_2 ,\add_ln58_reg_2611_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln58_fu_1759_p2[12:9]),
        .S({\fh_reg_643_reg_n_0_[12] ,\fh_reg_643_reg_n_0_[11] ,\fh_reg_643_reg_n_0_[10] ,\fh_reg_643_reg_n_0_[9] }));
  FDRE \add_ln58_reg_2611_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[13]),
        .Q(add_ln58_reg_2611[13]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[14]),
        .Q(add_ln58_reg_2611[14]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[15]),
        .Q(add_ln58_reg_2611[15]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[16]),
        .Q(add_ln58_reg_2611[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_reg_2611_reg[16]_i_1 
       (.CI(\add_ln58_reg_2611_reg[12]_i_1_n_0 ),
        .CO({\add_ln58_reg_2611_reg[16]_i_1_n_0 ,\add_ln58_reg_2611_reg[16]_i_1_n_1 ,\add_ln58_reg_2611_reg[16]_i_1_n_2 ,\add_ln58_reg_2611_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln58_fu_1759_p2[16:13]),
        .S({\fh_reg_643_reg_n_0_[16] ,\fh_reg_643_reg_n_0_[15] ,\fh_reg_643_reg_n_0_[14] ,\fh_reg_643_reg_n_0_[13] }));
  FDRE \add_ln58_reg_2611_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[17]),
        .Q(add_ln58_reg_2611[17]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[18]),
        .Q(add_ln58_reg_2611[18]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[19]),
        .Q(add_ln58_reg_2611[19]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[1]),
        .Q(add_ln58_reg_2611[1]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[20]),
        .Q(add_ln58_reg_2611[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_reg_2611_reg[20]_i_1 
       (.CI(\add_ln58_reg_2611_reg[16]_i_1_n_0 ),
        .CO({\add_ln58_reg_2611_reg[20]_i_1_n_0 ,\add_ln58_reg_2611_reg[20]_i_1_n_1 ,\add_ln58_reg_2611_reg[20]_i_1_n_2 ,\add_ln58_reg_2611_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln58_fu_1759_p2[20:17]),
        .S({\fh_reg_643_reg_n_0_[20] ,\fh_reg_643_reg_n_0_[19] ,\fh_reg_643_reg_n_0_[18] ,\fh_reg_643_reg_n_0_[17] }));
  FDRE \add_ln58_reg_2611_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[21]),
        .Q(add_ln58_reg_2611[21]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[22]),
        .Q(add_ln58_reg_2611[22]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[23]),
        .Q(add_ln58_reg_2611[23]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[24]),
        .Q(add_ln58_reg_2611[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_reg_2611_reg[24]_i_1 
       (.CI(\add_ln58_reg_2611_reg[20]_i_1_n_0 ),
        .CO({\add_ln58_reg_2611_reg[24]_i_1_n_0 ,\add_ln58_reg_2611_reg[24]_i_1_n_1 ,\add_ln58_reg_2611_reg[24]_i_1_n_2 ,\add_ln58_reg_2611_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln58_fu_1759_p2[24:21]),
        .S({\fh_reg_643_reg_n_0_[24] ,\fh_reg_643_reg_n_0_[23] ,\fh_reg_643_reg_n_0_[22] ,\fh_reg_643_reg_n_0_[21] }));
  FDRE \add_ln58_reg_2611_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[25]),
        .Q(add_ln58_reg_2611[25]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[26]),
        .Q(add_ln58_reg_2611[26]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[27]),
        .Q(add_ln58_reg_2611[27]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[28]),
        .Q(add_ln58_reg_2611[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_reg_2611_reg[28]_i_1 
       (.CI(\add_ln58_reg_2611_reg[24]_i_1_n_0 ),
        .CO({\add_ln58_reg_2611_reg[28]_i_1_n_0 ,\add_ln58_reg_2611_reg[28]_i_1_n_1 ,\add_ln58_reg_2611_reg[28]_i_1_n_2 ,\add_ln58_reg_2611_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln58_fu_1759_p2[28:25]),
        .S({\fh_reg_643_reg_n_0_[28] ,\fh_reg_643_reg_n_0_[27] ,\fh_reg_643_reg_n_0_[26] ,\fh_reg_643_reg_n_0_[25] }));
  FDRE \add_ln58_reg_2611_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[29]),
        .Q(add_ln58_reg_2611[29]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[2]),
        .Q(add_ln58_reg_2611[2]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[30]),
        .Q(add_ln58_reg_2611[30]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[31]),
        .Q(add_ln58_reg_2611[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_reg_2611_reg[31]_i_1 
       (.CI(\add_ln58_reg_2611_reg[28]_i_1_n_0 ),
        .CO({\NLW_add_ln58_reg_2611_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln58_reg_2611_reg[31]_i_1_n_2 ,\add_ln58_reg_2611_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln58_reg_2611_reg[31]_i_1_O_UNCONNECTED [3],add_ln58_fu_1759_p2[31:29]}),
        .S({1'b0,\fh_reg_643_reg_n_0_[31] ,\fh_reg_643_reg_n_0_[30] ,\fh_reg_643_reg_n_0_[29] }));
  FDRE \add_ln58_reg_2611_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[3]),
        .Q(add_ln58_reg_2611[3]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[4]),
        .Q(add_ln58_reg_2611[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_reg_2611_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln58_reg_2611_reg[4]_i_1_n_0 ,\add_ln58_reg_2611_reg[4]_i_1_n_1 ,\add_ln58_reg_2611_reg[4]_i_1_n_2 ,\add_ln58_reg_2611_reg[4]_i_1_n_3 }),
        .CYINIT(\fh_reg_643_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln58_fu_1759_p2[4:1]),
        .S({\fh_reg_643_reg_n_0_[4] ,\fh_reg_643_reg_n_0_[3] ,\fh_reg_643_reg_n_0_[2] ,\fh_reg_643_reg_n_0_[1] }));
  FDRE \add_ln58_reg_2611_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[5]),
        .Q(add_ln58_reg_2611[5]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[6]),
        .Q(add_ln58_reg_2611[6]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[7]),
        .Q(add_ln58_reg_2611[7]),
        .R(1'b0));
  FDRE \add_ln58_reg_2611_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[8]),
        .Q(add_ln58_reg_2611[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln58_reg_2611_reg[8]_i_1 
       (.CI(\add_ln58_reg_2611_reg[4]_i_1_n_0 ),
        .CO({\add_ln58_reg_2611_reg[8]_i_1_n_0 ,\add_ln58_reg_2611_reg[8]_i_1_n_1 ,\add_ln58_reg_2611_reg[8]_i_1_n_2 ,\add_ln58_reg_2611_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln58_fu_1759_p2[8:5]),
        .S({\fh_reg_643_reg_n_0_[8] ,\fh_reg_643_reg_n_0_[7] ,\fh_reg_643_reg_n_0_[6] ,\fh_reg_643_reg_n_0_[5] }));
  FDRE \add_ln58_reg_2611_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state71),
        .D(add_ln58_fu_1759_p2[9]),
        .Q(add_ln58_reg_2611[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln60_reg_2640_reg
       (.A({select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3[9],select_ln55_1_fu_1732_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln60_reg_2640_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({W[9],W[9],W[9],W[9],W[9],W[9],W[9],W[9],W[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln60_reg_2640_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln55_fu_1744_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln60_reg_2640_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln60_reg_2640_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(icmp_ln56_reg_25790),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state1),
        .CEC(ap_CS_fsm_state69),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(ap_CS_fsm_state79),
        .CEINMODE(1'b0),
        .CEM(empty_45_reg_26190),
        .CEP(ap_CS_fsm_state72),
        .CLK(ap_clk),
        .D({add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9],add_ln58_reg_2611[9:0]}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln60_reg_2640_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln60_reg_2640_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln60_reg_2640_reg_P_UNCONNECTED[47:10],add_ln60_reg_2640_reg_n_96,add_ln60_reg_2640_reg_n_97,add_ln60_reg_2640_reg_n_98,add_ln60_reg_2640_reg_n_99,add_ln60_reg_2640_reg_n_100,add_ln60_reg_2640_reg_n_101,add_ln60_reg_2640_reg_n_102,add_ln60_reg_2640_reg_n_103,add_ln60_reg_2640_reg_n_104,add_ln60_reg_2640_reg_n_105}),
        .PATTERNBDETECT(NLW_add_ln60_reg_2640_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln60_reg_2640_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln60_reg_2640_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(ap_CS_fsm_state70),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln60_reg_2640_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_1
       (.I0(ap_CS_fsm_state71),
        .I1(icmp_ln58_fu_1765_p2),
        .O(empty_45_reg_26190));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_10
       (.I0(w_reg_621[1]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_11
       (.I0(w_reg_621[0]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_2
       (.I0(w_reg_621[9]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[9]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_3
       (.I0(w_reg_621[8]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_4
       (.I0(w_reg_621[7]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_5
       (.I0(w_reg_621[6]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_6
       (.I0(w_reg_621[5]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[5]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_7
       (.I0(w_reg_621[4]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[4]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_8
       (.I0(w_reg_621[3]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[3]));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln60_reg_2640_reg_i_9
       (.I0(w_reg_621[2]),
        .I1(icmp_ln56_reg_2579),
        .O(select_ln55_fu_1744_p3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln70_reg_2107[0]_i_1 
       (.I0(\k_1_reg_473_reg_n_0_[0] ),
        .O(add_ln70_fu_866_p2[0]));
  FDRE \add_ln70_reg_2107_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[0]),
        .Q(add_ln70_reg_2107[0]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[10]),
        .Q(add_ln70_reg_2107[10]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[11]),
        .Q(add_ln70_reg_2107[11]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[12]),
        .Q(add_ln70_reg_2107[12]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[13]),
        .Q(add_ln70_reg_2107[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln70_reg_2107_reg[13]_i_1 
       (.CI(\add_ln70_reg_2107_reg[9]_i_1_n_0 ),
        .CO({\add_ln70_reg_2107_reg[13]_i_1_n_0 ,\add_ln70_reg_2107_reg[13]_i_1_n_1 ,\add_ln70_reg_2107_reg[13]_i_1_n_2 ,\add_ln70_reg_2107_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln70_fu_866_p2[16:13]),
        .S({\k_1_reg_473_reg_n_0_[16] ,\k_1_reg_473_reg_n_0_[15] ,\k_1_reg_473_reg_n_0_[14] ,\k_1_reg_473_reg_n_0_[13] }));
  FDRE \add_ln70_reg_2107_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[14]),
        .Q(add_ln70_reg_2107[14]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[15]),
        .Q(add_ln70_reg_2107[15]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[16]),
        .Q(add_ln70_reg_2107[16]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[17]),
        .Q(add_ln70_reg_2107[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln70_reg_2107_reg[17]_i_1 
       (.CI(\add_ln70_reg_2107_reg[13]_i_1_n_0 ),
        .CO({\add_ln70_reg_2107_reg[17]_i_1_n_0 ,\add_ln70_reg_2107_reg[17]_i_1_n_1 ,\add_ln70_reg_2107_reg[17]_i_1_n_2 ,\add_ln70_reg_2107_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln70_fu_866_p2[20:17]),
        .S({\k_1_reg_473_reg_n_0_[20] ,\k_1_reg_473_reg_n_0_[19] ,\k_1_reg_473_reg_n_0_[18] ,\k_1_reg_473_reg_n_0_[17] }));
  FDRE \add_ln70_reg_2107_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[18]),
        .Q(add_ln70_reg_2107[18]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[19]),
        .Q(add_ln70_reg_2107[19]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[1]),
        .Q(add_ln70_reg_2107[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln70_reg_2107_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\add_ln70_reg_2107_reg[1]_i_1_n_0 ,\add_ln70_reg_2107_reg[1]_i_1_n_1 ,\add_ln70_reg_2107_reg[1]_i_1_n_2 ,\add_ln70_reg_2107_reg[1]_i_1_n_3 }),
        .CYINIT(\k_1_reg_473_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln70_fu_866_p2[4:1]),
        .S({\k_1_reg_473_reg_n_0_[4] ,\k_1_reg_473_reg_n_0_[3] ,\k_1_reg_473_reg_n_0_[2] ,\k_1_reg_473_reg_n_0_[1] }));
  FDRE \add_ln70_reg_2107_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[20]),
        .Q(add_ln70_reg_2107[20]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[21]),
        .Q(add_ln70_reg_2107[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln70_reg_2107_reg[21]_i_1 
       (.CI(\add_ln70_reg_2107_reg[17]_i_1_n_0 ),
        .CO({\add_ln70_reg_2107_reg[21]_i_1_n_0 ,\add_ln70_reg_2107_reg[21]_i_1_n_1 ,\add_ln70_reg_2107_reg[21]_i_1_n_2 ,\add_ln70_reg_2107_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln70_fu_866_p2[24:21]),
        .S({\k_1_reg_473_reg_n_0_[24] ,\k_1_reg_473_reg_n_0_[23] ,\k_1_reg_473_reg_n_0_[22] ,\k_1_reg_473_reg_n_0_[21] }));
  FDRE \add_ln70_reg_2107_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[22]),
        .Q(add_ln70_reg_2107[22]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[23]),
        .Q(add_ln70_reg_2107[23]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[24]),
        .Q(add_ln70_reg_2107[24]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[25]),
        .Q(add_ln70_reg_2107[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln70_reg_2107_reg[25]_i_1 
       (.CI(\add_ln70_reg_2107_reg[21]_i_1_n_0 ),
        .CO({\add_ln70_reg_2107_reg[25]_i_1_n_0 ,\add_ln70_reg_2107_reg[25]_i_1_n_1 ,\add_ln70_reg_2107_reg[25]_i_1_n_2 ,\add_ln70_reg_2107_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln70_fu_866_p2[28:25]),
        .S({\k_1_reg_473_reg_n_0_[28] ,\k_1_reg_473_reg_n_0_[27] ,\k_1_reg_473_reg_n_0_[26] ,\k_1_reg_473_reg_n_0_[25] }));
  FDRE \add_ln70_reg_2107_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[26]),
        .Q(add_ln70_reg_2107[26]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[27]),
        .Q(add_ln70_reg_2107[27]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[28]),
        .Q(add_ln70_reg_2107[28]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[29]),
        .Q(add_ln70_reg_2107[29]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[2]),
        .Q(add_ln70_reg_2107[2]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[30]),
        .Q(add_ln70_reg_2107[30]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[31]),
        .Q(add_ln70_reg_2107[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln70_reg_2107_reg[31]_i_1 
       (.CI(\add_ln70_reg_2107_reg[25]_i_1_n_0 ),
        .CO({\NLW_add_ln70_reg_2107_reg[31]_i_1_CO_UNCONNECTED [3:2],\add_ln70_reg_2107_reg[31]_i_1_n_2 ,\add_ln70_reg_2107_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln70_reg_2107_reg[31]_i_1_O_UNCONNECTED [3],add_ln70_fu_866_p2[31:29]}),
        .S({1'b0,\k_1_reg_473_reg_n_0_[31] ,\k_1_reg_473_reg_n_0_[30] ,\k_1_reg_473_reg_n_0_[29] }));
  FDRE \add_ln70_reg_2107_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[3]),
        .Q(add_ln70_reg_2107[3]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[4]),
        .Q(add_ln70_reg_2107[4]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[5]),
        .Q(add_ln70_reg_2107[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln70_reg_2107_reg[5]_i_1 
       (.CI(\add_ln70_reg_2107_reg[1]_i_1_n_0 ),
        .CO({\add_ln70_reg_2107_reg[5]_i_1_n_0 ,\add_ln70_reg_2107_reg[5]_i_1_n_1 ,\add_ln70_reg_2107_reg[5]_i_1_n_2 ,\add_ln70_reg_2107_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln70_fu_866_p2[8:5]),
        .S({\k_1_reg_473_reg_n_0_[8] ,\k_1_reg_473_reg_n_0_[7] ,\k_1_reg_473_reg_n_0_[6] ,\k_1_reg_473_reg_n_0_[5] }));
  FDRE \add_ln70_reg_2107_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[6]),
        .Q(add_ln70_reg_2107[6]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[7]),
        .Q(add_ln70_reg_2107[7]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[8]),
        .Q(add_ln70_reg_2107[8]),
        .R(1'b0));
  FDRE \add_ln70_reg_2107_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(add_ln70_fu_866_p2[9]),
        .Q(add_ln70_reg_2107[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln70_reg_2107_reg[9]_i_1 
       (.CI(\add_ln70_reg_2107_reg[5]_i_1_n_0 ),
        .CO({\add_ln70_reg_2107_reg[9]_i_1_n_0 ,\add_ln70_reg_2107_reg[9]_i_1_n_1 ,\add_ln70_reg_2107_reg[9]_i_1_n_2 ,\add_ln70_reg_2107_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln70_fu_866_p2[12:9]),
        .S({\k_1_reg_473_reg_n_0_[12] ,\k_1_reg_473_reg_n_0_[11] ,\k_1_reg_473_reg_n_0_[10] ,\k_1_reg_473_reg_n_0_[9] }));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h5559AA59)) 
    \add_ln727_1_reg_2355[0]_i_1 
       (.I0(add_ln79_fu_1297_p2[0]),
        .I1(empty_58_reg_2243[0]),
        .I2(or_ln77_reg_2302),
        .I3(select_ln77_6_reg_2314),
        .I4(\select_ln77_reg_2308_reg_n_0_[0] ),
        .O(add_ln727_1_fu_1285_p2[0]));
  LUT6 #(
    .INIT(64'h95959A956A6A656A)) 
    \add_ln727_1_reg_2355[1]_i_1 
       (.I0(\add_ln727_1_reg_2355[1]_i_2_n_0 ),
        .I1(empty_62_fu_1264_p2[3]),
        .I2(select_ln77_6_reg_2314),
        .I3(empty_58_reg_2243[1]),
        .I4(or_ln77_reg_2302),
        .I5(\add_ln727_1_reg_2355[1]_i_3_n_0 ),
        .O(add_ln727_1_fu_1285_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hFFFBAAFB)) 
    \add_ln727_1_reg_2355[1]_i_2 
       (.I0(add_ln79_fu_1297_p2[0]),
        .I1(empty_58_reg_2243[0]),
        .I2(or_ln77_reg_2302),
        .I3(select_ln77_6_reg_2314),
        .I4(\select_ln77_reg_2308_reg_n_0_[0] ),
        .O(\add_ln727_1_reg_2355[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \add_ln727_1_reg_2355[1]_i_3 
       (.I0(icmp_ln77_reg_2262),
        .I1(select_ln76_8_reg_2292),
        .I2(select_ln77_6_reg_2314),
        .I3(fw_1_reg_554[1]),
        .O(\add_ln727_1_reg_2355[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h656A65659A959A9A)) 
    \add_ln727_1_reg_2355[2]_i_1 
       (.I0(\add_ln727_1_reg_2355[2]_i_2_n_0 ),
        .I1(\select_ln77_reg_2308_reg_n_0_[0] ),
        .I2(select_ln77_6_reg_2314),
        .I3(or_ln77_reg_2302),
        .I4(empty_58_reg_2243[0]),
        .I5(\add_ln727_1_reg_2355[2]_i_3_n_0 ),
        .O(add_ln727_1_fu_1285_p2[2]));
  LUT6 #(
    .INIT(64'hAAAAAAA2BBBBBBBB)) 
    \add_ln727_1_reg_2355[2]_i_2 
       (.I0(\add_ln727_1_reg_2355[1]_i_2_n_0 ),
        .I1(fw_1_reg_554[1]),
        .I2(select_ln77_6_reg_2314),
        .I3(select_ln76_8_reg_2292),
        .I4(icmp_ln77_reg_2262),
        .I5(\add_ln727_1_reg_2355[4]_i_4_n_0 ),
        .O(\add_ln727_1_reg_2355[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4B4B444BBBBBB4BB)) 
    \add_ln727_1_reg_2355[2]_i_3 
       (.I0(\add_ln79_reg_2365[4]_i_2_n_0 ),
        .I1(fw_1_reg_554[2]),
        .I2(select_ln77_6_reg_2314),
        .I3(empty_58_reg_2243[2]),
        .I4(or_ln77_reg_2302),
        .I5(empty_62_fu_1264_p2[4]),
        .O(\add_ln727_1_reg_2355[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99999699)) 
    \add_ln727_1_reg_2355[3]_i_1 
       (.I0(\add_ln727_1_reg_2355[4]_i_6_n_0 ),
        .I1(\add_ln727_1_reg_2355[3]_i_2_n_0 ),
        .I2(\add_ln79_reg_2365[4]_i_2_n_0 ),
        .I3(fw_1_reg_554[2]),
        .I4(\add_ln727_1_reg_2355[3]_i_3_n_0 ),
        .O(add_ln727_1_fu_1285_p2[3]));
  LUT6 #(
    .INIT(64'h95959A956A6A656A)) 
    \add_ln727_1_reg_2355[3]_i_2 
       (.I0(\add_ln727_1_reg_2355[4]_i_4_n_0 ),
        .I1(empty_62_fu_1264_p2[5]),
        .I2(select_ln77_6_reg_2314),
        .I3(empty_58_reg_2243[3]),
        .I4(or_ln77_reg_2302),
        .I5(select_ln78_fu_1219_p3[3]),
        .O(\add_ln727_1_reg_2355[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h55CF)) 
    \add_ln727_1_reg_2355[3]_i_3 
       (.I0(empty_62_fu_1264_p2[4]),
        .I1(or_ln77_reg_2302),
        .I2(empty_58_reg_2243[2]),
        .I3(select_ln77_6_reg_2314),
        .O(\add_ln727_1_reg_2355[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9A995566A6AA9)) 
    \add_ln727_1_reg_2355[4]_i_1 
       (.I0(\add_ln727_1_reg_2355[4]_i_2_n_0 ),
        .I1(\add_ln727_1_reg_2355[4]_i_3_n_0 ),
        .I2(\add_ln727_1_reg_2355[4]_i_4_n_0 ),
        .I3(\add_ln727_1_reg_2355[4]_i_5_n_0 ),
        .I4(select_ln78_fu_1219_p3[3]),
        .I5(\add_ln727_1_reg_2355[4]_i_6_n_0 ),
        .O(add_ln727_1_fu_1285_p2[4]));
  LUT6 #(
    .INIT(64'h95959A956A6A656A)) 
    \add_ln727_1_reg_2355[4]_i_2 
       (.I0(\add_ln727_1_reg_2355[3]_i_3_n_0 ),
        .I1(empty_62_fu_1264_p2[6]),
        .I2(select_ln77_6_reg_2314),
        .I3(empty_58_reg_2243[4]),
        .I4(or_ln77_reg_2302),
        .I5(select_ln78_fu_1219_p3[4]),
        .O(\add_ln727_1_reg_2355[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040444000000400)) 
    \add_ln727_1_reg_2355[4]_i_3 
       (.I0(\add_ln79_reg_2365[4]_i_2_n_0 ),
        .I1(fw_1_reg_554[2]),
        .I2(select_ln77_6_reg_2314),
        .I3(empty_58_reg_2243[2]),
        .I4(or_ln77_reg_2302),
        .I5(empty_62_fu_1264_p2[4]),
        .O(\add_ln727_1_reg_2355[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln727_1_reg_2355[4]_i_4 
       (.I0(empty_62_fu_1264_p2[3]),
        .I1(select_ln77_6_reg_2314),
        .I2(empty_58_reg_2243[1]),
        .I3(or_ln77_reg_2302),
        .O(\add_ln727_1_reg_2355[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln727_1_reg_2355[4]_i_5 
       (.I0(empty_62_fu_1264_p2[5]),
        .I1(select_ln77_6_reg_2314),
        .I2(empty_58_reg_2243[3]),
        .I3(or_ln77_reg_2302),
        .O(\add_ln727_1_reg_2355[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCDDFDFDF0000)) 
    \add_ln727_1_reg_2355[4]_i_6 
       (.I0(\add_ln727_1_reg_2355[4]_i_4_n_0 ),
        .I1(\add_ln79_reg_2365[4]_i_2_n_0 ),
        .I2(fw_1_reg_554[1]),
        .I3(fw_1_reg_554[0]),
        .I4(\add_ln727_1_reg_2355[4]_i_7_n_0 ),
        .I5(\add_ln727_1_reg_2355[2]_i_3_n_0 ),
        .O(\add_ln727_1_reg_2355[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \add_ln727_1_reg_2355[4]_i_7 
       (.I0(\select_ln77_reg_2308_reg_n_0_[0] ),
        .I1(select_ln77_6_reg_2314),
        .I2(or_ln77_reg_2302),
        .I3(empty_58_reg_2243[0]),
        .O(\add_ln727_1_reg_2355[4]_i_7_n_0 ));
  FDRE \add_ln727_1_reg_2355_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355[0]),
        .Q(add_ln727_1_reg_2355_pp2_iter1_reg[0]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355[1]),
        .Q(add_ln727_1_reg_2355_pp2_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355[2]),
        .Q(add_ln727_1_reg_2355_pp2_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_pp2_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355[3]),
        .Q(add_ln727_1_reg_2355_pp2_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_pp2_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355[4]),
        .Q(add_ln727_1_reg_2355_pp2_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355_pp2_iter1_reg[0]),
        .Q(add_ln727_1_reg_2355_pp2_iter2_reg[0]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_pp2_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355_pp2_iter1_reg[1]),
        .Q(add_ln727_1_reg_2355_pp2_iter2_reg[1]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_pp2_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355_pp2_iter1_reg[2]),
        .Q(add_ln727_1_reg_2355_pp2_iter2_reg[2]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_pp2_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355_pp2_iter1_reg[3]),
        .Q(add_ln727_1_reg_2355_pp2_iter2_reg[3]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_pp2_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(add_ln727_1_reg_2355_pp2_iter1_reg[4]),
        .Q(add_ln727_1_reg_2355_pp2_iter2_reg[4]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_reg[0] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(add_ln727_1_fu_1285_p2[0]),
        .Q(add_ln727_1_reg_2355[0]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_reg[1] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(add_ln727_1_fu_1285_p2[1]),
        .Q(add_ln727_1_reg_2355[1]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_reg[2] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(add_ln727_1_fu_1285_p2[2]),
        .Q(add_ln727_1_reg_2355[2]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_reg[3] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(add_ln727_1_fu_1285_p2[3]),
        .Q(add_ln727_1_reg_2355[3]),
        .R(1'b0));
  FDRE \add_ln727_1_reg_2355_reg[4] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(add_ln727_1_fu_1285_p2[4]),
        .Q(add_ln727_1_reg_2355[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln72_1_reg_2166[0]_i_1 
       (.I0(l_1_reg_484_reg[0]),
        .I1(add_ln72_reg_2141[0]),
        .O(add_ln72_1_fu_989_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln72_1_reg_2166[1]_i_1 
       (.I0(add_ln72_reg_2141[0]),
        .I1(l_1_reg_484_reg[0]),
        .I2(add_ln72_reg_2141[1]),
        .I3(l_1_reg_484_reg[1]),
        .O(add_ln72_1_fu_989_p2[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \add_ln72_1_reg_2166[2]_i_1 
       (.I0(add_ln72_reg_2141[1]),
        .I1(l_1_reg_484_reg[1]),
        .I2(add_ln72_reg_2141[0]),
        .I3(l_1_reg_484_reg[0]),
        .I4(add_ln72_reg_2141[2]),
        .I5(l_1_reg_484_reg[2]),
        .O(add_ln72_1_fu_989_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln72_1_reg_2166[3]_i_1 
       (.I0(\add_ln72_1_reg_2166[4]_i_3_n_0 ),
        .I1(add_ln72_reg_2141[3]),
        .I2(l_1_reg_484_reg[3]),
        .O(add_ln72_1_fu_989_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \add_ln72_1_reg_2166[4]_i_2 
       (.I0(l_1_reg_484_reg[3]),
        .I1(\add_ln72_1_reg_2166[4]_i_3_n_0 ),
        .I2(add_ln72_reg_2141[3]),
        .I3(add_ln72_reg_2141[4]),
        .I4(l_1_reg_484_reg[4]),
        .O(add_ln72_1_fu_989_p2[4]));
  LUT6 #(
    .INIT(64'h01151515577F7F7F)) 
    \add_ln72_1_reg_2166[4]_i_3 
       (.I0(add_ln72_reg_2141[2]),
        .I1(add_ln72_reg_2141[1]),
        .I2(l_1_reg_484_reg[1]),
        .I3(add_ln72_reg_2141[0]),
        .I4(l_1_reg_484_reg[0]),
        .I5(l_1_reg_484_reg[2]),
        .O(\add_ln72_1_reg_2166[4]_i_3_n_0 ));
  FDRE \add_ln72_1_reg_2166_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_2166_pp1_iter1_reg0),
        .D(add_ln72_1_reg_2166[0]),
        .Q(add_ln72_1_reg_2166_pp1_iter1_reg[0]),
        .R(1'b0));
  FDRE \add_ln72_1_reg_2166_pp1_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_2166_pp1_iter1_reg0),
        .D(add_ln72_1_reg_2166[1]),
        .Q(add_ln72_1_reg_2166_pp1_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln72_1_reg_2166_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_2166_pp1_iter1_reg0),
        .D(add_ln72_1_reg_2166[2]),
        .Q(add_ln72_1_reg_2166_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln72_1_reg_2166_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_2166_pp1_iter1_reg0),
        .D(add_ln72_1_reg_2166[3]),
        .Q(add_ln72_1_reg_2166_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln72_1_reg_2166_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_2166_pp1_iter1_reg0),
        .D(add_ln72_1_reg_2166[4]),
        .Q(add_ln72_1_reg_2166_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \add_ln72_1_reg_2166_reg[0] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_21660),
        .D(add_ln72_1_fu_989_p2[0]),
        .Q(add_ln72_1_reg_2166[0]),
        .R(1'b0));
  FDRE \add_ln72_1_reg_2166_reg[1] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_21660),
        .D(add_ln72_1_fu_989_p2[1]),
        .Q(add_ln72_1_reg_2166[1]),
        .R(1'b0));
  FDRE \add_ln72_1_reg_2166_reg[2] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_21660),
        .D(add_ln72_1_fu_989_p2[2]),
        .Q(add_ln72_1_reg_2166[2]),
        .R(1'b0));
  FDRE \add_ln72_1_reg_2166_reg[3] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_21660),
        .D(add_ln72_1_fu_989_p2[3]),
        .Q(add_ln72_1_reg_2166[3]),
        .R(1'b0));
  FDRE \add_ln72_1_reg_2166_reg[4] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_21660),
        .D(add_ln72_1_fu_989_p2[4]),
        .Q(add_ln72_1_reg_2166[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln72_reg_2141[2]_i_1 
       (.I0(tmp_5_fu_925_p3[2]),
        .I1(tmp_5_fu_925_p3[4]),
        .O(add_ln72_fu_932_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln72_reg_2141[3]_i_1 
       (.I0(tmp_5_fu_925_p3[2]),
        .I1(tmp_5_fu_925_p3[4]),
        .I2(tmp_5_fu_925_p3[3]),
        .O(add_ln72_fu_932_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln72_reg_2141[4]_i_1 
       (.I0(tmp_5_fu_925_p3[2]),
        .I1(tmp_5_fu_925_p3[3]),
        .I2(tmp_5_fu_925_p3[4]),
        .O(add_ln72_fu_932_p2[4]));
  FDRE \add_ln72_reg_2141_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(tmp_5_fu_925_p3[2]),
        .Q(add_ln72_reg_2141[0]),
        .R(1'b0));
  FDRE \add_ln72_reg_2141_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(tmp_5_fu_925_p3[3]),
        .Q(add_ln72_reg_2141[1]),
        .R(1'b0));
  FDRE \add_ln72_reg_2141_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln72_fu_932_p2[2]),
        .Q(add_ln72_reg_2141[2]),
        .R(1'b0));
  FDRE \add_ln72_reg_2141_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln72_fu_932_p2[3]),
        .Q(add_ln72_reg_2141[3]),
        .R(1'b0));
  FDRE \add_ln72_reg_2141_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(add_ln72_fu_932_p2[4]),
        .Q(add_ln72_reg_2141[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1D)) 
    \add_ln76_1_reg_2257[0]_i_1 
       (.I0(h_1_reg_507[0]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln76_9_reg_2339[0]),
        .O(add_ln76_1_fu_1105_p2[0]));
  FDRE \add_ln76_1_reg_2257_reg[0] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[0]),
        .Q(add_ln76_1_reg_2257[0]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_2257_reg[1] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[1]),
        .Q(add_ln76_1_reg_2257[1]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_2257_reg[2] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[2]),
        .Q(add_ln76_1_reg_2257[2]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_2257_reg[3] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[3]),
        .Q(add_ln76_1_reg_2257[3]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_2257_reg[4] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[4]),
        .Q(add_ln76_1_reg_2257[4]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_2257_reg[5] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[5]),
        .Q(add_ln76_1_reg_2257[5]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_2257_reg[6] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[6]),
        .Q(add_ln76_1_reg_2257[6]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_2257_reg[7] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[7]),
        .Q(add_ln76_1_reg_2257[7]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_2257_reg[8] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[8]),
        .Q(add_ln76_1_reg_2257[8]),
        .R(1'b0));
  FDRE \add_ln76_1_reg_2257_reg[9] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(add_ln76_1_fu_1105_p2[9]),
        .Q(add_ln76_1_reg_2257[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln76_2_reg_2323[0]_i_1 
       (.I0(indvar_flatten133_reg_495[0]),
        .O(add_ln76_2_fu_1173_p2[0]));
  FDRE \add_ln76_2_reg_2323_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[0]),
        .Q(add_ln76_2_reg_2323[0]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[100] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[100]),
        .Q(add_ln76_2_reg_2323[100]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[100]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[96]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[100]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[100]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[100]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[100:97]),
        .S(indvar_flatten133_reg_495[100:97]));
  FDRE \add_ln76_2_reg_2323_reg[101] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[101]),
        .Q(add_ln76_2_reg_2323[101]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[102] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[102]),
        .Q(add_ln76_2_reg_2323[102]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[103] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[103]),
        .Q(add_ln76_2_reg_2323[103]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[104] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[104]),
        .Q(add_ln76_2_reg_2323[104]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[104]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[100]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[104]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[104]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[104]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[104]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[104:101]),
        .S(indvar_flatten133_reg_495[104:101]));
  FDRE \add_ln76_2_reg_2323_reg[105] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[105]),
        .Q(add_ln76_2_reg_2323[105]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[106] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[106]),
        .Q(add_ln76_2_reg_2323[106]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[107] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[107]),
        .Q(add_ln76_2_reg_2323[107]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[108] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[108]),
        .Q(add_ln76_2_reg_2323[108]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[108]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[104]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[108]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[108]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[108]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[108]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[108:105]),
        .S(indvar_flatten133_reg_495[108:105]));
  FDRE \add_ln76_2_reg_2323_reg[109] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[109]),
        .Q(add_ln76_2_reg_2323[109]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[10]),
        .Q(add_ln76_2_reg_2323[10]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[110] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[110]),
        .Q(add_ln76_2_reg_2323[110]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[111] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[111]),
        .Q(add_ln76_2_reg_2323[111]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[112] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[112]),
        .Q(add_ln76_2_reg_2323[112]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[112]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[108]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[112]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[112]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[112]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[112]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[112:109]),
        .S(indvar_flatten133_reg_495[112:109]));
  FDRE \add_ln76_2_reg_2323_reg[113] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[113]),
        .Q(add_ln76_2_reg_2323[113]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[114] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[114]),
        .Q(add_ln76_2_reg_2323[114]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[115] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[115]),
        .Q(add_ln76_2_reg_2323[115]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[116] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[116]),
        .Q(add_ln76_2_reg_2323[116]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[116]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[112]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[116]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[116]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[116]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[116]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[116:113]),
        .S(indvar_flatten133_reg_495[116:113]));
  FDRE \add_ln76_2_reg_2323_reg[117] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[117]),
        .Q(add_ln76_2_reg_2323[117]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[118] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[118]),
        .Q(add_ln76_2_reg_2323[118]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[119] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[119]),
        .Q(add_ln76_2_reg_2323[119]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[11]),
        .Q(add_ln76_2_reg_2323[11]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[120] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[120]),
        .Q(add_ln76_2_reg_2323[120]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[120]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[116]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[120]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[120]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[120]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[120]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[120:117]),
        .S(indvar_flatten133_reg_495[120:117]));
  FDRE \add_ln76_2_reg_2323_reg[121] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[121]),
        .Q(add_ln76_2_reg_2323[121]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[122] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[122]),
        .Q(add_ln76_2_reg_2323[122]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[123] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[123]),
        .Q(add_ln76_2_reg_2323[123]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[124] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[124]),
        .Q(add_ln76_2_reg_2323[124]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[124]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[120]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[124]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[124]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[124]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[124]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[124:121]),
        .S(indvar_flatten133_reg_495[124:121]));
  FDRE \add_ln76_2_reg_2323_reg[125] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[125]),
        .Q(add_ln76_2_reg_2323[125]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[126] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[126]),
        .Q(add_ln76_2_reg_2323[126]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[127] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[127]),
        .Q(add_ln76_2_reg_2323[127]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[127]_i_2 
       (.CI(\add_ln76_2_reg_2323_reg[124]_i_1_n_0 ),
        .CO({\NLW_add_ln76_2_reg_2323_reg[127]_i_2_CO_UNCONNECTED [3:2],\add_ln76_2_reg_2323_reg[127]_i_2_n_2 ,\add_ln76_2_reg_2323_reg[127]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_2_reg_2323_reg[127]_i_2_O_UNCONNECTED [3],add_ln76_2_fu_1173_p2[127:125]}),
        .S({1'b0,indvar_flatten133_reg_495[127:125]}));
  FDRE \add_ln76_2_reg_2323_reg[12] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[12]),
        .Q(add_ln76_2_reg_2323[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[12]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[8]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[12]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[12]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[12]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[12:9]),
        .S(indvar_flatten133_reg_495[12:9]));
  FDRE \add_ln76_2_reg_2323_reg[13] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[13]),
        .Q(add_ln76_2_reg_2323[13]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[14] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[14]),
        .Q(add_ln76_2_reg_2323[14]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[15] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[15]),
        .Q(add_ln76_2_reg_2323[15]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[16] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[16]),
        .Q(add_ln76_2_reg_2323[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[16]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[12]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[16]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[16]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[16]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[16:13]),
        .S(indvar_flatten133_reg_495[16:13]));
  FDRE \add_ln76_2_reg_2323_reg[17] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[17]),
        .Q(add_ln76_2_reg_2323[17]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[18] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[18]),
        .Q(add_ln76_2_reg_2323[18]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[19] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[19]),
        .Q(add_ln76_2_reg_2323[19]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[1]),
        .Q(add_ln76_2_reg_2323[1]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[20] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[20]),
        .Q(add_ln76_2_reg_2323[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[20]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[16]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[20]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[20]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[20]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[20:17]),
        .S(indvar_flatten133_reg_495[20:17]));
  FDRE \add_ln76_2_reg_2323_reg[21] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[21]),
        .Q(add_ln76_2_reg_2323[21]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[22] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[22]),
        .Q(add_ln76_2_reg_2323[22]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[23] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[23]),
        .Q(add_ln76_2_reg_2323[23]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[24] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[24]),
        .Q(add_ln76_2_reg_2323[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[24]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[20]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[24]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[24]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[24]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[24:21]),
        .S(indvar_flatten133_reg_495[24:21]));
  FDRE \add_ln76_2_reg_2323_reg[25] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[25]),
        .Q(add_ln76_2_reg_2323[25]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[26] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[26]),
        .Q(add_ln76_2_reg_2323[26]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[27] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[27]),
        .Q(add_ln76_2_reg_2323[27]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[28] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[28]),
        .Q(add_ln76_2_reg_2323[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[28]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[24]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[28]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[28]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[28]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[28:25]),
        .S(indvar_flatten133_reg_495[28:25]));
  FDRE \add_ln76_2_reg_2323_reg[29] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[29]),
        .Q(add_ln76_2_reg_2323[29]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[2]),
        .Q(add_ln76_2_reg_2323[2]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[30] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[30]),
        .Q(add_ln76_2_reg_2323[30]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[31] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[31]),
        .Q(add_ln76_2_reg_2323[31]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[32] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[32]),
        .Q(add_ln76_2_reg_2323[32]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[32]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[28]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[32]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[32]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[32]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[32:29]),
        .S(indvar_flatten133_reg_495[32:29]));
  FDRE \add_ln76_2_reg_2323_reg[33] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[33]),
        .Q(add_ln76_2_reg_2323[33]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[34] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[34]),
        .Q(add_ln76_2_reg_2323[34]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[35] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[35]),
        .Q(add_ln76_2_reg_2323[35]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[36] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[36]),
        .Q(add_ln76_2_reg_2323[36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[36]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[32]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[36]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[36]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[36]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[36:33]),
        .S(indvar_flatten133_reg_495[36:33]));
  FDRE \add_ln76_2_reg_2323_reg[37] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[37]),
        .Q(add_ln76_2_reg_2323[37]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[38] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[38]),
        .Q(add_ln76_2_reg_2323[38]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[39] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[39]),
        .Q(add_ln76_2_reg_2323[39]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[3]),
        .Q(add_ln76_2_reg_2323[3]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[40] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[40]),
        .Q(add_ln76_2_reg_2323[40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[40]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[36]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[40]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[40]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[40]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[40:37]),
        .S(indvar_flatten133_reg_495[40:37]));
  FDRE \add_ln76_2_reg_2323_reg[41] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[41]),
        .Q(add_ln76_2_reg_2323[41]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[42] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[42]),
        .Q(add_ln76_2_reg_2323[42]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[43] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[43]),
        .Q(add_ln76_2_reg_2323[43]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[44] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[44]),
        .Q(add_ln76_2_reg_2323[44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[44]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[40]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[44]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[44]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[44]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[44:41]),
        .S(indvar_flatten133_reg_495[44:41]));
  FDRE \add_ln76_2_reg_2323_reg[45] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[45]),
        .Q(add_ln76_2_reg_2323[45]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[46] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[46]),
        .Q(add_ln76_2_reg_2323[46]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[47] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[47]),
        .Q(add_ln76_2_reg_2323[47]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[48] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[48]),
        .Q(add_ln76_2_reg_2323[48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[48]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[44]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[48]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[48]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[48]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[48:45]),
        .S(indvar_flatten133_reg_495[48:45]));
  FDRE \add_ln76_2_reg_2323_reg[49] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[49]),
        .Q(add_ln76_2_reg_2323[49]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[4]),
        .Q(add_ln76_2_reg_2323[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_2_reg_2323_reg[4]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[4]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[4]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten133_reg_495[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[4:1]),
        .S(indvar_flatten133_reg_495[4:1]));
  FDRE \add_ln76_2_reg_2323_reg[50] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[50]),
        .Q(add_ln76_2_reg_2323[50]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[51] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[51]),
        .Q(add_ln76_2_reg_2323[51]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[52] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[52]),
        .Q(add_ln76_2_reg_2323[52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[52]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[48]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[52]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[52]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[52]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[52:49]),
        .S(indvar_flatten133_reg_495[52:49]));
  FDRE \add_ln76_2_reg_2323_reg[53] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[53]),
        .Q(add_ln76_2_reg_2323[53]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[54] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[54]),
        .Q(add_ln76_2_reg_2323[54]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[55] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[55]),
        .Q(add_ln76_2_reg_2323[55]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[56] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[56]),
        .Q(add_ln76_2_reg_2323[56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[56]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[52]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[56]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[56]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[56]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[56:53]),
        .S(indvar_flatten133_reg_495[56:53]));
  FDRE \add_ln76_2_reg_2323_reg[57] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[57]),
        .Q(add_ln76_2_reg_2323[57]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[58] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[58]),
        .Q(add_ln76_2_reg_2323[58]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[59] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[59]),
        .Q(add_ln76_2_reg_2323[59]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[5]),
        .Q(add_ln76_2_reg_2323[5]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[60] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[60]),
        .Q(add_ln76_2_reg_2323[60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[60]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[56]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[60]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[60]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[60]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[60:57]),
        .S(indvar_flatten133_reg_495[60:57]));
  FDRE \add_ln76_2_reg_2323_reg[61] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[61]),
        .Q(add_ln76_2_reg_2323[61]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[62] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[62]),
        .Q(add_ln76_2_reg_2323[62]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[63] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[63]),
        .Q(add_ln76_2_reg_2323[63]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[64] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[64]),
        .Q(add_ln76_2_reg_2323[64]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[64]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[60]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[64]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[64]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[64]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[64:61]),
        .S(indvar_flatten133_reg_495[64:61]));
  FDRE \add_ln76_2_reg_2323_reg[65] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[65]),
        .Q(add_ln76_2_reg_2323[65]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[66] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[66]),
        .Q(add_ln76_2_reg_2323[66]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[67] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[67]),
        .Q(add_ln76_2_reg_2323[67]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[68] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[68]),
        .Q(add_ln76_2_reg_2323[68]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[68]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[64]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[68]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[68]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[68]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[68:65]),
        .S(indvar_flatten133_reg_495[68:65]));
  FDRE \add_ln76_2_reg_2323_reg[69] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[69]),
        .Q(add_ln76_2_reg_2323[69]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[6]),
        .Q(add_ln76_2_reg_2323[6]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[70] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[70]),
        .Q(add_ln76_2_reg_2323[70]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[71] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[71]),
        .Q(add_ln76_2_reg_2323[71]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[72] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[72]),
        .Q(add_ln76_2_reg_2323[72]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[72]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[68]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[72]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[72]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[72]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[72:69]),
        .S(indvar_flatten133_reg_495[72:69]));
  FDRE \add_ln76_2_reg_2323_reg[73] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[73]),
        .Q(add_ln76_2_reg_2323[73]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[74] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[74]),
        .Q(add_ln76_2_reg_2323[74]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[75] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[75]),
        .Q(add_ln76_2_reg_2323[75]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[76] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[76]),
        .Q(add_ln76_2_reg_2323[76]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[76]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[72]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[76]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[76]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[76]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[76:73]),
        .S(indvar_flatten133_reg_495[76:73]));
  FDRE \add_ln76_2_reg_2323_reg[77] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[77]),
        .Q(add_ln76_2_reg_2323[77]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[78] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[78]),
        .Q(add_ln76_2_reg_2323[78]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[79] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[79]),
        .Q(add_ln76_2_reg_2323[79]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[7]),
        .Q(add_ln76_2_reg_2323[7]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[80] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[80]),
        .Q(add_ln76_2_reg_2323[80]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[80]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[76]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[80]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[80]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[80]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[80:77]),
        .S(indvar_flatten133_reg_495[80:77]));
  FDRE \add_ln76_2_reg_2323_reg[81] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[81]),
        .Q(add_ln76_2_reg_2323[81]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[82] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[82]),
        .Q(add_ln76_2_reg_2323[82]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[83] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[83]),
        .Q(add_ln76_2_reg_2323[83]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[84] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[84]),
        .Q(add_ln76_2_reg_2323[84]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[84]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[80]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[84]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[84]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[84]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[84:81]),
        .S(indvar_flatten133_reg_495[84:81]));
  FDRE \add_ln76_2_reg_2323_reg[85] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[85]),
        .Q(add_ln76_2_reg_2323[85]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[86] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[86]),
        .Q(add_ln76_2_reg_2323[86]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[87] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[87]),
        .Q(add_ln76_2_reg_2323[87]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[88] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[88]),
        .Q(add_ln76_2_reg_2323[88]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[88]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[84]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[88]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[88]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[88]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[88:85]),
        .S(indvar_flatten133_reg_495[88:85]));
  FDRE \add_ln76_2_reg_2323_reg[89] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[89]),
        .Q(add_ln76_2_reg_2323[89]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[8]),
        .Q(add_ln76_2_reg_2323[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[8]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[8]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[8]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[8]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[8:5]),
        .S(indvar_flatten133_reg_495[8:5]));
  FDRE \add_ln76_2_reg_2323_reg[90] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[90]),
        .Q(add_ln76_2_reg_2323[90]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[91] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[91]),
        .Q(add_ln76_2_reg_2323[91]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[92] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[92]),
        .Q(add_ln76_2_reg_2323[92]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[92]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[88]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[92]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[92]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[92]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[92:89]),
        .S(indvar_flatten133_reg_495[92:89]));
  FDRE \add_ln76_2_reg_2323_reg[93] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[93]),
        .Q(add_ln76_2_reg_2323[93]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[94] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[94]),
        .Q(add_ln76_2_reg_2323[94]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[95] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[95]),
        .Q(add_ln76_2_reg_2323[95]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[96] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[96]),
        .Q(add_ln76_2_reg_2323[96]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln76_2_reg_2323_reg[96]_i_1 
       (.CI(\add_ln76_2_reg_2323_reg[92]_i_1_n_0 ),
        .CO({\add_ln76_2_reg_2323_reg[96]_i_1_n_0 ,\add_ln76_2_reg_2323_reg[96]_i_1_n_1 ,\add_ln76_2_reg_2323_reg[96]_i_1_n_2 ,\add_ln76_2_reg_2323_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln76_2_fu_1173_p2[96:93]),
        .S(indvar_flatten133_reg_495[96:93]));
  FDRE \add_ln76_2_reg_2323_reg[97] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[97]),
        .Q(add_ln76_2_reg_2323[97]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[98] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[98]),
        .Q(add_ln76_2_reg_2323[98]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[99] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[99]),
        .Q(add_ln76_2_reg_2323[99]),
        .R(1'b0));
  FDRE \add_ln76_2_reg_2323_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR169_out),
        .D(add_ln76_2_fu_1173_p2[9]),
        .Q(add_ln76_2_reg_2323[9]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[0] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_9),
        .Q(add_ln77_reg_2390[0]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[1] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_8),
        .Q(add_ln77_reg_2390[1]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[2] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_7),
        .Q(add_ln77_reg_2390[2]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[3] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_6),
        .Q(add_ln77_reg_2390[3]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[4] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_5),
        .Q(add_ln77_reg_2390[4]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[5] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_4),
        .Q(add_ln77_reg_2390[5]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[6] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_3),
        .Q(add_ln77_reg_2390[6]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[7] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_2),
        .Q(add_ln77_reg_2390[7]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[8] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_1),
        .Q(add_ln77_reg_2390[8]),
        .R(1'b0));
  FDRE \add_ln77_reg_2390_reg[9] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U15_n_0),
        .Q(add_ln77_reg_2390[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \add_ln79_reg_2365[0]_i_1 
       (.I0(icmp_ln77_reg_2262),
        .I1(select_ln76_8_reg_2292),
        .I2(select_ln77_6_reg_2314),
        .I3(fw_1_reg_554[0]),
        .O(add_ln79_fu_1297_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h00000006)) 
    \add_ln79_reg_2365[1]_i_1 
       (.I0(fw_1_reg_554[1]),
        .I1(fw_1_reg_554[0]),
        .I2(select_ln77_6_reg_2314),
        .I3(select_ln76_8_reg_2292),
        .I4(icmp_ln77_reg_2262),
        .O(add_ln79_fu_1297_p2[1]));
  LUT6 #(
    .INIT(64'h0001000200020002)) 
    \add_ln79_reg_2365[2]_i_1 
       (.I0(fw_1_reg_554[2]),
        .I1(icmp_ln77_reg_2262),
        .I2(select_ln76_8_reg_2292),
        .I3(select_ln77_6_reg_2314),
        .I4(fw_1_reg_554[1]),
        .I5(fw_1_reg_554[0]),
        .O(add_ln79_fu_1297_p2[2]));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \add_ln79_reg_2365[3]_i_1 
       (.I0(fw_1_reg_554[3]),
        .I1(fw_1_reg_554[0]),
        .I2(fw_1_reg_554[1]),
        .I3(\add_ln79_reg_2365[4]_i_2_n_0 ),
        .I4(fw_1_reg_554[2]),
        .O(add_ln79_fu_1297_p2[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \add_ln79_reg_2365[4]_i_1 
       (.I0(fw_1_reg_554[4]),
        .I1(fw_1_reg_554[3]),
        .I2(\add_ln79_reg_2365[4]_i_2_n_0 ),
        .I3(fw_1_reg_554[2]),
        .I4(fw_1_reg_554[1]),
        .I5(fw_1_reg_554[0]),
        .O(add_ln79_fu_1297_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln79_reg_2365[4]_i_2 
       (.I0(select_ln77_6_reg_2314),
        .I1(select_ln76_8_reg_2292),
        .I2(icmp_ln77_reg_2262),
        .O(\add_ln79_reg_2365[4]_i_2_n_0 ));
  FDRE \add_ln79_reg_2365_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln79_fu_1297_p2[0]),
        .Q(add_ln79_reg_2365[0]),
        .R(1'b0));
  FDRE \add_ln79_reg_2365_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln79_fu_1297_p2[1]),
        .Q(add_ln79_reg_2365[1]),
        .R(1'b0));
  FDRE \add_ln79_reg_2365_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln79_fu_1297_p2[2]),
        .Q(add_ln79_reg_2365[2]),
        .R(1'b0));
  FDRE \add_ln79_reg_2365_reg[3] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln79_fu_1297_p2[3]),
        .Q(add_ln79_reg_2365[3]),
        .R(1'b0));
  FDRE \add_ln79_reg_2365_reg[4] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln79_fu_1297_p2[4]),
        .Q(add_ln79_reg_2365[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln90_reg_2502[0]_i_1 
       (.I0(\k_2_reg_577_reg_n_0_[0] ),
        .O(add_ln90_fu_1587_p2[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln90_reg_2502[30]_i_1 
       (.I0(ap_CS_fsm_state53),
        .I1(icmp_ln42_reg_2030),
        .I2(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .O(add_ln90_reg_25020));
  FDRE \add_ln90_reg_2502_reg[0] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[0]),
        .Q(add_ln90_reg_2502[0]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[10] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[10]),
        .Q(add_ln90_reg_2502[10]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[11] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[11]),
        .Q(add_ln90_reg_2502[11]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[12] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[12]),
        .Q(add_ln90_reg_2502[12]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[13] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[13]),
        .Q(add_ln90_reg_2502[13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_2502_reg[13]_i_1 
       (.CI(\add_ln90_reg_2502_reg[9]_i_1_n_0 ),
        .CO({\add_ln90_reg_2502_reg[13]_i_1_n_0 ,\add_ln90_reg_2502_reg[13]_i_1_n_1 ,\add_ln90_reg_2502_reg[13]_i_1_n_2 ,\add_ln90_reg_2502_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_1587_p2[16:13]),
        .S({\k_2_reg_577_reg_n_0_[16] ,\k_2_reg_577_reg_n_0_[15] ,\k_2_reg_577_reg_n_0_[14] ,\k_2_reg_577_reg_n_0_[13] }));
  FDRE \add_ln90_reg_2502_reg[14] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[14]),
        .Q(add_ln90_reg_2502[14]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[15] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[15]),
        .Q(add_ln90_reg_2502[15]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[16] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[16]),
        .Q(add_ln90_reg_2502[16]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[17] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[17]),
        .Q(add_ln90_reg_2502[17]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_2502_reg[17]_i_1 
       (.CI(\add_ln90_reg_2502_reg[13]_i_1_n_0 ),
        .CO({\add_ln90_reg_2502_reg[17]_i_1_n_0 ,\add_ln90_reg_2502_reg[17]_i_1_n_1 ,\add_ln90_reg_2502_reg[17]_i_1_n_2 ,\add_ln90_reg_2502_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_1587_p2[20:17]),
        .S({\k_2_reg_577_reg_n_0_[20] ,\k_2_reg_577_reg_n_0_[19] ,\k_2_reg_577_reg_n_0_[18] ,\k_2_reg_577_reg_n_0_[17] }));
  FDRE \add_ln90_reg_2502_reg[18] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[18]),
        .Q(add_ln90_reg_2502[18]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[19] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[19]),
        .Q(add_ln90_reg_2502[19]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[1] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[1]),
        .Q(add_ln90_reg_2502[1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_2502_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\add_ln90_reg_2502_reg[1]_i_1_n_0 ,\add_ln90_reg_2502_reg[1]_i_1_n_1 ,\add_ln90_reg_2502_reg[1]_i_1_n_2 ,\add_ln90_reg_2502_reg[1]_i_1_n_3 }),
        .CYINIT(\k_2_reg_577_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_1587_p2[4:1]),
        .S({\k_2_reg_577_reg_n_0_[4] ,\k_2_reg_577_reg_n_0_[3] ,\k_2_reg_577_reg_n_0_[2] ,\k_2_reg_577_reg_n_0_[1] }));
  FDRE \add_ln90_reg_2502_reg[20] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[20]),
        .Q(add_ln90_reg_2502[20]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[21] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[21]),
        .Q(add_ln90_reg_2502[21]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_2502_reg[21]_i_1 
       (.CI(\add_ln90_reg_2502_reg[17]_i_1_n_0 ),
        .CO({\add_ln90_reg_2502_reg[21]_i_1_n_0 ,\add_ln90_reg_2502_reg[21]_i_1_n_1 ,\add_ln90_reg_2502_reg[21]_i_1_n_2 ,\add_ln90_reg_2502_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_1587_p2[24:21]),
        .S({\k_2_reg_577_reg_n_0_[24] ,\k_2_reg_577_reg_n_0_[23] ,\k_2_reg_577_reg_n_0_[22] ,\k_2_reg_577_reg_n_0_[21] }));
  FDRE \add_ln90_reg_2502_reg[22] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[22]),
        .Q(add_ln90_reg_2502[22]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[23] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[23]),
        .Q(add_ln90_reg_2502[23]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[24] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[24]),
        .Q(add_ln90_reg_2502[24]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[25] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[25]),
        .Q(add_ln90_reg_2502[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_2502_reg[25]_i_1 
       (.CI(\add_ln90_reg_2502_reg[21]_i_1_n_0 ),
        .CO({\add_ln90_reg_2502_reg[25]_i_1_n_0 ,\add_ln90_reg_2502_reg[25]_i_1_n_1 ,\add_ln90_reg_2502_reg[25]_i_1_n_2 ,\add_ln90_reg_2502_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_1587_p2[28:25]),
        .S({\k_2_reg_577_reg_n_0_[28] ,\k_2_reg_577_reg_n_0_[27] ,\k_2_reg_577_reg_n_0_[26] ,\k_2_reg_577_reg_n_0_[25] }));
  FDRE \add_ln90_reg_2502_reg[26] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[26]),
        .Q(add_ln90_reg_2502[26]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[27] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[27]),
        .Q(add_ln90_reg_2502[27]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[28] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[28]),
        .Q(add_ln90_reg_2502[28]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[29] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[29]),
        .Q(add_ln90_reg_2502[29]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[2] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[2]),
        .Q(add_ln90_reg_2502[2]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[30] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[30]),
        .Q(add_ln90_reg_2502[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_2502_reg[30]_i_2 
       (.CI(\add_ln90_reg_2502_reg[25]_i_1_n_0 ),
        .CO({\NLW_add_ln90_reg_2502_reg[30]_i_2_CO_UNCONNECTED [3:1],\add_ln90_reg_2502_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln90_reg_2502_reg[30]_i_2_O_UNCONNECTED [3:2],add_ln90_fu_1587_p2[30:29]}),
        .S({1'b0,1'b0,\k_2_reg_577_reg_n_0_[30] ,\k_2_reg_577_reg_n_0_[29] }));
  FDRE \add_ln90_reg_2502_reg[3] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[3]),
        .Q(add_ln90_reg_2502[3]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[4] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[4]),
        .Q(add_ln90_reg_2502[4]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[5] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[5]),
        .Q(add_ln90_reg_2502[5]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_2502_reg[5]_i_1 
       (.CI(\add_ln90_reg_2502_reg[1]_i_1_n_0 ),
        .CO({\add_ln90_reg_2502_reg[5]_i_1_n_0 ,\add_ln90_reg_2502_reg[5]_i_1_n_1 ,\add_ln90_reg_2502_reg[5]_i_1_n_2 ,\add_ln90_reg_2502_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_1587_p2[8:5]),
        .S({\k_2_reg_577_reg_n_0_[8] ,\k_2_reg_577_reg_n_0_[7] ,\k_2_reg_577_reg_n_0_[6] ,\k_2_reg_577_reg_n_0_[5] }));
  FDRE \add_ln90_reg_2502_reg[6] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[6]),
        .Q(add_ln90_reg_2502[6]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[7] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[7]),
        .Q(add_ln90_reg_2502[7]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[8] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[8]),
        .Q(add_ln90_reg_2502[8]),
        .R(1'b0));
  FDRE \add_ln90_reg_2502_reg[9] 
       (.C(ap_clk),
        .CE(add_ln90_reg_25020),
        .D(add_ln90_fu_1587_p2[9]),
        .Q(add_ln90_reg_2502[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln90_reg_2502_reg[9]_i_1 
       (.CI(\add_ln90_reg_2502_reg[5]_i_1_n_0 ),
        .CO({\add_ln90_reg_2502_reg[9]_i_1_n_0 ,\add_ln90_reg_2502_reg[9]_i_1_n_1 ,\add_ln90_reg_2502_reg[9]_i_1_n_2 ,\add_ln90_reg_2502_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln90_fu_1587_p2[12:9]),
        .S({\k_2_reg_577_reg_n_0_[12] ,\k_2_reg_577_reg_n_0_[11] ,\k_2_reg_577_reg_n_0_[10] ,\k_2_reg_577_reg_n_0_[9] }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln92_reg_2526[2]_i_1 
       (.I0(tmp_4_fu_1618_p3[2]),
        .I1(tmp_4_fu_1618_p3[4]),
        .O(add_ln92_fu_1625_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln92_reg_2526[3]_i_1 
       (.I0(tmp_4_fu_1618_p3[2]),
        .I1(tmp_4_fu_1618_p3[4]),
        .I2(tmp_4_fu_1618_p3[3]),
        .O(add_ln92_fu_1625_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln92_reg_2526[4]_i_1 
       (.I0(tmp_4_fu_1618_p3[2]),
        .I1(tmp_4_fu_1618_p3[3]),
        .I2(tmp_4_fu_1618_p3[4]),
        .O(add_ln92_fu_1625_p2[4]));
  FDRE \add_ln92_reg_2526_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(tmp_4_fu_1618_p3[2]),
        .Q(add_ln92_reg_2526[0]),
        .R(1'b0));
  FDRE \add_ln92_reg_2526_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(tmp_4_fu_1618_p3[3]),
        .Q(add_ln92_reg_2526[1]),
        .R(1'b0));
  FDRE \add_ln92_reg_2526_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(add_ln92_fu_1625_p2[2]),
        .Q(add_ln92_reg_2526[2]),
        .R(1'b0));
  FDRE \add_ln92_reg_2526_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(add_ln92_fu_1625_p2[3]),
        .Q(add_ln92_reg_2526[3]),
        .R(1'b0));
  FDRE \add_ln92_reg_2526_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(add_ln92_fu_1625_p2[4]),
        .Q(add_ln92_reg_2526[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp204_reg_2462[0]_i_10 
       (.I0(reuse_addr_reg201_fu_202[31]),
        .O(\addr_cmp204_reg_2462[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp204_reg_2462[0]_i_11 
       (.I0(reuse_addr_reg201_fu_202[31]),
        .O(\addr_cmp204_reg_2462[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp204_reg_2462[0]_i_12 
       (.I0(reuse_addr_reg201_fu_202[31]),
        .O(\addr_cmp204_reg_2462[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h09000009)) 
    \addr_cmp204_reg_2462[0]_i_13 
       (.I0(reuse_addr_reg201_fu_202[4]),
        .I1(add_ln727_1_reg_2355_pp2_iter2_reg[4]),
        .I2(reuse_addr_reg201_fu_202[31]),
        .I3(add_ln727_1_reg_2355_pp2_iter2_reg[3]),
        .I4(reuse_addr_reg201_fu_202[3]),
        .O(\addr_cmp204_reg_2462[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_cmp204_reg_2462[0]_i_14 
       (.I0(reuse_addr_reg201_fu_202[1]),
        .I1(add_ln727_1_reg_2355_pp2_iter2_reg[1]),
        .I2(reuse_addr_reg201_fu_202[0]),
        .I3(add_ln727_1_reg_2355_pp2_iter2_reg[0]),
        .I4(add_ln727_1_reg_2355_pp2_iter2_reg[2]),
        .I5(reuse_addr_reg201_fu_202[2]),
        .O(\addr_cmp204_reg_2462[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp204_reg_2462[0]_i_3 
       (.I0(reuse_addr_reg201_fu_202[31]),
        .O(\addr_cmp204_reg_2462[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp204_reg_2462[0]_i_4 
       (.I0(reuse_addr_reg201_fu_202[31]),
        .O(\addr_cmp204_reg_2462[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp204_reg_2462[0]_i_5 
       (.I0(reuse_addr_reg201_fu_202[31]),
        .O(\addr_cmp204_reg_2462[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp204_reg_2462[0]_i_7 
       (.I0(reuse_addr_reg201_fu_202[31]),
        .O(\addr_cmp204_reg_2462[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp204_reg_2462[0]_i_8 
       (.I0(reuse_addr_reg201_fu_202[31]),
        .O(\addr_cmp204_reg_2462[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp204_reg_2462[0]_i_9 
       (.I0(reuse_addr_reg201_fu_202[31]),
        .O(\addr_cmp204_reg_2462[0]_i_9_n_0 ));
  FDRE \addr_cmp204_reg_2462_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(addr_cmp204_reg_2462),
        .Q(addr_cmp204_reg_2462_pp2_iter4_reg),
        .R(1'b0));
  FDRE \addr_cmp204_reg_2462_reg[0] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(addr_cmp204_fu_1463_p2),
        .Q(addr_cmp204_reg_2462),
        .R(1'b0));
  CARRY4 \addr_cmp204_reg_2462_reg[0]_i_1 
       (.CI(\addr_cmp204_reg_2462_reg[0]_i_2_n_0 ),
        .CO({\NLW_addr_cmp204_reg_2462_reg[0]_i_1_CO_UNCONNECTED [3],addr_cmp204_fu_1463_p2,\addr_cmp204_reg_2462_reg[0]_i_1_n_2 ,\addr_cmp204_reg_2462_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp204_reg_2462_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\addr_cmp204_reg_2462[0]_i_3_n_0 ,\addr_cmp204_reg_2462[0]_i_4_n_0 ,\addr_cmp204_reg_2462[0]_i_5_n_0 }));
  CARRY4 \addr_cmp204_reg_2462_reg[0]_i_2 
       (.CI(\addr_cmp204_reg_2462_reg[0]_i_6_n_0 ),
        .CO({\addr_cmp204_reg_2462_reg[0]_i_2_n_0 ,\addr_cmp204_reg_2462_reg[0]_i_2_n_1 ,\addr_cmp204_reg_2462_reg[0]_i_2_n_2 ,\addr_cmp204_reg_2462_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp204_reg_2462_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\addr_cmp204_reg_2462[0]_i_7_n_0 ,\addr_cmp204_reg_2462[0]_i_8_n_0 ,\addr_cmp204_reg_2462[0]_i_9_n_0 ,\addr_cmp204_reg_2462[0]_i_10_n_0 }));
  CARRY4 \addr_cmp204_reg_2462_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\addr_cmp204_reg_2462_reg[0]_i_6_n_0 ,\addr_cmp204_reg_2462_reg[0]_i_6_n_1 ,\addr_cmp204_reg_2462_reg[0]_i_6_n_2 ,\addr_cmp204_reg_2462_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp204_reg_2462_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\addr_cmp204_reg_2462[0]_i_11_n_0 ,\addr_cmp204_reg_2462[0]_i_12_n_0 ,\addr_cmp204_reg_2462[0]_i_13_n_0 ,\addr_cmp204_reg_2462[0]_i_14_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_2446[0]_i_10 
       (.I0(reuse_addr_reg_fu_210[31]),
        .O(\addr_cmp_reg_2446[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \addr_cmp_reg_2446[0]_i_11 
       (.I0(reuse_addr_reg_fu_210[31]),
        .I1(add_ln1118_reg_2426[9]),
        .I2(reuse_addr_reg_fu_210[9]),
        .O(\addr_cmp_reg_2446[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_cmp_reg_2446[0]_i_12 
       (.I0(reuse_addr_reg_fu_210[6]),
        .I1(add_ln1118_reg_2426[6]),
        .I2(reuse_addr_reg_fu_210[7]),
        .I3(add_ln1118_reg_2426[7]),
        .I4(add_ln1118_reg_2426[8]),
        .I5(reuse_addr_reg_fu_210[8]),
        .O(\addr_cmp_reg_2446[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_cmp_reg_2446[0]_i_13 
       (.I0(reuse_addr_reg_fu_210[3]),
        .I1(add_ln1118_reg_2426[3]),
        .I2(reuse_addr_reg_fu_210[4]),
        .I3(add_ln1118_reg_2426[4]),
        .I4(add_ln1118_reg_2426[5]),
        .I5(reuse_addr_reg_fu_210[5]),
        .O(\addr_cmp_reg_2446[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \addr_cmp_reg_2446[0]_i_14 
       (.I0(reuse_addr_reg_fu_210[0]),
        .I1(add_ln1118_reg_2426[0]),
        .I2(reuse_addr_reg_fu_210[1]),
        .I3(add_ln1118_reg_2426[1]),
        .I4(add_ln1118_reg_2426[2]),
        .I5(reuse_addr_reg_fu_210[2]),
        .O(\addr_cmp_reg_2446[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_2446[0]_i_3 
       (.I0(reuse_addr_reg_fu_210[31]),
        .O(\addr_cmp_reg_2446[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_2446[0]_i_4 
       (.I0(reuse_addr_reg_fu_210[31]),
        .O(\addr_cmp_reg_2446[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_2446[0]_i_5 
       (.I0(reuse_addr_reg_fu_210[31]),
        .O(\addr_cmp_reg_2446[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_2446[0]_i_7 
       (.I0(reuse_addr_reg_fu_210[31]),
        .O(\addr_cmp_reg_2446[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_2446[0]_i_8 
       (.I0(reuse_addr_reg_fu_210[31]),
        .O(\addr_cmp_reg_2446[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_cmp_reg_2446[0]_i_9 
       (.I0(reuse_addr_reg_fu_210[31]),
        .O(\addr_cmp_reg_2446[0]_i_9_n_0 ));
  FDRE \addr_cmp_reg_2446_pp2_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(addr_cmp_reg_2446),
        .Q(addr_cmp_reg_2446_pp2_iter3_reg),
        .R(1'b0));
  FDRE \addr_cmp_reg_2446_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(addr_cmp_reg_2446_pp2_iter3_reg),
        .Q(addr_cmp_reg_2446_pp2_iter4_reg),
        .R(1'b0));
  FDRE \addr_cmp_reg_2446_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(addr_cmp_fu_1445_p2),
        .Q(addr_cmp_reg_2446),
        .R(1'b0));
  CARRY4 \addr_cmp_reg_2446_reg[0]_i_1 
       (.CI(\addr_cmp_reg_2446_reg[0]_i_2_n_0 ),
        .CO({\NLW_addr_cmp_reg_2446_reg[0]_i_1_CO_UNCONNECTED [3],addr_cmp_fu_1445_p2,\addr_cmp_reg_2446_reg[0]_i_1_n_2 ,\addr_cmp_reg_2446_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_2446_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\addr_cmp_reg_2446[0]_i_3_n_0 ,\addr_cmp_reg_2446[0]_i_4_n_0 ,\addr_cmp_reg_2446[0]_i_5_n_0 }));
  CARRY4 \addr_cmp_reg_2446_reg[0]_i_2 
       (.CI(\addr_cmp_reg_2446_reg[0]_i_6_n_0 ),
        .CO({\addr_cmp_reg_2446_reg[0]_i_2_n_0 ,\addr_cmp_reg_2446_reg[0]_i_2_n_1 ,\addr_cmp_reg_2446_reg[0]_i_2_n_2 ,\addr_cmp_reg_2446_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_2446_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_2446[0]_i_7_n_0 ,\addr_cmp_reg_2446[0]_i_8_n_0 ,\addr_cmp_reg_2446[0]_i_9_n_0 ,\addr_cmp_reg_2446[0]_i_10_n_0 }));
  CARRY4 \addr_cmp_reg_2446_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\addr_cmp_reg_2446_reg[0]_i_6_n_0 ,\addr_cmp_reg_2446_reg[0]_i_6_n_1 ,\addr_cmp_reg_2446_reg[0]_i_6_n_2 ,\addr_cmp_reg_2446_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_cmp_reg_2446_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\addr_cmp_reg_2446[0]_i_11_n_0 ,\addr_cmp_reg_2446[0]_i_12_n_0 ,\addr_cmp_reg_2446[0]_i_13_n_0 ,\addr_cmp_reg_2446[0]_i_14_n_0 }));
  nn_conv_combined_0_0_conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1 ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14
       (.A({ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_59,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_60,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_61,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_62,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_63,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_64,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_65,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_66,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_67}),
        .C({ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_69,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_70,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_71,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_72,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_73,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_74,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_75,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_76,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_77,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_78}),
        .D(empty_59_fu_1070_p2[11:2]),
        .PCIN({ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_0,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_1,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_2,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_3,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_4,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_5,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_6,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_7,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_8,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_9,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_10,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_11,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_12,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_13,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_14,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_15,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_16,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_17,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_18,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_19,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_20,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_21,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_22,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_23,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_24,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_25,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_26,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_27,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_28,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_29,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_30,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_31,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_32,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_33,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_34,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_35,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_36,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_37,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_38,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_39,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_40,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_41,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_42,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_43,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_44,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_45,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_46,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_47}),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state1}),
        .W(W[9:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .p_reg_reg(select_ln78_4_reg_2360[9:0]),
        .p_reg_reg_0(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .p_reg_reg_1({\fh_1_reg_543_reg_n_0_[9] ,\fh_1_reg_543_reg_n_0_[8] ,\fh_1_reg_543_reg_n_0_[7] ,\fh_1_reg_543_reg_n_0_[6] ,\fh_1_reg_543_reg_n_0_[5] ,\fh_1_reg_543_reg_n_0_[4] ,\fh_1_reg_543_reg_n_0_[3] ,\fh_1_reg_543_reg_n_0_[2] ,\fh_1_reg_543_reg_n_0_[1] ,\fh_1_reg_543_reg_n_0_[0] }),
        .p_reg_reg_2(select_ln76_9_reg_2339),
        .p_reg_reg_3(h_1_reg_507),
        .p_reg_reg_4({\w_1_reg_566_reg_n_0_[9] ,\w_1_reg_566_reg_n_0_[8] ,\w_1_reg_566_reg_n_0_[7] ,\w_1_reg_566_reg_n_0_[6] ,\w_1_reg_566_reg_n_0_[5] ,\w_1_reg_566_reg_n_0_[4] ,\w_1_reg_566_reg_n_0_[3] ,\w_1_reg_566_reg_n_0_[2] ,\w_1_reg_566_reg_n_0_[1] ,\w_1_reg_566_reg_n_0_[0] }),
        .p_reg_reg_5(\icmp_ln76_reg_2253_pp2_iter1_reg_reg_n_0_[0] ),
        .p_reg_reg_6(select_ln77_7_reg_2421),
        .\select_ln76_9_reg_2339_reg[9] (ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_68));
  nn_conv_combined_0_0_conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_0 ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16
       (.A(grp_fu_1902_p0),
        .CEA2(add_ln76_1_reg_22570),
        .CO(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_28),
        .D({mac_muladd_10s_10s_10ns_10_4_1_U15_n_0,mac_muladd_10s_10s_10ns_10_4_1_U15_n_1,mac_muladd_10s_10s_10ns_10_4_1_U15_n_2,mac_muladd_10s_10s_10ns_10_4_1_U15_n_3,mac_muladd_10s_10s_10ns_10_4_1_U15_n_4,mac_muladd_10s_10s_10ns_10_4_1_U15_n_5,mac_muladd_10s_10s_10ns_10_4_1_U15_n_6,mac_muladd_10s_10s_10ns_10_4_1_U15_n_7,mac_muladd_10s_10s_10ns_10_4_1_U15_n_8}),
        .O(empty_62_fu_1264_p2__0[14:12]),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state1}),
        .W(W[9:0]),
        .\add_ln1118_reg_2426_reg[7] (select_ln78_reg_2344_pp2_iter1_reg),
        .\add_ln1118_reg_2426_reg[9] (select_ln77_5_reg_2416),
        .\add_ln76_2_reg_2323_reg[126] (icmp_ln76_fu_1100_p2),
        .\ap_CS_fsm_reg[36] (ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_30),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .\icmp_ln76_reg_2253[0]_i_3 (add_ln76_2_reg_2323),
        .\icmp_ln76_reg_2253[0]_i_3_0 (indvar_flatten133_reg_495),
        .\icmp_ln76_reg_2253[0]_i_3_1 (mul_ln76_2_reg_2215),
        .icmp_ln77_reg_2262(icmp_ln77_reg_2262),
        .\icmp_ln77_reg_2262_reg[0] (mul_ln76_1_reg_2199),
        .\icmp_ln77_reg_2262_reg[0]_0 (indvar_flatten67_reg_519),
        .\icmp_ln77_reg_2262_reg[0]_1 ({\select_ln77_8_reg_2375_reg_n_0_[95] ,\select_ln77_8_reg_2375_reg_n_0_[94] ,\select_ln77_8_reg_2375_reg_n_0_[93] ,\select_ln77_8_reg_2375_reg_n_0_[92] ,\select_ln77_8_reg_2375_reg_n_0_[91] ,\select_ln77_8_reg_2375_reg_n_0_[90] ,\select_ln77_8_reg_2375_reg_n_0_[89] ,\select_ln77_8_reg_2375_reg_n_0_[88] ,\select_ln77_8_reg_2375_reg_n_0_[87] ,\select_ln77_8_reg_2375_reg_n_0_[86] ,\select_ln77_8_reg_2375_reg_n_0_[85] ,\select_ln77_8_reg_2375_reg_n_0_[84] ,\select_ln77_8_reg_2375_reg_n_0_[83] ,\select_ln77_8_reg_2375_reg_n_0_[82] ,\select_ln77_8_reg_2375_reg_n_0_[81] ,\select_ln77_8_reg_2375_reg_n_0_[80] ,\select_ln77_8_reg_2375_reg_n_0_[79] ,\select_ln77_8_reg_2375_reg_n_0_[78] ,\select_ln77_8_reg_2375_reg_n_0_[77] ,\select_ln77_8_reg_2375_reg_n_0_[76] ,\select_ln77_8_reg_2375_reg_n_0_[75] ,\select_ln77_8_reg_2375_reg_n_0_[74] ,\select_ln77_8_reg_2375_reg_n_0_[73] ,\select_ln77_8_reg_2375_reg_n_0_[72] ,\select_ln77_8_reg_2375_reg_n_0_[71] ,\select_ln77_8_reg_2375_reg_n_0_[70] ,\select_ln77_8_reg_2375_reg_n_0_[69] ,\select_ln77_8_reg_2375_reg_n_0_[68] ,\select_ln77_8_reg_2375_reg_n_0_[67] ,\select_ln77_8_reg_2375_reg_n_0_[66] ,\select_ln77_8_reg_2375_reg_n_0_[65] ,\select_ln77_8_reg_2375_reg_n_0_[64] ,\select_ln77_8_reg_2375_reg_n_0_[63] ,\select_ln77_8_reg_2375_reg_n_0_[62] ,\select_ln77_8_reg_2375_reg_n_0_[61] ,\select_ln77_8_reg_2375_reg_n_0_[60] ,\select_ln77_8_reg_2375_reg_n_0_[59] ,\select_ln77_8_reg_2375_reg_n_0_[58] ,\select_ln77_8_reg_2375_reg_n_0_[57] ,\select_ln77_8_reg_2375_reg_n_0_[56] ,\select_ln77_8_reg_2375_reg_n_0_[55] ,\select_ln77_8_reg_2375_reg_n_0_[54] ,\select_ln77_8_reg_2375_reg_n_0_[53] ,\select_ln77_8_reg_2375_reg_n_0_[52] ,\select_ln77_8_reg_2375_reg_n_0_[51] ,\select_ln77_8_reg_2375_reg_n_0_[50] ,\select_ln77_8_reg_2375_reg_n_0_[49] ,\select_ln77_8_reg_2375_reg_n_0_[48] ,\select_ln77_8_reg_2375_reg_n_0_[47] ,\select_ln77_8_reg_2375_reg_n_0_[46] ,\select_ln77_8_reg_2375_reg_n_0_[45] ,\select_ln77_8_reg_2375_reg_n_0_[44] ,\select_ln77_8_reg_2375_reg_n_0_[43] ,\select_ln77_8_reg_2375_reg_n_0_[42] ,\select_ln77_8_reg_2375_reg_n_0_[41] ,\select_ln77_8_reg_2375_reg_n_0_[40] ,\select_ln77_8_reg_2375_reg_n_0_[39] ,\select_ln77_8_reg_2375_reg_n_0_[38] ,\select_ln77_8_reg_2375_reg_n_0_[37] ,\select_ln77_8_reg_2375_reg_n_0_[36] ,\select_ln77_8_reg_2375_reg_n_0_[35] ,\select_ln77_8_reg_2375_reg_n_0_[34] ,\select_ln77_8_reg_2375_reg_n_0_[33] ,\select_ln77_8_reg_2375_reg_n_0_[32] ,\select_ln77_8_reg_2375_reg_n_0_[31] ,\select_ln77_8_reg_2375_reg_n_0_[30] ,\select_ln77_8_reg_2375_reg_n_0_[29] ,\select_ln77_8_reg_2375_reg_n_0_[28] ,\select_ln77_8_reg_2375_reg_n_0_[27] ,\select_ln77_8_reg_2375_reg_n_0_[26] ,\select_ln77_8_reg_2375_reg_n_0_[25] ,\select_ln77_8_reg_2375_reg_n_0_[24] ,\select_ln77_8_reg_2375_reg_n_0_[23] ,\select_ln77_8_reg_2375_reg_n_0_[22] ,\select_ln77_8_reg_2375_reg_n_0_[21] ,\select_ln77_8_reg_2375_reg_n_0_[20] ,\select_ln77_8_reg_2375_reg_n_0_[19] ,\select_ln77_8_reg_2375_reg_n_0_[18] ,\select_ln77_8_reg_2375_reg_n_0_[17] ,\select_ln77_8_reg_2375_reg_n_0_[16] ,\select_ln77_8_reg_2375_reg_n_0_[15] ,\select_ln77_8_reg_2375_reg_n_0_[14] ,\select_ln77_8_reg_2375_reg_n_0_[13] ,\select_ln77_8_reg_2375_reg_n_0_[12] ,\select_ln77_8_reg_2375_reg_n_0_[11] ,\select_ln77_8_reg_2375_reg_n_0_[10] ,\select_ln77_8_reg_2375_reg_n_0_[9] ,\select_ln77_8_reg_2375_reg_n_0_[8] ,\select_ln77_8_reg_2375_reg_n_0_[7] ,\select_ln77_8_reg_2375_reg_n_0_[6] ,\select_ln77_8_reg_2375_reg_n_0_[5] ,\select_ln77_8_reg_2375_reg_n_0_[4] ,\select_ln77_8_reg_2375_reg_n_0_[3] ,\select_ln77_8_reg_2375_reg_n_0_[2] ,\select_ln77_8_reg_2375_reg_n_0_[1] ,\select_ln77_8_reg_2375_reg_n_0_[0] }),
        .p_mid187_reg_2286_reg(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_67),
        .p_reg_reg(gmem_m_axi_U_n_78),
        .p_reg_reg_0(select_ln76_9_reg_2339),
        .p_reg_reg_1(h_1_reg_507),
        .p_reg_reg_2(\icmp_ln76_reg_2253_reg_n_0_[0] ),
        .p_reg_reg_3({\w_1_reg_566_reg_n_0_[9] ,\w_1_reg_566_reg_n_0_[8] ,\w_1_reg_566_reg_n_0_[7] ,\w_1_reg_566_reg_n_0_[6] ,\w_1_reg_566_reg_n_0_[5] ,\w_1_reg_566_reg_n_0_[4] ,\w_1_reg_566_reg_n_0_[3] ,\w_1_reg_566_reg_n_0_[2] ,\w_1_reg_566_reg_n_0_[1] ,\w_1_reg_566_reg_n_0_[0] }),
        .p_reg_reg_4(select_ln77_7_reg_2421),
        .p_reg_reg_5({\select_ln77_reg_2308_reg_n_0_[12] ,\select_ln77_reg_2308_reg_n_0_[11] ,\select_ln77_reg_2308_reg_n_0_[10] ,\select_ln77_reg_2308_reg_n_0_[9] ,\select_ln77_reg_2308_reg_n_0_[8] ,\select_ln77_reg_2308_reg_n_0_[7] ,\select_ln77_reg_2308_reg_n_0_[6] ,\select_ln77_reg_2308_reg_n_0_[5] ,\select_ln77_reg_2308_reg_n_0_[4] ,\select_ln77_reg_2308_reg_n_0_[3] ,\select_ln77_reg_2308_reg_n_0_[2] ,\select_ln77_reg_2308_reg_n_0_[1] ,\select_ln77_reg_2308_reg_n_0_[0] }),
        .p_reg_reg_6(\icmp_ln76_reg_2253_pp2_iter1_reg_reg_n_0_[0] ),
        .select_ln76_8_reg_2292(select_ln76_8_reg_2292),
        .\select_ln76_9_reg_2339_reg[9] (add_ln76_1_fu_1105_p2[9:1]),
        .select_ln77_1_reg_2400(select_ln77_1_reg_2400),
        .select_ln77_6_reg_2314_pp2_iter1_reg(select_ln77_6_reg_2314_pp2_iter1_reg),
        .\select_ln77_reg_2308_reg[12] (empty_62_fu_1264_p2),
        .\select_ln77_reg_2308_reg[12]_0 (ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_32),
        .\select_ln78_reg_2344_pp2_iter1_reg_reg[4] (add_ln1118_fu_1427_p2));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state11),
        .I1(\ap_CS_fsm[12]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[11]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(cmp22344_reg_2034),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[12]_i_2_n_0 ),
        .O(ap_NS_fsm[12]));
  LUT4 #(
    .INIT(16'h0F08)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state12),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(icmp_ln42_1_fu_767_p2),
        .I1(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(ap_CS_fsm_state29),
        .O(ap_NS_fsm[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(icmp_ln70_fu_872_p2),
        .O(ap_NS_fsm[14]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[24]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[23]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(cmp22344_reg_2034),
        .I1(ap_CS_fsm_state18),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\ap_CS_fsm[24]_i_2_n_0 ),
        .O(ap_NS_fsm[24]));
  LUT4 #(
    .INIT(16'h0E0A)) 
    \ap_CS_fsm[24]_i_2 
       (.I0(ap_enable_reg_pp1_iter2_reg_n_0),
        .I1(ap_condition_pp1_exit_iter0_state26),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(icmp_ln70_fu_872_p2),
        .O(ap_NS_fsm[25]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_10 
       (.I0(\k_1_reg_473_reg_n_0_[17] ),
        .I1(FH_read_reg_1973[17]),
        .I2(\k_1_reg_473_reg_n_0_[16] ),
        .I3(FH_read_reg_1973[16]),
        .I4(FH_read_reg_1973[15]),
        .I5(\k_1_reg_473_reg_n_0_[15] ),
        .O(\ap_CS_fsm[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_11 
       (.I0(\k_1_reg_473_reg_n_0_[14] ),
        .I1(FH_read_reg_1973[14]),
        .I2(\k_1_reg_473_reg_n_0_[13] ),
        .I3(FH_read_reg_1973[13]),
        .I4(FH_read_reg_1973[12]),
        .I5(\k_1_reg_473_reg_n_0_[12] ),
        .O(\ap_CS_fsm[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_12 
       (.I0(\k_1_reg_473_reg_n_0_[11] ),
        .I1(FH_read_reg_1973[11]),
        .I2(\k_1_reg_473_reg_n_0_[9] ),
        .I3(FH_read_reg_1973[9]),
        .I4(FH_read_reg_1973[10]),
        .I5(\k_1_reg_473_reg_n_0_[10] ),
        .O(\ap_CS_fsm[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_13 
       (.I0(\k_1_reg_473_reg_n_0_[8] ),
        .I1(FH_read_reg_1973[8]),
        .I2(\k_1_reg_473_reg_n_0_[6] ),
        .I3(FH_read_reg_1973[6]),
        .I4(FH_read_reg_1973[7]),
        .I5(\k_1_reg_473_reg_n_0_[7] ),
        .O(\ap_CS_fsm[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_14 
       (.I0(\k_1_reg_473_reg_n_0_[5] ),
        .I1(FH_read_reg_1973[5]),
        .I2(\k_1_reg_473_reg_n_0_[3] ),
        .I3(FH_read_reg_1973[3]),
        .I4(FH_read_reg_1973[4]),
        .I5(\k_1_reg_473_reg_n_0_[4] ),
        .O(\ap_CS_fsm[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_15 
       (.I0(FH_read_reg_1973[0]),
        .I1(\k_1_reg_473_reg_n_0_[0] ),
        .I2(\k_1_reg_473_reg_n_0_[2] ),
        .I3(FH_read_reg_1973[2]),
        .I4(\k_1_reg_473_reg_n_0_[1] ),
        .I5(FH_read_reg_1973[1]),
        .O(\ap_CS_fsm[25]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[25]_i_4 
       (.I0(FH_read_reg_1973[30]),
        .I1(\k_1_reg_473_reg_n_0_[30] ),
        .I2(FH_read_reg_1973[31]),
        .I3(\k_1_reg_473_reg_n_0_[31] ),
        .O(\ap_CS_fsm[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_5 
       (.I0(\k_1_reg_473_reg_n_0_[29] ),
        .I1(FH_read_reg_1973[29]),
        .I2(\k_1_reg_473_reg_n_0_[28] ),
        .I3(FH_read_reg_1973[28]),
        .I4(FH_read_reg_1973[27]),
        .I5(\k_1_reg_473_reg_n_0_[27] ),
        .O(\ap_CS_fsm[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_6 
       (.I0(\k_1_reg_473_reg_n_0_[26] ),
        .I1(FH_read_reg_1973[26]),
        .I2(\k_1_reg_473_reg_n_0_[24] ),
        .I3(FH_read_reg_1973[24]),
        .I4(FH_read_reg_1973[25]),
        .I5(\k_1_reg_473_reg_n_0_[25] ),
        .O(\ap_CS_fsm[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_8 
       (.I0(\k_1_reg_473_reg_n_0_[23] ),
        .I1(FH_read_reg_1973[23]),
        .I2(\k_1_reg_473_reg_n_0_[22] ),
        .I3(FH_read_reg_1973[22]),
        .I4(FH_read_reg_1973[21]),
        .I5(\k_1_reg_473_reg_n_0_[21] ),
        .O(\ap_CS_fsm[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[25]_i_9 
       (.I0(\k_1_reg_473_reg_n_0_[20] ),
        .I1(FH_read_reg_1973[20]),
        .I2(\k_1_reg_473_reg_n_0_[18] ),
        .I3(FH_read_reg_1973[18]),
        .I4(FH_read_reg_1973[19]),
        .I5(\k_1_reg_473_reg_n_0_[19] ),
        .O(\ap_CS_fsm[25]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln42_1_fu_767_p2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(ap_CS_fsm_state53),
        .I1(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .I2(icmp_ln42_reg_2030),
        .I3(icmp_ln90_fu_1597_p2),
        .O(ap_NS_fsm[40]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(icmp_ln55_fu_785_p2),
        .I1(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .I2(icmp_ln42_1_fu_767_p2),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[49]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(ap_CS_fsm_state66),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .O(ap_NS_fsm[51]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(ap_CS_fsm_state67),
        .I1(icmp_ln55_1_fu_1715_p2),
        .O(icmp_ln56_reg_25790));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_11 
       (.I0(indvar_flatten_reg_599[45]),
        .I1(mul_ln55_reg_2566[45]),
        .I2(indvar_flatten_reg_599[46]),
        .I3(mul_ln55_reg_2566[46]),
        .I4(mul_ln55_reg_2566[47]),
        .I5(indvar_flatten_reg_599[47]),
        .O(\ap_CS_fsm[52]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_12 
       (.I0(indvar_flatten_reg_599[42]),
        .I1(mul_ln55_reg_2566[42]),
        .I2(indvar_flatten_reg_599[43]),
        .I3(mul_ln55_reg_2566[43]),
        .I4(mul_ln55_reg_2566[44]),
        .I5(indvar_flatten_reg_599[44]),
        .O(\ap_CS_fsm[52]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_13 
       (.I0(indvar_flatten_reg_599[39]),
        .I1(mul_ln55_reg_2566[39]),
        .I2(indvar_flatten_reg_599[40]),
        .I3(mul_ln55_reg_2566[40]),
        .I4(mul_ln55_reg_2566[41]),
        .I5(indvar_flatten_reg_599[41]),
        .O(\ap_CS_fsm[52]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_14 
       (.I0(indvar_flatten_reg_599[36]),
        .I1(mul_ln55_reg_2566[36]),
        .I2(indvar_flatten_reg_599[37]),
        .I3(mul_ln55_reg_2566[37]),
        .I4(mul_ln55_reg_2566[38]),
        .I5(indvar_flatten_reg_599[38]),
        .O(\ap_CS_fsm[52]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_16 
       (.I0(indvar_flatten_reg_599[34]),
        .I1(mul_ln55_reg_2566[34]),
        .I2(indvar_flatten_reg_599[33]),
        .I3(mul_ln55_reg_2566[33]),
        .I4(mul_ln55_reg_2566[35]),
        .I5(indvar_flatten_reg_599[35]),
        .O(\ap_CS_fsm[52]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_17 
       (.I0(indvar_flatten_reg_599[30]),
        .I1(mul_ln55_reg_2566[30]),
        .I2(indvar_flatten_reg_599[31]),
        .I3(mul_ln55_reg_2566[31]),
        .I4(mul_ln55_reg_2566[32]),
        .I5(indvar_flatten_reg_599[32]),
        .O(\ap_CS_fsm[52]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_18 
       (.I0(indvar_flatten_reg_599[27]),
        .I1(mul_ln55_reg_2566[27]),
        .I2(indvar_flatten_reg_599[28]),
        .I3(mul_ln55_reg_2566[28]),
        .I4(mul_ln55_reg_2566[29]),
        .I5(indvar_flatten_reg_599[29]),
        .O(\ap_CS_fsm[52]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_19 
       (.I0(indvar_flatten_reg_599[24]),
        .I1(mul_ln55_reg_2566[24]),
        .I2(indvar_flatten_reg_599[25]),
        .I3(mul_ln55_reg_2566[25]),
        .I4(mul_ln55_reg_2566[26]),
        .I5(indvar_flatten_reg_599[26]),
        .O(\ap_CS_fsm[52]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_21 
       (.I0(indvar_flatten_reg_599[21]),
        .I1(mul_ln55_reg_2566[21]),
        .I2(indvar_flatten_reg_599[22]),
        .I3(mul_ln55_reg_2566[22]),
        .I4(mul_ln55_reg_2566[23]),
        .I5(indvar_flatten_reg_599[23]),
        .O(\ap_CS_fsm[52]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_22 
       (.I0(indvar_flatten_reg_599[20]),
        .I1(mul_ln55_reg_2566[20]),
        .I2(indvar_flatten_reg_599[18]),
        .I3(mul_ln55_reg_2566[18]),
        .I4(mul_ln55_reg_2566[19]),
        .I5(indvar_flatten_reg_599[19]),
        .O(\ap_CS_fsm[52]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_23 
       (.I0(indvar_flatten_reg_599[17]),
        .I1(mul_ln55_reg_2566[17]),
        .I2(indvar_flatten_reg_599[15]),
        .I3(mul_ln55_reg_2566[15]),
        .I4(mul_ln55_reg_2566[16]),
        .I5(indvar_flatten_reg_599[16]),
        .O(\ap_CS_fsm[52]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_24 
       (.I0(indvar_flatten_reg_599[12]),
        .I1(mul_ln55_reg_2566[12]),
        .I2(indvar_flatten_reg_599[13]),
        .I3(mul_ln55_reg_2566[13]),
        .I4(mul_ln55_reg_2566[14]),
        .I5(indvar_flatten_reg_599[14]),
        .O(\ap_CS_fsm[52]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_25 
       (.I0(indvar_flatten_reg_599[9]),
        .I1(mul_ln55_reg_2566[9]),
        .I2(indvar_flatten_reg_599[10]),
        .I3(mul_ln55_reg_2566[10]),
        .I4(mul_ln55_reg_2566[11]),
        .I5(indvar_flatten_reg_599[11]),
        .O(\ap_CS_fsm[52]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_26 
       (.I0(indvar_flatten_reg_599[6]),
        .I1(mul_ln55_reg_2566[6]),
        .I2(indvar_flatten_reg_599[7]),
        .I3(mul_ln55_reg_2566[7]),
        .I4(mul_ln55_reg_2566[8]),
        .I5(indvar_flatten_reg_599[8]),
        .O(\ap_CS_fsm[52]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_27 
       (.I0(indvar_flatten_reg_599[3]),
        .I1(mul_ln55_reg_2566[3]),
        .I2(indvar_flatten_reg_599[4]),
        .I3(mul_ln55_reg_2566[4]),
        .I4(mul_ln55_reg_2566[5]),
        .I5(indvar_flatten_reg_599[5]),
        .O(\ap_CS_fsm[52]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_28 
       (.I0(indvar_flatten_reg_599[0]),
        .I1(mul_ln55_reg_2566[0]),
        .I2(indvar_flatten_reg_599[1]),
        .I3(mul_ln55_reg_2566[1]),
        .I4(mul_ln55_reg_2566[2]),
        .I5(indvar_flatten_reg_599[2]),
        .O(\ap_CS_fsm[52]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_4 
       (.I0(indvar_flatten_reg_599[61]),
        .I1(mul_ln55_reg_2566[61]),
        .I2(indvar_flatten_reg_599[60]),
        .I3(mul_ln55_reg_2566[60]),
        .I4(mul_ln55_reg_2566[62]),
        .I5(indvar_flatten_reg_599[62]),
        .O(\ap_CS_fsm[52]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_6 
       (.I0(indvar_flatten_reg_599[57]),
        .I1(mul_ln55_reg_2566[57]),
        .I2(indvar_flatten_reg_599[58]),
        .I3(mul_ln55_reg_2566[58]),
        .I4(mul_ln55_reg_2566[59]),
        .I5(indvar_flatten_reg_599[59]),
        .O(\ap_CS_fsm[52]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_7 
       (.I0(indvar_flatten_reg_599[54]),
        .I1(mul_ln55_reg_2566[54]),
        .I2(indvar_flatten_reg_599[55]),
        .I3(mul_ln55_reg_2566[55]),
        .I4(mul_ln55_reg_2566[56]),
        .I5(indvar_flatten_reg_599[56]),
        .O(\ap_CS_fsm[52]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_8 
       (.I0(indvar_flatten_reg_599[51]),
        .I1(mul_ln55_reg_2566[51]),
        .I2(indvar_flatten_reg_599[52]),
        .I3(mul_ln55_reg_2566[52]),
        .I4(mul_ln55_reg_2566[53]),
        .I5(indvar_flatten_reg_599[53]),
        .O(\ap_CS_fsm[52]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[52]_i_9 
       (.I0(indvar_flatten_reg_599[48]),
        .I1(mul_ln55_reg_2566[48]),
        .I2(indvar_flatten_reg_599[49]),
        .I3(mul_ln55_reg_2566[49]),
        .I4(mul_ln55_reg_2566[50]),
        .I5(indvar_flatten_reg_599[50]),
        .O(\ap_CS_fsm[52]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state79),
        .O(ap_NS_fsm[55]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[56]_i_1 
       (.I0(icmp_ln58_fu_1765_p2),
        .I1(ap_CS_fsm_state71),
        .I2(cmp22344_reg_2034),
        .O(\ap_CS_fsm[56]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    \ap_CS_fsm[57]_i_1 
       (.I0(ap_CS_fsm_state72),
        .I1(ap_enable_reg_pp4_iter4),
        .I2(ap_enable_reg_pp4_iter3),
        .I3(ap_CS_fsm_pp4_stage0),
        .O(ap_NS_fsm[57]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[58]_i_1 
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(ap_enable_reg_pp4_iter3),
        .I2(ap_enable_reg_pp4_iter4),
        .O(ap_NS_fsm[58]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(ap_CS_fsm_state78),
        .I1(cmp22344_reg_2034),
        .I2(ap_CS_fsm_state71),
        .I3(icmp_ln58_fu_1765_p2),
        .O(ap_NS_fsm[59]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(x_Rst_A));
  FDRE \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__1_n_0),
        .Q(ap_CS_fsm_state11),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state15),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state16),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state17),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state19),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(x_Rst_A));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[20]_srl4___ap_CS_fsm_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[20]_srl4___ap_CS_fsm_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[17]),
        .Q(\ap_CS_fsm_reg[20]_srl4___ap_CS_fsm_reg_r_2_n_0 ));
  FDRE \ap_CS_fsm_reg[21]_ap_CS_fsm_reg_r_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[20]_srl4___ap_CS_fsm_reg_r_2_n_0 ),
        .Q(\ap_CS_fsm_reg[21]_ap_CS_fsm_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate__0_n_0),
        .Q(ap_CS_fsm_state25),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state29),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state30),
        .R(x_Rst_A));
  CARRY4 \ap_CS_fsm_reg[25]_i_2 
       (.CI(\ap_CS_fsm_reg[25]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[25]_i_2_CO_UNCONNECTED [3],icmp_ln70_fu_872_p2,\ap_CS_fsm_reg[25]_i_2_n_2 ,\ap_CS_fsm_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[25]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[25]_i_4_n_0 ,\ap_CS_fsm[25]_i_5_n_0 ,\ap_CS_fsm[25]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[25]_i_3 
       (.CI(\ap_CS_fsm_reg[25]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[25]_i_3_n_0 ,\ap_CS_fsm_reg[25]_i_3_n_1 ,\ap_CS_fsm_reg[25]_i_3_n_2 ,\ap_CS_fsm_reg[25]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[25]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[25]_i_8_n_0 ,\ap_CS_fsm[25]_i_9_n_0 ,\ap_CS_fsm[25]_i_10_n_0 ,\ap_CS_fsm[25]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[25]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[25]_i_7_n_0 ,\ap_CS_fsm_reg[25]_i_7_n_1 ,\ap_CS_fsm_reg[25]_i_7_n_2 ,\ap_CS_fsm_reg[25]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[25]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[25]_i_12_n_0 ,\ap_CS_fsm[25]_i_13_n_0 ,\ap_CS_fsm[25]_i_14_n_0 ,\ap_CS_fsm[25]_i_15_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state30),
        .Q(ap_CS_fsm_state31),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state31),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state33),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state34),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state34),
        .Q(ap_CS_fsm_state35),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state35),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(ap_CS_fsm_state37),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state37),
        .Q(ap_CS_fsm_state38),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state38),
        .Q(ap_CS_fsm_state39),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state40),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_pp2_stage1),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state52),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_state53),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state54),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state54),
        .Q(ap_CS_fsm_state55),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state56),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(x_Rst_A));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[45]_srl2___ap_CS_fsm_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[45]_srl2___ap_CS_fsm_reg_r_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[44]),
        .Q(\ap_CS_fsm_reg[45]_srl2___ap_CS_fsm_reg_r_0_n_0 ));
  FDRE \ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_1 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[45]_srl2___ap_CS_fsm_reg_r_0_n_0 ),
        .Q(\ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_0),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state64),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(ap_CS_fsm_state66),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state67),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln56_reg_25790),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(x_Rst_A));
  CARRY4 \ap_CS_fsm_reg[52]_i_10 
       (.CI(\ap_CS_fsm_reg[52]_i_15_n_0 ),
        .CO({\ap_CS_fsm_reg[52]_i_10_n_0 ,\ap_CS_fsm_reg[52]_i_10_n_1 ,\ap_CS_fsm_reg[52]_i_10_n_2 ,\ap_CS_fsm_reg[52]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[52]_i_10_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[52]_i_16_n_0 ,\ap_CS_fsm[52]_i_17_n_0 ,\ap_CS_fsm[52]_i_18_n_0 ,\ap_CS_fsm[52]_i_19_n_0 }));
  CARRY4 \ap_CS_fsm_reg[52]_i_15 
       (.CI(\ap_CS_fsm_reg[52]_i_20_n_0 ),
        .CO({\ap_CS_fsm_reg[52]_i_15_n_0 ,\ap_CS_fsm_reg[52]_i_15_n_1 ,\ap_CS_fsm_reg[52]_i_15_n_2 ,\ap_CS_fsm_reg[52]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[52]_i_15_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[52]_i_21_n_0 ,\ap_CS_fsm[52]_i_22_n_0 ,\ap_CS_fsm[52]_i_23_n_0 ,\ap_CS_fsm[52]_i_24_n_0 }));
  CARRY4 \ap_CS_fsm_reg[52]_i_2 
       (.CI(\ap_CS_fsm_reg[52]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[52]_i_2_CO_UNCONNECTED [3:1],icmp_ln55_1_fu_1715_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[52]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[52]_i_4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[52]_i_20 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[52]_i_20_n_0 ,\ap_CS_fsm_reg[52]_i_20_n_1 ,\ap_CS_fsm_reg[52]_i_20_n_2 ,\ap_CS_fsm_reg[52]_i_20_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[52]_i_20_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[52]_i_25_n_0 ,\ap_CS_fsm[52]_i_26_n_0 ,\ap_CS_fsm[52]_i_27_n_0 ,\ap_CS_fsm[52]_i_28_n_0 }));
  CARRY4 \ap_CS_fsm_reg[52]_i_3 
       (.CI(\ap_CS_fsm_reg[52]_i_5_n_0 ),
        .CO({\ap_CS_fsm_reg[52]_i_3_n_0 ,\ap_CS_fsm_reg[52]_i_3_n_1 ,\ap_CS_fsm_reg[52]_i_3_n_2 ,\ap_CS_fsm_reg[52]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[52]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[52]_i_6_n_0 ,\ap_CS_fsm[52]_i_7_n_0 ,\ap_CS_fsm[52]_i_8_n_0 ,\ap_CS_fsm[52]_i_9_n_0 }));
  CARRY4 \ap_CS_fsm_reg[52]_i_5 
       (.CI(\ap_CS_fsm_reg[52]_i_10_n_0 ),
        .CO({\ap_CS_fsm_reg[52]_i_5_n_0 ,\ap_CS_fsm_reg[52]_i_5_n_1 ,\ap_CS_fsm_reg[52]_i_5_n_2 ,\ap_CS_fsm_reg[52]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[52]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[52]_i_11_n_0 ,\ap_CS_fsm[52]_i_12_n_0 ,\ap_CS_fsm[52]_i_13_n_0 ,\ap_CS_fsm[52]_i_14_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(ap_CS_fsm_state69),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(ap_CS_fsm_state71),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[56]_i_1_n_0 ),
        .Q(ap_CS_fsm_state72),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[57]),
        .Q(ap_CS_fsm_pp4_stage0),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[58]),
        .Q(ap_CS_fsm_state78),
        .R(x_Rst_A));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state79),
        .R(x_Rst_A));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[8]_srl4___ap_CS_fsm_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[8]_srl4___ap_CS_fsm_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[8]_srl4___ap_CS_fsm_reg_r_2_n_0 ));
  FDRE \ap_CS_fsm_reg[9]_ap_CS_fsm_reg_r_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[8]_srl4___ap_CS_fsm_reg_r_2_n_0 ),
        .Q(\ap_CS_fsm_reg[9]_ap_CS_fsm_reg_r_3_n_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_1_n_0 ),
        .I1(ap_CS_fsm_reg_r_1_n_0),
        .O(ap_CS_fsm_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__0
       (.I0(\ap_CS_fsm_reg[21]_ap_CS_fsm_reg_r_3_n_0 ),
        .I1(ap_CS_fsm_reg_r_3_n_0),
        .O(ap_CS_fsm_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate__1
       (.I0(\ap_CS_fsm_reg[9]_ap_CS_fsm_reg_r_3_n_0 ),
        .I1(ap_CS_fsm_reg_r_3_n_0),
        .O(ap_CS_fsm_reg_gate__1_n_0));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_0),
        .R(x_Rst_A));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_0),
        .Q(ap_CS_fsm_reg_r_0_n_0),
        .R(x_Rst_A));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_0),
        .Q(ap_CS_fsm_reg_r_1_n_0),
        .R(x_Rst_A));
  FDRE ap_CS_fsm_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_1_n_0),
        .Q(ap_CS_fsm_reg_r_2_n_0),
        .R(x_Rst_A));
  FDRE ap_CS_fsm_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_2_n_0),
        .Q(ap_CS_fsm_reg_r_3_n_0),
        .R(x_Rst_A));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_17),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_2),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_3),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_24),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_4),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_5),
        .Q(ap_enable_reg_pp1_iter2_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_48),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_82),
        .Q(ap_enable_reg_pp2_iter1),
        .R(x_Rst_A));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_81),
        .Q(ap_enable_reg_pp2_iter2),
        .R(x_Rst_A));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_80),
        .Q(ap_enable_reg_pp2_iter3),
        .R(x_Rst_A));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_6),
        .Q(ap_enable_reg_pp2_iter4_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_12),
        .Q(ap_enable_reg_pp2_iter5_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_72),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_9),
        .Q(ap_enable_reg_pp3_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_10),
        .Q(ap_enable_reg_pp3_iter2_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp4_iter0_i_1
       (.I0(ap_CS_fsm_pp4_stage0),
        .I1(icmp_ln59_fu_1823_p2),
        .I2(ap_CS_fsm_state72),
        .I3(ap_enable_reg_pp4_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp4_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp4_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter0),
        .Q(ap_enable_reg_pp4_iter1),
        .R(x_Rst_A));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter1),
        .Q(ap_enable_reg_pp4_iter2),
        .R(x_Rst_A));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter2),
        .Q(ap_enable_reg_pp4_iter3),
        .R(x_Rst_A));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp4_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp4_iter3),
        .Q(ap_enable_reg_pp4_iter4),
        .R(x_Rst_A));
  FDRE \b_read_reg_1987_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[0]),
        .Q(b_read_reg_1987[0]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[10]),
        .Q(b_read_reg_1987[10]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[11]),
        .Q(b_read_reg_1987[11]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[12]),
        .Q(b_read_reg_1987[12]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[13]),
        .Q(b_read_reg_1987[13]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[14]),
        .Q(b_read_reg_1987[14]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[15]),
        .Q(b_read_reg_1987[15]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[16]),
        .Q(b_read_reg_1987[16]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[17]),
        .Q(b_read_reg_1987[17]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[18]),
        .Q(b_read_reg_1987[18]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[19]),
        .Q(b_read_reg_1987[19]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[1]),
        .Q(b_read_reg_1987[1]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[20]),
        .Q(b_read_reg_1987[20]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[21]),
        .Q(b_read_reg_1987[21]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[22]),
        .Q(b_read_reg_1987[22]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[23]),
        .Q(b_read_reg_1987[23]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[24]),
        .Q(b_read_reg_1987[24]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[25]),
        .Q(b_read_reg_1987[25]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[26]),
        .Q(b_read_reg_1987[26]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[27]),
        .Q(b_read_reg_1987[27]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[28]),
        .Q(b_read_reg_1987[28]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[29]),
        .Q(b_read_reg_1987[29]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[2]),
        .Q(b_read_reg_1987[2]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[30]),
        .Q(b_read_reg_1987[30]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[31]),
        .Q(b_read_reg_1987[31]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[3]),
        .Q(b_read_reg_1987[3]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[4]),
        .Q(b_read_reg_1987[4]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[5]),
        .Q(b_read_reg_1987[5]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[6]),
        .Q(b_read_reg_1987[6]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[7]),
        .Q(b_read_reg_1987[7]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[8]),
        .Q(b_read_reg_1987[8]),
        .R(1'b0));
  FDRE \b_read_reg_1987_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(b[9]),
        .Q(b_read_reg_1987[9]),
        .R(1'b0));
  FDRE \cmp22344_reg_2034_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(cmp22344_fu_751_p2),
        .Q(cmp22344_reg_2034),
        .R(1'b0));
  nn_conv_combined_0_0_conv_combined_wbuf_V dwbuf_V_U
       (.D(p_1_in),
        .I_WDATA(reg_708),
        .Q(r_V_1_reg_2482),
        .WEA(dwbuf_V_we0),
        .addr_cmp204_reg_2462_pp2_iter4_reg(addr_cmp204_reg_2462_pp2_iter4_reg),
        .\ap_CS_fsm_reg[36] (dwbuf_V_U_n_32),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter3(ap_enable_reg_pp2_iter3),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .l_2_reg_588_reg(l_2_reg_588_reg[4:0]),
        .ram_reg(add_ln92_reg_2526),
        .ram_reg_0({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp2_stage1,ap_CS_fsm_pp2_stage0}),
        .ram_reg_1(dwbuf_V_addr_2_reg_2457_pp2_iter4_reg),
        .ram_reg_2(add_ln727_1_reg_2355_pp2_iter2_reg),
        .ram_reg_3(add_ln72_1_reg_2166_pp1_iter1_reg),
        .ram_reg_4(ap_enable_reg_pp2_iter4_reg_n_0),
        .ram_reg_5(gmem_addr_1_read_reg_2171),
        .reg_7080(reg_7080),
        .\reuse_reg200_fu_206_reg[31] (reuse_reg200_fu_206));
  FDRE \dwbuf_V_addr_2_reg_2457_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dwbuf_V_addr_2_reg_2457[0]),
        .Q(dwbuf_V_addr_2_reg_2457_pp2_iter4_reg[0]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_2_reg_2457_pp2_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dwbuf_V_addr_2_reg_2457[1]),
        .Q(dwbuf_V_addr_2_reg_2457_pp2_iter4_reg[1]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_2_reg_2457_pp2_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dwbuf_V_addr_2_reg_2457[2]),
        .Q(dwbuf_V_addr_2_reg_2457_pp2_iter4_reg[2]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_2_reg_2457_pp2_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dwbuf_V_addr_2_reg_2457[3]),
        .Q(dwbuf_V_addr_2_reg_2457_pp2_iter4_reg[3]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_2_reg_2457_pp2_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dwbuf_V_addr_2_reg_2457[4]),
        .Q(dwbuf_V_addr_2_reg_2457_pp2_iter4_reg[4]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_2_reg_2457_reg[0] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[0]),
        .Q(dwbuf_V_addr_2_reg_2457[0]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_2_reg_2457_reg[1] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[1]),
        .Q(dwbuf_V_addr_2_reg_2457[1]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_2_reg_2457_reg[2] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[2]),
        .Q(dwbuf_V_addr_2_reg_2457[2]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_2_reg_2457_reg[3] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[3]),
        .Q(dwbuf_V_addr_2_reg_2457[3]),
        .R(1'b0));
  FDRE \dwbuf_V_addr_2_reg_2457_reg[4] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[4]),
        .Q(dwbuf_V_addr_2_reg_2457[4]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[10]),
        .Q(dwt_read_reg_1993[10]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[11]),
        .Q(dwt_read_reg_1993[11]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[12]),
        .Q(dwt_read_reg_1993[12]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[13]),
        .Q(dwt_read_reg_1993[13]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[14]),
        .Q(dwt_read_reg_1993[14]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[15]),
        .Q(dwt_read_reg_1993[15]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[16]),
        .Q(dwt_read_reg_1993[16]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[17]),
        .Q(dwt_read_reg_1993[17]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[18]),
        .Q(dwt_read_reg_1993[18]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[19]),
        .Q(dwt_read_reg_1993[19]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[1]),
        .Q(dwt_read_reg_1993[1]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[20]),
        .Q(dwt_read_reg_1993[20]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[21]),
        .Q(dwt_read_reg_1993[21]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[22]),
        .Q(dwt_read_reg_1993[22]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[23]),
        .Q(dwt_read_reg_1993[23]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[24]),
        .Q(dwt_read_reg_1993[24]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[25]),
        .Q(dwt_read_reg_1993[25]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[26]),
        .Q(dwt_read_reg_1993[26]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[27]),
        .Q(dwt_read_reg_1993[27]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[28]),
        .Q(dwt_read_reg_1993[28]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[29]),
        .Q(dwt_read_reg_1993[29]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[2]),
        .Q(dwt_read_reg_1993[2]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[30]),
        .Q(dwt_read_reg_1993[30]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[31]),
        .Q(dwt_read_reg_1993[31]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[3]),
        .Q(dwt_read_reg_1993[3]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[4]),
        .Q(dwt_read_reg_1993[4]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[5]),
        .Q(dwt_read_reg_1993[5]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[6]),
        .Q(dwt_read_reg_1993[6]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[7]),
        .Q(dwt_read_reg_1993[7]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[8]),
        .Q(dwt_read_reg_1993[8]),
        .R(1'b0));
  FDRE \dwt_read_reg_1993_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(dwt[9]),
        .Q(dwt_read_reg_1993[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[10]_INST_0 
       (.I0(dx_addr_reg_2441[8]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[8]),
        .O(\^dx_Addr_A [10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[11]_INST_0 
       (.I0(dx_addr_reg_2441[9]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[9]),
        .O(\^dx_Addr_A [11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[2]_INST_0 
       (.I0(dx_addr_reg_2441[0]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[0]),
        .O(\^dx_Addr_A [2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[3]_INST_0 
       (.I0(dx_addr_reg_2441[1]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[1]),
        .O(\^dx_Addr_A [3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[4]_INST_0 
       (.I0(dx_addr_reg_2441[2]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[2]),
        .O(\^dx_Addr_A [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[5]_INST_0 
       (.I0(dx_addr_reg_2441[3]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[3]),
        .O(\^dx_Addr_A [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[6]_INST_0 
       (.I0(dx_addr_reg_2441[4]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[4]),
        .O(\^dx_Addr_A [6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[7]_INST_0 
       (.I0(dx_addr_reg_2441[5]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[5]),
        .O(\^dx_Addr_A [7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[8]_INST_0 
       (.I0(dx_addr_reg_2441[6]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[6]),
        .O(\^dx_Addr_A [8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \dx_Addr_A[9]_INST_0 
       (.I0(dx_addr_reg_2441[7]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter5_reg_n_0),
        .I3(dx_addr_reg_2441_pp2_iter4_reg[7]),
        .O(\^dx_Addr_A [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dx_Din_A[0]_INST_0 
       (.CI(1'b0),
        .CO({\dx_Din_A[0]_INST_0_n_0 ,\dx_Din_A[0]_INST_0_n_1 ,\dx_Din_A[0]_INST_0_n_2 ,\dx_Din_A[0]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(reuse_select_fu_1569_p3[3:0]),
        .O(dx_Din_A[3:0]),
        .S({\dx_Din_A[0]_INST_0_i_5_n_0 ,\dx_Din_A[0]_INST_0_i_6_n_0 ,\dx_Din_A[0]_INST_0_i_7_n_0 ,\dx_Din_A[0]_INST_0_i_8_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[0]_INST_0_i_1 
       (.I0(reuse_reg_fu_214_reg[3]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[3]),
        .O(reuse_select_fu_1569_p3[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[0]_INST_0_i_2 
       (.I0(reuse_reg_fu_214_reg[2]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[2]),
        .O(reuse_select_fu_1569_p3[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[0]_INST_0_i_3 
       (.I0(reuse_reg_fu_214_reg[1]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[1]),
        .O(reuse_select_fu_1569_p3[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[0]_INST_0_i_4 
       (.I0(reuse_reg_fu_214_reg[0]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[0]),
        .O(reuse_select_fu_1569_p3[0]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[0]_INST_0_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[3]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[3]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[3]),
        .O(\dx_Din_A[0]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[0]_INST_0_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[2]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[2]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[2]),
        .O(\dx_Din_A[0]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[0]_INST_0_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[1]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[1]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[1]),
        .O(\dx_Din_A[0]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[0]_INST_0_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[0]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[0]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[0]),
        .O(\dx_Din_A[0]_INST_0_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dx_Din_A[12]_INST_0 
       (.CI(\dx_Din_A[8]_INST_0_n_0 ),
        .CO({\dx_Din_A[12]_INST_0_n_0 ,\dx_Din_A[12]_INST_0_n_1 ,\dx_Din_A[12]_INST_0_n_2 ,\dx_Din_A[12]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(reuse_select_fu_1569_p3[15:12]),
        .O(dx_Din_A[15:12]),
        .S({\dx_Din_A[12]_INST_0_i_5_n_0 ,\dx_Din_A[12]_INST_0_i_6_n_0 ,\dx_Din_A[12]_INST_0_i_7_n_0 ,\dx_Din_A[12]_INST_0_i_8_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[12]_INST_0_i_1 
       (.I0(reuse_reg_fu_214_reg[15]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[15]),
        .O(reuse_select_fu_1569_p3[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[12]_INST_0_i_2 
       (.I0(reuse_reg_fu_214_reg[14]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[14]),
        .O(reuse_select_fu_1569_p3[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[12]_INST_0_i_3 
       (.I0(reuse_reg_fu_214_reg[13]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[13]),
        .O(reuse_select_fu_1569_p3[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[12]_INST_0_i_4 
       (.I0(reuse_reg_fu_214_reg[12]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[12]),
        .O(reuse_select_fu_1569_p3[12]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[12]_INST_0_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[15]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[15]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[15]),
        .O(\dx_Din_A[12]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[12]_INST_0_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[14]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[14]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[14]),
        .O(\dx_Din_A[12]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[12]_INST_0_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[13]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[13]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[13]),
        .O(\dx_Din_A[12]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[12]_INST_0_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[12]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[12]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[12]),
        .O(\dx_Din_A[12]_INST_0_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dx_Din_A[16]_INST_0 
       (.CI(\dx_Din_A[12]_INST_0_n_0 ),
        .CO({\dx_Din_A[16]_INST_0_n_0 ,\dx_Din_A[16]_INST_0_n_1 ,\dx_Din_A[16]_INST_0_n_2 ,\dx_Din_A[16]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(reuse_select_fu_1569_p3[19:16]),
        .O(dx_Din_A[19:16]),
        .S({\dx_Din_A[16]_INST_0_i_5_n_0 ,\dx_Din_A[16]_INST_0_i_6_n_0 ,\dx_Din_A[16]_INST_0_i_7_n_0 ,\dx_Din_A[16]_INST_0_i_8_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[16]_INST_0_i_1 
       (.I0(reuse_reg_fu_214_reg[19]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[19]),
        .O(reuse_select_fu_1569_p3[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[16]_INST_0_i_2 
       (.I0(reuse_reg_fu_214_reg[18]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[18]),
        .O(reuse_select_fu_1569_p3[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[16]_INST_0_i_3 
       (.I0(reuse_reg_fu_214_reg[17]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[17]),
        .O(reuse_select_fu_1569_p3[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[16]_INST_0_i_4 
       (.I0(reuse_reg_fu_214_reg[16]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[16]),
        .O(reuse_select_fu_1569_p3[16]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[16]_INST_0_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[19]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[19]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[19]),
        .O(\dx_Din_A[16]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[16]_INST_0_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[18]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[18]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[18]),
        .O(\dx_Din_A[16]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[16]_INST_0_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[17]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[17]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[17]),
        .O(\dx_Din_A[16]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[16]_INST_0_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[16]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[16]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[16]),
        .O(\dx_Din_A[16]_INST_0_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dx_Din_A[20]_INST_0 
       (.CI(\dx_Din_A[16]_INST_0_n_0 ),
        .CO({\dx_Din_A[20]_INST_0_n_0 ,\dx_Din_A[20]_INST_0_n_1 ,\dx_Din_A[20]_INST_0_n_2 ,\dx_Din_A[20]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(reuse_select_fu_1569_p3[23:20]),
        .O(dx_Din_A[23:20]),
        .S({\dx_Din_A[20]_INST_0_i_5_n_0 ,\dx_Din_A[20]_INST_0_i_6_n_0 ,\dx_Din_A[20]_INST_0_i_7_n_0 ,\dx_Din_A[20]_INST_0_i_8_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[20]_INST_0_i_1 
       (.I0(reuse_reg_fu_214_reg[23]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[23]),
        .O(reuse_select_fu_1569_p3[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[20]_INST_0_i_2 
       (.I0(reuse_reg_fu_214_reg[22]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[22]),
        .O(reuse_select_fu_1569_p3[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[20]_INST_0_i_3 
       (.I0(reuse_reg_fu_214_reg[21]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[21]),
        .O(reuse_select_fu_1569_p3[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[20]_INST_0_i_4 
       (.I0(reuse_reg_fu_214_reg[20]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[20]),
        .O(reuse_select_fu_1569_p3[20]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[20]_INST_0_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[23]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[23]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[23]),
        .O(\dx_Din_A[20]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[20]_INST_0_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[22]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[22]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[22]),
        .O(\dx_Din_A[20]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[20]_INST_0_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[21]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[21]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[21]),
        .O(\dx_Din_A[20]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[20]_INST_0_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[20]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[20]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[20]),
        .O(\dx_Din_A[20]_INST_0_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dx_Din_A[24]_INST_0 
       (.CI(\dx_Din_A[20]_INST_0_n_0 ),
        .CO({\dx_Din_A[24]_INST_0_n_0 ,\dx_Din_A[24]_INST_0_n_1 ,\dx_Din_A[24]_INST_0_n_2 ,\dx_Din_A[24]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(reuse_select_fu_1569_p3[27:24]),
        .O(dx_Din_A[27:24]),
        .S({\dx_Din_A[24]_INST_0_i_5_n_0 ,\dx_Din_A[24]_INST_0_i_6_n_0 ,\dx_Din_A[24]_INST_0_i_7_n_0 ,\dx_Din_A[24]_INST_0_i_8_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[24]_INST_0_i_1 
       (.I0(reuse_reg_fu_214_reg[27]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[27]),
        .O(reuse_select_fu_1569_p3[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[24]_INST_0_i_2 
       (.I0(reuse_reg_fu_214_reg[26]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[26]),
        .O(reuse_select_fu_1569_p3[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[24]_INST_0_i_3 
       (.I0(reuse_reg_fu_214_reg[25]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[25]),
        .O(reuse_select_fu_1569_p3[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[24]_INST_0_i_4 
       (.I0(reuse_reg_fu_214_reg[24]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[24]),
        .O(reuse_select_fu_1569_p3[24]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[24]_INST_0_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[27]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[27]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[27]),
        .O(\dx_Din_A[24]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[24]_INST_0_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[26]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[26]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[26]),
        .O(\dx_Din_A[24]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[24]_INST_0_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[25]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[25]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[25]),
        .O(\dx_Din_A[24]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[24]_INST_0_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[24]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[24]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[24]),
        .O(\dx_Din_A[24]_INST_0_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dx_Din_A[28]_INST_0 
       (.CI(\dx_Din_A[24]_INST_0_n_0 ),
        .CO({\NLW_dx_Din_A[28]_INST_0_CO_UNCONNECTED [3],\dx_Din_A[28]_INST_0_n_1 ,\dx_Din_A[28]_INST_0_n_2 ,\dx_Din_A[28]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,reuse_select_fu_1569_p3[30:28]}),
        .O(dx_Din_A[31:28]),
        .S({\dx_Din_A[28]_INST_0_i_4_n_0 ,\dx_Din_A[28]_INST_0_i_5_n_0 ,\dx_Din_A[28]_INST_0_i_6_n_0 ,\dx_Din_A[28]_INST_0_i_7_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[28]_INST_0_i_1 
       (.I0(reuse_reg_fu_214_reg[30]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[30]),
        .O(reuse_select_fu_1569_p3[30]));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \dx_Din_A[28]_INST_0_i_10 
       (.I0(\dx_Din_A[28]_INST_0_i_15_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_16_n_0 ),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[3]),
        .I3(\dx_Din_A[28]_INST_0_i_17_n_0 ),
        .I4(select_ln78_reg_2344_pp2_iter4_reg[2]),
        .I5(\dx_Din_A[28]_INST_0_i_18_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_10_n_0 ));
  MUXF7 \dx_Din_A[28]_INST_0_i_11 
       (.I0(\dx_Din_A[28]_INST_0_i_19_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_20_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_11_n_0 ),
        .S(select_ln78_reg_2344_pp2_iter4_reg[1]));
  MUXF7 \dx_Din_A[28]_INST_0_i_12 
       (.I0(\dx_Din_A[28]_INST_0_i_21_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_22_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_12_n_0 ),
        .S(select_ln78_reg_2344_pp2_iter4_reg[1]));
  MUXF7 \dx_Din_A[28]_INST_0_i_13 
       (.I0(\dx_Din_A[28]_INST_0_i_23_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_24_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_13_n_0 ),
        .S(select_ln78_reg_2344_pp2_iter4_reg[1]));
  MUXF7 \dx_Din_A[28]_INST_0_i_14 
       (.I0(\dx_Din_A[28]_INST_0_i_25_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_26_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_14_n_0 ),
        .S(select_ln78_reg_2344_pp2_iter4_reg[1]));
  MUXF7 \dx_Din_A[28]_INST_0_i_15 
       (.I0(\dx_Din_A[28]_INST_0_i_27_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_28_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_15_n_0 ),
        .S(select_ln78_reg_2344_pp2_iter4_reg[1]));
  MUXF7 \dx_Din_A[28]_INST_0_i_16 
       (.I0(\dx_Din_A[28]_INST_0_i_29_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_30_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_16_n_0 ),
        .S(select_ln78_reg_2344_pp2_iter4_reg[1]));
  MUXF7 \dx_Din_A[28]_INST_0_i_17 
       (.I0(\dx_Din_A[28]_INST_0_i_31_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_32_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_17_n_0 ),
        .S(select_ln78_reg_2344_pp2_iter4_reg[1]));
  MUXF7 \dx_Din_A[28]_INST_0_i_18 
       (.I0(\dx_Din_A[28]_INST_0_i_33_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_34_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_18_n_0 ),
        .S(select_ln78_reg_2344_pp2_iter4_reg[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_19 
       (.I0(gmem_addr_5_read_reg_2497[13]),
        .I1(select_ln77_4_reg_2492[13]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[12]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[12]),
        .O(\dx_Din_A[28]_INST_0_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[28]_INST_0_i_2 
       (.I0(reuse_reg_fu_214_reg[29]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[29]),
        .O(reuse_select_fu_1569_p3[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_20 
       (.I0(gmem_addr_5_read_reg_2497[15]),
        .I1(select_ln77_4_reg_2492[15]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[14]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[14]),
        .O(\dx_Din_A[28]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_21 
       (.I0(gmem_addr_5_read_reg_2497[9]),
        .I1(select_ln77_4_reg_2492[9]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[8]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[8]),
        .O(\dx_Din_A[28]_INST_0_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_22 
       (.I0(gmem_addr_5_read_reg_2497[11]),
        .I1(select_ln77_4_reg_2492[11]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[10]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[10]),
        .O(\dx_Din_A[28]_INST_0_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_23 
       (.I0(gmem_addr_5_read_reg_2497[1]),
        .I1(select_ln77_4_reg_2492[1]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[0]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[0]),
        .O(\dx_Din_A[28]_INST_0_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_24 
       (.I0(gmem_addr_5_read_reg_2497[3]),
        .I1(select_ln77_4_reg_2492[3]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[2]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[2]),
        .O(\dx_Din_A[28]_INST_0_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_25 
       (.I0(gmem_addr_5_read_reg_2497[5]),
        .I1(select_ln77_4_reg_2492[5]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[4]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[4]),
        .O(\dx_Din_A[28]_INST_0_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_26 
       (.I0(gmem_addr_5_read_reg_2497[7]),
        .I1(select_ln77_4_reg_2492[7]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[6]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[6]),
        .O(\dx_Din_A[28]_INST_0_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_27 
       (.I0(gmem_addr_5_read_reg_2497[29]),
        .I1(select_ln77_4_reg_2492[29]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[28]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[28]),
        .O(\dx_Din_A[28]_INST_0_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_28 
       (.I0(gmem_addr_5_read_reg_2497[31]),
        .I1(select_ln77_4_reg_2492[31]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[30]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[30]),
        .O(\dx_Din_A[28]_INST_0_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_29 
       (.I0(gmem_addr_5_read_reg_2497[25]),
        .I1(select_ln77_4_reg_2492[25]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[24]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[24]),
        .O(\dx_Din_A[28]_INST_0_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[28]_INST_0_i_3 
       (.I0(reuse_reg_fu_214_reg[28]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[28]),
        .O(reuse_select_fu_1569_p3[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_30 
       (.I0(gmem_addr_5_read_reg_2497[27]),
        .I1(select_ln77_4_reg_2492[27]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[26]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[26]),
        .O(\dx_Din_A[28]_INST_0_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_31 
       (.I0(gmem_addr_5_read_reg_2497[17]),
        .I1(select_ln77_4_reg_2492[17]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[16]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[16]),
        .O(\dx_Din_A[28]_INST_0_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_32 
       (.I0(gmem_addr_5_read_reg_2497[19]),
        .I1(select_ln77_4_reg_2492[19]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[18]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[18]),
        .O(\dx_Din_A[28]_INST_0_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_33 
       (.I0(gmem_addr_5_read_reg_2497[21]),
        .I1(select_ln77_4_reg_2492[21]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[20]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[20]),
        .O(\dx_Din_A[28]_INST_0_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dx_Din_A[28]_INST_0_i_34 
       (.I0(gmem_addr_5_read_reg_2497[23]),
        .I1(select_ln77_4_reg_2492[23]),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .I3(gmem_addr_5_read_reg_2497[22]),
        .I4(select_ln77_6_reg_2314_pp2_iter4_reg),
        .I5(select_ln77_4_reg_2492[22]),
        .O(\dx_Din_A[28]_INST_0_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \dx_Din_A[28]_INST_0_i_4 
       (.I0(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I1(dy_load_reg_2451_pp2_iter4_reg[31]),
        .I2(dx_load_reg_2487[31]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[31]),
        .O(\dx_Din_A[28]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[28]_INST_0_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[30]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[30]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[30]),
        .O(\dx_Din_A[28]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[28]_INST_0_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[29]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[29]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[29]),
        .O(\dx_Din_A[28]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[28]_INST_0_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[28]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[28]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[28]),
        .O(\dx_Din_A[28]_INST_0_i_7_n_0 ));
  MUXF7 \dx_Din_A[28]_INST_0_i_8 
       (.I0(\dx_Din_A[28]_INST_0_i_9_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_10_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .S(select_ln78_reg_2344_pp2_iter4_reg[4]));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \dx_Din_A[28]_INST_0_i_9 
       (.I0(\dx_Din_A[28]_INST_0_i_11_n_0 ),
        .I1(\dx_Din_A[28]_INST_0_i_12_n_0 ),
        .I2(select_ln78_reg_2344_pp2_iter4_reg[3]),
        .I3(\dx_Din_A[28]_INST_0_i_13_n_0 ),
        .I4(select_ln78_reg_2344_pp2_iter4_reg[2]),
        .I5(\dx_Din_A[28]_INST_0_i_14_n_0 ),
        .O(\dx_Din_A[28]_INST_0_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dx_Din_A[4]_INST_0 
       (.CI(\dx_Din_A[0]_INST_0_n_0 ),
        .CO({\dx_Din_A[4]_INST_0_n_0 ,\dx_Din_A[4]_INST_0_n_1 ,\dx_Din_A[4]_INST_0_n_2 ,\dx_Din_A[4]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(reuse_select_fu_1569_p3[7:4]),
        .O(dx_Din_A[7:4]),
        .S({\dx_Din_A[4]_INST_0_i_5_n_0 ,\dx_Din_A[4]_INST_0_i_6_n_0 ,\dx_Din_A[4]_INST_0_i_7_n_0 ,\dx_Din_A[4]_INST_0_i_8_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[4]_INST_0_i_1 
       (.I0(reuse_reg_fu_214_reg[7]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[7]),
        .O(reuse_select_fu_1569_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[4]_INST_0_i_2 
       (.I0(reuse_reg_fu_214_reg[6]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[6]),
        .O(reuse_select_fu_1569_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[4]_INST_0_i_3 
       (.I0(reuse_reg_fu_214_reg[5]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[5]),
        .O(reuse_select_fu_1569_p3[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[4]_INST_0_i_4 
       (.I0(reuse_reg_fu_214_reg[4]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[4]),
        .O(reuse_select_fu_1569_p3[4]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[4]_INST_0_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[7]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[7]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[7]),
        .O(\dx_Din_A[4]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[4]_INST_0_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[6]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[6]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[6]),
        .O(\dx_Din_A[4]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[4]_INST_0_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[5]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[5]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[5]),
        .O(\dx_Din_A[4]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[4]_INST_0_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[4]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[4]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[4]),
        .O(\dx_Din_A[4]_INST_0_i_8_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \dx_Din_A[8]_INST_0 
       (.CI(\dx_Din_A[4]_INST_0_n_0 ),
        .CO({\dx_Din_A[8]_INST_0_n_0 ,\dx_Din_A[8]_INST_0_n_1 ,\dx_Din_A[8]_INST_0_n_2 ,\dx_Din_A[8]_INST_0_n_3 }),
        .CYINIT(1'b0),
        .DI(reuse_select_fu_1569_p3[11:8]),
        .O(dx_Din_A[11:8]),
        .S({\dx_Din_A[8]_INST_0_i_5_n_0 ,\dx_Din_A[8]_INST_0_i_6_n_0 ,\dx_Din_A[8]_INST_0_i_7_n_0 ,\dx_Din_A[8]_INST_0_i_8_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[8]_INST_0_i_1 
       (.I0(reuse_reg_fu_214_reg[11]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[11]),
        .O(reuse_select_fu_1569_p3[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[8]_INST_0_i_2 
       (.I0(reuse_reg_fu_214_reg[10]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[10]),
        .O(reuse_select_fu_1569_p3[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[8]_INST_0_i_3 
       (.I0(reuse_reg_fu_214_reg[9]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[9]),
        .O(reuse_select_fu_1569_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \dx_Din_A[8]_INST_0_i_4 
       (.I0(reuse_reg_fu_214_reg[8]),
        .I1(addr_cmp_reg_2446_pp2_iter4_reg),
        .I2(dx_load_reg_2487[8]),
        .O(reuse_select_fu_1569_p3[8]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[8]_INST_0_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[11]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[11]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[11]),
        .O(\dx_Din_A[8]_INST_0_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[8]_INST_0_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[10]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[10]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[10]),
        .O(\dx_Din_A[8]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[8]_INST_0_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[9]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[9]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[9]),
        .O(\dx_Din_A[8]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \dx_Din_A[8]_INST_0_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[8]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[8]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[8]),
        .O(\dx_Din_A[8]_INST_0_i_8_n_0 ));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[0]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[0]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[1]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[1]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[2]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[2]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[3]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[3]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[4]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[4]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[5]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[5]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[6]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[6]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[7]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[7]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[8]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[8]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441[9]),
        .Q(dx_addr_reg_2441_pp2_iter3_reg[9]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[0]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[0]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[1]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[1]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[2]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[2]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[3]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[3]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[4]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[4]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[5]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[5]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[6]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[6]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[7]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[7]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[8]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[8]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_pp2_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(dx_addr_reg_2441_pp2_iter3_reg[9]),
        .Q(dx_addr_reg_2441_pp2_iter4_reg[9]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[0]),
        .Q(dx_addr_reg_2441[0]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[1] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[1]),
        .Q(dx_addr_reg_2441[1]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[2] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[2]),
        .Q(dx_addr_reg_2441[2]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[3] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[3]),
        .Q(dx_addr_reg_2441[3]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[4] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[4]),
        .Q(dx_addr_reg_2441[4]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[5] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[5]),
        .Q(dx_addr_reg_2441[5]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[6] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[6]),
        .Q(dx_addr_reg_2441[6]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[7] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[7]),
        .Q(dx_addr_reg_2441[7]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[8] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[8]),
        .Q(dx_addr_reg_2441[8]),
        .R(1'b0));
  FDRE \dx_addr_reg_2441_reg[9] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(add_ln1118_reg_2426[9]),
        .Q(dx_addr_reg_2441[9]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[0] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[0]),
        .Q(dx_load_reg_2487[0]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[10] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[10]),
        .Q(dx_load_reg_2487[10]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[11] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[11]),
        .Q(dx_load_reg_2487[11]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[12] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[12]),
        .Q(dx_load_reg_2487[12]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[13] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[13]),
        .Q(dx_load_reg_2487[13]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[14] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[14]),
        .Q(dx_load_reg_2487[14]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[15] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[15]),
        .Q(dx_load_reg_2487[15]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[16] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[16]),
        .Q(dx_load_reg_2487[16]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[17] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[17]),
        .Q(dx_load_reg_2487[17]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[18] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[18]),
        .Q(dx_load_reg_2487[18]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[19] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[19]),
        .Q(dx_load_reg_2487[19]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[1] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[1]),
        .Q(dx_load_reg_2487[1]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[20] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[20]),
        .Q(dx_load_reg_2487[20]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[21] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[21]),
        .Q(dx_load_reg_2487[21]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[22] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[22]),
        .Q(dx_load_reg_2487[22]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[23] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[23]),
        .Q(dx_load_reg_2487[23]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[24] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[24]),
        .Q(dx_load_reg_2487[24]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[25] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[25]),
        .Q(dx_load_reg_2487[25]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[26] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[26]),
        .Q(dx_load_reg_2487[26]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[27] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[27]),
        .Q(dx_load_reg_2487[27]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[28] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[28]),
        .Q(dx_load_reg_2487[28]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[29] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[29]),
        .Q(dx_load_reg_2487[29]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[2] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[2]),
        .Q(dx_load_reg_2487[2]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[30] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[30]),
        .Q(dx_load_reg_2487[30]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[31] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[31]),
        .Q(dx_load_reg_2487[31]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[3] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[3]),
        .Q(dx_load_reg_2487[3]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[4] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[4]),
        .Q(dx_load_reg_2487[4]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[5] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[5]),
        .Q(dx_load_reg_2487[5]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[6] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[6]),
        .Q(dx_load_reg_2487[6]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[7] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[7]),
        .Q(dx_load_reg_2487[7]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[8] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[8]),
        .Q(dx_load_reg_2487[8]),
        .R(1'b0));
  FDRE \dx_load_reg_2487_reg[9] 
       (.C(ap_clk),
        .CE(dx_load_reg_24870),
        .D(dx_Dout_A[9]),
        .Q(dx_load_reg_2487[9]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[0]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[0]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[10]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[10]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[11]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[11]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[12] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[12]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[12]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[13] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[13]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[13]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[14] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[14]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[14]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[15] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[15]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[15]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[16] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[16]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[16]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[17] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[17]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[17]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[18] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[18]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[18]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[19] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[19]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[19]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[1]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[1]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[20] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[20]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[20]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[21] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[21]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[21]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[22] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[22]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[22]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[23] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[23]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[23]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[24] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[24]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[24]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[25] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[25]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[25]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[26] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[26]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[26]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[27] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[27]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[27]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[28] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[28]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[28]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[29] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[29]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[29]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[2]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[2]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[30] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[30]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[30]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[31] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[31]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[31]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[3]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[3]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[4]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[4]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[5]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[5]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[6]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[6]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[7]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[7]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[8]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[8]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_pp2_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(dy_load_reg_2451[9]),
        .Q(dy_load_reg_2451_pp2_iter4_reg[9]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[0] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[0]),
        .Q(dy_load_reg_2451[0]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[10] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[10]),
        .Q(dy_load_reg_2451[10]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[11] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[11]),
        .Q(dy_load_reg_2451[11]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[12] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[12]),
        .Q(dy_load_reg_2451[12]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[13] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[13]),
        .Q(dy_load_reg_2451[13]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[14] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[14]),
        .Q(dy_load_reg_2451[14]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[15] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[15]),
        .Q(dy_load_reg_2451[15]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[16] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[16]),
        .Q(dy_load_reg_2451[16]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[17] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[17]),
        .Q(dy_load_reg_2451[17]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[18] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[18]),
        .Q(dy_load_reg_2451[18]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[19] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[19]),
        .Q(dy_load_reg_2451[19]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[1] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[1]),
        .Q(dy_load_reg_2451[1]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[20] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[20]),
        .Q(dy_load_reg_2451[20]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[21] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[21]),
        .Q(dy_load_reg_2451[21]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[22] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[22]),
        .Q(dy_load_reg_2451[22]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[23] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[23]),
        .Q(dy_load_reg_2451[23]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[24] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[24]),
        .Q(dy_load_reg_2451[24]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[25] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[25]),
        .Q(dy_load_reg_2451[25]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[26] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[26]),
        .Q(dy_load_reg_2451[26]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[27] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[27]),
        .Q(dy_load_reg_2451[27]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[28] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[28]),
        .Q(dy_load_reg_2451[28]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[29] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[29]),
        .Q(dy_load_reg_2451[29]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[2] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[2]),
        .Q(dy_load_reg_2451[2]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[30] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[30]),
        .Q(dy_load_reg_2451[30]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[31] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[31]),
        .Q(dy_load_reg_2451[31]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[3] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[3]),
        .Q(dy_load_reg_2451[3]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[4] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[4]),
        .Q(dy_load_reg_2451[4]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[5] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[5]),
        .Q(dy_load_reg_2451[5]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[6] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[6]),
        .Q(dy_load_reg_2451[6]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[7] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[7]),
        .Q(dy_load_reg_2451[7]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[8] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[8]),
        .Q(dy_load_reg_2451[8]),
        .R(1'b0));
  FDRE \dy_load_reg_2451_reg[9] 
       (.C(ap_clk),
        .CE(addr_cmp204_reg_24620),
        .D(dy_Dout_A[9]),
        .Q(dy_load_reg_2451[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_37_reg_2053[0]_i_1 
       (.I0(\k_reg_451_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln42_1_fu_767_p2),
        .I3(tmp_1_fu_793_p3[2]),
        .O(\empty_37_reg_2053[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_37_reg_2053[1]_i_1 
       (.I0(\k_reg_451_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln42_1_fu_767_p2),
        .I3(tmp_1_fu_793_p3[3]),
        .O(\empty_37_reg_2053[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_37_reg_2053[2]_i_1 
       (.I0(\k_reg_451_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(icmp_ln42_1_fu_767_p2),
        .I3(tmp_1_fu_793_p3[4]),
        .O(\empty_37_reg_2053[2]_i_1_n_0 ));
  FDRE \empty_37_reg_2053_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_37_reg_2053[0]_i_1_n_0 ),
        .Q(tmp_1_fu_793_p3[2]),
        .R(1'b0));
  FDRE \empty_37_reg_2053_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_37_reg_2053[1]_i_1_n_0 ),
        .Q(tmp_1_fu_793_p3[3]),
        .R(1'b0));
  FDRE \empty_37_reg_2053_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_37_reg_2053[2]_i_1_n_0 ),
        .Q(tmp_1_fu_793_p3[4]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_29),
        .Q(tmp_2_fu_806_p3[2]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_19),
        .Q(tmp_2_fu_806_p3[12]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_18),
        .Q(tmp_2_fu_806_p3[13]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_17),
        .Q(tmp_2_fu_806_p3[14]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_16),
        .Q(tmp_2_fu_806_p3[15]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_15),
        .Q(tmp_2_fu_806_p3[16]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_14),
        .Q(tmp_2_fu_806_p3[17]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [16]),
        .Q(tmp_2_fu_806_p3[18]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [17]),
        .Q(tmp_2_fu_806_p3[19]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [18]),
        .Q(tmp_2_fu_806_p3[20]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [19]),
        .Q(tmp_2_fu_806_p3[21]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_28),
        .Q(tmp_2_fu_806_p3[3]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [20]),
        .Q(tmp_2_fu_806_p3[22]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [21]),
        .Q(tmp_2_fu_806_p3[23]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [22]),
        .Q(tmp_2_fu_806_p3[24]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [23]),
        .Q(tmp_2_fu_806_p3[25]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [24]),
        .Q(tmp_2_fu_806_p3[26]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [25]),
        .Q(tmp_2_fu_806_p3[27]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [26]),
        .Q(tmp_2_fu_806_p3[28]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [27]),
        .Q(tmp_2_fu_806_p3[29]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [28]),
        .Q(tmp_2_fu_806_p3[30]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 [29]),
        .Q(tmp_2_fu_806_p3[31]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_27),
        .Q(tmp_2_fu_806_p3[4]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_26),
        .Q(tmp_2_fu_806_p3[5]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_25),
        .Q(tmp_2_fu_806_p3[6]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_24),
        .Q(tmp_2_fu_806_p3[7]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_23),
        .Q(tmp_2_fu_806_p3[8]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_22),
        .Q(tmp_2_fu_806_p3[9]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_21),
        .Q(tmp_2_fu_806_p3[10]),
        .R(1'b0));
  FDRE \empty_39_reg_2067_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_30s_30s_30_2_1_U1_n_20),
        .Q(tmp_2_fu_806_p3[11]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[0]_i_1 
       (.I0(b_read_reg_1987[0]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[0]),
        .O(\empty_43_reg_633[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[10]_i_1 
       (.I0(b_read_reg_1987[10]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[10]),
        .O(\empty_43_reg_633[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[11]_i_1 
       (.I0(b_read_reg_1987[11]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[11]),
        .O(\empty_43_reg_633[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[12]_i_1 
       (.I0(b_read_reg_1987[12]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[12]),
        .O(\empty_43_reg_633[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[13]_i_1 
       (.I0(b_read_reg_1987[13]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[13]),
        .O(\empty_43_reg_633[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[14]_i_1 
       (.I0(b_read_reg_1987[14]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[14]),
        .O(\empty_43_reg_633[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[15]_i_1 
       (.I0(b_read_reg_1987[15]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[15]),
        .O(\empty_43_reg_633[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[16]_i_1 
       (.I0(b_read_reg_1987[16]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[16]),
        .O(\empty_43_reg_633[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[17]_i_1 
       (.I0(b_read_reg_1987[17]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[17]),
        .O(\empty_43_reg_633[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[18]_i_1 
       (.I0(b_read_reg_1987[18]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[18]),
        .O(\empty_43_reg_633[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[19]_i_1 
       (.I0(b_read_reg_1987[19]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[19]),
        .O(\empty_43_reg_633[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[1]_i_1 
       (.I0(b_read_reg_1987[1]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[1]),
        .O(\empty_43_reg_633[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[20]_i_1 
       (.I0(b_read_reg_1987[20]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[20]),
        .O(\empty_43_reg_633[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[21]_i_1 
       (.I0(b_read_reg_1987[21]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[21]),
        .O(\empty_43_reg_633[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[22]_i_1 
       (.I0(b_read_reg_1987[22]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[22]),
        .O(\empty_43_reg_633[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[23]_i_1 
       (.I0(b_read_reg_1987[23]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[23]),
        .O(\empty_43_reg_633[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[24]_i_1 
       (.I0(b_read_reg_1987[24]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[24]),
        .O(\empty_43_reg_633[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[25]_i_1 
       (.I0(b_read_reg_1987[25]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[25]),
        .O(\empty_43_reg_633[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[26]_i_1 
       (.I0(b_read_reg_1987[26]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[26]),
        .O(\empty_43_reg_633[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[27]_i_1 
       (.I0(b_read_reg_1987[27]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[27]),
        .O(\empty_43_reg_633[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[28]_i_1 
       (.I0(b_read_reg_1987[28]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[28]),
        .O(\empty_43_reg_633[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[29]_i_1 
       (.I0(b_read_reg_1987[29]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[29]),
        .O(\empty_43_reg_633[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[2]_i_1 
       (.I0(b_read_reg_1987[2]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[2]),
        .O(\empty_43_reg_633[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[30]_i_1 
       (.I0(b_read_reg_1987[30]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[30]),
        .O(\empty_43_reg_633[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[31]_i_1 
       (.I0(b_read_reg_1987[31]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[31]),
        .O(\empty_43_reg_633[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[3]_i_1 
       (.I0(b_read_reg_1987[3]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[3]),
        .O(\empty_43_reg_633[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[4]_i_1 
       (.I0(b_read_reg_1987[4]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[4]),
        .O(\empty_43_reg_633[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[5]_i_1 
       (.I0(b_read_reg_1987[5]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[5]),
        .O(\empty_43_reg_633[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[6]_i_1 
       (.I0(b_read_reg_1987[6]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[6]),
        .O(\empty_43_reg_633[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[7]_i_1 
       (.I0(b_read_reg_1987[7]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[7]),
        .O(\empty_43_reg_633[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[8]_i_1 
       (.I0(b_read_reg_1987[8]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[8]),
        .O(\empty_43_reg_633[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \empty_43_reg_633[9]_i_1 
       (.I0(b_read_reg_1987[9]),
        .I1(ap_CS_fsm_state70),
        .I2(empty_47_reg_677[9]),
        .O(\empty_43_reg_633[9]_i_1_n_0 ));
  FDRE \empty_43_reg_633_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[0]_i_1_n_0 ),
        .Q(empty_43_reg_633[0]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[10]_i_1_n_0 ),
        .Q(empty_43_reg_633[10]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[11]_i_1_n_0 ),
        .Q(empty_43_reg_633[11]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[12]_i_1_n_0 ),
        .Q(empty_43_reg_633[12]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[13]_i_1_n_0 ),
        .Q(empty_43_reg_633[13]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[14]_i_1_n_0 ),
        .Q(empty_43_reg_633[14]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[15]_i_1_n_0 ),
        .Q(empty_43_reg_633[15]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[16]_i_1_n_0 ),
        .Q(empty_43_reg_633[16]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[17]_i_1_n_0 ),
        .Q(empty_43_reg_633[17]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[18]_i_1_n_0 ),
        .Q(empty_43_reg_633[18]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[19]_i_1_n_0 ),
        .Q(empty_43_reg_633[19]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[1]_i_1_n_0 ),
        .Q(empty_43_reg_633[1]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[20]_i_1_n_0 ),
        .Q(empty_43_reg_633[20]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[21]_i_1_n_0 ),
        .Q(empty_43_reg_633[21]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[22]_i_1_n_0 ),
        .Q(empty_43_reg_633[22]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[23]_i_1_n_0 ),
        .Q(empty_43_reg_633[23]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[24]_i_1_n_0 ),
        .Q(empty_43_reg_633[24]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[25]_i_1_n_0 ),
        .Q(empty_43_reg_633[25]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[26]_i_1_n_0 ),
        .Q(empty_43_reg_633[26]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[27]_i_1_n_0 ),
        .Q(empty_43_reg_633[27]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[28]_i_1_n_0 ),
        .Q(empty_43_reg_633[28]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[29]_i_1_n_0 ),
        .Q(empty_43_reg_633[29]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[2]_i_1_n_0 ),
        .Q(empty_43_reg_633[2]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[30]_i_1_n_0 ),
        .Q(empty_43_reg_633[30]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[31]_i_1_n_0 ),
        .Q(empty_43_reg_633[31]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[3]_i_1_n_0 ),
        .Q(empty_43_reg_633[3]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[4]_i_1_n_0 ),
        .Q(empty_43_reg_633[4]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[5]_i_1_n_0 ),
        .Q(empty_43_reg_633[5]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[6]_i_1_n_0 ),
        .Q(empty_43_reg_633[6]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[7]_i_1_n_0 ),
        .Q(empty_43_reg_633[7]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[8]_i_1_n_0 ),
        .Q(empty_43_reg_633[8]),
        .R(1'b0));
  FDRE \empty_43_reg_633_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[55]),
        .D(\empty_43_reg_633[9]_i_1_n_0 ),
        .Q(empty_43_reg_633[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[0]_i_1 
       (.I0(empty_43_reg_633[0]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[23]),
        .O(\empty_47_reg_677[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[10]_i_1 
       (.I0(empty_43_reg_633[10]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[33]),
        .O(\empty_47_reg_677[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[11]_i_1 
       (.I0(empty_43_reg_633[11]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[34]),
        .O(\empty_47_reg_677[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[12]_i_1 
       (.I0(empty_43_reg_633[12]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[35]),
        .O(\empty_47_reg_677[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[13]_i_1 
       (.I0(empty_43_reg_633[13]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[36]),
        .O(\empty_47_reg_677[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[14]_i_1 
       (.I0(empty_43_reg_633[14]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[37]),
        .O(\empty_47_reg_677[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[15]_i_1 
       (.I0(empty_43_reg_633[15]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[38]),
        .O(\empty_47_reg_677[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[16]_i_1 
       (.I0(empty_43_reg_633[16]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[39]),
        .O(\empty_47_reg_677[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[17]_i_1 
       (.I0(empty_43_reg_633[17]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[40]),
        .O(\empty_47_reg_677[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[18]_i_1 
       (.I0(empty_43_reg_633[18]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[41]),
        .O(\empty_47_reg_677[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[19]_i_1 
       (.I0(empty_43_reg_633[19]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[42]),
        .O(\empty_47_reg_677[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[1]_i_1 
       (.I0(empty_43_reg_633[1]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[24]),
        .O(\empty_47_reg_677[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[20]_i_1 
       (.I0(empty_43_reg_633[20]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[43]),
        .O(\empty_47_reg_677[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[21]_i_1 
       (.I0(empty_43_reg_633[21]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[44]),
        .O(\empty_47_reg_677[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[22]_i_1 
       (.I0(empty_43_reg_633[22]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[45]),
        .O(\empty_47_reg_677[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[23]_i_1 
       (.I0(empty_43_reg_633[23]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[46]),
        .O(\empty_47_reg_677[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[24]_i_1 
       (.I0(empty_43_reg_633[24]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[47]),
        .O(\empty_47_reg_677[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[25]_i_1 
       (.I0(empty_43_reg_633[25]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[48]),
        .O(\empty_47_reg_677[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[26]_i_1 
       (.I0(empty_43_reg_633[26]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[49]),
        .O(\empty_47_reg_677[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[27]_i_1 
       (.I0(empty_43_reg_633[27]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[50]),
        .O(\empty_47_reg_677[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[28]_i_1 
       (.I0(empty_43_reg_633[28]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[51]),
        .O(\empty_47_reg_677[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[29]_i_1 
       (.I0(empty_43_reg_633[29]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[52]),
        .O(\empty_47_reg_677[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[2]_i_1 
       (.I0(empty_43_reg_633[2]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[25]),
        .O(\empty_47_reg_677[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[30]_i_1 
       (.I0(empty_43_reg_633[30]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[53]),
        .O(\empty_47_reg_677[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[31]_i_1 
       (.I0(empty_43_reg_633[31]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[54]),
        .O(\empty_47_reg_677[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[3]_i_1 
       (.I0(empty_43_reg_633[3]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[26]),
        .O(\empty_47_reg_677[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[4]_i_1 
       (.I0(empty_43_reg_633[4]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[27]),
        .O(\empty_47_reg_677[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[5]_i_1 
       (.I0(empty_43_reg_633[5]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[28]),
        .O(\empty_47_reg_677[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[6]_i_1 
       (.I0(empty_43_reg_633[6]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[29]),
        .O(\empty_47_reg_677[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[7]_i_1 
       (.I0(empty_43_reg_633[7]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[30]),
        .O(\empty_47_reg_677[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[8]_i_1 
       (.I0(empty_43_reg_633[8]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[31]),
        .O(\empty_47_reg_677[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \empty_47_reg_677[9]_i_1 
       (.I0(empty_43_reg_633[9]),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(lhs_1_fu_1869_p3[32]),
        .O(\empty_47_reg_677[9]_i_1_n_0 ));
  FDRE \empty_47_reg_677_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[0]_i_1_n_0 ),
        .Q(empty_47_reg_677[0]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[10]_i_1_n_0 ),
        .Q(empty_47_reg_677[10]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[11]_i_1_n_0 ),
        .Q(empty_47_reg_677[11]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[12]_i_1_n_0 ),
        .Q(empty_47_reg_677[12]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[13]_i_1_n_0 ),
        .Q(empty_47_reg_677[13]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[14]_i_1_n_0 ),
        .Q(empty_47_reg_677[14]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[15]_i_1_n_0 ),
        .Q(empty_47_reg_677[15]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[16]_i_1_n_0 ),
        .Q(empty_47_reg_677[16]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[17]_i_1_n_0 ),
        .Q(empty_47_reg_677[17]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[18]_i_1_n_0 ),
        .Q(empty_47_reg_677[18]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[19]_i_1_n_0 ),
        .Q(empty_47_reg_677[19]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[1]_i_1_n_0 ),
        .Q(empty_47_reg_677[1]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[20]_i_1_n_0 ),
        .Q(empty_47_reg_677[20]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[21]_i_1_n_0 ),
        .Q(empty_47_reg_677[21]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[22]_i_1_n_0 ),
        .Q(empty_47_reg_677[22]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[23]_i_1_n_0 ),
        .Q(empty_47_reg_677[23]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[24]_i_1_n_0 ),
        .Q(empty_47_reg_677[24]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[25]_i_1_n_0 ),
        .Q(empty_47_reg_677[25]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[26]_i_1_n_0 ),
        .Q(empty_47_reg_677[26]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[27]_i_1_n_0 ),
        .Q(empty_47_reg_677[27]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[28]_i_1_n_0 ),
        .Q(empty_47_reg_677[28]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[29]_i_1_n_0 ),
        .Q(empty_47_reg_677[29]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[2]_i_1_n_0 ),
        .Q(empty_47_reg_677[2]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[30]_i_1_n_0 ),
        .Q(empty_47_reg_677[30]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[31]_i_1_n_0 ),
        .Q(empty_47_reg_677[31]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[3]_i_1_n_0 ),
        .Q(empty_47_reg_677[3]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[4]_i_1_n_0 ),
        .Q(empty_47_reg_677[4]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[5]_i_1_n_0 ),
        .Q(empty_47_reg_677[5]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[6]_i_1_n_0 ),
        .Q(empty_47_reg_677[6]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[7]_i_1_n_0 ),
        .Q(empty_47_reg_677[7]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[8]_i_1_n_0 ),
        .Q(empty_47_reg_677[8]),
        .R(1'b0));
  FDRE \empty_47_reg_677_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[59]),
        .D(\empty_47_reg_677[9]_i_1_n_0 ),
        .Q(empty_47_reg_677[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_48_reg_2115[0]_i_1 
       (.I0(\k_1_reg_473_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state16),
        .I2(icmp_ln70_fu_872_p2),
        .I3(tmp_5_fu_925_p3[2]),
        .O(\empty_48_reg_2115[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_48_reg_2115[1]_i_1 
       (.I0(\k_1_reg_473_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state16),
        .I2(icmp_ln70_fu_872_p2),
        .I3(tmp_5_fu_925_p3[3]),
        .O(\empty_48_reg_2115[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \empty_48_reg_2115[2]_i_1 
       (.I0(\k_1_reg_473_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state16),
        .I2(icmp_ln70_fu_872_p2),
        .I3(tmp_5_fu_925_p3[4]),
        .O(\empty_48_reg_2115[2]_i_1_n_0 ));
  FDRE \empty_48_reg_2115_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_48_reg_2115[0]_i_1_n_0 ),
        .Q(tmp_5_fu_925_p3[2]),
        .R(1'b0));
  FDRE \empty_48_reg_2115_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_48_reg_2115[1]_i_1_n_0 ),
        .Q(tmp_5_fu_925_p3[3]),
        .R(1'b0));
  FDRE \empty_48_reg_2115_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_48_reg_2115[2]_i_1_n_0 ),
        .Q(tmp_5_fu_925_p3[4]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_30),
        .Q(tmp_6_fu_938_p3[2]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_20),
        .Q(tmp_6_fu_938_p3[12]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_19),
        .Q(tmp_6_fu_938_p3[13]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_18),
        .Q(tmp_6_fu_938_p3[14]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_17),
        .Q(tmp_6_fu_938_p3[15]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_16),
        .Q(tmp_6_fu_938_p3[16]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_15),
        .Q(tmp_6_fu_938_p3[17]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [16]),
        .Q(tmp_6_fu_938_p3[18]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [17]),
        .Q(tmp_6_fu_938_p3[19]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [18]),
        .Q(tmp_6_fu_938_p3[20]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [19]),
        .Q(tmp_6_fu_938_p3[21]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_29),
        .Q(tmp_6_fu_938_p3[3]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [20]),
        .Q(tmp_6_fu_938_p3[22]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [21]),
        .Q(tmp_6_fu_938_p3[23]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [22]),
        .Q(tmp_6_fu_938_p3[24]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [23]),
        .Q(tmp_6_fu_938_p3[25]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [24]),
        .Q(tmp_6_fu_938_p3[26]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [25]),
        .Q(tmp_6_fu_938_p3[27]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [26]),
        .Q(tmp_6_fu_938_p3[28]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [27]),
        .Q(tmp_6_fu_938_p3[29]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [28]),
        .Q(tmp_6_fu_938_p3[30]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 [29]),
        .Q(tmp_6_fu_938_p3[31]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_28),
        .Q(tmp_6_fu_938_p3[4]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_27),
        .Q(tmp_6_fu_938_p3[5]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_26),
        .Q(tmp_6_fu_938_p3[6]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_25),
        .Q(tmp_6_fu_938_p3[7]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_24),
        .Q(tmp_6_fu_938_p3[8]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_23),
        .Q(tmp_6_fu_938_p3[9]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_22),
        .Q(tmp_6_fu_938_p3[10]),
        .R(1'b0));
  FDRE \empty_50_reg_2136_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(mul_30s_30s_30_2_1_U2_n_21),
        .Q(tmp_6_fu_938_p3[11]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    empty_54_reg_2237_reg
       (.A({ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_68,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_1_n_0,empty_54_reg_2237_reg_i_2_n_0,empty_54_reg_2237_reg_i_2_n_0,empty_54_reg_2237_reg_i_2_n_0,empty_54_reg_2237_reg_i_2_n_0,empty_54_reg_2237_reg_i_2_n_0,empty_54_reg_2237_reg_i_2_n_0,empty_54_reg_2237_reg_i_2_n_0,empty_54_reg_2237_reg_i_2_n_0,empty_54_reg_2237_reg_i_2_n_0,empty_54_reg_2237_reg_i_2_n_0,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_59,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_60,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_61,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_62,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_63,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_64,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_65,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_66,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_empty_54_reg_2237_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_empty_54_reg_2237_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_empty_54_reg_2237_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_empty_54_reg_2237_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_57_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_empty_54_reg_2237_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,icmp_ln77_reg_2262,1'b0,empty_54_reg_2237_reg_i_3_n_0,1'b0,empty_54_reg_2237_reg_i_3_n_0}),
        .OVERFLOW(NLW_empty_54_reg_2237_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_empty_54_reg_2237_reg_P_UNCONNECTED[47:10],select_ln76_2_fu_1345_p3}),
        .PATTERNBDETECT(NLW_empty_54_reg_2237_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_empty_54_reg_2237_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({p_mid187_reg_2286_reg_n_106,p_mid187_reg_2286_reg_n_107,p_mid187_reg_2286_reg_n_108,p_mid187_reg_2286_reg_n_109,p_mid187_reg_2286_reg_n_110,p_mid187_reg_2286_reg_n_111,p_mid187_reg_2286_reg_n_112,p_mid187_reg_2286_reg_n_113,p_mid187_reg_2286_reg_n_114,p_mid187_reg_2286_reg_n_115,p_mid187_reg_2286_reg_n_116,p_mid187_reg_2286_reg_n_117,p_mid187_reg_2286_reg_n_118,p_mid187_reg_2286_reg_n_119,p_mid187_reg_2286_reg_n_120,p_mid187_reg_2286_reg_n_121,p_mid187_reg_2286_reg_n_122,p_mid187_reg_2286_reg_n_123,p_mid187_reg_2286_reg_n_124,p_mid187_reg_2286_reg_n_125,p_mid187_reg_2286_reg_n_126,p_mid187_reg_2286_reg_n_127,p_mid187_reg_2286_reg_n_128,p_mid187_reg_2286_reg_n_129,p_mid187_reg_2286_reg_n_130,p_mid187_reg_2286_reg_n_131,p_mid187_reg_2286_reg_n_132,p_mid187_reg_2286_reg_n_133,p_mid187_reg_2286_reg_n_134,p_mid187_reg_2286_reg_n_135,p_mid187_reg_2286_reg_n_136,p_mid187_reg_2286_reg_n_137,p_mid187_reg_2286_reg_n_138,p_mid187_reg_2286_reg_n_139,p_mid187_reg_2286_reg_n_140,p_mid187_reg_2286_reg_n_141,p_mid187_reg_2286_reg_n_142,p_mid187_reg_2286_reg_n_143,p_mid187_reg_2286_reg_n_144,p_mid187_reg_2286_reg_n_145,p_mid187_reg_2286_reg_n_146,p_mid187_reg_2286_reg_n_147,p_mid187_reg_2286_reg_n_148,p_mid187_reg_2286_reg_n_149,p_mid187_reg_2286_reg_n_150,p_mid187_reg_2286_reg_n_151,p_mid187_reg_2286_reg_n_152,p_mid187_reg_2286_reg_n_153}),
        .PCOUT(NLW_empty_54_reg_2237_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_empty_54_reg_2237_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_54_reg_2237_reg_i_1
       (.I0(select_ln76_9_reg_2339[9]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(h_1_reg_507[9]),
        .O(empty_54_reg_2237_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_54_reg_2237_reg_i_2
       (.I0(select_ln76_9_reg_2339[9]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(h_1_reg_507[9]),
        .O(empty_54_reg_2237_reg_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    empty_54_reg_2237_reg_i_3
       (.I0(icmp_ln77_reg_2262),
        .O(empty_54_reg_2237_reg_i_3_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    empty_55_fu_1333_p2
       (.A({ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_58,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_1_n_0,empty_55_fu_1333_p2_i_2_n_0,empty_55_fu_1333_p2_i_2_n_0,empty_55_fu_1333_p2_i_2_n_0,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_59,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_60,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_61,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_62,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_63,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_64,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_65,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_66,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_empty_55_fu_1333_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_empty_55_fu_1333_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_69,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_70,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_71,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_72,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_73,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_74,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_75,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_76,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_77,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_78}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_empty_55_fu_1333_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_empty_55_fu_1333_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_57_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_empty_55_fu_1333_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_empty_55_fu_1333_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_empty_55_fu_1333_p2_P_UNCONNECTED[47:10],empty_55_fu_1333_p2_n_96,empty_55_fu_1333_p2_n_97,empty_55_fu_1333_p2_n_98,empty_55_fu_1333_p2_n_99,empty_55_fu_1333_p2_n_100,empty_55_fu_1333_p2_n_101,empty_55_fu_1333_p2_n_102,empty_55_fu_1333_p2_n_103,empty_55_fu_1333_p2_n_104,empty_55_fu_1333_p2_n_105}),
        .PATTERNBDETECT(NLW_empty_55_fu_1333_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_empty_55_fu_1333_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_empty_55_fu_1333_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_empty_55_fu_1333_p2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_55_fu_1333_p2_i_1
       (.I0(select_ln76_9_reg_2339[9]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(h_1_reg_507[9]),
        .O(empty_55_fu_1333_p2_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    empty_55_fu_1333_p2_i_2
       (.I0(select_ln76_9_reg_2339[9]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(h_1_reg_507[9]),
        .O(empty_55_fu_1333_p2_i_2_n_0));
  FDRE \empty_58_reg_2243_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_59_fu_1070_p2[2]),
        .Q(empty_58_reg_2243[0]),
        .R(1'b0));
  FDRE \empty_58_reg_2243_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_59_fu_1070_p2[3]),
        .Q(empty_58_reg_2243[1]),
        .R(1'b0));
  FDRE \empty_58_reg_2243_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_59_fu_1070_p2[4]),
        .Q(empty_58_reg_2243[2]),
        .R(1'b0));
  FDRE \empty_58_reg_2243_reg[3] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_59_fu_1070_p2[5]),
        .Q(empty_58_reg_2243[3]),
        .R(1'b0));
  FDRE \empty_58_reg_2243_reg[4] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_59_fu_1070_p2[6]),
        .Q(empty_58_reg_2243[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \empty_64_reg_2510[0]_i_1 
       (.I0(\k_2_reg_577_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state53),
        .I2(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .I3(icmp_ln42_reg_2030),
        .I4(icmp_ln90_fu_1597_p2),
        .I5(tmp_4_fu_1618_p3[2]),
        .O(\empty_64_reg_2510[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \empty_64_reg_2510[1]_i_1 
       (.I0(\k_2_reg_577_reg_n_0_[1] ),
        .I1(ap_CS_fsm_state53),
        .I2(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .I3(icmp_ln42_reg_2030),
        .I4(icmp_ln90_fu_1597_p2),
        .I5(tmp_4_fu_1618_p3[3]),
        .O(\empty_64_reg_2510[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    \empty_64_reg_2510[2]_i_1 
       (.I0(\k_2_reg_577_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state53),
        .I2(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .I3(icmp_ln42_reg_2030),
        .I4(icmp_ln90_fu_1597_p2),
        .I5(tmp_4_fu_1618_p3[4]),
        .O(\empty_64_reg_2510[2]_i_1_n_0 ));
  FDRE \empty_64_reg_2510_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_64_reg_2510[0]_i_1_n_0 ),
        .Q(tmp_4_fu_1618_p3[2]),
        .R(1'b0));
  FDRE \empty_64_reg_2510_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_64_reg_2510[1]_i_1_n_0 ),
        .Q(tmp_4_fu_1618_p3[3]),
        .R(1'b0));
  FDRE \empty_64_reg_2510_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_64_reg_2510[2]_i_1_n_0 ),
        .Q(tmp_4_fu_1618_p3[4]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_30),
        .Q(tmp_7_fu_1631_p3[2]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_20),
        .Q(tmp_7_fu_1631_p3[12]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_19),
        .Q(tmp_7_fu_1631_p3[13]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_18),
        .Q(tmp_7_fu_1631_p3[14]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_17),
        .Q(tmp_7_fu_1631_p3[15]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_16),
        .Q(tmp_7_fu_1631_p3[16]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_15),
        .Q(tmp_7_fu_1631_p3[17]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [16]),
        .Q(tmp_7_fu_1631_p3[18]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [17]),
        .Q(tmp_7_fu_1631_p3[19]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [18]),
        .Q(tmp_7_fu_1631_p3[20]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [19]),
        .Q(tmp_7_fu_1631_p3[21]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_29),
        .Q(tmp_7_fu_1631_p3[3]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [20]),
        .Q(tmp_7_fu_1631_p3[22]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [21]),
        .Q(tmp_7_fu_1631_p3[23]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [22]),
        .Q(tmp_7_fu_1631_p3[24]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [23]),
        .Q(tmp_7_fu_1631_p3[25]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [24]),
        .Q(tmp_7_fu_1631_p3[26]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [25]),
        .Q(tmp_7_fu_1631_p3[27]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [26]),
        .Q(tmp_7_fu_1631_p3[28]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [27]),
        .Q(tmp_7_fu_1631_p3[29]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [28]),
        .Q(tmp_7_fu_1631_p3[30]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 [29]),
        .Q(tmp_7_fu_1631_p3[31]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_28),
        .Q(tmp_7_fu_1631_p3[4]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_27),
        .Q(tmp_7_fu_1631_p3[5]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_26),
        .Q(tmp_7_fu_1631_p3[6]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_25),
        .Q(tmp_7_fu_1631_p3[7]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_24),
        .Q(tmp_7_fu_1631_p3[8]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_23),
        .Q(tmp_7_fu_1631_p3[9]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_22),
        .Q(tmp_7_fu_1631_p3[10]),
        .R(1'b0));
  FDRE \empty_66_reg_2521_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state54),
        .D(mul_30s_30s_30_2_1_U10_n_21),
        .Q(tmp_7_fu_1631_p3[11]),
        .R(1'b0));
  FDRE \fh_1_reg_543_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[0]),
        .Q(\fh_1_reg_543_reg_n_0_[0] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[10]),
        .Q(\fh_1_reg_543_reg_n_0_[10] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[11]),
        .Q(\fh_1_reg_543_reg_n_0_[11] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[12] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[12]),
        .Q(\fh_1_reg_543_reg_n_0_[12] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[13] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[13]),
        .Q(\fh_1_reg_543_reg_n_0_[13] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[14] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[14]),
        .Q(\fh_1_reg_543_reg_n_0_[14] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[15] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[15]),
        .Q(\fh_1_reg_543_reg_n_0_[15] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[16] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[16]),
        .Q(\fh_1_reg_543_reg_n_0_[16] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[17] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[17]),
        .Q(\fh_1_reg_543_reg_n_0_[17] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[18] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[18]),
        .Q(\fh_1_reg_543_reg_n_0_[18] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[19] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[19]),
        .Q(\fh_1_reg_543_reg_n_0_[19] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[1]),
        .Q(\fh_1_reg_543_reg_n_0_[1] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[20] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[20]),
        .Q(\fh_1_reg_543_reg_n_0_[20] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[21] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[21]),
        .Q(\fh_1_reg_543_reg_n_0_[21] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[22] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[22]),
        .Q(\fh_1_reg_543_reg_n_0_[22] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[23] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[23]),
        .Q(\fh_1_reg_543_reg_n_0_[23] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[24] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[24]),
        .Q(\fh_1_reg_543_reg_n_0_[24] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[25] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[25]),
        .Q(\fh_1_reg_543_reg_n_0_[25] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[26] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[26]),
        .Q(\fh_1_reg_543_reg_n_0_[26] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[27] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[27]),
        .Q(\fh_1_reg_543_reg_n_0_[27] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[28] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[28]),
        .Q(\fh_1_reg_543_reg_n_0_[28] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[29] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[29]),
        .Q(\fh_1_reg_543_reg_n_0_[29] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[2]),
        .Q(\fh_1_reg_543_reg_n_0_[2] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[3]),
        .Q(\fh_1_reg_543_reg_n_0_[3] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[4]),
        .Q(\fh_1_reg_543_reg_n_0_[4] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[5]),
        .Q(\fh_1_reg_543_reg_n_0_[5] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[6]),
        .Q(\fh_1_reg_543_reg_n_0_[6] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[7]),
        .Q(\fh_1_reg_543_reg_n_0_[7] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[8]),
        .Q(\fh_1_reg_543_reg_n_0_[8] ),
        .R(fh_1_reg_543));
  FDRE \fh_1_reg_543_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln78_4_reg_2360[9]),
        .Q(\fh_1_reg_543_reg_n_0_[9] ),
        .R(fh_1_reg_543));
  FDRE \fh_reg_643_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[0]),
        .Q(\fh_reg_643_reg_n_0_[0] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[10]),
        .Q(\fh_reg_643_reg_n_0_[10] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[11]),
        .Q(\fh_reg_643_reg_n_0_[11] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[12]),
        .Q(\fh_reg_643_reg_n_0_[12] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[13]),
        .Q(\fh_reg_643_reg_n_0_[13] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[14]),
        .Q(\fh_reg_643_reg_n_0_[14] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[15]),
        .Q(\fh_reg_643_reg_n_0_[15] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[16]),
        .Q(\fh_reg_643_reg_n_0_[16] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[17]),
        .Q(\fh_reg_643_reg_n_0_[17] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[18]),
        .Q(\fh_reg_643_reg_n_0_[18] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[19]),
        .Q(\fh_reg_643_reg_n_0_[19] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[1]),
        .Q(\fh_reg_643_reg_n_0_[1] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[20]),
        .Q(\fh_reg_643_reg_n_0_[20] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[21]),
        .Q(\fh_reg_643_reg_n_0_[21] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[22]),
        .Q(\fh_reg_643_reg_n_0_[22] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[23]),
        .Q(\fh_reg_643_reg_n_0_[23] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[24]),
        .Q(\fh_reg_643_reg_n_0_[24] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[25]),
        .Q(\fh_reg_643_reg_n_0_[25] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[26]),
        .Q(\fh_reg_643_reg_n_0_[26] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[27]),
        .Q(\fh_reg_643_reg_n_0_[27] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[28]),
        .Q(\fh_reg_643_reg_n_0_[28] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[29]),
        .Q(\fh_reg_643_reg_n_0_[29] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[2]),
        .Q(\fh_reg_643_reg_n_0_[2] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[30]),
        .Q(\fh_reg_643_reg_n_0_[30] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[31]),
        .Q(\fh_reg_643_reg_n_0_[31] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[3]),
        .Q(\fh_reg_643_reg_n_0_[3] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[4]),
        .Q(\fh_reg_643_reg_n_0_[4] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[5]),
        .Q(\fh_reg_643_reg_n_0_[5] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[6]),
        .Q(\fh_reg_643_reg_n_0_[6] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[7]),
        .Q(\fh_reg_643_reg_n_0_[7] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[8]),
        .Q(\fh_reg_643_reg_n_0_[8] ),
        .R(ap_CS_fsm_state70));
  FDRE \fh_reg_643_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state79),
        .D(add_ln58_reg_2611[9]),
        .Q(\fh_reg_643_reg_n_0_[9] ),
        .R(ap_CS_fsm_state70));
  FDRE \fw_1_reg_554_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln79_reg_2365[0]),
        .Q(fw_1_reg_554[0]),
        .R(fh_1_reg_543));
  FDRE \fw_1_reg_554_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln79_reg_2365[1]),
        .Q(fw_1_reg_554[1]),
        .R(fh_1_reg_543));
  FDRE \fw_1_reg_554_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln79_reg_2365[2]),
        .Q(fw_1_reg_554[2]),
        .R(fh_1_reg_543));
  FDRE \fw_1_reg_554_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln79_reg_2365[3]),
        .Q(fw_1_reg_554[3]),
        .R(fh_1_reg_543));
  FDRE \fw_1_reg_554_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln79_reg_2365[4]),
        .Q(fw_1_reg_554[4]),
        .R(fh_1_reg_543));
  LUT3 #(
    .INIT(8'h08)) 
    \fw_reg_654[0]_i_1 
       (.I0(ap_enable_reg_pp4_iter0),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(icmp_ln59_fu_1823_p2),
        .O(fw_reg_6540));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_10 
       (.I0(FW_read_reg_1958[21]),
        .I1(fw_reg_654_reg[21]),
        .I2(fw_reg_654_reg[23]),
        .I3(FW_read_reg_1958[23]),
        .I4(fw_reg_654_reg[22]),
        .I5(FW_read_reg_1958[22]),
        .O(\fw_reg_654[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_11 
       (.I0(fw_reg_654_reg[20]),
        .I1(FW_read_reg_1958[20]),
        .I2(fw_reg_654_reg[18]),
        .I3(FW_read_reg_1958[18]),
        .I4(FW_read_reg_1958[19]),
        .I5(fw_reg_654_reg[19]),
        .O(\fw_reg_654[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_12 
       (.I0(FW_read_reg_1958[15]),
        .I1(fw_reg_654_reg[15]),
        .I2(fw_reg_654_reg[17]),
        .I3(FW_read_reg_1958[17]),
        .I4(fw_reg_654_reg[16]),
        .I5(FW_read_reg_1958[16]),
        .O(\fw_reg_654[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_13 
       (.I0(FW_read_reg_1958[12]),
        .I1(fw_reg_654_reg[12]),
        .I2(fw_reg_654_reg[14]),
        .I3(FW_read_reg_1958[14]),
        .I4(fw_reg_654_reg[13]),
        .I5(FW_read_reg_1958[13]),
        .O(\fw_reg_654[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_14 
       (.I0(fw_reg_654_reg[11]),
        .I1(FW_read_reg_1958[11]),
        .I2(fw_reg_654_reg[9]),
        .I3(FW_read_reg_1958[9]),
        .I4(FW_read_reg_1958[10]),
        .I5(fw_reg_654_reg[10]),
        .O(\fw_reg_654[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_15 
       (.I0(FW_read_reg_1958[6]),
        .I1(fw_reg_654_reg[6]),
        .I2(fw_reg_654_reg[8]),
        .I3(FW_read_reg_1958[8]),
        .I4(fw_reg_654_reg[7]),
        .I5(FW_read_reg_1958[7]),
        .O(\fw_reg_654[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_16 
       (.I0(FW_read_reg_1958[3]),
        .I1(fw_reg_654_reg[3]),
        .I2(fw_reg_654_reg[5]),
        .I3(FW_read_reg_1958[5]),
        .I4(fw_reg_654_reg[4]),
        .I5(FW_read_reg_1958[4]),
        .O(\fw_reg_654[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_17 
       (.I0(FW_read_reg_1958[0]),
        .I1(fw_reg_654_reg[0]),
        .I2(fw_reg_654_reg[2]),
        .I3(FW_read_reg_1958[2]),
        .I4(fw_reg_654_reg[1]),
        .I5(FW_read_reg_1958[1]),
        .O(\fw_reg_654[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fw_reg_654[0]_i_4 
       (.I0(fw_reg_654_reg[0]),
        .O(\fw_reg_654[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \fw_reg_654[0]_i_6 
       (.I0(FW_read_reg_1958[31]),
        .I1(FW_read_reg_1958[30]),
        .I2(fw_reg_654_reg[30]),
        .O(\fw_reg_654[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_7 
       (.I0(fw_reg_654_reg[29]),
        .I1(FW_read_reg_1958[29]),
        .I2(fw_reg_654_reg[27]),
        .I3(FW_read_reg_1958[27]),
        .I4(FW_read_reg_1958[28]),
        .I5(fw_reg_654_reg[28]),
        .O(\fw_reg_654[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \fw_reg_654[0]_i_8 
       (.I0(FW_read_reg_1958[24]),
        .I1(fw_reg_654_reg[24]),
        .I2(fw_reg_654_reg[26]),
        .I3(FW_read_reg_1958[26]),
        .I4(fw_reg_654_reg[25]),
        .I5(FW_read_reg_1958[25]),
        .O(\fw_reg_654[0]_i_8_n_0 ));
  FDRE \fw_reg_654_reg[0] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[0]_i_2_n_7 ),
        .Q(fw_reg_654_reg[0]),
        .R(ap_CS_fsm_state72));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \fw_reg_654_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\fw_reg_654_reg[0]_i_2_n_0 ,\fw_reg_654_reg[0]_i_2_n_1 ,\fw_reg_654_reg[0]_i_2_n_2 ,\fw_reg_654_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\fw_reg_654_reg[0]_i_2_n_4 ,\fw_reg_654_reg[0]_i_2_n_5 ,\fw_reg_654_reg[0]_i_2_n_6 ,\fw_reg_654_reg[0]_i_2_n_7 }),
        .S({fw_reg_654_reg[3:1],\fw_reg_654[0]_i_4_n_0 }));
  CARRY4 \fw_reg_654_reg[0]_i_3 
       (.CI(\fw_reg_654_reg[0]_i_5_n_0 ),
        .CO({\NLW_fw_reg_654_reg[0]_i_3_CO_UNCONNECTED [3],icmp_ln59_fu_1823_p2,\fw_reg_654_reg[0]_i_3_n_2 ,\fw_reg_654_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fw_reg_654_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\fw_reg_654[0]_i_6_n_0 ,\fw_reg_654[0]_i_7_n_0 ,\fw_reg_654[0]_i_8_n_0 }));
  CARRY4 \fw_reg_654_reg[0]_i_5 
       (.CI(\fw_reg_654_reg[0]_i_9_n_0 ),
        .CO({\fw_reg_654_reg[0]_i_5_n_0 ,\fw_reg_654_reg[0]_i_5_n_1 ,\fw_reg_654_reg[0]_i_5_n_2 ,\fw_reg_654_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fw_reg_654_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\fw_reg_654[0]_i_10_n_0 ,\fw_reg_654[0]_i_11_n_0 ,\fw_reg_654[0]_i_12_n_0 ,\fw_reg_654[0]_i_13_n_0 }));
  CARRY4 \fw_reg_654_reg[0]_i_9 
       (.CI(1'b0),
        .CO({\fw_reg_654_reg[0]_i_9_n_0 ,\fw_reg_654_reg[0]_i_9_n_1 ,\fw_reg_654_reg[0]_i_9_n_2 ,\fw_reg_654_reg[0]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_fw_reg_654_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({\fw_reg_654[0]_i_14_n_0 ,\fw_reg_654[0]_i_15_n_0 ,\fw_reg_654[0]_i_16_n_0 ,\fw_reg_654[0]_i_17_n_0 }));
  FDRE \fw_reg_654_reg[10] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[8]_i_1_n_5 ),
        .Q(fw_reg_654_reg[10]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[11] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[8]_i_1_n_4 ),
        .Q(fw_reg_654_reg[11]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[12] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[12]_i_1_n_7 ),
        .Q(fw_reg_654_reg[12]),
        .R(ap_CS_fsm_state72));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \fw_reg_654_reg[12]_i_1 
       (.CI(\fw_reg_654_reg[8]_i_1_n_0 ),
        .CO({\fw_reg_654_reg[12]_i_1_n_0 ,\fw_reg_654_reg[12]_i_1_n_1 ,\fw_reg_654_reg[12]_i_1_n_2 ,\fw_reg_654_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\fw_reg_654_reg[12]_i_1_n_4 ,\fw_reg_654_reg[12]_i_1_n_5 ,\fw_reg_654_reg[12]_i_1_n_6 ,\fw_reg_654_reg[12]_i_1_n_7 }),
        .S(fw_reg_654_reg[15:12]));
  FDRE \fw_reg_654_reg[13] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[12]_i_1_n_6 ),
        .Q(fw_reg_654_reg[13]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[14] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[12]_i_1_n_5 ),
        .Q(fw_reg_654_reg[14]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[15] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[12]_i_1_n_4 ),
        .Q(fw_reg_654_reg[15]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[16] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[16]_i_1_n_7 ),
        .Q(fw_reg_654_reg[16]),
        .R(ap_CS_fsm_state72));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \fw_reg_654_reg[16]_i_1 
       (.CI(\fw_reg_654_reg[12]_i_1_n_0 ),
        .CO({\fw_reg_654_reg[16]_i_1_n_0 ,\fw_reg_654_reg[16]_i_1_n_1 ,\fw_reg_654_reg[16]_i_1_n_2 ,\fw_reg_654_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\fw_reg_654_reg[16]_i_1_n_4 ,\fw_reg_654_reg[16]_i_1_n_5 ,\fw_reg_654_reg[16]_i_1_n_6 ,\fw_reg_654_reg[16]_i_1_n_7 }),
        .S(fw_reg_654_reg[19:16]));
  FDRE \fw_reg_654_reg[17] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[16]_i_1_n_6 ),
        .Q(fw_reg_654_reg[17]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[18] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[16]_i_1_n_5 ),
        .Q(fw_reg_654_reg[18]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[19] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[16]_i_1_n_4 ),
        .Q(fw_reg_654_reg[19]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[1] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[0]_i_2_n_6 ),
        .Q(fw_reg_654_reg[1]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[20] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[20]_i_1_n_7 ),
        .Q(fw_reg_654_reg[20]),
        .R(ap_CS_fsm_state72));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \fw_reg_654_reg[20]_i_1 
       (.CI(\fw_reg_654_reg[16]_i_1_n_0 ),
        .CO({\fw_reg_654_reg[20]_i_1_n_0 ,\fw_reg_654_reg[20]_i_1_n_1 ,\fw_reg_654_reg[20]_i_1_n_2 ,\fw_reg_654_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\fw_reg_654_reg[20]_i_1_n_4 ,\fw_reg_654_reg[20]_i_1_n_5 ,\fw_reg_654_reg[20]_i_1_n_6 ,\fw_reg_654_reg[20]_i_1_n_7 }),
        .S(fw_reg_654_reg[23:20]));
  FDRE \fw_reg_654_reg[21] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[20]_i_1_n_6 ),
        .Q(fw_reg_654_reg[21]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[22] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[20]_i_1_n_5 ),
        .Q(fw_reg_654_reg[22]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[23] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[20]_i_1_n_4 ),
        .Q(fw_reg_654_reg[23]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[24] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[24]_i_1_n_7 ),
        .Q(fw_reg_654_reg[24]),
        .R(ap_CS_fsm_state72));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \fw_reg_654_reg[24]_i_1 
       (.CI(\fw_reg_654_reg[20]_i_1_n_0 ),
        .CO({\fw_reg_654_reg[24]_i_1_n_0 ,\fw_reg_654_reg[24]_i_1_n_1 ,\fw_reg_654_reg[24]_i_1_n_2 ,\fw_reg_654_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\fw_reg_654_reg[24]_i_1_n_4 ,\fw_reg_654_reg[24]_i_1_n_5 ,\fw_reg_654_reg[24]_i_1_n_6 ,\fw_reg_654_reg[24]_i_1_n_7 }),
        .S(fw_reg_654_reg[27:24]));
  FDRE \fw_reg_654_reg[25] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[24]_i_1_n_6 ),
        .Q(fw_reg_654_reg[25]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[26] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[24]_i_1_n_5 ),
        .Q(fw_reg_654_reg[26]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[27] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[24]_i_1_n_4 ),
        .Q(fw_reg_654_reg[27]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[28] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[28]_i_1_n_7 ),
        .Q(fw_reg_654_reg[28]),
        .R(ap_CS_fsm_state72));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \fw_reg_654_reg[28]_i_1 
       (.CI(\fw_reg_654_reg[24]_i_1_n_0 ),
        .CO({\NLW_fw_reg_654_reg[28]_i_1_CO_UNCONNECTED [3:2],\fw_reg_654_reg[28]_i_1_n_2 ,\fw_reg_654_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_fw_reg_654_reg[28]_i_1_O_UNCONNECTED [3],\fw_reg_654_reg[28]_i_1_n_5 ,\fw_reg_654_reg[28]_i_1_n_6 ,\fw_reg_654_reg[28]_i_1_n_7 }),
        .S({1'b0,fw_reg_654_reg[30:28]}));
  FDRE \fw_reg_654_reg[29] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[28]_i_1_n_6 ),
        .Q(fw_reg_654_reg[29]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[2] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[0]_i_2_n_5 ),
        .Q(fw_reg_654_reg[2]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[30] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[28]_i_1_n_5 ),
        .Q(fw_reg_654_reg[30]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[3] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[0]_i_2_n_4 ),
        .Q(fw_reg_654_reg[3]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[4] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[4]_i_1_n_7 ),
        .Q(fw_reg_654_reg[4]),
        .R(ap_CS_fsm_state72));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \fw_reg_654_reg[4]_i_1 
       (.CI(\fw_reg_654_reg[0]_i_2_n_0 ),
        .CO({\fw_reg_654_reg[4]_i_1_n_0 ,\fw_reg_654_reg[4]_i_1_n_1 ,\fw_reg_654_reg[4]_i_1_n_2 ,\fw_reg_654_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\fw_reg_654_reg[4]_i_1_n_4 ,\fw_reg_654_reg[4]_i_1_n_5 ,\fw_reg_654_reg[4]_i_1_n_6 ,\fw_reg_654_reg[4]_i_1_n_7 }),
        .S(fw_reg_654_reg[7:4]));
  FDRE \fw_reg_654_reg[5] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[4]_i_1_n_6 ),
        .Q(fw_reg_654_reg[5]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[6] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[4]_i_1_n_5 ),
        .Q(fw_reg_654_reg[6]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[7] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[4]_i_1_n_4 ),
        .Q(fw_reg_654_reg[7]),
        .R(ap_CS_fsm_state72));
  FDRE \fw_reg_654_reg[8] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[8]_i_1_n_7 ),
        .Q(fw_reg_654_reg[8]),
        .R(ap_CS_fsm_state72));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \fw_reg_654_reg[8]_i_1 
       (.CI(\fw_reg_654_reg[4]_i_1_n_0 ),
        .CO({\fw_reg_654_reg[8]_i_1_n_0 ,\fw_reg_654_reg[8]_i_1_n_1 ,\fw_reg_654_reg[8]_i_1_n_2 ,\fw_reg_654_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\fw_reg_654_reg[8]_i_1_n_4 ,\fw_reg_654_reg[8]_i_1_n_5 ,\fw_reg_654_reg[8]_i_1_n_6 ,\fw_reg_654_reg[8]_i_1_n_7 }),
        .S(fw_reg_654_reg[11:8]));
  FDRE \fw_reg_654_reg[9] 
       (.C(ap_clk),
        .CE(fw_reg_6540),
        .D(\fw_reg_654_reg[8]_i_1_n_6 ),
        .Q(fw_reg_654_reg[9]),
        .R(ap_CS_fsm_state72));
  FDRE \fwprop_read_reg_1954_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(fwprop),
        .Q(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_1_read_reg_2171[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_1_read_reg_2171[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_1_read_reg_2171[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_1_read_reg_2171[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_1_read_reg_2171[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_1_read_reg_2171[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_1_read_reg_2171[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[16]),
        .Q(gmem_addr_1_read_reg_2171[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[17]),
        .Q(gmem_addr_1_read_reg_2171[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[18]),
        .Q(gmem_addr_1_read_reg_2171[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[19]),
        .Q(gmem_addr_1_read_reg_2171[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_1_read_reg_2171[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[20]),
        .Q(gmem_addr_1_read_reg_2171[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[21]),
        .Q(gmem_addr_1_read_reg_2171[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[22]),
        .Q(gmem_addr_1_read_reg_2171[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[23]),
        .Q(gmem_addr_1_read_reg_2171[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[24]),
        .Q(gmem_addr_1_read_reg_2171[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[25]),
        .Q(gmem_addr_1_read_reg_2171[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[26]),
        .Q(gmem_addr_1_read_reg_2171[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[27]),
        .Q(gmem_addr_1_read_reg_2171[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[28]),
        .Q(gmem_addr_1_read_reg_2171[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[29]),
        .Q(gmem_addr_1_read_reg_2171[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_1_read_reg_2171[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[30]),
        .Q(gmem_addr_1_read_reg_2171[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[31]),
        .Q(gmem_addr_1_read_reg_2171[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_1_read_reg_2171[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_1_read_reg_2171[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_1_read_reg_2171[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_1_read_reg_2171[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_1_read_reg_2171[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_1_read_reg_2171[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_read_reg_2171_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_1_read_reg_21710),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_1_read_reg_2171[9]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_3_read_reg_2220[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_3_read_reg_2220[10]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_3_read_reg_2220[11]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_3_read_reg_2220[12]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_3_read_reg_2220[13]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_3_read_reg_2220[14]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_3_read_reg_2220[15]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[16]),
        .Q(gmem_addr_3_read_reg_2220[16]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[17]),
        .Q(gmem_addr_3_read_reg_2220[17]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[18]),
        .Q(gmem_addr_3_read_reg_2220[18]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[19]),
        .Q(gmem_addr_3_read_reg_2220[19]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_3_read_reg_2220[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[20]),
        .Q(gmem_addr_3_read_reg_2220[20]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[21]),
        .Q(gmem_addr_3_read_reg_2220[21]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[22]),
        .Q(gmem_addr_3_read_reg_2220[22]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[23]),
        .Q(gmem_addr_3_read_reg_2220[23]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[24]),
        .Q(gmem_addr_3_read_reg_2220[24]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[25]),
        .Q(gmem_addr_3_read_reg_2220[25]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[26]),
        .Q(gmem_addr_3_read_reg_2220[26]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[27]),
        .Q(gmem_addr_3_read_reg_2220[27]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[28]),
        .Q(gmem_addr_3_read_reg_2220[28]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[29]),
        .Q(gmem_addr_3_read_reg_2220[29]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_3_read_reg_2220[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[30]),
        .Q(gmem_addr_3_read_reg_2220[30]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[31]),
        .Q(gmem_addr_3_read_reg_2220[31]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_3_read_reg_2220[3]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_3_read_reg_2220[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_3_read_reg_2220[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_3_read_reg_2220[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_3_read_reg_2220[7]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_3_read_reg_2220[8]),
        .R(1'b0));
  FDRE \gmem_addr_3_read_reg_2220_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_3_read_reg_2220[9]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_5_read_reg_2497[0]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_5_read_reg_2497[10]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_5_read_reg_2497[11]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_5_read_reg_2497[12]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_5_read_reg_2497[13]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_5_read_reg_2497[14]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_5_read_reg_2497[15]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[16]),
        .Q(gmem_addr_5_read_reg_2497[16]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[17]),
        .Q(gmem_addr_5_read_reg_2497[17]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[18]),
        .Q(gmem_addr_5_read_reg_2497[18]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[19]),
        .Q(gmem_addr_5_read_reg_2497[19]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_5_read_reg_2497[1]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[20]),
        .Q(gmem_addr_5_read_reg_2497[20]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[21]),
        .Q(gmem_addr_5_read_reg_2497[21]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[22]),
        .Q(gmem_addr_5_read_reg_2497[22]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[23]),
        .Q(gmem_addr_5_read_reg_2497[23]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[24]),
        .Q(gmem_addr_5_read_reg_2497[24]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[25]),
        .Q(gmem_addr_5_read_reg_2497[25]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[26]),
        .Q(gmem_addr_5_read_reg_2497[26]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[27]),
        .Q(gmem_addr_5_read_reg_2497[27]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[28]),
        .Q(gmem_addr_5_read_reg_2497[28]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[29]),
        .Q(gmem_addr_5_read_reg_2497[29]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_5_read_reg_2497[2]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[30]),
        .Q(gmem_addr_5_read_reg_2497[30]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[31]),
        .Q(gmem_addr_5_read_reg_2497[31]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_5_read_reg_2497[3]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_5_read_reg_2497[4]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_5_read_reg_2497[5]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_5_read_reg_2497[6]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_5_read_reg_2497[7]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_5_read_reg_2497[8]),
        .R(1'b0));
  FDRE \gmem_addr_5_read_reg_2497_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_5_read_reg_24970),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_5_read_reg_2497[9]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[0] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[0]),
        .Q(gmem_addr_read_reg_2102[0]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[10] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[10]),
        .Q(gmem_addr_read_reg_2102[10]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[11] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[11]),
        .Q(gmem_addr_read_reg_2102[11]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[12] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[12]),
        .Q(gmem_addr_read_reg_2102[12]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[13] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[13]),
        .Q(gmem_addr_read_reg_2102[13]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[14] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[14]),
        .Q(gmem_addr_read_reg_2102[14]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[15] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[15]),
        .Q(gmem_addr_read_reg_2102[15]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[16] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[16]),
        .Q(gmem_addr_read_reg_2102[16]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[17] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[17]),
        .Q(gmem_addr_read_reg_2102[17]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[18] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[18]),
        .Q(gmem_addr_read_reg_2102[18]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[19] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[19]),
        .Q(gmem_addr_read_reg_2102[19]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[1] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[1]),
        .Q(gmem_addr_read_reg_2102[1]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[20] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[20]),
        .Q(gmem_addr_read_reg_2102[20]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[21] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[21]),
        .Q(gmem_addr_read_reg_2102[21]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[22] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[22]),
        .Q(gmem_addr_read_reg_2102[22]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[23] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[23]),
        .Q(gmem_addr_read_reg_2102[23]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[24] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[24]),
        .Q(gmem_addr_read_reg_2102[24]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[25] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[25]),
        .Q(gmem_addr_read_reg_2102[25]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[26] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[26]),
        .Q(gmem_addr_read_reg_2102[26]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[27] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[27]),
        .Q(gmem_addr_read_reg_2102[27]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[28] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[28]),
        .Q(gmem_addr_read_reg_2102[28]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[29] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[29]),
        .Q(gmem_addr_read_reg_2102[29]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[2] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[2]),
        .Q(gmem_addr_read_reg_2102[2]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[30] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[30]),
        .Q(gmem_addr_read_reg_2102[30]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[31] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[31]),
        .Q(gmem_addr_read_reg_2102[31]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[3] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[3]),
        .Q(gmem_addr_read_reg_2102[3]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[4] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[4]),
        .Q(gmem_addr_read_reg_2102[4]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[5] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[5]),
        .Q(gmem_addr_read_reg_2102[5]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[6] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[6]),
        .Q(gmem_addr_read_reg_2102[6]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[7] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[7]),
        .Q(gmem_addr_read_reg_2102[7]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[8] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[8]),
        .Q(gmem_addr_read_reg_2102[8]),
        .R(1'b0));
  FDRE \gmem_addr_read_reg_2102_reg[9] 
       (.C(ap_clk),
        .CE(p_63_in),
        .D(gmem_RDATA[9]),
        .Q(gmem_addr_read_reg_2102[9]),
        .R(1'b0));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi gmem_m_axi_U
       (.ARLEN(\^m_axi_gmem_ARLEN ),
        .AWLEN(\^m_axi_gmem_AWLEN ),
        .CEA2(add_ln76_1_reg_22570),
        .CEM(p_mid1105_reg_23340),
        .CO(ap_condition_pp0_exit_iter0_state12),
        .D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(p_63_in),
        .FW_read_reg_1958(FW_read_reg_1958),
        .I_RDATA(gmem_RDATA),
        .I_WDATA(reg_708),
        .Q({ap_CS_fsm_pp4_stage0,ap_CS_fsm_state67,ap_CS_fsm_state64,ap_CS_fsm_pp3_stage0,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state52,ap_CS_fsm_pp2_stage1,ap_CS_fsm_pp2_stage0,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38,ap_CS_fsm_state37,\ap_CS_fsm_reg_n_0_[31] ,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,\ap_CS_fsm_reg_n_0_[27] ,ap_CS_fsm_state31,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state2}),
        .SR(fh_1_reg_543),
        .WEA(wbuf_V_we0),
        .\add_ln1118_reg_2426_reg[0] (\icmp_ln76_reg_2253_pp2_iter1_reg_reg_n_0_[0] ),
        .add_ln77_reg_23900(add_ln77_reg_23900),
        .addr_cmp204_reg_24620(addr_cmp204_reg_24620),
        .addr_cmp_reg_2446_pp2_iter3_reg(addr_cmp_reg_2446_pp2_iter3_reg),
        .\ap_CS_fsm_reg[10] (gmem_m_axi_U_n_3),
        .\ap_CS_fsm_reg[10]_0 (gmem_m_axi_U_n_17),
        .\ap_CS_fsm_reg[11] (add_ln44_1_reg_2097_pp0_iter1_reg0),
        .\ap_CS_fsm_reg[22] (gmem_m_axi_U_n_5),
        .\ap_CS_fsm_reg[22]_0 (gmem_m_axi_U_n_24),
        .\ap_CS_fsm_reg[23] (add_ln72_1_reg_2166_pp1_iter1_reg0),
        .\ap_CS_fsm_reg[35] (w_1_reg_566),
        .\ap_CS_fsm_reg[36] (p_26_in),
        .\ap_CS_fsm_reg[36]_0 (select_ln77_reg_2308),
        .\ap_CS_fsm_reg[37] (ap_enable_reg_pp2_iter4_reg_n_0),
        .\ap_CS_fsm_reg[39] (icmp_ln42_1_fu_767_p2),
        .\ap_CS_fsm_reg[39]_0 (\fwprop_read_reg_1954_reg_n_0_[0] ),
        .\ap_CS_fsm_reg[39]_1 (icmp_ln55_fu_785_p2),
        .\ap_CS_fsm_reg[39]_2 (icmp_ln55_1_fu_1715_p2),
        .\ap_CS_fsm_reg[43] (gmem_m_axi_U_n_72),
        .\ap_CS_fsm_reg[43]_0 (gmem_m_axi_U_n_85),
        .\ap_CS_fsm_reg[48] (\ap_CS_fsm_reg_n_0_[47] ),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_NS_fsm({ap_NS_fsm[48],ap_NS_fsm[44:42],ap_NS_fsm[39:35],ap_NS_fsm[29:28],ap_NS_fsm[17:16],ap_NS_fsm[5:4]}),
        .ap_NS_fsm137_out(ap_NS_fsm137_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter1_reg_0(\icmp_ln43_reg_2093_reg_n_0_[0] ),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_0),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_condition_pp1_exit_iter0_state26),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(add_ln79_reg_23650),
        .ap_enable_reg_pp2_iter0_reg_0(gmem_m_axi_U_n_82),
        .ap_enable_reg_pp2_iter0_reg_1(select_ln78_5_reg_2370),
        .ap_enable_reg_pp2_iter0_reg_2(select_ln77_8_reg_2375),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(select_ln77_7_reg_24210),
        .ap_enable_reg_pp2_iter1_reg_0(gmem_m_axi_U_n_81),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp2_iter2_reg(reuse_addr_reg_fu_2100),
        .ap_enable_reg_pp2_iter2_reg_0(gmem_m_axi_U_n_80),
        .ap_enable_reg_pp2_iter3(ap_enable_reg_pp2_iter3),
        .ap_enable_reg_pp2_iter3_reg(gmem_m_axi_U_n_6),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter1_reg(gmem_m_axi_U_n_9),
        .ap_enable_reg_pp3_iter1_reg_0(ap_condition_pp3_exit_iter0_state57),
        .ap_enable_reg_pp3_iter2_reg(ap_enable_reg_pp3_iter1_reg_n_0),
        .ap_enable_reg_pp3_iter2_reg_0(ap_enable_reg_pp3_iter2_reg_n_0),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_enable_reg_pp4_iter0_reg(gmem_m_axi_U_n_77),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(x_Rst_A),
        .cmp22344_reg_2034(cmp22344_reg_2034),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[29] (p_cast_reg_2248),
        .\data_p2_reg[29]_0 (p_cast_mid1_reg_2350),
        .\data_p2_reg[29]_1 (trunc_ln5_reg_2146),
        .\data_p2_reg[29]_2 (trunc_ln_reg_2077),
        .\data_p2_reg[29]_3 ({data20,\wt_read_reg_1999_reg_n_0_[30] ,\wt_read_reg_1999_reg_n_0_[29] ,\wt_read_reg_1999_reg_n_0_[28] ,\wt_read_reg_1999_reg_n_0_[27] ,\wt_read_reg_1999_reg_n_0_[26] ,\wt_read_reg_1999_reg_n_0_[25] ,\wt_read_reg_1999_reg_n_0_[24] ,\wt_read_reg_1999_reg_n_0_[23] ,\wt_read_reg_1999_reg_n_0_[22] ,\wt_read_reg_1999_reg_n_0_[21] ,\wt_read_reg_1999_reg_n_0_[20] ,\wt_read_reg_1999_reg_n_0_[19] ,\wt_read_reg_1999_reg_n_0_[18] ,\wt_read_reg_1999_reg_n_0_[17] ,\wt_read_reg_1999_reg_n_0_[16] ,\wt_read_reg_1999_reg_n_0_[15] ,\wt_read_reg_1999_reg_n_0_[14] ,\wt_read_reg_1999_reg_n_0_[13] ,\wt_read_reg_1999_reg_n_0_[12] ,\wt_read_reg_1999_reg_n_0_[11] ,\wt_read_reg_1999_reg_n_0_[10] ,\wt_read_reg_1999_reg_n_0_[9] ,\wt_read_reg_1999_reg_n_0_[8] ,\wt_read_reg_1999_reg_n_0_[7] ,\wt_read_reg_1999_reg_n_0_[6] ,\wt_read_reg_1999_reg_n_0_[5] ,\wt_read_reg_1999_reg_n_0_[4] ,\wt_read_reg_1999_reg_n_0_[3] ,\wt_read_reg_1999_reg_n_0_[2] }),
        .\data_p2_reg[29]_4 (trunc_ln2_reg_2531),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .dx_EN_A(dx_EN_A),
        .dx_WEN_A(\^dx_WEN_A ),
        .\dx_WEN_A[3] (ap_enable_reg_pp2_iter5_reg_n_0),
        .dy_EN_A(dy_EN_A),
        .full_n_reg(gmem_m_axi_U_n_10),
        .full_n_reg_0(m_axi_gmem_RREADY),
        .full_n_reg_1(m_axi_gmem_BREADY),
        .gmem_ARADDR169_out(gmem_ARADDR169_out),
        .gmem_ARADDR172_out(gmem_ARADDR172_out),
        .gmem_AWVALID(gmem_AWVALID),
        .grp_fu_1005_ce(grp_fu_1005_ce),
        .grp_fu_1037_ce(grp_fu_1037_ce),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .\h_1_reg_507_reg[0] (ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .icmp_ln43_reg_2093_pp0_iter1_reg(icmp_ln43_reg_2093_pp0_iter1_reg),
        .icmp_ln59_reg_2650(icmp_ln59_reg_2650),
        .icmp_ln71_reg_2162_pp1_iter1_reg(icmp_ln71_reg_2162_pp1_iter1_reg),
        .\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] (dwbuf_V_we0),
        .\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] (p_27_in),
        .\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 (gmem_m_axi_U_n_79),
        .icmp_ln76_reg_2253_pp2_iter3_reg(icmp_ln76_reg_2253_pp2_iter3_reg),
        .\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] (dx_load_reg_24870),
        .\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 (r_V_1_reg_24820),
        .\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] (select_ln77_4_reg_24920),
        .\icmp_ln76_reg_2253_reg[0] (gmem_m_axi_U_n_48),
        .\icmp_ln76_reg_2253_reg[0]_0 (add_ln727_1_reg_23550),
        .icmp_ln77_reg_2262(icmp_ln77_reg_2262),
        .\icmp_ln77_reg_2262_reg[0] (gmem_m_axi_U_n_0),
        .icmp_ln91_reg_2547(icmp_ln91_reg_2547),
        .icmp_ln91_reg_2547_pp3_iter1_reg(icmp_ln91_reg_2547_pp3_iter1_reg),
        .\icmp_ln91_reg_2547_reg[0] (gmem_m_axi_U_n_84),
        .l_1_reg_4840(l_1_reg_4840),
        .l_2_reg_5880(l_2_reg_5880),
        .l_reg_4620(l_reg_4620),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .or_ln77_reg_2302(or_ln77_reg_2302),
        .p_57_in(p_57_in),
        .p_59_in(p_59_in),
        .p_reg(\icmp_ln76_reg_2253_pp2_iter2_reg_reg_n_0_[0] ),
        .ram_reg(ap_enable_reg_pp1_iter1_reg_n_0),
        .ram_reg_0(\icmp_ln71_reg_2162_reg_n_0_[0] ),
        .ram_reg_1(ap_enable_reg_pp1_iter2_reg_n_0),
        .ram_reg_2(dwbuf_V_U_n_32),
        .reg_7040(reg_7040),
        .reg_7080(reg_7080),
        .\reuse_reg200_fu_206_reg[0] (\icmp_ln76_reg_2253_pp2_iter4_reg_reg_n_0_[0] ),
        .s_ready_t_reg(I_RREADY4),
        .s_ready_t_reg_0(w_1_reg_5660),
        .s_ready_t_reg_1(gmem_addr_5_read_reg_24970),
        .select_ln76_8_reg_2292(select_ln76_8_reg_2292),
        .select_ln77_1_reg_2400(select_ln77_1_reg_2400),
        .select_ln77_6_reg_2314(select_ln77_6_reg_2314),
        .select_ln77_6_reg_2314_pp2_iter1_reg(select_ln77_6_reg_2314_pp2_iter1_reg),
        .\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] (select_ln77_5_reg_24160),
        .select_ln77_6_reg_2314_pp2_iter4_reg(select_ln77_6_reg_2314_pp2_iter4_reg),
        .\select_ln77_6_reg_2314_reg[0] (gmem_m_axi_U_n_78),
        .\select_ln77_reg_2308_reg[0] (icmp_ln76_fu_1100_p2),
        .\select_ln77_reg_2308_reg[0]_0 (icmp_ln78_1_fu_1140_p2),
        .\select_ln77_reg_2308_reg[0]_1 (ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_28),
        .\state_reg[0] (gmem_m_axi_U_n_2),
        .\state_reg[0]_0 (gmem_m_axi_U_n_4),
        .\state_reg[0]_1 (gmem_m_axi_U_n_12),
        .\state_reg[0]_2 (add_ln44_1_reg_20970),
        .\state_reg[0]_3 (gmem_addr_1_read_reg_21710),
        .\state_reg[0]_4 (add_ln72_1_reg_21660),
        .\w_1_reg_566_reg[0] (\icmp_ln76_reg_2253_reg_n_0_[0] ),
        .\w_1_reg_566_reg[0]_0 (ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_30),
        .x_EN_A(x_EN_A));
  FDRE \h_1_reg_507_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[0]),
        .Q(h_1_reg_507[0]),
        .R(fh_1_reg_543));
  FDRE \h_1_reg_507_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[1]),
        .Q(h_1_reg_507[1]),
        .R(fh_1_reg_543));
  FDRE \h_1_reg_507_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[2]),
        .Q(h_1_reg_507[2]),
        .R(fh_1_reg_543));
  FDRE \h_1_reg_507_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[3]),
        .Q(h_1_reg_507[3]),
        .R(fh_1_reg_543));
  FDRE \h_1_reg_507_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[4]),
        .Q(h_1_reg_507[4]),
        .R(fh_1_reg_543));
  FDRE \h_1_reg_507_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[5]),
        .Q(h_1_reg_507[5]),
        .R(fh_1_reg_543));
  FDRE \h_1_reg_507_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[6]),
        .Q(h_1_reg_507[6]),
        .R(fh_1_reg_543));
  FDRE \h_1_reg_507_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[7]),
        .Q(h_1_reg_507[7]),
        .R(fh_1_reg_543));
  FDRE \h_1_reg_507_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[8]),
        .Q(h_1_reg_507[8]),
        .R(fh_1_reg_543));
  FDRE \h_1_reg_507_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(select_ln76_9_reg_2339[9]),
        .Q(h_1_reg_507[9]),
        .R(fh_1_reg_543));
  FDRE \h_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[0]),
        .Q(\h_reg_610_reg_n_0_[0] ),
        .R(h_reg_610));
  FDRE \h_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[1]),
        .Q(\h_reg_610_reg_n_0_[1] ),
        .R(h_reg_610));
  FDRE \h_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[2]),
        .Q(\h_reg_610_reg_n_0_[2] ),
        .R(h_reg_610));
  FDRE \h_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[3]),
        .Q(\h_reg_610_reg_n_0_[3] ),
        .R(h_reg_610));
  FDRE \h_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[4]),
        .Q(\h_reg_610_reg_n_0_[4] ),
        .R(h_reg_610));
  FDRE \h_reg_610_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[5]),
        .Q(\h_reg_610_reg_n_0_[5] ),
        .R(h_reg_610));
  FDRE \h_reg_610_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[6]),
        .Q(\h_reg_610_reg_n_0_[6] ),
        .R(h_reg_610));
  FDRE \h_reg_610_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[7]),
        .Q(\h_reg_610_reg_n_0_[7] ),
        .R(h_reg_610));
  FDRE \h_reg_610_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[8]),
        .Q(\h_reg_610_reg_n_0_[8] ),
        .R(h_reg_610));
  FDRE \h_reg_610_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(select_ln55_1_reg_2584[9]),
        .Q(\h_reg_610_reg_n_0_[9] ),
        .R(h_reg_610));
  FDRE \icmp_ln42_reg_2030_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln42_fu_745_p2),
        .Q(icmp_ln42_reg_2030),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_10 
       (.I0(FW_read_reg_1958[15]),
        .I1(l_reg_462_reg[15]),
        .I2(l_reg_462_reg[17]),
        .I3(FW_read_reg_1958[17]),
        .I4(l_reg_462_reg[16]),
        .I5(FW_read_reg_1958[16]),
        .O(\icmp_ln43_reg_2093[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_11 
       (.I0(FW_read_reg_1958[12]),
        .I1(l_reg_462_reg[12]),
        .I2(l_reg_462_reg[14]),
        .I3(FW_read_reg_1958[14]),
        .I4(l_reg_462_reg[13]),
        .I5(FW_read_reg_1958[13]),
        .O(\icmp_ln43_reg_2093[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_12 
       (.I0(l_reg_462_reg[11]),
        .I1(FW_read_reg_1958[11]),
        .I2(l_reg_462_reg[9]),
        .I3(FW_read_reg_1958[9]),
        .I4(FW_read_reg_1958[10]),
        .I5(l_reg_462_reg[10]),
        .O(\icmp_ln43_reg_2093[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_13 
       (.I0(FW_read_reg_1958[6]),
        .I1(l_reg_462_reg[6]),
        .I2(l_reg_462_reg[8]),
        .I3(FW_read_reg_1958[8]),
        .I4(l_reg_462_reg[7]),
        .I5(FW_read_reg_1958[7]),
        .O(\icmp_ln43_reg_2093[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_14 
       (.I0(FW_read_reg_1958[4]),
        .I1(l_reg_462_reg[4]),
        .I2(l_reg_462_reg[5]),
        .I3(FW_read_reg_1958[5]),
        .I4(l_reg_462_reg[3]),
        .I5(FW_read_reg_1958[3]),
        .O(\icmp_ln43_reg_2093[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_15 
       (.I0(FW_read_reg_1958[0]),
        .I1(l_reg_462_reg[0]),
        .I2(l_reg_462_reg[2]),
        .I3(FW_read_reg_1958[2]),
        .I4(l_reg_462_reg[1]),
        .I5(FW_read_reg_1958[1]),
        .O(\icmp_ln43_reg_2093[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \icmp_ln43_reg_2093[0]_i_4 
       (.I0(FW_read_reg_1958[31]),
        .I1(FW_read_reg_1958[30]),
        .I2(l_reg_462_reg[30]),
        .O(\icmp_ln43_reg_2093[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_5 
       (.I0(FW_read_reg_1958[27]),
        .I1(l_reg_462_reg[27]),
        .I2(l_reg_462_reg[29]),
        .I3(FW_read_reg_1958[29]),
        .I4(l_reg_462_reg[28]),
        .I5(FW_read_reg_1958[28]),
        .O(\icmp_ln43_reg_2093[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_6 
       (.I0(l_reg_462_reg[26]),
        .I1(FW_read_reg_1958[26]),
        .I2(l_reg_462_reg[24]),
        .I3(FW_read_reg_1958[24]),
        .I4(FW_read_reg_1958[25]),
        .I5(l_reg_462_reg[25]),
        .O(\icmp_ln43_reg_2093[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_8 
       (.I0(l_reg_462_reg[23]),
        .I1(FW_read_reg_1958[23]),
        .I2(l_reg_462_reg[21]),
        .I3(FW_read_reg_1958[21]),
        .I4(FW_read_reg_1958[22]),
        .I5(l_reg_462_reg[22]),
        .O(\icmp_ln43_reg_2093[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln43_reg_2093[0]_i_9 
       (.I0(l_reg_462_reg[20]),
        .I1(FW_read_reg_1958[20]),
        .I2(l_reg_462_reg[18]),
        .I3(FW_read_reg_1958[18]),
        .I4(FW_read_reg_1958[19]),
        .I5(l_reg_462_reg[19]),
        .O(\icmp_ln43_reg_2093[0]_i_9_n_0 ));
  FDRE \icmp_ln43_reg_2093_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_2097_pp0_iter1_reg0),
        .D(\icmp_ln43_reg_2093_reg_n_0_[0] ),
        .Q(icmp_ln43_reg_2093_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln43_reg_2093_reg[0] 
       (.C(ap_clk),
        .CE(add_ln44_1_reg_2097_pp0_iter1_reg0),
        .D(ap_condition_pp0_exit_iter0_state12),
        .Q(\icmp_ln43_reg_2093_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln43_reg_2093_reg[0]_i_2 
       (.CI(\icmp_ln43_reg_2093_reg[0]_i_3_n_0 ),
        .CO({\NLW_icmp_ln43_reg_2093_reg[0]_i_2_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state12,\icmp_ln43_reg_2093_reg[0]_i_2_n_2 ,\icmp_ln43_reg_2093_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln43_reg_2093_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln43_reg_2093[0]_i_4_n_0 ,\icmp_ln43_reg_2093[0]_i_5_n_0 ,\icmp_ln43_reg_2093[0]_i_6_n_0 }));
  CARRY4 \icmp_ln43_reg_2093_reg[0]_i_3 
       (.CI(\icmp_ln43_reg_2093_reg[0]_i_7_n_0 ),
        .CO({\icmp_ln43_reg_2093_reg[0]_i_3_n_0 ,\icmp_ln43_reg_2093_reg[0]_i_3_n_1 ,\icmp_ln43_reg_2093_reg[0]_i_3_n_2 ,\icmp_ln43_reg_2093_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln43_reg_2093_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln43_reg_2093[0]_i_8_n_0 ,\icmp_ln43_reg_2093[0]_i_9_n_0 ,\icmp_ln43_reg_2093[0]_i_10_n_0 ,\icmp_ln43_reg_2093[0]_i_11_n_0 }));
  CARRY4 \icmp_ln43_reg_2093_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln43_reg_2093_reg[0]_i_7_n_0 ,\icmp_ln43_reg_2093_reg[0]_i_7_n_1 ,\icmp_ln43_reg_2093_reg[0]_i_7_n_2 ,\icmp_ln43_reg_2093_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln43_reg_2093_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln43_reg_2093[0]_i_12_n_0 ,\icmp_ln43_reg_2093[0]_i_13_n_0 ,\icmp_ln43_reg_2093[0]_i_14_n_0 ,\icmp_ln43_reg_2093[0]_i_15_n_0 }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_10 
       (.I0(w_reg_621[12]),
        .I1(reg_700[12]),
        .I2(reg_700[14]),
        .I3(w_reg_621[14]),
        .I4(reg_700[13]),
        .I5(w_reg_621[13]),
        .O(\icmp_ln56_reg_2579[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_11 
       (.I0(w_reg_621[9]),
        .I1(reg_700[9]),
        .I2(reg_700[11]),
        .I3(w_reg_621[11]),
        .I4(reg_700[10]),
        .I5(w_reg_621[10]),
        .O(\icmp_ln56_reg_2579[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_12 
       (.I0(w_reg_621[6]),
        .I1(reg_700[6]),
        .I2(reg_700[8]),
        .I3(w_reg_621[8]),
        .I4(reg_700[7]),
        .I5(w_reg_621[7]),
        .O(\icmp_ln56_reg_2579[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_13 
       (.I0(w_reg_621[3]),
        .I1(reg_700[3]),
        .I2(reg_700[5]),
        .I3(w_reg_621[5]),
        .I4(reg_700[4]),
        .I5(w_reg_621[4]),
        .O(\icmp_ln56_reg_2579[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_14 
       (.I0(w_reg_621[0]),
        .I1(reg_700[0]),
        .I2(reg_700[2]),
        .I3(w_reg_621[2]),
        .I4(reg_700[1]),
        .I5(w_reg_621[1]),
        .O(\icmp_ln56_reg_2579[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln56_reg_2579[0]_i_3 
       (.I0(w_reg_621[30]),
        .I1(reg_700[30]),
        .I2(w_reg_621[31]),
        .I3(reg_700[31]),
        .O(\icmp_ln56_reg_2579[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_4 
       (.I0(w_reg_621[27]),
        .I1(reg_700[27]),
        .I2(reg_700[29]),
        .I3(w_reg_621[29]),
        .I4(reg_700[28]),
        .I5(w_reg_621[28]),
        .O(\icmp_ln56_reg_2579[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_5 
       (.I0(w_reg_621[24]),
        .I1(reg_700[24]),
        .I2(reg_700[26]),
        .I3(w_reg_621[26]),
        .I4(reg_700[25]),
        .I5(w_reg_621[25]),
        .O(\icmp_ln56_reg_2579[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_7 
       (.I0(w_reg_621[21]),
        .I1(reg_700[21]),
        .I2(reg_700[23]),
        .I3(w_reg_621[23]),
        .I4(reg_700[22]),
        .I5(w_reg_621[22]),
        .O(\icmp_ln56_reg_2579[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_8 
       (.I0(w_reg_621[18]),
        .I1(reg_700[18]),
        .I2(reg_700[20]),
        .I3(w_reg_621[20]),
        .I4(reg_700[19]),
        .I5(w_reg_621[19]),
        .O(\icmp_ln56_reg_2579[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln56_reg_2579[0]_i_9 
       (.I0(w_reg_621[15]),
        .I1(reg_700[15]),
        .I2(reg_700[17]),
        .I3(w_reg_621[17]),
        .I4(reg_700[16]),
        .I5(w_reg_621[16]),
        .O(\icmp_ln56_reg_2579[0]_i_9_n_0 ));
  FDRE \icmp_ln56_reg_2579_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(\icmp_ln56_reg_2579_reg[0]_i_1_n_1 ),
        .Q(icmp_ln56_reg_2579),
        .R(1'b0));
  CARRY4 \icmp_ln56_reg_2579_reg[0]_i_1 
       (.CI(\icmp_ln56_reg_2579_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln56_reg_2579_reg[0]_i_1_CO_UNCONNECTED [3],\icmp_ln56_reg_2579_reg[0]_i_1_n_1 ,\icmp_ln56_reg_2579_reg[0]_i_1_n_2 ,\icmp_ln56_reg_2579_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln56_reg_2579_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln56_reg_2579[0]_i_3_n_0 ,\icmp_ln56_reg_2579[0]_i_4_n_0 ,\icmp_ln56_reg_2579[0]_i_5_n_0 }));
  CARRY4 \icmp_ln56_reg_2579_reg[0]_i_2 
       (.CI(\icmp_ln56_reg_2579_reg[0]_i_6_n_0 ),
        .CO({\icmp_ln56_reg_2579_reg[0]_i_2_n_0 ,\icmp_ln56_reg_2579_reg[0]_i_2_n_1 ,\icmp_ln56_reg_2579_reg[0]_i_2_n_2 ,\icmp_ln56_reg_2579_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln56_reg_2579_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln56_reg_2579[0]_i_7_n_0 ,\icmp_ln56_reg_2579[0]_i_8_n_0 ,\icmp_ln56_reg_2579[0]_i_9_n_0 ,\icmp_ln56_reg_2579[0]_i_10_n_0 }));
  CARRY4 \icmp_ln56_reg_2579_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\icmp_ln56_reg_2579_reg[0]_i_6_n_0 ,\icmp_ln56_reg_2579_reg[0]_i_6_n_1 ,\icmp_ln56_reg_2579_reg[0]_i_6_n_2 ,\icmp_ln56_reg_2579_reg[0]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln56_reg_2579_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln56_reg_2579[0]_i_11_n_0 ,\icmp_ln56_reg_2579[0]_i_12_n_0 ,\icmp_ln56_reg_2579[0]_i_13_n_0 ,\icmp_ln56_reg_2579[0]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln59_reg_2650[0]_i_1 
       (.I0(icmp_ln59_fu_1823_p2),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(icmp_ln59_reg_2650),
        .O(\icmp_ln59_reg_2650[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln59_reg_2650_pp4_iter1_reg[0]_i_1 
       (.I0(icmp_ln59_reg_2650),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(icmp_ln59_reg_2650_pp4_iter1_reg),
        .O(\icmp_ln59_reg_2650_pp4_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln59_reg_2650_pp4_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln59_reg_2650_pp4_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln59_reg_2650_pp4_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln59_reg_2650_pp4_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln59_reg_2650_pp4_iter1_reg),
        .Q(icmp_ln59_reg_2650_pp4_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln59_reg_2650_pp4_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln59_reg_2650_pp4_iter2_reg),
        .Q(icmp_ln59_reg_2650_pp4_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln59_reg_2650_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln59_reg_2650[0]_i_1_n_0 ),
        .Q(icmp_ln59_reg_2650),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_10 
       (.I0(FW_read_reg_1958[15]),
        .I1(l_1_reg_484_reg[15]),
        .I2(l_1_reg_484_reg[17]),
        .I3(FW_read_reg_1958[17]),
        .I4(l_1_reg_484_reg[16]),
        .I5(FW_read_reg_1958[16]),
        .O(\icmp_ln71_reg_2162[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_11 
       (.I0(FW_read_reg_1958[12]),
        .I1(l_1_reg_484_reg[12]),
        .I2(l_1_reg_484_reg[14]),
        .I3(FW_read_reg_1958[14]),
        .I4(l_1_reg_484_reg[13]),
        .I5(FW_read_reg_1958[13]),
        .O(\icmp_ln71_reg_2162[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_12 
       (.I0(l_1_reg_484_reg[11]),
        .I1(FW_read_reg_1958[11]),
        .I2(l_1_reg_484_reg[9]),
        .I3(FW_read_reg_1958[9]),
        .I4(FW_read_reg_1958[10]),
        .I5(l_1_reg_484_reg[10]),
        .O(\icmp_ln71_reg_2162[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_13 
       (.I0(FW_read_reg_1958[6]),
        .I1(l_1_reg_484_reg[6]),
        .I2(l_1_reg_484_reg[8]),
        .I3(FW_read_reg_1958[8]),
        .I4(l_1_reg_484_reg[7]),
        .I5(FW_read_reg_1958[7]),
        .O(\icmp_ln71_reg_2162[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_14 
       (.I0(FW_read_reg_1958[3]),
        .I1(l_1_reg_484_reg[3]),
        .I2(l_1_reg_484_reg[5]),
        .I3(FW_read_reg_1958[5]),
        .I4(l_1_reg_484_reg[4]),
        .I5(FW_read_reg_1958[4]),
        .O(\icmp_ln71_reg_2162[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_15 
       (.I0(FW_read_reg_1958[1]),
        .I1(l_1_reg_484_reg[1]),
        .I2(l_1_reg_484_reg[2]),
        .I3(FW_read_reg_1958[2]),
        .I4(l_1_reg_484_reg[0]),
        .I5(FW_read_reg_1958[0]),
        .O(\icmp_ln71_reg_2162[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \icmp_ln71_reg_2162[0]_i_4 
       (.I0(FW_read_reg_1958[31]),
        .I1(FW_read_reg_1958[30]),
        .I2(l_1_reg_484_reg[30]),
        .O(\icmp_ln71_reg_2162[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_5 
       (.I0(FW_read_reg_1958[27]),
        .I1(l_1_reg_484_reg[27]),
        .I2(l_1_reg_484_reg[29]),
        .I3(FW_read_reg_1958[29]),
        .I4(l_1_reg_484_reg[28]),
        .I5(FW_read_reg_1958[28]),
        .O(\icmp_ln71_reg_2162[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_6 
       (.I0(l_1_reg_484_reg[26]),
        .I1(FW_read_reg_1958[26]),
        .I2(l_1_reg_484_reg[24]),
        .I3(FW_read_reg_1958[24]),
        .I4(FW_read_reg_1958[25]),
        .I5(l_1_reg_484_reg[25]),
        .O(\icmp_ln71_reg_2162[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_8 
       (.I0(FW_read_reg_1958[21]),
        .I1(l_1_reg_484_reg[21]),
        .I2(l_1_reg_484_reg[23]),
        .I3(FW_read_reg_1958[23]),
        .I4(l_1_reg_484_reg[22]),
        .I5(FW_read_reg_1958[22]),
        .O(\icmp_ln71_reg_2162[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln71_reg_2162[0]_i_9 
       (.I0(l_1_reg_484_reg[20]),
        .I1(FW_read_reg_1958[20]),
        .I2(l_1_reg_484_reg[18]),
        .I3(FW_read_reg_1958[18]),
        .I4(FW_read_reg_1958[19]),
        .I5(l_1_reg_484_reg[19]),
        .O(\icmp_ln71_reg_2162[0]_i_9_n_0 ));
  FDRE \icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_2166_pp1_iter1_reg0),
        .D(\icmp_ln71_reg_2162_reg_n_0_[0] ),
        .Q(icmp_ln71_reg_2162_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln71_reg_2162_reg[0] 
       (.C(ap_clk),
        .CE(add_ln72_1_reg_2166_pp1_iter1_reg0),
        .D(ap_condition_pp1_exit_iter0_state26),
        .Q(\icmp_ln71_reg_2162_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \icmp_ln71_reg_2162_reg[0]_i_2 
       (.CI(\icmp_ln71_reg_2162_reg[0]_i_3_n_0 ),
        .CO({\NLW_icmp_ln71_reg_2162_reg[0]_i_2_CO_UNCONNECTED [3],ap_condition_pp1_exit_iter0_state26,\icmp_ln71_reg_2162_reg[0]_i_2_n_2 ,\icmp_ln71_reg_2162_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln71_reg_2162_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln71_reg_2162[0]_i_4_n_0 ,\icmp_ln71_reg_2162[0]_i_5_n_0 ,\icmp_ln71_reg_2162[0]_i_6_n_0 }));
  CARRY4 \icmp_ln71_reg_2162_reg[0]_i_3 
       (.CI(\icmp_ln71_reg_2162_reg[0]_i_7_n_0 ),
        .CO({\icmp_ln71_reg_2162_reg[0]_i_3_n_0 ,\icmp_ln71_reg_2162_reg[0]_i_3_n_1 ,\icmp_ln71_reg_2162_reg[0]_i_3_n_2 ,\icmp_ln71_reg_2162_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln71_reg_2162_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln71_reg_2162[0]_i_8_n_0 ,\icmp_ln71_reg_2162[0]_i_9_n_0 ,\icmp_ln71_reg_2162[0]_i_10_n_0 ,\icmp_ln71_reg_2162[0]_i_11_n_0 }));
  CARRY4 \icmp_ln71_reg_2162_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\icmp_ln71_reg_2162_reg[0]_i_7_n_0 ,\icmp_ln71_reg_2162_reg[0]_i_7_n_1 ,\icmp_ln71_reg_2162_reg[0]_i_7_n_2 ,\icmp_ln71_reg_2162_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln71_reg_2162_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln71_reg_2162[0]_i_12_n_0 ,\icmp_ln71_reg_2162[0]_i_13_n_0 ,\icmp_ln71_reg_2162[0]_i_14_n_0 ,\icmp_ln71_reg_2162[0]_i_15_n_0 }));
  FDRE \icmp_ln76_reg_2253_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\icmp_ln76_reg_2253_reg_n_0_[0] ),
        .Q(\icmp_ln76_reg_2253_pp2_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\icmp_ln76_reg_2253_pp2_iter1_reg_reg_n_0_[0] ),
        .Q(\icmp_ln76_reg_2253_pp2_iter2_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\icmp_ln76_reg_2253_pp2_iter2_reg_reg_n_0_[0] ),
        .Q(icmp_ln76_reg_2253_pp2_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(icmp_ln76_reg_2253_pp2_iter3_reg),
        .Q(\icmp_ln76_reg_2253_pp2_iter4_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln76_reg_2253_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(icmp_ln76_fu_1100_p2),
        .Q(\icmp_ln76_reg_2253_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln77_reg_2262_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(icmp_ln77_reg_2262),
        .Q(icmp_ln77_reg_2262_pp2_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\icmp_ln77_reg_2262_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\icmp_ln77_reg_2262_pp2_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln77_reg_2262_pp2_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_57_in),
        .CLK(ap_clk),
        .D(icmp_ln77_reg_2262_pp2_iter1_reg),
        .Q(\icmp_ln77_reg_2262_pp2_iter3_reg_reg[0]_srl2_n_0 ));
  FDRE \icmp_ln77_reg_2262_pp2_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\icmp_ln77_reg_2262_pp2_iter3_reg_reg[0]_srl2_n_0 ),
        .Q(icmp_ln77_reg_2262_pp2_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln77_reg_2262_reg[0] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_28),
        .Q(icmp_ln77_reg_2262),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \icmp_ln78_reg_2232[0]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(\icmp_ln78_reg_2232_reg_n_0_[0] ),
        .I2(\icmp_ln78_reg_2232[0]_i_2_n_0 ),
        .I3(\icmp_ln78_reg_2232[0]_i_3_n_0 ),
        .I4(\icmp_ln78_reg_2232[0]_i_4_n_0 ),
        .O(\icmp_ln78_reg_2232[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln78_reg_2232[0]_i_10 
       (.I0(mul_ln76_reg_2176[13]),
        .I1(mul_ln76_reg_2176[19]),
        .I2(mul_ln76_reg_2176[22]),
        .I3(mul_ln76_reg_2176[21]),
        .O(\icmp_ln78_reg_2232[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln78_reg_2232[0]_i_11 
       (.I0(mul_ln76_reg_2176[63]),
        .I1(mul_ln76_reg_2176[47]),
        .I2(mul_ln76_reg_2176[4]),
        .I3(mul_ln76_reg_2176[8]),
        .O(\icmp_ln78_reg_2232[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln78_reg_2232[0]_i_12 
       (.I0(mul_ln76_reg_2176[32]),
        .I1(mul_ln76_reg_2176[35]),
        .I2(mul_ln76_reg_2176[55]),
        .I3(mul_ln76_reg_2176[31]),
        .I4(\icmp_ln78_reg_2232[0]_i_16_n_0 ),
        .O(\icmp_ln78_reg_2232[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln78_reg_2232[0]_i_13 
       (.I0(mul_ln76_reg_2176[62]),
        .I1(mul_ln76_reg_2176[56]),
        .I2(mul_ln76_reg_2176[43]),
        .I3(mul_ln76_reg_2176[57]),
        .O(\icmp_ln78_reg_2232[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln78_reg_2232[0]_i_14 
       (.I0(mul_ln76_reg_2176[45]),
        .I1(mul_ln76_reg_2176[10]),
        .I2(mul_ln76_reg_2176[50]),
        .I3(mul_ln76_reg_2176[53]),
        .I4(\icmp_ln78_reg_2232[0]_i_17_n_0 ),
        .O(\icmp_ln78_reg_2232[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln78_reg_2232[0]_i_15 
       (.I0(mul_ln76_reg_2176[58]),
        .I1(mul_ln76_reg_2176[26]),
        .I2(mul_ln76_reg_2176[61]),
        .I3(mul_ln76_reg_2176[60]),
        .O(\icmp_ln78_reg_2232[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln78_reg_2232[0]_i_16 
       (.I0(mul_ln76_reg_2176[34]),
        .I1(mul_ln76_reg_2176[29]),
        .I2(mul_ln76_reg_2176[52]),
        .I3(mul_ln76_reg_2176[39]),
        .O(\icmp_ln78_reg_2232[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln78_reg_2232[0]_i_17 
       (.I0(mul_ln76_reg_2176[46]),
        .I1(mul_ln76_reg_2176[5]),
        .I2(mul_ln76_reg_2176[51]),
        .I3(mul_ln76_reg_2176[9]),
        .O(\icmp_ln78_reg_2232[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln78_reg_2232[0]_i_2 
       (.I0(\icmp_ln78_reg_2232[0]_i_5_n_0 ),
        .I1(mul_ln76_reg_2176[38]),
        .I2(mul_ln76_reg_2176[41]),
        .I3(mul_ln76_reg_2176[18]),
        .I4(\icmp_ln78_reg_2232[0]_i_6_n_0 ),
        .I5(\icmp_ln78_reg_2232[0]_i_7_n_0 ),
        .O(\icmp_ln78_reg_2232[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln78_reg_2232[0]_i_3 
       (.I0(mul_ln76_reg_2176[2]),
        .I1(ap_CS_fsm_state40),
        .I2(mul_ln76_reg_2176[6]),
        .I3(mul_ln76_reg_2176[42]),
        .I4(mul_ln76_reg_2176[40]),
        .I5(mul_ln76_reg_2176[1]),
        .O(\icmp_ln78_reg_2232[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln78_reg_2232[0]_i_4 
       (.I0(\icmp_ln78_reg_2232[0]_i_8_n_0 ),
        .I1(mul_ln76_reg_2176[36]),
        .I2(mul_ln76_reg_2176[30]),
        .I3(mul_ln76_reg_2176[28]),
        .I4(mul_ln76_reg_2176[27]),
        .I5(\icmp_ln78_reg_2232[0]_i_9_n_0 ),
        .O(\icmp_ln78_reg_2232[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln78_reg_2232[0]_i_5 
       (.I0(mul_ln76_reg_2176[33]),
        .I1(mul_ln76_reg_2176[16]),
        .I2(mul_ln76_reg_2176[24]),
        .I3(mul_ln76_reg_2176[37]),
        .I4(\icmp_ln78_reg_2232[0]_i_10_n_0 ),
        .O(\icmp_ln78_reg_2232[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln78_reg_2232[0]_i_6 
       (.I0(\icmp_ln78_reg_2232[0]_i_11_n_0 ),
        .I1(mul_ln76_reg_2176[15]),
        .I2(mul_ln76_reg_2176[14]),
        .I3(mul_ln76_reg_2176[25]),
        .I4(mul_ln76_reg_2176[12]),
        .I5(\icmp_ln78_reg_2232[0]_i_12_n_0 ),
        .O(\icmp_ln78_reg_2232[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln78_reg_2232[0]_i_7 
       (.I0(\icmp_ln78_reg_2232[0]_i_13_n_0 ),
        .I1(mul_ln76_reg_2176[44]),
        .I2(mul_ln76_reg_2176[0]),
        .I3(mul_ln76_reg_2176[48]),
        .I4(mul_ln76_reg_2176[3]),
        .I5(\icmp_ln78_reg_2232[0]_i_14_n_0 ),
        .O(\icmp_ln78_reg_2232[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln78_reg_2232[0]_i_8 
       (.I0(mul_ln76_reg_2176[20]),
        .I1(mul_ln76_reg_2176[11]),
        .I2(mul_ln76_reg_2176[23]),
        .I3(mul_ln76_reg_2176[17]),
        .O(\icmp_ln78_reg_2232[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln78_reg_2232[0]_i_9 
       (.I0(mul_ln76_reg_2176[54]),
        .I1(mul_ln76_reg_2176[7]),
        .I2(mul_ln76_reg_2176[59]),
        .I3(mul_ln76_reg_2176[49]),
        .I4(\icmp_ln78_reg_2232[0]_i_15_n_0 ),
        .O(\icmp_ln78_reg_2232[0]_i_9_n_0 ));
  FDRE \icmp_ln78_reg_2232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln78_reg_2232[0]_i_1_n_0 ),
        .Q(\icmp_ln78_reg_2232_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \icmp_ln79_1_reg_2226[0]_i_1 
       (.I0(ap_CS_fsm_state40),
        .I1(\icmp_ln79_1_reg_2226_reg_n_0_[0] ),
        .I2(\icmp_ln79_1_reg_2226[0]_i_2_n_0 ),
        .O(\icmp_ln79_1_reg_2226[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln79_1_reg_2226[0]_i_2 
       (.I0(\icmp_ln79_1_reg_2226[0]_i_3_n_0 ),
        .I1(\icmp_ln79_1_reg_2226[0]_i_4_n_0 ),
        .I2(\icmp_ln79_1_reg_2226[0]_i_5_n_0 ),
        .I3(\icmp_ln79_1_reg_2226[0]_i_6_n_0 ),
        .I4(\icmp_ln79_1_reg_2226[0]_i_7_n_0 ),
        .I5(\icmp_ln79_1_reg_2226[0]_i_8_n_0 ),
        .O(\icmp_ln79_1_reg_2226[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln79_1_reg_2226[0]_i_3 
       (.I0(FW_read_reg_1958[14]),
        .I1(FW_read_reg_1958[13]),
        .I2(FW_read_reg_1958[12]),
        .I3(FW_read_reg_1958[20]),
        .I4(FW_read_reg_1958[19]),
        .I5(FW_read_reg_1958[18]),
        .O(\icmp_ln79_1_reg_2226[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \icmp_ln79_1_reg_2226[0]_i_4 
       (.I0(FW_read_reg_1958[24]),
        .I1(FW_read_reg_1958[25]),
        .I2(FW_read_reg_1958[26]),
        .O(\icmp_ln79_1_reg_2226[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \icmp_ln79_1_reg_2226[0]_i_5 
       (.I0(FW_read_reg_1958[30]),
        .I1(FW_read_reg_1958[31]),
        .I2(FW_read_reg_1958[4]),
        .I3(FW_read_reg_1958[0]),
        .I4(FW_read_reg_1958[2]),
        .I5(ap_CS_fsm_state40),
        .O(\icmp_ln79_1_reg_2226[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln79_1_reg_2226[0]_i_6 
       (.I0(FW_read_reg_1958[8]),
        .I1(FW_read_reg_1958[7]),
        .I2(FW_read_reg_1958[6]),
        .I3(FW_read_reg_1958[5]),
        .I4(FW_read_reg_1958[1]),
        .I5(FW_read_reg_1958[3]),
        .O(\icmp_ln79_1_reg_2226[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln79_1_reg_2226[0]_i_7 
       (.I0(FW_read_reg_1958[17]),
        .I1(FW_read_reg_1958[16]),
        .I2(FW_read_reg_1958[15]),
        .I3(FW_read_reg_1958[23]),
        .I4(FW_read_reg_1958[22]),
        .I5(FW_read_reg_1958[21]),
        .O(\icmp_ln79_1_reg_2226[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln79_1_reg_2226[0]_i_8 
       (.I0(FW_read_reg_1958[11]),
        .I1(FW_read_reg_1958[10]),
        .I2(FW_read_reg_1958[9]),
        .I3(FW_read_reg_1958[29]),
        .I4(FW_read_reg_1958[28]),
        .I5(FW_read_reg_1958[27]),
        .O(\icmp_ln79_1_reg_2226[0]_i_8_n_0 ));
  FDRE \icmp_ln79_1_reg_2226_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln79_1_reg_2226[0]_i_1_n_0 ),
        .Q(\icmp_ln79_1_reg_2226_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln91_reg_2547_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_84),
        .Q(icmp_ln91_reg_2547_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln91_reg_2547_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem_m_axi_U_n_85),
        .Q(icmp_ln91_reg_2547),
        .R(1'b0));
  FDRE \indvar_flatten133_reg_495_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[0]),
        .Q(indvar_flatten133_reg_495[0]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[100] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[100]),
        .Q(indvar_flatten133_reg_495[100]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[101] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[101]),
        .Q(indvar_flatten133_reg_495[101]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[102] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[102]),
        .Q(indvar_flatten133_reg_495[102]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[103] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[103]),
        .Q(indvar_flatten133_reg_495[103]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[104] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[104]),
        .Q(indvar_flatten133_reg_495[104]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[105] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[105]),
        .Q(indvar_flatten133_reg_495[105]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[106] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[106]),
        .Q(indvar_flatten133_reg_495[106]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[107] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[107]),
        .Q(indvar_flatten133_reg_495[107]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[108] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[108]),
        .Q(indvar_flatten133_reg_495[108]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[109] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[109]),
        .Q(indvar_flatten133_reg_495[109]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[10]),
        .Q(indvar_flatten133_reg_495[10]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[110] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[110]),
        .Q(indvar_flatten133_reg_495[110]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[111] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[111]),
        .Q(indvar_flatten133_reg_495[111]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[112] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[112]),
        .Q(indvar_flatten133_reg_495[112]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[113] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[113]),
        .Q(indvar_flatten133_reg_495[113]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[114] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[114]),
        .Q(indvar_flatten133_reg_495[114]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[115] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[115]),
        .Q(indvar_flatten133_reg_495[115]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[116] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[116]),
        .Q(indvar_flatten133_reg_495[116]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[117] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[117]),
        .Q(indvar_flatten133_reg_495[117]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[118] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[118]),
        .Q(indvar_flatten133_reg_495[118]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[119] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[119]),
        .Q(indvar_flatten133_reg_495[119]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[11]),
        .Q(indvar_flatten133_reg_495[11]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[120] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[120]),
        .Q(indvar_flatten133_reg_495[120]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[121] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[121]),
        .Q(indvar_flatten133_reg_495[121]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[122] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[122]),
        .Q(indvar_flatten133_reg_495[122]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[123] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[123]),
        .Q(indvar_flatten133_reg_495[123]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[124] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[124]),
        .Q(indvar_flatten133_reg_495[124]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[125] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[125]),
        .Q(indvar_flatten133_reg_495[125]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[126] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[126]),
        .Q(indvar_flatten133_reg_495[126]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[127] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[127]),
        .Q(indvar_flatten133_reg_495[127]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[12] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[12]),
        .Q(indvar_flatten133_reg_495[12]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[13] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[13]),
        .Q(indvar_flatten133_reg_495[13]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[14] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[14]),
        .Q(indvar_flatten133_reg_495[14]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[15] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[15]),
        .Q(indvar_flatten133_reg_495[15]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[16] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[16]),
        .Q(indvar_flatten133_reg_495[16]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[17] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[17]),
        .Q(indvar_flatten133_reg_495[17]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[18] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[18]),
        .Q(indvar_flatten133_reg_495[18]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[19] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[19]),
        .Q(indvar_flatten133_reg_495[19]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[1]),
        .Q(indvar_flatten133_reg_495[1]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[20] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[20]),
        .Q(indvar_flatten133_reg_495[20]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[21] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[21]),
        .Q(indvar_flatten133_reg_495[21]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[22] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[22]),
        .Q(indvar_flatten133_reg_495[22]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[23] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[23]),
        .Q(indvar_flatten133_reg_495[23]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[24] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[24]),
        .Q(indvar_flatten133_reg_495[24]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[25] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[25]),
        .Q(indvar_flatten133_reg_495[25]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[26] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[26]),
        .Q(indvar_flatten133_reg_495[26]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[27] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[27]),
        .Q(indvar_flatten133_reg_495[27]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[28] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[28]),
        .Q(indvar_flatten133_reg_495[28]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[29] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[29]),
        .Q(indvar_flatten133_reg_495[29]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[2]),
        .Q(indvar_flatten133_reg_495[2]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[30] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[30]),
        .Q(indvar_flatten133_reg_495[30]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[31] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[31]),
        .Q(indvar_flatten133_reg_495[31]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[32] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[32]),
        .Q(indvar_flatten133_reg_495[32]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[33] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[33]),
        .Q(indvar_flatten133_reg_495[33]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[34] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[34]),
        .Q(indvar_flatten133_reg_495[34]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[35] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[35]),
        .Q(indvar_flatten133_reg_495[35]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[36] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[36]),
        .Q(indvar_flatten133_reg_495[36]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[37] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[37]),
        .Q(indvar_flatten133_reg_495[37]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[38] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[38]),
        .Q(indvar_flatten133_reg_495[38]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[39] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[39]),
        .Q(indvar_flatten133_reg_495[39]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[3]),
        .Q(indvar_flatten133_reg_495[3]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[40] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[40]),
        .Q(indvar_flatten133_reg_495[40]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[41] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[41]),
        .Q(indvar_flatten133_reg_495[41]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[42] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[42]),
        .Q(indvar_flatten133_reg_495[42]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[43] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[43]),
        .Q(indvar_flatten133_reg_495[43]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[44] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[44]),
        .Q(indvar_flatten133_reg_495[44]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[45] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[45]),
        .Q(indvar_flatten133_reg_495[45]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[46] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[46]),
        .Q(indvar_flatten133_reg_495[46]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[47] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[47]),
        .Q(indvar_flatten133_reg_495[47]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[48] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[48]),
        .Q(indvar_flatten133_reg_495[48]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[49] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[49]),
        .Q(indvar_flatten133_reg_495[49]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[4]),
        .Q(indvar_flatten133_reg_495[4]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[50] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[50]),
        .Q(indvar_flatten133_reg_495[50]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[51] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[51]),
        .Q(indvar_flatten133_reg_495[51]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[52] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[52]),
        .Q(indvar_flatten133_reg_495[52]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[53] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[53]),
        .Q(indvar_flatten133_reg_495[53]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[54] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[54]),
        .Q(indvar_flatten133_reg_495[54]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[55] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[55]),
        .Q(indvar_flatten133_reg_495[55]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[56] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[56]),
        .Q(indvar_flatten133_reg_495[56]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[57] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[57]),
        .Q(indvar_flatten133_reg_495[57]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[58] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[58]),
        .Q(indvar_flatten133_reg_495[58]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[59] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[59]),
        .Q(indvar_flatten133_reg_495[59]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[5]),
        .Q(indvar_flatten133_reg_495[5]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[60] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[60]),
        .Q(indvar_flatten133_reg_495[60]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[61] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[61]),
        .Q(indvar_flatten133_reg_495[61]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[62] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[62]),
        .Q(indvar_flatten133_reg_495[62]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[63] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[63]),
        .Q(indvar_flatten133_reg_495[63]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[64] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[64]),
        .Q(indvar_flatten133_reg_495[64]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[65] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[65]),
        .Q(indvar_flatten133_reg_495[65]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[66] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[66]),
        .Q(indvar_flatten133_reg_495[66]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[67] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[67]),
        .Q(indvar_flatten133_reg_495[67]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[68] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[68]),
        .Q(indvar_flatten133_reg_495[68]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[69] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[69]),
        .Q(indvar_flatten133_reg_495[69]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[6]),
        .Q(indvar_flatten133_reg_495[6]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[70] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[70]),
        .Q(indvar_flatten133_reg_495[70]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[71] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[71]),
        .Q(indvar_flatten133_reg_495[71]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[72] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[72]),
        .Q(indvar_flatten133_reg_495[72]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[73] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[73]),
        .Q(indvar_flatten133_reg_495[73]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[74] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[74]),
        .Q(indvar_flatten133_reg_495[74]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[75] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[75]),
        .Q(indvar_flatten133_reg_495[75]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[76] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[76]),
        .Q(indvar_flatten133_reg_495[76]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[77] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[77]),
        .Q(indvar_flatten133_reg_495[77]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[78] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[78]),
        .Q(indvar_flatten133_reg_495[78]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[79] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[79]),
        .Q(indvar_flatten133_reg_495[79]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[7]),
        .Q(indvar_flatten133_reg_495[7]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[80] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[80]),
        .Q(indvar_flatten133_reg_495[80]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[81] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[81]),
        .Q(indvar_flatten133_reg_495[81]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[82] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[82]),
        .Q(indvar_flatten133_reg_495[82]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[83] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[83]),
        .Q(indvar_flatten133_reg_495[83]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[84] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[84]),
        .Q(indvar_flatten133_reg_495[84]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[85] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[85]),
        .Q(indvar_flatten133_reg_495[85]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[86] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[86]),
        .Q(indvar_flatten133_reg_495[86]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[87] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[87]),
        .Q(indvar_flatten133_reg_495[87]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[88] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[88]),
        .Q(indvar_flatten133_reg_495[88]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[89] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[89]),
        .Q(indvar_flatten133_reg_495[89]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[8]),
        .Q(indvar_flatten133_reg_495[8]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[90] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[90]),
        .Q(indvar_flatten133_reg_495[90]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[91] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[91]),
        .Q(indvar_flatten133_reg_495[91]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[92] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[92]),
        .Q(indvar_flatten133_reg_495[92]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[93] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[93]),
        .Q(indvar_flatten133_reg_495[93]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[94] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[94]),
        .Q(indvar_flatten133_reg_495[94]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[95] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[95]),
        .Q(indvar_flatten133_reg_495[95]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[96] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[96]),
        .Q(indvar_flatten133_reg_495[96]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[97] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[97]),
        .Q(indvar_flatten133_reg_495[97]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[98] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[98]),
        .Q(indvar_flatten133_reg_495[98]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[99] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[99]),
        .Q(indvar_flatten133_reg_495[99]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten133_reg_495_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(add_ln76_2_reg_2323[9]),
        .Q(indvar_flatten133_reg_495[9]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[0] ),
        .Q(indvar_flatten23_reg_531[0]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[10] ),
        .Q(indvar_flatten23_reg_531[10]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[11] ),
        .Q(indvar_flatten23_reg_531[11]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[12] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[12] ),
        .Q(indvar_flatten23_reg_531[12]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[13] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[13] ),
        .Q(indvar_flatten23_reg_531[13]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[14] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[14] ),
        .Q(indvar_flatten23_reg_531[14]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[15] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[15] ),
        .Q(indvar_flatten23_reg_531[15]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[16] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[16] ),
        .Q(indvar_flatten23_reg_531[16]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[17] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[17] ),
        .Q(indvar_flatten23_reg_531[17]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[18] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[18] ),
        .Q(indvar_flatten23_reg_531[18]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[19] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[19] ),
        .Q(indvar_flatten23_reg_531[19]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[1] ),
        .Q(indvar_flatten23_reg_531[1]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[20] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[20] ),
        .Q(indvar_flatten23_reg_531[20]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[21] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[21] ),
        .Q(indvar_flatten23_reg_531[21]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[22] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[22] ),
        .Q(indvar_flatten23_reg_531[22]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[23] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[23] ),
        .Q(indvar_flatten23_reg_531[23]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[24] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[24] ),
        .Q(indvar_flatten23_reg_531[24]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[25] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[25] ),
        .Q(indvar_flatten23_reg_531[25]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[26] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[26] ),
        .Q(indvar_flatten23_reg_531[26]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[27] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[27] ),
        .Q(indvar_flatten23_reg_531[27]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[28] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[28] ),
        .Q(indvar_flatten23_reg_531[28]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[29] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[29] ),
        .Q(indvar_flatten23_reg_531[29]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[2] ),
        .Q(indvar_flatten23_reg_531[2]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[30] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[30] ),
        .Q(indvar_flatten23_reg_531[30]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[31] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[31] ),
        .Q(indvar_flatten23_reg_531[31]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[32] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[32] ),
        .Q(indvar_flatten23_reg_531[32]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[33] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[33] ),
        .Q(indvar_flatten23_reg_531[33]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[34] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[34] ),
        .Q(indvar_flatten23_reg_531[34]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[35] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[35] ),
        .Q(indvar_flatten23_reg_531[35]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[36] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[36] ),
        .Q(indvar_flatten23_reg_531[36]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[37] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[37] ),
        .Q(indvar_flatten23_reg_531[37]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[38] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[38] ),
        .Q(indvar_flatten23_reg_531[38]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[39] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[39] ),
        .Q(indvar_flatten23_reg_531[39]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[3] ),
        .Q(indvar_flatten23_reg_531[3]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[40] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[40] ),
        .Q(indvar_flatten23_reg_531[40]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[41] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[41] ),
        .Q(indvar_flatten23_reg_531[41]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[42] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[42] ),
        .Q(indvar_flatten23_reg_531[42]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[43] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[43] ),
        .Q(indvar_flatten23_reg_531[43]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[44] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[44] ),
        .Q(indvar_flatten23_reg_531[44]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[45] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[45] ),
        .Q(indvar_flatten23_reg_531[45]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[46] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[46] ),
        .Q(indvar_flatten23_reg_531[46]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[47] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[47] ),
        .Q(indvar_flatten23_reg_531[47]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[48] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[48] ),
        .Q(indvar_flatten23_reg_531[48]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[49] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[49] ),
        .Q(indvar_flatten23_reg_531[49]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[4] ),
        .Q(indvar_flatten23_reg_531[4]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[50] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[50] ),
        .Q(indvar_flatten23_reg_531[50]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[51] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[51] ),
        .Q(indvar_flatten23_reg_531[51]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[52] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[52] ),
        .Q(indvar_flatten23_reg_531[52]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[53] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[53] ),
        .Q(indvar_flatten23_reg_531[53]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[54] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[54] ),
        .Q(indvar_flatten23_reg_531[54]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[55] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[55] ),
        .Q(indvar_flatten23_reg_531[55]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[56] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[56] ),
        .Q(indvar_flatten23_reg_531[56]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[57] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[57] ),
        .Q(indvar_flatten23_reg_531[57]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[58] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[58] ),
        .Q(indvar_flatten23_reg_531[58]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[59] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[59] ),
        .Q(indvar_flatten23_reg_531[59]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[5] ),
        .Q(indvar_flatten23_reg_531[5]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[60] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[60] ),
        .Q(indvar_flatten23_reg_531[60]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[61] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[61] ),
        .Q(indvar_flatten23_reg_531[61]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[62] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[62] ),
        .Q(indvar_flatten23_reg_531[62]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[63] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[63] ),
        .Q(indvar_flatten23_reg_531[63]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[6] ),
        .Q(indvar_flatten23_reg_531[6]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[7] ),
        .Q(indvar_flatten23_reg_531[7]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[8] ),
        .Q(indvar_flatten23_reg_531[8]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten23_reg_531_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln78_5_reg_2370_reg_n_0_[9] ),
        .Q(indvar_flatten23_reg_531[9]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[0] ),
        .Q(indvar_flatten67_reg_519[0]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[10] ),
        .Q(indvar_flatten67_reg_519[10]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[11] ),
        .Q(indvar_flatten67_reg_519[11]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[12] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[12] ),
        .Q(indvar_flatten67_reg_519[12]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[13] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[13] ),
        .Q(indvar_flatten67_reg_519[13]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[14] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[14] ),
        .Q(indvar_flatten67_reg_519[14]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[15] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[15] ),
        .Q(indvar_flatten67_reg_519[15]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[16] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[16] ),
        .Q(indvar_flatten67_reg_519[16]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[17] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[17] ),
        .Q(indvar_flatten67_reg_519[17]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[18] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[18] ),
        .Q(indvar_flatten67_reg_519[18]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[19] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[19] ),
        .Q(indvar_flatten67_reg_519[19]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[1] ),
        .Q(indvar_flatten67_reg_519[1]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[20] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[20] ),
        .Q(indvar_flatten67_reg_519[20]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[21] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[21] ),
        .Q(indvar_flatten67_reg_519[21]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[22] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[22] ),
        .Q(indvar_flatten67_reg_519[22]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[23] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[23] ),
        .Q(indvar_flatten67_reg_519[23]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[24] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[24] ),
        .Q(indvar_flatten67_reg_519[24]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[25] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[25] ),
        .Q(indvar_flatten67_reg_519[25]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[26] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[26] ),
        .Q(indvar_flatten67_reg_519[26]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[27] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[27] ),
        .Q(indvar_flatten67_reg_519[27]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[28] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[28] ),
        .Q(indvar_flatten67_reg_519[28]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[29] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[29] ),
        .Q(indvar_flatten67_reg_519[29]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[2] ),
        .Q(indvar_flatten67_reg_519[2]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[30] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[30] ),
        .Q(indvar_flatten67_reg_519[30]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[31] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[31] ),
        .Q(indvar_flatten67_reg_519[31]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[32] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[32] ),
        .Q(indvar_flatten67_reg_519[32]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[33] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[33] ),
        .Q(indvar_flatten67_reg_519[33]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[34] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[34] ),
        .Q(indvar_flatten67_reg_519[34]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[35] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[35] ),
        .Q(indvar_flatten67_reg_519[35]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[36] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[36] ),
        .Q(indvar_flatten67_reg_519[36]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[37] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[37] ),
        .Q(indvar_flatten67_reg_519[37]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[38] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[38] ),
        .Q(indvar_flatten67_reg_519[38]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[39] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[39] ),
        .Q(indvar_flatten67_reg_519[39]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[3] ),
        .Q(indvar_flatten67_reg_519[3]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[40] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[40] ),
        .Q(indvar_flatten67_reg_519[40]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[41] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[41] ),
        .Q(indvar_flatten67_reg_519[41]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[42] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[42] ),
        .Q(indvar_flatten67_reg_519[42]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[43] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[43] ),
        .Q(indvar_flatten67_reg_519[43]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[44] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[44] ),
        .Q(indvar_flatten67_reg_519[44]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[45] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[45] ),
        .Q(indvar_flatten67_reg_519[45]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[46] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[46] ),
        .Q(indvar_flatten67_reg_519[46]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[47] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[47] ),
        .Q(indvar_flatten67_reg_519[47]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[48] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[48] ),
        .Q(indvar_flatten67_reg_519[48]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[49] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[49] ),
        .Q(indvar_flatten67_reg_519[49]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[4] ),
        .Q(indvar_flatten67_reg_519[4]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[50] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[50] ),
        .Q(indvar_flatten67_reg_519[50]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[51] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[51] ),
        .Q(indvar_flatten67_reg_519[51]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[52] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[52] ),
        .Q(indvar_flatten67_reg_519[52]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[53] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[53] ),
        .Q(indvar_flatten67_reg_519[53]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[54] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[54] ),
        .Q(indvar_flatten67_reg_519[54]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[55] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[55] ),
        .Q(indvar_flatten67_reg_519[55]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[56] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[56] ),
        .Q(indvar_flatten67_reg_519[56]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[57] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[57] ),
        .Q(indvar_flatten67_reg_519[57]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[58] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[58] ),
        .Q(indvar_flatten67_reg_519[58]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[59] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[59] ),
        .Q(indvar_flatten67_reg_519[59]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[5] ),
        .Q(indvar_flatten67_reg_519[5]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[60] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[60] ),
        .Q(indvar_flatten67_reg_519[60]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[61] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[61] ),
        .Q(indvar_flatten67_reg_519[61]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[62] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[62] ),
        .Q(indvar_flatten67_reg_519[62]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[63] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[63] ),
        .Q(indvar_flatten67_reg_519[63]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[64] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[64] ),
        .Q(indvar_flatten67_reg_519[64]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[65] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[65] ),
        .Q(indvar_flatten67_reg_519[65]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[66] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[66] ),
        .Q(indvar_flatten67_reg_519[66]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[67] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[67] ),
        .Q(indvar_flatten67_reg_519[67]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[68] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[68] ),
        .Q(indvar_flatten67_reg_519[68]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[69] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[69] ),
        .Q(indvar_flatten67_reg_519[69]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[6] ),
        .Q(indvar_flatten67_reg_519[6]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[70] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[70] ),
        .Q(indvar_flatten67_reg_519[70]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[71] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[71] ),
        .Q(indvar_flatten67_reg_519[71]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[72] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[72] ),
        .Q(indvar_flatten67_reg_519[72]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[73] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[73] ),
        .Q(indvar_flatten67_reg_519[73]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[74] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[74] ),
        .Q(indvar_flatten67_reg_519[74]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[75] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[75] ),
        .Q(indvar_flatten67_reg_519[75]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[76] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[76] ),
        .Q(indvar_flatten67_reg_519[76]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[77] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[77] ),
        .Q(indvar_flatten67_reg_519[77]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[78] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[78] ),
        .Q(indvar_flatten67_reg_519[78]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[79] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[79] ),
        .Q(indvar_flatten67_reg_519[79]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[7] ),
        .Q(indvar_flatten67_reg_519[7]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[80] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[80] ),
        .Q(indvar_flatten67_reg_519[80]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[81] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[81] ),
        .Q(indvar_flatten67_reg_519[81]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[82] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[82] ),
        .Q(indvar_flatten67_reg_519[82]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[83] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[83] ),
        .Q(indvar_flatten67_reg_519[83]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[84] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[84] ),
        .Q(indvar_flatten67_reg_519[84]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[85] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[85] ),
        .Q(indvar_flatten67_reg_519[85]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[86] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[86] ),
        .Q(indvar_flatten67_reg_519[86]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[87] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[87] ),
        .Q(indvar_flatten67_reg_519[87]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[88] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[88] ),
        .Q(indvar_flatten67_reg_519[88]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[89] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[89] ),
        .Q(indvar_flatten67_reg_519[89]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[8] ),
        .Q(indvar_flatten67_reg_519[8]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[90] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[90] ),
        .Q(indvar_flatten67_reg_519[90]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[91] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[91] ),
        .Q(indvar_flatten67_reg_519[91]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[92] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[92] ),
        .Q(indvar_flatten67_reg_519[92]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[93] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[93] ),
        .Q(indvar_flatten67_reg_519[93]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[94] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[94] ),
        .Q(indvar_flatten67_reg_519[94]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[95] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[95] ),
        .Q(indvar_flatten67_reg_519[95]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten67_reg_519_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR172_out),
        .D(\select_ln77_8_reg_2375_reg_n_0_[9] ),
        .Q(indvar_flatten67_reg_519[9]),
        .R(fh_1_reg_543));
  FDRE \indvar_flatten_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[0]),
        .Q(indvar_flatten_reg_599[0]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[10]),
        .Q(indvar_flatten_reg_599[10]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[11]),
        .Q(indvar_flatten_reg_599[11]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[12]),
        .Q(indvar_flatten_reg_599[12]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[13]),
        .Q(indvar_flatten_reg_599[13]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[14]),
        .Q(indvar_flatten_reg_599[14]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[15]),
        .Q(indvar_flatten_reg_599[15]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[16]),
        .Q(indvar_flatten_reg_599[16]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[17]),
        .Q(indvar_flatten_reg_599[17]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[18]),
        .Q(indvar_flatten_reg_599[18]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[19]),
        .Q(indvar_flatten_reg_599[19]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[1]),
        .Q(indvar_flatten_reg_599[1]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[20]),
        .Q(indvar_flatten_reg_599[20]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[21]),
        .Q(indvar_flatten_reg_599[21]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[22]),
        .Q(indvar_flatten_reg_599[22]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[23]),
        .Q(indvar_flatten_reg_599[23]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[24]),
        .Q(indvar_flatten_reg_599[24]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[25]),
        .Q(indvar_flatten_reg_599[25]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[26]),
        .Q(indvar_flatten_reg_599[26]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[27]),
        .Q(indvar_flatten_reg_599[27]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[28]),
        .Q(indvar_flatten_reg_599[28]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[29]),
        .Q(indvar_flatten_reg_599[29]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[2]),
        .Q(indvar_flatten_reg_599[2]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[30]),
        .Q(indvar_flatten_reg_599[30]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[31]),
        .Q(indvar_flatten_reg_599[31]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[32]),
        .Q(indvar_flatten_reg_599[32]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[33]),
        .Q(indvar_flatten_reg_599[33]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[34]),
        .Q(indvar_flatten_reg_599[34]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[35]),
        .Q(indvar_flatten_reg_599[35]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[36]),
        .Q(indvar_flatten_reg_599[36]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[37]),
        .Q(indvar_flatten_reg_599[37]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[38]),
        .Q(indvar_flatten_reg_599[38]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[39]),
        .Q(indvar_flatten_reg_599[39]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[3]),
        .Q(indvar_flatten_reg_599[3]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[40]),
        .Q(indvar_flatten_reg_599[40]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[41]),
        .Q(indvar_flatten_reg_599[41]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[42]),
        .Q(indvar_flatten_reg_599[42]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[43]),
        .Q(indvar_flatten_reg_599[43]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[44]),
        .Q(indvar_flatten_reg_599[44]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[45]),
        .Q(indvar_flatten_reg_599[45]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[46]),
        .Q(indvar_flatten_reg_599[46]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[47]),
        .Q(indvar_flatten_reg_599[47]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[48] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[48]),
        .Q(indvar_flatten_reg_599[48]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[49] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[49]),
        .Q(indvar_flatten_reg_599[49]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[4]),
        .Q(indvar_flatten_reg_599[4]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[50] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[50]),
        .Q(indvar_flatten_reg_599[50]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[51] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[51]),
        .Q(indvar_flatten_reg_599[51]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[52] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[52]),
        .Q(indvar_flatten_reg_599[52]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[53] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[53]),
        .Q(indvar_flatten_reg_599[53]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[54] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[54]),
        .Q(indvar_flatten_reg_599[54]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[55] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[55]),
        .Q(indvar_flatten_reg_599[55]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[56] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[56]),
        .Q(indvar_flatten_reg_599[56]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[57] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[57]),
        .Q(indvar_flatten_reg_599[57]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[58] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[58]),
        .Q(indvar_flatten_reg_599[58]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[59] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[59]),
        .Q(indvar_flatten_reg_599[59]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[5]),
        .Q(indvar_flatten_reg_599[5]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[60] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[60]),
        .Q(indvar_flatten_reg_599[60]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[61] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[61]),
        .Q(indvar_flatten_reg_599[61]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[62] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[62]),
        .Q(indvar_flatten_reg_599[62]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[6]),
        .Q(indvar_flatten_reg_599[6]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[7]),
        .Q(indvar_flatten_reg_599[7]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[8]),
        .Q(indvar_flatten_reg_599[8]),
        .R(h_reg_610));
  FDRE \indvar_flatten_reg_599_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln55_2_reg_2571[9]),
        .Q(indvar_flatten_reg_599[9]),
        .R(h_reg_610));
  FDRE \k_1_reg_473_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[0]),
        .Q(\k_1_reg_473_reg_n_0_[0] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[10]),
        .Q(\k_1_reg_473_reg_n_0_[10] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[11]),
        .Q(\k_1_reg_473_reg_n_0_[11] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[12]),
        .Q(\k_1_reg_473_reg_n_0_[12] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[13]),
        .Q(\k_1_reg_473_reg_n_0_[13] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[14]),
        .Q(\k_1_reg_473_reg_n_0_[14] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[15]),
        .Q(\k_1_reg_473_reg_n_0_[15] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[16]),
        .Q(\k_1_reg_473_reg_n_0_[16] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[17]),
        .Q(\k_1_reg_473_reg_n_0_[17] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[18]),
        .Q(\k_1_reg_473_reg_n_0_[18] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[19]),
        .Q(\k_1_reg_473_reg_n_0_[19] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[1]),
        .Q(\k_1_reg_473_reg_n_0_[1] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[20]),
        .Q(\k_1_reg_473_reg_n_0_[20] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[21]),
        .Q(\k_1_reg_473_reg_n_0_[21] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[22]),
        .Q(\k_1_reg_473_reg_n_0_[22] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[23]),
        .Q(\k_1_reg_473_reg_n_0_[23] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[24]),
        .Q(\k_1_reg_473_reg_n_0_[24] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[25]),
        .Q(\k_1_reg_473_reg_n_0_[25] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[26]),
        .Q(\k_1_reg_473_reg_n_0_[26] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[27]),
        .Q(\k_1_reg_473_reg_n_0_[27] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[28]),
        .Q(\k_1_reg_473_reg_n_0_[28] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[29]),
        .Q(\k_1_reg_473_reg_n_0_[29] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[2]),
        .Q(\k_1_reg_473_reg_n_0_[2] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[30]),
        .Q(\k_1_reg_473_reg_n_0_[30] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[31]),
        .Q(\k_1_reg_473_reg_n_0_[31] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[3]),
        .Q(\k_1_reg_473_reg_n_0_[3] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[4]),
        .Q(\k_1_reg_473_reg_n_0_[4] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[5]),
        .Q(\k_1_reg_473_reg_n_0_[5] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[6]),
        .Q(\k_1_reg_473_reg_n_0_[6] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[7]),
        .Q(\k_1_reg_473_reg_n_0_[7] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[8]),
        .Q(\k_1_reg_473_reg_n_0_[8] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_1_reg_473_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(add_ln70_reg_2107[9]),
        .Q(\k_1_reg_473_reg_n_0_[9] ),
        .R(mul_30s_30s_30_2_1_U2_n_0));
  FDRE \k_2_reg_577_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[0]),
        .Q(\k_2_reg_577_reg_n_0_[0] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[10]),
        .Q(\k_2_reg_577_reg_n_0_[10] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[11]),
        .Q(\k_2_reg_577_reg_n_0_[11] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[12]),
        .Q(\k_2_reg_577_reg_n_0_[12] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[13]),
        .Q(\k_2_reg_577_reg_n_0_[13] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[14]),
        .Q(\k_2_reg_577_reg_n_0_[14] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[15]),
        .Q(\k_2_reg_577_reg_n_0_[15] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[16]),
        .Q(\k_2_reg_577_reg_n_0_[16] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[17]),
        .Q(\k_2_reg_577_reg_n_0_[17] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[18]),
        .Q(\k_2_reg_577_reg_n_0_[18] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[19]),
        .Q(\k_2_reg_577_reg_n_0_[19] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[1]),
        .Q(\k_2_reg_577_reg_n_0_[1] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[20]),
        .Q(\k_2_reg_577_reg_n_0_[20] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[21]),
        .Q(\k_2_reg_577_reg_n_0_[21] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[22]),
        .Q(\k_2_reg_577_reg_n_0_[22] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[23]),
        .Q(\k_2_reg_577_reg_n_0_[23] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[24]),
        .Q(\k_2_reg_577_reg_n_0_[24] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[25]),
        .Q(\k_2_reg_577_reg_n_0_[25] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[26]),
        .Q(\k_2_reg_577_reg_n_0_[26] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[27]),
        .Q(\k_2_reg_577_reg_n_0_[27] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[28]),
        .Q(\k_2_reg_577_reg_n_0_[28] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[29]),
        .Q(\k_2_reg_577_reg_n_0_[29] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[2]),
        .Q(\k_2_reg_577_reg_n_0_[2] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[30]),
        .Q(\k_2_reg_577_reg_n_0_[30] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[3]),
        .Q(\k_2_reg_577_reg_n_0_[3] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[4]),
        .Q(\k_2_reg_577_reg_n_0_[4] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[5]),
        .Q(\k_2_reg_577_reg_n_0_[5] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[6]),
        .Q(\k_2_reg_577_reg_n_0_[6] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[7]),
        .Q(\k_2_reg_577_reg_n_0_[7] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[8]),
        .Q(\k_2_reg_577_reg_n_0_[8] ),
        .R(k_2_reg_5770));
  FDRE \k_2_reg_577_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm137_out),
        .D(add_ln90_reg_2502[9]),
        .Q(\k_2_reg_577_reg_n_0_[9] ),
        .R(k_2_reg_5770));
  FDRE \k_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[0]),
        .Q(\k_reg_451_reg_n_0_[0] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[10]),
        .Q(\k_reg_451_reg_n_0_[10] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[11]),
        .Q(\k_reg_451_reg_n_0_[11] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[12]),
        .Q(\k_reg_451_reg_n_0_[12] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[13]),
        .Q(\k_reg_451_reg_n_0_[13] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[14]),
        .Q(\k_reg_451_reg_n_0_[14] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[15]),
        .Q(\k_reg_451_reg_n_0_[15] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[16]),
        .Q(\k_reg_451_reg_n_0_[16] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[17]),
        .Q(\k_reg_451_reg_n_0_[17] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[18]),
        .Q(\k_reg_451_reg_n_0_[18] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[19]),
        .Q(\k_reg_451_reg_n_0_[19] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[1]),
        .Q(\k_reg_451_reg_n_0_[1] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[20]),
        .Q(\k_reg_451_reg_n_0_[20] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[21]),
        .Q(\k_reg_451_reg_n_0_[21] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[22]),
        .Q(\k_reg_451_reg_n_0_[22] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[23]),
        .Q(\k_reg_451_reg_n_0_[23] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[24]),
        .Q(\k_reg_451_reg_n_0_[24] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[25]),
        .Q(\k_reg_451_reg_n_0_[25] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[26]),
        .Q(\k_reg_451_reg_n_0_[26] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[27]),
        .Q(\k_reg_451_reg_n_0_[27] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[28]),
        .Q(\k_reg_451_reg_n_0_[28] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[29]),
        .Q(\k_reg_451_reg_n_0_[29] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[2]),
        .Q(\k_reg_451_reg_n_0_[2] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[30]),
        .Q(\k_reg_451_reg_n_0_[30] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[31]),
        .Q(\k_reg_451_reg_n_0_[31] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[3]),
        .Q(\k_reg_451_reg_n_0_[3] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[4]),
        .Q(\k_reg_451_reg_n_0_[4] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[5]),
        .Q(\k_reg_451_reg_n_0_[5] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[6]),
        .Q(\k_reg_451_reg_n_0_[6] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[7]),
        .Q(\k_reg_451_reg_n_0_[7] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[8]),
        .Q(\k_reg_451_reg_n_0_[8] ),
        .R(ap_NS_fsm155_out));
  FDRE \k_reg_451_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(add_ln42_reg_2045[9]),
        .Q(\k_reg_451_reg_n_0_[9] ),
        .R(ap_NS_fsm155_out));
  LUT1 #(
    .INIT(2'h1)) 
    \l_1_reg_484[0]_i_3 
       (.I0(l_1_reg_484_reg[0]),
        .O(\l_1_reg_484[0]_i_3_n_0 ));
  FDRE \l_1_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[0]_i_2_n_7 ),
        .Q(l_1_reg_484_reg[0]),
        .R(ap_CS_fsm_state25));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_1_reg_484_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\l_1_reg_484_reg[0]_i_2_n_0 ,\l_1_reg_484_reg[0]_i_2_n_1 ,\l_1_reg_484_reg[0]_i_2_n_2 ,\l_1_reg_484_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\l_1_reg_484_reg[0]_i_2_n_4 ,\l_1_reg_484_reg[0]_i_2_n_5 ,\l_1_reg_484_reg[0]_i_2_n_6 ,\l_1_reg_484_reg[0]_i_2_n_7 }),
        .S({l_1_reg_484_reg[3:1],\l_1_reg_484[0]_i_3_n_0 }));
  FDRE \l_1_reg_484_reg[10] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[8]_i_1_n_5 ),
        .Q(l_1_reg_484_reg[10]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[11] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[8]_i_1_n_4 ),
        .Q(l_1_reg_484_reg[11]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[12] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[12]_i_1_n_7 ),
        .Q(l_1_reg_484_reg[12]),
        .R(ap_CS_fsm_state25));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_1_reg_484_reg[12]_i_1 
       (.CI(\l_1_reg_484_reg[8]_i_1_n_0 ),
        .CO({\l_1_reg_484_reg[12]_i_1_n_0 ,\l_1_reg_484_reg[12]_i_1_n_1 ,\l_1_reg_484_reg[12]_i_1_n_2 ,\l_1_reg_484_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_1_reg_484_reg[12]_i_1_n_4 ,\l_1_reg_484_reg[12]_i_1_n_5 ,\l_1_reg_484_reg[12]_i_1_n_6 ,\l_1_reg_484_reg[12]_i_1_n_7 }),
        .S(l_1_reg_484_reg[15:12]));
  FDRE \l_1_reg_484_reg[13] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[12]_i_1_n_6 ),
        .Q(l_1_reg_484_reg[13]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[14] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[12]_i_1_n_5 ),
        .Q(l_1_reg_484_reg[14]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[15] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[12]_i_1_n_4 ),
        .Q(l_1_reg_484_reg[15]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[16] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[16]_i_1_n_7 ),
        .Q(l_1_reg_484_reg[16]),
        .R(ap_CS_fsm_state25));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_1_reg_484_reg[16]_i_1 
       (.CI(\l_1_reg_484_reg[12]_i_1_n_0 ),
        .CO({\l_1_reg_484_reg[16]_i_1_n_0 ,\l_1_reg_484_reg[16]_i_1_n_1 ,\l_1_reg_484_reg[16]_i_1_n_2 ,\l_1_reg_484_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_1_reg_484_reg[16]_i_1_n_4 ,\l_1_reg_484_reg[16]_i_1_n_5 ,\l_1_reg_484_reg[16]_i_1_n_6 ,\l_1_reg_484_reg[16]_i_1_n_7 }),
        .S(l_1_reg_484_reg[19:16]));
  FDRE \l_1_reg_484_reg[17] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[16]_i_1_n_6 ),
        .Q(l_1_reg_484_reg[17]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[18] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[16]_i_1_n_5 ),
        .Q(l_1_reg_484_reg[18]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[19] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[16]_i_1_n_4 ),
        .Q(l_1_reg_484_reg[19]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[1] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[0]_i_2_n_6 ),
        .Q(l_1_reg_484_reg[1]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[20] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[20]_i_1_n_7 ),
        .Q(l_1_reg_484_reg[20]),
        .R(ap_CS_fsm_state25));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_1_reg_484_reg[20]_i_1 
       (.CI(\l_1_reg_484_reg[16]_i_1_n_0 ),
        .CO({\l_1_reg_484_reg[20]_i_1_n_0 ,\l_1_reg_484_reg[20]_i_1_n_1 ,\l_1_reg_484_reg[20]_i_1_n_2 ,\l_1_reg_484_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_1_reg_484_reg[20]_i_1_n_4 ,\l_1_reg_484_reg[20]_i_1_n_5 ,\l_1_reg_484_reg[20]_i_1_n_6 ,\l_1_reg_484_reg[20]_i_1_n_7 }),
        .S(l_1_reg_484_reg[23:20]));
  FDRE \l_1_reg_484_reg[21] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[20]_i_1_n_6 ),
        .Q(l_1_reg_484_reg[21]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[22] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[20]_i_1_n_5 ),
        .Q(l_1_reg_484_reg[22]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[23] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[20]_i_1_n_4 ),
        .Q(l_1_reg_484_reg[23]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[24] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[24]_i_1_n_7 ),
        .Q(l_1_reg_484_reg[24]),
        .R(ap_CS_fsm_state25));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_1_reg_484_reg[24]_i_1 
       (.CI(\l_1_reg_484_reg[20]_i_1_n_0 ),
        .CO({\l_1_reg_484_reg[24]_i_1_n_0 ,\l_1_reg_484_reg[24]_i_1_n_1 ,\l_1_reg_484_reg[24]_i_1_n_2 ,\l_1_reg_484_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_1_reg_484_reg[24]_i_1_n_4 ,\l_1_reg_484_reg[24]_i_1_n_5 ,\l_1_reg_484_reg[24]_i_1_n_6 ,\l_1_reg_484_reg[24]_i_1_n_7 }),
        .S(l_1_reg_484_reg[27:24]));
  FDRE \l_1_reg_484_reg[25] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[24]_i_1_n_6 ),
        .Q(l_1_reg_484_reg[25]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[26] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[24]_i_1_n_5 ),
        .Q(l_1_reg_484_reg[26]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[27] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[24]_i_1_n_4 ),
        .Q(l_1_reg_484_reg[27]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[28] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[28]_i_1_n_7 ),
        .Q(l_1_reg_484_reg[28]),
        .R(ap_CS_fsm_state25));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_1_reg_484_reg[28]_i_1 
       (.CI(\l_1_reg_484_reg[24]_i_1_n_0 ),
        .CO({\NLW_l_1_reg_484_reg[28]_i_1_CO_UNCONNECTED [3:2],\l_1_reg_484_reg[28]_i_1_n_2 ,\l_1_reg_484_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_l_1_reg_484_reg[28]_i_1_O_UNCONNECTED [3],\l_1_reg_484_reg[28]_i_1_n_5 ,\l_1_reg_484_reg[28]_i_1_n_6 ,\l_1_reg_484_reg[28]_i_1_n_7 }),
        .S({1'b0,l_1_reg_484_reg[30:28]}));
  FDRE \l_1_reg_484_reg[29] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[28]_i_1_n_6 ),
        .Q(l_1_reg_484_reg[29]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[2] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[0]_i_2_n_5 ),
        .Q(l_1_reg_484_reg[2]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[30] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[28]_i_1_n_5 ),
        .Q(l_1_reg_484_reg[30]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[3] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[0]_i_2_n_4 ),
        .Q(l_1_reg_484_reg[3]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[4] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[4]_i_1_n_7 ),
        .Q(l_1_reg_484_reg[4]),
        .R(ap_CS_fsm_state25));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_1_reg_484_reg[4]_i_1 
       (.CI(\l_1_reg_484_reg[0]_i_2_n_0 ),
        .CO({\l_1_reg_484_reg[4]_i_1_n_0 ,\l_1_reg_484_reg[4]_i_1_n_1 ,\l_1_reg_484_reg[4]_i_1_n_2 ,\l_1_reg_484_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_1_reg_484_reg[4]_i_1_n_4 ,\l_1_reg_484_reg[4]_i_1_n_5 ,\l_1_reg_484_reg[4]_i_1_n_6 ,\l_1_reg_484_reg[4]_i_1_n_7 }),
        .S(l_1_reg_484_reg[7:4]));
  FDRE \l_1_reg_484_reg[5] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[4]_i_1_n_6 ),
        .Q(l_1_reg_484_reg[5]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[6] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[4]_i_1_n_5 ),
        .Q(l_1_reg_484_reg[6]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[7] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[4]_i_1_n_4 ),
        .Q(l_1_reg_484_reg[7]),
        .R(ap_CS_fsm_state25));
  FDRE \l_1_reg_484_reg[8] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[8]_i_1_n_7 ),
        .Q(l_1_reg_484_reg[8]),
        .R(ap_CS_fsm_state25));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_1_reg_484_reg[8]_i_1 
       (.CI(\l_1_reg_484_reg[4]_i_1_n_0 ),
        .CO({\l_1_reg_484_reg[8]_i_1_n_0 ,\l_1_reg_484_reg[8]_i_1_n_1 ,\l_1_reg_484_reg[8]_i_1_n_2 ,\l_1_reg_484_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_1_reg_484_reg[8]_i_1_n_4 ,\l_1_reg_484_reg[8]_i_1_n_5 ,\l_1_reg_484_reg[8]_i_1_n_6 ,\l_1_reg_484_reg[8]_i_1_n_7 }),
        .S(l_1_reg_484_reg[11:8]));
  FDRE \l_1_reg_484_reg[9] 
       (.C(ap_clk),
        .CE(l_1_reg_4840),
        .D(\l_1_reg_484_reg[8]_i_1_n_6 ),
        .Q(l_1_reg_484_reg[9]),
        .R(ap_CS_fsm_state25));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_11 
       (.I0(FW_read_reg_1958[21]),
        .I1(l_2_reg_588_reg[21]),
        .I2(l_2_reg_588_reg[23]),
        .I3(FW_read_reg_1958[23]),
        .I4(l_2_reg_588_reg[22]),
        .I5(FW_read_reg_1958[22]),
        .O(\l_2_reg_588[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_12 
       (.I0(FW_read_reg_1958[18]),
        .I1(l_2_reg_588_reg[18]),
        .I2(l_2_reg_588_reg[20]),
        .I3(FW_read_reg_1958[20]),
        .I4(l_2_reg_588_reg[19]),
        .I5(FW_read_reg_1958[19]),
        .O(\l_2_reg_588[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_13 
       (.I0(FW_read_reg_1958[15]),
        .I1(l_2_reg_588_reg[15]),
        .I2(l_2_reg_588_reg[17]),
        .I3(FW_read_reg_1958[17]),
        .I4(l_2_reg_588_reg[16]),
        .I5(FW_read_reg_1958[16]),
        .O(\l_2_reg_588[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_14 
       (.I0(FW_read_reg_1958[12]),
        .I1(l_2_reg_588_reg[12]),
        .I2(l_2_reg_588_reg[14]),
        .I3(FW_read_reg_1958[14]),
        .I4(l_2_reg_588_reg[13]),
        .I5(FW_read_reg_1958[13]),
        .O(\l_2_reg_588[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_15 
       (.I0(l_2_reg_588_reg[11]),
        .I1(FW_read_reg_1958[11]),
        .I2(l_2_reg_588_reg[9]),
        .I3(FW_read_reg_1958[9]),
        .I4(FW_read_reg_1958[10]),
        .I5(l_2_reg_588_reg[10]),
        .O(\l_2_reg_588[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_16 
       (.I0(FW_read_reg_1958[6]),
        .I1(l_2_reg_588_reg[6]),
        .I2(l_2_reg_588_reg[8]),
        .I3(FW_read_reg_1958[8]),
        .I4(l_2_reg_588_reg[7]),
        .I5(FW_read_reg_1958[7]),
        .O(\l_2_reg_588[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_17 
       (.I0(FW_read_reg_1958[4]),
        .I1(l_2_reg_588_reg[4]),
        .I2(l_2_reg_588_reg[5]),
        .I3(FW_read_reg_1958[5]),
        .I4(l_2_reg_588_reg[3]),
        .I5(FW_read_reg_1958[3]),
        .O(\l_2_reg_588[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_18 
       (.I0(FW_read_reg_1958[0]),
        .I1(l_2_reg_588_reg[0]),
        .I2(l_2_reg_588_reg[2]),
        .I3(FW_read_reg_1958[2]),
        .I4(l_2_reg_588_reg[1]),
        .I5(FW_read_reg_1958[1]),
        .O(\l_2_reg_588[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \l_2_reg_588[0]_i_5 
       (.I0(l_2_reg_588_reg[0]),
        .O(\l_2_reg_588[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \l_2_reg_588[0]_i_7 
       (.I0(FW_read_reg_1958[31]),
        .I1(FW_read_reg_1958[30]),
        .I2(l_2_reg_588_reg[30]),
        .O(\l_2_reg_588[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_8 
       (.I0(l_2_reg_588_reg[29]),
        .I1(FW_read_reg_1958[29]),
        .I2(l_2_reg_588_reg[27]),
        .I3(FW_read_reg_1958[27]),
        .I4(FW_read_reg_1958[28]),
        .I5(l_2_reg_588_reg[28]),
        .O(\l_2_reg_588[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \l_2_reg_588[0]_i_9 
       (.I0(l_2_reg_588_reg[26]),
        .I1(FW_read_reg_1958[26]),
        .I2(l_2_reg_588_reg[24]),
        .I3(FW_read_reg_1958[24]),
        .I4(FW_read_reg_1958[25]),
        .I5(l_2_reg_588_reg[25]),
        .O(\l_2_reg_588[0]_i_9_n_0 ));
  FDRE \l_2_reg_588_reg[0] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[0]_i_3_n_7 ),
        .Q(l_2_reg_588_reg[0]),
        .R(gmem_AWVALID));
  CARRY4 \l_2_reg_588_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\l_2_reg_588_reg[0]_i_10_n_0 ,\l_2_reg_588_reg[0]_i_10_n_1 ,\l_2_reg_588_reg[0]_i_10_n_2 ,\l_2_reg_588_reg[0]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_l_2_reg_588_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\l_2_reg_588[0]_i_15_n_0 ,\l_2_reg_588[0]_i_16_n_0 ,\l_2_reg_588[0]_i_17_n_0 ,\l_2_reg_588[0]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_2_reg_588_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\l_2_reg_588_reg[0]_i_3_n_0 ,\l_2_reg_588_reg[0]_i_3_n_1 ,\l_2_reg_588_reg[0]_i_3_n_2 ,\l_2_reg_588_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\l_2_reg_588_reg[0]_i_3_n_4 ,\l_2_reg_588_reg[0]_i_3_n_5 ,\l_2_reg_588_reg[0]_i_3_n_6 ,\l_2_reg_588_reg[0]_i_3_n_7 }),
        .S({l_2_reg_588_reg[3:1],\l_2_reg_588[0]_i_5_n_0 }));
  CARRY4 \l_2_reg_588_reg[0]_i_4 
       (.CI(\l_2_reg_588_reg[0]_i_6_n_0 ),
        .CO({\NLW_l_2_reg_588_reg[0]_i_4_CO_UNCONNECTED [3],ap_condition_pp3_exit_iter0_state57,\l_2_reg_588_reg[0]_i_4_n_2 ,\l_2_reg_588_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_l_2_reg_588_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\l_2_reg_588[0]_i_7_n_0 ,\l_2_reg_588[0]_i_8_n_0 ,\l_2_reg_588[0]_i_9_n_0 }));
  CARRY4 \l_2_reg_588_reg[0]_i_6 
       (.CI(\l_2_reg_588_reg[0]_i_10_n_0 ),
        .CO({\l_2_reg_588_reg[0]_i_6_n_0 ,\l_2_reg_588_reg[0]_i_6_n_1 ,\l_2_reg_588_reg[0]_i_6_n_2 ,\l_2_reg_588_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_l_2_reg_588_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\l_2_reg_588[0]_i_11_n_0 ,\l_2_reg_588[0]_i_12_n_0 ,\l_2_reg_588[0]_i_13_n_0 ,\l_2_reg_588[0]_i_14_n_0 }));
  FDRE \l_2_reg_588_reg[10] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[8]_i_1_n_5 ),
        .Q(l_2_reg_588_reg[10]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[11] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[8]_i_1_n_4 ),
        .Q(l_2_reg_588_reg[11]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[12] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[12]_i_1_n_7 ),
        .Q(l_2_reg_588_reg[12]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_2_reg_588_reg[12]_i_1 
       (.CI(\l_2_reg_588_reg[8]_i_1_n_0 ),
        .CO({\l_2_reg_588_reg[12]_i_1_n_0 ,\l_2_reg_588_reg[12]_i_1_n_1 ,\l_2_reg_588_reg[12]_i_1_n_2 ,\l_2_reg_588_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_2_reg_588_reg[12]_i_1_n_4 ,\l_2_reg_588_reg[12]_i_1_n_5 ,\l_2_reg_588_reg[12]_i_1_n_6 ,\l_2_reg_588_reg[12]_i_1_n_7 }),
        .S(l_2_reg_588_reg[15:12]));
  FDRE \l_2_reg_588_reg[13] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[12]_i_1_n_6 ),
        .Q(l_2_reg_588_reg[13]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[14] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[12]_i_1_n_5 ),
        .Q(l_2_reg_588_reg[14]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[15] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[12]_i_1_n_4 ),
        .Q(l_2_reg_588_reg[15]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[16] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[16]_i_1_n_7 ),
        .Q(l_2_reg_588_reg[16]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_2_reg_588_reg[16]_i_1 
       (.CI(\l_2_reg_588_reg[12]_i_1_n_0 ),
        .CO({\l_2_reg_588_reg[16]_i_1_n_0 ,\l_2_reg_588_reg[16]_i_1_n_1 ,\l_2_reg_588_reg[16]_i_1_n_2 ,\l_2_reg_588_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_2_reg_588_reg[16]_i_1_n_4 ,\l_2_reg_588_reg[16]_i_1_n_5 ,\l_2_reg_588_reg[16]_i_1_n_6 ,\l_2_reg_588_reg[16]_i_1_n_7 }),
        .S(l_2_reg_588_reg[19:16]));
  FDRE \l_2_reg_588_reg[17] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[16]_i_1_n_6 ),
        .Q(l_2_reg_588_reg[17]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[18] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[16]_i_1_n_5 ),
        .Q(l_2_reg_588_reg[18]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[19] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[16]_i_1_n_4 ),
        .Q(l_2_reg_588_reg[19]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[1] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[0]_i_3_n_6 ),
        .Q(l_2_reg_588_reg[1]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[20] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[20]_i_1_n_7 ),
        .Q(l_2_reg_588_reg[20]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_2_reg_588_reg[20]_i_1 
       (.CI(\l_2_reg_588_reg[16]_i_1_n_0 ),
        .CO({\l_2_reg_588_reg[20]_i_1_n_0 ,\l_2_reg_588_reg[20]_i_1_n_1 ,\l_2_reg_588_reg[20]_i_1_n_2 ,\l_2_reg_588_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_2_reg_588_reg[20]_i_1_n_4 ,\l_2_reg_588_reg[20]_i_1_n_5 ,\l_2_reg_588_reg[20]_i_1_n_6 ,\l_2_reg_588_reg[20]_i_1_n_7 }),
        .S(l_2_reg_588_reg[23:20]));
  FDRE \l_2_reg_588_reg[21] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[20]_i_1_n_6 ),
        .Q(l_2_reg_588_reg[21]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[22] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[20]_i_1_n_5 ),
        .Q(l_2_reg_588_reg[22]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[23] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[20]_i_1_n_4 ),
        .Q(l_2_reg_588_reg[23]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[24] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[24]_i_1_n_7 ),
        .Q(l_2_reg_588_reg[24]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_2_reg_588_reg[24]_i_1 
       (.CI(\l_2_reg_588_reg[20]_i_1_n_0 ),
        .CO({\l_2_reg_588_reg[24]_i_1_n_0 ,\l_2_reg_588_reg[24]_i_1_n_1 ,\l_2_reg_588_reg[24]_i_1_n_2 ,\l_2_reg_588_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_2_reg_588_reg[24]_i_1_n_4 ,\l_2_reg_588_reg[24]_i_1_n_5 ,\l_2_reg_588_reg[24]_i_1_n_6 ,\l_2_reg_588_reg[24]_i_1_n_7 }),
        .S(l_2_reg_588_reg[27:24]));
  FDRE \l_2_reg_588_reg[25] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[24]_i_1_n_6 ),
        .Q(l_2_reg_588_reg[25]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[26] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[24]_i_1_n_5 ),
        .Q(l_2_reg_588_reg[26]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[27] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[24]_i_1_n_4 ),
        .Q(l_2_reg_588_reg[27]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[28] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[28]_i_1_n_7 ),
        .Q(l_2_reg_588_reg[28]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_2_reg_588_reg[28]_i_1 
       (.CI(\l_2_reg_588_reg[24]_i_1_n_0 ),
        .CO({\NLW_l_2_reg_588_reg[28]_i_1_CO_UNCONNECTED [3:2],\l_2_reg_588_reg[28]_i_1_n_2 ,\l_2_reg_588_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_l_2_reg_588_reg[28]_i_1_O_UNCONNECTED [3],\l_2_reg_588_reg[28]_i_1_n_5 ,\l_2_reg_588_reg[28]_i_1_n_6 ,\l_2_reg_588_reg[28]_i_1_n_7 }),
        .S({1'b0,l_2_reg_588_reg[30:28]}));
  FDRE \l_2_reg_588_reg[29] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[28]_i_1_n_6 ),
        .Q(l_2_reg_588_reg[29]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[2] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[0]_i_3_n_5 ),
        .Q(l_2_reg_588_reg[2]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[30] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[28]_i_1_n_5 ),
        .Q(l_2_reg_588_reg[30]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[3] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[0]_i_3_n_4 ),
        .Q(l_2_reg_588_reg[3]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[4] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[4]_i_1_n_7 ),
        .Q(l_2_reg_588_reg[4]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_2_reg_588_reg[4]_i_1 
       (.CI(\l_2_reg_588_reg[0]_i_3_n_0 ),
        .CO({\l_2_reg_588_reg[4]_i_1_n_0 ,\l_2_reg_588_reg[4]_i_1_n_1 ,\l_2_reg_588_reg[4]_i_1_n_2 ,\l_2_reg_588_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_2_reg_588_reg[4]_i_1_n_4 ,\l_2_reg_588_reg[4]_i_1_n_5 ,\l_2_reg_588_reg[4]_i_1_n_6 ,\l_2_reg_588_reg[4]_i_1_n_7 }),
        .S(l_2_reg_588_reg[7:4]));
  FDRE \l_2_reg_588_reg[5] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[4]_i_1_n_6 ),
        .Q(l_2_reg_588_reg[5]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[6] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[4]_i_1_n_5 ),
        .Q(l_2_reg_588_reg[6]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[7] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[4]_i_1_n_4 ),
        .Q(l_2_reg_588_reg[7]),
        .R(gmem_AWVALID));
  FDRE \l_2_reg_588_reg[8] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[8]_i_1_n_7 ),
        .Q(l_2_reg_588_reg[8]),
        .R(gmem_AWVALID));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_2_reg_588_reg[8]_i_1 
       (.CI(\l_2_reg_588_reg[4]_i_1_n_0 ),
        .CO({\l_2_reg_588_reg[8]_i_1_n_0 ,\l_2_reg_588_reg[8]_i_1_n_1 ,\l_2_reg_588_reg[8]_i_1_n_2 ,\l_2_reg_588_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_2_reg_588_reg[8]_i_1_n_4 ,\l_2_reg_588_reg[8]_i_1_n_5 ,\l_2_reg_588_reg[8]_i_1_n_6 ,\l_2_reg_588_reg[8]_i_1_n_7 }),
        .S(l_2_reg_588_reg[11:8]));
  FDRE \l_2_reg_588_reg[9] 
       (.C(ap_clk),
        .CE(l_2_reg_5880),
        .D(\l_2_reg_588_reg[8]_i_1_n_6 ),
        .Q(l_2_reg_588_reg[9]),
        .R(gmem_AWVALID));
  LUT1 #(
    .INIT(2'h1)) 
    \l_reg_462[0]_i_3 
       (.I0(l_reg_462_reg[0]),
        .O(\l_reg_462[0]_i_3_n_0 ));
  FDRE \l_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[0]_i_2_n_7 ),
        .Q(l_reg_462_reg[0]),
        .R(ap_CS_fsm_state11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_reg_462_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\l_reg_462_reg[0]_i_2_n_0 ,\l_reg_462_reg[0]_i_2_n_1 ,\l_reg_462_reg[0]_i_2_n_2 ,\l_reg_462_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\l_reg_462_reg[0]_i_2_n_4 ,\l_reg_462_reg[0]_i_2_n_5 ,\l_reg_462_reg[0]_i_2_n_6 ,\l_reg_462_reg[0]_i_2_n_7 }),
        .S({l_reg_462_reg[3:1],\l_reg_462[0]_i_3_n_0 }));
  FDRE \l_reg_462_reg[10] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[8]_i_1_n_5 ),
        .Q(l_reg_462_reg[10]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[11] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[8]_i_1_n_4 ),
        .Q(l_reg_462_reg[11]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[12] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[12]_i_1_n_7 ),
        .Q(l_reg_462_reg[12]),
        .R(ap_CS_fsm_state11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_reg_462_reg[12]_i_1 
       (.CI(\l_reg_462_reg[8]_i_1_n_0 ),
        .CO({\l_reg_462_reg[12]_i_1_n_0 ,\l_reg_462_reg[12]_i_1_n_1 ,\l_reg_462_reg[12]_i_1_n_2 ,\l_reg_462_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_reg_462_reg[12]_i_1_n_4 ,\l_reg_462_reg[12]_i_1_n_5 ,\l_reg_462_reg[12]_i_1_n_6 ,\l_reg_462_reg[12]_i_1_n_7 }),
        .S(l_reg_462_reg[15:12]));
  FDRE \l_reg_462_reg[13] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[12]_i_1_n_6 ),
        .Q(l_reg_462_reg[13]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[14] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[12]_i_1_n_5 ),
        .Q(l_reg_462_reg[14]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[15] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[12]_i_1_n_4 ),
        .Q(l_reg_462_reg[15]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[16] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[16]_i_1_n_7 ),
        .Q(l_reg_462_reg[16]),
        .R(ap_CS_fsm_state11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_reg_462_reg[16]_i_1 
       (.CI(\l_reg_462_reg[12]_i_1_n_0 ),
        .CO({\l_reg_462_reg[16]_i_1_n_0 ,\l_reg_462_reg[16]_i_1_n_1 ,\l_reg_462_reg[16]_i_1_n_2 ,\l_reg_462_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_reg_462_reg[16]_i_1_n_4 ,\l_reg_462_reg[16]_i_1_n_5 ,\l_reg_462_reg[16]_i_1_n_6 ,\l_reg_462_reg[16]_i_1_n_7 }),
        .S(l_reg_462_reg[19:16]));
  FDRE \l_reg_462_reg[17] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[16]_i_1_n_6 ),
        .Q(l_reg_462_reg[17]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[18] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[16]_i_1_n_5 ),
        .Q(l_reg_462_reg[18]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[19] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[16]_i_1_n_4 ),
        .Q(l_reg_462_reg[19]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[0]_i_2_n_6 ),
        .Q(l_reg_462_reg[1]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[20] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[20]_i_1_n_7 ),
        .Q(l_reg_462_reg[20]),
        .R(ap_CS_fsm_state11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_reg_462_reg[20]_i_1 
       (.CI(\l_reg_462_reg[16]_i_1_n_0 ),
        .CO({\l_reg_462_reg[20]_i_1_n_0 ,\l_reg_462_reg[20]_i_1_n_1 ,\l_reg_462_reg[20]_i_1_n_2 ,\l_reg_462_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_reg_462_reg[20]_i_1_n_4 ,\l_reg_462_reg[20]_i_1_n_5 ,\l_reg_462_reg[20]_i_1_n_6 ,\l_reg_462_reg[20]_i_1_n_7 }),
        .S(l_reg_462_reg[23:20]));
  FDRE \l_reg_462_reg[21] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[20]_i_1_n_6 ),
        .Q(l_reg_462_reg[21]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[22] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[20]_i_1_n_5 ),
        .Q(l_reg_462_reg[22]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[23] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[20]_i_1_n_4 ),
        .Q(l_reg_462_reg[23]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[24] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[24]_i_1_n_7 ),
        .Q(l_reg_462_reg[24]),
        .R(ap_CS_fsm_state11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_reg_462_reg[24]_i_1 
       (.CI(\l_reg_462_reg[20]_i_1_n_0 ),
        .CO({\l_reg_462_reg[24]_i_1_n_0 ,\l_reg_462_reg[24]_i_1_n_1 ,\l_reg_462_reg[24]_i_1_n_2 ,\l_reg_462_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_reg_462_reg[24]_i_1_n_4 ,\l_reg_462_reg[24]_i_1_n_5 ,\l_reg_462_reg[24]_i_1_n_6 ,\l_reg_462_reg[24]_i_1_n_7 }),
        .S(l_reg_462_reg[27:24]));
  FDRE \l_reg_462_reg[25] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[24]_i_1_n_6 ),
        .Q(l_reg_462_reg[25]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[26] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[24]_i_1_n_5 ),
        .Q(l_reg_462_reg[26]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[27] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[24]_i_1_n_4 ),
        .Q(l_reg_462_reg[27]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[28] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[28]_i_1_n_7 ),
        .Q(l_reg_462_reg[28]),
        .R(ap_CS_fsm_state11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_reg_462_reg[28]_i_1 
       (.CI(\l_reg_462_reg[24]_i_1_n_0 ),
        .CO({\NLW_l_reg_462_reg[28]_i_1_CO_UNCONNECTED [3:2],\l_reg_462_reg[28]_i_1_n_2 ,\l_reg_462_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_l_reg_462_reg[28]_i_1_O_UNCONNECTED [3],\l_reg_462_reg[28]_i_1_n_5 ,\l_reg_462_reg[28]_i_1_n_6 ,\l_reg_462_reg[28]_i_1_n_7 }),
        .S({1'b0,l_reg_462_reg[30:28]}));
  FDRE \l_reg_462_reg[29] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[28]_i_1_n_6 ),
        .Q(l_reg_462_reg[29]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[0]_i_2_n_5 ),
        .Q(l_reg_462_reg[2]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[30] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[28]_i_1_n_5 ),
        .Q(l_reg_462_reg[30]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[0]_i_2_n_4 ),
        .Q(l_reg_462_reg[3]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[4]_i_1_n_7 ),
        .Q(l_reg_462_reg[4]),
        .R(ap_CS_fsm_state11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_reg_462_reg[4]_i_1 
       (.CI(\l_reg_462_reg[0]_i_2_n_0 ),
        .CO({\l_reg_462_reg[4]_i_1_n_0 ,\l_reg_462_reg[4]_i_1_n_1 ,\l_reg_462_reg[4]_i_1_n_2 ,\l_reg_462_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_reg_462_reg[4]_i_1_n_4 ,\l_reg_462_reg[4]_i_1_n_5 ,\l_reg_462_reg[4]_i_1_n_6 ,\l_reg_462_reg[4]_i_1_n_7 }),
        .S(l_reg_462_reg[7:4]));
  FDRE \l_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[4]_i_1_n_6 ),
        .Q(l_reg_462_reg[5]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[4]_i_1_n_5 ),
        .Q(l_reg_462_reg[6]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[4]_i_1_n_4 ),
        .Q(l_reg_462_reg[7]),
        .R(ap_CS_fsm_state11));
  FDRE \l_reg_462_reg[8] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[8]_i_1_n_7 ),
        .Q(l_reg_462_reg[8]),
        .R(ap_CS_fsm_state11));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \l_reg_462_reg[8]_i_1 
       (.CI(\l_reg_462_reg[4]_i_1_n_0 ),
        .CO({\l_reg_462_reg[8]_i_1_n_0 ,\l_reg_462_reg[8]_i_1_n_1 ,\l_reg_462_reg[8]_i_1_n_2 ,\l_reg_462_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\l_reg_462_reg[8]_i_1_n_4 ,\l_reg_462_reg[8]_i_1_n_5 ,\l_reg_462_reg[8]_i_1_n_6 ,\l_reg_462_reg[8]_i_1_n_7 }),
        .S(l_reg_462_reg[11:8]));
  FDRE \l_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(l_reg_4620),
        .D(\l_reg_462_reg[8]_i_1_n_6 ),
        .Q(l_reg_462_reg[9]),
        .R(ap_CS_fsm_state11));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[0]_i_1 
       (.I0(empty_43_reg_633[0]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[23]),
        .O(\lhs_reg_665[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[10]_i_1 
       (.I0(empty_43_reg_633[10]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[33]),
        .O(\lhs_reg_665[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[10]_i_3 
       (.I0(lhs_1_fu_1869_p3[33]),
        .I1(r_V_2_reg_2679[33]),
        .O(\lhs_reg_665[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[10]_i_4 
       (.I0(lhs_1_fu_1869_p3[32]),
        .I1(r_V_2_reg_2679[32]),
        .O(\lhs_reg_665[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[10]_i_5 
       (.I0(lhs_1_fu_1869_p3[31]),
        .I1(r_V_2_reg_2679[31]),
        .O(\lhs_reg_665[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[10]_i_6 
       (.I0(lhs_1_fu_1869_p3[30]),
        .I1(r_V_2_reg_2679[30]),
        .O(\lhs_reg_665[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[11]_i_1 
       (.I0(empty_43_reg_633[11]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[34]),
        .O(\lhs_reg_665[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[12]_i_1 
       (.I0(empty_43_reg_633[12]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[35]),
        .O(\lhs_reg_665[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[13]_i_1 
       (.I0(empty_43_reg_633[13]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[36]),
        .O(\lhs_reg_665[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[14]_i_1 
       (.I0(empty_43_reg_633[14]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[37]),
        .O(\lhs_reg_665[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[14]_i_3 
       (.I0(lhs_1_fu_1869_p3[37]),
        .I1(r_V_2_reg_2679[37]),
        .O(\lhs_reg_665[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[14]_i_4 
       (.I0(lhs_1_fu_1869_p3[36]),
        .I1(r_V_2_reg_2679[36]),
        .O(\lhs_reg_665[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[14]_i_5 
       (.I0(lhs_1_fu_1869_p3[35]),
        .I1(r_V_2_reg_2679[35]),
        .O(\lhs_reg_665[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[14]_i_6 
       (.I0(lhs_1_fu_1869_p3[34]),
        .I1(r_V_2_reg_2679[34]),
        .O(\lhs_reg_665[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[15]_i_1 
       (.I0(empty_43_reg_633[15]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[38]),
        .O(\lhs_reg_665[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[16]_i_1 
       (.I0(empty_43_reg_633[16]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[39]),
        .O(\lhs_reg_665[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[17]_i_1 
       (.I0(empty_43_reg_633[17]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[40]),
        .O(\lhs_reg_665[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[18]_i_1 
       (.I0(empty_43_reg_633[18]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[41]),
        .O(\lhs_reg_665[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[18]_i_3 
       (.I0(lhs_1_fu_1869_p3[41]),
        .I1(r_V_2_reg_2679[41]),
        .O(\lhs_reg_665[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[18]_i_4 
       (.I0(lhs_1_fu_1869_p3[40]),
        .I1(r_V_2_reg_2679[40]),
        .O(\lhs_reg_665[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[18]_i_5 
       (.I0(lhs_1_fu_1869_p3[39]),
        .I1(r_V_2_reg_2679[39]),
        .O(\lhs_reg_665[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[18]_i_6 
       (.I0(lhs_1_fu_1869_p3[38]),
        .I1(r_V_2_reg_2679[38]),
        .O(\lhs_reg_665[18]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[19]_i_1 
       (.I0(empty_43_reg_633[19]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[42]),
        .O(\lhs_reg_665[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[1]_i_1 
       (.I0(empty_43_reg_633[1]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[24]),
        .O(\lhs_reg_665[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[20]_i_1 
       (.I0(empty_43_reg_633[20]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[43]),
        .O(\lhs_reg_665[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[21]_i_1 
       (.I0(empty_43_reg_633[21]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[44]),
        .O(\lhs_reg_665[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[22]_i_1 
       (.I0(empty_43_reg_633[22]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[45]),
        .O(\lhs_reg_665[22]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[22]_i_3 
       (.I0(lhs_1_fu_1869_p3[45]),
        .I1(r_V_2_reg_2679[45]),
        .O(\lhs_reg_665[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[22]_i_4 
       (.I0(lhs_1_fu_1869_p3[44]),
        .I1(r_V_2_reg_2679[44]),
        .O(\lhs_reg_665[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[22]_i_5 
       (.I0(lhs_1_fu_1869_p3[43]),
        .I1(r_V_2_reg_2679[43]),
        .O(\lhs_reg_665[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[22]_i_6 
       (.I0(lhs_1_fu_1869_p3[42]),
        .I1(r_V_2_reg_2679[42]),
        .O(\lhs_reg_665[22]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[23]_i_1 
       (.I0(empty_43_reg_633[23]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[46]),
        .O(\lhs_reg_665[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[24]_i_1 
       (.I0(empty_43_reg_633[24]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[47]),
        .O(\lhs_reg_665[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[25]_i_1 
       (.I0(empty_43_reg_633[25]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[48]),
        .O(\lhs_reg_665[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[26]_i_1 
       (.I0(empty_43_reg_633[26]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[49]),
        .O(\lhs_reg_665[26]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[26]_i_3 
       (.I0(lhs_1_fu_1869_p3[49]),
        .I1(r_V_2_reg_2679[49]),
        .O(\lhs_reg_665[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[26]_i_4 
       (.I0(lhs_1_fu_1869_p3[48]),
        .I1(r_V_2_reg_2679[48]),
        .O(\lhs_reg_665[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[26]_i_5 
       (.I0(lhs_1_fu_1869_p3[47]),
        .I1(r_V_2_reg_2679[47]),
        .O(\lhs_reg_665[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[26]_i_6 
       (.I0(lhs_1_fu_1869_p3[46]),
        .I1(r_V_2_reg_2679[46]),
        .O(\lhs_reg_665[26]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[27]_i_1 
       (.I0(empty_43_reg_633[27]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[50]),
        .O(\lhs_reg_665[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[28]_i_1 
       (.I0(empty_43_reg_633[28]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[51]),
        .O(\lhs_reg_665[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[29]_i_1 
       (.I0(empty_43_reg_633[29]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[52]),
        .O(\lhs_reg_665[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[2]_i_1 
       (.I0(empty_43_reg_633[2]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[25]),
        .O(\lhs_reg_665[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[2]_i_3 
       (.I0(lhs_1_fu_1869_p3[25]),
        .I1(r_V_2_reg_2679[25]),
        .O(\lhs_reg_665[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[2]_i_4 
       (.I0(lhs_1_fu_1869_p3[24]),
        .I1(r_V_2_reg_2679[24]),
        .O(\lhs_reg_665[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[2]_i_5 
       (.I0(lhs_1_fu_1869_p3[23]),
        .I1(r_V_2_reg_2679[23]),
        .O(\lhs_reg_665[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[30]_i_1 
       (.I0(empty_43_reg_633[30]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[53]),
        .O(\lhs_reg_665[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[30]_i_3 
       (.I0(lhs_1_fu_1869_p3[53]),
        .I1(r_V_2_reg_2679[53]),
        .O(\lhs_reg_665[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[30]_i_4 
       (.I0(lhs_1_fu_1869_p3[52]),
        .I1(r_V_2_reg_2679[52]),
        .O(\lhs_reg_665[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[30]_i_5 
       (.I0(lhs_1_fu_1869_p3[51]),
        .I1(r_V_2_reg_2679[51]),
        .O(\lhs_reg_665[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[30]_i_6 
       (.I0(lhs_1_fu_1869_p3[50]),
        .I1(r_V_2_reg_2679[50]),
        .O(\lhs_reg_665[30]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \lhs_reg_665[31]_i_1 
       (.I0(ap_CS_fsm_state72),
        .I1(icmp_ln59_reg_2650_pp4_iter3_reg),
        .I2(ap_enable_reg_pp4_iter4),
        .O(\lhs_reg_665[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[31]_i_2 
       (.I0(empty_43_reg_633[31]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[54]),
        .O(\lhs_reg_665[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[31]_i_4 
       (.I0(r_V_2_reg_2679[54]),
        .I1(lhs_1_fu_1869_p3[54]),
        .O(\lhs_reg_665[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[3]_i_1 
       (.I0(empty_43_reg_633[3]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[26]),
        .O(\lhs_reg_665[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[4]_i_1 
       (.I0(empty_43_reg_633[4]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[27]),
        .O(\lhs_reg_665[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[5]_i_1 
       (.I0(empty_43_reg_633[5]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[28]),
        .O(\lhs_reg_665[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[6]_i_1 
       (.I0(empty_43_reg_633[6]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[29]),
        .O(\lhs_reg_665[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[6]_i_3 
       (.I0(lhs_1_fu_1869_p3[29]),
        .I1(r_V_2_reg_2679[29]),
        .O(\lhs_reg_665[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[6]_i_4 
       (.I0(lhs_1_fu_1869_p3[28]),
        .I1(r_V_2_reg_2679[28]),
        .O(\lhs_reg_665[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[6]_i_5 
       (.I0(lhs_1_fu_1869_p3[27]),
        .I1(r_V_2_reg_2679[27]),
        .O(\lhs_reg_665[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lhs_reg_665[6]_i_6 
       (.I0(lhs_1_fu_1869_p3[26]),
        .I1(r_V_2_reg_2679[26]),
        .O(\lhs_reg_665[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[7]_i_1 
       (.I0(empty_43_reg_633[7]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[30]),
        .O(\lhs_reg_665[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[8]_i_1 
       (.I0(empty_43_reg_633[8]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[31]),
        .O(\lhs_reg_665[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \lhs_reg_665[9]_i_1 
       (.I0(empty_43_reg_633[9]),
        .I1(ap_CS_fsm_state72),
        .I2(ret_V_fu_1877_p2[32]),
        .O(\lhs_reg_665[9]_i_1_n_0 ));
  FDRE \lhs_reg_665_reg[0] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[0]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[23]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[10] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[10]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[33]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lhs_reg_665_reg[10]_i_2 
       (.CI(\lhs_reg_665_reg[6]_i_2_n_0 ),
        .CO({\lhs_reg_665_reg[10]_i_2_n_0 ,\lhs_reg_665_reg[10]_i_2_n_1 ,\lhs_reg_665_reg[10]_i_2_n_2 ,\lhs_reg_665_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_1_fu_1869_p3[33:30]),
        .O(ret_V_fu_1877_p2[33:30]),
        .S({\lhs_reg_665[10]_i_3_n_0 ,\lhs_reg_665[10]_i_4_n_0 ,\lhs_reg_665[10]_i_5_n_0 ,\lhs_reg_665[10]_i_6_n_0 }));
  FDRE \lhs_reg_665_reg[11] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[11]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[34]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[12] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[12]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[35]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[13] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[13]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[36]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[14] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[14]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[37]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lhs_reg_665_reg[14]_i_2 
       (.CI(\lhs_reg_665_reg[10]_i_2_n_0 ),
        .CO({\lhs_reg_665_reg[14]_i_2_n_0 ,\lhs_reg_665_reg[14]_i_2_n_1 ,\lhs_reg_665_reg[14]_i_2_n_2 ,\lhs_reg_665_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_1_fu_1869_p3[37:34]),
        .O(ret_V_fu_1877_p2[37:34]),
        .S({\lhs_reg_665[14]_i_3_n_0 ,\lhs_reg_665[14]_i_4_n_0 ,\lhs_reg_665[14]_i_5_n_0 ,\lhs_reg_665[14]_i_6_n_0 }));
  FDRE \lhs_reg_665_reg[15] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[15]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[38]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[16] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[16]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[39]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[17] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[17]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[40]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[18] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[18]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[41]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lhs_reg_665_reg[18]_i_2 
       (.CI(\lhs_reg_665_reg[14]_i_2_n_0 ),
        .CO({\lhs_reg_665_reg[18]_i_2_n_0 ,\lhs_reg_665_reg[18]_i_2_n_1 ,\lhs_reg_665_reg[18]_i_2_n_2 ,\lhs_reg_665_reg[18]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_1_fu_1869_p3[41:38]),
        .O(ret_V_fu_1877_p2[41:38]),
        .S({\lhs_reg_665[18]_i_3_n_0 ,\lhs_reg_665[18]_i_4_n_0 ,\lhs_reg_665[18]_i_5_n_0 ,\lhs_reg_665[18]_i_6_n_0 }));
  FDRE \lhs_reg_665_reg[19] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[19]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[42]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[1] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[1]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[24]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[20] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[20]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[43]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[21] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[21]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[44]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[22] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[22]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[45]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lhs_reg_665_reg[22]_i_2 
       (.CI(\lhs_reg_665_reg[18]_i_2_n_0 ),
        .CO({\lhs_reg_665_reg[22]_i_2_n_0 ,\lhs_reg_665_reg[22]_i_2_n_1 ,\lhs_reg_665_reg[22]_i_2_n_2 ,\lhs_reg_665_reg[22]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_1_fu_1869_p3[45:42]),
        .O(ret_V_fu_1877_p2[45:42]),
        .S({\lhs_reg_665[22]_i_3_n_0 ,\lhs_reg_665[22]_i_4_n_0 ,\lhs_reg_665[22]_i_5_n_0 ,\lhs_reg_665[22]_i_6_n_0 }));
  FDRE \lhs_reg_665_reg[23] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[23]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[46]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[24] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[24]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[47]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[25] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[25]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[48]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[26] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[26]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[49]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lhs_reg_665_reg[26]_i_2 
       (.CI(\lhs_reg_665_reg[22]_i_2_n_0 ),
        .CO({\lhs_reg_665_reg[26]_i_2_n_0 ,\lhs_reg_665_reg[26]_i_2_n_1 ,\lhs_reg_665_reg[26]_i_2_n_2 ,\lhs_reg_665_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_1_fu_1869_p3[49:46]),
        .O(ret_V_fu_1877_p2[49:46]),
        .S({\lhs_reg_665[26]_i_3_n_0 ,\lhs_reg_665[26]_i_4_n_0 ,\lhs_reg_665[26]_i_5_n_0 ,\lhs_reg_665[26]_i_6_n_0 }));
  FDRE \lhs_reg_665_reg[27] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[27]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[50]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[28] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[28]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[51]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[29] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[29]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[52]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[2] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[2]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[25]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lhs_reg_665_reg[2]_i_2 
       (.CI(1'b0),
        .CO({\lhs_reg_665_reg[2]_i_2_n_0 ,\lhs_reg_665_reg[2]_i_2_n_1 ,\lhs_reg_665_reg[2]_i_2_n_2 ,\lhs_reg_665_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({lhs_1_fu_1869_p3[25:23],1'b0}),
        .O({ret_V_fu_1877_p2[25:23],\NLW_lhs_reg_665_reg[2]_i_2_O_UNCONNECTED [0]}),
        .S({\lhs_reg_665[2]_i_3_n_0 ,\lhs_reg_665[2]_i_4_n_0 ,\lhs_reg_665[2]_i_5_n_0 ,r_V_2_reg_2679[22]}));
  FDRE \lhs_reg_665_reg[30] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[30]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[53]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lhs_reg_665_reg[30]_i_2 
       (.CI(\lhs_reg_665_reg[26]_i_2_n_0 ),
        .CO({\lhs_reg_665_reg[30]_i_2_n_0 ,\lhs_reg_665_reg[30]_i_2_n_1 ,\lhs_reg_665_reg[30]_i_2_n_2 ,\lhs_reg_665_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_1_fu_1869_p3[53:50]),
        .O(ret_V_fu_1877_p2[53:50]),
        .S({\lhs_reg_665[30]_i_3_n_0 ,\lhs_reg_665[30]_i_4_n_0 ,\lhs_reg_665[30]_i_5_n_0 ,\lhs_reg_665[30]_i_6_n_0 }));
  FDRE \lhs_reg_665_reg[31] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[31]_i_2_n_0 ),
        .Q(lhs_1_fu_1869_p3[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lhs_reg_665_reg[31]_i_3 
       (.CI(\lhs_reg_665_reg[30]_i_2_n_0 ),
        .CO(\NLW_lhs_reg_665_reg[31]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_lhs_reg_665_reg[31]_i_3_O_UNCONNECTED [3:1],ret_V_fu_1877_p2[54]}),
        .S({1'b0,1'b0,1'b0,\lhs_reg_665[31]_i_4_n_0 }));
  FDRE \lhs_reg_665_reg[3] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[3]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[26]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[4] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[4]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[27]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[5] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[5]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[28]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[6] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[6]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \lhs_reg_665_reg[6]_i_2 
       (.CI(\lhs_reg_665_reg[2]_i_2_n_0 ),
        .CO({\lhs_reg_665_reg[6]_i_2_n_0 ,\lhs_reg_665_reg[6]_i_2_n_1 ,\lhs_reg_665_reg[6]_i_2_n_2 ,\lhs_reg_665_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(lhs_1_fu_1869_p3[29:26]),
        .O(ret_V_fu_1877_p2[29:26]),
        .S({\lhs_reg_665[6]_i_3_n_0 ,\lhs_reg_665[6]_i_4_n_0 ,\lhs_reg_665[6]_i_5_n_0 ,\lhs_reg_665[6]_i_6_n_0 }));
  FDRE \lhs_reg_665_reg[7] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[7]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[30]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[8] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[8]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[31]),
        .R(1'b0));
  FDRE \lhs_reg_665_reg[9] 
       (.C(ap_clk),
        .CE(\lhs_reg_665[31]_i_1_n_0 ),
        .D(\lhs_reg_665[9]_i_1_n_0 ),
        .Q(lhs_1_fu_1869_p3[32]),
        .R(1'b0));
  nn_conv_combined_0_0_conv_combined_mac_muladd_10s_10s_10ns_10_4_1 mac_muladd_10s_10s_10ns_10_4_1_U15
       (.A(grp_fu_1902_p0),
        .D({mac_muladd_10s_10s_10ns_10_4_1_U15_n_0,mac_muladd_10s_10s_10ns_10_4_1_U15_n_1,mac_muladd_10s_10s_10ns_10_4_1_U15_n_2,mac_muladd_10s_10s_10ns_10_4_1_U15_n_3,mac_muladd_10s_10s_10ns_10_4_1_U15_n_4,mac_muladd_10s_10s_10ns_10_4_1_U15_n_5,mac_muladd_10s_10s_10ns_10_4_1_U15_n_6,mac_muladd_10s_10s_10ns_10_4_1_U15_n_7,mac_muladd_10s_10s_10ns_10_4_1_U15_n_8,mac_muladd_10s_10s_10ns_10_4_1_U15_n_9}),
        .P({p_mid1105_reg_2334_reg_n_96,p_mid1105_reg_2334_reg_n_97,p_mid1105_reg_2334_reg_n_98,p_mid1105_reg_2334_reg_n_99,p_mid1105_reg_2334_reg_n_100,p_mid1105_reg_2334_reg_n_101,p_mid1105_reg_2334_reg_n_102,p_mid1105_reg_2334_reg_n_103,p_mid1105_reg_2334_reg_n_104,p_mid1105_reg_2334_reg_n_105}),
        .Q({ap_CS_fsm_pp2_stage0,ap_CS_fsm_state1}),
        .W(W[9:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .icmp_ln77_reg_2262(icmp_ln77_reg_2262),
        .p_reg_reg(select_ln77_5_fu_1408_p3),
        .p_reg_reg_0({\w_1_reg_566_reg_n_0_[9] ,\w_1_reg_566_reg_n_0_[8] ,\w_1_reg_566_reg_n_0_[7] ,\w_1_reg_566_reg_n_0_[6] ,\w_1_reg_566_reg_n_0_[5] ,\w_1_reg_566_reg_n_0_[4] ,\w_1_reg_566_reg_n_0_[3] ,\w_1_reg_566_reg_n_0_[2] ,\w_1_reg_566_reg_n_0_[1] ,\w_1_reg_566_reg_n_0_[0] }),
        .p_reg_reg_1(select_ln77_7_reg_2421),
        .select_ln76_8_reg_2292_pp2_iter1_reg(select_ln76_8_reg_2292_pp2_iter1_reg),
        .\select_ln76_reg_2385_reg[0] (\icmp_ln76_reg_2253_pp2_iter1_reg_reg_n_0_[0] ),
        .\select_ln77_7_reg_2421_reg[0] (select_ln76_fu_1338_p3));
  nn_conv_combined_0_0_conv_combined_mac_muladd_10s_10s_10ns_10_4_1_1 mac_muladd_10s_10s_10ns_10_4_1_U17
       (.A(select_ln55_1_fu_1732_p3),
        .CO(mac_muladd_10s_10s_10ns_10_4_1_U17_n_35),
        .D({mac_muladd_10s_10s_10ns_10_4_1_U17_n_0,mac_muladd_10s_10s_10ns_10_4_1_U17_n_1,mac_muladd_10s_10s_10ns_10_4_1_U17_n_2,mac_muladd_10s_10s_10ns_10_4_1_U17_n_3,mac_muladd_10s_10s_10ns_10_4_1_U17_n_4,mac_muladd_10s_10s_10ns_10_4_1_U17_n_5,mac_muladd_10s_10s_10ns_10_4_1_U17_n_6,mac_muladd_10s_10s_10ns_10_4_1_U17_n_7,mac_muladd_10s_10s_10ns_10_4_1_U17_n_8,mac_muladd_10s_10s_10ns_10_4_1_U17_n_9}),
        .E(ap_NS_fsm135_out),
        .\FH_read_reg_1973_reg[30] (icmp_ln58_fu_1765_p2),
        .Q({ap_CS_fsm_state78,ap_CS_fsm_state71,ap_CS_fsm_state66,ap_CS_fsm_state1}),
        .SR(h_reg_610),
        .\ap_CS_fsm_reg[59]_i_2 (FH_read_reg_1973),
        .\ap_CS_fsm_reg[59]_i_2_0 ({\fh_reg_643_reg_n_0_[31] ,\fh_reg_643_reg_n_0_[30] ,\fh_reg_643_reg_n_0_[29] ,\fh_reg_643_reg_n_0_[28] ,\fh_reg_643_reg_n_0_[27] ,\fh_reg_643_reg_n_0_[26] ,\fh_reg_643_reg_n_0_[25] ,\fh_reg_643_reg_n_0_[24] ,\fh_reg_643_reg_n_0_[23] ,\fh_reg_643_reg_n_0_[22] ,\fh_reg_643_reg_n_0_[21] ,\fh_reg_643_reg_n_0_[20] ,\fh_reg_643_reg_n_0_[19] ,\fh_reg_643_reg_n_0_[18] ,\fh_reg_643_reg_n_0_[17] ,\fh_reg_643_reg_n_0_[16] ,\fh_reg_643_reg_n_0_[15] ,\fh_reg_643_reg_n_0_[14] ,\fh_reg_643_reg_n_0_[13] ,\fh_reg_643_reg_n_0_[12] ,\fh_reg_643_reg_n_0_[11] ,\fh_reg_643_reg_n_0_[10] ,\fh_reg_643_reg_n_0_[9] ,\fh_reg_643_reg_n_0_[8] ,\fh_reg_643_reg_n_0_[7] ,\fh_reg_643_reg_n_0_[6] ,\fh_reg_643_reg_n_0_[5] ,\fh_reg_643_reg_n_0_[4] ,\fh_reg_643_reg_n_0_[3] ,\fh_reg_643_reg_n_0_[2] ,\fh_reg_643_reg_n_0_[1] ,\fh_reg_643_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .icmp_ln56_reg_2579(icmp_ln56_reg_2579),
        .outW_fu_739_p2(outW_fu_739_p2),
        .p_reg_reg({\h_reg_610_reg_n_0_[9] ,\h_reg_610_reg_n_0_[8] ,\h_reg_610_reg_n_0_[7] ,\h_reg_610_reg_n_0_[6] ,\h_reg_610_reg_n_0_[5] ,\h_reg_610_reg_n_0_[4] ,\h_reg_610_reg_n_0_[3] ,\h_reg_610_reg_n_0_[2] ,\h_reg_610_reg_n_0_[1] ,\h_reg_610_reg_n_0_[0] }),
        .p_reg_reg_0(\icmp_ln56_reg_2579_reg[0]_i_1_n_1 ),
        .select_ln55_reg_2595(select_ln55_reg_2595[12:0]),
        .\select_ln55_reg_2595_reg[12] (add_ln56_fu_1788_p2[12:0]),
        .y_Addr_A(\^y_Addr_A ),
        .\y_Addr_A[11] (y_addr_reg_2606));
  nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1 mul_30s_30s_30_2_1_U1
       (.D({\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1 ,mul_30s_30s_30_2_1_U1_n_14,mul_30s_30s_30_2_1_U1_n_15,mul_30s_30s_30_2_1_U1_n_16,mul_30s_30s_30_2_1_U1_n_17,mul_30s_30s_30_2_1_U1_n_18,mul_30s_30s_30_2_1_U1_n_19,mul_30s_30s_30_2_1_U1_n_20,mul_30s_30s_30_2_1_U1_n_21,mul_30s_30s_30_2_1_U1_n_22,mul_30s_30s_30_2_1_U1_n_23,mul_30s_30s_30_2_1_U1_n_24,mul_30s_30s_30_2_1_U1_n_25,mul_30s_30s_30_2_1_U1_n_26,mul_30s_30s_30_2_1_U1_n_27,mul_30s_30s_30_2_1_U1_n_28,mul_30s_30s_30_2_1_U1_n_29}),
        .FW(FW[29:0]),
        .Q({ap_CS_fsm_state15,ap_CS_fsm_state1}),
        .add_ln42_reg_2045(add_ln42_reg_2045[29:0]),
        .ap_NS_fsm155_out(ap_NS_fsm155_out),
        .ap_clk(ap_clk));
  nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_2 mul_30s_30s_30_2_1_U10
       (.D({\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_0 ,mul_30s_30s_30_2_1_U10_n_15,mul_30s_30s_30_2_1_U10_n_16,mul_30s_30s_30_2_1_U10_n_17,mul_30s_30s_30_2_1_U10_n_18,mul_30s_30s_30_2_1_U10_n_19,mul_30s_30s_30_2_1_U10_n_20,mul_30s_30s_30_2_1_U10_n_21,mul_30s_30s_30_2_1_U10_n_22,mul_30s_30s_30_2_1_U10_n_23,mul_30s_30s_30_2_1_U10_n_24,mul_30s_30s_30_2_1_U10_n_25,mul_30s_30s_30_2_1_U10_n_26,mul_30s_30s_30_2_1_U10_n_27,mul_30s_30s_30_2_1_U10_n_28,mul_30s_30s_30_2_1_U10_n_29,mul_30s_30s_30_2_1_U10_n_30}),
        .FW(FW[29:0]),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state1}),
        .add_ln90_reg_2502(add_ln90_reg_2502[29:0]),
        .ap_NS_fsm137_out(ap_NS_fsm137_out),
        .ap_clk(ap_clk),
        .icmp_ln42_reg_2030(icmp_ln42_reg_2030),
        .k_2_reg_5770(k_2_reg_5770));
  nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_3 mul_30s_30s_30_2_1_U2
       (.D({\conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U/p_reg__1_1 ,mul_30s_30s_30_2_1_U2_n_15,mul_30s_30s_30_2_1_U2_n_16,mul_30s_30s_30_2_1_U2_n_17,mul_30s_30s_30_2_1_U2_n_18,mul_30s_30s_30_2_1_U2_n_19,mul_30s_30s_30_2_1_U2_n_20,mul_30s_30s_30_2_1_U2_n_21,mul_30s_30s_30_2_1_U2_n_22,mul_30s_30s_30_2_1_U2_n_23,mul_30s_30s_30_2_1_U2_n_24,mul_30s_30s_30_2_1_U2_n_25,mul_30s_30s_30_2_1_U2_n_26,mul_30s_30s_30_2_1_U2_n_27,mul_30s_30s_30_2_1_U2_n_28,mul_30s_30s_30_2_1_U2_n_29,mul_30s_30s_30_2_1_U2_n_30}),
        .FW(FW[29:0]),
        .Q({ap_CS_fsm_state29,ap_CS_fsm_state2,ap_CS_fsm_state1}),
        .SR(mul_30s_30s_30_2_1_U2_n_0),
        .add_ln70_reg_2107(add_ln70_reg_2107[29:0]),
        .ap_clk(ap_clk),
        .tmp_product(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .tmp_product_0(icmp_ln42_1_fu_767_p2));
  nn_conv_combined_0_0_conv_combined_mul_31ns_32ns_63_2_1 mul_31ns_32ns_63_2_1_U11
       (.D({\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 ,mul_31ns_32ns_63_2_1_U11_n_47,mul_31ns_32ns_63_2_1_U11_n_48,mul_31ns_32ns_63_2_1_U11_n_49,mul_31ns_32ns_63_2_1_U11_n_50,mul_31ns_32ns_63_2_1_U11_n_51,mul_31ns_32ns_63_2_1_U11_n_52,mul_31ns_32ns_63_2_1_U11_n_53,mul_31ns_32ns_63_2_1_U11_n_54,mul_31ns_32ns_63_2_1_U11_n_55,mul_31ns_32ns_63_2_1_U11_n_56,mul_31ns_32ns_63_2_1_U11_n_57,mul_31ns_32ns_63_2_1_U11_n_58,mul_31ns_32ns_63_2_1_U11_n_59,mul_31ns_32ns_63_2_1_U11_n_60,mul_31ns_32ns_63_2_1_U11_n_61,mul_31ns_32ns_63_2_1_U11_n_62}),
        .O205(outH_fu_727_p2[30:0]),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .grp_fu_695_p2(grp_fu_695_p2),
        .reg_7000(reg_7000));
  nn_conv_combined_0_0_conv_combined_mul_32ns_32ns_64_2_1 mul_32ns_32ns_64_2_1_U3
       (.D(FH),
        .FW(FW),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .p_reg__0({\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 ,mul_32ns_32ns_64_2_1_U3_n_48,mul_32ns_32ns_64_2_1_U3_n_49,mul_32ns_32ns_64_2_1_U3_n_50,mul_32ns_32ns_64_2_1_U3_n_51,mul_32ns_32ns_64_2_1_U3_n_52,mul_32ns_32ns_64_2_1_U3_n_53,mul_32ns_32ns_64_2_1_U3_n_54,mul_32ns_32ns_64_2_1_U3_n_55,mul_32ns_32ns_64_2_1_U3_n_56,mul_32ns_32ns_64_2_1_U3_n_57,mul_32ns_32ns_64_2_1_U3_n_58,mul_32ns_32ns_64_2_1_U3_n_59,mul_32ns_32ns_64_2_1_U3_n_60,mul_32ns_32ns_64_2_1_U3_n_61,mul_32ns_32ns_64_2_1_U3_n_62,mul_32ns_32ns_64_2_1_U3_n_63}));
  nn_conv_combined_0_0_conv_combined_mul_32ns_64ns_96_5_1 mul_32ns_64ns_96_5_1_U4
       (.D({\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 ,mul_32ns_32ns_64_2_1_U3_n_48,mul_32ns_32ns_64_2_1_U3_n_49,mul_32ns_32ns_64_2_1_U3_n_50,mul_32ns_32ns_64_2_1_U3_n_51,mul_32ns_32ns_64_2_1_U3_n_52,mul_32ns_32ns_64_2_1_U3_n_53,mul_32ns_32ns_64_2_1_U3_n_54,mul_32ns_32ns_64_2_1_U3_n_55,mul_32ns_32ns_64_2_1_U3_n_56,mul_32ns_32ns_64_2_1_U3_n_57,mul_32ns_32ns_64_2_1_U3_n_58,mul_32ns_32ns_64_2_1_U3_n_59,mul_32ns_32ns_64_2_1_U3_n_60,mul_32ns_32ns_64_2_1_U3_n_61,mul_32ns_32ns_64_2_1_U3_n_62,mul_32ns_32ns_64_2_1_U3_n_63}),
        .\FH_read_reg_1973_reg[30] (icmp_ln42_1_fu_767_p2),
        .FW_read_reg_1958(FW_read_reg_1958),
        .Q({ap_CS_fsm_state30,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[49]_i_2 (outH_reg_2016),
        .\ap_CS_fsm_reg[49]_i_3 ({\k_reg_451_reg_n_0_[31] ,\k_reg_451_reg_n_0_[30] ,\k_reg_451_reg_n_0_[29] ,\k_reg_451_reg_n_0_[28] ,\k_reg_451_reg_n_0_[27] ,\k_reg_451_reg_n_0_[26] ,\k_reg_451_reg_n_0_[25] ,\k_reg_451_reg_n_0_[24] ,\k_reg_451_reg_n_0_[23] ,\k_reg_451_reg_n_0_[22] ,\k_reg_451_reg_n_0_[21] ,\k_reg_451_reg_n_0_[20] ,\k_reg_451_reg_n_0_[19] ,\k_reg_451_reg_n_0_[18] ,\k_reg_451_reg_n_0_[17] ,\k_reg_451_reg_n_0_[16] ,\k_reg_451_reg_n_0_[15] ,\k_reg_451_reg_n_0_[14] ,\k_reg_451_reg_n_0_[13] ,\k_reg_451_reg_n_0_[12] ,\k_reg_451_reg_n_0_[11] ,\k_reg_451_reg_n_0_[10] ,\k_reg_451_reg_n_0_[9] ,\k_reg_451_reg_n_0_[8] ,\k_reg_451_reg_n_0_[7] ,\k_reg_451_reg_n_0_[6] ,\k_reg_451_reg_n_0_[5] ,\k_reg_451_reg_n_0_[4] ,\k_reg_451_reg_n_0_[3] ,\k_reg_451_reg_n_0_[2] ,\k_reg_451_reg_n_0_[1] ,\k_reg_451_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[49]_i_3_0 (FH_read_reg_1973),
        .ap_clk(ap_clk),
        .buff1_reg__1(\fwprop_read_reg_1954_reg_n_0_[0] ),
        .buff1_reg__1_0(W_read_reg_1982),
        .\buff2_reg[95] (buff2),
        .grp_fu_1005_ce(grp_fu_1005_ce),
        .grp_fu_695_p2(grp_fu_695_p2),
        .\outH_reg_2016_reg[30] (icmp_ln55_fu_785_p2),
        .reg_7000(reg_7000));
  nn_conv_combined_0_0_conv_combined_mul_32ns_96ns_128_5_1 mul_32ns_96ns_128_5_1_U5
       (.D(buff2),
        .O205(outH_fu_727_p2),
        .Q({ap_CS_fsm_state35,ap_CS_fsm_state1}),
        .ap_clk(ap_clk),
        .\buff2_reg[127] ({mul_32ns_96ns_128_5_1_U5_n_0,mul_32ns_96ns_128_5_1_U5_n_1,mul_32ns_96ns_128_5_1_U5_n_2,mul_32ns_96ns_128_5_1_U5_n_3,mul_32ns_96ns_128_5_1_U5_n_4,mul_32ns_96ns_128_5_1_U5_n_5,mul_32ns_96ns_128_5_1_U5_n_6,mul_32ns_96ns_128_5_1_U5_n_7,mul_32ns_96ns_128_5_1_U5_n_8,mul_32ns_96ns_128_5_1_U5_n_9,mul_32ns_96ns_128_5_1_U5_n_10,mul_32ns_96ns_128_5_1_U5_n_11,mul_32ns_96ns_128_5_1_U5_n_12,mul_32ns_96ns_128_5_1_U5_n_13,mul_32ns_96ns_128_5_1_U5_n_14,mul_32ns_96ns_128_5_1_U5_n_15,mul_32ns_96ns_128_5_1_U5_n_16,mul_32ns_96ns_128_5_1_U5_n_17,mul_32ns_96ns_128_5_1_U5_n_18,mul_32ns_96ns_128_5_1_U5_n_19,mul_32ns_96ns_128_5_1_U5_n_20,mul_32ns_96ns_128_5_1_U5_n_21,mul_32ns_96ns_128_5_1_U5_n_22,mul_32ns_96ns_128_5_1_U5_n_23,mul_32ns_96ns_128_5_1_U5_n_24,mul_32ns_96ns_128_5_1_U5_n_25,mul_32ns_96ns_128_5_1_U5_n_26,mul_32ns_96ns_128_5_1_U5_n_27,mul_32ns_96ns_128_5_1_U5_n_28,mul_32ns_96ns_128_5_1_U5_n_29,mul_32ns_96ns_128_5_1_U5_n_30,mul_32ns_96ns_128_5_1_U5_n_31,mul_32ns_96ns_128_5_1_U5_n_32,mul_32ns_96ns_128_5_1_U5_n_33,mul_32ns_96ns_128_5_1_U5_n_34,mul_32ns_96ns_128_5_1_U5_n_35,mul_32ns_96ns_128_5_1_U5_n_36,mul_32ns_96ns_128_5_1_U5_n_37,mul_32ns_96ns_128_5_1_U5_n_38,mul_32ns_96ns_128_5_1_U5_n_39,mul_32ns_96ns_128_5_1_U5_n_40,mul_32ns_96ns_128_5_1_U5_n_41,mul_32ns_96ns_128_5_1_U5_n_42,mul_32ns_96ns_128_5_1_U5_n_43,mul_32ns_96ns_128_5_1_U5_n_44,mul_32ns_96ns_128_5_1_U5_n_45,mul_32ns_96ns_128_5_1_U5_n_46,mul_32ns_96ns_128_5_1_U5_n_47,mul_32ns_96ns_128_5_1_U5_n_48,mul_32ns_96ns_128_5_1_U5_n_49,mul_32ns_96ns_128_5_1_U5_n_50,mul_32ns_96ns_128_5_1_U5_n_51,mul_32ns_96ns_128_5_1_U5_n_52,mul_32ns_96ns_128_5_1_U5_n_53,mul_32ns_96ns_128_5_1_U5_n_54,mul_32ns_96ns_128_5_1_U5_n_55,mul_32ns_96ns_128_5_1_U5_n_56,mul_32ns_96ns_128_5_1_U5_n_57,mul_32ns_96ns_128_5_1_U5_n_58,mul_32ns_96ns_128_5_1_U5_n_59,mul_32ns_96ns_128_5_1_U5_n_60,mul_32ns_96ns_128_5_1_U5_n_61,mul_32ns_96ns_128_5_1_U5_n_62,mul_32ns_96ns_128_5_1_U5_n_63,mul_32ns_96ns_128_5_1_U5_n_64,mul_32ns_96ns_128_5_1_U5_n_65,mul_32ns_96ns_128_5_1_U5_n_66,mul_32ns_96ns_128_5_1_U5_n_67,mul_32ns_96ns_128_5_1_U5_n_68,mul_32ns_96ns_128_5_1_U5_n_69,mul_32ns_96ns_128_5_1_U5_n_70,mul_32ns_96ns_128_5_1_U5_n_71,mul_32ns_96ns_128_5_1_U5_n_72,mul_32ns_96ns_128_5_1_U5_n_73,mul_32ns_96ns_128_5_1_U5_n_74,mul_32ns_96ns_128_5_1_U5_n_75,mul_32ns_96ns_128_5_1_U5_n_76,mul_32ns_96ns_128_5_1_U5_n_77,mul_32ns_96ns_128_5_1_U5_n_78,mul_32ns_96ns_128_5_1_U5_n_79,mul_32ns_96ns_128_5_1_U5_n_80,mul_32ns_96ns_128_5_1_U5_n_81,mul_32ns_96ns_128_5_1_U5_n_82,mul_32ns_96ns_128_5_1_U5_n_83,mul_32ns_96ns_128_5_1_U5_n_84,mul_32ns_96ns_128_5_1_U5_n_85,mul_32ns_96ns_128_5_1_U5_n_86,mul_32ns_96ns_128_5_1_U5_n_87,mul_32ns_96ns_128_5_1_U5_n_88,mul_32ns_96ns_128_5_1_U5_n_89,mul_32ns_96ns_128_5_1_U5_n_90,mul_32ns_96ns_128_5_1_U5_n_91,mul_32ns_96ns_128_5_1_U5_n_92,mul_32ns_96ns_128_5_1_U5_n_93,mul_32ns_96ns_128_5_1_U5_n_94,mul_32ns_96ns_128_5_1_U5_n_95,mul_32ns_96ns_128_5_1_U5_n_96,mul_32ns_96ns_128_5_1_U5_n_97,mul_32ns_96ns_128_5_1_U5_n_98,mul_32ns_96ns_128_5_1_U5_n_99,mul_32ns_96ns_128_5_1_U5_n_100,mul_32ns_96ns_128_5_1_U5_n_101,mul_32ns_96ns_128_5_1_U5_n_102,mul_32ns_96ns_128_5_1_U5_n_103,mul_32ns_96ns_128_5_1_U5_n_104,mul_32ns_96ns_128_5_1_U5_n_105,mul_32ns_96ns_128_5_1_U5_n_106,mul_32ns_96ns_128_5_1_U5_n_107,mul_32ns_96ns_128_5_1_U5_n_108,mul_32ns_96ns_128_5_1_U5_n_109,mul_32ns_96ns_128_5_1_U5_n_110,mul_32ns_96ns_128_5_1_U5_n_111,mul_32ns_96ns_128_5_1_U5_n_112,mul_32ns_96ns_128_5_1_U5_n_113,mul_32ns_96ns_128_5_1_U5_n_114,mul_32ns_96ns_128_5_1_U5_n_115,mul_32ns_96ns_128_5_1_U5_n_116,mul_32ns_96ns_128_5_1_U5_n_117,mul_32ns_96ns_128_5_1_U5_n_118,mul_32ns_96ns_128_5_1_U5_n_119,mul_32ns_96ns_128_5_1_U5_n_120,mul_32ns_96ns_128_5_1_U5_n_121,mul_32ns_96ns_128_5_1_U5_n_122,mul_32ns_96ns_128_5_1_U5_n_123,mul_32ns_96ns_128_5_1_U5_n_124,mul_32ns_96ns_128_5_1_U5_n_125,mul_32ns_96ns_128_5_1_U5_n_126,mul_32ns_96ns_128_5_1_U5_n_127}),
        .grp_fu_1037_ce(grp_fu_1037_ce));
  nn_conv_combined_0_0_conv_combined_mul_32s_32s_55_2_1 mul_32s_32s_55_2_1_U13
       (.Q(ap_CS_fsm_pp4_stage0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .icmp_ln59_reg_2650(icmp_ln59_reg_2650),
        .p_reg__0(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 ),
        .reg_7040(reg_7040),
        .wbuf_V_q0(wbuf_V_q0),
        .x_Dout_A(x_Dout_A));
  nn_conv_combined_0_0_conv_combined_mul_32s_32s_55_2_1_4 mul_32s_32s_55_2_1_U9
       (.addr_cmp204_reg_24620(addr_cmp204_reg_24620),
        .ap_clk(ap_clk),
        .dy_Dout_A(dy_Dout_A),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .p_reg__0(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 ),
        .reg_7040(reg_7040),
        .x_Dout_A(x_Dout_A));
  FDRE \mul_ln55_reg_2566_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_62),
        .Q(mul_ln55_reg_2566[0]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_52),
        .Q(mul_ln55_reg_2566[10]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_51),
        .Q(mul_ln55_reg_2566[11]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_50),
        .Q(mul_ln55_reg_2566[12]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_49),
        .Q(mul_ln55_reg_2566[13]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_48),
        .Q(mul_ln55_reg_2566[14]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_47),
        .Q(mul_ln55_reg_2566[15]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [16]),
        .Q(mul_ln55_reg_2566[16]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [17]),
        .Q(mul_ln55_reg_2566[17]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [18]),
        .Q(mul_ln55_reg_2566[18]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [19]),
        .Q(mul_ln55_reg_2566[19]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_61),
        .Q(mul_ln55_reg_2566[1]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [20]),
        .Q(mul_ln55_reg_2566[20]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [21]),
        .Q(mul_ln55_reg_2566[21]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [22]),
        .Q(mul_ln55_reg_2566[22]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [23]),
        .Q(mul_ln55_reg_2566[23]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [24]),
        .Q(mul_ln55_reg_2566[24]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [25]),
        .Q(mul_ln55_reg_2566[25]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [26]),
        .Q(mul_ln55_reg_2566[26]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [27]),
        .Q(mul_ln55_reg_2566[27]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [28]),
        .Q(mul_ln55_reg_2566[28]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [29]),
        .Q(mul_ln55_reg_2566[29]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_60),
        .Q(mul_ln55_reg_2566[2]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [30]),
        .Q(mul_ln55_reg_2566[30]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [31]),
        .Q(mul_ln55_reg_2566[31]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [32]),
        .Q(mul_ln55_reg_2566[32]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [33]),
        .Q(mul_ln55_reg_2566[33]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [34]),
        .Q(mul_ln55_reg_2566[34]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [35]),
        .Q(mul_ln55_reg_2566[35]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [36]),
        .Q(mul_ln55_reg_2566[36]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [37]),
        .Q(mul_ln55_reg_2566[37]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [38]),
        .Q(mul_ln55_reg_2566[38]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [39]),
        .Q(mul_ln55_reg_2566[39]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_59),
        .Q(mul_ln55_reg_2566[3]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [40]),
        .Q(mul_ln55_reg_2566[40]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [41]),
        .Q(mul_ln55_reg_2566[41]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [42]),
        .Q(mul_ln55_reg_2566[42]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [43]),
        .Q(mul_ln55_reg_2566[43]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [44]),
        .Q(mul_ln55_reg_2566[44]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [45]),
        .Q(mul_ln55_reg_2566[45]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [46]),
        .Q(mul_ln55_reg_2566[46]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [47]),
        .Q(mul_ln55_reg_2566[47]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [48]),
        .Q(mul_ln55_reg_2566[48]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [49]),
        .Q(mul_ln55_reg_2566[49]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_58),
        .Q(mul_ln55_reg_2566[4]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [50]),
        .Q(mul_ln55_reg_2566[50]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [51]),
        .Q(mul_ln55_reg_2566[51]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [52]),
        .Q(mul_ln55_reg_2566[52]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [53]),
        .Q(mul_ln55_reg_2566[53]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [54]),
        .Q(mul_ln55_reg_2566[54]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [55]),
        .Q(mul_ln55_reg_2566[55]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [56]),
        .Q(mul_ln55_reg_2566[56]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [57]),
        .Q(mul_ln55_reg_2566[57]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [58]),
        .Q(mul_ln55_reg_2566[58]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [59]),
        .Q(mul_ln55_reg_2566[59]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_57),
        .Q(mul_ln55_reg_2566[5]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [60]),
        .Q(mul_ln55_reg_2566[60]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [61]),
        .Q(mul_ln55_reg_2566[61]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(\conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U/p_reg__1 [62]),
        .Q(mul_ln55_reg_2566[62]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_56),
        .Q(mul_ln55_reg_2566[6]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_55),
        .Q(mul_ln55_reg_2566[7]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_54),
        .Q(mul_ln55_reg_2566[8]),
        .R(1'b0));
  FDRE \mul_ln55_reg_2566_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state66),
        .D(mul_31ns_32ns_63_2_1_U11_n_53),
        .Q(mul_ln55_reg_2566[9]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[0]),
        .Q(mul_ln76_1_reg_2199[0]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[10]),
        .Q(mul_ln76_1_reg_2199[10]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[11]),
        .Q(mul_ln76_1_reg_2199[11]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[12]),
        .Q(mul_ln76_1_reg_2199[12]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[13]),
        .Q(mul_ln76_1_reg_2199[13]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[14]),
        .Q(mul_ln76_1_reg_2199[14]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[15]),
        .Q(mul_ln76_1_reg_2199[15]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[16]),
        .Q(mul_ln76_1_reg_2199[16]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[17]),
        .Q(mul_ln76_1_reg_2199[17]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[18]),
        .Q(mul_ln76_1_reg_2199[18]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[19]),
        .Q(mul_ln76_1_reg_2199[19]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[1]),
        .Q(mul_ln76_1_reg_2199[1]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[20]),
        .Q(mul_ln76_1_reg_2199[20]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[21]),
        .Q(mul_ln76_1_reg_2199[21]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[22]),
        .Q(mul_ln76_1_reg_2199[22]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[23]),
        .Q(mul_ln76_1_reg_2199[23]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[24]),
        .Q(mul_ln76_1_reg_2199[24]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[25]),
        .Q(mul_ln76_1_reg_2199[25]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[26]),
        .Q(mul_ln76_1_reg_2199[26]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[27]),
        .Q(mul_ln76_1_reg_2199[27]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[28]),
        .Q(mul_ln76_1_reg_2199[28]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[29]),
        .Q(mul_ln76_1_reg_2199[29]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[2]),
        .Q(mul_ln76_1_reg_2199[2]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[30]),
        .Q(mul_ln76_1_reg_2199[30]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[31]),
        .Q(mul_ln76_1_reg_2199[31]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[32]),
        .Q(mul_ln76_1_reg_2199[32]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[33]),
        .Q(mul_ln76_1_reg_2199[33]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[34]),
        .Q(mul_ln76_1_reg_2199[34]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[35]),
        .Q(mul_ln76_1_reg_2199[35]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[36]),
        .Q(mul_ln76_1_reg_2199[36]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[37]),
        .Q(mul_ln76_1_reg_2199[37]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[38]),
        .Q(mul_ln76_1_reg_2199[38]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[39]),
        .Q(mul_ln76_1_reg_2199[39]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[3]),
        .Q(mul_ln76_1_reg_2199[3]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[40]),
        .Q(mul_ln76_1_reg_2199[40]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[41]),
        .Q(mul_ln76_1_reg_2199[41]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[42]),
        .Q(mul_ln76_1_reg_2199[42]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[43]),
        .Q(mul_ln76_1_reg_2199[43]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[44]),
        .Q(mul_ln76_1_reg_2199[44]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[45]),
        .Q(mul_ln76_1_reg_2199[45]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[46]),
        .Q(mul_ln76_1_reg_2199[46]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[47]),
        .Q(mul_ln76_1_reg_2199[47]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[48]),
        .Q(mul_ln76_1_reg_2199[48]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[49]),
        .Q(mul_ln76_1_reg_2199[49]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[4]),
        .Q(mul_ln76_1_reg_2199[4]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[50]),
        .Q(mul_ln76_1_reg_2199[50]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[51]),
        .Q(mul_ln76_1_reg_2199[51]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[52]),
        .Q(mul_ln76_1_reg_2199[52]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[53]),
        .Q(mul_ln76_1_reg_2199[53]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[54]),
        .Q(mul_ln76_1_reg_2199[54]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[55]),
        .Q(mul_ln76_1_reg_2199[55]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[56]),
        .Q(mul_ln76_1_reg_2199[56]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[57]),
        .Q(mul_ln76_1_reg_2199[57]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[58]),
        .Q(mul_ln76_1_reg_2199[58]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[59]),
        .Q(mul_ln76_1_reg_2199[59]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[5]),
        .Q(mul_ln76_1_reg_2199[5]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[60]),
        .Q(mul_ln76_1_reg_2199[60]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[61]),
        .Q(mul_ln76_1_reg_2199[61]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[62]),
        .Q(mul_ln76_1_reg_2199[62]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[63]),
        .Q(mul_ln76_1_reg_2199[63]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[64]),
        .Q(mul_ln76_1_reg_2199[64]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[65]),
        .Q(mul_ln76_1_reg_2199[65]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[66] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[66]),
        .Q(mul_ln76_1_reg_2199[66]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[67] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[67]),
        .Q(mul_ln76_1_reg_2199[67]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[68] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[68]),
        .Q(mul_ln76_1_reg_2199[68]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[69] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[69]),
        .Q(mul_ln76_1_reg_2199[69]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[6]),
        .Q(mul_ln76_1_reg_2199[6]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[70] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[70]),
        .Q(mul_ln76_1_reg_2199[70]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[71] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[71]),
        .Q(mul_ln76_1_reg_2199[71]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[72] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[72]),
        .Q(mul_ln76_1_reg_2199[72]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[73] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[73]),
        .Q(mul_ln76_1_reg_2199[73]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[74] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[74]),
        .Q(mul_ln76_1_reg_2199[74]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[75] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[75]),
        .Q(mul_ln76_1_reg_2199[75]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[76] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[76]),
        .Q(mul_ln76_1_reg_2199[76]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[77] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[77]),
        .Q(mul_ln76_1_reg_2199[77]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[78] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[78]),
        .Q(mul_ln76_1_reg_2199[78]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[79] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[79]),
        .Q(mul_ln76_1_reg_2199[79]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[7]),
        .Q(mul_ln76_1_reg_2199[7]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[80] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[80]),
        .Q(mul_ln76_1_reg_2199[80]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[81] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[81]),
        .Q(mul_ln76_1_reg_2199[81]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[82] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[82]),
        .Q(mul_ln76_1_reg_2199[82]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[83] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[83]),
        .Q(mul_ln76_1_reg_2199[83]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[84] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[84]),
        .Q(mul_ln76_1_reg_2199[84]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[85] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[85]),
        .Q(mul_ln76_1_reg_2199[85]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[86] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[86]),
        .Q(mul_ln76_1_reg_2199[86]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[87] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[87]),
        .Q(mul_ln76_1_reg_2199[87]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[88] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[88]),
        .Q(mul_ln76_1_reg_2199[88]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[89] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[89]),
        .Q(mul_ln76_1_reg_2199[89]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[8]),
        .Q(mul_ln76_1_reg_2199[8]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[90] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[90]),
        .Q(mul_ln76_1_reg_2199[90]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[91] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[91]),
        .Q(mul_ln76_1_reg_2199[91]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[92] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[92]),
        .Q(mul_ln76_1_reg_2199[92]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[93] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[93]),
        .Q(mul_ln76_1_reg_2199[93]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[94] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[94]),
        .Q(mul_ln76_1_reg_2199[94]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[95] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[95]),
        .Q(mul_ln76_1_reg_2199[95]),
        .R(1'b0));
  FDRE \mul_ln76_1_reg_2199_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(buff2[9]),
        .Q(mul_ln76_1_reg_2199[9]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_127),
        .Q(mul_ln76_2_reg_2215[0]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[100] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_27),
        .Q(mul_ln76_2_reg_2215[100]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[101] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_26),
        .Q(mul_ln76_2_reg_2215[101]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[102] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_25),
        .Q(mul_ln76_2_reg_2215[102]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[103] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_24),
        .Q(mul_ln76_2_reg_2215[103]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[104] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_23),
        .Q(mul_ln76_2_reg_2215[104]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[105] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_22),
        .Q(mul_ln76_2_reg_2215[105]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[106] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_21),
        .Q(mul_ln76_2_reg_2215[106]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[107] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_20),
        .Q(mul_ln76_2_reg_2215[107]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[108] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_19),
        .Q(mul_ln76_2_reg_2215[108]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[109] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_18),
        .Q(mul_ln76_2_reg_2215[109]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_117),
        .Q(mul_ln76_2_reg_2215[10]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[110] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_17),
        .Q(mul_ln76_2_reg_2215[110]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[111] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_16),
        .Q(mul_ln76_2_reg_2215[111]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[112] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_15),
        .Q(mul_ln76_2_reg_2215[112]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[113] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_14),
        .Q(mul_ln76_2_reg_2215[113]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[114] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_13),
        .Q(mul_ln76_2_reg_2215[114]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[115] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_12),
        .Q(mul_ln76_2_reg_2215[115]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[116] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_11),
        .Q(mul_ln76_2_reg_2215[116]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[117] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_10),
        .Q(mul_ln76_2_reg_2215[117]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[118] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_9),
        .Q(mul_ln76_2_reg_2215[118]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[119] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_8),
        .Q(mul_ln76_2_reg_2215[119]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_116),
        .Q(mul_ln76_2_reg_2215[11]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[120] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_7),
        .Q(mul_ln76_2_reg_2215[120]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[121] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_6),
        .Q(mul_ln76_2_reg_2215[121]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[122] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_5),
        .Q(mul_ln76_2_reg_2215[122]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[123] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_4),
        .Q(mul_ln76_2_reg_2215[123]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[124] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_3),
        .Q(mul_ln76_2_reg_2215[124]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[125] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_2),
        .Q(mul_ln76_2_reg_2215[125]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[126] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_1),
        .Q(mul_ln76_2_reg_2215[126]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[127] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_0),
        .Q(mul_ln76_2_reg_2215[127]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_115),
        .Q(mul_ln76_2_reg_2215[12]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_114),
        .Q(mul_ln76_2_reg_2215[13]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_113),
        .Q(mul_ln76_2_reg_2215[14]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_112),
        .Q(mul_ln76_2_reg_2215[15]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_111),
        .Q(mul_ln76_2_reg_2215[16]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_110),
        .Q(mul_ln76_2_reg_2215[17]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_109),
        .Q(mul_ln76_2_reg_2215[18]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_108),
        .Q(mul_ln76_2_reg_2215[19]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_126),
        .Q(mul_ln76_2_reg_2215[1]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_107),
        .Q(mul_ln76_2_reg_2215[20]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_106),
        .Q(mul_ln76_2_reg_2215[21]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_105),
        .Q(mul_ln76_2_reg_2215[22]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_104),
        .Q(mul_ln76_2_reg_2215[23]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_103),
        .Q(mul_ln76_2_reg_2215[24]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_102),
        .Q(mul_ln76_2_reg_2215[25]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_101),
        .Q(mul_ln76_2_reg_2215[26]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_100),
        .Q(mul_ln76_2_reg_2215[27]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_99),
        .Q(mul_ln76_2_reg_2215[28]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_98),
        .Q(mul_ln76_2_reg_2215[29]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_125),
        .Q(mul_ln76_2_reg_2215[2]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_97),
        .Q(mul_ln76_2_reg_2215[30]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_96),
        .Q(mul_ln76_2_reg_2215[31]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_95),
        .Q(mul_ln76_2_reg_2215[32]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_94),
        .Q(mul_ln76_2_reg_2215[33]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_93),
        .Q(mul_ln76_2_reg_2215[34]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_92),
        .Q(mul_ln76_2_reg_2215[35]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_91),
        .Q(mul_ln76_2_reg_2215[36]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_90),
        .Q(mul_ln76_2_reg_2215[37]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_89),
        .Q(mul_ln76_2_reg_2215[38]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_88),
        .Q(mul_ln76_2_reg_2215[39]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_124),
        .Q(mul_ln76_2_reg_2215[3]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_87),
        .Q(mul_ln76_2_reg_2215[40]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_86),
        .Q(mul_ln76_2_reg_2215[41]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_85),
        .Q(mul_ln76_2_reg_2215[42]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_84),
        .Q(mul_ln76_2_reg_2215[43]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_83),
        .Q(mul_ln76_2_reg_2215[44]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_82),
        .Q(mul_ln76_2_reg_2215[45]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_81),
        .Q(mul_ln76_2_reg_2215[46]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_80),
        .Q(mul_ln76_2_reg_2215[47]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_79),
        .Q(mul_ln76_2_reg_2215[48]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_78),
        .Q(mul_ln76_2_reg_2215[49]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_123),
        .Q(mul_ln76_2_reg_2215[4]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_77),
        .Q(mul_ln76_2_reg_2215[50]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_76),
        .Q(mul_ln76_2_reg_2215[51]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_75),
        .Q(mul_ln76_2_reg_2215[52]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_74),
        .Q(mul_ln76_2_reg_2215[53]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_73),
        .Q(mul_ln76_2_reg_2215[54]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_72),
        .Q(mul_ln76_2_reg_2215[55]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_71),
        .Q(mul_ln76_2_reg_2215[56]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_70),
        .Q(mul_ln76_2_reg_2215[57]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_69),
        .Q(mul_ln76_2_reg_2215[58]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_68),
        .Q(mul_ln76_2_reg_2215[59]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_122),
        .Q(mul_ln76_2_reg_2215[5]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_67),
        .Q(mul_ln76_2_reg_2215[60]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_66),
        .Q(mul_ln76_2_reg_2215[61]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_65),
        .Q(mul_ln76_2_reg_2215[62]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_64),
        .Q(mul_ln76_2_reg_2215[63]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[64] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_63),
        .Q(mul_ln76_2_reg_2215[64]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[65] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_62),
        .Q(mul_ln76_2_reg_2215[65]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[66] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_61),
        .Q(mul_ln76_2_reg_2215[66]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[67] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_60),
        .Q(mul_ln76_2_reg_2215[67]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[68] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_59),
        .Q(mul_ln76_2_reg_2215[68]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[69] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_58),
        .Q(mul_ln76_2_reg_2215[69]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_121),
        .Q(mul_ln76_2_reg_2215[6]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[70] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_57),
        .Q(mul_ln76_2_reg_2215[70]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[71] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_56),
        .Q(mul_ln76_2_reg_2215[71]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[72] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_55),
        .Q(mul_ln76_2_reg_2215[72]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[73] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_54),
        .Q(mul_ln76_2_reg_2215[73]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[74] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_53),
        .Q(mul_ln76_2_reg_2215[74]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[75] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_52),
        .Q(mul_ln76_2_reg_2215[75]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[76] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_51),
        .Q(mul_ln76_2_reg_2215[76]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[77] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_50),
        .Q(mul_ln76_2_reg_2215[77]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[78] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_49),
        .Q(mul_ln76_2_reg_2215[78]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[79] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_48),
        .Q(mul_ln76_2_reg_2215[79]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_120),
        .Q(mul_ln76_2_reg_2215[7]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[80] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_47),
        .Q(mul_ln76_2_reg_2215[80]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[81] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_46),
        .Q(mul_ln76_2_reg_2215[81]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[82] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_45),
        .Q(mul_ln76_2_reg_2215[82]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[83] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_44),
        .Q(mul_ln76_2_reg_2215[83]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[84] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_43),
        .Q(mul_ln76_2_reg_2215[84]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[85] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_42),
        .Q(mul_ln76_2_reg_2215[85]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[86] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_41),
        .Q(mul_ln76_2_reg_2215[86]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[87] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_40),
        .Q(mul_ln76_2_reg_2215[87]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[88] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_39),
        .Q(mul_ln76_2_reg_2215[88]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[89] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_38),
        .Q(mul_ln76_2_reg_2215[89]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_119),
        .Q(mul_ln76_2_reg_2215[8]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[90] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_37),
        .Q(mul_ln76_2_reg_2215[90]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[91] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_36),
        .Q(mul_ln76_2_reg_2215[91]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[92] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_35),
        .Q(mul_ln76_2_reg_2215[92]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[93] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_34),
        .Q(mul_ln76_2_reg_2215[93]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[94] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_33),
        .Q(mul_ln76_2_reg_2215[94]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[95] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_32),
        .Q(mul_ln76_2_reg_2215[95]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[96] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_31),
        .Q(mul_ln76_2_reg_2215[96]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[97] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_30),
        .Q(mul_ln76_2_reg_2215[97]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[98] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_29),
        .Q(mul_ln76_2_reg_2215[98]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[99] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_28),
        .Q(mul_ln76_2_reg_2215[99]),
        .R(1'b0));
  FDRE \mul_ln76_2_reg_2215_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state40),
        .D(mul_32ns_96ns_128_5_1_U5_n_118),
        .Q(mul_ln76_2_reg_2215[9]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_63),
        .Q(mul_ln76_reg_2176[0]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_53),
        .Q(mul_ln76_reg_2176[10]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_52),
        .Q(mul_ln76_reg_2176[11]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_51),
        .Q(mul_ln76_reg_2176[12]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_50),
        .Q(mul_ln76_reg_2176[13]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_49),
        .Q(mul_ln76_reg_2176[14]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_48),
        .Q(mul_ln76_reg_2176[15]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [16]),
        .Q(mul_ln76_reg_2176[16]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [17]),
        .Q(mul_ln76_reg_2176[17]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [18]),
        .Q(mul_ln76_reg_2176[18]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [19]),
        .Q(mul_ln76_reg_2176[19]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_62),
        .Q(mul_ln76_reg_2176[1]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [20]),
        .Q(mul_ln76_reg_2176[20]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [21]),
        .Q(mul_ln76_reg_2176[21]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [22]),
        .Q(mul_ln76_reg_2176[22]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [23]),
        .Q(mul_ln76_reg_2176[23]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [24]),
        .Q(mul_ln76_reg_2176[24]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [25]),
        .Q(mul_ln76_reg_2176[25]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [26]),
        .Q(mul_ln76_reg_2176[26]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [27]),
        .Q(mul_ln76_reg_2176[27]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [28]),
        .Q(mul_ln76_reg_2176[28]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [29]),
        .Q(mul_ln76_reg_2176[29]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_61),
        .Q(mul_ln76_reg_2176[2]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [30]),
        .Q(mul_ln76_reg_2176[30]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [31]),
        .Q(mul_ln76_reg_2176[31]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [32]),
        .Q(mul_ln76_reg_2176[32]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [33]),
        .Q(mul_ln76_reg_2176[33]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [34]),
        .Q(mul_ln76_reg_2176[34]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [35]),
        .Q(mul_ln76_reg_2176[35]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [36]),
        .Q(mul_ln76_reg_2176[36]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [37]),
        .Q(mul_ln76_reg_2176[37]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [38]),
        .Q(mul_ln76_reg_2176[38]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [39]),
        .Q(mul_ln76_reg_2176[39]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_60),
        .Q(mul_ln76_reg_2176[3]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [40]),
        .Q(mul_ln76_reg_2176[40]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [41]),
        .Q(mul_ln76_reg_2176[41]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [42]),
        .Q(mul_ln76_reg_2176[42]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [43]),
        .Q(mul_ln76_reg_2176[43]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [44]),
        .Q(mul_ln76_reg_2176[44]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [45]),
        .Q(mul_ln76_reg_2176[45]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [46]),
        .Q(mul_ln76_reg_2176[46]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [47]),
        .Q(mul_ln76_reg_2176[47]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [48]),
        .Q(mul_ln76_reg_2176[48]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [49]),
        .Q(mul_ln76_reg_2176[49]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_59),
        .Q(mul_ln76_reg_2176[4]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [50]),
        .Q(mul_ln76_reg_2176[50]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [51]),
        .Q(mul_ln76_reg_2176[51]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [52]),
        .Q(mul_ln76_reg_2176[52]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [53]),
        .Q(mul_ln76_reg_2176[53]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [54]),
        .Q(mul_ln76_reg_2176[54]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [55]),
        .Q(mul_ln76_reg_2176[55]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [56]),
        .Q(mul_ln76_reg_2176[56]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [57]),
        .Q(mul_ln76_reg_2176[57]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [58]),
        .Q(mul_ln76_reg_2176[58]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [59]),
        .Q(mul_ln76_reg_2176[59]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_58),
        .Q(mul_ln76_reg_2176[5]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [60]),
        .Q(mul_ln76_reg_2176[60]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [61]),
        .Q(mul_ln76_reg_2176[61]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [62]),
        .Q(mul_ln76_reg_2176[62]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(\conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [63]),
        .Q(mul_ln76_reg_2176[63]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_57),
        .Q(mul_ln76_reg_2176[6]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_56),
        .Q(mul_ln76_reg_2176[7]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_55),
        .Q(mul_ln76_reg_2176[8]),
        .R(1'b0));
  FDRE \mul_ln76_reg_2176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state30),
        .D(mul_32ns_32ns_64_2_1_U3_n_54),
        .Q(mul_ln76_reg_2176[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln77_reg_2302[0]_i_1 
       (.I0(icmp_ln78_1_fu_1140_p2),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_28),
        .O(p_1_in3_out));
  FDRE \or_ln77_reg_2302_reg[0] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(p_1_in3_out),
        .Q(or_ln77_reg_2302),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[0]),
        .Q(outH_reg_2016[0]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[10]),
        .Q(outH_reg_2016[10]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[11]),
        .Q(outH_reg_2016[11]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[12]),
        .Q(outH_reg_2016[12]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[13]),
        .Q(outH_reg_2016[13]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[14]),
        .Q(outH_reg_2016[14]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[15]),
        .Q(outH_reg_2016[15]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[16]),
        .Q(outH_reg_2016[16]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[17]),
        .Q(outH_reg_2016[17]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[18]),
        .Q(outH_reg_2016[18]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[19]),
        .Q(outH_reg_2016[19]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[1]),
        .Q(outH_reg_2016[1]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[20]),
        .Q(outH_reg_2016[20]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[21]),
        .Q(outH_reg_2016[21]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[22]),
        .Q(outH_reg_2016[22]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[23]),
        .Q(outH_reg_2016[23]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[24]),
        .Q(outH_reg_2016[24]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[25]),
        .Q(outH_reg_2016[25]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[26]),
        .Q(outH_reg_2016[26]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[27]),
        .Q(outH_reg_2016[27]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[28]),
        .Q(outH_reg_2016[28]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[29]),
        .Q(outH_reg_2016[29]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[2]),
        .Q(outH_reg_2016[2]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[30]),
        .Q(outH_reg_2016[30]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[31]),
        .Q(outH_reg_2016[31]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[3]),
        .Q(outH_reg_2016[3]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[4]),
        .Q(outH_reg_2016[4]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[5]),
        .Q(outH_reg_2016[5]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[6]),
        .Q(outH_reg_2016[6]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[7]),
        .Q(outH_reg_2016[7]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[8]),
        .Q(outH_reg_2016[8]),
        .R(1'b0));
  FDRE \outH_reg_2016_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(outH_fu_727_p2[9]),
        .Q(outH_reg_2016[9]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[0]),
        .Q(p_Val2_s_reg_2477[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[10] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[10]),
        .Q(p_Val2_s_reg_2477[10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[11] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[11]),
        .Q(p_Val2_s_reg_2477[11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[12] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[12]),
        .Q(p_Val2_s_reg_2477[12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[13] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[13]),
        .Q(p_Val2_s_reg_2477[13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[14] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[14]),
        .Q(p_Val2_s_reg_2477[14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[15] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[15]),
        .Q(p_Val2_s_reg_2477[15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[16] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[16]),
        .Q(p_Val2_s_reg_2477[16]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[17] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[17]),
        .Q(p_Val2_s_reg_2477[17]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[18] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[18]),
        .Q(p_Val2_s_reg_2477[18]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[19] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[19]),
        .Q(p_Val2_s_reg_2477[19]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[1]),
        .Q(p_Val2_s_reg_2477[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[20] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[20]),
        .Q(p_Val2_s_reg_2477[20]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[21] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[21]),
        .Q(p_Val2_s_reg_2477[21]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[22] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[22]),
        .Q(p_Val2_s_reg_2477[22]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[23] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[23]),
        .Q(p_Val2_s_reg_2477[23]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[24] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[24]),
        .Q(p_Val2_s_reg_2477[24]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[25] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[25]),
        .Q(p_Val2_s_reg_2477[25]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[26] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[26]),
        .Q(p_Val2_s_reg_2477[26]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[27] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[27]),
        .Q(p_Val2_s_reg_2477[27]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[28] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[28]),
        .Q(p_Val2_s_reg_2477[28]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[29] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[29]),
        .Q(p_Val2_s_reg_2477[29]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[2]),
        .Q(p_Val2_s_reg_2477[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[30] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[30]),
        .Q(p_Val2_s_reg_2477[30]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[31] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[31]),
        .Q(p_Val2_s_reg_2477[31]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[3] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[3]),
        .Q(p_Val2_s_reg_2477[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[4] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[4]),
        .Q(p_Val2_s_reg_2477[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[5] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[5]),
        .Q(p_Val2_s_reg_2477[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[6] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[6]),
        .Q(p_Val2_s_reg_2477[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[7] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[7]),
        .Q(p_Val2_s_reg_2477[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[8] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[8]),
        .Q(p_Val2_s_reg_2477[8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_2477_reg[9] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(gmem_RDATA[9]),
        .Q(p_Val2_s_reg_2477[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[10]_i_2 
       (.I0(empty_62_fu_1264_p2__0[12]),
        .I1(\wt_read_reg_1999_reg_n_0_[12] ),
        .O(\p_cast_mid1_reg_2350[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[10]_i_3 
       (.I0(empty_62_fu_1264_p2[11]),
        .I1(\wt_read_reg_1999_reg_n_0_[11] ),
        .O(\p_cast_mid1_reg_2350[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[10]_i_4 
       (.I0(empty_62_fu_1264_p2[10]),
        .I1(\wt_read_reg_1999_reg_n_0_[10] ),
        .O(\p_cast_mid1_reg_2350[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[10]_i_5 
       (.I0(empty_62_fu_1264_p2[9]),
        .I1(\wt_read_reg_1999_reg_n_0_[9] ),
        .O(\p_cast_mid1_reg_2350[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[14]_i_2 
       (.I0(empty_62_fu_1264_p2__0[16]),
        .I1(\wt_read_reg_1999_reg_n_0_[16] ),
        .O(\p_cast_mid1_reg_2350[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[14]_i_3 
       (.I0(empty_62_fu_1264_p2__0[15]),
        .I1(\wt_read_reg_1999_reg_n_0_[15] ),
        .O(\p_cast_mid1_reg_2350[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[14]_i_4 
       (.I0(empty_62_fu_1264_p2__0[14]),
        .I1(\wt_read_reg_1999_reg_n_0_[14] ),
        .O(\p_cast_mid1_reg_2350[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[14]_i_5 
       (.I0(empty_62_fu_1264_p2__0[13]),
        .I1(\wt_read_reg_1999_reg_n_0_[13] ),
        .O(\p_cast_mid1_reg_2350[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[18]_i_2 
       (.I0(empty_62_fu_1264_p2__0[20]),
        .I1(\wt_read_reg_1999_reg_n_0_[20] ),
        .O(\p_cast_mid1_reg_2350[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[18]_i_3 
       (.I0(empty_62_fu_1264_p2__0[19]),
        .I1(\wt_read_reg_1999_reg_n_0_[19] ),
        .O(\p_cast_mid1_reg_2350[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[18]_i_4 
       (.I0(empty_62_fu_1264_p2__0[18]),
        .I1(\wt_read_reg_1999_reg_n_0_[18] ),
        .O(\p_cast_mid1_reg_2350[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[18]_i_5 
       (.I0(empty_62_fu_1264_p2__0[17]),
        .I1(\wt_read_reg_1999_reg_n_0_[17] ),
        .O(\p_cast_mid1_reg_2350[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[22]_i_2 
       (.I0(empty_62_fu_1264_p2__0[24]),
        .I1(\wt_read_reg_1999_reg_n_0_[24] ),
        .O(\p_cast_mid1_reg_2350[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[22]_i_3 
       (.I0(empty_62_fu_1264_p2__0[23]),
        .I1(\wt_read_reg_1999_reg_n_0_[23] ),
        .O(\p_cast_mid1_reg_2350[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[22]_i_4 
       (.I0(empty_62_fu_1264_p2__0[22]),
        .I1(\wt_read_reg_1999_reg_n_0_[22] ),
        .O(\p_cast_mid1_reg_2350[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[22]_i_5 
       (.I0(empty_62_fu_1264_p2__0[21]),
        .I1(\wt_read_reg_1999_reg_n_0_[21] ),
        .O(\p_cast_mid1_reg_2350[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[26]_i_2 
       (.I0(empty_62_fu_1264_p2__0[28]),
        .I1(\wt_read_reg_1999_reg_n_0_[28] ),
        .O(\p_cast_mid1_reg_2350[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[26]_i_3 
       (.I0(empty_62_fu_1264_p2__0[27]),
        .I1(\wt_read_reg_1999_reg_n_0_[27] ),
        .O(\p_cast_mid1_reg_2350[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[26]_i_4 
       (.I0(empty_62_fu_1264_p2__0[26]),
        .I1(\wt_read_reg_1999_reg_n_0_[26] ),
        .O(\p_cast_mid1_reg_2350[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[26]_i_5 
       (.I0(empty_62_fu_1264_p2__0[25]),
        .I1(\wt_read_reg_1999_reg_n_0_[25] ),
        .O(\p_cast_mid1_reg_2350[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[29]_i_2 
       (.I0(data20),
        .I1(empty_62_fu_1264_p2__0[31]),
        .O(\p_cast_mid1_reg_2350[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[29]_i_3 
       (.I0(empty_62_fu_1264_p2__0[30]),
        .I1(\wt_read_reg_1999_reg_n_0_[30] ),
        .O(\p_cast_mid1_reg_2350[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[29]_i_4 
       (.I0(empty_62_fu_1264_p2__0[29]),
        .I1(\wt_read_reg_1999_reg_n_0_[29] ),
        .O(\p_cast_mid1_reg_2350[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[2]_i_2 
       (.I0(empty_62_fu_1264_p2[4]),
        .I1(\wt_read_reg_1999_reg_n_0_[4] ),
        .O(\p_cast_mid1_reg_2350[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[2]_i_3 
       (.I0(empty_62_fu_1264_p2[3]),
        .I1(\wt_read_reg_1999_reg_n_0_[3] ),
        .O(\p_cast_mid1_reg_2350[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast_mid1_reg_2350[2]_i_4 
       (.I0(\select_ln77_reg_2308_reg_n_0_[0] ),
        .I1(\wt_read_reg_1999_reg_n_0_[2] ),
        .O(\p_cast_mid1_reg_2350[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[6]_i_2 
       (.I0(empty_62_fu_1264_p2[8]),
        .I1(\wt_read_reg_1999_reg_n_0_[8] ),
        .O(\p_cast_mid1_reg_2350[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[6]_i_3 
       (.I0(empty_62_fu_1264_p2[7]),
        .I1(\wt_read_reg_1999_reg_n_0_[7] ),
        .O(\p_cast_mid1_reg_2350[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[6]_i_4 
       (.I0(empty_62_fu_1264_p2[6]),
        .I1(\wt_read_reg_1999_reg_n_0_[6] ),
        .O(\p_cast_mid1_reg_2350[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast_mid1_reg_2350[6]_i_5 
       (.I0(empty_62_fu_1264_p2[5]),
        .I1(\wt_read_reg_1999_reg_n_0_[5] ),
        .O(\p_cast_mid1_reg_2350[6]_i_5_n_0 ));
  FDRE \p_cast_mid1_reg_2350_reg[0] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[2]),
        .Q(p_cast_mid1_reg_2350[0]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[10] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[12]),
        .Q(p_cast_mid1_reg_2350[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_mid1_reg_2350_reg[10]_i_1 
       (.CI(\p_cast_mid1_reg_2350_reg[6]_i_1_n_0 ),
        .CO({\p_cast_mid1_reg_2350_reg[10]_i_1_n_0 ,\p_cast_mid1_reg_2350_reg[10]_i_1_n_1 ,\p_cast_mid1_reg_2350_reg[10]_i_1_n_2 ,\p_cast_mid1_reg_2350_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({empty_62_fu_1264_p2__0[12],empty_62_fu_1264_p2[11:9]}),
        .O(p_mid119_fu_1270_p2[12:9]),
        .S({\p_cast_mid1_reg_2350[10]_i_2_n_0 ,\p_cast_mid1_reg_2350[10]_i_3_n_0 ,\p_cast_mid1_reg_2350[10]_i_4_n_0 ,\p_cast_mid1_reg_2350[10]_i_5_n_0 }));
  FDRE \p_cast_mid1_reg_2350_reg[11] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[13]),
        .Q(p_cast_mid1_reg_2350[11]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[12] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[14]),
        .Q(p_cast_mid1_reg_2350[12]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[13] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[15]),
        .Q(p_cast_mid1_reg_2350[13]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[14] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[16]),
        .Q(p_cast_mid1_reg_2350[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_mid1_reg_2350_reg[14]_i_1 
       (.CI(\p_cast_mid1_reg_2350_reg[10]_i_1_n_0 ),
        .CO({\p_cast_mid1_reg_2350_reg[14]_i_1_n_0 ,\p_cast_mid1_reg_2350_reg[14]_i_1_n_1 ,\p_cast_mid1_reg_2350_reg[14]_i_1_n_2 ,\p_cast_mid1_reg_2350_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_62_fu_1264_p2__0[16:13]),
        .O(p_mid119_fu_1270_p2[16:13]),
        .S({\p_cast_mid1_reg_2350[14]_i_2_n_0 ,\p_cast_mid1_reg_2350[14]_i_3_n_0 ,\p_cast_mid1_reg_2350[14]_i_4_n_0 ,\p_cast_mid1_reg_2350[14]_i_5_n_0 }));
  FDRE \p_cast_mid1_reg_2350_reg[15] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[17]),
        .Q(p_cast_mid1_reg_2350[15]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[16] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[18]),
        .Q(p_cast_mid1_reg_2350[16]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[17] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[19]),
        .Q(p_cast_mid1_reg_2350[17]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[18] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[20]),
        .Q(p_cast_mid1_reg_2350[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_mid1_reg_2350_reg[18]_i_1 
       (.CI(\p_cast_mid1_reg_2350_reg[14]_i_1_n_0 ),
        .CO({\p_cast_mid1_reg_2350_reg[18]_i_1_n_0 ,\p_cast_mid1_reg_2350_reg[18]_i_1_n_1 ,\p_cast_mid1_reg_2350_reg[18]_i_1_n_2 ,\p_cast_mid1_reg_2350_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_62_fu_1264_p2__0[20:17]),
        .O(p_mid119_fu_1270_p2[20:17]),
        .S({\p_cast_mid1_reg_2350[18]_i_2_n_0 ,\p_cast_mid1_reg_2350[18]_i_3_n_0 ,\p_cast_mid1_reg_2350[18]_i_4_n_0 ,\p_cast_mid1_reg_2350[18]_i_5_n_0 }));
  FDRE \p_cast_mid1_reg_2350_reg[19] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[21]),
        .Q(p_cast_mid1_reg_2350[19]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[1] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[3]),
        .Q(p_cast_mid1_reg_2350[1]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[20] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[22]),
        .Q(p_cast_mid1_reg_2350[20]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[21] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[23]),
        .Q(p_cast_mid1_reg_2350[21]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[22] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[24]),
        .Q(p_cast_mid1_reg_2350[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_mid1_reg_2350_reg[22]_i_1 
       (.CI(\p_cast_mid1_reg_2350_reg[18]_i_1_n_0 ),
        .CO({\p_cast_mid1_reg_2350_reg[22]_i_1_n_0 ,\p_cast_mid1_reg_2350_reg[22]_i_1_n_1 ,\p_cast_mid1_reg_2350_reg[22]_i_1_n_2 ,\p_cast_mid1_reg_2350_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_62_fu_1264_p2__0[24:21]),
        .O(p_mid119_fu_1270_p2[24:21]),
        .S({\p_cast_mid1_reg_2350[22]_i_2_n_0 ,\p_cast_mid1_reg_2350[22]_i_3_n_0 ,\p_cast_mid1_reg_2350[22]_i_4_n_0 ,\p_cast_mid1_reg_2350[22]_i_5_n_0 }));
  FDRE \p_cast_mid1_reg_2350_reg[23] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[25]),
        .Q(p_cast_mid1_reg_2350[23]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[24] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[26]),
        .Q(p_cast_mid1_reg_2350[24]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[25] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[27]),
        .Q(p_cast_mid1_reg_2350[25]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[26] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[28]),
        .Q(p_cast_mid1_reg_2350[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_mid1_reg_2350_reg[26]_i_1 
       (.CI(\p_cast_mid1_reg_2350_reg[22]_i_1_n_0 ),
        .CO({\p_cast_mid1_reg_2350_reg[26]_i_1_n_0 ,\p_cast_mid1_reg_2350_reg[26]_i_1_n_1 ,\p_cast_mid1_reg_2350_reg[26]_i_1_n_2 ,\p_cast_mid1_reg_2350_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_62_fu_1264_p2__0[28:25]),
        .O(p_mid119_fu_1270_p2[28:25]),
        .S({\p_cast_mid1_reg_2350[26]_i_2_n_0 ,\p_cast_mid1_reg_2350[26]_i_3_n_0 ,\p_cast_mid1_reg_2350[26]_i_4_n_0 ,\p_cast_mid1_reg_2350[26]_i_5_n_0 }));
  FDRE \p_cast_mid1_reg_2350_reg[27] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[29]),
        .Q(p_cast_mid1_reg_2350[27]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[28] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[30]),
        .Q(p_cast_mid1_reg_2350[28]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[29] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[31]),
        .Q(p_cast_mid1_reg_2350[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_mid1_reg_2350_reg[29]_i_1 
       (.CI(\p_cast_mid1_reg_2350_reg[26]_i_1_n_0 ),
        .CO({\NLW_p_cast_mid1_reg_2350_reg[29]_i_1_CO_UNCONNECTED [3:2],\p_cast_mid1_reg_2350_reg[29]_i_1_n_2 ,\p_cast_mid1_reg_2350_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,empty_62_fu_1264_p2__0[30:29]}),
        .O({\NLW_p_cast_mid1_reg_2350_reg[29]_i_1_O_UNCONNECTED [3],p_mid119_fu_1270_p2[31:29]}),
        .S({1'b0,\p_cast_mid1_reg_2350[29]_i_2_n_0 ,\p_cast_mid1_reg_2350[29]_i_3_n_0 ,\p_cast_mid1_reg_2350[29]_i_4_n_0 }));
  FDRE \p_cast_mid1_reg_2350_reg[2] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[4]),
        .Q(p_cast_mid1_reg_2350[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_mid1_reg_2350_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\p_cast_mid1_reg_2350_reg[2]_i_1_n_0 ,\p_cast_mid1_reg_2350_reg[2]_i_1_n_1 ,\p_cast_mid1_reg_2350_reg[2]_i_1_n_2 ,\p_cast_mid1_reg_2350_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({empty_62_fu_1264_p2[4:3],\wt_read_reg_1999_reg_n_0_[2] ,1'b0}),
        .O({p_mid119_fu_1270_p2[4:2],\NLW_p_cast_mid1_reg_2350_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\p_cast_mid1_reg_2350[2]_i_2_n_0 ,\p_cast_mid1_reg_2350[2]_i_3_n_0 ,\p_cast_mid1_reg_2350[2]_i_4_n_0 ,\wt_read_reg_1999_reg_n_0_[1] }));
  FDRE \p_cast_mid1_reg_2350_reg[3] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[5]),
        .Q(p_cast_mid1_reg_2350[3]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[4] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[6]),
        .Q(p_cast_mid1_reg_2350[4]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[5] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[7]),
        .Q(p_cast_mid1_reg_2350[5]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[6] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[8]),
        .Q(p_cast_mid1_reg_2350[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_mid1_reg_2350_reg[6]_i_1 
       (.CI(\p_cast_mid1_reg_2350_reg[2]_i_1_n_0 ),
        .CO({\p_cast_mid1_reg_2350_reg[6]_i_1_n_0 ,\p_cast_mid1_reg_2350_reg[6]_i_1_n_1 ,\p_cast_mid1_reg_2350_reg[6]_i_1_n_2 ,\p_cast_mid1_reg_2350_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(empty_62_fu_1264_p2[8:5]),
        .O(p_mid119_fu_1270_p2[8:5]),
        .S({\p_cast_mid1_reg_2350[6]_i_2_n_0 ,\p_cast_mid1_reg_2350[6]_i_3_n_0 ,\p_cast_mid1_reg_2350[6]_i_4_n_0 ,\p_cast_mid1_reg_2350[6]_i_5_n_0 }));
  FDRE \p_cast_mid1_reg_2350_reg[7] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[9]),
        .Q(p_cast_mid1_reg_2350[7]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[8] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[10]),
        .Q(p_cast_mid1_reg_2350[8]),
        .R(1'b0));
  FDRE \p_cast_mid1_reg_2350_reg[9] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(p_mid119_fu_1270_p2[11]),
        .Q(p_cast_mid1_reg_2350[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[10]_i_2 
       (.I0(\fh_1_reg_543_reg_n_0_[10] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[10]),
        .I3(\wt_read_reg_1999_reg_n_0_[12] ),
        .O(\p_cast_reg_2248[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[10]_i_3 
       (.I0(\fh_1_reg_543_reg_n_0_[9] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[9]),
        .I3(\wt_read_reg_1999_reg_n_0_[11] ),
        .O(\p_cast_reg_2248[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[10]_i_4 
       (.I0(\fh_1_reg_543_reg_n_0_[8] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[8]),
        .I3(\wt_read_reg_1999_reg_n_0_[10] ),
        .O(\p_cast_reg_2248[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[10]_i_5 
       (.I0(\fh_1_reg_543_reg_n_0_[7] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[7]),
        .I3(\wt_read_reg_1999_reg_n_0_[9] ),
        .O(\p_cast_reg_2248[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[14]_i_2 
       (.I0(\fh_1_reg_543_reg_n_0_[14] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[14]),
        .I3(\wt_read_reg_1999_reg_n_0_[16] ),
        .O(\p_cast_reg_2248[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[14]_i_3 
       (.I0(\fh_1_reg_543_reg_n_0_[13] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[13]),
        .I3(\wt_read_reg_1999_reg_n_0_[15] ),
        .O(\p_cast_reg_2248[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[14]_i_4 
       (.I0(\fh_1_reg_543_reg_n_0_[12] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[12]),
        .I3(\wt_read_reg_1999_reg_n_0_[14] ),
        .O(\p_cast_reg_2248[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[14]_i_5 
       (.I0(\fh_1_reg_543_reg_n_0_[11] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[11]),
        .I3(\wt_read_reg_1999_reg_n_0_[13] ),
        .O(\p_cast_reg_2248[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[18]_i_2 
       (.I0(\fh_1_reg_543_reg_n_0_[18] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[18]),
        .I3(\wt_read_reg_1999_reg_n_0_[20] ),
        .O(\p_cast_reg_2248[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[18]_i_3 
       (.I0(\fh_1_reg_543_reg_n_0_[17] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[17]),
        .I3(\wt_read_reg_1999_reg_n_0_[19] ),
        .O(\p_cast_reg_2248[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[18]_i_4 
       (.I0(\fh_1_reg_543_reg_n_0_[16] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[16]),
        .I3(\wt_read_reg_1999_reg_n_0_[18] ),
        .O(\p_cast_reg_2248[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[18]_i_5 
       (.I0(\fh_1_reg_543_reg_n_0_[15] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[15]),
        .I3(\wt_read_reg_1999_reg_n_0_[17] ),
        .O(\p_cast_reg_2248[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[22]_i_2 
       (.I0(\fh_1_reg_543_reg_n_0_[22] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[22]),
        .I3(\wt_read_reg_1999_reg_n_0_[24] ),
        .O(\p_cast_reg_2248[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[22]_i_3 
       (.I0(\fh_1_reg_543_reg_n_0_[21] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[21]),
        .I3(\wt_read_reg_1999_reg_n_0_[23] ),
        .O(\p_cast_reg_2248[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[22]_i_4 
       (.I0(\fh_1_reg_543_reg_n_0_[20] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[20]),
        .I3(\wt_read_reg_1999_reg_n_0_[22] ),
        .O(\p_cast_reg_2248[22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[22]_i_5 
       (.I0(\fh_1_reg_543_reg_n_0_[19] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[19]),
        .I3(\wt_read_reg_1999_reg_n_0_[21] ),
        .O(\p_cast_reg_2248[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[26]_i_2 
       (.I0(\fh_1_reg_543_reg_n_0_[26] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[26]),
        .I3(\wt_read_reg_1999_reg_n_0_[28] ),
        .O(\p_cast_reg_2248[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[26]_i_3 
       (.I0(\fh_1_reg_543_reg_n_0_[25] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[25]),
        .I3(\wt_read_reg_1999_reg_n_0_[27] ),
        .O(\p_cast_reg_2248[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[26]_i_4 
       (.I0(\fh_1_reg_543_reg_n_0_[24] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[24]),
        .I3(\wt_read_reg_1999_reg_n_0_[26] ),
        .O(\p_cast_reg_2248[26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[26]_i_5 
       (.I0(\fh_1_reg_543_reg_n_0_[23] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[23]),
        .I3(\wt_read_reg_1999_reg_n_0_[25] ),
        .O(\p_cast_reg_2248[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_cast_reg_2248[29]_i_2 
       (.I0(data20),
        .I1(\fh_1_reg_543_reg_n_0_[29] ),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(select_ln78_4_reg_2360[29]),
        .O(\p_cast_reg_2248[29]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[29]_i_3 
       (.I0(\fh_1_reg_543_reg_n_0_[28] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[28]),
        .I3(\wt_read_reg_1999_reg_n_0_[30] ),
        .O(\p_cast_reg_2248[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[29]_i_4 
       (.I0(\fh_1_reg_543_reg_n_0_[27] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[27]),
        .I3(\wt_read_reg_1999_reg_n_0_[29] ),
        .O(\p_cast_reg_2248[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[2]_i_2 
       (.I0(\fh_1_reg_543_reg_n_0_[2] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[2]),
        .I3(\wt_read_reg_1999_reg_n_0_[4] ),
        .O(\p_cast_reg_2248[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[2]_i_3 
       (.I0(\fh_1_reg_543_reg_n_0_[1] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[1]),
        .I3(\wt_read_reg_1999_reg_n_0_[3] ),
        .O(\p_cast_reg_2248[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[2]_i_4 
       (.I0(\fh_1_reg_543_reg_n_0_[0] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[0]),
        .I3(\wt_read_reg_1999_reg_n_0_[2] ),
        .O(\p_cast_reg_2248[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[6]_i_2 
       (.I0(\fh_1_reg_543_reg_n_0_[6] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[6]),
        .I3(\wt_read_reg_1999_reg_n_0_[8] ),
        .O(\p_cast_reg_2248[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[6]_i_3 
       (.I0(\fh_1_reg_543_reg_n_0_[5] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[5]),
        .I3(\wt_read_reg_1999_reg_n_0_[7] ),
        .O(\p_cast_reg_2248[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[6]_i_4 
       (.I0(\fh_1_reg_543_reg_n_0_[4] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[4]),
        .I3(\wt_read_reg_1999_reg_n_0_[6] ),
        .O(\p_cast_reg_2248[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \p_cast_reg_2248[6]_i_5 
       (.I0(\fh_1_reg_543_reg_n_0_[3] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(select_ln78_4_reg_2360[3]),
        .I3(\wt_read_reg_1999_reg_n_0_[5] ),
        .O(\p_cast_reg_2248[6]_i_5_n_0 ));
  FDRE \p_cast_reg_2248_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[2]),
        .Q(p_cast_reg_2248[0]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[10] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[12]),
        .Q(p_cast_reg_2248[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_2248_reg[10]_i_1 
       (.CI(\p_cast_reg_2248_reg[6]_i_1_n_0 ),
        .CO({\p_cast_reg_2248_reg[10]_i_1_n_0 ,\p_cast_reg_2248_reg[10]_i_1_n_1 ,\p_cast_reg_2248_reg[10]_i_1_n_2 ,\p_cast_reg_2248_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\wt_read_reg_1999_reg_n_0_[12] ,\wt_read_reg_1999_reg_n_0_[11] ,\wt_read_reg_1999_reg_n_0_[10] ,\wt_read_reg_1999_reg_n_0_[9] }),
        .O(empty_60_fu_1076_p2[12:9]),
        .S({\p_cast_reg_2248[10]_i_2_n_0 ,\p_cast_reg_2248[10]_i_3_n_0 ,\p_cast_reg_2248[10]_i_4_n_0 ,\p_cast_reg_2248[10]_i_5_n_0 }));
  FDRE \p_cast_reg_2248_reg[11] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[13]),
        .Q(p_cast_reg_2248[11]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[12] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[14]),
        .Q(p_cast_reg_2248[12]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[13] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[15]),
        .Q(p_cast_reg_2248[13]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[14] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[16]),
        .Q(p_cast_reg_2248[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_2248_reg[14]_i_1 
       (.CI(\p_cast_reg_2248_reg[10]_i_1_n_0 ),
        .CO({\p_cast_reg_2248_reg[14]_i_1_n_0 ,\p_cast_reg_2248_reg[14]_i_1_n_1 ,\p_cast_reg_2248_reg[14]_i_1_n_2 ,\p_cast_reg_2248_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\wt_read_reg_1999_reg_n_0_[16] ,\wt_read_reg_1999_reg_n_0_[15] ,\wt_read_reg_1999_reg_n_0_[14] ,\wt_read_reg_1999_reg_n_0_[13] }),
        .O(empty_60_fu_1076_p2[16:13]),
        .S({\p_cast_reg_2248[14]_i_2_n_0 ,\p_cast_reg_2248[14]_i_3_n_0 ,\p_cast_reg_2248[14]_i_4_n_0 ,\p_cast_reg_2248[14]_i_5_n_0 }));
  FDRE \p_cast_reg_2248_reg[15] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[17]),
        .Q(p_cast_reg_2248[15]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[16] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[18]),
        .Q(p_cast_reg_2248[16]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[17] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[19]),
        .Q(p_cast_reg_2248[17]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[18] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[20]),
        .Q(p_cast_reg_2248[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_2248_reg[18]_i_1 
       (.CI(\p_cast_reg_2248_reg[14]_i_1_n_0 ),
        .CO({\p_cast_reg_2248_reg[18]_i_1_n_0 ,\p_cast_reg_2248_reg[18]_i_1_n_1 ,\p_cast_reg_2248_reg[18]_i_1_n_2 ,\p_cast_reg_2248_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\wt_read_reg_1999_reg_n_0_[20] ,\wt_read_reg_1999_reg_n_0_[19] ,\wt_read_reg_1999_reg_n_0_[18] ,\wt_read_reg_1999_reg_n_0_[17] }),
        .O(empty_60_fu_1076_p2[20:17]),
        .S({\p_cast_reg_2248[18]_i_2_n_0 ,\p_cast_reg_2248[18]_i_3_n_0 ,\p_cast_reg_2248[18]_i_4_n_0 ,\p_cast_reg_2248[18]_i_5_n_0 }));
  FDRE \p_cast_reg_2248_reg[19] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[21]),
        .Q(p_cast_reg_2248[19]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[3]),
        .Q(p_cast_reg_2248[1]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[20] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[22]),
        .Q(p_cast_reg_2248[20]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[21] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[23]),
        .Q(p_cast_reg_2248[21]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[22] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[24]),
        .Q(p_cast_reg_2248[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_2248_reg[22]_i_1 
       (.CI(\p_cast_reg_2248_reg[18]_i_1_n_0 ),
        .CO({\p_cast_reg_2248_reg[22]_i_1_n_0 ,\p_cast_reg_2248_reg[22]_i_1_n_1 ,\p_cast_reg_2248_reg[22]_i_1_n_2 ,\p_cast_reg_2248_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\wt_read_reg_1999_reg_n_0_[24] ,\wt_read_reg_1999_reg_n_0_[23] ,\wt_read_reg_1999_reg_n_0_[22] ,\wt_read_reg_1999_reg_n_0_[21] }),
        .O(empty_60_fu_1076_p2[24:21]),
        .S({\p_cast_reg_2248[22]_i_2_n_0 ,\p_cast_reg_2248[22]_i_3_n_0 ,\p_cast_reg_2248[22]_i_4_n_0 ,\p_cast_reg_2248[22]_i_5_n_0 }));
  FDRE \p_cast_reg_2248_reg[23] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[25]),
        .Q(p_cast_reg_2248[23]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[24] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[26]),
        .Q(p_cast_reg_2248[24]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[25] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[27]),
        .Q(p_cast_reg_2248[25]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[26] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[28]),
        .Q(p_cast_reg_2248[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_2248_reg[26]_i_1 
       (.CI(\p_cast_reg_2248_reg[22]_i_1_n_0 ),
        .CO({\p_cast_reg_2248_reg[26]_i_1_n_0 ,\p_cast_reg_2248_reg[26]_i_1_n_1 ,\p_cast_reg_2248_reg[26]_i_1_n_2 ,\p_cast_reg_2248_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\wt_read_reg_1999_reg_n_0_[28] ,\wt_read_reg_1999_reg_n_0_[27] ,\wt_read_reg_1999_reg_n_0_[26] ,\wt_read_reg_1999_reg_n_0_[25] }),
        .O(empty_60_fu_1076_p2[28:25]),
        .S({\p_cast_reg_2248[26]_i_2_n_0 ,\p_cast_reg_2248[26]_i_3_n_0 ,\p_cast_reg_2248[26]_i_4_n_0 ,\p_cast_reg_2248[26]_i_5_n_0 }));
  FDRE \p_cast_reg_2248_reg[27] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[29]),
        .Q(p_cast_reg_2248[27]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[28] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[30]),
        .Q(p_cast_reg_2248[28]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[29] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[31]),
        .Q(p_cast_reg_2248[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_2248_reg[29]_i_1 
       (.CI(\p_cast_reg_2248_reg[26]_i_1_n_0 ),
        .CO({\NLW_p_cast_reg_2248_reg[29]_i_1_CO_UNCONNECTED [3:2],\p_cast_reg_2248_reg[29]_i_1_n_2 ,\p_cast_reg_2248_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\wt_read_reg_1999_reg_n_0_[30] ,\wt_read_reg_1999_reg_n_0_[29] }),
        .O({\NLW_p_cast_reg_2248_reg[29]_i_1_O_UNCONNECTED [3],empty_60_fu_1076_p2[31:29]}),
        .S({1'b0,\p_cast_reg_2248[29]_i_2_n_0 ,\p_cast_reg_2248[29]_i_3_n_0 ,\p_cast_reg_2248[29]_i_4_n_0 }));
  FDRE \p_cast_reg_2248_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[4]),
        .Q(p_cast_reg_2248[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_2248_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\p_cast_reg_2248_reg[2]_i_1_n_0 ,\p_cast_reg_2248_reg[2]_i_1_n_1 ,\p_cast_reg_2248_reg[2]_i_1_n_2 ,\p_cast_reg_2248_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\wt_read_reg_1999_reg_n_0_[4] ,\wt_read_reg_1999_reg_n_0_[3] ,\wt_read_reg_1999_reg_n_0_[2] ,1'b0}),
        .O({empty_60_fu_1076_p2[4:2],\NLW_p_cast_reg_2248_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\p_cast_reg_2248[2]_i_2_n_0 ,\p_cast_reg_2248[2]_i_3_n_0 ,\p_cast_reg_2248[2]_i_4_n_0 ,\wt_read_reg_1999_reg_n_0_[1] }));
  FDRE \p_cast_reg_2248_reg[3] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[5]),
        .Q(p_cast_reg_2248[3]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[4] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[6]),
        .Q(p_cast_reg_2248[4]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[5] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[7]),
        .Q(p_cast_reg_2248[5]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[6] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[8]),
        .Q(p_cast_reg_2248[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \p_cast_reg_2248_reg[6]_i_1 
       (.CI(\p_cast_reg_2248_reg[2]_i_1_n_0 ),
        .CO({\p_cast_reg_2248_reg[6]_i_1_n_0 ,\p_cast_reg_2248_reg[6]_i_1_n_1 ,\p_cast_reg_2248_reg[6]_i_1_n_2 ,\p_cast_reg_2248_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\wt_read_reg_1999_reg_n_0_[8] ,\wt_read_reg_1999_reg_n_0_[7] ,\wt_read_reg_1999_reg_n_0_[6] ,\wt_read_reg_1999_reg_n_0_[5] }),
        .O(empty_60_fu_1076_p2[8:5]),
        .S({\p_cast_reg_2248[6]_i_2_n_0 ,\p_cast_reg_2248[6]_i_3_n_0 ,\p_cast_reg_2248[6]_i_4_n_0 ,\p_cast_reg_2248[6]_i_5_n_0 }));
  FDRE \p_cast_reg_2248_reg[7] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[9]),
        .Q(p_cast_reg_2248[7]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[8] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[10]),
        .Q(p_cast_reg_2248[8]),
        .R(1'b0));
  FDRE \p_cast_reg_2248_reg[9] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(empty_60_fu_1076_p2[11]),
        .Q(p_cast_reg_2248[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_mid1105_reg_2334_reg
       (.A({add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_mid1105_reg_2334_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({W[9],W[9],W[9],W[9],W[9],W[9],W[9],W[9],W[9:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_mid1105_reg_2334_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_mid1105_reg_2334_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_mid1105_reg_2334_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln76_1_reg_22570),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_mid1105_reg_23340),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_mid1105_reg_2334_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,p_mid1105_reg_2334_reg_i_2_n_0,1'b0,icmp_ln77_reg_2262_pp2_iter1_reg,1'b0,icmp_ln77_reg_2262_pp2_iter1_reg}),
        .OVERFLOW(NLW_p_mid1105_reg_2334_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_mid1105_reg_2334_reg_P_UNCONNECTED[47:10],p_mid1105_reg_2334_reg_n_96,p_mid1105_reg_2334_reg_n_97,p_mid1105_reg_2334_reg_n_98,p_mid1105_reg_2334_reg_n_99,p_mid1105_reg_2334_reg_n_100,p_mid1105_reg_2334_reg_n_101,p_mid1105_reg_2334_reg_n_102,p_mid1105_reg_2334_reg_n_103,p_mid1105_reg_2334_reg_n_104,p_mid1105_reg_2334_reg_n_105}),
        .PATTERNBDETECT(NLW_p_mid1105_reg_2334_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_mid1105_reg_2334_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_0,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_1,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_2,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_3,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_4,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_5,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_6,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_7,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_8,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_9,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_10,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_11,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_12,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_13,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_14,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_15,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_16,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_17,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_18,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_19,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_20,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_21,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_22,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_23,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_24,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_25,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_26,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_27,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_28,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_29,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_30,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_31,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_32,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_33,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_34,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_35,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_36,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_37,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_38,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_39,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_40,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_41,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_42,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_43,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_44,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_45,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_46,ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_47}),
        .PCOUT(NLW_p_mid1105_reg_2334_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_mid1105_reg_2334_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_mid1105_reg_2334_reg_i_2
       (.I0(icmp_ln77_reg_2262_pp2_iter1_reg),
        .O(p_mid1105_reg_2334_reg_i_2_n_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_mid187_reg_2286_reg
       (.A({add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2[9],add_ln76_1_fu_1105_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_mid187_reg_2286_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_mid187_reg_2286_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_mid187_reg_2286_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_mid187_reg_2286_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(add_ln76_1_reg_22570),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_mid187_reg_2286_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_mid187_reg_2286_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_mid187_reg_2286_reg_P_UNCONNECTED[47:10],p_mid187_reg_2286_reg_n_96,p_mid187_reg_2286_reg_n_97,p_mid187_reg_2286_reg_n_98,p_mid187_reg_2286_reg_n_99,p_mid187_reg_2286_reg_n_100,p_mid187_reg_2286_reg_n_101,p_mid187_reg_2286_reg_n_102,p_mid187_reg_2286_reg_n_103,p_mid187_reg_2286_reg_n_104,p_mid187_reg_2286_reg_n_105}),
        .PATTERNBDETECT(NLW_p_mid187_reg_2286_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_mid187_reg_2286_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({p_mid187_reg_2286_reg_n_106,p_mid187_reg_2286_reg_n_107,p_mid187_reg_2286_reg_n_108,p_mid187_reg_2286_reg_n_109,p_mid187_reg_2286_reg_n_110,p_mid187_reg_2286_reg_n_111,p_mid187_reg_2286_reg_n_112,p_mid187_reg_2286_reg_n_113,p_mid187_reg_2286_reg_n_114,p_mid187_reg_2286_reg_n_115,p_mid187_reg_2286_reg_n_116,p_mid187_reg_2286_reg_n_117,p_mid187_reg_2286_reg_n_118,p_mid187_reg_2286_reg_n_119,p_mid187_reg_2286_reg_n_120,p_mid187_reg_2286_reg_n_121,p_mid187_reg_2286_reg_n_122,p_mid187_reg_2286_reg_n_123,p_mid187_reg_2286_reg_n_124,p_mid187_reg_2286_reg_n_125,p_mid187_reg_2286_reg_n_126,p_mid187_reg_2286_reg_n_127,p_mid187_reg_2286_reg_n_128,p_mid187_reg_2286_reg_n_129,p_mid187_reg_2286_reg_n_130,p_mid187_reg_2286_reg_n_131,p_mid187_reg_2286_reg_n_132,p_mid187_reg_2286_reg_n_133,p_mid187_reg_2286_reg_n_134,p_mid187_reg_2286_reg_n_135,p_mid187_reg_2286_reg_n_136,p_mid187_reg_2286_reg_n_137,p_mid187_reg_2286_reg_n_138,p_mid187_reg_2286_reg_n_139,p_mid187_reg_2286_reg_n_140,p_mid187_reg_2286_reg_n_141,p_mid187_reg_2286_reg_n_142,p_mid187_reg_2286_reg_n_143,p_mid187_reg_2286_reg_n_144,p_mid187_reg_2286_reg_n_145,p_mid187_reg_2286_reg_n_146,p_mid187_reg_2286_reg_n_147,p_mid187_reg_2286_reg_n_148,p_mid187_reg_2286_reg_n_149,p_mid187_reg_2286_reg_n_150,p_mid187_reg_2286_reg_n_151,p_mid187_reg_2286_reg_n_152,p_mid187_reg_2286_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_mid187_reg_2286_reg_UNDERFLOW_UNCONNECTED));
  FDRE \r_V_1_reg_2482_reg[22] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [22]),
        .Q(r_V_1_reg_2482[22]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[23] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [23]),
        .Q(r_V_1_reg_2482[23]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[24] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [24]),
        .Q(r_V_1_reg_2482[24]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[25] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [25]),
        .Q(r_V_1_reg_2482[25]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[26] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [26]),
        .Q(r_V_1_reg_2482[26]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[27] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [27]),
        .Q(r_V_1_reg_2482[27]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[28] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [28]),
        .Q(r_V_1_reg_2482[28]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[29] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [29]),
        .Q(r_V_1_reg_2482[29]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[30] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [30]),
        .Q(r_V_1_reg_2482[30]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[31] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [31]),
        .Q(r_V_1_reg_2482[31]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[32] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [32]),
        .Q(r_V_1_reg_2482[32]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[33] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [33]),
        .Q(r_V_1_reg_2482[33]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[34] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [34]),
        .Q(r_V_1_reg_2482[34]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[35] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [35]),
        .Q(r_V_1_reg_2482[35]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[36] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [36]),
        .Q(r_V_1_reg_2482[36]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[37] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [37]),
        .Q(r_V_1_reg_2482[37]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[38] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [38]),
        .Q(r_V_1_reg_2482[38]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[39] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [39]),
        .Q(r_V_1_reg_2482[39]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[40] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [40]),
        .Q(r_V_1_reg_2482[40]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[41] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [41]),
        .Q(r_V_1_reg_2482[41]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[42] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [42]),
        .Q(r_V_1_reg_2482[42]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[43] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [43]),
        .Q(r_V_1_reg_2482[43]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[44] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [44]),
        .Q(r_V_1_reg_2482[44]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[45] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [45]),
        .Q(r_V_1_reg_2482[45]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[46] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [46]),
        .Q(r_V_1_reg_2482[46]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[47] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [47]),
        .Q(r_V_1_reg_2482[47]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[48] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [48]),
        .Q(r_V_1_reg_2482[48]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[49] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [49]),
        .Q(r_V_1_reg_2482[49]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[50] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [50]),
        .Q(r_V_1_reg_2482[50]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[51] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [51]),
        .Q(r_V_1_reg_2482[51]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[52] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [52]),
        .Q(r_V_1_reg_2482[52]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[53] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [53]),
        .Q(r_V_1_reg_2482[53]),
        .R(1'b0));
  FDRE \r_V_1_reg_2482_reg[54] 
       (.C(ap_clk),
        .CE(r_V_1_reg_24820),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1_2 [54]),
        .Q(r_V_1_reg_2482[54]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_2_reg_2679[54]_i_1 
       (.I0(icmp_ln59_reg_2650_pp4_iter2_reg),
        .O(\r_V_2_reg_2679[54]_i_1_n_0 ));
  FDRE \r_V_2_reg_2679_reg[22] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [22]),
        .Q(r_V_2_reg_2679[22]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[23] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [23]),
        .Q(r_V_2_reg_2679[23]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[24] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [24]),
        .Q(r_V_2_reg_2679[24]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[25] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [25]),
        .Q(r_V_2_reg_2679[25]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[26] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [26]),
        .Q(r_V_2_reg_2679[26]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[27] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [27]),
        .Q(r_V_2_reg_2679[27]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[28] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [28]),
        .Q(r_V_2_reg_2679[28]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[29] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [29]),
        .Q(r_V_2_reg_2679[29]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[30] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [30]),
        .Q(r_V_2_reg_2679[30]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[31] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [31]),
        .Q(r_V_2_reg_2679[31]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[32] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [32]),
        .Q(r_V_2_reg_2679[32]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[33] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [33]),
        .Q(r_V_2_reg_2679[33]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[34] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [34]),
        .Q(r_V_2_reg_2679[34]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[35] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [35]),
        .Q(r_V_2_reg_2679[35]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[36] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [36]),
        .Q(r_V_2_reg_2679[36]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[37] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [37]),
        .Q(r_V_2_reg_2679[37]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[38] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [38]),
        .Q(r_V_2_reg_2679[38]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[39] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [39]),
        .Q(r_V_2_reg_2679[39]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[40] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [40]),
        .Q(r_V_2_reg_2679[40]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[41] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [41]),
        .Q(r_V_2_reg_2679[41]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[42] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [42]),
        .Q(r_V_2_reg_2679[42]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[43] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [43]),
        .Q(r_V_2_reg_2679[43]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[44] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [44]),
        .Q(r_V_2_reg_2679[44]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[45] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [45]),
        .Q(r_V_2_reg_2679[45]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[46] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [46]),
        .Q(r_V_2_reg_2679[46]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[47] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [47]),
        .Q(r_V_2_reg_2679[47]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[48] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [48]),
        .Q(r_V_2_reg_2679[48]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[49] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [49]),
        .Q(r_V_2_reg_2679[49]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[50] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [50]),
        .Q(r_V_2_reg_2679[50]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[51] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [51]),
        .Q(r_V_2_reg_2679[51]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[52] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [52]),
        .Q(r_V_2_reg_2679[52]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[53] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [53]),
        .Q(r_V_2_reg_2679[53]),
        .R(1'b0));
  FDRE \r_V_2_reg_2679_reg[54] 
       (.C(ap_clk),
        .CE(\r_V_2_reg_2679[54]_i_1_n_0 ),
        .D(\conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U/p_reg__1 [54]),
        .Q(r_V_2_reg_2679[54]),
        .R(1'b0));
  FDRE \reg_700_reg[0] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[0]),
        .Q(reg_700[0]),
        .R(1'b0));
  FDRE \reg_700_reg[10] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[10]),
        .Q(reg_700[10]),
        .R(1'b0));
  FDRE \reg_700_reg[11] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[11]),
        .Q(reg_700[11]),
        .R(1'b0));
  FDRE \reg_700_reg[12] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[12]),
        .Q(reg_700[12]),
        .R(1'b0));
  FDRE \reg_700_reg[13] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[13]),
        .Q(reg_700[13]),
        .R(1'b0));
  FDRE \reg_700_reg[14] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[14]),
        .Q(reg_700[14]),
        .R(1'b0));
  FDRE \reg_700_reg[15] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[15]),
        .Q(reg_700[15]),
        .R(1'b0));
  FDRE \reg_700_reg[16] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[16]),
        .Q(reg_700[16]),
        .R(1'b0));
  FDRE \reg_700_reg[17] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[17]),
        .Q(reg_700[17]),
        .R(1'b0));
  FDRE \reg_700_reg[18] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[18]),
        .Q(reg_700[18]),
        .R(1'b0));
  FDRE \reg_700_reg[19] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[19]),
        .Q(reg_700[19]),
        .R(1'b0));
  FDRE \reg_700_reg[1] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[1]),
        .Q(reg_700[1]),
        .R(1'b0));
  FDRE \reg_700_reg[20] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[20]),
        .Q(reg_700[20]),
        .R(1'b0));
  FDRE \reg_700_reg[21] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[21]),
        .Q(reg_700[21]),
        .R(1'b0));
  FDRE \reg_700_reg[22] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[22]),
        .Q(reg_700[22]),
        .R(1'b0));
  FDRE \reg_700_reg[23] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[23]),
        .Q(reg_700[23]),
        .R(1'b0));
  FDRE \reg_700_reg[24] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[24]),
        .Q(reg_700[24]),
        .R(1'b0));
  FDRE \reg_700_reg[25] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[25]),
        .Q(reg_700[25]),
        .R(1'b0));
  FDRE \reg_700_reg[26] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[26]),
        .Q(reg_700[26]),
        .R(1'b0));
  FDRE \reg_700_reg[27] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[27]),
        .Q(reg_700[27]),
        .R(1'b0));
  FDRE \reg_700_reg[28] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[28]),
        .Q(reg_700[28]),
        .R(1'b0));
  FDRE \reg_700_reg[29] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[29]),
        .Q(reg_700[29]),
        .R(1'b0));
  FDRE \reg_700_reg[2] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[2]),
        .Q(reg_700[2]),
        .R(1'b0));
  FDRE \reg_700_reg[30] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[30]),
        .Q(reg_700[30]),
        .R(1'b0));
  FDRE \reg_700_reg[31] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[31]),
        .Q(reg_700[31]),
        .R(1'b0));
  FDRE \reg_700_reg[3] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[3]),
        .Q(reg_700[3]),
        .R(1'b0));
  FDRE \reg_700_reg[4] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[4]),
        .Q(reg_700[4]),
        .R(1'b0));
  FDRE \reg_700_reg[5] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[5]),
        .Q(reg_700[5]),
        .R(1'b0));
  FDRE \reg_700_reg[6] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[6]),
        .Q(reg_700[6]),
        .R(1'b0));
  FDRE \reg_700_reg[7] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[7]),
        .Q(reg_700[7]),
        .R(1'b0));
  FDRE \reg_700_reg[8] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[8]),
        .Q(reg_700[8]),
        .R(1'b0));
  FDRE \reg_700_reg[9] 
       (.C(ap_clk),
        .CE(reg_7000),
        .D(grp_fu_695_p2[9]),
        .Q(reg_700[9]),
        .R(1'b0));
  FDSE \reuse_addr_reg201_fu_202_reg[0] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_79),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[0]),
        .Q(reuse_addr_reg201_fu_202[0]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg201_fu_202_reg[1] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_79),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[1]),
        .Q(reuse_addr_reg201_fu_202[1]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg201_fu_202_reg[2] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_79),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[2]),
        .Q(reuse_addr_reg201_fu_202[2]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg201_fu_202_reg[31] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_79),
        .D(1'b0),
        .Q(reuse_addr_reg201_fu_202[31]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg201_fu_202_reg[3] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_79),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[3]),
        .Q(reuse_addr_reg201_fu_202[3]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg201_fu_202_reg[4] 
       (.C(ap_clk),
        .CE(gmem_m_axi_U_n_79),
        .D(add_ln727_1_reg_2355_pp2_iter2_reg[4]),
        .Q(reuse_addr_reg201_fu_202[4]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[0] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[0]),
        .Q(reuse_addr_reg_fu_210[0]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[1] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[1]),
        .Q(reuse_addr_reg_fu_210[1]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[2] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[2]),
        .Q(reuse_addr_reg_fu_210[2]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[31] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(1'b0),
        .Q(reuse_addr_reg_fu_210[31]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[3] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[3]),
        .Q(reuse_addr_reg_fu_210[3]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[4] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[4]),
        .Q(reuse_addr_reg_fu_210[4]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[5] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[5]),
        .Q(reuse_addr_reg_fu_210[5]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[6] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[6]),
        .Q(reuse_addr_reg_fu_210[6]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[7] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[7]),
        .Q(reuse_addr_reg_fu_210[7]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[8] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[8]),
        .Q(reuse_addr_reg_fu_210[8]),
        .S(ap_NS_fsm[25]));
  FDSE \reuse_addr_reg_fu_210_reg[9] 
       (.C(ap_clk),
        .CE(reuse_addr_reg_fu_2100),
        .D(add_ln1118_reg_2426[9]),
        .Q(reuse_addr_reg_fu_210[9]),
        .S(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[0]),
        .Q(reuse_reg200_fu_206[0]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[10]),
        .Q(reuse_reg200_fu_206[10]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[11] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[11]),
        .Q(reuse_reg200_fu_206[11]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[12] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[12]),
        .Q(reuse_reg200_fu_206[12]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[13] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[13]),
        .Q(reuse_reg200_fu_206[13]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[14] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[14]),
        .Q(reuse_reg200_fu_206[14]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[15] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[15]),
        .Q(reuse_reg200_fu_206[15]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[16] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[16]),
        .Q(reuse_reg200_fu_206[16]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[17] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[17]),
        .Q(reuse_reg200_fu_206[17]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[18] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[18]),
        .Q(reuse_reg200_fu_206[18]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[19] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[19]),
        .Q(reuse_reg200_fu_206[19]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[1]),
        .Q(reuse_reg200_fu_206[1]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[20] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[20]),
        .Q(reuse_reg200_fu_206[20]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[21] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[21]),
        .Q(reuse_reg200_fu_206[21]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[22] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[22]),
        .Q(reuse_reg200_fu_206[22]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[23] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[23]),
        .Q(reuse_reg200_fu_206[23]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[24] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[24]),
        .Q(reuse_reg200_fu_206[24]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[25] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[25]),
        .Q(reuse_reg200_fu_206[25]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[26] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[26]),
        .Q(reuse_reg200_fu_206[26]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[27] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[27]),
        .Q(reuse_reg200_fu_206[27]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[28] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[28]),
        .Q(reuse_reg200_fu_206[28]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[29] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[29]),
        .Q(reuse_reg200_fu_206[29]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[2]),
        .Q(reuse_reg200_fu_206[2]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[30] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[30]),
        .Q(reuse_reg200_fu_206[30]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[31] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[31]),
        .Q(reuse_reg200_fu_206[31]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[3]),
        .Q(reuse_reg200_fu_206[3]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[4]),
        .Q(reuse_reg200_fu_206[4]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[5]),
        .Q(reuse_reg200_fu_206[5]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[6]),
        .Q(reuse_reg200_fu_206[6]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[7]),
        .Q(reuse_reg200_fu_206[7]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[8]),
        .Q(reuse_reg200_fu_206[8]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg200_fu_206_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY4),
        .D(p_1_in[9]),
        .Q(reuse_reg200_fu_206[9]),
        .R(ap_NS_fsm[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[0]_i_2 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[3]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[0]_i_3 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[2]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[0]_i_4 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[1]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[0]_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[0]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[0]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[0]_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[3]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[3]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[3]),
        .O(\reuse_reg_fu_214[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[0]_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[2]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[2]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[2]),
        .O(\reuse_reg_fu_214[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[0]_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[1]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[1]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[1]),
        .O(\reuse_reg_fu_214[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[0]_i_9 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[0]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[0]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[0]),
        .O(\reuse_reg_fu_214[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[12]_i_2 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[15]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[12]_i_3 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[14]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[12]_i_4 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[13]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[12]_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[12]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[12]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[12]_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[15]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[15]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[15]),
        .O(\reuse_reg_fu_214[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[12]_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[14]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[14]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[14]),
        .O(\reuse_reg_fu_214[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[12]_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[13]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[13]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[13]),
        .O(\reuse_reg_fu_214[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[12]_i_9 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[12]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[12]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[12]),
        .O(\reuse_reg_fu_214[12]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[16]_i_2 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[19]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[16]_i_3 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[18]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[16]_i_4 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[17]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[16]_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[16]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[16]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[16]_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[19]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[19]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[19]),
        .O(\reuse_reg_fu_214[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[16]_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[18]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[18]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[18]),
        .O(\reuse_reg_fu_214[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[16]_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[17]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[17]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[17]),
        .O(\reuse_reg_fu_214[16]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[16]_i_9 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[16]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[16]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[16]),
        .O(\reuse_reg_fu_214[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[20]_i_2 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[23]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[20]_i_3 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[22]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[20]_i_4 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[21]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[20]_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[20]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[20]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[20]_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[23]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[23]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[23]),
        .O(\reuse_reg_fu_214[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[20]_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[22]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[22]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[22]),
        .O(\reuse_reg_fu_214[20]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[20]_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[21]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[21]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[21]),
        .O(\reuse_reg_fu_214[20]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[20]_i_9 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[20]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[20]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[20]),
        .O(\reuse_reg_fu_214[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[24]_i_2 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[27]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[24]_i_3 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[26]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[24]_i_4 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[25]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[24]_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[24]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[24]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[24]_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[27]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[27]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[27]),
        .O(\reuse_reg_fu_214[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[24]_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[26]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[26]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[26]),
        .O(\reuse_reg_fu_214[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[24]_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[25]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[25]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[25]),
        .O(\reuse_reg_fu_214[24]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[24]_i_9 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[24]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[24]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[24]),
        .O(\reuse_reg_fu_214[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[28]_i_2 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[30]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[28]_i_3 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[29]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[28]_i_4 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[28]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[28]));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \reuse_reg_fu_214[28]_i_5 
       (.I0(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I1(dy_load_reg_2451_pp2_iter4_reg[31]),
        .I2(dx_load_reg_2487[31]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[31]),
        .O(\reuse_reg_fu_214[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[28]_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[30]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[30]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[30]),
        .O(\reuse_reg_fu_214[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[28]_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[29]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[29]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[29]),
        .O(\reuse_reg_fu_214[28]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[28]_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[28]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[28]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[28]),
        .O(\reuse_reg_fu_214[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[4]_i_2 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[7]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[4]_i_3 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[6]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[4]_i_4 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[5]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[4]_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[4]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[4]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[4]_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[7]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[7]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[7]),
        .O(\reuse_reg_fu_214[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[4]_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[6]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[6]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[6]),
        .O(\reuse_reg_fu_214[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[4]_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[5]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[5]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[5]),
        .O(\reuse_reg_fu_214[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[4]_i_9 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[4]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[4]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[4]),
        .O(\reuse_reg_fu_214[4]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[8]_i_2 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[11]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[8]_i_3 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[10]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[8]_i_4 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[9]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \reuse_reg_fu_214[8]_i_5 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[8]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .O(and_ln703_fu_1561_p2[8]));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[8]_i_6 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[11]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[11]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[11]),
        .O(\reuse_reg_fu_214[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[8]_i_7 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[10]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[10]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[10]),
        .O(\reuse_reg_fu_214[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[8]_i_8 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[9]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[9]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[9]),
        .O(\reuse_reg_fu_214[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDDD222D2)) 
    \reuse_reg_fu_214[8]_i_9 
       (.I0(dy_load_reg_2451_pp2_iter4_reg[8]),
        .I1(\dx_Din_A[28]_INST_0_i_8_n_0 ),
        .I2(dx_load_reg_2487[8]),
        .I3(addr_cmp_reg_2446_pp2_iter4_reg),
        .I4(reuse_reg_fu_214_reg[8]),
        .O(\reuse_reg_fu_214[8]_i_9_n_0 ));
  FDRE \reuse_reg_fu_214_reg[0] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[0]_i_1_n_7 ),
        .Q(reuse_reg_fu_214_reg[0]),
        .R(ap_NS_fsm[25]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_214_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\reuse_reg_fu_214_reg[0]_i_1_n_0 ,\reuse_reg_fu_214_reg[0]_i_1_n_1 ,\reuse_reg_fu_214_reg[0]_i_1_n_2 ,\reuse_reg_fu_214_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(and_ln703_fu_1561_p2[3:0]),
        .O({\reuse_reg_fu_214_reg[0]_i_1_n_4 ,\reuse_reg_fu_214_reg[0]_i_1_n_5 ,\reuse_reg_fu_214_reg[0]_i_1_n_6 ,\reuse_reg_fu_214_reg[0]_i_1_n_7 }),
        .S({\reuse_reg_fu_214[0]_i_6_n_0 ,\reuse_reg_fu_214[0]_i_7_n_0 ,\reuse_reg_fu_214[0]_i_8_n_0 ,\reuse_reg_fu_214[0]_i_9_n_0 }));
  FDRE \reuse_reg_fu_214_reg[10] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[8]_i_1_n_5 ),
        .Q(reuse_reg_fu_214_reg[10]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[11] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[8]_i_1_n_4 ),
        .Q(reuse_reg_fu_214_reg[11]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[12] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[12]_i_1_n_7 ),
        .Q(reuse_reg_fu_214_reg[12]),
        .R(ap_NS_fsm[25]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_214_reg[12]_i_1 
       (.CI(\reuse_reg_fu_214_reg[8]_i_1_n_0 ),
        .CO({\reuse_reg_fu_214_reg[12]_i_1_n_0 ,\reuse_reg_fu_214_reg[12]_i_1_n_1 ,\reuse_reg_fu_214_reg[12]_i_1_n_2 ,\reuse_reg_fu_214_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(and_ln703_fu_1561_p2[15:12]),
        .O({\reuse_reg_fu_214_reg[12]_i_1_n_4 ,\reuse_reg_fu_214_reg[12]_i_1_n_5 ,\reuse_reg_fu_214_reg[12]_i_1_n_6 ,\reuse_reg_fu_214_reg[12]_i_1_n_7 }),
        .S({\reuse_reg_fu_214[12]_i_6_n_0 ,\reuse_reg_fu_214[12]_i_7_n_0 ,\reuse_reg_fu_214[12]_i_8_n_0 ,\reuse_reg_fu_214[12]_i_9_n_0 }));
  FDRE \reuse_reg_fu_214_reg[13] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[12]_i_1_n_6 ),
        .Q(reuse_reg_fu_214_reg[13]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[14] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[12]_i_1_n_5 ),
        .Q(reuse_reg_fu_214_reg[14]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[15] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[12]_i_1_n_4 ),
        .Q(reuse_reg_fu_214_reg[15]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[16] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[16]_i_1_n_7 ),
        .Q(reuse_reg_fu_214_reg[16]),
        .R(ap_NS_fsm[25]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_214_reg[16]_i_1 
       (.CI(\reuse_reg_fu_214_reg[12]_i_1_n_0 ),
        .CO({\reuse_reg_fu_214_reg[16]_i_1_n_0 ,\reuse_reg_fu_214_reg[16]_i_1_n_1 ,\reuse_reg_fu_214_reg[16]_i_1_n_2 ,\reuse_reg_fu_214_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(and_ln703_fu_1561_p2[19:16]),
        .O({\reuse_reg_fu_214_reg[16]_i_1_n_4 ,\reuse_reg_fu_214_reg[16]_i_1_n_5 ,\reuse_reg_fu_214_reg[16]_i_1_n_6 ,\reuse_reg_fu_214_reg[16]_i_1_n_7 }),
        .S({\reuse_reg_fu_214[16]_i_6_n_0 ,\reuse_reg_fu_214[16]_i_7_n_0 ,\reuse_reg_fu_214[16]_i_8_n_0 ,\reuse_reg_fu_214[16]_i_9_n_0 }));
  FDRE \reuse_reg_fu_214_reg[17] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[16]_i_1_n_6 ),
        .Q(reuse_reg_fu_214_reg[17]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[18] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[16]_i_1_n_5 ),
        .Q(reuse_reg_fu_214_reg[18]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[19] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[16]_i_1_n_4 ),
        .Q(reuse_reg_fu_214_reg[19]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[1] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[0]_i_1_n_6 ),
        .Q(reuse_reg_fu_214_reg[1]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[20] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[20]_i_1_n_7 ),
        .Q(reuse_reg_fu_214_reg[20]),
        .R(ap_NS_fsm[25]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_214_reg[20]_i_1 
       (.CI(\reuse_reg_fu_214_reg[16]_i_1_n_0 ),
        .CO({\reuse_reg_fu_214_reg[20]_i_1_n_0 ,\reuse_reg_fu_214_reg[20]_i_1_n_1 ,\reuse_reg_fu_214_reg[20]_i_1_n_2 ,\reuse_reg_fu_214_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(and_ln703_fu_1561_p2[23:20]),
        .O({\reuse_reg_fu_214_reg[20]_i_1_n_4 ,\reuse_reg_fu_214_reg[20]_i_1_n_5 ,\reuse_reg_fu_214_reg[20]_i_1_n_6 ,\reuse_reg_fu_214_reg[20]_i_1_n_7 }),
        .S({\reuse_reg_fu_214[20]_i_6_n_0 ,\reuse_reg_fu_214[20]_i_7_n_0 ,\reuse_reg_fu_214[20]_i_8_n_0 ,\reuse_reg_fu_214[20]_i_9_n_0 }));
  FDRE \reuse_reg_fu_214_reg[21] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[20]_i_1_n_6 ),
        .Q(reuse_reg_fu_214_reg[21]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[22] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[20]_i_1_n_5 ),
        .Q(reuse_reg_fu_214_reg[22]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[23] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[20]_i_1_n_4 ),
        .Q(reuse_reg_fu_214_reg[23]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[24] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[24]_i_1_n_7 ),
        .Q(reuse_reg_fu_214_reg[24]),
        .R(ap_NS_fsm[25]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_214_reg[24]_i_1 
       (.CI(\reuse_reg_fu_214_reg[20]_i_1_n_0 ),
        .CO({\reuse_reg_fu_214_reg[24]_i_1_n_0 ,\reuse_reg_fu_214_reg[24]_i_1_n_1 ,\reuse_reg_fu_214_reg[24]_i_1_n_2 ,\reuse_reg_fu_214_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(and_ln703_fu_1561_p2[27:24]),
        .O({\reuse_reg_fu_214_reg[24]_i_1_n_4 ,\reuse_reg_fu_214_reg[24]_i_1_n_5 ,\reuse_reg_fu_214_reg[24]_i_1_n_6 ,\reuse_reg_fu_214_reg[24]_i_1_n_7 }),
        .S({\reuse_reg_fu_214[24]_i_6_n_0 ,\reuse_reg_fu_214[24]_i_7_n_0 ,\reuse_reg_fu_214[24]_i_8_n_0 ,\reuse_reg_fu_214[24]_i_9_n_0 }));
  FDRE \reuse_reg_fu_214_reg[25] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[24]_i_1_n_6 ),
        .Q(reuse_reg_fu_214_reg[25]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[26] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[24]_i_1_n_5 ),
        .Q(reuse_reg_fu_214_reg[26]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[27] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[24]_i_1_n_4 ),
        .Q(reuse_reg_fu_214_reg[27]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[28] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[28]_i_1_n_7 ),
        .Q(reuse_reg_fu_214_reg[28]),
        .R(ap_NS_fsm[25]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_214_reg[28]_i_1 
       (.CI(\reuse_reg_fu_214_reg[24]_i_1_n_0 ),
        .CO({\NLW_reuse_reg_fu_214_reg[28]_i_1_CO_UNCONNECTED [3],\reuse_reg_fu_214_reg[28]_i_1_n_1 ,\reuse_reg_fu_214_reg[28]_i_1_n_2 ,\reuse_reg_fu_214_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,and_ln703_fu_1561_p2[30:28]}),
        .O({\reuse_reg_fu_214_reg[28]_i_1_n_4 ,\reuse_reg_fu_214_reg[28]_i_1_n_5 ,\reuse_reg_fu_214_reg[28]_i_1_n_6 ,\reuse_reg_fu_214_reg[28]_i_1_n_7 }),
        .S({\reuse_reg_fu_214[28]_i_5_n_0 ,\reuse_reg_fu_214[28]_i_6_n_0 ,\reuse_reg_fu_214[28]_i_7_n_0 ,\reuse_reg_fu_214[28]_i_8_n_0 }));
  FDRE \reuse_reg_fu_214_reg[29] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[28]_i_1_n_6 ),
        .Q(reuse_reg_fu_214_reg[29]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[2] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[0]_i_1_n_5 ),
        .Q(reuse_reg_fu_214_reg[2]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[30] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[28]_i_1_n_5 ),
        .Q(reuse_reg_fu_214_reg[30]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[31] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[28]_i_1_n_4 ),
        .Q(reuse_reg_fu_214_reg[31]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[3] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[0]_i_1_n_4 ),
        .Q(reuse_reg_fu_214_reg[3]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[4] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[4]_i_1_n_7 ),
        .Q(reuse_reg_fu_214_reg[4]),
        .R(ap_NS_fsm[25]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_214_reg[4]_i_1 
       (.CI(\reuse_reg_fu_214_reg[0]_i_1_n_0 ),
        .CO({\reuse_reg_fu_214_reg[4]_i_1_n_0 ,\reuse_reg_fu_214_reg[4]_i_1_n_1 ,\reuse_reg_fu_214_reg[4]_i_1_n_2 ,\reuse_reg_fu_214_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(and_ln703_fu_1561_p2[7:4]),
        .O({\reuse_reg_fu_214_reg[4]_i_1_n_4 ,\reuse_reg_fu_214_reg[4]_i_1_n_5 ,\reuse_reg_fu_214_reg[4]_i_1_n_6 ,\reuse_reg_fu_214_reg[4]_i_1_n_7 }),
        .S({\reuse_reg_fu_214[4]_i_6_n_0 ,\reuse_reg_fu_214[4]_i_7_n_0 ,\reuse_reg_fu_214[4]_i_8_n_0 ,\reuse_reg_fu_214[4]_i_9_n_0 }));
  FDRE \reuse_reg_fu_214_reg[5] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[4]_i_1_n_6 ),
        .Q(reuse_reg_fu_214_reg[5]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[6] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[4]_i_1_n_5 ),
        .Q(reuse_reg_fu_214_reg[6]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[7] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[4]_i_1_n_4 ),
        .Q(reuse_reg_fu_214_reg[7]),
        .R(ap_NS_fsm[25]));
  FDRE \reuse_reg_fu_214_reg[8] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[8]_i_1_n_7 ),
        .Q(reuse_reg_fu_214_reg[8]),
        .R(ap_NS_fsm[25]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \reuse_reg_fu_214_reg[8]_i_1 
       (.CI(\reuse_reg_fu_214_reg[4]_i_1_n_0 ),
        .CO({\reuse_reg_fu_214_reg[8]_i_1_n_0 ,\reuse_reg_fu_214_reg[8]_i_1_n_1 ,\reuse_reg_fu_214_reg[8]_i_1_n_2 ,\reuse_reg_fu_214_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(and_ln703_fu_1561_p2[11:8]),
        .O({\reuse_reg_fu_214_reg[8]_i_1_n_4 ,\reuse_reg_fu_214_reg[8]_i_1_n_5 ,\reuse_reg_fu_214_reg[8]_i_1_n_6 ,\reuse_reg_fu_214_reg[8]_i_1_n_7 }),
        .S({\reuse_reg_fu_214[8]_i_6_n_0 ,\reuse_reg_fu_214[8]_i_7_n_0 ,\reuse_reg_fu_214[8]_i_8_n_0 ,\reuse_reg_fu_214[8]_i_9_n_0 }));
  FDRE \reuse_reg_fu_214_reg[9] 
       (.C(ap_clk),
        .CE(\^dx_WEN_A ),
        .D(\reuse_reg_fu_214_reg[8]_i_1_n_6 ),
        .Q(reuse_reg_fu_214_reg[9]),
        .R(ap_NS_fsm[25]));
  FDRE \select_ln55_1_reg_2584_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[0]),
        .Q(select_ln55_1_reg_2584[0]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_2584_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[1]),
        .Q(select_ln55_1_reg_2584[1]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_2584_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[2]),
        .Q(select_ln55_1_reg_2584[2]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_2584_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[3]),
        .Q(select_ln55_1_reg_2584[3]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_2584_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[4]),
        .Q(select_ln55_1_reg_2584[4]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_2584_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[5]),
        .Q(select_ln55_1_reg_2584[5]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_2584_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[6]),
        .Q(select_ln55_1_reg_2584[6]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_2584_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[7]),
        .Q(select_ln55_1_reg_2584[7]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_2584_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[8]),
        .Q(select_ln55_1_reg_2584[8]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_2584_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln56_reg_25790),
        .D(select_ln55_1_fu_1732_p3[9]),
        .Q(select_ln55_1_reg_2584[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln55_reg_2595[31]_i_1 
       (.I0(icmp_ln56_reg_2579),
        .I1(ap_CS_fsm_state69),
        .O(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[0]),
        .Q(select_ln55_reg_2595[0]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[10]),
        .Q(select_ln55_reg_2595[10]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[11]),
        .Q(select_ln55_reg_2595[11]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[12]),
        .Q(select_ln55_reg_2595[12]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[13]),
        .Q(select_ln55_reg_2595[13]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[14]),
        .Q(select_ln55_reg_2595[14]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[15]),
        .Q(select_ln55_reg_2595[15]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[16]),
        .Q(select_ln55_reg_2595[16]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[17]),
        .Q(select_ln55_reg_2595[17]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[18]),
        .Q(select_ln55_reg_2595[18]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[19]),
        .Q(select_ln55_reg_2595[19]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[1]),
        .Q(select_ln55_reg_2595[1]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[20]),
        .Q(select_ln55_reg_2595[20]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[21]),
        .Q(select_ln55_reg_2595[21]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[22]),
        .Q(select_ln55_reg_2595[22]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[23]),
        .Q(select_ln55_reg_2595[23]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[24]),
        .Q(select_ln55_reg_2595[24]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[25]),
        .Q(select_ln55_reg_2595[25]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[26]),
        .Q(select_ln55_reg_2595[26]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[27]),
        .Q(select_ln55_reg_2595[27]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[28]),
        .Q(select_ln55_reg_2595[28]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[29]),
        .Q(select_ln55_reg_2595[29]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[2]),
        .Q(select_ln55_reg_2595[2]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[30]),
        .Q(select_ln55_reg_2595[30]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[31]),
        .Q(select_ln55_reg_2595[31]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[3]),
        .Q(select_ln55_reg_2595[3]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[4]),
        .Q(select_ln55_reg_2595[4]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[5]),
        .Q(select_ln55_reg_2595[5]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[6]),
        .Q(select_ln55_reg_2595[6]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[7]),
        .Q(select_ln55_reg_2595[7]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[8]),
        .Q(select_ln55_reg_2595[8]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  FDRE \select_ln55_reg_2595_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state69),
        .D(w_reg_621[9]),
        .Q(select_ln55_reg_2595[9]),
        .R(\select_ln55_reg_2595[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_10 
       (.I0(\select_ln76_8_reg_2292[0]_i_23_n_0 ),
        .I1(mul_ln76_reg_2176[53]),
        .I2(indvar_flatten23_reg_531[53]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[53] ),
        .I5(\select_ln76_8_reg_2292[0]_i_24_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_11 
       (.I0(\select_ln76_8_reg_2292[0]_i_25_n_0 ),
        .I1(mul_ln76_reg_2176[50]),
        .I2(indvar_flatten23_reg_531[50]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[50] ),
        .I5(\select_ln76_8_reg_2292[0]_i_26_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_12 
       (.I0(mul_ln76_reg_2176[61]),
        .I1(indvar_flatten23_reg_531[61]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[61] ),
        .O(\select_ln76_8_reg_2292[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_13 
       (.I0(mul_ln76_reg_2176[60]),
        .I1(indvar_flatten23_reg_531[60]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[60] ),
        .O(\select_ln76_8_reg_2292[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_15 
       (.I0(\select_ln76_8_reg_2292[0]_i_32_n_0 ),
        .I1(mul_ln76_reg_2176[47]),
        .I2(indvar_flatten23_reg_531[47]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[47] ),
        .I5(\select_ln76_8_reg_2292[0]_i_33_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_16 
       (.I0(\select_ln76_8_reg_2292[0]_i_34_n_0 ),
        .I1(mul_ln76_reg_2176[44]),
        .I2(indvar_flatten23_reg_531[44]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[44] ),
        .I5(\select_ln76_8_reg_2292[0]_i_35_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_17 
       (.I0(\select_ln76_8_reg_2292[0]_i_36_n_0 ),
        .I1(mul_ln76_reg_2176[41]),
        .I2(indvar_flatten23_reg_531[41]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[41] ),
        .I5(\select_ln76_8_reg_2292[0]_i_37_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_18 
       (.I0(\select_ln76_8_reg_2292[0]_i_38_n_0 ),
        .I1(mul_ln76_reg_2176[38]),
        .I2(indvar_flatten23_reg_531[38]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[38] ),
        .I5(\select_ln76_8_reg_2292[0]_i_39_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_19 
       (.I0(mul_ln76_reg_2176[58]),
        .I1(indvar_flatten23_reg_531[58]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[58] ),
        .O(\select_ln76_8_reg_2292[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_8_reg_2292[0]_i_2 
       (.I0(\icmp_ln78_reg_2232_reg_n_0_[0] ),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_28),
        .I2(icmp_ln78_1_fu_1140_p2),
        .O(\select_ln76_8_reg_2292[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_20 
       (.I0(mul_ln76_reg_2176[57]),
        .I1(indvar_flatten23_reg_531[57]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[57] ),
        .O(\select_ln76_8_reg_2292[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_21 
       (.I0(mul_ln76_reg_2176[55]),
        .I1(indvar_flatten23_reg_531[55]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[55] ),
        .O(\select_ln76_8_reg_2292[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_22 
       (.I0(mul_ln76_reg_2176[54]),
        .I1(indvar_flatten23_reg_531[54]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[54] ),
        .O(\select_ln76_8_reg_2292[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_23 
       (.I0(mul_ln76_reg_2176[52]),
        .I1(indvar_flatten23_reg_531[52]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[52] ),
        .O(\select_ln76_8_reg_2292[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_24 
       (.I0(mul_ln76_reg_2176[51]),
        .I1(indvar_flatten23_reg_531[51]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[51] ),
        .O(\select_ln76_8_reg_2292[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_25 
       (.I0(mul_ln76_reg_2176[49]),
        .I1(indvar_flatten23_reg_531[49]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[49] ),
        .O(\select_ln76_8_reg_2292[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_26 
       (.I0(mul_ln76_reg_2176[48]),
        .I1(indvar_flatten23_reg_531[48]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[48] ),
        .O(\select_ln76_8_reg_2292[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_28 
       (.I0(\select_ln76_8_reg_2292[0]_i_45_n_0 ),
        .I1(mul_ln76_reg_2176[35]),
        .I2(indvar_flatten23_reg_531[35]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[35] ),
        .I5(\select_ln76_8_reg_2292[0]_i_46_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_29 
       (.I0(\select_ln76_8_reg_2292[0]_i_47_n_0 ),
        .I1(mul_ln76_reg_2176[32]),
        .I2(indvar_flatten23_reg_531[32]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[32] ),
        .I5(\select_ln76_8_reg_2292[0]_i_48_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_30 
       (.I0(\select_ln76_8_reg_2292[0]_i_49_n_0 ),
        .I1(mul_ln76_reg_2176[29]),
        .I2(indvar_flatten23_reg_531[29]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[29] ),
        .I5(\select_ln76_8_reg_2292[0]_i_50_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_31 
       (.I0(\select_ln76_8_reg_2292[0]_i_51_n_0 ),
        .I1(mul_ln76_reg_2176[26]),
        .I2(indvar_flatten23_reg_531[26]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[26] ),
        .I5(\select_ln76_8_reg_2292[0]_i_52_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_32 
       (.I0(mul_ln76_reg_2176[46]),
        .I1(indvar_flatten23_reg_531[46]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[46] ),
        .O(\select_ln76_8_reg_2292[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_33 
       (.I0(mul_ln76_reg_2176[45]),
        .I1(indvar_flatten23_reg_531[45]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[45] ),
        .O(\select_ln76_8_reg_2292[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_34 
       (.I0(mul_ln76_reg_2176[43]),
        .I1(indvar_flatten23_reg_531[43]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[43] ),
        .O(\select_ln76_8_reg_2292[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_35 
       (.I0(mul_ln76_reg_2176[42]),
        .I1(indvar_flatten23_reg_531[42]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[42] ),
        .O(\select_ln76_8_reg_2292[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_36 
       (.I0(mul_ln76_reg_2176[40]),
        .I1(indvar_flatten23_reg_531[40]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[40] ),
        .O(\select_ln76_8_reg_2292[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_37 
       (.I0(mul_ln76_reg_2176[39]),
        .I1(indvar_flatten23_reg_531[39]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[39] ),
        .O(\select_ln76_8_reg_2292[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_38 
       (.I0(mul_ln76_reg_2176[37]),
        .I1(indvar_flatten23_reg_531[37]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[37] ),
        .O(\select_ln76_8_reg_2292[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_39 
       (.I0(mul_ln76_reg_2176[36]),
        .I1(indvar_flatten23_reg_531[36]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[36] ),
        .O(\select_ln76_8_reg_2292[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_41 
       (.I0(\select_ln76_8_reg_2292[0]_i_57_n_0 ),
        .I1(mul_ln76_reg_2176[23]),
        .I2(indvar_flatten23_reg_531[23]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[23] ),
        .I5(\select_ln76_8_reg_2292[0]_i_58_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_42 
       (.I0(\select_ln76_8_reg_2292[0]_i_59_n_0 ),
        .I1(mul_ln76_reg_2176[20]),
        .I2(indvar_flatten23_reg_531[20]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[20] ),
        .I5(\select_ln76_8_reg_2292[0]_i_60_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_43 
       (.I0(\select_ln76_8_reg_2292[0]_i_61_n_0 ),
        .I1(mul_ln76_reg_2176[17]),
        .I2(indvar_flatten23_reg_531[17]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[17] ),
        .I5(\select_ln76_8_reg_2292[0]_i_62_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_44 
       (.I0(\select_ln76_8_reg_2292[0]_i_63_n_0 ),
        .I1(mul_ln76_reg_2176[14]),
        .I2(indvar_flatten23_reg_531[14]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[14] ),
        .I5(\select_ln76_8_reg_2292[0]_i_64_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_45 
       (.I0(mul_ln76_reg_2176[34]),
        .I1(indvar_flatten23_reg_531[34]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[34] ),
        .O(\select_ln76_8_reg_2292[0]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_46 
       (.I0(mul_ln76_reg_2176[33]),
        .I1(indvar_flatten23_reg_531[33]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[33] ),
        .O(\select_ln76_8_reg_2292[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_47 
       (.I0(mul_ln76_reg_2176[31]),
        .I1(indvar_flatten23_reg_531[31]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[31] ),
        .O(\select_ln76_8_reg_2292[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_48 
       (.I0(mul_ln76_reg_2176[30]),
        .I1(indvar_flatten23_reg_531[30]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[30] ),
        .O(\select_ln76_8_reg_2292[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_49 
       (.I0(mul_ln76_reg_2176[28]),
        .I1(indvar_flatten23_reg_531[28]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[28] ),
        .O(\select_ln76_8_reg_2292[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \select_ln76_8_reg_2292[0]_i_5 
       (.I0(mul_ln76_reg_2176[63]),
        .I1(indvar_flatten23_reg_531[63]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[63] ),
        .O(\select_ln76_8_reg_2292[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_50 
       (.I0(mul_ln76_reg_2176[27]),
        .I1(indvar_flatten23_reg_531[27]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[27] ),
        .O(\select_ln76_8_reg_2292[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_51 
       (.I0(mul_ln76_reg_2176[25]),
        .I1(indvar_flatten23_reg_531[25]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[25] ),
        .O(\select_ln76_8_reg_2292[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_52 
       (.I0(mul_ln76_reg_2176[24]),
        .I1(indvar_flatten23_reg_531[24]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[24] ),
        .O(\select_ln76_8_reg_2292[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_53 
       (.I0(\select_ln76_8_reg_2292[0]_i_65_n_0 ),
        .I1(mul_ln76_reg_2176[11]),
        .I2(indvar_flatten23_reg_531[11]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[11] ),
        .I5(\select_ln76_8_reg_2292[0]_i_66_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_54 
       (.I0(\select_ln76_8_reg_2292[0]_i_67_n_0 ),
        .I1(mul_ln76_reg_2176[8]),
        .I2(indvar_flatten23_reg_531[8]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[8] ),
        .I5(\select_ln76_8_reg_2292[0]_i_68_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_55 
       (.I0(\select_ln76_8_reg_2292[0]_i_69_n_0 ),
        .I1(mul_ln76_reg_2176[5]),
        .I2(indvar_flatten23_reg_531[5]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[5] ),
        .I5(\select_ln76_8_reg_2292[0]_i_70_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_56 
       (.I0(\select_ln76_8_reg_2292[0]_i_71_n_0 ),
        .I1(mul_ln76_reg_2176[2]),
        .I2(indvar_flatten23_reg_531[2]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[2] ),
        .I5(\select_ln76_8_reg_2292[0]_i_72_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_57 
       (.I0(mul_ln76_reg_2176[22]),
        .I1(indvar_flatten23_reg_531[22]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[22] ),
        .O(\select_ln76_8_reg_2292[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_58 
       (.I0(mul_ln76_reg_2176[21]),
        .I1(indvar_flatten23_reg_531[21]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[21] ),
        .O(\select_ln76_8_reg_2292[0]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_59 
       (.I0(mul_ln76_reg_2176[19]),
        .I1(indvar_flatten23_reg_531[19]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[19] ),
        .O(\select_ln76_8_reg_2292[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_6 
       (.I0(\select_ln76_8_reg_2292[0]_i_12_n_0 ),
        .I1(mul_ln76_reg_2176[62]),
        .I2(indvar_flatten23_reg_531[62]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[62] ),
        .I5(\select_ln76_8_reg_2292[0]_i_13_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_60 
       (.I0(mul_ln76_reg_2176[18]),
        .I1(indvar_flatten23_reg_531[18]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[18] ),
        .O(\select_ln76_8_reg_2292[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_61 
       (.I0(mul_ln76_reg_2176[16]),
        .I1(indvar_flatten23_reg_531[16]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[16] ),
        .O(\select_ln76_8_reg_2292[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_62 
       (.I0(mul_ln76_reg_2176[15]),
        .I1(indvar_flatten23_reg_531[15]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[15] ),
        .O(\select_ln76_8_reg_2292[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_63 
       (.I0(mul_ln76_reg_2176[13]),
        .I1(indvar_flatten23_reg_531[13]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[13] ),
        .O(\select_ln76_8_reg_2292[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_64 
       (.I0(mul_ln76_reg_2176[12]),
        .I1(indvar_flatten23_reg_531[12]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[12] ),
        .O(\select_ln76_8_reg_2292[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_65 
       (.I0(mul_ln76_reg_2176[10]),
        .I1(indvar_flatten23_reg_531[10]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[10] ),
        .O(\select_ln76_8_reg_2292[0]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_66 
       (.I0(mul_ln76_reg_2176[9]),
        .I1(indvar_flatten23_reg_531[9]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[9] ),
        .O(\select_ln76_8_reg_2292[0]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_67 
       (.I0(mul_ln76_reg_2176[7]),
        .I1(indvar_flatten23_reg_531[7]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[7] ),
        .O(\select_ln76_8_reg_2292[0]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_68 
       (.I0(mul_ln76_reg_2176[6]),
        .I1(indvar_flatten23_reg_531[6]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[6] ),
        .O(\select_ln76_8_reg_2292[0]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_69 
       (.I0(mul_ln76_reg_2176[4]),
        .I1(indvar_flatten23_reg_531[4]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[4] ),
        .O(\select_ln76_8_reg_2292[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_70 
       (.I0(mul_ln76_reg_2176[3]),
        .I1(indvar_flatten23_reg_531[3]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[3] ),
        .O(\select_ln76_8_reg_2292[0]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_71 
       (.I0(mul_ln76_reg_2176[1]),
        .I1(indvar_flatten23_reg_531[1]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[1] ),
        .O(\select_ln76_8_reg_2292[0]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln76_8_reg_2292[0]_i_72 
       (.I0(mul_ln76_reg_2176[0]),
        .I1(indvar_flatten23_reg_531[0]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(\select_ln78_5_reg_2370_reg_n_0_[0] ),
        .O(\select_ln76_8_reg_2292[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_8 
       (.I0(\select_ln76_8_reg_2292[0]_i_19_n_0 ),
        .I1(mul_ln76_reg_2176[59]),
        .I2(indvar_flatten23_reg_531[59]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[59] ),
        .I5(\select_ln76_8_reg_2292[0]_i_20_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln76_8_reg_2292[0]_i_9 
       (.I0(\select_ln76_8_reg_2292[0]_i_21_n_0 ),
        .I1(mul_ln76_reg_2176[56]),
        .I2(indvar_flatten23_reg_531[56]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(\select_ln78_5_reg_2370_reg_n_0_[56] ),
        .I5(\select_ln76_8_reg_2292[0]_i_22_n_0 ),
        .O(\select_ln76_8_reg_2292[0]_i_9_n_0 ));
  FDRE \select_ln76_8_reg_2292_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln76_8_reg_2292),
        .Q(select_ln76_8_reg_2292_pp2_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\select_ln76_8_reg_2292_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\select_ln76_8_reg_2292_pp2_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln76_8_reg_2292_pp2_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_57_in),
        .CLK(ap_clk),
        .D(select_ln76_8_reg_2292_pp2_iter1_reg),
        .Q(\select_ln76_8_reg_2292_pp2_iter3_reg_reg[0]_srl2_n_0 ));
  FDRE \select_ln76_8_reg_2292_pp2_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\select_ln76_8_reg_2292_pp2_iter3_reg_reg[0]_srl2_n_0 ),
        .Q(select_ln76_8_reg_2292_pp2_iter4_reg),
        .R(1'b0));
  FDRE \select_ln76_8_reg_2292_reg[0] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(\select_ln76_8_reg_2292[0]_i_2_n_0 ),
        .Q(select_ln76_8_reg_2292),
        .R(1'b0));
  CARRY4 \select_ln76_8_reg_2292_reg[0]_i_14 
       (.CI(\select_ln76_8_reg_2292_reg[0]_i_27_n_0 ),
        .CO({\select_ln76_8_reg_2292_reg[0]_i_14_n_0 ,\select_ln76_8_reg_2292_reg[0]_i_14_n_1 ,\select_ln76_8_reg_2292_reg[0]_i_14_n_2 ,\select_ln76_8_reg_2292_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln76_8_reg_2292_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\select_ln76_8_reg_2292[0]_i_28_n_0 ,\select_ln76_8_reg_2292[0]_i_29_n_0 ,\select_ln76_8_reg_2292[0]_i_30_n_0 ,\select_ln76_8_reg_2292[0]_i_31_n_0 }));
  CARRY4 \select_ln76_8_reg_2292_reg[0]_i_27 
       (.CI(\select_ln76_8_reg_2292_reg[0]_i_40_n_0 ),
        .CO({\select_ln76_8_reg_2292_reg[0]_i_27_n_0 ,\select_ln76_8_reg_2292_reg[0]_i_27_n_1 ,\select_ln76_8_reg_2292_reg[0]_i_27_n_2 ,\select_ln76_8_reg_2292_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln76_8_reg_2292_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\select_ln76_8_reg_2292[0]_i_41_n_0 ,\select_ln76_8_reg_2292[0]_i_42_n_0 ,\select_ln76_8_reg_2292[0]_i_43_n_0 ,\select_ln76_8_reg_2292[0]_i_44_n_0 }));
  CARRY4 \select_ln76_8_reg_2292_reg[0]_i_3 
       (.CI(\select_ln76_8_reg_2292_reg[0]_i_4_n_0 ),
        .CO({\NLW_select_ln76_8_reg_2292_reg[0]_i_3_CO_UNCONNECTED [3:2],icmp_ln78_1_fu_1140_p2,\select_ln76_8_reg_2292_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln76_8_reg_2292_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\select_ln76_8_reg_2292[0]_i_5_n_0 ,\select_ln76_8_reg_2292[0]_i_6_n_0 }));
  CARRY4 \select_ln76_8_reg_2292_reg[0]_i_4 
       (.CI(\select_ln76_8_reg_2292_reg[0]_i_7_n_0 ),
        .CO({\select_ln76_8_reg_2292_reg[0]_i_4_n_0 ,\select_ln76_8_reg_2292_reg[0]_i_4_n_1 ,\select_ln76_8_reg_2292_reg[0]_i_4_n_2 ,\select_ln76_8_reg_2292_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln76_8_reg_2292_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\select_ln76_8_reg_2292[0]_i_8_n_0 ,\select_ln76_8_reg_2292[0]_i_9_n_0 ,\select_ln76_8_reg_2292[0]_i_10_n_0 ,\select_ln76_8_reg_2292[0]_i_11_n_0 }));
  CARRY4 \select_ln76_8_reg_2292_reg[0]_i_40 
       (.CI(1'b0),
        .CO({\select_ln76_8_reg_2292_reg[0]_i_40_n_0 ,\select_ln76_8_reg_2292_reg[0]_i_40_n_1 ,\select_ln76_8_reg_2292_reg[0]_i_40_n_2 ,\select_ln76_8_reg_2292_reg[0]_i_40_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln76_8_reg_2292_reg[0]_i_40_O_UNCONNECTED [3:0]),
        .S({\select_ln76_8_reg_2292[0]_i_53_n_0 ,\select_ln76_8_reg_2292[0]_i_54_n_0 ,\select_ln76_8_reg_2292[0]_i_55_n_0 ,\select_ln76_8_reg_2292[0]_i_56_n_0 }));
  CARRY4 \select_ln76_8_reg_2292_reg[0]_i_7 
       (.CI(\select_ln76_8_reg_2292_reg[0]_i_14_n_0 ),
        .CO({\select_ln76_8_reg_2292_reg[0]_i_7_n_0 ,\select_ln76_8_reg_2292_reg[0]_i_7_n_1 ,\select_ln76_8_reg_2292_reg[0]_i_7_n_2 ,\select_ln76_8_reg_2292_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln76_8_reg_2292_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\select_ln76_8_reg_2292[0]_i_15_n_0 ,\select_ln76_8_reg_2292[0]_i_16_n_0 ,\select_ln76_8_reg_2292[0]_i_17_n_0 ,\select_ln76_8_reg_2292[0]_i_18_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[0]_i_1 
       (.I0(add_ln76_1_reg_2257[0]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[0]),
        .O(select_ln76_9_fu_1193_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[1]_i_1 
       (.I0(add_ln76_1_reg_2257[1]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[1]),
        .O(select_ln76_9_fu_1193_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[2]_i_1 
       (.I0(add_ln76_1_reg_2257[2]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[2]),
        .O(select_ln76_9_fu_1193_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[3]_i_1 
       (.I0(add_ln76_1_reg_2257[3]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[3]),
        .O(select_ln76_9_fu_1193_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[4]_i_1 
       (.I0(add_ln76_1_reg_2257[4]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[4]),
        .O(select_ln76_9_fu_1193_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[5]_i_1 
       (.I0(add_ln76_1_reg_2257[5]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[5]),
        .O(select_ln76_9_fu_1193_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[6]_i_1 
       (.I0(add_ln76_1_reg_2257[6]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[6]),
        .O(select_ln76_9_fu_1193_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[7]_i_1 
       (.I0(add_ln76_1_reg_2257[7]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[7]),
        .O(select_ln76_9_fu_1193_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[8]_i_1 
       (.I0(add_ln76_1_reg_2257[8]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[8]),
        .O(select_ln76_9_fu_1193_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln76_9_reg_2339[9]_i_1 
       (.I0(add_ln76_1_reg_2257[9]),
        .I1(icmp_ln77_reg_2262),
        .I2(h_1_reg_507[9]),
        .O(select_ln76_9_fu_1193_p3[9]));
  FDRE \select_ln76_9_reg_2339_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[0]),
        .Q(select_ln76_9_reg_2339[0]),
        .R(1'b0));
  FDRE \select_ln76_9_reg_2339_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[1]),
        .Q(select_ln76_9_reg_2339[1]),
        .R(1'b0));
  FDRE \select_ln76_9_reg_2339_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[2]),
        .Q(select_ln76_9_reg_2339[2]),
        .R(1'b0));
  FDRE \select_ln76_9_reg_2339_reg[3] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[3]),
        .Q(select_ln76_9_reg_2339[3]),
        .R(1'b0));
  FDRE \select_ln76_9_reg_2339_reg[4] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[4]),
        .Q(select_ln76_9_reg_2339[4]),
        .R(1'b0));
  FDRE \select_ln76_9_reg_2339_reg[5] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[5]),
        .Q(select_ln76_9_reg_2339[5]),
        .R(1'b0));
  FDRE \select_ln76_9_reg_2339_reg[6] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[6]),
        .Q(select_ln76_9_reg_2339[6]),
        .R(1'b0));
  FDRE \select_ln76_9_reg_2339_reg[7] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[7]),
        .Q(select_ln76_9_reg_2339[7]),
        .R(1'b0));
  FDRE \select_ln76_9_reg_2339_reg[8] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[8]),
        .Q(select_ln76_9_reg_2339[8]),
        .R(1'b0));
  FDRE \select_ln76_9_reg_2339_reg[9] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln76_9_fu_1193_p3[9]),
        .Q(select_ln76_9_reg_2339[9]),
        .R(1'b0));
  FDRE \select_ln76_reg_2385_reg[0] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(select_ln76_fu_1338_p3),
        .Q(select_ln76_reg_2385[0]),
        .R(1'b0));
  FDRE \select_ln76_reg_2385_reg[1] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_77),
        .Q(select_ln76_reg_2385[1]),
        .R(gmem_m_axi_U_n_0));
  FDRE \select_ln76_reg_2385_reg[2] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_76),
        .Q(select_ln76_reg_2385[2]),
        .R(gmem_m_axi_U_n_0));
  FDRE \select_ln76_reg_2385_reg[3] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_75),
        .Q(select_ln76_reg_2385[3]),
        .R(gmem_m_axi_U_n_0));
  FDRE \select_ln76_reg_2385_reg[4] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_74),
        .Q(select_ln76_reg_2385[4]),
        .R(gmem_m_axi_U_n_0));
  FDRE \select_ln76_reg_2385_reg[5] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_73),
        .Q(select_ln76_reg_2385[5]),
        .R(gmem_m_axi_U_n_0));
  FDRE \select_ln76_reg_2385_reg[6] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_72),
        .Q(select_ln76_reg_2385[6]),
        .R(gmem_m_axi_U_n_0));
  FDRE \select_ln76_reg_2385_reg[7] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_71),
        .Q(select_ln76_reg_2385[7]),
        .R(gmem_m_axi_U_n_0));
  FDRE \select_ln76_reg_2385_reg[8] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_70),
        .Q(select_ln76_reg_2385[8]),
        .R(gmem_m_axi_U_n_0));
  FDRE \select_ln76_reg_2385_reg[9] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U14_n_69),
        .Q(select_ln76_reg_2385[9]),
        .R(gmem_m_axi_U_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln77_2_reg_2405[3]_i_2 
       (.I0(select_ln76_2_fu_1345_p3[3]),
        .I1(select_ln76_8_reg_2292),
        .O(\select_ln77_2_reg_2405[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln77_2_reg_2405[3]_i_3 
       (.I0(select_ln76_2_fu_1345_p3[2]),
        .I1(select_ln76_8_reg_2292),
        .O(\select_ln77_2_reg_2405[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln77_2_reg_2405[3]_i_4 
       (.I0(select_ln76_2_fu_1345_p3[1]),
        .I1(select_ln76_8_reg_2292),
        .O(\select_ln77_2_reg_2405[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln77_2_reg_2405[3]_i_5 
       (.I0(select_ln76_2_fu_1345_p3[0]),
        .I1(select_ln76_8_reg_2292),
        .O(\select_ln77_2_reg_2405[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[3]_i_6 
       (.I0(select_ln76_2_fu_1345_p3[3]),
        .I1(empty_55_fu_1333_p2_n_102),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_102),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_6),
        .O(\select_ln77_2_reg_2405[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[3]_i_7 
       (.I0(select_ln76_2_fu_1345_p3[2]),
        .I1(empty_55_fu_1333_p2_n_103),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_103),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_7),
        .O(\select_ln77_2_reg_2405[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[3]_i_8 
       (.I0(select_ln76_2_fu_1345_p3[1]),
        .I1(empty_55_fu_1333_p2_n_104),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_104),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_8),
        .O(\select_ln77_2_reg_2405[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[3]_i_9 
       (.I0(select_ln76_2_fu_1345_p3[0]),
        .I1(empty_55_fu_1333_p2_n_105),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_105),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_9),
        .O(\select_ln77_2_reg_2405[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln77_2_reg_2405[7]_i_2 
       (.I0(select_ln76_2_fu_1345_p3[7]),
        .I1(select_ln76_8_reg_2292),
        .O(\select_ln77_2_reg_2405[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln77_2_reg_2405[7]_i_3 
       (.I0(select_ln76_2_fu_1345_p3[6]),
        .I1(select_ln76_8_reg_2292),
        .O(\select_ln77_2_reg_2405[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln77_2_reg_2405[7]_i_4 
       (.I0(select_ln76_2_fu_1345_p3[5]),
        .I1(select_ln76_8_reg_2292),
        .O(\select_ln77_2_reg_2405[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln77_2_reg_2405[7]_i_5 
       (.I0(select_ln76_2_fu_1345_p3[4]),
        .I1(select_ln76_8_reg_2292),
        .O(\select_ln77_2_reg_2405[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[7]_i_6 
       (.I0(select_ln76_2_fu_1345_p3[7]),
        .I1(empty_55_fu_1333_p2_n_98),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_98),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_2),
        .O(\select_ln77_2_reg_2405[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[7]_i_7 
       (.I0(select_ln76_2_fu_1345_p3[6]),
        .I1(empty_55_fu_1333_p2_n_99),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_99),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_3),
        .O(\select_ln77_2_reg_2405[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[7]_i_8 
       (.I0(select_ln76_2_fu_1345_p3[5]),
        .I1(empty_55_fu_1333_p2_n_100),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_100),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_4),
        .O(\select_ln77_2_reg_2405[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[7]_i_9 
       (.I0(select_ln76_2_fu_1345_p3[4]),
        .I1(empty_55_fu_1333_p2_n_101),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_101),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_5),
        .O(\select_ln77_2_reg_2405[7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln77_2_reg_2405[9]_i_2 
       (.I0(select_ln76_2_fu_1345_p3[8]),
        .I1(select_ln76_8_reg_2292),
        .O(\select_ln77_2_reg_2405[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[9]_i_3 
       (.I0(select_ln76_2_fu_1345_p3[9]),
        .I1(empty_55_fu_1333_p2_n_96),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_96),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_0),
        .O(\select_ln77_2_reg_2405[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555FC0CAAAAFC0C)) 
    \select_ln77_2_reg_2405[9]_i_4 
       (.I0(select_ln76_2_fu_1345_p3[8]),
        .I1(empty_55_fu_1333_p2_n_97),
        .I2(icmp_ln77_reg_2262),
        .I3(p_mid187_reg_2286_reg_n_97),
        .I4(select_ln76_8_reg_2292),
        .I5(mac_muladd_10s_10s_10ns_10_4_1_U15_n_1),
        .O(\select_ln77_2_reg_2405[9]_i_4_n_0 ));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[0]),
        .Q(\^dy_Addr_A [2]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[1]),
        .Q(\^dy_Addr_A [3]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[2]),
        .Q(\^dy_Addr_A [4]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[3]),
        .Q(\^dy_Addr_A [5]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[4]),
        .Q(\^dy_Addr_A [6]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[5]),
        .Q(\^dy_Addr_A [7]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[6]),
        .Q(\^dy_Addr_A [8]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[7]),
        .Q(\^dy_Addr_A [9]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[8]),
        .Q(\^dy_Addr_A [10]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_pp2_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_2_reg_2405[9]),
        .Q(\^dy_Addr_A [11]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_reg[0] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[3]_i_1_n_7 ),
        .Q(select_ln77_2_reg_2405[0]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_reg[1] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[3]_i_1_n_6 ),
        .Q(select_ln77_2_reg_2405[1]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_reg[2] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[3]_i_1_n_5 ),
        .Q(select_ln77_2_reg_2405[2]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_reg[3] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[3]_i_1_n_4 ),
        .Q(select_ln77_2_reg_2405[3]),
        .R(1'b0));
  CARRY4 \select_ln77_2_reg_2405_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\select_ln77_2_reg_2405_reg[3]_i_1_n_0 ,\select_ln77_2_reg_2405_reg[3]_i_1_n_1 ,\select_ln77_2_reg_2405_reg[3]_i_1_n_2 ,\select_ln77_2_reg_2405_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln77_2_reg_2405[3]_i_2_n_0 ,\select_ln77_2_reg_2405[3]_i_3_n_0 ,\select_ln77_2_reg_2405[3]_i_4_n_0 ,\select_ln77_2_reg_2405[3]_i_5_n_0 }),
        .O({\select_ln77_2_reg_2405_reg[3]_i_1_n_4 ,\select_ln77_2_reg_2405_reg[3]_i_1_n_5 ,\select_ln77_2_reg_2405_reg[3]_i_1_n_6 ,\select_ln77_2_reg_2405_reg[3]_i_1_n_7 }),
        .S({\select_ln77_2_reg_2405[3]_i_6_n_0 ,\select_ln77_2_reg_2405[3]_i_7_n_0 ,\select_ln77_2_reg_2405[3]_i_8_n_0 ,\select_ln77_2_reg_2405[3]_i_9_n_0 }));
  FDRE \select_ln77_2_reg_2405_reg[4] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[7]_i_1_n_7 ),
        .Q(select_ln77_2_reg_2405[4]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_reg[5] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[7]_i_1_n_6 ),
        .Q(select_ln77_2_reg_2405[5]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_reg[6] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[7]_i_1_n_5 ),
        .Q(select_ln77_2_reg_2405[6]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_reg[7] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[7]_i_1_n_4 ),
        .Q(select_ln77_2_reg_2405[7]),
        .R(1'b0));
  CARRY4 \select_ln77_2_reg_2405_reg[7]_i_1 
       (.CI(\select_ln77_2_reg_2405_reg[3]_i_1_n_0 ),
        .CO({\select_ln77_2_reg_2405_reg[7]_i_1_n_0 ,\select_ln77_2_reg_2405_reg[7]_i_1_n_1 ,\select_ln77_2_reg_2405_reg[7]_i_1_n_2 ,\select_ln77_2_reg_2405_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\select_ln77_2_reg_2405[7]_i_2_n_0 ,\select_ln77_2_reg_2405[7]_i_3_n_0 ,\select_ln77_2_reg_2405[7]_i_4_n_0 ,\select_ln77_2_reg_2405[7]_i_5_n_0 }),
        .O({\select_ln77_2_reg_2405_reg[7]_i_1_n_4 ,\select_ln77_2_reg_2405_reg[7]_i_1_n_5 ,\select_ln77_2_reg_2405_reg[7]_i_1_n_6 ,\select_ln77_2_reg_2405_reg[7]_i_1_n_7 }),
        .S({\select_ln77_2_reg_2405[7]_i_6_n_0 ,\select_ln77_2_reg_2405[7]_i_7_n_0 ,\select_ln77_2_reg_2405[7]_i_8_n_0 ,\select_ln77_2_reg_2405[7]_i_9_n_0 }));
  FDRE \select_ln77_2_reg_2405_reg[8] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[9]_i_1_n_7 ),
        .Q(select_ln77_2_reg_2405[8]),
        .R(1'b0));
  FDRE \select_ln77_2_reg_2405_reg[9] 
       (.C(ap_clk),
        .CE(add_ln77_reg_23900),
        .D(\select_ln77_2_reg_2405_reg[9]_i_1_n_6 ),
        .Q(select_ln77_2_reg_2405[9]),
        .R(1'b0));
  CARRY4 \select_ln77_2_reg_2405_reg[9]_i_1 
       (.CI(\select_ln77_2_reg_2405_reg[7]_i_1_n_0 ),
        .CO({\NLW_select_ln77_2_reg_2405_reg[9]_i_1_CO_UNCONNECTED [3:1],\select_ln77_2_reg_2405_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\select_ln77_2_reg_2405[9]_i_2_n_0 }),
        .O({\NLW_select_ln77_2_reg_2405_reg[9]_i_1_O_UNCONNECTED [3:2],\select_ln77_2_reg_2405_reg[9]_i_1_n_6 ,\select_ln77_2_reg_2405_reg[9]_i_1_n_7 }),
        .S({1'b0,1'b0,\select_ln77_2_reg_2405[9]_i_3_n_0 ,\select_ln77_2_reg_2405[9]_i_4_n_0 }));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[0]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[0]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[0]),
        .O(select_ln77_4_fu_1492_p3[0]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[10]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[10]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[10]),
        .O(select_ln77_4_fu_1492_p3[10]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[11]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[11]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[11]),
        .O(select_ln77_4_fu_1492_p3[11]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[12]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[12]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[12]),
        .O(select_ln77_4_fu_1492_p3[12]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[13]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[13]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[13]),
        .O(select_ln77_4_fu_1492_p3[13]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[14]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[14]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[14]),
        .O(select_ln77_4_fu_1492_p3[14]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[15]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[15]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[15]),
        .O(select_ln77_4_fu_1492_p3[15]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[16]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[16]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[16]),
        .O(select_ln77_4_fu_1492_p3[16]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[17]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[17]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[17]),
        .O(select_ln77_4_fu_1492_p3[17]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[18]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[18]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[18]),
        .O(select_ln77_4_fu_1492_p3[18]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[19]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[19]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[19]),
        .O(select_ln77_4_fu_1492_p3[19]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[1]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[1]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[1]),
        .O(select_ln77_4_fu_1492_p3[1]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[20]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[20]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[20]),
        .O(select_ln77_4_fu_1492_p3[20]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[21]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[21]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[21]),
        .O(select_ln77_4_fu_1492_p3[21]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[22]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[22]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[22]),
        .O(select_ln77_4_fu_1492_p3[22]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[23]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[23]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[23]),
        .O(select_ln77_4_fu_1492_p3[23]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[24]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[24]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[24]),
        .O(select_ln77_4_fu_1492_p3[24]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[25]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[25]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[25]),
        .O(select_ln77_4_fu_1492_p3[25]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[26]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[26]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[26]),
        .O(select_ln77_4_fu_1492_p3[26]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[27]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[27]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[27]),
        .O(select_ln77_4_fu_1492_p3[27]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[28]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[28]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[28]),
        .O(select_ln77_4_fu_1492_p3[28]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[29]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[29]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[29]),
        .O(select_ln77_4_fu_1492_p3[29]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[2]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[2]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[2]),
        .O(select_ln77_4_fu_1492_p3[2]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[30]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[30]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[30]),
        .O(select_ln77_4_fu_1492_p3[30]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[31]_i_2 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[31]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[31]),
        .O(select_ln77_4_fu_1492_p3[31]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[3]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[3]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[3]),
        .O(select_ln77_4_fu_1492_p3[3]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[4]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[4]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[4]),
        .O(select_ln77_4_fu_1492_p3[4]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[5]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[5]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[5]),
        .O(select_ln77_4_fu_1492_p3[5]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[6]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[6]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[6]),
        .O(select_ln77_4_fu_1492_p3[6]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[7]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[7]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[7]),
        .O(select_ln77_4_fu_1492_p3[7]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[8]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[8]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[8]),
        .O(select_ln77_4_fu_1492_p3[8]));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \select_ln77_4_reg_2492[9]_i_1 
       (.I0(select_ln76_8_reg_2292_pp2_iter4_reg),
        .I1(gmem_addr_3_read_reg_2220[9]),
        .I2(icmp_ln77_reg_2262_pp2_iter4_reg),
        .I3(p_Val2_s_reg_2477[9]),
        .O(select_ln77_4_fu_1492_p3[9]));
  FDRE \select_ln77_4_reg_2492_reg[0] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[0]),
        .Q(select_ln77_4_reg_2492[0]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[10] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[10]),
        .Q(select_ln77_4_reg_2492[10]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[11] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[11]),
        .Q(select_ln77_4_reg_2492[11]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[12] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[12]),
        .Q(select_ln77_4_reg_2492[12]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[13] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[13]),
        .Q(select_ln77_4_reg_2492[13]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[14] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[14]),
        .Q(select_ln77_4_reg_2492[14]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[15] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[15]),
        .Q(select_ln77_4_reg_2492[15]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[16] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[16]),
        .Q(select_ln77_4_reg_2492[16]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[17] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[17]),
        .Q(select_ln77_4_reg_2492[17]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[18] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[18]),
        .Q(select_ln77_4_reg_2492[18]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[19] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[19]),
        .Q(select_ln77_4_reg_2492[19]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[1] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[1]),
        .Q(select_ln77_4_reg_2492[1]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[20] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[20]),
        .Q(select_ln77_4_reg_2492[20]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[21] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[21]),
        .Q(select_ln77_4_reg_2492[21]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[22] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[22]),
        .Q(select_ln77_4_reg_2492[22]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[23] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[23]),
        .Q(select_ln77_4_reg_2492[23]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[24] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[24]),
        .Q(select_ln77_4_reg_2492[24]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[25] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[25]),
        .Q(select_ln77_4_reg_2492[25]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[26] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[26]),
        .Q(select_ln77_4_reg_2492[26]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[27] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[27]),
        .Q(select_ln77_4_reg_2492[27]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[28] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[28]),
        .Q(select_ln77_4_reg_2492[28]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[29] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[29]),
        .Q(select_ln77_4_reg_2492[29]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[2] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[2]),
        .Q(select_ln77_4_reg_2492[2]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[30] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[30]),
        .Q(select_ln77_4_reg_2492[30]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[31] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[31]),
        .Q(select_ln77_4_reg_2492[31]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[3] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[3]),
        .Q(select_ln77_4_reg_2492[3]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[4] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[4]),
        .Q(select_ln77_4_reg_2492[4]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[5] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[5]),
        .Q(select_ln77_4_reg_2492[5]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[6] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[6]),
        .Q(select_ln77_4_reg_2492[6]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[7] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[7]),
        .Q(select_ln77_4_reg_2492[7]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[8] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[8]),
        .Q(select_ln77_4_reg_2492[8]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_2492_reg[9] 
       (.C(ap_clk),
        .CE(select_ln77_4_reg_24920),
        .D(select_ln77_4_fu_1492_p3[9]),
        .Q(select_ln77_4_reg_2492[9]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[0] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[0]),
        .Q(select_ln77_5_reg_2416[0]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[1] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[1]),
        .Q(select_ln77_5_reg_2416[1]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[2] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[2]),
        .Q(select_ln77_5_reg_2416[2]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[3] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[3]),
        .Q(select_ln77_5_reg_2416[3]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[4] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[4]),
        .Q(select_ln77_5_reg_2416[4]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[5] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[5]),
        .Q(select_ln77_5_reg_2416[5]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[6] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[6]),
        .Q(select_ln77_5_reg_2416[6]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[7] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[7]),
        .Q(select_ln77_5_reg_2416[7]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[8] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[8]),
        .Q(select_ln77_5_reg_2416[8]),
        .R(1'b0));
  FDRE \select_ln77_5_reg_2416_reg[9] 
       (.C(ap_clk),
        .CE(select_ln77_5_reg_24160),
        .D(select_ln77_5_fu_1408_p3[9]),
        .Q(select_ln77_5_reg_2416[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \select_ln77_6_reg_2314[0]_i_1 
       (.I0(icmp_ln79_fu_1095_p2),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_28),
        .I2(icmp_ln78_1_fu_1140_p2),
        .I3(\icmp_ln79_1_reg_2226_reg_n_0_[0] ),
        .O(select_ln77_6_fu_1166_p3));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln77_6_reg_2314[0]_i_10 
       (.I0(FW_read_reg_1958[15]),
        .I1(FW_read_reg_1958[16]),
        .I2(FW_read_reg_1958[17]),
        .O(\select_ln77_6_reg_2314[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln77_6_reg_2314[0]_i_11 
       (.I0(FW_read_reg_1958[12]),
        .I1(FW_read_reg_1958[13]),
        .I2(FW_read_reg_1958[14]),
        .O(\select_ln77_6_reg_2314[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln77_6_reg_2314[0]_i_12 
       (.I0(FW_read_reg_1958[9]),
        .I1(FW_read_reg_1958[10]),
        .I2(FW_read_reg_1958[11]),
        .O(\select_ln77_6_reg_2314[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln77_6_reg_2314[0]_i_13 
       (.I0(FW_read_reg_1958[6]),
        .I1(FW_read_reg_1958[7]),
        .I2(FW_read_reg_1958[8]),
        .O(\select_ln77_6_reg_2314[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \select_ln77_6_reg_2314[0]_i_14 
       (.I0(\select_ln77_6_reg_2314[0]_i_16_n_0 ),
        .I1(add_ln79_reg_2365[3]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(fw_1_reg_554[3]),
        .I4(FW_read_reg_1958[3]),
        .O(\select_ln77_6_reg_2314[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \select_ln77_6_reg_2314[0]_i_15 
       (.I0(\select_ln77_6_reg_2314[0]_i_17_n_0 ),
        .I1(FW_read_reg_1958[0]),
        .I2(fw_1_reg_554[0]),
        .I3(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I4(add_ln79_reg_2365[0]),
        .I5(\select_ln77_6_reg_2314[0]_i_18_n_0 ),
        .O(\select_ln77_6_reg_2314[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \select_ln77_6_reg_2314[0]_i_16 
       (.I0(FW_read_reg_1958[5]),
        .I1(add_ln79_reg_2365[4]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(fw_1_reg_554[4]),
        .I4(FW_read_reg_1958[4]),
        .O(\select_ln77_6_reg_2314[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln77_6_reg_2314[0]_i_17 
       (.I0(FW_read_reg_1958[1]),
        .I1(fw_1_reg_554[1]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(add_ln79_reg_2365[1]),
        .O(\select_ln77_6_reg_2314[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \select_ln77_6_reg_2314[0]_i_18 
       (.I0(FW_read_reg_1958[2]),
        .I1(fw_1_reg_554[2]),
        .I2(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I3(add_ln79_reg_2365[2]),
        .O(\select_ln77_6_reg_2314[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln77_6_reg_2314[0]_i_4 
       (.I0(FW_read_reg_1958[31]),
        .I1(FW_read_reg_1958[30]),
        .O(\select_ln77_6_reg_2314[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln77_6_reg_2314[0]_i_5 
       (.I0(FW_read_reg_1958[27]),
        .I1(FW_read_reg_1958[28]),
        .I2(FW_read_reg_1958[29]),
        .O(\select_ln77_6_reg_2314[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln77_6_reg_2314[0]_i_6 
       (.I0(FW_read_reg_1958[24]),
        .I1(FW_read_reg_1958[25]),
        .I2(FW_read_reg_1958[26]),
        .O(\select_ln77_6_reg_2314[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln77_6_reg_2314[0]_i_8 
       (.I0(FW_read_reg_1958[21]),
        .I1(FW_read_reg_1958[22]),
        .I2(FW_read_reg_1958[23]),
        .O(\select_ln77_6_reg_2314[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln77_6_reg_2314[0]_i_9 
       (.I0(FW_read_reg_1958[18]),
        .I1(FW_read_reg_1958[19]),
        .I2(FW_read_reg_1958[20]),
        .O(\select_ln77_6_reg_2314[0]_i_9_n_0 ));
  FDRE \select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(select_ln77_6_reg_2314),
        .Q(select_ln77_6_reg_2314_pp2_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\select_ln77_6_reg_2314_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\select_ln77_6_reg_2314_pp2_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln77_6_reg_2314_pp2_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_57_in),
        .CLK(ap_clk),
        .D(select_ln77_6_reg_2314_pp2_iter1_reg),
        .Q(\select_ln77_6_reg_2314_pp2_iter3_reg_reg[0]_srl2_n_0 ));
  FDRE \select_ln77_6_reg_2314_pp2_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_57_in),
        .D(\select_ln77_6_reg_2314_pp2_iter3_reg_reg[0]_srl2_n_0 ),
        .Q(select_ln77_6_reg_2314_pp2_iter4_reg),
        .R(1'b0));
  FDRE \select_ln77_6_reg_2314_reg[0] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(select_ln77_6_fu_1166_p3),
        .Q(select_ln77_6_reg_2314),
        .R(1'b0));
  CARRY4 \select_ln77_6_reg_2314_reg[0]_i_2 
       (.CI(\select_ln77_6_reg_2314_reg[0]_i_3_n_0 ),
        .CO({\NLW_select_ln77_6_reg_2314_reg[0]_i_2_CO_UNCONNECTED [3],icmp_ln79_fu_1095_p2,\select_ln77_6_reg_2314_reg[0]_i_2_n_2 ,\select_ln77_6_reg_2314_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln77_6_reg_2314_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\select_ln77_6_reg_2314[0]_i_4_n_0 ,\select_ln77_6_reg_2314[0]_i_5_n_0 ,\select_ln77_6_reg_2314[0]_i_6_n_0 }));
  CARRY4 \select_ln77_6_reg_2314_reg[0]_i_3 
       (.CI(\select_ln77_6_reg_2314_reg[0]_i_7_n_0 ),
        .CO({\select_ln77_6_reg_2314_reg[0]_i_3_n_0 ,\select_ln77_6_reg_2314_reg[0]_i_3_n_1 ,\select_ln77_6_reg_2314_reg[0]_i_3_n_2 ,\select_ln77_6_reg_2314_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln77_6_reg_2314_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\select_ln77_6_reg_2314[0]_i_8_n_0 ,\select_ln77_6_reg_2314[0]_i_9_n_0 ,\select_ln77_6_reg_2314[0]_i_10_n_0 ,\select_ln77_6_reg_2314[0]_i_11_n_0 }));
  CARRY4 \select_ln77_6_reg_2314_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\select_ln77_6_reg_2314_reg[0]_i_7_n_0 ,\select_ln77_6_reg_2314_reg[0]_i_7_n_1 ,\select_ln77_6_reg_2314_reg[0]_i_7_n_2 ,\select_ln77_6_reg_2314_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln77_6_reg_2314_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\select_ln77_6_reg_2314[0]_i_12_n_0 ,\select_ln77_6_reg_2314[0]_i_13_n_0 ,\select_ln77_6_reg_2314[0]_i_14_n_0 ,\select_ln77_6_reg_2314[0]_i_15_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[0]_i_1 
       (.I0(add_ln77_reg_2390[0]),
        .I1(select_ln76_reg_2385[0]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[1]_i_1 
       (.I0(add_ln77_reg_2390[1]),
        .I1(select_ln76_reg_2385[1]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[2]_i_1 
       (.I0(add_ln77_reg_2390[2]),
        .I1(select_ln76_reg_2385[2]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[3]_i_1 
       (.I0(add_ln77_reg_2390[3]),
        .I1(select_ln76_reg_2385[3]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[4]_i_1 
       (.I0(add_ln77_reg_2390[4]),
        .I1(select_ln76_reg_2385[4]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[5]_i_1 
       (.I0(add_ln77_reg_2390[5]),
        .I1(select_ln76_reg_2385[5]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[6]_i_1 
       (.I0(add_ln77_reg_2390[6]),
        .I1(select_ln76_reg_2385[6]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[7]_i_1 
       (.I0(add_ln77_reg_2390[7]),
        .I1(select_ln76_reg_2385[7]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[8]_i_1 
       (.I0(add_ln77_reg_2390[8]),
        .I1(select_ln76_reg_2385[8]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_7_reg_2421[9]_i_2 
       (.I0(add_ln77_reg_2390[9]),
        .I1(select_ln76_reg_2385[9]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(select_ln77_7_fu_1414_p3[9]));
  FDRE \select_ln77_7_reg_2421_reg[0] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[0]),
        .Q(select_ln77_7_reg_2421[0]),
        .R(1'b0));
  FDRE \select_ln77_7_reg_2421_reg[1] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[1]),
        .Q(select_ln77_7_reg_2421[1]),
        .R(1'b0));
  FDRE \select_ln77_7_reg_2421_reg[2] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[2]),
        .Q(select_ln77_7_reg_2421[2]),
        .R(1'b0));
  FDRE \select_ln77_7_reg_2421_reg[3] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[3]),
        .Q(select_ln77_7_reg_2421[3]),
        .R(1'b0));
  FDRE \select_ln77_7_reg_2421_reg[4] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[4]),
        .Q(select_ln77_7_reg_2421[4]),
        .R(1'b0));
  FDRE \select_ln77_7_reg_2421_reg[5] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[5]),
        .Q(select_ln77_7_reg_2421[5]),
        .R(1'b0));
  FDRE \select_ln77_7_reg_2421_reg[6] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[6]),
        .Q(select_ln77_7_reg_2421[6]),
        .R(1'b0));
  FDRE \select_ln77_7_reg_2421_reg[7] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[7]),
        .Q(select_ln77_7_reg_2421[7]),
        .R(1'b0));
  FDRE \select_ln77_7_reg_2421_reg[8] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[8]),
        .Q(select_ln77_7_reg_2421[8]),
        .R(1'b0));
  FDRE \select_ln77_7_reg_2421_reg[9] 
       (.C(ap_clk),
        .CE(select_ln77_7_reg_24210),
        .D(select_ln77_7_fu_1414_p3[9]),
        .Q(select_ln77_7_reg_2421[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln77_8_reg_2375[0]_i_1 
       (.I0(indvar_flatten67_reg_519[0]),
        .O(add_ln77_1_fu_1316_p2[0]));
  FDSE \select_ln77_8_reg_2375_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[0]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[0] ),
        .S(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[10] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[10]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[10] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[11] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[11]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[11] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[12] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[12]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[12] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[12]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[8]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[12]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[12]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[12]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[12:9]),
        .S(indvar_flatten67_reg_519[12:9]));
  FDRE \select_ln77_8_reg_2375_reg[13] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[13]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[13] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[14] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[14]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[14] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[15] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[15]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[15] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[16] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[16]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[16] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[16]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[12]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[16]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[16]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[16]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[16:13]),
        .S(indvar_flatten67_reg_519[16:13]));
  FDRE \select_ln77_8_reg_2375_reg[17] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[17]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[17] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[18] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[18]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[18] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[19] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[19]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[19] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[1]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[1] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[20] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[20]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[20] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[20]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[16]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[20]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[20]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[20]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[20:17]),
        .S(indvar_flatten67_reg_519[20:17]));
  FDRE \select_ln77_8_reg_2375_reg[21] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[21]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[21] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[22] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[22]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[22] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[23] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[23]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[23] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[24] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[24]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[24] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[24]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[20]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[24]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[24]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[24]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[24:21]),
        .S(indvar_flatten67_reg_519[24:21]));
  FDRE \select_ln77_8_reg_2375_reg[25] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[25]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[25] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[26] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[26]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[26] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[27] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[27]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[27] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[28] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[28]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[28] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[28]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[24]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[28]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[28]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[28]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[28:25]),
        .S(indvar_flatten67_reg_519[28:25]));
  FDRE \select_ln77_8_reg_2375_reg[29] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[29]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[29] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[2]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[2] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[30] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[30]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[30] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[31] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[31]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[31] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[32] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[32]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[32] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[32]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[28]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[32]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[32]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[32]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[32:29]),
        .S(indvar_flatten67_reg_519[32:29]));
  FDRE \select_ln77_8_reg_2375_reg[33] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[33]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[33] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[34] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[34]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[34] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[35] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[35]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[35] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[36] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[36]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[36] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[36]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[32]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[36]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[36]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[36]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[36:33]),
        .S(indvar_flatten67_reg_519[36:33]));
  FDRE \select_ln77_8_reg_2375_reg[37] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[37]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[37] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[38] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[38]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[38] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[39] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[39]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[39] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[3] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[3]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[3] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[40] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[40]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[40] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[40]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[36]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[40]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[40]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[40]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[40:37]),
        .S(indvar_flatten67_reg_519[40:37]));
  FDRE \select_ln77_8_reg_2375_reg[41] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[41]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[41] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[42] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[42]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[42] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[43] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[43]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[43] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[44] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[44]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[44] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[44]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[40]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[44]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[44]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[44]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[44:41]),
        .S(indvar_flatten67_reg_519[44:41]));
  FDRE \select_ln77_8_reg_2375_reg[45] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[45]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[45] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[46] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[46]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[46] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[47] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[47]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[47] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[48] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[48]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[48] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[48]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[44]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[48]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[48]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[48]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[48:45]),
        .S(indvar_flatten67_reg_519[48:45]));
  FDRE \select_ln77_8_reg_2375_reg[49] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[49]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[49] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[4] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[4]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[4] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\select_ln77_8_reg_2375_reg[4]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[4]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[4]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten67_reg_519[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[4:1]),
        .S(indvar_flatten67_reg_519[4:1]));
  FDRE \select_ln77_8_reg_2375_reg[50] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[50]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[50] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[51] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[51]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[51] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[52] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[52]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[52] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[52]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[48]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[52]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[52]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[52]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[52:49]),
        .S(indvar_flatten67_reg_519[52:49]));
  FDRE \select_ln77_8_reg_2375_reg[53] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[53]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[53] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[54] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[54]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[54] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[55] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[55]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[55] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[56] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[56]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[56] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[56]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[52]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[56]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[56]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[56]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[56:53]),
        .S(indvar_flatten67_reg_519[56:53]));
  FDRE \select_ln77_8_reg_2375_reg[57] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[57]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[57] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[58] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[58]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[58] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[59] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[59]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[59] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[5] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[5]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[5] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[60] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[60]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[60] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[60]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[56]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[60]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[60]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[60]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[60:57]),
        .S(indvar_flatten67_reg_519[60:57]));
  FDRE \select_ln77_8_reg_2375_reg[61] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[61]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[61] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[62] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[62]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[62] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[63] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[63]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[63] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[64] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[64]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[64] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[64]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[60]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[64]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[64]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[64]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[64:61]),
        .S(indvar_flatten67_reg_519[64:61]));
  FDRE \select_ln77_8_reg_2375_reg[65] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[65]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[65] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[66] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[66]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[66] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[67] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[67]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[67] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[68] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[68]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[68] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[68]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[64]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[68]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[68]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[68]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[68:65]),
        .S(indvar_flatten67_reg_519[68:65]));
  FDRE \select_ln77_8_reg_2375_reg[69] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[69]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[69] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[6] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[6]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[6] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[70] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[70]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[70] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[71] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[71]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[71] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[72] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[72]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[72] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[72]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[68]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[72]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[72]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[72]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[72:69]),
        .S(indvar_flatten67_reg_519[72:69]));
  FDRE \select_ln77_8_reg_2375_reg[73] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[73]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[73] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[74] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[74]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[74] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[75] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[75]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[75] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[76] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[76]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[76] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[76]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[72]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[76]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[76]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[76]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[76:73]),
        .S(indvar_flatten67_reg_519[76:73]));
  FDRE \select_ln77_8_reg_2375_reg[77] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[77]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[77] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[78] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[78]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[78] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[79] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[79]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[79] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[7] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[7]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[7] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[80] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[80]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[80] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[80]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[76]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[80]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[80]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[80]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[80:77]),
        .S(indvar_flatten67_reg_519[80:77]));
  FDRE \select_ln77_8_reg_2375_reg[81] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[81]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[81] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[82] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[82]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[82] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[83] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[83]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[83] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[84] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[84]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[84] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[84]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[80]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[84]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[84]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[84]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[84:81]),
        .S(indvar_flatten67_reg_519[84:81]));
  FDRE \select_ln77_8_reg_2375_reg[85] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[85]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[85] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[86] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[86]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[86] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[87] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[87]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[87] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[88] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[88]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[88] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[88]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[84]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[88]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[88]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[88]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[88:85]),
        .S(indvar_flatten67_reg_519[88:85]));
  FDRE \select_ln77_8_reg_2375_reg[89] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[89]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[89] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[8] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[8]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[8] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[8]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[4]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[8]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[8]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[8]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[8:5]),
        .S(indvar_flatten67_reg_519[8:5]));
  FDRE \select_ln77_8_reg_2375_reg[90] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[90]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[90] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[91] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[91]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[91] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[92] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[92]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[92] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[92]_i_1 
       (.CI(\select_ln77_8_reg_2375_reg[88]_i_1_n_0 ),
        .CO({\select_ln77_8_reg_2375_reg[92]_i_1_n_0 ,\select_ln77_8_reg_2375_reg[92]_i_1_n_1 ,\select_ln77_8_reg_2375_reg[92]_i_1_n_2 ,\select_ln77_8_reg_2375_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln77_1_fu_1316_p2[92:89]),
        .S(indvar_flatten67_reg_519[92:89]));
  FDRE \select_ln77_8_reg_2375_reg[93] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[93]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[93] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[94] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[94]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[94] ),
        .R(select_ln77_8_reg_2375));
  FDRE \select_ln77_8_reg_2375_reg[95] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[95]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[95] ),
        .R(select_ln77_8_reg_2375));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln77_8_reg_2375_reg[95]_i_3 
       (.CI(\select_ln77_8_reg_2375_reg[92]_i_1_n_0 ),
        .CO({\NLW_select_ln77_8_reg_2375_reg[95]_i_3_CO_UNCONNECTED [3:2],\select_ln77_8_reg_2375_reg[95]_i_3_n_2 ,\select_ln77_8_reg_2375_reg[95]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln77_8_reg_2375_reg[95]_i_3_O_UNCONNECTED [3],add_ln77_1_fu_1316_p2[95:93]}),
        .S({1'b0,indvar_flatten67_reg_519[95:93]}));
  FDRE \select_ln77_8_reg_2375_reg[9] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln77_1_fu_1316_p2[9]),
        .Q(\select_ln77_8_reg_2375_reg_n_0_[9] ),
        .R(select_ln77_8_reg_2375));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[10]_i_1 
       (.I0(select_ln78_4_reg_2360[10]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[10] ),
        .O(empty_59_fu_1070_p2[12]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[11]_i_1 
       (.I0(select_ln78_4_reg_2360[11]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[11] ),
        .O(empty_59_fu_1070_p2[13]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[12]_i_1 
       (.I0(select_ln78_4_reg_2360[12]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[12] ),
        .O(empty_59_fu_1070_p2[14]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[13]_i_1 
       (.I0(select_ln78_4_reg_2360[13]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[13] ),
        .O(empty_59_fu_1070_p2[15]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[14]_i_1 
       (.I0(select_ln78_4_reg_2360[14]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[14] ),
        .O(empty_59_fu_1070_p2[16]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[15]_i_1 
       (.I0(select_ln78_4_reg_2360[15]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[15] ),
        .O(empty_59_fu_1070_p2[17]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[16]_i_1 
       (.I0(select_ln78_4_reg_2360[16]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[16] ),
        .O(empty_59_fu_1070_p2[18]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[17]_i_1 
       (.I0(select_ln78_4_reg_2360[17]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[17] ),
        .O(empty_59_fu_1070_p2[19]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[18]_i_1 
       (.I0(select_ln78_4_reg_2360[18]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[18] ),
        .O(empty_59_fu_1070_p2[20]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[19]_i_1 
       (.I0(select_ln78_4_reg_2360[19]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[19] ),
        .O(empty_59_fu_1070_p2[21]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[20]_i_1 
       (.I0(select_ln78_4_reg_2360[20]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[20] ),
        .O(empty_59_fu_1070_p2[22]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[21]_i_1 
       (.I0(select_ln78_4_reg_2360[21]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[21] ),
        .O(empty_59_fu_1070_p2[23]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[22]_i_1 
       (.I0(select_ln78_4_reg_2360[22]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[22] ),
        .O(empty_59_fu_1070_p2[24]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[23]_i_1 
       (.I0(select_ln78_4_reg_2360[23]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[23] ),
        .O(empty_59_fu_1070_p2[25]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[24]_i_1 
       (.I0(select_ln78_4_reg_2360[24]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[24] ),
        .O(empty_59_fu_1070_p2[26]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[25]_i_1 
       (.I0(select_ln78_4_reg_2360[25]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[25] ),
        .O(empty_59_fu_1070_p2[27]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[26]_i_1 
       (.I0(select_ln78_4_reg_2360[26]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[26] ),
        .O(empty_59_fu_1070_p2[28]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[27]_i_1 
       (.I0(select_ln78_4_reg_2360[27]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[27] ),
        .O(empty_59_fu_1070_p2[29]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[28]_i_1 
       (.I0(select_ln78_4_reg_2360[28]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[28] ),
        .O(empty_59_fu_1070_p2[30]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[29]_i_2 
       (.I0(select_ln78_4_reg_2360[29]),
        .I1(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_29),
        .I2(\fh_1_reg_543_reg_n_0_[29] ),
        .O(empty_59_fu_1070_p2[31]));
  FDRE \select_ln77_reg_2308_reg[0] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[2]),
        .Q(\select_ln77_reg_2308_reg_n_0_[0] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[10] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[12]),
        .Q(\select_ln77_reg_2308_reg_n_0_[10] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[11] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[13]),
        .Q(\select_ln77_reg_2308_reg_n_0_[11] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[12] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[14]),
        .Q(\select_ln77_reg_2308_reg_n_0_[12] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[13] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[15]),
        .Q(\select_ln77_reg_2308_reg_n_0_[13] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[14] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[16]),
        .Q(\select_ln77_reg_2308_reg_n_0_[14] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[15] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[17]),
        .Q(\select_ln77_reg_2308_reg_n_0_[15] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[16] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[18]),
        .Q(\select_ln77_reg_2308_reg_n_0_[16] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[17] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[19]),
        .Q(\select_ln77_reg_2308_reg_n_0_[17] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[18] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[20]),
        .Q(\select_ln77_reg_2308_reg_n_0_[18] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[19] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[21]),
        .Q(\select_ln77_reg_2308_reg_n_0_[19] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[1] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[3]),
        .Q(\select_ln77_reg_2308_reg_n_0_[1] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[20] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[22]),
        .Q(\select_ln77_reg_2308_reg_n_0_[20] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[21] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[23]),
        .Q(\select_ln77_reg_2308_reg_n_0_[21] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[22] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[24]),
        .Q(\select_ln77_reg_2308_reg_n_0_[22] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[23] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[25]),
        .Q(\select_ln77_reg_2308_reg_n_0_[23] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[24] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[26]),
        .Q(\select_ln77_reg_2308_reg_n_0_[24] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[25] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[27]),
        .Q(\select_ln77_reg_2308_reg_n_0_[25] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[26] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[28]),
        .Q(\select_ln77_reg_2308_reg_n_0_[26] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[27] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[29]),
        .Q(\select_ln77_reg_2308_reg_n_0_[27] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[28] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[30]),
        .Q(\select_ln77_reg_2308_reg_n_0_[28] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[29] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[31]),
        .Q(\select_ln77_reg_2308_reg_n_0_[29] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[2] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[4]),
        .Q(\select_ln77_reg_2308_reg_n_0_[2] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[3] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[5]),
        .Q(\select_ln77_reg_2308_reg_n_0_[3] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[4] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[6]),
        .Q(\select_ln77_reg_2308_reg_n_0_[4] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[5] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[7]),
        .Q(\select_ln77_reg_2308_reg_n_0_[5] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[6] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[8]),
        .Q(\select_ln77_reg_2308_reg_n_0_[6] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[7] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[9]),
        .Q(\select_ln77_reg_2308_reg_n_0_[7] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[8] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[10]),
        .Q(\select_ln77_reg_2308_reg_n_0_[8] ),
        .R(select_ln77_reg_2308));
  FDRE \select_ln77_reg_2308_reg[9] 
       (.C(ap_clk),
        .CE(add_ln76_1_reg_22570),
        .D(empty_59_fu_1070_p2[11]),
        .Q(\select_ln77_reg_2308_reg_n_0_[9] ),
        .R(select_ln77_reg_2308));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln78_4_reg_2360[0]_i_1 
       (.I0(\select_ln77_reg_2308_reg_n_0_[0] ),
        .I1(select_ln77_6_reg_2314),
        .O(select_ln78_4_fu_1291_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[10]_i_1 
       (.I0(empty_62_fu_1264_p2__0[12]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[10] ),
        .O(select_ln78_4_fu_1291_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[11]_i_1 
       (.I0(empty_62_fu_1264_p2__0[13]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[11] ),
        .O(select_ln78_4_fu_1291_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[12]_i_1 
       (.I0(empty_62_fu_1264_p2__0[14]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[12] ),
        .O(select_ln78_4_fu_1291_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[13]_i_1 
       (.I0(empty_62_fu_1264_p2__0[15]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[13] ),
        .O(select_ln78_4_fu_1291_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[14]_i_1 
       (.I0(empty_62_fu_1264_p2__0[16]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[14] ),
        .O(select_ln78_4_fu_1291_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[15]_i_1 
       (.I0(empty_62_fu_1264_p2__0[17]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[15] ),
        .O(select_ln78_4_fu_1291_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[16]_i_1 
       (.I0(empty_62_fu_1264_p2__0[18]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[16] ),
        .O(select_ln78_4_fu_1291_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[17]_i_1 
       (.I0(empty_62_fu_1264_p2__0[19]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[17] ),
        .O(select_ln78_4_fu_1291_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[18]_i_1 
       (.I0(empty_62_fu_1264_p2__0[20]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[18] ),
        .O(select_ln78_4_fu_1291_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[19]_i_1 
       (.I0(empty_62_fu_1264_p2__0[21]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[19] ),
        .O(select_ln78_4_fu_1291_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[1]_i_1 
       (.I0(empty_62_fu_1264_p2[3]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[1] ),
        .O(select_ln78_4_fu_1291_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[20]_i_1 
       (.I0(empty_62_fu_1264_p2__0[22]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[20] ),
        .O(select_ln78_4_fu_1291_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[21]_i_1 
       (.I0(empty_62_fu_1264_p2__0[23]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[21] ),
        .O(select_ln78_4_fu_1291_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[22]_i_1 
       (.I0(empty_62_fu_1264_p2__0[24]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[22] ),
        .O(select_ln78_4_fu_1291_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[23]_i_1 
       (.I0(empty_62_fu_1264_p2__0[25]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[23] ),
        .O(select_ln78_4_fu_1291_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[24]_i_1 
       (.I0(empty_62_fu_1264_p2__0[26]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[24] ),
        .O(select_ln78_4_fu_1291_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[25]_i_1 
       (.I0(empty_62_fu_1264_p2__0[27]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[25] ),
        .O(select_ln78_4_fu_1291_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[26]_i_1 
       (.I0(empty_62_fu_1264_p2__0[28]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[26] ),
        .O(select_ln78_4_fu_1291_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[27]_i_1 
       (.I0(empty_62_fu_1264_p2__0[29]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[27] ),
        .O(select_ln78_4_fu_1291_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[28]_i_1 
       (.I0(empty_62_fu_1264_p2__0[30]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[28] ),
        .O(select_ln78_4_fu_1291_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[29]_i_1 
       (.I0(empty_62_fu_1264_p2__0[31]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[29] ),
        .O(select_ln78_4_fu_1291_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[2]_i_1 
       (.I0(empty_62_fu_1264_p2[4]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[2] ),
        .O(select_ln78_4_fu_1291_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[3]_i_1 
       (.I0(empty_62_fu_1264_p2[5]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[3] ),
        .O(select_ln78_4_fu_1291_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[4]_i_1 
       (.I0(empty_62_fu_1264_p2[6]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[4] ),
        .O(select_ln78_4_fu_1291_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[5]_i_1 
       (.I0(empty_62_fu_1264_p2[7]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[5] ),
        .O(select_ln78_4_fu_1291_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[6]_i_1 
       (.I0(empty_62_fu_1264_p2[8]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[6] ),
        .O(select_ln78_4_fu_1291_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[7]_i_1 
       (.I0(empty_62_fu_1264_p2[9]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[7] ),
        .O(select_ln78_4_fu_1291_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[8]_i_1 
       (.I0(empty_62_fu_1264_p2[10]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[8] ),
        .O(select_ln78_4_fu_1291_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln78_4_reg_2360[9]_i_1 
       (.I0(empty_62_fu_1264_p2[11]),
        .I1(select_ln77_6_reg_2314),
        .I2(\select_ln77_reg_2308_reg_n_0_[9] ),
        .O(select_ln78_4_fu_1291_p3[9]));
  FDRE \select_ln78_4_reg_2360_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[0]),
        .Q(select_ln78_4_reg_2360[0]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[10] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[10]),
        .Q(select_ln78_4_reg_2360[10]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[11] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[11]),
        .Q(select_ln78_4_reg_2360[11]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[12] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[12]),
        .Q(select_ln78_4_reg_2360[12]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[13] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[13]),
        .Q(select_ln78_4_reg_2360[13]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[14] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[14]),
        .Q(select_ln78_4_reg_2360[14]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[15] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[15]),
        .Q(select_ln78_4_reg_2360[15]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[16] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[16]),
        .Q(select_ln78_4_reg_2360[16]),
        .R(1'b0));
  CARRY4 \select_ln78_4_reg_2360_reg[16]_i_2 
       (.CI(ama_addmuladd_10ns_10s_10s_10ns_10_4_1_U16_n_32),
        .CO({\select_ln78_4_reg_2360_reg[16]_i_2_n_0 ,\select_ln78_4_reg_2360_reg[16]_i_2_n_1 ,\select_ln78_4_reg_2360_reg[16]_i_2_n_2 ,\select_ln78_4_reg_2360_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_62_fu_1264_p2__0[18:15]),
        .S({\select_ln77_reg_2308_reg_n_0_[16] ,\select_ln77_reg_2308_reg_n_0_[15] ,\select_ln77_reg_2308_reg_n_0_[14] ,\select_ln77_reg_2308_reg_n_0_[13] }));
  FDRE \select_ln78_4_reg_2360_reg[17] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[17]),
        .Q(select_ln78_4_reg_2360[17]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[18] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[18]),
        .Q(select_ln78_4_reg_2360[18]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[19] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[19]),
        .Q(select_ln78_4_reg_2360[19]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[1]),
        .Q(select_ln78_4_reg_2360[1]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[20] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[20]),
        .Q(select_ln78_4_reg_2360[20]),
        .R(1'b0));
  CARRY4 \select_ln78_4_reg_2360_reg[20]_i_2 
       (.CI(\select_ln78_4_reg_2360_reg[16]_i_2_n_0 ),
        .CO({\select_ln78_4_reg_2360_reg[20]_i_2_n_0 ,\select_ln78_4_reg_2360_reg[20]_i_2_n_1 ,\select_ln78_4_reg_2360_reg[20]_i_2_n_2 ,\select_ln78_4_reg_2360_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_62_fu_1264_p2__0[22:19]),
        .S({\select_ln77_reg_2308_reg_n_0_[20] ,\select_ln77_reg_2308_reg_n_0_[19] ,\select_ln77_reg_2308_reg_n_0_[18] ,\select_ln77_reg_2308_reg_n_0_[17] }));
  FDRE \select_ln78_4_reg_2360_reg[21] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[21]),
        .Q(select_ln78_4_reg_2360[21]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[22] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[22]),
        .Q(select_ln78_4_reg_2360[22]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[23] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[23]),
        .Q(select_ln78_4_reg_2360[23]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[24] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[24]),
        .Q(select_ln78_4_reg_2360[24]),
        .R(1'b0));
  CARRY4 \select_ln78_4_reg_2360_reg[24]_i_2 
       (.CI(\select_ln78_4_reg_2360_reg[20]_i_2_n_0 ),
        .CO({\select_ln78_4_reg_2360_reg[24]_i_2_n_0 ,\select_ln78_4_reg_2360_reg[24]_i_2_n_1 ,\select_ln78_4_reg_2360_reg[24]_i_2_n_2 ,\select_ln78_4_reg_2360_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_62_fu_1264_p2__0[26:23]),
        .S({\select_ln77_reg_2308_reg_n_0_[24] ,\select_ln77_reg_2308_reg_n_0_[23] ,\select_ln77_reg_2308_reg_n_0_[22] ,\select_ln77_reg_2308_reg_n_0_[21] }));
  FDRE \select_ln78_4_reg_2360_reg[25] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[25]),
        .Q(select_ln78_4_reg_2360[25]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[26] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[26]),
        .Q(select_ln78_4_reg_2360[26]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[27] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[27]),
        .Q(select_ln78_4_reg_2360[27]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[28] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[28]),
        .Q(select_ln78_4_reg_2360[28]),
        .R(1'b0));
  CARRY4 \select_ln78_4_reg_2360_reg[28]_i_2 
       (.CI(\select_ln78_4_reg_2360_reg[24]_i_2_n_0 ),
        .CO({\select_ln78_4_reg_2360_reg[28]_i_2_n_0 ,\select_ln78_4_reg_2360_reg[28]_i_2_n_1 ,\select_ln78_4_reg_2360_reg[28]_i_2_n_2 ,\select_ln78_4_reg_2360_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(empty_62_fu_1264_p2__0[30:27]),
        .S({\select_ln77_reg_2308_reg_n_0_[28] ,\select_ln77_reg_2308_reg_n_0_[27] ,\select_ln77_reg_2308_reg_n_0_[26] ,\select_ln77_reg_2308_reg_n_0_[25] }));
  FDRE \select_ln78_4_reg_2360_reg[29] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[29]),
        .Q(select_ln78_4_reg_2360[29]),
        .R(1'b0));
  CARRY4 \select_ln78_4_reg_2360_reg[29]_i_2 
       (.CI(\select_ln78_4_reg_2360_reg[28]_i_2_n_0 ),
        .CO(\NLW_select_ln78_4_reg_2360_reg[29]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln78_4_reg_2360_reg[29]_i_2_O_UNCONNECTED [3:1],empty_62_fu_1264_p2__0[31]}),
        .S({1'b0,1'b0,1'b0,\select_ln77_reg_2308_reg_n_0_[29] }));
  FDRE \select_ln78_4_reg_2360_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[2]),
        .Q(select_ln78_4_reg_2360[2]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[3] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[3]),
        .Q(select_ln78_4_reg_2360[3]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[4] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[4]),
        .Q(select_ln78_4_reg_2360[4]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[5] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[5]),
        .Q(select_ln78_4_reg_2360[5]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[6] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[6]),
        .Q(select_ln78_4_reg_2360[6]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[7] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[7]),
        .Q(select_ln78_4_reg_2360[7]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[8] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[8]),
        .Q(select_ln78_4_reg_2360[8]),
        .R(1'b0));
  FDRE \select_ln78_4_reg_2360_reg[9] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(select_ln78_4_fu_1291_p3[9]),
        .Q(select_ln78_4_reg_2360[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln78_5_reg_2370[0]_i_1 
       (.I0(indvar_flatten23_reg_531[0]),
        .O(add_ln78_1_fu_1303_p2[0]));
  FDSE \select_ln78_5_reg_2370_reg[0] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[0]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[0] ),
        .S(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[10] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[10]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[10] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[11] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[11]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[11] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[12] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[12]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[12] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[12]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[8]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[12]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[12]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[12]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[12:9]),
        .S(indvar_flatten23_reg_531[12:9]));
  FDRE \select_ln78_5_reg_2370_reg[13] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[13]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[13] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[14] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[14]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[14] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[15] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[15]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[15] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[16] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[16]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[16] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[16]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[12]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[16]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[16]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[16]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[16:13]),
        .S(indvar_flatten23_reg_531[16:13]));
  FDRE \select_ln78_5_reg_2370_reg[17] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[17]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[17] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[18] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[18]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[18] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[19] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[19]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[19] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[1] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[1]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[1] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[20] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[20]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[20] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[20]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[16]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[20]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[20]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[20]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[20:17]),
        .S(indvar_flatten23_reg_531[20:17]));
  FDRE \select_ln78_5_reg_2370_reg[21] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[21]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[21] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[22] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[22]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[22] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[23] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[23]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[23] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[24] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[24]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[24] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[24]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[20]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[24]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[24]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[24]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[24:21]),
        .S(indvar_flatten23_reg_531[24:21]));
  FDRE \select_ln78_5_reg_2370_reg[25] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[25]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[25] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[26] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[26]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[26] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[27] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[27]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[27] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[28] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[28]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[28] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[28]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[24]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[28]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[28]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[28]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[28:25]),
        .S(indvar_flatten23_reg_531[28:25]));
  FDRE \select_ln78_5_reg_2370_reg[29] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[29]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[29] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[2] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[2]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[2] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[30] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[30]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[30] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[31] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[31]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[31] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[32] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[32]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[32] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[32]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[28]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[32]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[32]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[32]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[32:29]),
        .S(indvar_flatten23_reg_531[32:29]));
  FDRE \select_ln78_5_reg_2370_reg[33] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[33]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[33] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[34] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[34]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[34] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[35] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[35]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[35] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[36] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[36]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[36] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[36]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[32]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[36]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[36]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[36]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[36:33]),
        .S(indvar_flatten23_reg_531[36:33]));
  FDRE \select_ln78_5_reg_2370_reg[37] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[37]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[37] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[38] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[38]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[38] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[39] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[39]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[39] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[3] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[3]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[3] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[40] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[40]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[40] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[40]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[36]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[40]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[40]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[40]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[40:37]),
        .S(indvar_flatten23_reg_531[40:37]));
  FDRE \select_ln78_5_reg_2370_reg[41] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[41]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[41] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[42] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[42]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[42] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[43] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[43]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[43] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[44] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[44]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[44] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[44]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[40]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[44]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[44]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[44]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[44:41]),
        .S(indvar_flatten23_reg_531[44:41]));
  FDRE \select_ln78_5_reg_2370_reg[45] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[45]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[45] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[46] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[46]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[46] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[47] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[47]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[47] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[48] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[48]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[48] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[48]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[44]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[48]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[48]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[48]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[48:45]),
        .S(indvar_flatten23_reg_531[48:45]));
  FDRE \select_ln78_5_reg_2370_reg[49] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[49]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[49] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[4] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[4]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[4] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\select_ln78_5_reg_2370_reg[4]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[4]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[4]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[4]_i_1_n_3 }),
        .CYINIT(indvar_flatten23_reg_531[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[4:1]),
        .S(indvar_flatten23_reg_531[4:1]));
  FDRE \select_ln78_5_reg_2370_reg[50] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[50]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[50] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[51] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[51]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[51] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[52] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[52]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[52] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[52]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[48]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[52]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[52]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[52]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[52:49]),
        .S(indvar_flatten23_reg_531[52:49]));
  FDRE \select_ln78_5_reg_2370_reg[53] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[53]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[53] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[54] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[54]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[54] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[55] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[55]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[55] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[56] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[56]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[56] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[56]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[52]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[56]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[56]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[56]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[56:53]),
        .S(indvar_flatten23_reg_531[56:53]));
  FDRE \select_ln78_5_reg_2370_reg[57] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[57]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[57] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[58] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[58]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[58] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[59] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[59]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[59] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[5] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[5]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[5] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[60] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[60]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[60] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[60]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[56]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[60]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[60]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[60]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[60:57]),
        .S(indvar_flatten23_reg_531[60:57]));
  FDRE \select_ln78_5_reg_2370_reg[61] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[61]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[61] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[62] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[62]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[62] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[63] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[63]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[63] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[63]_i_2 
       (.CI(\select_ln78_5_reg_2370_reg[60]_i_1_n_0 ),
        .CO({\NLW_select_ln78_5_reg_2370_reg[63]_i_2_CO_UNCONNECTED [3:2],\select_ln78_5_reg_2370_reg[63]_i_2_n_2 ,\select_ln78_5_reg_2370_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln78_5_reg_2370_reg[63]_i_2_O_UNCONNECTED [3],add_ln78_1_fu_1303_p2[63:61]}),
        .S({1'b0,indvar_flatten23_reg_531[63:61]}));
  FDRE \select_ln78_5_reg_2370_reg[6] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[6]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[6] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[7] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[7]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[7] ),
        .R(select_ln78_5_reg_2370));
  FDRE \select_ln78_5_reg_2370_reg[8] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[8]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[8] ),
        .R(select_ln78_5_reg_2370));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \select_ln78_5_reg_2370_reg[8]_i_1 
       (.CI(\select_ln78_5_reg_2370_reg[4]_i_1_n_0 ),
        .CO({\select_ln78_5_reg_2370_reg[8]_i_1_n_0 ,\select_ln78_5_reg_2370_reg[8]_i_1_n_1 ,\select_ln78_5_reg_2370_reg[8]_i_1_n_2 ,\select_ln78_5_reg_2370_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln78_1_fu_1303_p2[8:5]),
        .S(indvar_flatten23_reg_531[8:5]));
  FDRE \select_ln78_5_reg_2370_reg[9] 
       (.C(ap_clk),
        .CE(add_ln79_reg_23650),
        .D(add_ln78_1_fu_1303_p2[9]),
        .Q(\select_ln78_5_reg_2370_reg_n_0_[9] ),
        .R(select_ln78_5_reg_2370));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \select_ln78_reg_2344[0]_i_1 
       (.I0(fw_1_reg_554[0]),
        .I1(select_ln77_6_reg_2314),
        .I2(select_ln76_8_reg_2292),
        .I3(icmp_ln77_reg_2262),
        .O(select_ln78_fu_1219_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \select_ln78_reg_2344[1]_i_1 
       (.I0(fw_1_reg_554[1]),
        .I1(select_ln77_6_reg_2314),
        .I2(select_ln76_8_reg_2292),
        .I3(icmp_ln77_reg_2262),
        .O(select_ln78_fu_1219_p3[1]));
  LUT4 #(
    .INIT(16'h0002)) 
    \select_ln78_reg_2344[2]_i_1 
       (.I0(fw_1_reg_554[2]),
        .I1(icmp_ln77_reg_2262),
        .I2(select_ln76_8_reg_2292),
        .I3(select_ln77_6_reg_2314),
        .O(select_ln78_fu_1219_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \select_ln78_reg_2344[3]_i_1 
       (.I0(fw_1_reg_554[3]),
        .I1(icmp_ln77_reg_2262),
        .I2(select_ln76_8_reg_2292),
        .I3(select_ln77_6_reg_2314),
        .O(select_ln78_fu_1219_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \select_ln78_reg_2344[4]_i_2 
       (.I0(fw_1_reg_554[4]),
        .I1(icmp_ln77_reg_2262),
        .I2(select_ln76_8_reg_2292),
        .I3(select_ln77_6_reg_2314),
        .O(select_ln78_fu_1219_p3[4]));
  FDRE \select_ln78_reg_2344_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(select_ln78_reg_2344[0]),
        .Q(select_ln78_reg_2344_pp2_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_pp2_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(select_ln78_reg_2344[1]),
        .Q(select_ln78_reg_2344_pp2_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_pp2_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(select_ln78_reg_2344[2]),
        .Q(select_ln78_reg_2344_pp2_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_pp2_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(select_ln78_reg_2344[3]),
        .Q(select_ln78_reg_2344_pp2_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_pp2_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(select_ln78_reg_2344[4]),
        .Q(select_ln78_reg_2344_pp2_iter1_reg[4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln78_reg_2344_pp2_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_59_in),
        .CLK(ap_clk),
        .D(select_ln78_reg_2344_pp2_iter1_reg[0]),
        .Q(\select_ln78_reg_2344_pp2_iter3_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln78_reg_2344_pp2_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_59_in),
        .CLK(ap_clk),
        .D(select_ln78_reg_2344_pp2_iter1_reg[1]),
        .Q(\select_ln78_reg_2344_pp2_iter3_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln78_reg_2344_pp2_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_59_in),
        .CLK(ap_clk),
        .D(select_ln78_reg_2344_pp2_iter1_reg[2]),
        .Q(\select_ln78_reg_2344_pp2_iter3_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln78_reg_2344_pp2_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_59_in),
        .CLK(ap_clk),
        .D(select_ln78_reg_2344_pp2_iter1_reg[3]),
        .Q(\select_ln78_reg_2344_pp2_iter3_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg " *) 
  (* srl_name = "inst/\select_ln78_reg_2344_pp2_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln78_reg_2344_pp2_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_59_in),
        .CLK(ap_clk),
        .D(select_ln78_reg_2344_pp2_iter1_reg[4]),
        .Q(\select_ln78_reg_2344_pp2_iter3_reg_reg[4]_srl2_n_0 ));
  FDRE \select_ln78_reg_2344_pp2_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\select_ln78_reg_2344_pp2_iter3_reg_reg[0]_srl2_n_0 ),
        .Q(select_ln78_reg_2344_pp2_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_pp2_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\select_ln78_reg_2344_pp2_iter3_reg_reg[1]_srl2_n_0 ),
        .Q(select_ln78_reg_2344_pp2_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_pp2_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\select_ln78_reg_2344_pp2_iter3_reg_reg[2]_srl2_n_0 ),
        .Q(select_ln78_reg_2344_pp2_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_pp2_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\select_ln78_reg_2344_pp2_iter3_reg_reg[3]_srl2_n_0 ),
        .Q(select_ln78_reg_2344_pp2_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_pp2_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(p_59_in),
        .D(\select_ln78_reg_2344_pp2_iter3_reg_reg[4]_srl2_n_0 ),
        .Q(select_ln78_reg_2344_pp2_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_reg[0] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(select_ln78_fu_1219_p3[0]),
        .Q(select_ln78_reg_2344[0]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_reg[1] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(select_ln78_fu_1219_p3[1]),
        .Q(select_ln78_reg_2344[1]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_reg[2] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(select_ln78_fu_1219_p3[2]),
        .Q(select_ln78_reg_2344[2]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_reg[3] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(select_ln78_fu_1219_p3[3]),
        .Q(select_ln78_reg_2344[3]),
        .R(1'b0));
  FDRE \select_ln78_reg_2344_reg[4] 
       (.C(ap_clk),
        .CE(add_ln727_1_reg_23550),
        .D(select_ln78_fu_1219_p3[4]),
        .Q(select_ln78_reg_2344[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \trunc_ln1118_reg_2624[0]_i_1 
       (.I0(\fh_reg_643_reg_n_0_[0] ),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(tmp_s_fu_1796_p3[2]),
        .O(\trunc_ln1118_reg_2624[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \trunc_ln1118_reg_2624[1]_i_1 
       (.I0(\fh_reg_643_reg_n_0_[1] ),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(tmp_s_fu_1796_p3[3]),
        .O(\trunc_ln1118_reg_2624[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \trunc_ln1118_reg_2624[2]_i_1 
       (.I0(\fh_reg_643_reg_n_0_[2] ),
        .I1(icmp_ln58_fu_1765_p2),
        .I2(ap_CS_fsm_state71),
        .I3(cmp22344_reg_2034),
        .I4(tmp_s_fu_1796_p3[4]),
        .O(\trunc_ln1118_reg_2624[2]_i_1_n_0 ));
  FDRE \trunc_ln1118_reg_2624_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln1118_reg_2624[0]_i_1_n_0 ),
        .Q(tmp_s_fu_1796_p3[2]),
        .R(1'b0));
  FDRE \trunc_ln1118_reg_2624_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln1118_reg_2624[1]_i_1_n_0 ),
        .Q(tmp_s_fu_1796_p3[3]),
        .R(1'b0));
  FDRE \trunc_ln1118_reg_2624_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln1118_reg_2624[2]_i_1_n_0 ),
        .Q(tmp_s_fu_1796_p3[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[10]_i_2 
       (.I0(tmp_7_fu_1631_p3[12]),
        .I1(dwt_read_reg_1993[12]),
        .O(\trunc_ln2_reg_2531[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[10]_i_3 
       (.I0(tmp_7_fu_1631_p3[11]),
        .I1(dwt_read_reg_1993[11]),
        .O(\trunc_ln2_reg_2531[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[10]_i_4 
       (.I0(tmp_7_fu_1631_p3[10]),
        .I1(dwt_read_reg_1993[10]),
        .O(\trunc_ln2_reg_2531[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[10]_i_5 
       (.I0(tmp_7_fu_1631_p3[9]),
        .I1(dwt_read_reg_1993[9]),
        .O(\trunc_ln2_reg_2531[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[14]_i_2 
       (.I0(tmp_7_fu_1631_p3[16]),
        .I1(dwt_read_reg_1993[16]),
        .O(\trunc_ln2_reg_2531[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[14]_i_3 
       (.I0(tmp_7_fu_1631_p3[15]),
        .I1(dwt_read_reg_1993[15]),
        .O(\trunc_ln2_reg_2531[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[14]_i_4 
       (.I0(tmp_7_fu_1631_p3[14]),
        .I1(dwt_read_reg_1993[14]),
        .O(\trunc_ln2_reg_2531[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[14]_i_5 
       (.I0(tmp_7_fu_1631_p3[13]),
        .I1(dwt_read_reg_1993[13]),
        .O(\trunc_ln2_reg_2531[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[18]_i_2 
       (.I0(tmp_7_fu_1631_p3[20]),
        .I1(dwt_read_reg_1993[20]),
        .O(\trunc_ln2_reg_2531[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[18]_i_3 
       (.I0(tmp_7_fu_1631_p3[19]),
        .I1(dwt_read_reg_1993[19]),
        .O(\trunc_ln2_reg_2531[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[18]_i_4 
       (.I0(tmp_7_fu_1631_p3[18]),
        .I1(dwt_read_reg_1993[18]),
        .O(\trunc_ln2_reg_2531[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[18]_i_5 
       (.I0(tmp_7_fu_1631_p3[17]),
        .I1(dwt_read_reg_1993[17]),
        .O(\trunc_ln2_reg_2531[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[22]_i_2 
       (.I0(tmp_7_fu_1631_p3[24]),
        .I1(dwt_read_reg_1993[24]),
        .O(\trunc_ln2_reg_2531[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[22]_i_3 
       (.I0(tmp_7_fu_1631_p3[23]),
        .I1(dwt_read_reg_1993[23]),
        .O(\trunc_ln2_reg_2531[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[22]_i_4 
       (.I0(tmp_7_fu_1631_p3[22]),
        .I1(dwt_read_reg_1993[22]),
        .O(\trunc_ln2_reg_2531[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[22]_i_5 
       (.I0(tmp_7_fu_1631_p3[21]),
        .I1(dwt_read_reg_1993[21]),
        .O(\trunc_ln2_reg_2531[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[26]_i_2 
       (.I0(tmp_7_fu_1631_p3[28]),
        .I1(dwt_read_reg_1993[28]),
        .O(\trunc_ln2_reg_2531[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[26]_i_3 
       (.I0(tmp_7_fu_1631_p3[27]),
        .I1(dwt_read_reg_1993[27]),
        .O(\trunc_ln2_reg_2531[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[26]_i_4 
       (.I0(tmp_7_fu_1631_p3[26]),
        .I1(dwt_read_reg_1993[26]),
        .O(\trunc_ln2_reg_2531[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[26]_i_5 
       (.I0(tmp_7_fu_1631_p3[25]),
        .I1(dwt_read_reg_1993[25]),
        .O(\trunc_ln2_reg_2531[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln2_reg_2531[29]_i_1 
       (.I0(cmp22344_reg_2034),
        .I1(ap_CS_fsm_state55),
        .O(trunc_ln2_reg_25310));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[29]_i_3 
       (.I0(tmp_7_fu_1631_p3[31]),
        .I1(dwt_read_reg_1993[31]),
        .O(\trunc_ln2_reg_2531[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[29]_i_4 
       (.I0(tmp_7_fu_1631_p3[30]),
        .I1(dwt_read_reg_1993[30]),
        .O(\trunc_ln2_reg_2531[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[29]_i_5 
       (.I0(tmp_7_fu_1631_p3[29]),
        .I1(dwt_read_reg_1993[29]),
        .O(\trunc_ln2_reg_2531[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[2]_i_2 
       (.I0(tmp_7_fu_1631_p3[4]),
        .I1(dwt_read_reg_1993[4]),
        .O(\trunc_ln2_reg_2531[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[2]_i_3 
       (.I0(tmp_7_fu_1631_p3[3]),
        .I1(dwt_read_reg_1993[3]),
        .O(\trunc_ln2_reg_2531[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[2]_i_4 
       (.I0(tmp_7_fu_1631_p3[2]),
        .I1(dwt_read_reg_1993[2]),
        .O(\trunc_ln2_reg_2531[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[6]_i_2 
       (.I0(tmp_7_fu_1631_p3[8]),
        .I1(dwt_read_reg_1993[8]),
        .O(\trunc_ln2_reg_2531[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[6]_i_3 
       (.I0(tmp_7_fu_1631_p3[7]),
        .I1(dwt_read_reg_1993[7]),
        .O(\trunc_ln2_reg_2531[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[6]_i_4 
       (.I0(tmp_7_fu_1631_p3[6]),
        .I1(dwt_read_reg_1993[6]),
        .O(\trunc_ln2_reg_2531[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln2_reg_2531[6]_i_5 
       (.I0(tmp_7_fu_1631_p3[5]),
        .I1(dwt_read_reg_1993[5]),
        .O(\trunc_ln2_reg_2531[6]_i_5_n_0 ));
  FDRE \trunc_ln2_reg_2531_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[0]),
        .Q(trunc_ln2_reg_2531[0]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[10]),
        .Q(trunc_ln2_reg_2531[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2531_reg[10]_i_1 
       (.CI(\trunc_ln2_reg_2531_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2531_reg[10]_i_1_n_0 ,\trunc_ln2_reg_2531_reg[10]_i_1_n_1 ,\trunc_ln2_reg_2531_reg[10]_i_1_n_2 ,\trunc_ln2_reg_2531_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_7_fu_1631_p3[12:9]),
        .O(p_0_in[10:7]),
        .S({\trunc_ln2_reg_2531[10]_i_2_n_0 ,\trunc_ln2_reg_2531[10]_i_3_n_0 ,\trunc_ln2_reg_2531[10]_i_4_n_0 ,\trunc_ln2_reg_2531[10]_i_5_n_0 }));
  FDRE \trunc_ln2_reg_2531_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[11]),
        .Q(trunc_ln2_reg_2531[11]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[12]),
        .Q(trunc_ln2_reg_2531[12]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[13]),
        .Q(trunc_ln2_reg_2531[13]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[14]),
        .Q(trunc_ln2_reg_2531[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2531_reg[14]_i_1 
       (.CI(\trunc_ln2_reg_2531_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2531_reg[14]_i_1_n_0 ,\trunc_ln2_reg_2531_reg[14]_i_1_n_1 ,\trunc_ln2_reg_2531_reg[14]_i_1_n_2 ,\trunc_ln2_reg_2531_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_7_fu_1631_p3[16:13]),
        .O(p_0_in[14:11]),
        .S({\trunc_ln2_reg_2531[14]_i_2_n_0 ,\trunc_ln2_reg_2531[14]_i_3_n_0 ,\trunc_ln2_reg_2531[14]_i_4_n_0 ,\trunc_ln2_reg_2531[14]_i_5_n_0 }));
  FDRE \trunc_ln2_reg_2531_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[15]),
        .Q(trunc_ln2_reg_2531[15]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[16]),
        .Q(trunc_ln2_reg_2531[16]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[17]),
        .Q(trunc_ln2_reg_2531[17]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[18]),
        .Q(trunc_ln2_reg_2531[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2531_reg[18]_i_1 
       (.CI(\trunc_ln2_reg_2531_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2531_reg[18]_i_1_n_0 ,\trunc_ln2_reg_2531_reg[18]_i_1_n_1 ,\trunc_ln2_reg_2531_reg[18]_i_1_n_2 ,\trunc_ln2_reg_2531_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_7_fu_1631_p3[20:17]),
        .O(p_0_in[18:15]),
        .S({\trunc_ln2_reg_2531[18]_i_2_n_0 ,\trunc_ln2_reg_2531[18]_i_3_n_0 ,\trunc_ln2_reg_2531[18]_i_4_n_0 ,\trunc_ln2_reg_2531[18]_i_5_n_0 }));
  FDRE \trunc_ln2_reg_2531_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[19]),
        .Q(trunc_ln2_reg_2531[19]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[1]),
        .Q(trunc_ln2_reg_2531[1]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[20]),
        .Q(trunc_ln2_reg_2531[20]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[21]),
        .Q(trunc_ln2_reg_2531[21]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[22]),
        .Q(trunc_ln2_reg_2531[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2531_reg[22]_i_1 
       (.CI(\trunc_ln2_reg_2531_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2531_reg[22]_i_1_n_0 ,\trunc_ln2_reg_2531_reg[22]_i_1_n_1 ,\trunc_ln2_reg_2531_reg[22]_i_1_n_2 ,\trunc_ln2_reg_2531_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_7_fu_1631_p3[24:21]),
        .O(p_0_in[22:19]),
        .S({\trunc_ln2_reg_2531[22]_i_2_n_0 ,\trunc_ln2_reg_2531[22]_i_3_n_0 ,\trunc_ln2_reg_2531[22]_i_4_n_0 ,\trunc_ln2_reg_2531[22]_i_5_n_0 }));
  FDRE \trunc_ln2_reg_2531_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[23]),
        .Q(trunc_ln2_reg_2531[23]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[24]),
        .Q(trunc_ln2_reg_2531[24]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[25]),
        .Q(trunc_ln2_reg_2531[25]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[26]),
        .Q(trunc_ln2_reg_2531[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2531_reg[26]_i_1 
       (.CI(\trunc_ln2_reg_2531_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2531_reg[26]_i_1_n_0 ,\trunc_ln2_reg_2531_reg[26]_i_1_n_1 ,\trunc_ln2_reg_2531_reg[26]_i_1_n_2 ,\trunc_ln2_reg_2531_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_7_fu_1631_p3[28:25]),
        .O(p_0_in[26:23]),
        .S({\trunc_ln2_reg_2531[26]_i_2_n_0 ,\trunc_ln2_reg_2531[26]_i_3_n_0 ,\trunc_ln2_reg_2531[26]_i_4_n_0 ,\trunc_ln2_reg_2531[26]_i_5_n_0 }));
  FDRE \trunc_ln2_reg_2531_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[27]),
        .Q(trunc_ln2_reg_2531[27]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[28]),
        .Q(trunc_ln2_reg_2531[28]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[29]),
        .Q(trunc_ln2_reg_2531[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2531_reg[29]_i_2 
       (.CI(\trunc_ln2_reg_2531_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln2_reg_2531_reg[29]_i_2_CO_UNCONNECTED [3:2],\trunc_ln2_reg_2531_reg[29]_i_2_n_2 ,\trunc_ln2_reg_2531_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_7_fu_1631_p3[30:29]}),
        .O({\NLW_trunc_ln2_reg_2531_reg[29]_i_2_O_UNCONNECTED [3],p_0_in[29:27]}),
        .S({1'b0,\trunc_ln2_reg_2531[29]_i_3_n_0 ,\trunc_ln2_reg_2531[29]_i_4_n_0 ,\trunc_ln2_reg_2531[29]_i_5_n_0 }));
  FDRE \trunc_ln2_reg_2531_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[2]),
        .Q(trunc_ln2_reg_2531[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2531_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln2_reg_2531_reg[2]_i_1_n_0 ,\trunc_ln2_reg_2531_reg[2]_i_1_n_1 ,\trunc_ln2_reg_2531_reg[2]_i_1_n_2 ,\trunc_ln2_reg_2531_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_7_fu_1631_p3[4:2],1'b0}),
        .O({p_0_in[2:0],\NLW_trunc_ln2_reg_2531_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln2_reg_2531[2]_i_2_n_0 ,\trunc_ln2_reg_2531[2]_i_3_n_0 ,\trunc_ln2_reg_2531[2]_i_4_n_0 ,dwt_read_reg_1993[1]}));
  FDRE \trunc_ln2_reg_2531_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[3]),
        .Q(trunc_ln2_reg_2531[3]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[4]),
        .Q(trunc_ln2_reg_2531[4]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[5]),
        .Q(trunc_ln2_reg_2531[5]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[6]),
        .Q(trunc_ln2_reg_2531[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln2_reg_2531_reg[6]_i_1 
       (.CI(\trunc_ln2_reg_2531_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln2_reg_2531_reg[6]_i_1_n_0 ,\trunc_ln2_reg_2531_reg[6]_i_1_n_1 ,\trunc_ln2_reg_2531_reg[6]_i_1_n_2 ,\trunc_ln2_reg_2531_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_7_fu_1631_p3[8:5]),
        .O(p_0_in[6:3]),
        .S({\trunc_ln2_reg_2531[6]_i_2_n_0 ,\trunc_ln2_reg_2531[6]_i_3_n_0 ,\trunc_ln2_reg_2531[6]_i_4_n_0 ,\trunc_ln2_reg_2531[6]_i_5_n_0 }));
  FDRE \trunc_ln2_reg_2531_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[7]),
        .Q(trunc_ln2_reg_2531[7]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[8]),
        .Q(trunc_ln2_reg_2531[8]),
        .R(1'b0));
  FDRE \trunc_ln2_reg_2531_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln2_reg_25310),
        .D(p_0_in[9]),
        .Q(trunc_ln2_reg_2531[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[10]_i_2 
       (.I0(tmp_6_fu_938_p3[12]),
        .I1(dwt_read_reg_1993[12]),
        .O(\trunc_ln5_reg_2146[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[10]_i_3 
       (.I0(tmp_6_fu_938_p3[11]),
        .I1(dwt_read_reg_1993[11]),
        .O(\trunc_ln5_reg_2146[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[10]_i_4 
       (.I0(tmp_6_fu_938_p3[10]),
        .I1(dwt_read_reg_1993[10]),
        .O(\trunc_ln5_reg_2146[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[10]_i_5 
       (.I0(tmp_6_fu_938_p3[9]),
        .I1(dwt_read_reg_1993[9]),
        .O(\trunc_ln5_reg_2146[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[14]_i_2 
       (.I0(tmp_6_fu_938_p3[16]),
        .I1(dwt_read_reg_1993[16]),
        .O(\trunc_ln5_reg_2146[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[14]_i_3 
       (.I0(tmp_6_fu_938_p3[15]),
        .I1(dwt_read_reg_1993[15]),
        .O(\trunc_ln5_reg_2146[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[14]_i_4 
       (.I0(tmp_6_fu_938_p3[14]),
        .I1(dwt_read_reg_1993[14]),
        .O(\trunc_ln5_reg_2146[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[14]_i_5 
       (.I0(tmp_6_fu_938_p3[13]),
        .I1(dwt_read_reg_1993[13]),
        .O(\trunc_ln5_reg_2146[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[18]_i_2 
       (.I0(tmp_6_fu_938_p3[20]),
        .I1(dwt_read_reg_1993[20]),
        .O(\trunc_ln5_reg_2146[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[18]_i_3 
       (.I0(tmp_6_fu_938_p3[19]),
        .I1(dwt_read_reg_1993[19]),
        .O(\trunc_ln5_reg_2146[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[18]_i_4 
       (.I0(tmp_6_fu_938_p3[18]),
        .I1(dwt_read_reg_1993[18]),
        .O(\trunc_ln5_reg_2146[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[18]_i_5 
       (.I0(tmp_6_fu_938_p3[17]),
        .I1(dwt_read_reg_1993[17]),
        .O(\trunc_ln5_reg_2146[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[22]_i_2 
       (.I0(tmp_6_fu_938_p3[24]),
        .I1(dwt_read_reg_1993[24]),
        .O(\trunc_ln5_reg_2146[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[22]_i_3 
       (.I0(tmp_6_fu_938_p3[23]),
        .I1(dwt_read_reg_1993[23]),
        .O(\trunc_ln5_reg_2146[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[22]_i_4 
       (.I0(tmp_6_fu_938_p3[22]),
        .I1(dwt_read_reg_1993[22]),
        .O(\trunc_ln5_reg_2146[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[22]_i_5 
       (.I0(tmp_6_fu_938_p3[21]),
        .I1(dwt_read_reg_1993[21]),
        .O(\trunc_ln5_reg_2146[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[26]_i_2 
       (.I0(tmp_6_fu_938_p3[28]),
        .I1(dwt_read_reg_1993[28]),
        .O(\trunc_ln5_reg_2146[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[26]_i_3 
       (.I0(tmp_6_fu_938_p3[27]),
        .I1(dwt_read_reg_1993[27]),
        .O(\trunc_ln5_reg_2146[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[26]_i_4 
       (.I0(tmp_6_fu_938_p3[26]),
        .I1(dwt_read_reg_1993[26]),
        .O(\trunc_ln5_reg_2146[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[26]_i_5 
       (.I0(tmp_6_fu_938_p3[25]),
        .I1(dwt_read_reg_1993[25]),
        .O(\trunc_ln5_reg_2146[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln5_reg_2146[29]_i_1 
       (.I0(cmp22344_reg_2034),
        .I1(ap_CS_fsm_state18),
        .O(trunc_ln5_reg_21460));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[29]_i_3 
       (.I0(tmp_6_fu_938_p3[31]),
        .I1(dwt_read_reg_1993[31]),
        .O(\trunc_ln5_reg_2146[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[29]_i_4 
       (.I0(tmp_6_fu_938_p3[30]),
        .I1(dwt_read_reg_1993[30]),
        .O(\trunc_ln5_reg_2146[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[29]_i_5 
       (.I0(tmp_6_fu_938_p3[29]),
        .I1(dwt_read_reg_1993[29]),
        .O(\trunc_ln5_reg_2146[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[2]_i_2 
       (.I0(tmp_6_fu_938_p3[4]),
        .I1(dwt_read_reg_1993[4]),
        .O(\trunc_ln5_reg_2146[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[2]_i_3 
       (.I0(tmp_6_fu_938_p3[3]),
        .I1(dwt_read_reg_1993[3]),
        .O(\trunc_ln5_reg_2146[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[2]_i_4 
       (.I0(tmp_6_fu_938_p3[2]),
        .I1(dwt_read_reg_1993[2]),
        .O(\trunc_ln5_reg_2146[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[6]_i_2 
       (.I0(tmp_6_fu_938_p3[8]),
        .I1(dwt_read_reg_1993[8]),
        .O(\trunc_ln5_reg_2146[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[6]_i_3 
       (.I0(tmp_6_fu_938_p3[7]),
        .I1(dwt_read_reg_1993[7]),
        .O(\trunc_ln5_reg_2146[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[6]_i_4 
       (.I0(tmp_6_fu_938_p3[6]),
        .I1(dwt_read_reg_1993[6]),
        .O(\trunc_ln5_reg_2146[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln5_reg_2146[6]_i_5 
       (.I0(tmp_6_fu_938_p3[5]),
        .I1(dwt_read_reg_1993[5]),
        .O(\trunc_ln5_reg_2146[6]_i_5_n_0 ));
  FDRE \trunc_ln5_reg_2146_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[2]),
        .Q(trunc_ln5_reg_2146[0]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[12]),
        .Q(trunc_ln5_reg_2146[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln5_reg_2146_reg[10]_i_1 
       (.CI(\trunc_ln5_reg_2146_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln5_reg_2146_reg[10]_i_1_n_0 ,\trunc_ln5_reg_2146_reg[10]_i_1_n_1 ,\trunc_ln5_reg_2146_reg[10]_i_1_n_2 ,\trunc_ln5_reg_2146_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_938_p3[12:9]),
        .O(empty_51_fu_945_p2[12:9]),
        .S({\trunc_ln5_reg_2146[10]_i_2_n_0 ,\trunc_ln5_reg_2146[10]_i_3_n_0 ,\trunc_ln5_reg_2146[10]_i_4_n_0 ,\trunc_ln5_reg_2146[10]_i_5_n_0 }));
  FDRE \trunc_ln5_reg_2146_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[13]),
        .Q(trunc_ln5_reg_2146[11]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[14]),
        .Q(trunc_ln5_reg_2146[12]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[15]),
        .Q(trunc_ln5_reg_2146[13]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[16]),
        .Q(trunc_ln5_reg_2146[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln5_reg_2146_reg[14]_i_1 
       (.CI(\trunc_ln5_reg_2146_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln5_reg_2146_reg[14]_i_1_n_0 ,\trunc_ln5_reg_2146_reg[14]_i_1_n_1 ,\trunc_ln5_reg_2146_reg[14]_i_1_n_2 ,\trunc_ln5_reg_2146_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_938_p3[16:13]),
        .O(empty_51_fu_945_p2[16:13]),
        .S({\trunc_ln5_reg_2146[14]_i_2_n_0 ,\trunc_ln5_reg_2146[14]_i_3_n_0 ,\trunc_ln5_reg_2146[14]_i_4_n_0 ,\trunc_ln5_reg_2146[14]_i_5_n_0 }));
  FDRE \trunc_ln5_reg_2146_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[17]),
        .Q(trunc_ln5_reg_2146[15]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[18]),
        .Q(trunc_ln5_reg_2146[16]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[19]),
        .Q(trunc_ln5_reg_2146[17]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[20]),
        .Q(trunc_ln5_reg_2146[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln5_reg_2146_reg[18]_i_1 
       (.CI(\trunc_ln5_reg_2146_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln5_reg_2146_reg[18]_i_1_n_0 ,\trunc_ln5_reg_2146_reg[18]_i_1_n_1 ,\trunc_ln5_reg_2146_reg[18]_i_1_n_2 ,\trunc_ln5_reg_2146_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_938_p3[20:17]),
        .O(empty_51_fu_945_p2[20:17]),
        .S({\trunc_ln5_reg_2146[18]_i_2_n_0 ,\trunc_ln5_reg_2146[18]_i_3_n_0 ,\trunc_ln5_reg_2146[18]_i_4_n_0 ,\trunc_ln5_reg_2146[18]_i_5_n_0 }));
  FDRE \trunc_ln5_reg_2146_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[21]),
        .Q(trunc_ln5_reg_2146[19]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[3]),
        .Q(trunc_ln5_reg_2146[1]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[22]),
        .Q(trunc_ln5_reg_2146[20]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[23]),
        .Q(trunc_ln5_reg_2146[21]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[24]),
        .Q(trunc_ln5_reg_2146[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln5_reg_2146_reg[22]_i_1 
       (.CI(\trunc_ln5_reg_2146_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln5_reg_2146_reg[22]_i_1_n_0 ,\trunc_ln5_reg_2146_reg[22]_i_1_n_1 ,\trunc_ln5_reg_2146_reg[22]_i_1_n_2 ,\trunc_ln5_reg_2146_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_938_p3[24:21]),
        .O(empty_51_fu_945_p2[24:21]),
        .S({\trunc_ln5_reg_2146[22]_i_2_n_0 ,\trunc_ln5_reg_2146[22]_i_3_n_0 ,\trunc_ln5_reg_2146[22]_i_4_n_0 ,\trunc_ln5_reg_2146[22]_i_5_n_0 }));
  FDRE \trunc_ln5_reg_2146_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[25]),
        .Q(trunc_ln5_reg_2146[23]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[26]),
        .Q(trunc_ln5_reg_2146[24]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[27]),
        .Q(trunc_ln5_reg_2146[25]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[28]),
        .Q(trunc_ln5_reg_2146[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln5_reg_2146_reg[26]_i_1 
       (.CI(\trunc_ln5_reg_2146_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln5_reg_2146_reg[26]_i_1_n_0 ,\trunc_ln5_reg_2146_reg[26]_i_1_n_1 ,\trunc_ln5_reg_2146_reg[26]_i_1_n_2 ,\trunc_ln5_reg_2146_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_938_p3[28:25]),
        .O(empty_51_fu_945_p2[28:25]),
        .S({\trunc_ln5_reg_2146[26]_i_2_n_0 ,\trunc_ln5_reg_2146[26]_i_3_n_0 ,\trunc_ln5_reg_2146[26]_i_4_n_0 ,\trunc_ln5_reg_2146[26]_i_5_n_0 }));
  FDRE \trunc_ln5_reg_2146_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[29]),
        .Q(trunc_ln5_reg_2146[27]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[30]),
        .Q(trunc_ln5_reg_2146[28]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[31]),
        .Q(trunc_ln5_reg_2146[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln5_reg_2146_reg[29]_i_2 
       (.CI(\trunc_ln5_reg_2146_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln5_reg_2146_reg[29]_i_2_CO_UNCONNECTED [3:2],\trunc_ln5_reg_2146_reg[29]_i_2_n_2 ,\trunc_ln5_reg_2146_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_6_fu_938_p3[30:29]}),
        .O({\NLW_trunc_ln5_reg_2146_reg[29]_i_2_O_UNCONNECTED [3],empty_51_fu_945_p2[31:29]}),
        .S({1'b0,\trunc_ln5_reg_2146[29]_i_3_n_0 ,\trunc_ln5_reg_2146[29]_i_4_n_0 ,\trunc_ln5_reg_2146[29]_i_5_n_0 }));
  FDRE \trunc_ln5_reg_2146_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[4]),
        .Q(trunc_ln5_reg_2146[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln5_reg_2146_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln5_reg_2146_reg[2]_i_1_n_0 ,\trunc_ln5_reg_2146_reg[2]_i_1_n_1 ,\trunc_ln5_reg_2146_reg[2]_i_1_n_2 ,\trunc_ln5_reg_2146_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_6_fu_938_p3[4:2],1'b0}),
        .O({empty_51_fu_945_p2[4:2],\NLW_trunc_ln5_reg_2146_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln5_reg_2146[2]_i_2_n_0 ,\trunc_ln5_reg_2146[2]_i_3_n_0 ,\trunc_ln5_reg_2146[2]_i_4_n_0 ,dwt_read_reg_1993[1]}));
  FDRE \trunc_ln5_reg_2146_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[5]),
        .Q(trunc_ln5_reg_2146[3]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[6]),
        .Q(trunc_ln5_reg_2146[4]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[7]),
        .Q(trunc_ln5_reg_2146[5]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[8]),
        .Q(trunc_ln5_reg_2146[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln5_reg_2146_reg[6]_i_1 
       (.CI(\trunc_ln5_reg_2146_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln5_reg_2146_reg[6]_i_1_n_0 ,\trunc_ln5_reg_2146_reg[6]_i_1_n_1 ,\trunc_ln5_reg_2146_reg[6]_i_1_n_2 ,\trunc_ln5_reg_2146_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_938_p3[8:5]),
        .O(empty_51_fu_945_p2[8:5]),
        .S({\trunc_ln5_reg_2146[6]_i_2_n_0 ,\trunc_ln5_reg_2146[6]_i_3_n_0 ,\trunc_ln5_reg_2146[6]_i_4_n_0 ,\trunc_ln5_reg_2146[6]_i_5_n_0 }));
  FDRE \trunc_ln5_reg_2146_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[9]),
        .Q(trunc_ln5_reg_2146[7]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[10]),
        .Q(trunc_ln5_reg_2146[8]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_2146_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_21460),
        .D(empty_51_fu_945_p2[11]),
        .Q(trunc_ln5_reg_2146[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[10]_i_2 
       (.I0(tmp_2_fu_806_p3[12]),
        .I1(\wt_read_reg_1999_reg_n_0_[12] ),
        .O(\trunc_ln_reg_2077[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[10]_i_3 
       (.I0(tmp_2_fu_806_p3[11]),
        .I1(\wt_read_reg_1999_reg_n_0_[11] ),
        .O(\trunc_ln_reg_2077[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[10]_i_4 
       (.I0(tmp_2_fu_806_p3[10]),
        .I1(\wt_read_reg_1999_reg_n_0_[10] ),
        .O(\trunc_ln_reg_2077[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[10]_i_5 
       (.I0(tmp_2_fu_806_p3[9]),
        .I1(\wt_read_reg_1999_reg_n_0_[9] ),
        .O(\trunc_ln_reg_2077[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[14]_i_2 
       (.I0(tmp_2_fu_806_p3[16]),
        .I1(\wt_read_reg_1999_reg_n_0_[16] ),
        .O(\trunc_ln_reg_2077[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[14]_i_3 
       (.I0(tmp_2_fu_806_p3[15]),
        .I1(\wt_read_reg_1999_reg_n_0_[15] ),
        .O(\trunc_ln_reg_2077[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[14]_i_4 
       (.I0(tmp_2_fu_806_p3[14]),
        .I1(\wt_read_reg_1999_reg_n_0_[14] ),
        .O(\trunc_ln_reg_2077[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[14]_i_5 
       (.I0(tmp_2_fu_806_p3[13]),
        .I1(\wt_read_reg_1999_reg_n_0_[13] ),
        .O(\trunc_ln_reg_2077[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[18]_i_2 
       (.I0(tmp_2_fu_806_p3[20]),
        .I1(\wt_read_reg_1999_reg_n_0_[20] ),
        .O(\trunc_ln_reg_2077[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[18]_i_3 
       (.I0(tmp_2_fu_806_p3[19]),
        .I1(\wt_read_reg_1999_reg_n_0_[19] ),
        .O(\trunc_ln_reg_2077[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[18]_i_4 
       (.I0(tmp_2_fu_806_p3[18]),
        .I1(\wt_read_reg_1999_reg_n_0_[18] ),
        .O(\trunc_ln_reg_2077[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[18]_i_5 
       (.I0(tmp_2_fu_806_p3[17]),
        .I1(\wt_read_reg_1999_reg_n_0_[17] ),
        .O(\trunc_ln_reg_2077[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[22]_i_2 
       (.I0(tmp_2_fu_806_p3[24]),
        .I1(\wt_read_reg_1999_reg_n_0_[24] ),
        .O(\trunc_ln_reg_2077[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[22]_i_3 
       (.I0(tmp_2_fu_806_p3[23]),
        .I1(\wt_read_reg_1999_reg_n_0_[23] ),
        .O(\trunc_ln_reg_2077[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[22]_i_4 
       (.I0(tmp_2_fu_806_p3[22]),
        .I1(\wt_read_reg_1999_reg_n_0_[22] ),
        .O(\trunc_ln_reg_2077[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[22]_i_5 
       (.I0(tmp_2_fu_806_p3[21]),
        .I1(\wt_read_reg_1999_reg_n_0_[21] ),
        .O(\trunc_ln_reg_2077[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[26]_i_2 
       (.I0(tmp_2_fu_806_p3[28]),
        .I1(\wt_read_reg_1999_reg_n_0_[28] ),
        .O(\trunc_ln_reg_2077[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[26]_i_3 
       (.I0(tmp_2_fu_806_p3[27]),
        .I1(\wt_read_reg_1999_reg_n_0_[27] ),
        .O(\trunc_ln_reg_2077[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[26]_i_4 
       (.I0(tmp_2_fu_806_p3[26]),
        .I1(\wt_read_reg_1999_reg_n_0_[26] ),
        .O(\trunc_ln_reg_2077[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[26]_i_5 
       (.I0(tmp_2_fu_806_p3[25]),
        .I1(\wt_read_reg_1999_reg_n_0_[25] ),
        .O(\trunc_ln_reg_2077[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln_reg_2077[29]_i_1 
       (.I0(cmp22344_reg_2034),
        .I1(ap_CS_fsm_state4),
        .O(trunc_ln_reg_20770));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[29]_i_3 
       (.I0(data20),
        .I1(tmp_2_fu_806_p3[31]),
        .O(\trunc_ln_reg_2077[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[29]_i_4 
       (.I0(tmp_2_fu_806_p3[30]),
        .I1(\wt_read_reg_1999_reg_n_0_[30] ),
        .O(\trunc_ln_reg_2077[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[29]_i_5 
       (.I0(tmp_2_fu_806_p3[29]),
        .I1(\wt_read_reg_1999_reg_n_0_[29] ),
        .O(\trunc_ln_reg_2077[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[2]_i_2 
       (.I0(tmp_2_fu_806_p3[4]),
        .I1(\wt_read_reg_1999_reg_n_0_[4] ),
        .O(\trunc_ln_reg_2077[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[2]_i_3 
       (.I0(tmp_2_fu_806_p3[3]),
        .I1(\wt_read_reg_1999_reg_n_0_[3] ),
        .O(\trunc_ln_reg_2077[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[2]_i_4 
       (.I0(tmp_2_fu_806_p3[2]),
        .I1(\wt_read_reg_1999_reg_n_0_[2] ),
        .O(\trunc_ln_reg_2077[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[6]_i_2 
       (.I0(tmp_2_fu_806_p3[8]),
        .I1(\wt_read_reg_1999_reg_n_0_[8] ),
        .O(\trunc_ln_reg_2077[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[6]_i_3 
       (.I0(tmp_2_fu_806_p3[7]),
        .I1(\wt_read_reg_1999_reg_n_0_[7] ),
        .O(\trunc_ln_reg_2077[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[6]_i_4 
       (.I0(tmp_2_fu_806_p3[6]),
        .I1(\wt_read_reg_1999_reg_n_0_[6] ),
        .O(\trunc_ln_reg_2077[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_2077[6]_i_5 
       (.I0(tmp_2_fu_806_p3[5]),
        .I1(\wt_read_reg_1999_reg_n_0_[5] ),
        .O(\trunc_ln_reg_2077[6]_i_5_n_0 ));
  FDRE \trunc_ln_reg_2077_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[2]),
        .Q(trunc_ln_reg_2077[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[12]),
        .Q(trunc_ln_reg_2077[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2077_reg[10]_i_1 
       (.CI(\trunc_ln_reg_2077_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2077_reg[10]_i_1_n_0 ,\trunc_ln_reg_2077_reg[10]_i_1_n_1 ,\trunc_ln_reg_2077_reg[10]_i_1_n_2 ,\trunc_ln_reg_2077_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_806_p3[12:9]),
        .O(empty_40_fu_813_p2[12:9]),
        .S({\trunc_ln_reg_2077[10]_i_2_n_0 ,\trunc_ln_reg_2077[10]_i_3_n_0 ,\trunc_ln_reg_2077[10]_i_4_n_0 ,\trunc_ln_reg_2077[10]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2077_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[13]),
        .Q(trunc_ln_reg_2077[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[14]),
        .Q(trunc_ln_reg_2077[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[15]),
        .Q(trunc_ln_reg_2077[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[16]),
        .Q(trunc_ln_reg_2077[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2077_reg[14]_i_1 
       (.CI(\trunc_ln_reg_2077_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2077_reg[14]_i_1_n_0 ,\trunc_ln_reg_2077_reg[14]_i_1_n_1 ,\trunc_ln_reg_2077_reg[14]_i_1_n_2 ,\trunc_ln_reg_2077_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_806_p3[16:13]),
        .O(empty_40_fu_813_p2[16:13]),
        .S({\trunc_ln_reg_2077[14]_i_2_n_0 ,\trunc_ln_reg_2077[14]_i_3_n_0 ,\trunc_ln_reg_2077[14]_i_4_n_0 ,\trunc_ln_reg_2077[14]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2077_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[17]),
        .Q(trunc_ln_reg_2077[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[18]),
        .Q(trunc_ln_reg_2077[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[19]),
        .Q(trunc_ln_reg_2077[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[20]),
        .Q(trunc_ln_reg_2077[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2077_reg[18]_i_1 
       (.CI(\trunc_ln_reg_2077_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2077_reg[18]_i_1_n_0 ,\trunc_ln_reg_2077_reg[18]_i_1_n_1 ,\trunc_ln_reg_2077_reg[18]_i_1_n_2 ,\trunc_ln_reg_2077_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_806_p3[20:17]),
        .O(empty_40_fu_813_p2[20:17]),
        .S({\trunc_ln_reg_2077[18]_i_2_n_0 ,\trunc_ln_reg_2077[18]_i_3_n_0 ,\trunc_ln_reg_2077[18]_i_4_n_0 ,\trunc_ln_reg_2077[18]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2077_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[21]),
        .Q(trunc_ln_reg_2077[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[3]),
        .Q(trunc_ln_reg_2077[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[22]),
        .Q(trunc_ln_reg_2077[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[23]),
        .Q(trunc_ln_reg_2077[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[24]),
        .Q(trunc_ln_reg_2077[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2077_reg[22]_i_1 
       (.CI(\trunc_ln_reg_2077_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2077_reg[22]_i_1_n_0 ,\trunc_ln_reg_2077_reg[22]_i_1_n_1 ,\trunc_ln_reg_2077_reg[22]_i_1_n_2 ,\trunc_ln_reg_2077_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_806_p3[24:21]),
        .O(empty_40_fu_813_p2[24:21]),
        .S({\trunc_ln_reg_2077[22]_i_2_n_0 ,\trunc_ln_reg_2077[22]_i_3_n_0 ,\trunc_ln_reg_2077[22]_i_4_n_0 ,\trunc_ln_reg_2077[22]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2077_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[25]),
        .Q(trunc_ln_reg_2077[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[26]),
        .Q(trunc_ln_reg_2077[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[27]),
        .Q(trunc_ln_reg_2077[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[28]),
        .Q(trunc_ln_reg_2077[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2077_reg[26]_i_1 
       (.CI(\trunc_ln_reg_2077_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2077_reg[26]_i_1_n_0 ,\trunc_ln_reg_2077_reg[26]_i_1_n_1 ,\trunc_ln_reg_2077_reg[26]_i_1_n_2 ,\trunc_ln_reg_2077_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_806_p3[28:25]),
        .O(empty_40_fu_813_p2[28:25]),
        .S({\trunc_ln_reg_2077[26]_i_2_n_0 ,\trunc_ln_reg_2077[26]_i_3_n_0 ,\trunc_ln_reg_2077[26]_i_4_n_0 ,\trunc_ln_reg_2077[26]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2077_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[29]),
        .Q(trunc_ln_reg_2077[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[30]),
        .Q(trunc_ln_reg_2077[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[31]),
        .Q(trunc_ln_reg_2077[29]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2077_reg[29]_i_2 
       (.CI(\trunc_ln_reg_2077_reg[26]_i_1_n_0 ),
        .CO({\NLW_trunc_ln_reg_2077_reg[29]_i_2_CO_UNCONNECTED [3:2],\trunc_ln_reg_2077_reg[29]_i_2_n_2 ,\trunc_ln_reg_2077_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_2_fu_806_p3[30:29]}),
        .O({\NLW_trunc_ln_reg_2077_reg[29]_i_2_O_UNCONNECTED [3],empty_40_fu_813_p2[31:29]}),
        .S({1'b0,\trunc_ln_reg_2077[29]_i_3_n_0 ,\trunc_ln_reg_2077[29]_i_4_n_0 ,\trunc_ln_reg_2077[29]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2077_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[4]),
        .Q(trunc_ln_reg_2077[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2077_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_2077_reg[2]_i_1_n_0 ,\trunc_ln_reg_2077_reg[2]_i_1_n_1 ,\trunc_ln_reg_2077_reg[2]_i_1_n_2 ,\trunc_ln_reg_2077_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_2_fu_806_p3[4:2],1'b0}),
        .O({empty_40_fu_813_p2[4:2],\NLW_trunc_ln_reg_2077_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln_reg_2077[2]_i_2_n_0 ,\trunc_ln_reg_2077[2]_i_3_n_0 ,\trunc_ln_reg_2077[2]_i_4_n_0 ,\wt_read_reg_1999_reg_n_0_[1] }));
  FDRE \trunc_ln_reg_2077_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[5]),
        .Q(trunc_ln_reg_2077[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[6]),
        .Q(trunc_ln_reg_2077[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[7]),
        .Q(trunc_ln_reg_2077[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[8]),
        .Q(trunc_ln_reg_2077[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_2077_reg[6]_i_1 
       (.CI(\trunc_ln_reg_2077_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln_reg_2077_reg[6]_i_1_n_0 ,\trunc_ln_reg_2077_reg[6]_i_1_n_1 ,\trunc_ln_reg_2077_reg[6]_i_1_n_2 ,\trunc_ln_reg_2077_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_2_fu_806_p3[8:5]),
        .O(empty_40_fu_813_p2[8:5]),
        .S({\trunc_ln_reg_2077[6]_i_2_n_0 ,\trunc_ln_reg_2077[6]_i_3_n_0 ,\trunc_ln_reg_2077[6]_i_4_n_0 ,\trunc_ln_reg_2077[6]_i_5_n_0 }));
  FDRE \trunc_ln_reg_2077_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[9]),
        .Q(trunc_ln_reg_2077[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[10]),
        .Q(trunc_ln_reg_2077[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_2077_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln_reg_20770),
        .D(empty_40_fu_813_p2[11]),
        .Q(trunc_ln_reg_2077[9]),
        .R(1'b0));
  FDRE \w_1_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[0]),
        .Q(\w_1_reg_566_reg_n_0_[0] ),
        .R(w_1_reg_566));
  FDRE \w_1_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[1]),
        .Q(\w_1_reg_566_reg_n_0_[1] ),
        .R(w_1_reg_566));
  FDRE \w_1_reg_566_reg[2] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[2]),
        .Q(\w_1_reg_566_reg_n_0_[2] ),
        .R(w_1_reg_566));
  FDRE \w_1_reg_566_reg[3] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[3]),
        .Q(\w_1_reg_566_reg_n_0_[3] ),
        .R(w_1_reg_566));
  FDRE \w_1_reg_566_reg[4] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[4]),
        .Q(\w_1_reg_566_reg_n_0_[4] ),
        .R(w_1_reg_566));
  FDRE \w_1_reg_566_reg[5] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[5]),
        .Q(\w_1_reg_566_reg_n_0_[5] ),
        .R(w_1_reg_566));
  FDRE \w_1_reg_566_reg[6] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[6]),
        .Q(\w_1_reg_566_reg_n_0_[6] ),
        .R(w_1_reg_566));
  FDRE \w_1_reg_566_reg[7] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[7]),
        .Q(\w_1_reg_566_reg_n_0_[7] ),
        .R(w_1_reg_566));
  FDRE \w_1_reg_566_reg[8] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[8]),
        .Q(\w_1_reg_566_reg_n_0_[8] ),
        .R(w_1_reg_566));
  FDRE \w_1_reg_566_reg[9] 
       (.C(ap_clk),
        .CE(w_1_reg_5660),
        .D(select_ln77_7_reg_2421[9]),
        .Q(\w_1_reg_566_reg_n_0_[9] ),
        .R(w_1_reg_566));
  FDRE \w_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[0]),
        .Q(w_reg_621[0]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[10]),
        .Q(w_reg_621[10]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[11]),
        .Q(w_reg_621[11]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[12]),
        .Q(w_reg_621[12]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[13]),
        .Q(w_reg_621[13]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[14]),
        .Q(w_reg_621[14]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[15]),
        .Q(w_reg_621[15]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[16]),
        .Q(w_reg_621[16]),
        .R(h_reg_610));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \w_reg_621_reg[16]_i_1 
       (.CI(mac_muladd_10s_10s_10ns_10_4_1_U17_n_35),
        .CO({\w_reg_621_reg[16]_i_1_n_0 ,\w_reg_621_reg[16]_i_1_n_1 ,\w_reg_621_reg[16]_i_1_n_2 ,\w_reg_621_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_1788_p2[16:13]),
        .S(select_ln55_reg_2595[16:13]));
  FDRE \w_reg_621_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[17]),
        .Q(w_reg_621[17]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[18]),
        .Q(w_reg_621[18]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[19]),
        .Q(w_reg_621[19]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[1]),
        .Q(w_reg_621[1]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[20]),
        .Q(w_reg_621[20]),
        .R(h_reg_610));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \w_reg_621_reg[20]_i_1 
       (.CI(\w_reg_621_reg[16]_i_1_n_0 ),
        .CO({\w_reg_621_reg[20]_i_1_n_0 ,\w_reg_621_reg[20]_i_1_n_1 ,\w_reg_621_reg[20]_i_1_n_2 ,\w_reg_621_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_1788_p2[20:17]),
        .S(select_ln55_reg_2595[20:17]));
  FDRE \w_reg_621_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[21]),
        .Q(w_reg_621[21]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[22]),
        .Q(w_reg_621[22]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[23]),
        .Q(w_reg_621[23]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[24]),
        .Q(w_reg_621[24]),
        .R(h_reg_610));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \w_reg_621_reg[24]_i_1 
       (.CI(\w_reg_621_reg[20]_i_1_n_0 ),
        .CO({\w_reg_621_reg[24]_i_1_n_0 ,\w_reg_621_reg[24]_i_1_n_1 ,\w_reg_621_reg[24]_i_1_n_2 ,\w_reg_621_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_1788_p2[24:21]),
        .S(select_ln55_reg_2595[24:21]));
  FDRE \w_reg_621_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[25]),
        .Q(w_reg_621[25]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[26]),
        .Q(w_reg_621[26]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[27]),
        .Q(w_reg_621[27]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[28]),
        .Q(w_reg_621[28]),
        .R(h_reg_610));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \w_reg_621_reg[28]_i_1 
       (.CI(\w_reg_621_reg[24]_i_1_n_0 ),
        .CO({\w_reg_621_reg[28]_i_1_n_0 ,\w_reg_621_reg[28]_i_1_n_1 ,\w_reg_621_reg[28]_i_1_n_2 ,\w_reg_621_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln56_fu_1788_p2[28:25]),
        .S(select_ln55_reg_2595[28:25]));
  FDRE \w_reg_621_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[29]),
        .Q(w_reg_621[29]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[2]),
        .Q(w_reg_621[2]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[30]),
        .Q(w_reg_621[30]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[31]),
        .Q(w_reg_621[31]),
        .R(h_reg_610));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \w_reg_621_reg[31]_i_1 
       (.CI(\w_reg_621_reg[28]_i_1_n_0 ),
        .CO({\NLW_w_reg_621_reg[31]_i_1_CO_UNCONNECTED [3:2],\w_reg_621_reg[31]_i_1_n_2 ,\w_reg_621_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_w_reg_621_reg[31]_i_1_O_UNCONNECTED [3],add_ln56_fu_1788_p2[31:29]}),
        .S({1'b0,select_ln55_reg_2595[31:29]}));
  FDRE \w_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[3]),
        .Q(w_reg_621[3]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[4]),
        .Q(w_reg_621[4]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[5]),
        .Q(w_reg_621[5]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[6]),
        .Q(w_reg_621[6]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[7]),
        .Q(w_reg_621[7]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[8]),
        .Q(w_reg_621[8]),
        .R(h_reg_610));
  FDRE \w_reg_621_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm135_out),
        .D(add_ln56_fu_1788_p2[9]),
        .Q(w_reg_621[9]),
        .R(h_reg_610));
  nn_conv_combined_0_0_conv_combined_wbuf_V_5 wbuf_V_U
       (.Q(gmem_addr_read_reg_2102),
        .WEA(wbuf_V_we0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .fw_reg_654_reg(fw_reg_654_reg[4:0]),
        .ram_reg(gmem_m_axi_U_n_77),
        .ram_reg_0(ap_CS_fsm_pp4_stage0),
        .ram_reg_1(add_ln44_1_reg_2097_pp0_iter1_reg),
        .ram_reg_2(add_ln1118_1_reg_2635),
        .wbuf_V_q0(wbuf_V_q0));
  FDRE \wt_read_reg_1999_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[10]),
        .Q(\wt_read_reg_1999_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[11]),
        .Q(\wt_read_reg_1999_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[12]),
        .Q(\wt_read_reg_1999_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[13]),
        .Q(\wt_read_reg_1999_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[14]),
        .Q(\wt_read_reg_1999_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[15]),
        .Q(\wt_read_reg_1999_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[16]),
        .Q(\wt_read_reg_1999_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[17]),
        .Q(\wt_read_reg_1999_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[18]),
        .Q(\wt_read_reg_1999_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[19]),
        .Q(\wt_read_reg_1999_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[1]),
        .Q(\wt_read_reg_1999_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[20]),
        .Q(\wt_read_reg_1999_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[21]),
        .Q(\wt_read_reg_1999_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[22]),
        .Q(\wt_read_reg_1999_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[23]),
        .Q(\wt_read_reg_1999_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[24]),
        .Q(\wt_read_reg_1999_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[25]),
        .Q(\wt_read_reg_1999_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[26]),
        .Q(\wt_read_reg_1999_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[27]),
        .Q(\wt_read_reg_1999_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[28]),
        .Q(\wt_read_reg_1999_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[29]),
        .Q(\wt_read_reg_1999_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[2]),
        .Q(\wt_read_reg_1999_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[30]),
        .Q(\wt_read_reg_1999_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[31]),
        .Q(data20),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[3]),
        .Q(\wt_read_reg_1999_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[4]),
        .Q(\wt_read_reg_1999_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[5]),
        .Q(\wt_read_reg_1999_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[6]),
        .Q(\wt_read_reg_1999_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[7]),
        .Q(\wt_read_reg_1999_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[8]),
        .Q(\wt_read_reg_1999_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wt_read_reg_1999_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(wt[9]),
        .Q(\wt_read_reg_1999_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[10]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[8]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[8]),
        .O(\^x_Addr_A [10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[11]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[9]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[9]),
        .O(\^x_Addr_A [11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_Addr_A[11]_INST_0_i_1 
       (.CI(\x_Addr_A[9]_INST_0_i_1_n_0 ),
        .CO({\NLW_x_Addr_A[11]_INST_0_i_1_CO_UNCONNECTED [3:1],\x_Addr_A[11]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln60_reg_2640_reg_n_97}),
        .O({\NLW_x_Addr_A[11]_INST_0_i_1_O_UNCONNECTED [3:2],add_ln1116_fu_1846_p2[9:8]}),
        .S({1'b0,1'b0,\x_Addr_A[11]_INST_0_i_2_n_0 ,\x_Addr_A[11]_INST_0_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[11]_INST_0_i_2 
       (.I0(fw_reg_654_reg[9]),
        .I1(add_ln60_reg_2640_reg_n_96),
        .O(\x_Addr_A[11]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[11]_INST_0_i_3 
       (.I0(add_ln60_reg_2640_reg_n_97),
        .I1(fw_reg_654_reg[8]),
        .O(\x_Addr_A[11]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[2]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[0]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[0]),
        .O(\^x_Addr_A [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[3]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[1]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[1]),
        .O(\^x_Addr_A [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[4]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[2]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[2]),
        .O(\^x_Addr_A [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[5]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[3]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[3]),
        .O(\^x_Addr_A [5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_Addr_A[5]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\x_Addr_A[5]_INST_0_i_1_n_0 ,\x_Addr_A[5]_INST_0_i_1_n_1 ,\x_Addr_A[5]_INST_0_i_1_n_2 ,\x_Addr_A[5]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln60_reg_2640_reg_n_102,add_ln60_reg_2640_reg_n_103,add_ln60_reg_2640_reg_n_104,add_ln60_reg_2640_reg_n_105}),
        .O(add_ln1116_fu_1846_p2[3:0]),
        .S({\x_Addr_A[5]_INST_0_i_2_n_0 ,\x_Addr_A[5]_INST_0_i_3_n_0 ,\x_Addr_A[5]_INST_0_i_4_n_0 ,\x_Addr_A[5]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[5]_INST_0_i_2 
       (.I0(add_ln60_reg_2640_reg_n_102),
        .I1(fw_reg_654_reg[3]),
        .O(\x_Addr_A[5]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[5]_INST_0_i_3 
       (.I0(add_ln60_reg_2640_reg_n_103),
        .I1(fw_reg_654_reg[2]),
        .O(\x_Addr_A[5]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[5]_INST_0_i_4 
       (.I0(add_ln60_reg_2640_reg_n_104),
        .I1(fw_reg_654_reg[1]),
        .O(\x_Addr_A[5]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[5]_INST_0_i_5 
       (.I0(add_ln60_reg_2640_reg_n_105),
        .I1(fw_reg_654_reg[0]),
        .O(\x_Addr_A[5]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[6]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[4]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[4]),
        .O(\^x_Addr_A [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[7]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[5]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[5]),
        .O(\^x_Addr_A [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[8]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[6]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[6]),
        .O(\^x_Addr_A [8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \x_Addr_A[9]_INST_0 
       (.I0(add_ln1116_fu_1846_p2[7]),
        .I1(ap_CS_fsm_pp4_stage0),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(add_ln1118_reg_2426[7]),
        .O(\^x_Addr_A [9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \x_Addr_A[9]_INST_0_i_1 
       (.CI(\x_Addr_A[5]_INST_0_i_1_n_0 ),
        .CO({\x_Addr_A[9]_INST_0_i_1_n_0 ,\x_Addr_A[9]_INST_0_i_1_n_1 ,\x_Addr_A[9]_INST_0_i_1_n_2 ,\x_Addr_A[9]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln60_reg_2640_reg_n_98,add_ln60_reg_2640_reg_n_99,add_ln60_reg_2640_reg_n_100,add_ln60_reg_2640_reg_n_101}),
        .O(add_ln1116_fu_1846_p2[7:4]),
        .S({\x_Addr_A[9]_INST_0_i_2_n_0 ,\x_Addr_A[9]_INST_0_i_3_n_0 ,\x_Addr_A[9]_INST_0_i_4_n_0 ,\x_Addr_A[9]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[9]_INST_0_i_2 
       (.I0(add_ln60_reg_2640_reg_n_98),
        .I1(fw_reg_654_reg[7]),
        .O(\x_Addr_A[9]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[9]_INST_0_i_3 
       (.I0(add_ln60_reg_2640_reg_n_99),
        .I1(fw_reg_654_reg[6]),
        .O(\x_Addr_A[9]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[9]_INST_0_i_4 
       (.I0(add_ln60_reg_2640_reg_n_100),
        .I1(fw_reg_654_reg[5]),
        .O(\x_Addr_A[9]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_Addr_A[9]_INST_0_i_5 
       (.I0(add_ln60_reg_2640_reg_n_101),
        .I1(fw_reg_654_reg[4]),
        .O(\x_Addr_A[9]_INST_0_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[0]_INST_0 
       (.I0(lhs_1_fu_1869_p3[23]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[0]),
        .O(y_Din_A[0]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[10]_INST_0 
       (.I0(lhs_1_fu_1869_p3[33]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[10]),
        .O(y_Din_A[10]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[11]_INST_0 
       (.I0(lhs_1_fu_1869_p3[34]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[11]),
        .O(y_Din_A[11]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[12]_INST_0 
       (.I0(lhs_1_fu_1869_p3[35]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[12]),
        .O(y_Din_A[12]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[13]_INST_0 
       (.I0(lhs_1_fu_1869_p3[36]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[13]),
        .O(y_Din_A[13]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[14]_INST_0 
       (.I0(lhs_1_fu_1869_p3[37]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[14]),
        .O(y_Din_A[14]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[15]_INST_0 
       (.I0(lhs_1_fu_1869_p3[38]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[15]),
        .O(y_Din_A[15]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[16]_INST_0 
       (.I0(lhs_1_fu_1869_p3[39]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[16]),
        .O(y_Din_A[16]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[17]_INST_0 
       (.I0(lhs_1_fu_1869_p3[40]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[17]),
        .O(y_Din_A[17]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[18]_INST_0 
       (.I0(lhs_1_fu_1869_p3[41]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[18]),
        .O(y_Din_A[18]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[19]_INST_0 
       (.I0(lhs_1_fu_1869_p3[42]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[19]),
        .O(y_Din_A[19]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[1]_INST_0 
       (.I0(lhs_1_fu_1869_p3[24]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[1]),
        .O(y_Din_A[1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[20]_INST_0 
       (.I0(lhs_1_fu_1869_p3[43]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[20]),
        .O(y_Din_A[20]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[21]_INST_0 
       (.I0(lhs_1_fu_1869_p3[44]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[21]),
        .O(y_Din_A[21]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[22]_INST_0 
       (.I0(lhs_1_fu_1869_p3[45]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[22]),
        .O(y_Din_A[22]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[23]_INST_0 
       (.I0(lhs_1_fu_1869_p3[46]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[23]),
        .O(y_Din_A[23]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[24]_INST_0 
       (.I0(lhs_1_fu_1869_p3[47]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[24]),
        .O(y_Din_A[24]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[25]_INST_0 
       (.I0(lhs_1_fu_1869_p3[48]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[25]),
        .O(y_Din_A[25]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[26]_INST_0 
       (.I0(lhs_1_fu_1869_p3[49]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[26]),
        .O(y_Din_A[26]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[27]_INST_0 
       (.I0(lhs_1_fu_1869_p3[50]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[27]),
        .O(y_Din_A[27]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[28]_INST_0 
       (.I0(lhs_1_fu_1869_p3[51]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[28]),
        .O(y_Din_A[28]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[29]_INST_0 
       (.I0(lhs_1_fu_1869_p3[52]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[29]),
        .O(y_Din_A[29]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[2]_INST_0 
       (.I0(lhs_1_fu_1869_p3[25]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[2]),
        .O(y_Din_A[2]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[30]_INST_0 
       (.I0(lhs_1_fu_1869_p3[53]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[30]),
        .O(y_Din_A[30]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[31]_INST_0 
       (.I0(lhs_1_fu_1869_p3[54]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[31]),
        .O(y_Din_A[31]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[3]_INST_0 
       (.I0(lhs_1_fu_1869_p3[26]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[3]),
        .O(y_Din_A[3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[4]_INST_0 
       (.I0(lhs_1_fu_1869_p3[27]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[4]),
        .O(y_Din_A[4]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[5]_INST_0 
       (.I0(lhs_1_fu_1869_p3[28]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[5]),
        .O(y_Din_A[5]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[6]_INST_0 
       (.I0(lhs_1_fu_1869_p3[29]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[6]),
        .O(y_Din_A[6]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[7]_INST_0 
       (.I0(lhs_1_fu_1869_p3[30]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[7]),
        .O(y_Din_A[7]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[8]_INST_0 
       (.I0(lhs_1_fu_1869_p3[31]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[8]),
        .O(y_Din_A[8]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Din_A[9]_INST_0 
       (.I0(lhs_1_fu_1869_p3[32]),
        .I1(ap_CS_fsm_state78),
        .I2(b_read_reg_1987[9]),
        .O(y_Din_A[9]));
  LUT2 #(
    .INIT(4'hE)) 
    \y_WEN_A[0]_INST_0 
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state78),
        .O(y_EN_A));
  FDRE \y_addr_reg_2606_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_9),
        .Q(y_addr_reg_2606[0]),
        .R(1'b0));
  FDRE \y_addr_reg_2606_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_8),
        .Q(y_addr_reg_2606[1]),
        .R(1'b0));
  FDRE \y_addr_reg_2606_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_7),
        .Q(y_addr_reg_2606[2]),
        .R(1'b0));
  FDRE \y_addr_reg_2606_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_6),
        .Q(y_addr_reg_2606[3]),
        .R(1'b0));
  FDRE \y_addr_reg_2606_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_5),
        .Q(y_addr_reg_2606[4]),
        .R(1'b0));
  FDRE \y_addr_reg_2606_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_4),
        .Q(y_addr_reg_2606[5]),
        .R(1'b0));
  FDRE \y_addr_reg_2606_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_3),
        .Q(y_addr_reg_2606[6]),
        .R(1'b0));
  FDRE \y_addr_reg_2606_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_2),
        .Q(y_addr_reg_2606[7]),
        .R(1'b0));
  FDRE \y_addr_reg_2606_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_1),
        .Q(y_addr_reg_2606[8]),
        .R(1'b0));
  FDRE \y_addr_reg_2606_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state70),
        .D(mac_muladd_10s_10s_10ns_10_4_1_U17_n_0),
        .Q(y_addr_reg_2606[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv_combined_CRTL_BUS_s_axi" *) 
module nn_conv_combined_0_0_conv_combined_CRTL_BUS_s_axi
   (ap_NS_fsm155_out,
    D,
    CO,
    \FSM_onehot_rstate_reg[1]_0 ,
    FH,
    FW,
    W,
    O205,
    icmp_ln42_fu_745_p2,
    cmp22344_fu_751_p2,
    outW_fu_739_p2,
    s_axi_CRTL_BUS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CRTL_BUS_RVALID,
    wt,
    dwt,
    b,
    s_axi_CRTL_BUS_RDATA,
    interrupt,
    fwprop,
    Q,
    \ap_CS_fsm_reg[0] ,
    icmp_ln42_reg_2030,
    int_ap_ready_reg_i_2_0,
    int_ap_ready_reg_i_2_1,
    s_axi_CRTL_BUS_ARVALID,
    int_ap_idle_reg_0,
    ap_clk,
    s_axi_CRTL_BUS_AWADDR,
    s_axi_CRTL_BUS_WDATA,
    s_axi_CRTL_BUS_WSTRB,
    s_axi_CRTL_BUS_ARADDR,
    s_axi_CRTL_BUS_BREADY,
    s_axi_CRTL_BUS_WVALID,
    s_axi_CRTL_BUS_AWVALID,
    s_axi_CRTL_BUS_RREADY);
  output ap_NS_fsm155_out;
  output [1:0]D;
  output [0:0]CO;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [31:0]FH;
  output [31:0]FW;
  output [31:0]W;
  output [31:0]O205;
  output [0:0]icmp_ln42_fu_745_p2;
  output [0:0]cmp22344_fu_751_p2;
  output [9:0]outW_fu_739_p2;
  output s_axi_CRTL_BUS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CRTL_BUS_RVALID;
  output [30:0]wt;
  output [30:0]dwt;
  output [31:0]b;
  output [31:0]s_axi_CRTL_BUS_RDATA;
  output interrupt;
  output fwprop;
  input [2:0]Q;
  input \ap_CS_fsm_reg[0] ;
  input icmp_ln42_reg_2030;
  input [30:0]int_ap_ready_reg_i_2_0;
  input [31:0]int_ap_ready_reg_i_2_1;
  input s_axi_CRTL_BUS_ARVALID;
  input int_ap_idle_reg_0;
  input ap_clk;
  input [6:0]s_axi_CRTL_BUS_AWADDR;
  input [31:0]s_axi_CRTL_BUS_WDATA;
  input [3:0]s_axi_CRTL_BUS_WSTRB;
  input [6:0]s_axi_CRTL_BUS_ARADDR;
  input s_axi_CRTL_BUS_BREADY;
  input s_axi_CRTL_BUS_WVALID;
  input s_axi_CRTL_BUS_AWVALID;
  input s_axi_CRTL_BUS_RREADY;

  wire [0:0]CO;
  wire [1:0]D;
  wire [31:0]FH;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [31:0]FW;
  wire [31:0]H;
  wire [31:0]O205;
  wire [2:0]Q;
  wire [31:0]W;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_NS_fsm155_out;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_start;
  wire [31:0]b;
  wire [0:0]cmp22344_fu_751_p2;
  wire \cmp22344_reg_2034[0]_i_10_n_0 ;
  wire \cmp22344_reg_2034[0]_i_12_n_0 ;
  wire \cmp22344_reg_2034[0]_i_13_n_0 ;
  wire \cmp22344_reg_2034[0]_i_14_n_0 ;
  wire \cmp22344_reg_2034[0]_i_15_n_0 ;
  wire \cmp22344_reg_2034[0]_i_16_n_0 ;
  wire \cmp22344_reg_2034[0]_i_17_n_0 ;
  wire \cmp22344_reg_2034[0]_i_18_n_0 ;
  wire \cmp22344_reg_2034[0]_i_19_n_0 ;
  wire \cmp22344_reg_2034[0]_i_21_n_0 ;
  wire \cmp22344_reg_2034[0]_i_22_n_0 ;
  wire \cmp22344_reg_2034[0]_i_23_n_0 ;
  wire \cmp22344_reg_2034[0]_i_24_n_0 ;
  wire \cmp22344_reg_2034[0]_i_25_n_0 ;
  wire \cmp22344_reg_2034[0]_i_26_n_0 ;
  wire \cmp22344_reg_2034[0]_i_27_n_0 ;
  wire \cmp22344_reg_2034[0]_i_28_n_0 ;
  wire \cmp22344_reg_2034[0]_i_29_n_0 ;
  wire \cmp22344_reg_2034[0]_i_30_n_0 ;
  wire \cmp22344_reg_2034[0]_i_31_n_0 ;
  wire \cmp22344_reg_2034[0]_i_32_n_0 ;
  wire \cmp22344_reg_2034[0]_i_33_n_0 ;
  wire \cmp22344_reg_2034[0]_i_34_n_0 ;
  wire \cmp22344_reg_2034[0]_i_35_n_0 ;
  wire \cmp22344_reg_2034[0]_i_36_n_0 ;
  wire \cmp22344_reg_2034[0]_i_3_n_0 ;
  wire \cmp22344_reg_2034[0]_i_4_n_0 ;
  wire \cmp22344_reg_2034[0]_i_5_n_0 ;
  wire \cmp22344_reg_2034[0]_i_6_n_0 ;
  wire \cmp22344_reg_2034[0]_i_7_n_0 ;
  wire \cmp22344_reg_2034[0]_i_8_n_0 ;
  wire \cmp22344_reg_2034[0]_i_9_n_0 ;
  wire \cmp22344_reg_2034_reg[0]_i_11_n_0 ;
  wire \cmp22344_reg_2034_reg[0]_i_11_n_1 ;
  wire \cmp22344_reg_2034_reg[0]_i_11_n_2 ;
  wire \cmp22344_reg_2034_reg[0]_i_11_n_3 ;
  wire \cmp22344_reg_2034_reg[0]_i_1_n_1 ;
  wire \cmp22344_reg_2034_reg[0]_i_1_n_2 ;
  wire \cmp22344_reg_2034_reg[0]_i_1_n_3 ;
  wire \cmp22344_reg_2034_reg[0]_i_20_n_0 ;
  wire \cmp22344_reg_2034_reg[0]_i_20_n_1 ;
  wire \cmp22344_reg_2034_reg[0]_i_20_n_2 ;
  wire \cmp22344_reg_2034_reg[0]_i_20_n_3 ;
  wire \cmp22344_reg_2034_reg[0]_i_2_n_0 ;
  wire \cmp22344_reg_2034_reg[0]_i_2_n_1 ;
  wire \cmp22344_reg_2034_reg[0]_i_2_n_2 ;
  wire \cmp22344_reg_2034_reg[0]_i_2_n_3 ;
  wire [7:1]data0;
  wire [30:0]dwt;
  wire fwprop;
  wire [0:0]icmp_ln42_fu_745_p2;
  wire icmp_ln42_reg_2030;
  wire \icmp_ln42_reg_2030[0]_i_10_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_12_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_13_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_14_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_15_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_16_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_17_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_18_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_19_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_21_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_22_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_23_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_24_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_25_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_26_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_27_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_28_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_29_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_30_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_31_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_32_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_33_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_34_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_35_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_36_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_3_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_4_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_5_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_6_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_7_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_8_n_0 ;
  wire \icmp_ln42_reg_2030[0]_i_9_n_0 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_11_n_0 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_11_n_1 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_11_n_2 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_11_n_3 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_1_n_1 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_1_n_2 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_1_n_3 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_20_n_0 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_20_n_1 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_20_n_2 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_20_n_3 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_2_n_0 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_2_n_1 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_2_n_2 ;
  wire \icmp_ln42_reg_2030_reg[0]_i_2_n_3 ;
  wire [31:0]int_FH0;
  wire \int_FH[31]_i_1_n_0 ;
  wire \int_FH[31]_i_3_n_0 ;
  wire [31:0]int_FW0;
  wire \int_FW[31]_i_1_n_0 ;
  wire [31:0]int_H0;
  wire \int_H[31]_i_1_n_0 ;
  wire [31:0]int_W0;
  wire \int_W[31]_i_1_n_0 ;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_idle_reg_0;
  wire int_ap_ready_i_10_n_0;
  wire int_ap_ready_i_11_n_0;
  wire int_ap_ready_i_12_n_0;
  wire int_ap_ready_i_13_n_0;
  wire int_ap_ready_i_14_n_0;
  wire int_ap_ready_i_15_n_0;
  wire int_ap_ready_i_4_n_0;
  wire int_ap_ready_i_5_n_0;
  wire int_ap_ready_i_6_n_0;
  wire int_ap_ready_i_8_n_0;
  wire int_ap_ready_i_9_n_0;
  wire [30:0]int_ap_ready_reg_i_2_0;
  wire [31:0]int_ap_ready_reg_i_2_1;
  wire int_ap_ready_reg_i_2_n_2;
  wire int_ap_ready_reg_i_2_n_3;
  wire int_ap_ready_reg_i_3_n_0;
  wire int_ap_ready_reg_i_3_n_1;
  wire int_ap_ready_reg_i_3_n_2;
  wire int_ap_ready_reg_i_3_n_3;
  wire int_ap_ready_reg_i_7_n_0;
  wire int_ap_ready_reg_i_7_n_1;
  wire int_ap_ready_reg_i_7_n_2;
  wire int_ap_ready_reg_i_7_n_3;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_b0;
  wire \int_b[31]_i_1_n_0 ;
  wire [31:0]int_db0;
  wire \int_db[31]_i_1_n_0 ;
  wire \int_db_reg_n_0_[0] ;
  wire \int_db_reg_n_0_[10] ;
  wire \int_db_reg_n_0_[11] ;
  wire \int_db_reg_n_0_[12] ;
  wire \int_db_reg_n_0_[13] ;
  wire \int_db_reg_n_0_[14] ;
  wire \int_db_reg_n_0_[15] ;
  wire \int_db_reg_n_0_[16] ;
  wire \int_db_reg_n_0_[17] ;
  wire \int_db_reg_n_0_[18] ;
  wire \int_db_reg_n_0_[19] ;
  wire \int_db_reg_n_0_[1] ;
  wire \int_db_reg_n_0_[20] ;
  wire \int_db_reg_n_0_[21] ;
  wire \int_db_reg_n_0_[22] ;
  wire \int_db_reg_n_0_[23] ;
  wire \int_db_reg_n_0_[24] ;
  wire \int_db_reg_n_0_[25] ;
  wire \int_db_reg_n_0_[26] ;
  wire \int_db_reg_n_0_[27] ;
  wire \int_db_reg_n_0_[28] ;
  wire \int_db_reg_n_0_[29] ;
  wire \int_db_reg_n_0_[2] ;
  wire \int_db_reg_n_0_[30] ;
  wire \int_db_reg_n_0_[31] ;
  wire \int_db_reg_n_0_[3] ;
  wire \int_db_reg_n_0_[4] ;
  wire \int_db_reg_n_0_[5] ;
  wire \int_db_reg_n_0_[6] ;
  wire \int_db_reg_n_0_[7] ;
  wire \int_db_reg_n_0_[8] ;
  wire \int_db_reg_n_0_[9] ;
  wire [31:0]int_dwt0;
  wire \int_dwt[31]_i_1_n_0 ;
  wire \int_dwt_reg_n_0_[0] ;
  wire \int_fwprop[0]_i_1_n_0 ;
  wire \int_fwprop[0]_i_2_n_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_i_3_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier[1]_i_3_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_wt0;
  wire \int_wt[31]_i_1_n_0 ;
  wire \int_wt[31]_i_3_n_0 ;
  wire \int_wt_reg_n_0_[0] ;
  wire interrupt;
  wire \outH_reg_2016[11]_i_2_n_0 ;
  wire \outH_reg_2016[11]_i_3_n_0 ;
  wire \outH_reg_2016[11]_i_4_n_0 ;
  wire \outH_reg_2016[11]_i_5_n_0 ;
  wire \outH_reg_2016[11]_i_6_n_0 ;
  wire \outH_reg_2016[11]_i_7_n_0 ;
  wire \outH_reg_2016[11]_i_8_n_0 ;
  wire \outH_reg_2016[11]_i_9_n_0 ;
  wire \outH_reg_2016[15]_i_2_n_0 ;
  wire \outH_reg_2016[15]_i_3_n_0 ;
  wire \outH_reg_2016[15]_i_4_n_0 ;
  wire \outH_reg_2016[15]_i_5_n_0 ;
  wire \outH_reg_2016[15]_i_6_n_0 ;
  wire \outH_reg_2016[15]_i_7_n_0 ;
  wire \outH_reg_2016[15]_i_8_n_0 ;
  wire \outH_reg_2016[15]_i_9_n_0 ;
  wire \outH_reg_2016[19]_i_2_n_0 ;
  wire \outH_reg_2016[19]_i_3_n_0 ;
  wire \outH_reg_2016[19]_i_4_n_0 ;
  wire \outH_reg_2016[19]_i_5_n_0 ;
  wire \outH_reg_2016[19]_i_6_n_0 ;
  wire \outH_reg_2016[19]_i_7_n_0 ;
  wire \outH_reg_2016[19]_i_8_n_0 ;
  wire \outH_reg_2016[19]_i_9_n_0 ;
  wire \outH_reg_2016[23]_i_2_n_0 ;
  wire \outH_reg_2016[23]_i_3_n_0 ;
  wire \outH_reg_2016[23]_i_4_n_0 ;
  wire \outH_reg_2016[23]_i_5_n_0 ;
  wire \outH_reg_2016[23]_i_6_n_0 ;
  wire \outH_reg_2016[23]_i_7_n_0 ;
  wire \outH_reg_2016[23]_i_8_n_0 ;
  wire \outH_reg_2016[23]_i_9_n_0 ;
  wire \outH_reg_2016[27]_i_2_n_0 ;
  wire \outH_reg_2016[27]_i_3_n_0 ;
  wire \outH_reg_2016[27]_i_4_n_0 ;
  wire \outH_reg_2016[27]_i_5_n_0 ;
  wire \outH_reg_2016[27]_i_6_n_0 ;
  wire \outH_reg_2016[27]_i_7_n_0 ;
  wire \outH_reg_2016[27]_i_8_n_0 ;
  wire \outH_reg_2016[27]_i_9_n_0 ;
  wire \outH_reg_2016[31]_i_2_n_0 ;
  wire \outH_reg_2016[31]_i_3_n_0 ;
  wire \outH_reg_2016[31]_i_4_n_0 ;
  wire \outH_reg_2016[31]_i_5_n_0 ;
  wire \outH_reg_2016[31]_i_6_n_0 ;
  wire \outH_reg_2016[31]_i_7_n_0 ;
  wire \outH_reg_2016[31]_i_8_n_0 ;
  wire \outH_reg_2016[3]_i_2_n_0 ;
  wire \outH_reg_2016[3]_i_3_n_0 ;
  wire \outH_reg_2016[3]_i_4_n_0 ;
  wire \outH_reg_2016[3]_i_5_n_0 ;
  wire \outH_reg_2016[3]_i_6_n_0 ;
  wire \outH_reg_2016[3]_i_7_n_0 ;
  wire \outH_reg_2016[7]_i_2_n_0 ;
  wire \outH_reg_2016[7]_i_3_n_0 ;
  wire \outH_reg_2016[7]_i_4_n_0 ;
  wire \outH_reg_2016[7]_i_5_n_0 ;
  wire \outH_reg_2016[7]_i_6_n_0 ;
  wire \outH_reg_2016[7]_i_7_n_0 ;
  wire \outH_reg_2016[7]_i_8_n_0 ;
  wire \outH_reg_2016[7]_i_9_n_0 ;
  wire \outH_reg_2016_reg[11]_i_1_n_0 ;
  wire \outH_reg_2016_reg[11]_i_1_n_1 ;
  wire \outH_reg_2016_reg[11]_i_1_n_2 ;
  wire \outH_reg_2016_reg[11]_i_1_n_3 ;
  wire \outH_reg_2016_reg[15]_i_1_n_0 ;
  wire \outH_reg_2016_reg[15]_i_1_n_1 ;
  wire \outH_reg_2016_reg[15]_i_1_n_2 ;
  wire \outH_reg_2016_reg[15]_i_1_n_3 ;
  wire \outH_reg_2016_reg[19]_i_1_n_0 ;
  wire \outH_reg_2016_reg[19]_i_1_n_1 ;
  wire \outH_reg_2016_reg[19]_i_1_n_2 ;
  wire \outH_reg_2016_reg[19]_i_1_n_3 ;
  wire \outH_reg_2016_reg[23]_i_1_n_0 ;
  wire \outH_reg_2016_reg[23]_i_1_n_1 ;
  wire \outH_reg_2016_reg[23]_i_1_n_2 ;
  wire \outH_reg_2016_reg[23]_i_1_n_3 ;
  wire \outH_reg_2016_reg[27]_i_1_n_0 ;
  wire \outH_reg_2016_reg[27]_i_1_n_1 ;
  wire \outH_reg_2016_reg[27]_i_1_n_2 ;
  wire \outH_reg_2016_reg[27]_i_1_n_3 ;
  wire \outH_reg_2016_reg[31]_i_1_n_1 ;
  wire \outH_reg_2016_reg[31]_i_1_n_2 ;
  wire \outH_reg_2016_reg[31]_i_1_n_3 ;
  wire \outH_reg_2016_reg[3]_i_1_n_0 ;
  wire \outH_reg_2016_reg[3]_i_1_n_1 ;
  wire \outH_reg_2016_reg[3]_i_1_n_2 ;
  wire \outH_reg_2016_reg[3]_i_1_n_3 ;
  wire \outH_reg_2016_reg[7]_i_1_n_0 ;
  wire \outH_reg_2016_reg[7]_i_1_n_1 ;
  wire \outH_reg_2016_reg[7]_i_1_n_2 ;
  wire \outH_reg_2016_reg[7]_i_1_n_3 ;
  wire [9:0]outW_fu_739_p2;
  wire p_0_in;
  wire p_1_in;
  wire p_reg_reg_i_10__2_n_0;
  wire p_reg_reg_i_11__1_n_0;
  wire p_reg_reg_i_12__1_n_0;
  wire p_reg_reg_i_13__1_n_0;
  wire p_reg_reg_i_14__1_n_0;
  wire p_reg_reg_i_15__0_n_0;
  wire p_reg_reg_i_16__0_n_0;
  wire p_reg_reg_i_17_n_0;
  wire p_reg_reg_i_18_n_0;
  wire p_reg_reg_i_19_n_0;
  wire p_reg_reg_i_1__1_n_3;
  wire p_reg_reg_i_20_n_0;
  wire p_reg_reg_i_21_n_0;
  wire p_reg_reg_i_2__2_n_0;
  wire p_reg_reg_i_2__2_n_1;
  wire p_reg_reg_i_2__2_n_2;
  wire p_reg_reg_i_2__2_n_3;
  wire p_reg_reg_i_3__2_n_0;
  wire p_reg_reg_i_3__2_n_1;
  wire p_reg_reg_i_3__2_n_2;
  wire p_reg_reg_i_3__2_n_3;
  wire p_reg_reg_i_5__2_n_0;
  wire p_reg_reg_i_6__2_n_0;
  wire p_reg_reg_i_7__2_n_0;
  wire p_reg_reg_i_8__2_n_0;
  wire p_reg_reg_i_9__2_n_0;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[10]_i_4_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[11]_i_4_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[12]_i_4_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[13]_i_4_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[14]_i_4_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[16]_i_4_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[17]_i_4_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[18]_i_4_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[19]_i_4_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[20]_i_4_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[21]_i_4_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[22]_i_4_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[23]_i_4_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[24]_i_4_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[25]_i_4_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[26]_i_4_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[27]_i_4_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[28]_i_4_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[29]_i_4_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[30]_i_4_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[8]_i_4_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[1]_i_2_n_0 ;
  wire \rdata_reg[2]_i_3_n_0 ;
  wire \rdata_reg[3]_i_3_n_0 ;
  wire \rdata_reg[7]_i_3_n_0 ;
  wire [6:0]s_axi_CRTL_BUS_ARADDR;
  wire s_axi_CRTL_BUS_ARVALID;
  wire [6:0]s_axi_CRTL_BUS_AWADDR;
  wire s_axi_CRTL_BUS_AWVALID;
  wire s_axi_CRTL_BUS_BREADY;
  wire s_axi_CRTL_BUS_BVALID;
  wire [31:0]s_axi_CRTL_BUS_RDATA;
  wire s_axi_CRTL_BUS_RREADY;
  wire s_axi_CRTL_BUS_RVALID;
  wire [31:0]s_axi_CRTL_BUS_WDATA;
  wire [3:0]s_axi_CRTL_BUS_WSTRB;
  wire s_axi_CRTL_BUS_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [30:0]wt;
  wire [3:0]\NLW_cmp22344_reg_2034_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp22344_reg_2034_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp22344_reg_2034_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp22344_reg_2034_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln42_reg_2030_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln42_reg_2030_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln42_reg_2030_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln42_reg_2030_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:3]NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_7_O_UNCONNECTED;
  wire [3:3]\NLW_outH_reg_2016_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_p_reg_reg_i_1__1_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8FBB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CRTL_BUS_RREADY),
        .I1(s_axi_CRTL_BUS_RVALID),
        .I2(s_axi_CRTL_BUS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CRTL_BUS_RREADY),
        .I1(s_axi_CRTL_BUS_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CRTL_BUS_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(int_ap_idle_reg_0));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RVALID),
        .R(int_ap_idle_reg_0));
  LUT5 #(
    .INIT(32'hF444F477)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CRTL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CRTL_BUS_BREADY),
        .I3(s_axi_CRTL_BUS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CRTL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CRTL_BUS_WVALID),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CRTL_BUS_BREADY),
        .I1(s_axi_CRTL_BUS_BVALID),
        .I2(s_axi_CRTL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(int_ap_idle_reg_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(int_ap_idle_reg_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_BVALID),
        .R(int_ap_idle_reg_0));
  LUT6 #(
    .INIT(64'h7474747474447474)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(icmp_ln42_reg_2030),
        .I5(CO),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_10 
       (.I0(FW[24]),
        .I1(FW[25]),
        .O(\cmp22344_reg_2034[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_12 
       (.I0(FW[22]),
        .I1(FW[23]),
        .O(\cmp22344_reg_2034[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_13 
       (.I0(FW[20]),
        .I1(FW[21]),
        .O(\cmp22344_reg_2034[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_14 
       (.I0(FW[18]),
        .I1(FW[19]),
        .O(\cmp22344_reg_2034[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_15 
       (.I0(FW[16]),
        .I1(FW[17]),
        .O(\cmp22344_reg_2034[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_16 
       (.I0(FW[22]),
        .I1(FW[23]),
        .O(\cmp22344_reg_2034[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_17 
       (.I0(FW[20]),
        .I1(FW[21]),
        .O(\cmp22344_reg_2034[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_18 
       (.I0(FW[18]),
        .I1(FW[19]),
        .O(\cmp22344_reg_2034[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_19 
       (.I0(FW[16]),
        .I1(FW[17]),
        .O(\cmp22344_reg_2034[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_21 
       (.I0(FW[14]),
        .I1(FW[15]),
        .O(\cmp22344_reg_2034[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_22 
       (.I0(FW[12]),
        .I1(FW[13]),
        .O(\cmp22344_reg_2034[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_23 
       (.I0(FW[10]),
        .I1(FW[11]),
        .O(\cmp22344_reg_2034[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_24 
       (.I0(FW[8]),
        .I1(FW[9]),
        .O(\cmp22344_reg_2034[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_25 
       (.I0(FW[14]),
        .I1(FW[15]),
        .O(\cmp22344_reg_2034[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_26 
       (.I0(FW[12]),
        .I1(FW[13]),
        .O(\cmp22344_reg_2034[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_27 
       (.I0(FW[10]),
        .I1(FW[11]),
        .O(\cmp22344_reg_2034[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_28 
       (.I0(FW[8]),
        .I1(FW[9]),
        .O(\cmp22344_reg_2034[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_29 
       (.I0(FW[6]),
        .I1(FW[7]),
        .O(\cmp22344_reg_2034[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp22344_reg_2034[0]_i_3 
       (.I0(FW[30]),
        .I1(FW[31]),
        .O(\cmp22344_reg_2034[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_30 
       (.I0(FW[4]),
        .I1(FW[5]),
        .O(\cmp22344_reg_2034[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_31 
       (.I0(FW[2]),
        .I1(FW[3]),
        .O(\cmp22344_reg_2034[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_32 
       (.I0(FW[0]),
        .I1(FW[1]),
        .O(\cmp22344_reg_2034[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_33 
       (.I0(FW[6]),
        .I1(FW[7]),
        .O(\cmp22344_reg_2034[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_34 
       (.I0(FW[4]),
        .I1(FW[5]),
        .O(\cmp22344_reg_2034[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_35 
       (.I0(FW[2]),
        .I1(FW[3]),
        .O(\cmp22344_reg_2034[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_36 
       (.I0(FW[0]),
        .I1(FW[1]),
        .O(\cmp22344_reg_2034[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_4 
       (.I0(FW[28]),
        .I1(FW[29]),
        .O(\cmp22344_reg_2034[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_5 
       (.I0(FW[26]),
        .I1(FW[27]),
        .O(\cmp22344_reg_2034[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp22344_reg_2034[0]_i_6 
       (.I0(FW[24]),
        .I1(FW[25]),
        .O(\cmp22344_reg_2034[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_7 
       (.I0(FW[30]),
        .I1(FW[31]),
        .O(\cmp22344_reg_2034[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_8 
       (.I0(FW[28]),
        .I1(FW[29]),
        .O(\cmp22344_reg_2034[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp22344_reg_2034[0]_i_9 
       (.I0(FW[26]),
        .I1(FW[27]),
        .O(\cmp22344_reg_2034[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp22344_reg_2034_reg[0]_i_1 
       (.CI(\cmp22344_reg_2034_reg[0]_i_2_n_0 ),
        .CO({cmp22344_fu_751_p2,\cmp22344_reg_2034_reg[0]_i_1_n_1 ,\cmp22344_reg_2034_reg[0]_i_1_n_2 ,\cmp22344_reg_2034_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cmp22344_reg_2034[0]_i_3_n_0 ,\cmp22344_reg_2034[0]_i_4_n_0 ,\cmp22344_reg_2034[0]_i_5_n_0 ,\cmp22344_reg_2034[0]_i_6_n_0 }),
        .O(\NLW_cmp22344_reg_2034_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\cmp22344_reg_2034[0]_i_7_n_0 ,\cmp22344_reg_2034[0]_i_8_n_0 ,\cmp22344_reg_2034[0]_i_9_n_0 ,\cmp22344_reg_2034[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp22344_reg_2034_reg[0]_i_11 
       (.CI(\cmp22344_reg_2034_reg[0]_i_20_n_0 ),
        .CO({\cmp22344_reg_2034_reg[0]_i_11_n_0 ,\cmp22344_reg_2034_reg[0]_i_11_n_1 ,\cmp22344_reg_2034_reg[0]_i_11_n_2 ,\cmp22344_reg_2034_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\cmp22344_reg_2034[0]_i_21_n_0 ,\cmp22344_reg_2034[0]_i_22_n_0 ,\cmp22344_reg_2034[0]_i_23_n_0 ,\cmp22344_reg_2034[0]_i_24_n_0 }),
        .O(\NLW_cmp22344_reg_2034_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\cmp22344_reg_2034[0]_i_25_n_0 ,\cmp22344_reg_2034[0]_i_26_n_0 ,\cmp22344_reg_2034[0]_i_27_n_0 ,\cmp22344_reg_2034[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp22344_reg_2034_reg[0]_i_2 
       (.CI(\cmp22344_reg_2034_reg[0]_i_11_n_0 ),
        .CO({\cmp22344_reg_2034_reg[0]_i_2_n_0 ,\cmp22344_reg_2034_reg[0]_i_2_n_1 ,\cmp22344_reg_2034_reg[0]_i_2_n_2 ,\cmp22344_reg_2034_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\cmp22344_reg_2034[0]_i_12_n_0 ,\cmp22344_reg_2034[0]_i_13_n_0 ,\cmp22344_reg_2034[0]_i_14_n_0 ,\cmp22344_reg_2034[0]_i_15_n_0 }),
        .O(\NLW_cmp22344_reg_2034_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp22344_reg_2034[0]_i_16_n_0 ,\cmp22344_reg_2034[0]_i_17_n_0 ,\cmp22344_reg_2034[0]_i_18_n_0 ,\cmp22344_reg_2034[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp22344_reg_2034_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\cmp22344_reg_2034_reg[0]_i_20_n_0 ,\cmp22344_reg_2034_reg[0]_i_20_n_1 ,\cmp22344_reg_2034_reg[0]_i_20_n_2 ,\cmp22344_reg_2034_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\cmp22344_reg_2034[0]_i_29_n_0 ,\cmp22344_reg_2034[0]_i_30_n_0 ,\cmp22344_reg_2034[0]_i_31_n_0 ,\cmp22344_reg_2034[0]_i_32_n_0 }),
        .O(\NLW_cmp22344_reg_2034_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\cmp22344_reg_2034[0]_i_33_n_0 ,\cmp22344_reg_2034[0]_i_34_n_0 ,\cmp22344_reg_2034[0]_i_35_n_0 ,\cmp22344_reg_2034[0]_i_36_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_10 
       (.I0(FH[24]),
        .I1(FH[25]),
        .O(\icmp_ln42_reg_2030[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_12 
       (.I0(FH[22]),
        .I1(FH[23]),
        .O(\icmp_ln42_reg_2030[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_13 
       (.I0(FH[20]),
        .I1(FH[21]),
        .O(\icmp_ln42_reg_2030[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_14 
       (.I0(FH[18]),
        .I1(FH[19]),
        .O(\icmp_ln42_reg_2030[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_15 
       (.I0(FH[16]),
        .I1(FH[17]),
        .O(\icmp_ln42_reg_2030[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_16 
       (.I0(FH[22]),
        .I1(FH[23]),
        .O(\icmp_ln42_reg_2030[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_17 
       (.I0(FH[20]),
        .I1(FH[21]),
        .O(\icmp_ln42_reg_2030[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_18 
       (.I0(FH[18]),
        .I1(FH[19]),
        .O(\icmp_ln42_reg_2030[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_19 
       (.I0(FH[16]),
        .I1(FH[17]),
        .O(\icmp_ln42_reg_2030[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_21 
       (.I0(FH[14]),
        .I1(FH[15]),
        .O(\icmp_ln42_reg_2030[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_22 
       (.I0(FH[12]),
        .I1(FH[13]),
        .O(\icmp_ln42_reg_2030[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_23 
       (.I0(FH[10]),
        .I1(FH[11]),
        .O(\icmp_ln42_reg_2030[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_24 
       (.I0(FH[8]),
        .I1(FH[9]),
        .O(\icmp_ln42_reg_2030[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_25 
       (.I0(FH[14]),
        .I1(FH[15]),
        .O(\icmp_ln42_reg_2030[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_26 
       (.I0(FH[12]),
        .I1(FH[13]),
        .O(\icmp_ln42_reg_2030[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_27 
       (.I0(FH[10]),
        .I1(FH[11]),
        .O(\icmp_ln42_reg_2030[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_28 
       (.I0(FH[8]),
        .I1(FH[9]),
        .O(\icmp_ln42_reg_2030[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_29 
       (.I0(FH[6]),
        .I1(FH[7]),
        .O(\icmp_ln42_reg_2030[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln42_reg_2030[0]_i_3 
       (.I0(FH[30]),
        .I1(FH[31]),
        .O(\icmp_ln42_reg_2030[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_30 
       (.I0(FH[4]),
        .I1(FH[5]),
        .O(\icmp_ln42_reg_2030[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_31 
       (.I0(FH[2]),
        .I1(FH[3]),
        .O(\icmp_ln42_reg_2030[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_32 
       (.I0(FH[0]),
        .I1(FH[1]),
        .O(\icmp_ln42_reg_2030[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_33 
       (.I0(FH[6]),
        .I1(FH[7]),
        .O(\icmp_ln42_reg_2030[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_34 
       (.I0(FH[4]),
        .I1(FH[5]),
        .O(\icmp_ln42_reg_2030[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_35 
       (.I0(FH[2]),
        .I1(FH[3]),
        .O(\icmp_ln42_reg_2030[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_36 
       (.I0(FH[0]),
        .I1(FH[1]),
        .O(\icmp_ln42_reg_2030[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_4 
       (.I0(FH[28]),
        .I1(FH[29]),
        .O(\icmp_ln42_reg_2030[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_5 
       (.I0(FH[26]),
        .I1(FH[27]),
        .O(\icmp_ln42_reg_2030[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln42_reg_2030[0]_i_6 
       (.I0(FH[24]),
        .I1(FH[25]),
        .O(\icmp_ln42_reg_2030[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_7 
       (.I0(FH[30]),
        .I1(FH[31]),
        .O(\icmp_ln42_reg_2030[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_8 
       (.I0(FH[28]),
        .I1(FH[29]),
        .O(\icmp_ln42_reg_2030[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln42_reg_2030[0]_i_9 
       (.I0(FH[26]),
        .I1(FH[27]),
        .O(\icmp_ln42_reg_2030[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln42_reg_2030_reg[0]_i_1 
       (.CI(\icmp_ln42_reg_2030_reg[0]_i_2_n_0 ),
        .CO({icmp_ln42_fu_745_p2,\icmp_ln42_reg_2030_reg[0]_i_1_n_1 ,\icmp_ln42_reg_2030_reg[0]_i_1_n_2 ,\icmp_ln42_reg_2030_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln42_reg_2030[0]_i_3_n_0 ,\icmp_ln42_reg_2030[0]_i_4_n_0 ,\icmp_ln42_reg_2030[0]_i_5_n_0 ,\icmp_ln42_reg_2030[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln42_reg_2030_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln42_reg_2030[0]_i_7_n_0 ,\icmp_ln42_reg_2030[0]_i_8_n_0 ,\icmp_ln42_reg_2030[0]_i_9_n_0 ,\icmp_ln42_reg_2030[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln42_reg_2030_reg[0]_i_11 
       (.CI(\icmp_ln42_reg_2030_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln42_reg_2030_reg[0]_i_11_n_0 ,\icmp_ln42_reg_2030_reg[0]_i_11_n_1 ,\icmp_ln42_reg_2030_reg[0]_i_11_n_2 ,\icmp_ln42_reg_2030_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln42_reg_2030[0]_i_21_n_0 ,\icmp_ln42_reg_2030[0]_i_22_n_0 ,\icmp_ln42_reg_2030[0]_i_23_n_0 ,\icmp_ln42_reg_2030[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln42_reg_2030_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln42_reg_2030[0]_i_25_n_0 ,\icmp_ln42_reg_2030[0]_i_26_n_0 ,\icmp_ln42_reg_2030[0]_i_27_n_0 ,\icmp_ln42_reg_2030[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln42_reg_2030_reg[0]_i_2 
       (.CI(\icmp_ln42_reg_2030_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln42_reg_2030_reg[0]_i_2_n_0 ,\icmp_ln42_reg_2030_reg[0]_i_2_n_1 ,\icmp_ln42_reg_2030_reg[0]_i_2_n_2 ,\icmp_ln42_reg_2030_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln42_reg_2030[0]_i_12_n_0 ,\icmp_ln42_reg_2030[0]_i_13_n_0 ,\icmp_ln42_reg_2030[0]_i_14_n_0 ,\icmp_ln42_reg_2030[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln42_reg_2030_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln42_reg_2030[0]_i_16_n_0 ,\icmp_ln42_reg_2030[0]_i_17_n_0 ,\icmp_ln42_reg_2030[0]_i_18_n_0 ,\icmp_ln42_reg_2030[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln42_reg_2030_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln42_reg_2030_reg[0]_i_20_n_0 ,\icmp_ln42_reg_2030_reg[0]_i_20_n_1 ,\icmp_ln42_reg_2030_reg[0]_i_20_n_2 ,\icmp_ln42_reg_2030_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln42_reg_2030[0]_i_29_n_0 ,\icmp_ln42_reg_2030[0]_i_30_n_0 ,\icmp_ln42_reg_2030[0]_i_31_n_0 ,\icmp_ln42_reg_2030[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln42_reg_2030_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln42_reg_2030[0]_i_33_n_0 ,\icmp_ln42_reg_2030[0]_i_34_n_0 ,\icmp_ln42_reg_2030[0]_i_35_n_0 ,\icmp_ln42_reg_2030[0]_i_36_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FH[0]),
        .O(int_FH0[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[10]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[10]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FH[10]),
        .O(int_FH0[10]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[11]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[11]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FH[11]),
        .O(int_FH0[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[12]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[12]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FH[12]),
        .O(int_FH0[12]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[13]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[13]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FH[13]),
        .O(int_FH0[13]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[14]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[14]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FH[14]),
        .O(int_FH0[14]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[15]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[15]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FH[15]),
        .O(int_FH0[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[16]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[16]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FH[16]),
        .O(int_FH0[16]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[17]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[17]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FH[17]),
        .O(int_FH0[17]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[18]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[18]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FH[18]),
        .O(int_FH0[18]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[19]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[19]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FH[19]),
        .O(int_FH0[19]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FH[1]),
        .O(int_FH0[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[20]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[20]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FH[20]),
        .O(int_FH0[20]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[21]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[21]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FH[21]),
        .O(int_FH0[21]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[22]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[22]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FH[22]),
        .O(int_FH0[22]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[23]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[23]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FH[23]),
        .O(int_FH0[23]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[24]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[24]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FH[24]),
        .O(int_FH0[24]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[25]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[25]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FH[25]),
        .O(int_FH0[25]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[26]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[26]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FH[26]),
        .O(int_FH0[26]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[27]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[27]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FH[27]),
        .O(int_FH0[27]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[28]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[28]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FH[28]),
        .O(int_FH0[28]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[29]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[29]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FH[29]),
        .O(int_FH0[29]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[2]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[2]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FH[2]),
        .O(int_FH0[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[30]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[30]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FH[30]),
        .O(int_FH0[30]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_FH[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_FH[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_FH[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[31]_i_2 
       (.I0(s_axi_CRTL_BUS_WDATA[31]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FH[31]),
        .O(int_FH0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_FH[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CRTL_BUS_WVALID),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(\int_FH[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[3]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[3]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FH[3]),
        .O(int_FH0[3]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[4]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[4]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FH[4]),
        .O(int_FH0[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[5]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[5]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FH[5]),
        .O(int_FH0[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[6]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[6]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FH[6]),
        .O(int_FH0[6]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[7]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[7]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FH[7]),
        .O(int_FH0[7]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[8]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[8]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FH[8]),
        .O(int_FH0[8]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FH[9]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[9]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FH[9]),
        .O(int_FH0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[0] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[0]),
        .Q(FH[0]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[10] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[10]),
        .Q(FH[10]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[11] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[11]),
        .Q(FH[11]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[12] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[12]),
        .Q(FH[12]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[13] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[13]),
        .Q(FH[13]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[14] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[14]),
        .Q(FH[14]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[15] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[15]),
        .Q(FH[15]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[16] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[16]),
        .Q(FH[16]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[17] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[17]),
        .Q(FH[17]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[18] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[18]),
        .Q(FH[18]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[19] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[19]),
        .Q(FH[19]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[1] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[1]),
        .Q(FH[1]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[20] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[20]),
        .Q(FH[20]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[21] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[21]),
        .Q(FH[21]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[22] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[22]),
        .Q(FH[22]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[23] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[23]),
        .Q(FH[23]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[24] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[24]),
        .Q(FH[24]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[25] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[25]),
        .Q(FH[25]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[26] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[26]),
        .Q(FH[26]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[27] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[27]),
        .Q(FH[27]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[28] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[28]),
        .Q(FH[28]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[29] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[29]),
        .Q(FH[29]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[2] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[2]),
        .Q(FH[2]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[30] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[30]),
        .Q(FH[30]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[31] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[31]),
        .Q(FH[31]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[3] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[3]),
        .Q(FH[3]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[4] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[4]),
        .Q(FH[4]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[5] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[5]),
        .Q(FH[5]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[6] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[6]),
        .Q(FH[6]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[7] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[7]),
        .Q(FH[7]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[8] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[8]),
        .Q(FH[8]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FH_reg[9] 
       (.C(ap_clk),
        .CE(\int_FH[31]_i_1_n_0 ),
        .D(int_FH0[9]),
        .Q(FH[9]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FW[0]),
        .O(int_FW0[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[10]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[10]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FW[10]),
        .O(int_FW0[10]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[11]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[11]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FW[11]),
        .O(int_FW0[11]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[12]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[12]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FW[12]),
        .O(int_FW0[12]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[13]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[13]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FW[13]),
        .O(int_FW0[13]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[14]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[14]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FW[14]),
        .O(int_FW0[14]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[15]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[15]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FW[15]),
        .O(int_FW0[15]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[16]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[16]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FW[16]),
        .O(int_FW0[16]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[17]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[17]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FW[17]),
        .O(int_FW0[17]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[18]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[18]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FW[18]),
        .O(int_FW0[18]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[19]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[19]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FW[19]),
        .O(int_FW0[19]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FW[1]),
        .O(int_FW0[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[20]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[20]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FW[20]),
        .O(int_FW0[20]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[21]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[21]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FW[21]),
        .O(int_FW0[21]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[22]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[22]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FW[22]),
        .O(int_FW0[22]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[23]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[23]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(FW[23]),
        .O(int_FW0[23]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[24]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[24]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FW[24]),
        .O(int_FW0[24]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[25]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[25]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FW[25]),
        .O(int_FW0[25]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[26]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[26]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FW[26]),
        .O(int_FW0[26]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[27]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[27]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FW[27]),
        .O(int_FW0[27]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[28]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[28]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FW[28]),
        .O(int_FW0[28]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[29]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[29]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FW[29]),
        .O(int_FW0[29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[2]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[2]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FW[2]),
        .O(int_FW0[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[30]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[30]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FW[30]),
        .O(int_FW0[30]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_FW[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_FH[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_FW[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[31]_i_2 
       (.I0(s_axi_CRTL_BUS_WDATA[31]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(FW[31]),
        .O(int_FW0[31]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[3]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[3]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FW[3]),
        .O(int_FW0[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[4]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[4]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FW[4]),
        .O(int_FW0[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[5]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[5]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FW[5]),
        .O(int_FW0[5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[6]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[6]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FW[6]),
        .O(int_FW0[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[7]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[7]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(FW[7]),
        .O(int_FW0[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[8]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[8]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FW[8]),
        .O(int_FW0[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_FW[9]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[9]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(FW[9]),
        .O(int_FW0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[0] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[0]),
        .Q(FW[0]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[10] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[10]),
        .Q(FW[10]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[11] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[11]),
        .Q(FW[11]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[12] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[12]),
        .Q(FW[12]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[13] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[13]),
        .Q(FW[13]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[14] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[14]),
        .Q(FW[14]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[15] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[15]),
        .Q(FW[15]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[16] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[16]),
        .Q(FW[16]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[17] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[17]),
        .Q(FW[17]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[18] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[18]),
        .Q(FW[18]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[19] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[19]),
        .Q(FW[19]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[1] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[1]),
        .Q(FW[1]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[20] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[20]),
        .Q(FW[20]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[21] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[21]),
        .Q(FW[21]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[22] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[22]),
        .Q(FW[22]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[23] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[23]),
        .Q(FW[23]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[24] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[24]),
        .Q(FW[24]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[25] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[25]),
        .Q(FW[25]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[26] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[26]),
        .Q(FW[26]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[27] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[27]),
        .Q(FW[27]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[28] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[28]),
        .Q(FW[28]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[29] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[29]),
        .Q(FW[29]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[2] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[2]),
        .Q(FW[2]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[30] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[30]),
        .Q(FW[30]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[31] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[31]),
        .Q(FW[31]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[3] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[3]),
        .Q(FW[3]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[4] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[4]),
        .Q(FW[4]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[5] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[5]),
        .Q(FW[5]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[6] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[6]),
        .Q(FW[6]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[7] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[7]),
        .Q(FW[7]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[8] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[8]),
        .Q(FW[8]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_FW_reg[9] 
       (.C(ap_clk),
        .CE(\int_FW[31]_i_1_n_0 ),
        .D(int_FW0[9]),
        .Q(FW[9]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(H[0]),
        .O(int_H0[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[10]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[10]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(H[10]),
        .O(int_H0[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[11]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[11]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(H[11]),
        .O(int_H0[11]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[12]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[12]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(H[12]),
        .O(int_H0[12]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[13]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[13]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(H[13]),
        .O(int_H0[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[14]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[14]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(H[14]),
        .O(int_H0[14]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[15]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[15]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(H[15]),
        .O(int_H0[15]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[16]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[16]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(H[16]),
        .O(int_H0[16]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[17]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[17]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(H[17]),
        .O(int_H0[17]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[18]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[18]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(H[18]),
        .O(int_H0[18]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[19]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[19]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(H[19]),
        .O(int_H0[19]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(H[1]),
        .O(int_H0[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[20]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[20]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(H[20]),
        .O(int_H0[20]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[21]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[21]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(H[21]),
        .O(int_H0[21]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[22]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[22]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(H[22]),
        .O(int_H0[22]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[23]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[23]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(H[23]),
        .O(int_H0[23]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[24]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[24]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(H[24]),
        .O(int_H0[24]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[25]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[25]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(H[25]),
        .O(int_H0[25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[26]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[26]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(H[26]),
        .O(int_H0[26]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[27]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[27]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(H[27]),
        .O(int_H0[27]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[28]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[28]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(H[28]),
        .O(int_H0[28]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[29]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[29]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(H[29]),
        .O(int_H0[29]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[2]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[2]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(H[2]),
        .O(int_H0[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[30]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[30]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(H[30]),
        .O(int_H0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_H[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_wt[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_H[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[31]_i_2 
       (.I0(s_axi_CRTL_BUS_WDATA[31]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(H[31]),
        .O(int_H0[31]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[3]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[3]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(H[3]),
        .O(int_H0[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[4]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[4]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(H[4]),
        .O(int_H0[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[5]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[5]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(H[5]),
        .O(int_H0[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[6]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[6]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(H[6]),
        .O(int_H0[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[7]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[7]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(H[7]),
        .O(int_H0[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[8]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[8]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(H[8]),
        .O(int_H0[8]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_H[9]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[9]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(H[9]),
        .O(int_H0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[0] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[0]),
        .Q(H[0]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[10] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[10]),
        .Q(H[10]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[11] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[11]),
        .Q(H[11]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[12] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[12]),
        .Q(H[12]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[13] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[13]),
        .Q(H[13]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[14] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[14]),
        .Q(H[14]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[15] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[15]),
        .Q(H[15]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[16] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[16]),
        .Q(H[16]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[17] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[17]),
        .Q(H[17]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[18] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[18]),
        .Q(H[18]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[19] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[19]),
        .Q(H[19]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[1] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[1]),
        .Q(H[1]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[20] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[20]),
        .Q(H[20]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[21] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[21]),
        .Q(H[21]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[22] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[22]),
        .Q(H[22]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[23] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[23]),
        .Q(H[23]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[24] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[24]),
        .Q(H[24]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[25] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[25]),
        .Q(H[25]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[26] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[26]),
        .Q(H[26]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[27] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[27]),
        .Q(H[27]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[28] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[28]),
        .Q(H[28]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[29] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[29]),
        .Q(H[29]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[2] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[2]),
        .Q(H[2]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[30] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[30]),
        .Q(H[30]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[31] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[31]),
        .Q(H[31]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[3] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[3]),
        .Q(H[3]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[4] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[4]),
        .Q(H[4]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[5] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[5]),
        .Q(H[5]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[6] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[6]),
        .Q(H[6]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[7] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[7]),
        .Q(H[7]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[8] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[8]),
        .Q(H[8]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_H_reg[9] 
       (.C(ap_clk),
        .CE(\int_H[31]_i_1_n_0 ),
        .D(int_H0[9]),
        .Q(H[9]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(W[0]),
        .O(int_W0[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[10]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[10]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(W[10]),
        .O(int_W0[10]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[11]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[11]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(W[11]),
        .O(int_W0[11]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[12]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[12]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(W[12]),
        .O(int_W0[12]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[13]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[13]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(W[13]),
        .O(int_W0[13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[14]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[14]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(W[14]),
        .O(int_W0[14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[15]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[15]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(W[15]),
        .O(int_W0[15]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[16]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[16]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(W[16]),
        .O(int_W0[16]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[17]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[17]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(W[17]),
        .O(int_W0[17]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[18]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[18]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(W[18]),
        .O(int_W0[18]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[19]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[19]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(W[19]),
        .O(int_W0[19]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(W[1]),
        .O(int_W0[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[20]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[20]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(W[20]),
        .O(int_W0[20]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[21]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[21]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(W[21]),
        .O(int_W0[21]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[22]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[22]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(W[22]),
        .O(int_W0[22]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[23]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[23]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(W[23]),
        .O(int_W0[23]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[24]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[24]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(W[24]),
        .O(int_W0[24]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[25]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[25]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(W[25]),
        .O(int_W0[25]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[26]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[26]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(W[26]),
        .O(int_W0[26]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[27]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[27]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(W[27]),
        .O(int_W0[27]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[28]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[28]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(W[28]),
        .O(int_W0[28]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[29]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[29]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(W[29]),
        .O(int_W0[29]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[2]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[2]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(W[2]),
        .O(int_W0[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[30]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[30]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(W[30]),
        .O(int_W0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_W[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_wt[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_W[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[31]_i_2 
       (.I0(s_axi_CRTL_BUS_WDATA[31]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(W[31]),
        .O(int_W0[31]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[3]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[3]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(W[3]),
        .O(int_W0[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[4]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[4]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(W[4]),
        .O(int_W0[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[5]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[5]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(W[5]),
        .O(int_W0[5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[6]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[6]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(W[6]),
        .O(int_W0[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[7]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[7]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(W[7]),
        .O(int_W0[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[8]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[8]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(W[8]),
        .O(int_W0[8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_W[9]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[9]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(W[9]),
        .O(int_W0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[0] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[0]),
        .Q(W[0]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[10] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[10]),
        .Q(W[10]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[11] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[11]),
        .Q(W[11]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[12] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[12]),
        .Q(W[12]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[13] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[13]),
        .Q(W[13]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[14] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[14]),
        .Q(W[14]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[15] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[15]),
        .Q(W[15]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[16] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[16]),
        .Q(W[16]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[17] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[17]),
        .Q(W[17]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[18] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[18]),
        .Q(W[18]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[19] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[19]),
        .Q(W[19]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[1] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[1]),
        .Q(W[1]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[20] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[20]),
        .Q(W[20]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[21] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[21]),
        .Q(W[21]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[22] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[22]),
        .Q(W[22]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[23] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[23]),
        .Q(W[23]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[24] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[24]),
        .Q(W[24]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[25] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[25]),
        .Q(W[25]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[26] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[26]),
        .Q(W[26]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[27] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[27]),
        .Q(W[27]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[28] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[28]),
        .Q(W[28]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[29] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[29]),
        .Q(W[29]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[2] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[2]),
        .Q(W[2]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[30] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[30]),
        .Q(W[30]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[31] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[31]),
        .Q(W[31]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[3] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[3]),
        .Q(W[3]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[4] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[4]),
        .Q(W[4]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[5] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[5]),
        .Q(W[5]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[6] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[6]),
        .Q(W[6]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[7] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[7]),
        .Q(W[7]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[8] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[8]),
        .Q(W[8]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_W_reg[9] 
       (.C(ap_clk),
        .CE(\int_W[31]_i_1_n_0 ),
        .D(int_W0[9]),
        .Q(W[9]),
        .R(int_ap_idle_reg_0));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[1]),
        .I2(int_ap_done_i_2_n_0),
        .I3(s_axi_CRTL_BUS_ARVALID),
        .I4(ap_done),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(s_axi_CRTL_BUS_ARADDR[4]),
        .I4(s_axi_CRTL_BUS_ARADDR[6]),
        .I5(s_axi_CRTL_BUS_ARADDR[0]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(int_ap_idle_reg_0));
  LUT4 #(
    .INIT(16'hAA8A)) 
    int_ap_ready_i_1
       (.I0(Q[2]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(icmp_ln42_reg_2030),
        .I3(CO),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_10
       (.I0(int_ap_ready_reg_i_2_0[17]),
        .I1(int_ap_ready_reg_i_2_1[17]),
        .I2(int_ap_ready_reg_i_2_0[16]),
        .I3(int_ap_ready_reg_i_2_1[16]),
        .I4(int_ap_ready_reg_i_2_1[15]),
        .I5(int_ap_ready_reg_i_2_0[15]),
        .O(int_ap_ready_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_11
       (.I0(int_ap_ready_reg_i_2_0[14]),
        .I1(int_ap_ready_reg_i_2_1[14]),
        .I2(int_ap_ready_reg_i_2_0[13]),
        .I3(int_ap_ready_reg_i_2_1[13]),
        .I4(int_ap_ready_reg_i_2_1[12]),
        .I5(int_ap_ready_reg_i_2_0[12]),
        .O(int_ap_ready_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_12
       (.I0(int_ap_ready_reg_i_2_0[11]),
        .I1(int_ap_ready_reg_i_2_1[11]),
        .I2(int_ap_ready_reg_i_2_0[9]),
        .I3(int_ap_ready_reg_i_2_1[9]),
        .I4(int_ap_ready_reg_i_2_1[10]),
        .I5(int_ap_ready_reg_i_2_0[10]),
        .O(int_ap_ready_i_12_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_13
       (.I0(int_ap_ready_reg_i_2_0[8]),
        .I1(int_ap_ready_reg_i_2_1[8]),
        .I2(int_ap_ready_reg_i_2_0[6]),
        .I3(int_ap_ready_reg_i_2_1[6]),
        .I4(int_ap_ready_reg_i_2_1[7]),
        .I5(int_ap_ready_reg_i_2_0[7]),
        .O(int_ap_ready_i_13_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_14
       (.I0(int_ap_ready_reg_i_2_0[5]),
        .I1(int_ap_ready_reg_i_2_1[5]),
        .I2(int_ap_ready_reg_i_2_0[3]),
        .I3(int_ap_ready_reg_i_2_1[3]),
        .I4(int_ap_ready_reg_i_2_1[4]),
        .I5(int_ap_ready_reg_i_2_0[4]),
        .O(int_ap_ready_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_15
       (.I0(int_ap_ready_reg_i_2_0[2]),
        .I1(int_ap_ready_reg_i_2_1[2]),
        .I2(int_ap_ready_reg_i_2_0[0]),
        .I3(int_ap_ready_reg_i_2_1[0]),
        .I4(int_ap_ready_reg_i_2_1[1]),
        .I5(int_ap_ready_reg_i_2_0[1]),
        .O(int_ap_ready_i_15_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    int_ap_ready_i_4
       (.I0(int_ap_ready_reg_i_2_1[31]),
        .I1(int_ap_ready_reg_i_2_1[30]),
        .I2(int_ap_ready_reg_i_2_0[30]),
        .O(int_ap_ready_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_5
       (.I0(int_ap_ready_reg_i_2_0[29]),
        .I1(int_ap_ready_reg_i_2_1[29]),
        .I2(int_ap_ready_reg_i_2_0[28]),
        .I3(int_ap_ready_reg_i_2_1[28]),
        .I4(int_ap_ready_reg_i_2_1[27]),
        .I5(int_ap_ready_reg_i_2_0[27]),
        .O(int_ap_ready_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_6
       (.I0(int_ap_ready_reg_i_2_0[26]),
        .I1(int_ap_ready_reg_i_2_1[26]),
        .I2(int_ap_ready_reg_i_2_0[25]),
        .I3(int_ap_ready_reg_i_2_1[25]),
        .I4(int_ap_ready_reg_i_2_1[24]),
        .I5(int_ap_ready_reg_i_2_0[24]),
        .O(int_ap_ready_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_8
       (.I0(int_ap_ready_reg_i_2_0[23]),
        .I1(int_ap_ready_reg_i_2_1[23]),
        .I2(int_ap_ready_reg_i_2_0[21]),
        .I3(int_ap_ready_reg_i_2_1[21]),
        .I4(int_ap_ready_reg_i_2_1[22]),
        .I5(int_ap_ready_reg_i_2_0[22]),
        .O(int_ap_ready_i_8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_9
       (.I0(int_ap_ready_reg_i_2_0[20]),
        .I1(int_ap_ready_reg_i_2_1[20]),
        .I2(int_ap_ready_reg_i_2_0[18]),
        .I3(int_ap_ready_reg_i_2_1[18]),
        .I4(int_ap_ready_reg_i_2_1[19]),
        .I5(int_ap_ready_reg_i_2_0[19]),
        .O(int_ap_ready_i_9_n_0));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(int_ap_idle_reg_0));
  CARRY4 int_ap_ready_reg_i_2
       (.CI(int_ap_ready_reg_i_3_n_0),
        .CO({NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED[3],CO,int_ap_ready_reg_i_2_n_2,int_ap_ready_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,int_ap_ready_i_4_n_0,int_ap_ready_i_5_n_0,int_ap_ready_i_6_n_0}));
  CARRY4 int_ap_ready_reg_i_3
       (.CI(int_ap_ready_reg_i_7_n_0),
        .CO({int_ap_ready_reg_i_3_n_0,int_ap_ready_reg_i_3_n_1,int_ap_ready_reg_i_3_n_2,int_ap_ready_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_3_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_8_n_0,int_ap_ready_i_9_n_0,int_ap_ready_i_10_n_0,int_ap_ready_i_11_n_0}));
  CARRY4 int_ap_ready_reg_i_7
       (.CI(1'b0),
        .CO({int_ap_ready_reg_i_7_n_0,int_ap_ready_reg_i_7_n_1,int_ap_ready_reg_i_7_n_2,int_ap_ready_reg_i_7_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_7_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_12_n_0,int_ap_ready_i_13_n_0,int_ap_ready_i_14_n_0,int_ap_ready_i_15_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_ap_start_i_2
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_wt[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(s_axi_CRTL_BUS_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(int_ap_idle_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CRTL_BUS_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(s_axi_CRTL_BUS_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(b[0]),
        .O(int_b0[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[10]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[10]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(b[10]),
        .O(int_b0[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[11]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[11]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(b[11]),
        .O(int_b0[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[12]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[12]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(b[12]),
        .O(int_b0[12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[13]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[13]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(b[13]),
        .O(int_b0[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[14]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[14]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(b[14]),
        .O(int_b0[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[15]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[15]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(b[15]),
        .O(int_b0[15]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[16]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[16]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(b[16]),
        .O(int_b0[16]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[17]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[17]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(b[17]),
        .O(int_b0[17]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[18]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[18]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(b[18]),
        .O(int_b0[18]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[19]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[19]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(b[19]),
        .O(int_b0[19]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(b[1]),
        .O(int_b0[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[20]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[20]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(b[20]),
        .O(int_b0[20]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[21]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[21]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(b[21]),
        .O(int_b0[21]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[22]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[22]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(b[22]),
        .O(int_b0[22]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[23]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[23]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(b[23]),
        .O(int_b0[23]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[24]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[24]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(b[24]),
        .O(int_b0[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[25]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[25]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(b[25]),
        .O(int_b0[25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[26]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[26]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(b[26]),
        .O(int_b0[26]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[27]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[27]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(b[27]),
        .O(int_b0[27]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[28]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[28]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(b[28]),
        .O(int_b0[28]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[29]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[29]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(b[29]),
        .O(int_b0[29]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[2]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[2]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(b[2]),
        .O(int_b0[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[30]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[30]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(b[30]),
        .O(int_b0[30]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_b[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_wt[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_b[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[31]_i_2 
       (.I0(s_axi_CRTL_BUS_WDATA[31]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(b[31]),
        .O(int_b0[31]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[3]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[3]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(b[3]),
        .O(int_b0[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[4]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[4]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(b[4]),
        .O(int_b0[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[5]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[5]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(b[5]),
        .O(int_b0[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[6]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[6]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(b[6]),
        .O(int_b0[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[7]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[7]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(b[7]),
        .O(int_b0[7]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[8]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[8]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(b[8]),
        .O(int_b0[8]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_b[9]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[9]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(b[9]),
        .O(int_b0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[0] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[0]),
        .Q(b[0]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[10] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[10]),
        .Q(b[10]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[11] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[11]),
        .Q(b[11]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[12] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[12]),
        .Q(b[12]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[13] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[13]),
        .Q(b[13]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[14] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[14]),
        .Q(b[14]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[15] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[15]),
        .Q(b[15]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[16] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[16]),
        .Q(b[16]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[17] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[17]),
        .Q(b[17]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[18] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[18]),
        .Q(b[18]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[19] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[19]),
        .Q(b[19]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[1] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[1]),
        .Q(b[1]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[20] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[20]),
        .Q(b[20]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[21] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[21]),
        .Q(b[21]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[22] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[22]),
        .Q(b[22]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[23] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[23]),
        .Q(b[23]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[24] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[24]),
        .Q(b[24]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[25] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[25]),
        .Q(b[25]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[26] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[26]),
        .Q(b[26]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[27] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[27]),
        .Q(b[27]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[28] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[28]),
        .Q(b[28]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[29] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[29]),
        .Q(b[29]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[2] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[2]),
        .Q(b[2]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[30] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[30]),
        .Q(b[30]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[31] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[31]),
        .Q(b[31]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[3] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[3]),
        .Q(b[3]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[4] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[4]),
        .Q(b[4]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[5] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[5]),
        .Q(b[5]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[6] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[6]),
        .Q(b[6]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[7] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[7]),
        .Q(b[7]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[8] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[8]),
        .Q(b[8]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_b_reg[9] 
       (.C(ap_clk),
        .CE(\int_b[31]_i_1_n_0 ),
        .D(int_b0[9]),
        .Q(b[9]),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_db_reg_n_0_[0] ),
        .O(int_db0[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[10]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[10]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(\int_db_reg_n_0_[10] ),
        .O(int_db0[10]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[11]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[11]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(\int_db_reg_n_0_[11] ),
        .O(int_db0[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[12]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[12]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(\int_db_reg_n_0_[12] ),
        .O(int_db0[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[13]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[13]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(\int_db_reg_n_0_[13] ),
        .O(int_db0[13]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[14]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[14]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(\int_db_reg_n_0_[14] ),
        .O(int_db0[14]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[15]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[15]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(\int_db_reg_n_0_[15] ),
        .O(int_db0[15]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[16]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[16]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(\int_db_reg_n_0_[16] ),
        .O(int_db0[16]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[17]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[17]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(\int_db_reg_n_0_[17] ),
        .O(int_db0[17]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[18]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[18]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(\int_db_reg_n_0_[18] ),
        .O(int_db0[18]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[19]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[19]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(\int_db_reg_n_0_[19] ),
        .O(int_db0[19]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_db_reg_n_0_[1] ),
        .O(int_db0[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[20]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[20]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(\int_db_reg_n_0_[20] ),
        .O(int_db0[20]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[21]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[21]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(\int_db_reg_n_0_[21] ),
        .O(int_db0[21]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[22]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[22]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(\int_db_reg_n_0_[22] ),
        .O(int_db0[22]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[23]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[23]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(\int_db_reg_n_0_[23] ),
        .O(int_db0[23]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[24]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[24]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(\int_db_reg_n_0_[24] ),
        .O(int_db0[24]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[25]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[25]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(\int_db_reg_n_0_[25] ),
        .O(int_db0[25]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[26]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[26]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(\int_db_reg_n_0_[26] ),
        .O(int_db0[26]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[27]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[27]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(\int_db_reg_n_0_[27] ),
        .O(int_db0[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[28]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[28]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(\int_db_reg_n_0_[28] ),
        .O(int_db0[28]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[29]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[29]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(\int_db_reg_n_0_[29] ),
        .O(int_db0[29]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[2]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[2]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_db_reg_n_0_[2] ),
        .O(int_db0[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[30]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[30]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(\int_db_reg_n_0_[30] ),
        .O(int_db0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_db[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_wt[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_db[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[31]_i_2 
       (.I0(s_axi_CRTL_BUS_WDATA[31]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(\int_db_reg_n_0_[31] ),
        .O(int_db0[31]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[3]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[3]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_db_reg_n_0_[3] ),
        .O(int_db0[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[4]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[4]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_db_reg_n_0_[4] ),
        .O(int_db0[4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[5]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[5]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_db_reg_n_0_[5] ),
        .O(int_db0[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[6]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[6]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_db_reg_n_0_[6] ),
        .O(int_db0[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[7]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[7]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_db_reg_n_0_[7] ),
        .O(int_db0[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[8]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[8]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(\int_db_reg_n_0_[8] ),
        .O(int_db0[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_db[9]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[9]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(\int_db_reg_n_0_[9] ),
        .O(int_db0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[0] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[0]),
        .Q(\int_db_reg_n_0_[0] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[10] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[10]),
        .Q(\int_db_reg_n_0_[10] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[11] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[11]),
        .Q(\int_db_reg_n_0_[11] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[12] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[12]),
        .Q(\int_db_reg_n_0_[12] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[13] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[13]),
        .Q(\int_db_reg_n_0_[13] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[14] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[14]),
        .Q(\int_db_reg_n_0_[14] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[15] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[15]),
        .Q(\int_db_reg_n_0_[15] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[16] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[16]),
        .Q(\int_db_reg_n_0_[16] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[17] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[17]),
        .Q(\int_db_reg_n_0_[17] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[18] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[18]),
        .Q(\int_db_reg_n_0_[18] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[19] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[19]),
        .Q(\int_db_reg_n_0_[19] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[1] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[1]),
        .Q(\int_db_reg_n_0_[1] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[20] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[20]),
        .Q(\int_db_reg_n_0_[20] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[21] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[21]),
        .Q(\int_db_reg_n_0_[21] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[22] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[22]),
        .Q(\int_db_reg_n_0_[22] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[23] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[23]),
        .Q(\int_db_reg_n_0_[23] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[24] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[24]),
        .Q(\int_db_reg_n_0_[24] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[25] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[25]),
        .Q(\int_db_reg_n_0_[25] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[26] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[26]),
        .Q(\int_db_reg_n_0_[26] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[27] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[27]),
        .Q(\int_db_reg_n_0_[27] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[28] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[28]),
        .Q(\int_db_reg_n_0_[28] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[29] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[29]),
        .Q(\int_db_reg_n_0_[29] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[2] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[2]),
        .Q(\int_db_reg_n_0_[2] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[30] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[30]),
        .Q(\int_db_reg_n_0_[30] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[31] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[31]),
        .Q(\int_db_reg_n_0_[31] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[3] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[3]),
        .Q(\int_db_reg_n_0_[3] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[4] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[4]),
        .Q(\int_db_reg_n_0_[4] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[5] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[5]),
        .Q(\int_db_reg_n_0_[5] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[6] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[6]),
        .Q(\int_db_reg_n_0_[6] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[7] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[7]),
        .Q(\int_db_reg_n_0_[7] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[8] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[8]),
        .Q(\int_db_reg_n_0_[8] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_db_reg[9] 
       (.C(ap_clk),
        .CE(\int_db[31]_i_1_n_0 ),
        .D(int_db0[9]),
        .Q(\int_db_reg_n_0_[9] ),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_dwt_reg_n_0_[0] ),
        .O(int_dwt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[10]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[10]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(dwt[9]),
        .O(int_dwt0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[11]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[11]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(dwt[10]),
        .O(int_dwt0[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[12]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[12]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(dwt[11]),
        .O(int_dwt0[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[13]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[13]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(dwt[12]),
        .O(int_dwt0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[14]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[14]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(dwt[13]),
        .O(int_dwt0[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[15]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[15]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(dwt[14]),
        .O(int_dwt0[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[16]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[16]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(dwt[15]),
        .O(int_dwt0[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[17]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[17]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(dwt[16]),
        .O(int_dwt0[17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[18]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[18]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(dwt[17]),
        .O(int_dwt0[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[19]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[19]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(dwt[18]),
        .O(int_dwt0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(dwt[0]),
        .O(int_dwt0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[20]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[20]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(dwt[19]),
        .O(int_dwt0[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[21]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[21]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(dwt[20]),
        .O(int_dwt0[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[22]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[22]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(dwt[21]),
        .O(int_dwt0[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[23]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[23]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(dwt[22]),
        .O(int_dwt0[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[24]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[24]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(dwt[23]),
        .O(int_dwt0[24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[25]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[25]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(dwt[24]),
        .O(int_dwt0[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[26]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[26]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(dwt[25]),
        .O(int_dwt0[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[27]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[27]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(dwt[26]),
        .O(int_dwt0[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[28]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[28]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(dwt[27]),
        .O(int_dwt0[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[29]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[29]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(dwt[28]),
        .O(int_dwt0[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[2]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[2]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(dwt[1]),
        .O(int_dwt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[30]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[30]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(dwt[29]),
        .O(int_dwt0[30]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_dwt[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_wt[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_dwt[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[31]_i_2 
       (.I0(s_axi_CRTL_BUS_WDATA[31]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(dwt[30]),
        .O(int_dwt0[31]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[3]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[3]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(dwt[2]),
        .O(int_dwt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[4]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[4]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(dwt[3]),
        .O(int_dwt0[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[5]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[5]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(dwt[4]),
        .O(int_dwt0[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[6]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[6]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(dwt[5]),
        .O(int_dwt0[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[7]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[7]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(dwt[6]),
        .O(int_dwt0[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[8]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[8]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(dwt[7]),
        .O(int_dwt0[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dwt[9]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[9]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(dwt[8]),
        .O(int_dwt0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[0] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[0]),
        .Q(\int_dwt_reg_n_0_[0] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[10] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[10]),
        .Q(dwt[9]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[11] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[11]),
        .Q(dwt[10]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[12] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[12]),
        .Q(dwt[11]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[13] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[13]),
        .Q(dwt[12]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[14] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[14]),
        .Q(dwt[13]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[15] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[15]),
        .Q(dwt[14]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[16] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[16]),
        .Q(dwt[15]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[17] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[17]),
        .Q(dwt[16]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[18] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[18]),
        .Q(dwt[17]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[19] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[19]),
        .Q(dwt[18]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[1] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[1]),
        .Q(dwt[0]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[20] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[20]),
        .Q(dwt[19]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[21] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[21]),
        .Q(dwt[20]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[22] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[22]),
        .Q(dwt[21]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[23] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[23]),
        .Q(dwt[22]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[24] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[24]),
        .Q(dwt[23]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[25] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[25]),
        .Q(dwt[24]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[26] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[26]),
        .Q(dwt[25]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[27] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[27]),
        .Q(dwt[26]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[28] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[28]),
        .Q(dwt[27]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[29] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[29]),
        .Q(dwt[28]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[2] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[2]),
        .Q(dwt[1]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[30] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[30]),
        .Q(dwt[29]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[31] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[31]),
        .Q(dwt[30]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[3] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[3]),
        .Q(dwt[2]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[4] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[4]),
        .Q(dwt[3]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[5] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[5]),
        .Q(dwt[4]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[6] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[6]),
        .Q(dwt[5]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[7] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[7]),
        .Q(dwt[6]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[8] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[8]),
        .Q(dwt[7]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_dwt_reg[9] 
       (.C(ap_clk),
        .CE(\int_dwt[31]_i_1_n_0 ),
        .D(int_dwt0[9]),
        .Q(dwt[8]),
        .R(int_ap_idle_reg_0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    \int_fwprop[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_fwprop[0]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(fwprop),
        .O(\int_fwprop[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_fwprop[0]_i_2 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\int_ier[1]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_fwprop[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_fwprop_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_fwprop[0]_i_1_n_0 ),
        .Q(fwprop),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(int_gie_i_2_n_0),
        .I3(s_axi_CRTL_BUS_WSTRB[0]),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000040)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_gie_i_3_n_0),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(int_gie_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(s_axi_CRTL_BUS_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[1] ),
        .O(int_gie_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(int_ap_idle_reg_0));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(s_axi_CRTL_BUS_WSTRB[0]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(s_axi_CRTL_BUS_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\int_ier[1]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_ier[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \int_ier[1]_i_3 
       (.I0(s_axi_CRTL_BUS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_ier[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(int_ap_idle_reg_0));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(int_gie_i_2_n_0),
        .I2(s_axi_CRTL_BUS_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(ap_done),
        .I3(p_0_in),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(int_ap_idle_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[0]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[0]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(\int_wt_reg_n_0_[0] ),
        .O(int_wt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[10]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[10]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(wt[9]),
        .O(int_wt0[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[11]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[11]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(wt[10]),
        .O(int_wt0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[12]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[12]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(wt[11]),
        .O(int_wt0[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[13]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[13]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(wt[12]),
        .O(int_wt0[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[14]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[14]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(wt[13]),
        .O(int_wt0[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[15]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[15]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(wt[14]),
        .O(int_wt0[15]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[16]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[16]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(wt[15]),
        .O(int_wt0[16]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[17]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[17]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(wt[16]),
        .O(int_wt0[17]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[18]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[18]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(wt[17]),
        .O(int_wt0[18]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[19]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[19]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(wt[18]),
        .O(int_wt0[19]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[1]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[1]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(wt[0]),
        .O(int_wt0[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[20]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[20]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(wt[19]),
        .O(int_wt0[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[21]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[21]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(wt[20]),
        .O(int_wt0[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[22]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[22]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(wt[21]),
        .O(int_wt0[22]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[23]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[23]),
        .I1(s_axi_CRTL_BUS_WSTRB[2]),
        .I2(wt[22]),
        .O(int_wt0[23]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[24]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[24]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(wt[23]),
        .O(int_wt0[24]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[25]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[25]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(wt[24]),
        .O(int_wt0[25]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[26]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[26]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(wt[25]),
        .O(int_wt0[26]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[27]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[27]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(wt[26]),
        .O(int_wt0[27]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[28]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[28]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(wt[27]),
        .O(int_wt0[28]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[29]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[29]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(wt[28]),
        .O(int_wt0[29]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[2]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[2]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(wt[1]),
        .O(int_wt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[30]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[30]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(wt[29]),
        .O(int_wt0[30]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_wt[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_wt[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_wt[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[31]_i_2 
       (.I0(s_axi_CRTL_BUS_WDATA[31]),
        .I1(s_axi_CRTL_BUS_WSTRB[3]),
        .I2(wt[30]),
        .O(int_wt0[31]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_wt[31]_i_3 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(s_axi_CRTL_BUS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[1] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_wt[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[3]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[3]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(wt[2]),
        .O(int_wt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[4]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[4]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(wt[3]),
        .O(int_wt0[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[5]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[5]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(wt[4]),
        .O(int_wt0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[6]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[6]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(wt[5]),
        .O(int_wt0[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[7]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[7]),
        .I1(s_axi_CRTL_BUS_WSTRB[0]),
        .I2(wt[6]),
        .O(int_wt0[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[8]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[8]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(wt[7]),
        .O(int_wt0[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_wt[9]_i_1 
       (.I0(s_axi_CRTL_BUS_WDATA[9]),
        .I1(s_axi_CRTL_BUS_WSTRB[1]),
        .I2(wt[8]),
        .O(int_wt0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[0] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[0]),
        .Q(\int_wt_reg_n_0_[0] ),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[10] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[10]),
        .Q(wt[9]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[11] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[11]),
        .Q(wt[10]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[12] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[12]),
        .Q(wt[11]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[13] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[13]),
        .Q(wt[12]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[14] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[14]),
        .Q(wt[13]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[15] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[15]),
        .Q(wt[14]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[16] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[16]),
        .Q(wt[15]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[17] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[17]),
        .Q(wt[16]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[18] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[18]),
        .Q(wt[17]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[19] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[19]),
        .Q(wt[18]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[1] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[1]),
        .Q(wt[0]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[20] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[20]),
        .Q(wt[19]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[21] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[21]),
        .Q(wt[20]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[22] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[22]),
        .Q(wt[21]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[23] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[23]),
        .Q(wt[22]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[24] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[24]),
        .Q(wt[23]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[25] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[25]),
        .Q(wt[24]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[26] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[26]),
        .Q(wt[25]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[27] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[27]),
        .Q(wt[26]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[28] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[28]),
        .Q(wt[27]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[29] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[29]),
        .Q(wt[28]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[2] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[2]),
        .Q(wt[1]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[30] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[30]),
        .Q(wt[29]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[31] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[31]),
        .Q(wt[30]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[3] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[3]),
        .Q(wt[2]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[4] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[4]),
        .Q(wt[3]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[5] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[5]),
        .Q(wt[4]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[6] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[6]),
        .Q(wt[5]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[7] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[7]),
        .Q(wt[6]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[8] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[8]),
        .Q(wt[7]),
        .R(int_ap_idle_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_wt_reg[9] 
       (.C(ap_clk),
        .CE(\int_wt[31]_i_1_n_0 ),
        .D(int_wt0[9]),
        .Q(wt[8]),
        .R(int_ap_idle_reg_0));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT2 #(
    .INIT(4'h8)) 
    \k_reg_451[31]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_NS_fsm155_out));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[11]_i_2 
       (.I0(H[10]),
        .I1(FH[10]),
        .O(\outH_reg_2016[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[11]_i_3 
       (.I0(H[9]),
        .I1(FH[9]),
        .O(\outH_reg_2016[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[11]_i_4 
       (.I0(H[8]),
        .I1(FH[8]),
        .O(\outH_reg_2016[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[11]_i_5 
       (.I0(H[7]),
        .I1(FH[7]),
        .O(\outH_reg_2016[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[11]_i_6 
       (.I0(FH[10]),
        .I1(H[10]),
        .I2(FH[11]),
        .I3(H[11]),
        .O(\outH_reg_2016[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[11]_i_7 
       (.I0(FH[9]),
        .I1(H[9]),
        .I2(FH[10]),
        .I3(H[10]),
        .O(\outH_reg_2016[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[11]_i_8 
       (.I0(FH[8]),
        .I1(H[8]),
        .I2(FH[9]),
        .I3(H[9]),
        .O(\outH_reg_2016[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[11]_i_9 
       (.I0(FH[7]),
        .I1(H[7]),
        .I2(FH[8]),
        .I3(H[8]),
        .O(\outH_reg_2016[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[15]_i_2 
       (.I0(H[14]),
        .I1(FH[14]),
        .O(\outH_reg_2016[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[15]_i_3 
       (.I0(H[13]),
        .I1(FH[13]),
        .O(\outH_reg_2016[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[15]_i_4 
       (.I0(H[12]),
        .I1(FH[12]),
        .O(\outH_reg_2016[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[15]_i_5 
       (.I0(H[11]),
        .I1(FH[11]),
        .O(\outH_reg_2016[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[15]_i_6 
       (.I0(FH[14]),
        .I1(H[14]),
        .I2(FH[15]),
        .I3(H[15]),
        .O(\outH_reg_2016[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[15]_i_7 
       (.I0(FH[13]),
        .I1(H[13]),
        .I2(FH[14]),
        .I3(H[14]),
        .O(\outH_reg_2016[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[15]_i_8 
       (.I0(FH[12]),
        .I1(H[12]),
        .I2(FH[13]),
        .I3(H[13]),
        .O(\outH_reg_2016[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[15]_i_9 
       (.I0(FH[11]),
        .I1(H[11]),
        .I2(FH[12]),
        .I3(H[12]),
        .O(\outH_reg_2016[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[19]_i_2 
       (.I0(H[18]),
        .I1(FH[18]),
        .O(\outH_reg_2016[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[19]_i_3 
       (.I0(H[17]),
        .I1(FH[17]),
        .O(\outH_reg_2016[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[19]_i_4 
       (.I0(H[16]),
        .I1(FH[16]),
        .O(\outH_reg_2016[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[19]_i_5 
       (.I0(H[15]),
        .I1(FH[15]),
        .O(\outH_reg_2016[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[19]_i_6 
       (.I0(FH[18]),
        .I1(H[18]),
        .I2(FH[19]),
        .I3(H[19]),
        .O(\outH_reg_2016[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[19]_i_7 
       (.I0(FH[17]),
        .I1(H[17]),
        .I2(FH[18]),
        .I3(H[18]),
        .O(\outH_reg_2016[19]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[19]_i_8 
       (.I0(FH[16]),
        .I1(H[16]),
        .I2(FH[17]),
        .I3(H[17]),
        .O(\outH_reg_2016[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[19]_i_9 
       (.I0(FH[15]),
        .I1(H[15]),
        .I2(FH[16]),
        .I3(H[16]),
        .O(\outH_reg_2016[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[23]_i_2 
       (.I0(H[22]),
        .I1(FH[22]),
        .O(\outH_reg_2016[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[23]_i_3 
       (.I0(H[21]),
        .I1(FH[21]),
        .O(\outH_reg_2016[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[23]_i_4 
       (.I0(H[20]),
        .I1(FH[20]),
        .O(\outH_reg_2016[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[23]_i_5 
       (.I0(H[19]),
        .I1(FH[19]),
        .O(\outH_reg_2016[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[23]_i_6 
       (.I0(FH[22]),
        .I1(H[22]),
        .I2(FH[23]),
        .I3(H[23]),
        .O(\outH_reg_2016[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[23]_i_7 
       (.I0(FH[21]),
        .I1(H[21]),
        .I2(FH[22]),
        .I3(H[22]),
        .O(\outH_reg_2016[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[23]_i_8 
       (.I0(FH[20]),
        .I1(H[20]),
        .I2(FH[21]),
        .I3(H[21]),
        .O(\outH_reg_2016[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[23]_i_9 
       (.I0(FH[19]),
        .I1(H[19]),
        .I2(FH[20]),
        .I3(H[20]),
        .O(\outH_reg_2016[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[27]_i_2 
       (.I0(H[26]),
        .I1(FH[26]),
        .O(\outH_reg_2016[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[27]_i_3 
       (.I0(H[25]),
        .I1(FH[25]),
        .O(\outH_reg_2016[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[27]_i_4 
       (.I0(H[24]),
        .I1(FH[24]),
        .O(\outH_reg_2016[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[27]_i_5 
       (.I0(H[23]),
        .I1(FH[23]),
        .O(\outH_reg_2016[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[27]_i_6 
       (.I0(FH[26]),
        .I1(H[26]),
        .I2(FH[27]),
        .I3(H[27]),
        .O(\outH_reg_2016[27]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[27]_i_7 
       (.I0(FH[25]),
        .I1(H[25]),
        .I2(FH[26]),
        .I3(H[26]),
        .O(\outH_reg_2016[27]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[27]_i_8 
       (.I0(FH[24]),
        .I1(H[24]),
        .I2(FH[25]),
        .I3(H[25]),
        .O(\outH_reg_2016[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[27]_i_9 
       (.I0(FH[23]),
        .I1(H[23]),
        .I2(FH[24]),
        .I3(H[24]),
        .O(\outH_reg_2016[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[31]_i_2 
       (.I0(H[29]),
        .I1(FH[29]),
        .O(\outH_reg_2016[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[31]_i_3 
       (.I0(H[28]),
        .I1(FH[28]),
        .O(\outH_reg_2016[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[31]_i_4 
       (.I0(H[27]),
        .I1(FH[27]),
        .O(\outH_reg_2016[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[31]_i_5 
       (.I0(FH[30]),
        .I1(H[30]),
        .I2(FH[31]),
        .I3(H[31]),
        .O(\outH_reg_2016[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[31]_i_6 
       (.I0(FH[29]),
        .I1(H[29]),
        .I2(FH[30]),
        .I3(H[30]),
        .O(\outH_reg_2016[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[31]_i_7 
       (.I0(FH[28]),
        .I1(H[28]),
        .I2(FH[29]),
        .I3(H[29]),
        .O(\outH_reg_2016[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[31]_i_8 
       (.I0(FH[27]),
        .I1(H[27]),
        .I2(FH[28]),
        .I3(H[28]),
        .O(\outH_reg_2016[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[3]_i_2 
       (.I0(H[2]),
        .I1(FH[2]),
        .O(\outH_reg_2016[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outH_reg_2016[3]_i_3 
       (.I0(FH[1]),
        .O(\outH_reg_2016[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[3]_i_4 
       (.I0(FH[2]),
        .I1(H[2]),
        .I2(FH[3]),
        .I3(H[3]),
        .O(\outH_reg_2016[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \outH_reg_2016[3]_i_5 
       (.I0(FH[1]),
        .I1(FH[2]),
        .I2(H[2]),
        .O(\outH_reg_2016[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outH_reg_2016[3]_i_6 
       (.I0(FH[1]),
        .I1(H[1]),
        .O(\outH_reg_2016[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \outH_reg_2016[3]_i_7 
       (.I0(H[0]),
        .I1(FH[0]),
        .O(\outH_reg_2016[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[7]_i_2 
       (.I0(H[6]),
        .I1(FH[6]),
        .O(\outH_reg_2016[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[7]_i_3 
       (.I0(H[5]),
        .I1(FH[5]),
        .O(\outH_reg_2016[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[7]_i_4 
       (.I0(H[4]),
        .I1(FH[4]),
        .O(\outH_reg_2016[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \outH_reg_2016[7]_i_5 
       (.I0(H[3]),
        .I1(FH[3]),
        .O(\outH_reg_2016[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[7]_i_6 
       (.I0(FH[6]),
        .I1(H[6]),
        .I2(FH[7]),
        .I3(H[7]),
        .O(\outH_reg_2016[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[7]_i_7 
       (.I0(FH[5]),
        .I1(H[5]),
        .I2(FH[6]),
        .I3(H[6]),
        .O(\outH_reg_2016[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[7]_i_8 
       (.I0(FH[4]),
        .I1(H[4]),
        .I2(FH[5]),
        .I3(H[5]),
        .O(\outH_reg_2016[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \outH_reg_2016[7]_i_9 
       (.I0(FH[3]),
        .I1(H[3]),
        .I2(FH[4]),
        .I3(H[4]),
        .O(\outH_reg_2016[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outH_reg_2016_reg[11]_i_1 
       (.CI(\outH_reg_2016_reg[7]_i_1_n_0 ),
        .CO({\outH_reg_2016_reg[11]_i_1_n_0 ,\outH_reg_2016_reg[11]_i_1_n_1 ,\outH_reg_2016_reg[11]_i_1_n_2 ,\outH_reg_2016_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\outH_reg_2016[11]_i_2_n_0 ,\outH_reg_2016[11]_i_3_n_0 ,\outH_reg_2016[11]_i_4_n_0 ,\outH_reg_2016[11]_i_5_n_0 }),
        .O(O205[11:8]),
        .S({\outH_reg_2016[11]_i_6_n_0 ,\outH_reg_2016[11]_i_7_n_0 ,\outH_reg_2016[11]_i_8_n_0 ,\outH_reg_2016[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outH_reg_2016_reg[15]_i_1 
       (.CI(\outH_reg_2016_reg[11]_i_1_n_0 ),
        .CO({\outH_reg_2016_reg[15]_i_1_n_0 ,\outH_reg_2016_reg[15]_i_1_n_1 ,\outH_reg_2016_reg[15]_i_1_n_2 ,\outH_reg_2016_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\outH_reg_2016[15]_i_2_n_0 ,\outH_reg_2016[15]_i_3_n_0 ,\outH_reg_2016[15]_i_4_n_0 ,\outH_reg_2016[15]_i_5_n_0 }),
        .O(O205[15:12]),
        .S({\outH_reg_2016[15]_i_6_n_0 ,\outH_reg_2016[15]_i_7_n_0 ,\outH_reg_2016[15]_i_8_n_0 ,\outH_reg_2016[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outH_reg_2016_reg[19]_i_1 
       (.CI(\outH_reg_2016_reg[15]_i_1_n_0 ),
        .CO({\outH_reg_2016_reg[19]_i_1_n_0 ,\outH_reg_2016_reg[19]_i_1_n_1 ,\outH_reg_2016_reg[19]_i_1_n_2 ,\outH_reg_2016_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\outH_reg_2016[19]_i_2_n_0 ,\outH_reg_2016[19]_i_3_n_0 ,\outH_reg_2016[19]_i_4_n_0 ,\outH_reg_2016[19]_i_5_n_0 }),
        .O(O205[19:16]),
        .S({\outH_reg_2016[19]_i_6_n_0 ,\outH_reg_2016[19]_i_7_n_0 ,\outH_reg_2016[19]_i_8_n_0 ,\outH_reg_2016[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outH_reg_2016_reg[23]_i_1 
       (.CI(\outH_reg_2016_reg[19]_i_1_n_0 ),
        .CO({\outH_reg_2016_reg[23]_i_1_n_0 ,\outH_reg_2016_reg[23]_i_1_n_1 ,\outH_reg_2016_reg[23]_i_1_n_2 ,\outH_reg_2016_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\outH_reg_2016[23]_i_2_n_0 ,\outH_reg_2016[23]_i_3_n_0 ,\outH_reg_2016[23]_i_4_n_0 ,\outH_reg_2016[23]_i_5_n_0 }),
        .O(O205[23:20]),
        .S({\outH_reg_2016[23]_i_6_n_0 ,\outH_reg_2016[23]_i_7_n_0 ,\outH_reg_2016[23]_i_8_n_0 ,\outH_reg_2016[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outH_reg_2016_reg[27]_i_1 
       (.CI(\outH_reg_2016_reg[23]_i_1_n_0 ),
        .CO({\outH_reg_2016_reg[27]_i_1_n_0 ,\outH_reg_2016_reg[27]_i_1_n_1 ,\outH_reg_2016_reg[27]_i_1_n_2 ,\outH_reg_2016_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\outH_reg_2016[27]_i_2_n_0 ,\outH_reg_2016[27]_i_3_n_0 ,\outH_reg_2016[27]_i_4_n_0 ,\outH_reg_2016[27]_i_5_n_0 }),
        .O(O205[27:24]),
        .S({\outH_reg_2016[27]_i_6_n_0 ,\outH_reg_2016[27]_i_7_n_0 ,\outH_reg_2016[27]_i_8_n_0 ,\outH_reg_2016[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outH_reg_2016_reg[31]_i_1 
       (.CI(\outH_reg_2016_reg[27]_i_1_n_0 ),
        .CO({\NLW_outH_reg_2016_reg[31]_i_1_CO_UNCONNECTED [3],\outH_reg_2016_reg[31]_i_1_n_1 ,\outH_reg_2016_reg[31]_i_1_n_2 ,\outH_reg_2016_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\outH_reg_2016[31]_i_2_n_0 ,\outH_reg_2016[31]_i_3_n_0 ,\outH_reg_2016[31]_i_4_n_0 }),
        .O(O205[31:28]),
        .S({\outH_reg_2016[31]_i_5_n_0 ,\outH_reg_2016[31]_i_6_n_0 ,\outH_reg_2016[31]_i_7_n_0 ,\outH_reg_2016[31]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outH_reg_2016_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\outH_reg_2016_reg[3]_i_1_n_0 ,\outH_reg_2016_reg[3]_i_1_n_1 ,\outH_reg_2016_reg[3]_i_1_n_2 ,\outH_reg_2016_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\outH_reg_2016[3]_i_2_n_0 ,\outH_reg_2016[3]_i_3_n_0 ,FH[1],H[0]}),
        .O(O205[3:0]),
        .S({\outH_reg_2016[3]_i_4_n_0 ,\outH_reg_2016[3]_i_5_n_0 ,\outH_reg_2016[3]_i_6_n_0 ,\outH_reg_2016[3]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \outH_reg_2016_reg[7]_i_1 
       (.CI(\outH_reg_2016_reg[3]_i_1_n_0 ),
        .CO({\outH_reg_2016_reg[7]_i_1_n_0 ,\outH_reg_2016_reg[7]_i_1_n_1 ,\outH_reg_2016_reg[7]_i_1_n_2 ,\outH_reg_2016_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\outH_reg_2016[7]_i_2_n_0 ,\outH_reg_2016[7]_i_3_n_0 ,\outH_reg_2016[7]_i_4_n_0 ,\outH_reg_2016[7]_i_5_n_0 }),
        .O(O205[7:4]),
        .S({\outH_reg_2016[7]_i_6_n_0 ,\outH_reg_2016[7]_i_7_n_0 ,\outH_reg_2016[7]_i_8_n_0 ,\outH_reg_2016[7]_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_10__2
       (.I0(W[4]),
        .I1(FW[4]),
        .O(p_reg_reg_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_11__1
       (.I0(W[3]),
        .I1(FW[3]),
        .O(p_reg_reg_i_11__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_12__1
       (.I0(FW[6]),
        .I1(W[6]),
        .I2(FW[7]),
        .I3(W[7]),
        .O(p_reg_reg_i_12__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_13__1
       (.I0(FW[5]),
        .I1(W[5]),
        .I2(FW[6]),
        .I3(W[6]),
        .O(p_reg_reg_i_13__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_14__1
       (.I0(FW[4]),
        .I1(W[4]),
        .I2(FW[5]),
        .I3(W[5]),
        .O(p_reg_reg_i_14__1_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_15__0
       (.I0(FW[3]),
        .I1(W[3]),
        .I2(FW[4]),
        .I3(W[4]),
        .O(p_reg_reg_i_15__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_16__0
       (.I0(W[2]),
        .I1(FW[2]),
        .O(p_reg_reg_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_17
       (.I0(FW[1]),
        .O(p_reg_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_18
       (.I0(FW[2]),
        .I1(W[2]),
        .I2(FW[3]),
        .I3(W[3]),
        .O(p_reg_reg_i_18_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    p_reg_reg_i_19
       (.I0(FW[1]),
        .I1(FW[2]),
        .I2(W[2]),
        .O(p_reg_reg_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__1
       (.CI(p_reg_reg_i_2__2_n_0),
        .CO({NLW_p_reg_reg_i_1__1_CO_UNCONNECTED[3:1],p_reg_reg_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_i_5__2_n_0}),
        .O({NLW_p_reg_reg_i_1__1_O_UNCONNECTED[3:2],outW_fu_739_p2[9:8]}),
        .S({1'b0,1'b0,p_reg_reg_i_6__2_n_0,p_reg_reg_i_7__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20
       (.I0(FW[1]),
        .I1(W[1]),
        .O(p_reg_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_21
       (.I0(W[0]),
        .I1(FW[0]),
        .O(p_reg_reg_i_21_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__2
       (.CI(p_reg_reg_i_3__2_n_0),
        .CO({p_reg_reg_i_2__2_n_0,p_reg_reg_i_2__2_n_1,p_reg_reg_i_2__2_n_2,p_reg_reg_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_8__2_n_0,p_reg_reg_i_9__2_n_0,p_reg_reg_i_10__2_n_0,p_reg_reg_i_11__1_n_0}),
        .O(outW_fu_739_p2[7:4]),
        .S({p_reg_reg_i_12__1_n_0,p_reg_reg_i_13__1_n_0,p_reg_reg_i_14__1_n_0,p_reg_reg_i_15__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_3__2
       (.CI(1'b0),
        .CO({p_reg_reg_i_3__2_n_0,p_reg_reg_i_3__2_n_1,p_reg_reg_i_3__2_n_2,p_reg_reg_i_3__2_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg_reg_i_16__0_n_0,p_reg_reg_i_17_n_0,FW[1],W[0]}),
        .O(outW_fu_739_p2[3:0]),
        .S({p_reg_reg_i_18_n_0,p_reg_reg_i_19_n_0,p_reg_reg_i_20_n_0,p_reg_reg_i_21_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_5__2
       (.I0(W[7]),
        .I1(FW[7]),
        .O(p_reg_reg_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_6__2
       (.I0(FW[8]),
        .I1(W[8]),
        .I2(FW[9]),
        .I3(W[9]),
        .O(p_reg_reg_i_6__2_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    p_reg_reg_i_7__2
       (.I0(FW[7]),
        .I1(W[7]),
        .I2(FW[8]),
        .I3(W[8]),
        .O(p_reg_reg_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_8__2
       (.I0(W[6]),
        .I1(FW[6]),
        .O(p_reg_reg_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_9__2
       (.I0(W[5]),
        .I1(FW[5]),
        .O(p_reg_reg_i_9__2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[6]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_CRTL_BUS_ARADDR[2]),
        .I4(\rdata[0]_i_4_n_0 ),
        .I5(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rdata[0]_i_3 
       (.I0(FH[0]),
        .I1(s_axi_CRTL_BUS_ARADDR[3]),
        .I2(FW[0]),
        .I3(s_axi_CRTL_BUS_ARADDR[4]),
        .I4(fwprop),
        .I5(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000230020)) 
    \rdata[0]_i_4 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(s_axi_CRTL_BUS_ARADDR[4]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(s_axi_CRTL_BUS_ARADDR[5]),
        .I4(int_gie_reg_n_0),
        .I5(s_axi_CRTL_BUS_ARADDR[6]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(\int_dwt_reg_n_0_[0] ),
        .I1(\int_wt_reg_n_0_[0] ),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_6 
       (.I0(W[0]),
        .I1(H[0]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[0] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[0]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[10]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[10]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[10]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[10]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[10]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[10]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[9]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[9]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_4 
       (.I0(W[10]),
        .I1(H[10]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[10] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[10]),
        .O(\rdata[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[11]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[11]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[11]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[11]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[11]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[11]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[10]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[10]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_4 
       (.I0(W[11]),
        .I1(H[11]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[11] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[11]),
        .O(\rdata[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[12]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[12]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[12]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[12]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[12]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[12]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[11]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[11]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_4 
       (.I0(W[12]),
        .I1(H[12]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[12] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[12]),
        .O(\rdata[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[13]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[13]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[13]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[13]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[13]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[13]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[12]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[12]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_4 
       (.I0(W[13]),
        .I1(H[13]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[13] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[13]),
        .O(\rdata[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[14]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[14]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[14]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[14]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[14]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[14]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[13]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[13]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_4 
       (.I0(W[14]),
        .I1(H[14]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[14] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[14]),
        .O(\rdata[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[15]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[15]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[15]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[15]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[15]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[14]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[14]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_4 
       (.I0(W[15]),
        .I1(H[15]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[15] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[15]),
        .O(\rdata[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[16]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[16]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[16]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[16]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[16]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[16]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[16]_i_3 
       (.I0(\rdata[16]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[15]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[15]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_4 
       (.I0(W[16]),
        .I1(H[16]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[16] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[16]),
        .O(\rdata[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[17]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[17]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[17]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[17]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[17]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[17]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[17]_i_3 
       (.I0(\rdata[17]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[16]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[16]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_4 
       (.I0(W[17]),
        .I1(H[17]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[17] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[17]),
        .O(\rdata[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[18]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[18]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[18]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[18]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[18]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[18]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[18]_i_3 
       (.I0(\rdata[18]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[17]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[17]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_4 
       (.I0(W[18]),
        .I1(H[18]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[18] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[18]),
        .O(\rdata[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[19]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[19]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[19]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[19]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[19]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[19]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[19]_i_3 
       (.I0(\rdata[19]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[18]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[18]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_4 
       (.I0(W[19]),
        .I1(H[19]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[19] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[19]),
        .O(\rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[6]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_CRTL_BUS_ARADDR[2]),
        .I4(\rdata[1]_i_4_n_0 ),
        .I5(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[1]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[1]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \rdata[1]_i_4 
       (.I0(p_1_in),
        .I1(s_axi_CRTL_BUS_ARADDR[4]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(s_axi_CRTL_BUS_ARADDR[5]),
        .I4(s_axi_CRTL_BUS_ARADDR[6]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_5 
       (.I0(dwt[0]),
        .I1(wt[0]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(p_0_in),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(data0[1]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_6 
       (.I0(W[1]),
        .I1(H[1]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[1] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[1]),
        .O(\rdata[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[20]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[20]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[20]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[20]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[20]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[20]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[20]_i_3 
       (.I0(\rdata[20]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[19]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[19]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_4 
       (.I0(W[20]),
        .I1(H[20]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[20] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[20]),
        .O(\rdata[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[21]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[21]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[21]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[21]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[21]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[21]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[21]_i_3 
       (.I0(\rdata[21]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[20]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[20]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_4 
       (.I0(W[21]),
        .I1(H[21]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[21] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[21]),
        .O(\rdata[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[22]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[22]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[22]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[22]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[22]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[22]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[22]_i_3 
       (.I0(\rdata[22]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[21]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[21]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_4 
       (.I0(W[22]),
        .I1(H[22]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[22] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[22]),
        .O(\rdata[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[23]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[23]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[23]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[23]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[23]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[23]_i_3 
       (.I0(\rdata[23]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[22]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[22]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_4 
       (.I0(W[23]),
        .I1(H[23]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[23] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[23]),
        .O(\rdata[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[24]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[24]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[24]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[24]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[24]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[24]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[24]_i_3 
       (.I0(\rdata[24]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[23]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[23]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_4 
       (.I0(W[24]),
        .I1(H[24]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[24] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[24]),
        .O(\rdata[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[25]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[25]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[25]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[25]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[25]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[25]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[25]_i_3 
       (.I0(\rdata[25]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[24]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[24]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_4 
       (.I0(W[25]),
        .I1(H[25]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[25] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[25]),
        .O(\rdata[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[26]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[26]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[26]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[26]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[26]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[26]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[26]_i_3 
       (.I0(\rdata[26]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[25]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[25]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_4 
       (.I0(W[26]),
        .I1(H[26]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[26] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[26]),
        .O(\rdata[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[27]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[27]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[27]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[27]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[27]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[27]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[27]_i_3 
       (.I0(\rdata[27]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[26]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[26]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_4 
       (.I0(W[27]),
        .I1(H[27]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[27] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[27]),
        .O(\rdata[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[28]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[28]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[28]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[28]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[28]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[28]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[28]_i_3 
       (.I0(\rdata[28]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[27]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[27]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_4 
       (.I0(W[28]),
        .I1(H[28]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[28] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[28]),
        .O(\rdata[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[29]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[29]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[29]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[29]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[29]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[29]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[29]_i_3 
       (.I0(\rdata[29]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[28]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[28]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_4 
       (.I0(W[29]),
        .I1(H[29]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[29] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[29]),
        .O(\rdata[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[2]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata_reg[2]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[2]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[2]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[2]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_4 
       (.I0(dwt[1]),
        .I1(wt[1]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(data0[2]),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_5 
       (.I0(W[2]),
        .I1(H[2]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[2] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[2]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[30]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[30]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[30]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[30]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[30]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[30]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[30]_i_3 
       (.I0(\rdata[30]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[29]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[29]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_4 
       (.I0(W[30]),
        .I1(H[30]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[30] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[30]),
        .O(\rdata[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[1]),
        .I1(s_axi_CRTL_BUS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CRTL_BUS_ARVALID),
        .O(\rdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[31]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[31]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_6_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[30]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[30]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_6 
       (.I0(W[31]),
        .I1(H[31]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[31] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[31]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[3]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata_reg[3]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[3]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[3]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[3]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_4 
       (.I0(dwt[2]),
        .I1(wt[2]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(data0[3]),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_5 
       (.I0(W[3]),
        .I1(H[3]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[3] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[3]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[4]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[4]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[4]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[4]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[4]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[4]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[3]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[3]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_4 
       (.I0(W[4]),
        .I1(H[4]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[4] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[4]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[5]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[5]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[5]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[5]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[5]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[5]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[4]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[4]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_4 
       (.I0(W[5]),
        .I1(H[5]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[5] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[5]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[6]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[6]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[6]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[6]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[6]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[5]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[5]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_4 
       (.I0(W[6]),
        .I1(H[6]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[6] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[6]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[7]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[7]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata_reg[7]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[7]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[7]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_4 
       (.I0(dwt[6]),
        .I1(wt[6]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(data0[7]),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_5 
       (.I0(W[7]),
        .I1(H[7]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[7] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[7]),
        .O(\rdata[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[8]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[8]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[8]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[8]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[8]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[8]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[7]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[7]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_4 
       (.I0(W[8]),
        .I1(H[8]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[8] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[8]),
        .O(\rdata[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CRTL_BUS_ARADDR[2]),
        .I1(\rdata[9]_i_2_n_0 ),
        .I2(s_axi_CRTL_BUS_ARADDR[6]),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(s_axi_CRTL_BUS_ARADDR[0]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[9]_i_2 
       (.I0(s_axi_CRTL_BUS_ARADDR[4]),
        .I1(FW[9]),
        .I2(s_axi_CRTL_BUS_ARADDR[3]),
        .I3(FH[9]),
        .I4(s_axi_CRTL_BUS_ARADDR[5]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[9]_i_3 
       (.I0(\rdata[9]_i_4_n_0 ),
        .I1(s_axi_CRTL_BUS_ARADDR[5]),
        .I2(wt[8]),
        .I3(s_axi_CRTL_BUS_ARADDR[3]),
        .I4(dwt[8]),
        .I5(s_axi_CRTL_BUS_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_4 
       (.I0(W[9]),
        .I1(H[9]),
        .I2(s_axi_CRTL_BUS_ARADDR[4]),
        .I3(\int_db_reg_n_0_[9] ),
        .I4(s_axi_CRTL_BUS_ARADDR[3]),
        .I5(b[9]),
        .O(\rdata[9]_i_4_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_5_n_0 ),
        .I1(\rdata[0]_i_6_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_CRTL_BUS_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(\rdata[1]_i_6_n_0 ),
        .O(\rdata_reg[1]_i_2_n_0 ),
        .S(s_axi_CRTL_BUS_ARADDR[5]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  MUXF7 \rdata_reg[2]_i_3 
       (.I0(\rdata[2]_i_4_n_0 ),
        .I1(\rdata[2]_i_5_n_0 ),
        .O(\rdata_reg[2]_i_3_n_0 ),
        .S(s_axi_CRTL_BUS_ARADDR[5]));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  MUXF7 \rdata_reg[3]_i_3 
       (.I0(\rdata[3]_i_4_n_0 ),
        .I1(\rdata[3]_i_5_n_0 ),
        .O(\rdata_reg[3]_i_3_n_0 ),
        .S(s_axi_CRTL_BUS_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  MUXF7 \rdata_reg[7]_i_3 
       (.I0(\rdata[7]_i_4_n_0 ),
        .I1(\rdata[7]_i_5_n_0 ),
        .O(\rdata_reg[7]_i_3_n_0 ),
        .S(s_axi_CRTL_BUS_ARADDR[5]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_CRTL_BUS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_CRTL_BUS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CRTL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CRTL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CRTL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CRTL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CRTL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CRTL_BUS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CRTL_BUS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1" *) 
module nn_conv_combined_0_0_conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1
   (PCIN,
    D,
    A,
    \select_ln76_9_reg_2339_reg[9] ,
    C,
    grp_fu_1481_ce,
    Q,
    ap_clk,
    W,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    ap_enable_reg_pp2_iter2,
    p_reg_reg_6);
  output [47:0]PCIN;
  output [9:0]D;
  output [9:0]A;
  output [0:0]\select_ln76_9_reg_2339_reg[9] ;
  output [9:0]C;
  input grp_fu_1481_ce;
  input [1:0]Q;
  input ap_clk;
  input [9:0]W;
  input [9:0]p_reg_reg;
  input p_reg_reg_0;
  input [9:0]p_reg_reg_1;
  input [9:0]p_reg_reg_2;
  input [9:0]p_reg_reg_3;
  input [9:0]p_reg_reg_4;
  input p_reg_reg_5;
  input ap_enable_reg_pp2_iter2;
  input [9:0]p_reg_reg_6;

  wire [9:0]A;
  wire [9:0]C;
  wire [9:0]D;
  wire [47:0]PCIN;
  wire [1:0]Q;
  wire [9:0]W;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire grp_fu_1481_ce;
  wire [9:0]p_reg_reg;
  wire p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire [9:0]p_reg_reg_2;
  wire [9:0]p_reg_reg_3;
  wire [9:0]p_reg_reg_4;
  wire p_reg_reg_5;
  wire [9:0]p_reg_reg_6;
  wire [0:0]\select_ln76_9_reg_2339_reg[9] ;

  nn_conv_combined_0_0_conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_DSP48_0_14 conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_DSP48_0_U
       (.A({A[9],\select_ln76_9_reg_2339_reg[9] ,A[8:0]}),
        .C(C),
        .D(D),
        .PCIN(PCIN),
        .Q(Q),
        .W(W),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6));
endmodule

(* ORIG_REF_NAME = "conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1" *) 
module nn_conv_combined_0_0_conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_0
   (\select_ln77_reg_2308_reg[12] ,
    A,
    \select_ln76_9_reg_2339_reg[9] ,
    CO,
    ap_enable_reg_pp2_iter1_reg,
    \ap_CS_fsm_reg[36] ,
    \add_ln76_2_reg_2323_reg[126] ,
    \select_ln77_reg_2308_reg[12]_0 ,
    O,
    \select_ln78_reg_2344_pp2_iter1_reg_reg[4] ,
    CEA2,
    grp_fu_1481_ce,
    Q,
    p_reg_reg,
    ap_clk,
    select_ln77_1_reg_2400,
    W,
    p_reg_reg_0,
    p_reg_reg_1,
    \icmp_ln77_reg_2262_reg[0] ,
    \icmp_ln77_reg_2262_reg[0]_0 ,
    \icmp_ln77_reg_2262_reg[0]_1 ,
    \icmp_ln76_reg_2253[0]_i_3 ,
    \icmp_ln76_reg_2253[0]_i_3_0 ,
    \icmp_ln76_reg_2253[0]_i_3_1 ,
    ap_enable_reg_pp2_iter1,
    p_reg_reg_2,
    icmp_ln77_reg_2262,
    select_ln76_8_reg_2292,
    p_reg_reg_3,
    p_reg_reg_4,
    D,
    p_reg_reg_5,
    select_ln77_6_reg_2314_pp2_iter1_reg,
    \add_ln1118_reg_2426_reg[9] ,
    p_mid187_reg_2286_reg,
    \add_ln1118_reg_2426_reg[7] ,
    p_reg_reg_6,
    ap_enable_reg_pp2_iter2);
  output [8:0]\select_ln77_reg_2308_reg[12] ;
  output [9:0]A;
  output [8:0]\select_ln76_9_reg_2339_reg[9] ;
  output [0:0]CO;
  output ap_enable_reg_pp2_iter1_reg;
  output \ap_CS_fsm_reg[36] ;
  output [0:0]\add_ln76_2_reg_2323_reg[126] ;
  output [0:0]\select_ln77_reg_2308_reg[12]_0 ;
  output [2:0]O;
  output [9:0]\select_ln78_reg_2344_pp2_iter1_reg_reg[4] ;
  input CEA2;
  input grp_fu_1481_ce;
  input [1:0]Q;
  input p_reg_reg;
  input ap_clk;
  input select_ln77_1_reg_2400;
  input [9:0]W;
  input [9:0]p_reg_reg_0;
  input [9:0]p_reg_reg_1;
  input [95:0]\icmp_ln77_reg_2262_reg[0] ;
  input [95:0]\icmp_ln77_reg_2262_reg[0]_0 ;
  input [95:0]\icmp_ln77_reg_2262_reg[0]_1 ;
  input [127:0]\icmp_ln76_reg_2253[0]_i_3 ;
  input [127:0]\icmp_ln76_reg_2253[0]_i_3_0 ;
  input [127:0]\icmp_ln76_reg_2253[0]_i_3_1 ;
  input ap_enable_reg_pp2_iter1;
  input p_reg_reg_2;
  input icmp_ln77_reg_2262;
  input select_ln76_8_reg_2292;
  input [9:0]p_reg_reg_3;
  input [9:0]p_reg_reg_4;
  input [8:0]D;
  input [12:0]p_reg_reg_5;
  input select_ln77_6_reg_2314_pp2_iter1_reg;
  input [9:0]\add_ln1118_reg_2426_reg[9] ;
  input [0:0]p_mid187_reg_2286_reg;
  input [4:0]\add_ln1118_reg_2426_reg[7] ;
  input p_reg_reg_6;
  input ap_enable_reg_pp2_iter2;

  wire [9:0]A;
  wire CEA2;
  wire [0:0]CO;
  wire [8:0]D;
  wire [2:0]O;
  wire [1:0]Q;
  wire [9:0]W;
  wire [4:0]\add_ln1118_reg_2426_reg[7] ;
  wire [9:0]\add_ln1118_reg_2426_reg[9] ;
  wire [0:0]\add_ln76_2_reg_2323_reg[126] ;
  wire \ap_CS_fsm_reg[36] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter2;
  wire grp_fu_1481_ce;
  wire [127:0]\icmp_ln76_reg_2253[0]_i_3 ;
  wire [127:0]\icmp_ln76_reg_2253[0]_i_3_0 ;
  wire [127:0]\icmp_ln76_reg_2253[0]_i_3_1 ;
  wire icmp_ln77_reg_2262;
  wire [95:0]\icmp_ln77_reg_2262_reg[0] ;
  wire [95:0]\icmp_ln77_reg_2262_reg[0]_0 ;
  wire [95:0]\icmp_ln77_reg_2262_reg[0]_1 ;
  wire [0:0]p_mid187_reg_2286_reg;
  wire p_reg_reg;
  wire [9:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire p_reg_reg_2;
  wire [9:0]p_reg_reg_3;
  wire [9:0]p_reg_reg_4;
  wire [12:0]p_reg_reg_5;
  wire p_reg_reg_6;
  wire select_ln76_8_reg_2292;
  wire [8:0]\select_ln76_9_reg_2339_reg[9] ;
  wire select_ln77_1_reg_2400;
  wire select_ln77_6_reg_2314_pp2_iter1_reg;
  wire [8:0]\select_ln77_reg_2308_reg[12] ;
  wire [0:0]\select_ln77_reg_2308_reg[12]_0 ;
  wire [9:0]\select_ln78_reg_2344_pp2_iter1_reg_reg[4] ;

  nn_conv_combined_0_0_conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_DSP48_0 conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_DSP48_0_U
       (.A(A),
        .CEA2(CEA2),
        .CO(CO),
        .D(D),
        .O(O),
        .Q(Q),
        .W(W),
        .\add_ln1118_reg_2426_reg[7] (\add_ln1118_reg_2426_reg[7] ),
        .\add_ln1118_reg_2426_reg[9] (\add_ln1118_reg_2426_reg[9] ),
        .\add_ln76_2_reg_2323_reg[126] (\add_ln76_2_reg_2323_reg[126] ),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .\icmp_ln76_reg_2253[0]_i_3_0 (\icmp_ln76_reg_2253[0]_i_3 ),
        .\icmp_ln76_reg_2253[0]_i_3_1 (\icmp_ln76_reg_2253[0]_i_3_0 ),
        .\icmp_ln76_reg_2253[0]_i_3_2 (\icmp_ln76_reg_2253[0]_i_3_1 ),
        .icmp_ln77_reg_2262(icmp_ln77_reg_2262),
        .\icmp_ln77_reg_2262_reg[0] (\icmp_ln77_reg_2262_reg[0] ),
        .\icmp_ln77_reg_2262_reg[0]_0 (\icmp_ln77_reg_2262_reg[0]_0 ),
        .\icmp_ln77_reg_2262_reg[0]_1 (\icmp_ln77_reg_2262_reg[0]_1 ),
        .p_mid187_reg_2286_reg(p_mid187_reg_2286_reg),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(p_reg_reg_3),
        .p_reg_reg_5(p_reg_reg_4),
        .p_reg_reg_6(p_reg_reg_5),
        .p_reg_reg_7(p_reg_reg_6),
        .select_ln76_8_reg_2292(select_ln76_8_reg_2292),
        .\select_ln76_9_reg_2339_reg[9] (\select_ln76_9_reg_2339_reg[9] ),
        .select_ln77_1_reg_2400(select_ln77_1_reg_2400),
        .select_ln77_6_reg_2314_pp2_iter1_reg(select_ln77_6_reg_2314_pp2_iter1_reg),
        .\select_ln77_reg_2308_reg[12] (\select_ln77_reg_2308_reg[12] ),
        .\select_ln77_reg_2308_reg[12]_0 (\select_ln77_reg_2308_reg[12]_0 ),
        .\select_ln78_reg_2344_pp2_iter1_reg_reg[4] (\select_ln78_reg_2344_pp2_iter1_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_DSP48_0" *) 
module nn_conv_combined_0_0_conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_DSP48_0
   (\select_ln77_reg_2308_reg[12] ,
    A,
    \select_ln76_9_reg_2339_reg[9] ,
    CO,
    ap_enable_reg_pp2_iter1_reg,
    \ap_CS_fsm_reg[36] ,
    \add_ln76_2_reg_2323_reg[126] ,
    \select_ln77_reg_2308_reg[12]_0 ,
    O,
    \select_ln78_reg_2344_pp2_iter1_reg_reg[4] ,
    CEA2,
    grp_fu_1481_ce,
    Q,
    p_reg_reg_0,
    ap_clk,
    select_ln77_1_reg_2400,
    W,
    p_reg_reg_1,
    p_reg_reg_2,
    \icmp_ln77_reg_2262_reg[0] ,
    \icmp_ln77_reg_2262_reg[0]_0 ,
    \icmp_ln77_reg_2262_reg[0]_1 ,
    \icmp_ln76_reg_2253[0]_i_3_0 ,
    \icmp_ln76_reg_2253[0]_i_3_1 ,
    \icmp_ln76_reg_2253[0]_i_3_2 ,
    ap_enable_reg_pp2_iter1,
    p_reg_reg_3,
    icmp_ln77_reg_2262,
    select_ln76_8_reg_2292,
    p_reg_reg_4,
    p_reg_reg_5,
    D,
    p_reg_reg_6,
    select_ln77_6_reg_2314_pp2_iter1_reg,
    \add_ln1118_reg_2426_reg[9] ,
    p_mid187_reg_2286_reg,
    \add_ln1118_reg_2426_reg[7] ,
    p_reg_reg_7,
    ap_enable_reg_pp2_iter2);
  output [8:0]\select_ln77_reg_2308_reg[12] ;
  output [9:0]A;
  output [8:0]\select_ln76_9_reg_2339_reg[9] ;
  output [0:0]CO;
  output ap_enable_reg_pp2_iter1_reg;
  output \ap_CS_fsm_reg[36] ;
  output [0:0]\add_ln76_2_reg_2323_reg[126] ;
  output [0:0]\select_ln77_reg_2308_reg[12]_0 ;
  output [2:0]O;
  output [9:0]\select_ln78_reg_2344_pp2_iter1_reg_reg[4] ;
  input CEA2;
  input grp_fu_1481_ce;
  input [1:0]Q;
  input p_reg_reg_0;
  input ap_clk;
  input select_ln77_1_reg_2400;
  input [9:0]W;
  input [9:0]p_reg_reg_1;
  input [9:0]p_reg_reg_2;
  input [95:0]\icmp_ln77_reg_2262_reg[0] ;
  input [95:0]\icmp_ln77_reg_2262_reg[0]_0 ;
  input [95:0]\icmp_ln77_reg_2262_reg[0]_1 ;
  input [127:0]\icmp_ln76_reg_2253[0]_i_3_0 ;
  input [127:0]\icmp_ln76_reg_2253[0]_i_3_1 ;
  input [127:0]\icmp_ln76_reg_2253[0]_i_3_2 ;
  input ap_enable_reg_pp2_iter1;
  input p_reg_reg_3;
  input icmp_ln77_reg_2262;
  input select_ln76_8_reg_2292;
  input [9:0]p_reg_reg_4;
  input [9:0]p_reg_reg_5;
  input [8:0]D;
  input [12:0]p_reg_reg_6;
  input select_ln77_6_reg_2314_pp2_iter1_reg;
  input [9:0]\add_ln1118_reg_2426_reg[9] ;
  input [0:0]p_mid187_reg_2286_reg;
  input [4:0]\add_ln1118_reg_2426_reg[7] ;
  input p_reg_reg_7;
  input ap_enable_reg_pp2_iter2;

  wire [9:0]A;
  wire CEA2;
  wire [0:0]CO;
  wire [8:0]D;
  wire [2:0]O;
  wire [1:0]Q;
  wire [9:0]W;
  wire \add_ln1118_reg_2426[3]_i_2_n_0 ;
  wire \add_ln1118_reg_2426[3]_i_3_n_0 ;
  wire \add_ln1118_reg_2426[3]_i_4_n_0 ;
  wire \add_ln1118_reg_2426[3]_i_5_n_0 ;
  wire \add_ln1118_reg_2426[7]_i_5_n_0 ;
  wire \add_ln1118_reg_2426_reg[3]_i_1_n_0 ;
  wire \add_ln1118_reg_2426_reg[3]_i_1_n_1 ;
  wire \add_ln1118_reg_2426_reg[3]_i_1_n_2 ;
  wire \add_ln1118_reg_2426_reg[3]_i_1_n_3 ;
  wire [4:0]\add_ln1118_reg_2426_reg[7] ;
  wire \add_ln1118_reg_2426_reg[7]_i_1_n_0 ;
  wire \add_ln1118_reg_2426_reg[7]_i_1_n_1 ;
  wire \add_ln1118_reg_2426_reg[7]_i_1_n_2 ;
  wire \add_ln1118_reg_2426_reg[7]_i_1_n_3 ;
  wire [9:0]\add_ln1118_reg_2426_reg[9] ;
  wire \add_ln1118_reg_2426_reg[9]_i_2_n_3 ;
  wire \add_ln76_1_reg_2257[4]_i_2_n_0 ;
  wire \add_ln76_1_reg_2257[4]_i_3_n_0 ;
  wire \add_ln76_1_reg_2257[4]_i_4_n_0 ;
  wire \add_ln76_1_reg_2257[4]_i_5_n_0 ;
  wire \add_ln76_1_reg_2257[8]_i_2_n_0 ;
  wire \add_ln76_1_reg_2257[8]_i_3_n_0 ;
  wire \add_ln76_1_reg_2257[8]_i_4_n_0 ;
  wire \add_ln76_1_reg_2257[8]_i_5_n_0 ;
  wire \add_ln76_1_reg_2257[9]_i_2_n_0 ;
  wire \add_ln76_1_reg_2257_reg[4]_i_1_n_0 ;
  wire \add_ln76_1_reg_2257_reg[4]_i_1_n_1 ;
  wire \add_ln76_1_reg_2257_reg[4]_i_1_n_2 ;
  wire \add_ln76_1_reg_2257_reg[4]_i_1_n_3 ;
  wire \add_ln76_1_reg_2257_reg[8]_i_1_n_0 ;
  wire \add_ln76_1_reg_2257_reg[8]_i_1_n_1 ;
  wire \add_ln76_1_reg_2257_reg[8]_i_1_n_2 ;
  wire \add_ln76_1_reg_2257_reg[8]_i_1_n_3 ;
  wire [0:0]\add_ln76_2_reg_2323_reg[126] ;
  wire \ap_CS_fsm_reg[36] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter2;
  wire [2:2]empty_62_fu_1264_p2;
  wire grp_fu_1481_ce;
  wire \icmp_ln76_reg_2253[0]_i_100_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_101_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_102_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_103_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_104_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_105_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_106_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_108_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_109_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_10_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_110_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_111_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_112_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_113_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_114_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_115_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_116_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_117_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_118_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_119_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_11_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_120_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_121_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_122_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_123_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_124_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_125_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_126_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_127_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_128_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_129_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_12_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_130_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_131_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_132_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_133_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_134_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_135_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_136_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_137_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_138_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_139_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_13_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_14_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_15_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_17_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_18_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_19_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_20_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_21_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_22_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_23_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_24_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_25_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_26_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_27_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_28_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_30_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_31_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_32_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_33_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_34_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_35_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_36_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_37_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_38_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_39_n_0 ;
  wire [127:0]\icmp_ln76_reg_2253[0]_i_3_0 ;
  wire [127:0]\icmp_ln76_reg_2253[0]_i_3_1 ;
  wire [127:0]\icmp_ln76_reg_2253[0]_i_3_2 ;
  wire \icmp_ln76_reg_2253[0]_i_3_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_40_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_41_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_43_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_44_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_45_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_46_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_47_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_48_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_49_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_4_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_50_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_51_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_52_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_53_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_54_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_56_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_57_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_58_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_59_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_5_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_60_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_61_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_62_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_63_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_64_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_65_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_66_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_67_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_69_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_70_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_71_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_72_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_73_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_74_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_75_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_76_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_77_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_78_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_79_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_7_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_80_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_82_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_83_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_84_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_85_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_86_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_87_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_88_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_89_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_8_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_90_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_91_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_92_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_93_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_95_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_96_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_97_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_98_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_99_n_0 ;
  wire \icmp_ln76_reg_2253[0]_i_9_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_107_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_107_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_107_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_107_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_16_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_16_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_16_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_16_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_1_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_1_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_29_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_29_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_29_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_29_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_2_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_2_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_2_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_2_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_42_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_42_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_42_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_42_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_55_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_55_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_55_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_55_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_68_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_68_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_68_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_68_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_6_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_6_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_6_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_6_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_81_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_81_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_81_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_81_n_3 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_94_n_0 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_94_n_1 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_94_n_2 ;
  wire \icmp_ln76_reg_2253_reg[0]_i_94_n_3 ;
  wire icmp_ln77_reg_2262;
  wire \icmp_ln77_reg_2262[0]_i_100_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_101_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_102_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_103_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_104_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_10_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_11_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_12_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_13_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_14_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_15_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_16_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_17_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_18_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_19_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_21_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_22_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_23_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_24_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_25_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_26_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_27_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_28_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_29_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_30_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_31_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_32_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_34_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_35_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_36_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_37_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_38_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_39_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_3_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_40_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_41_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_42_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_43_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_44_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_45_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_47_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_48_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_49_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_4_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_50_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_51_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_52_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_53_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_54_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_55_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_56_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_57_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_58_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_5_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_60_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_61_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_62_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_63_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_64_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_65_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_66_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_67_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_68_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_69_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_6_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_70_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_71_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_73_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_74_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_75_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_76_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_77_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_78_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_79_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_80_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_81_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_82_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_83_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_84_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_85_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_86_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_87_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_88_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_89_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_8_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_90_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_91_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_92_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_93_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_94_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_95_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_96_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_97_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_98_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_99_n_0 ;
  wire \icmp_ln77_reg_2262[0]_i_9_n_0 ;
  wire [95:0]\icmp_ln77_reg_2262_reg[0] ;
  wire [95:0]\icmp_ln77_reg_2262_reg[0]_0 ;
  wire [95:0]\icmp_ln77_reg_2262_reg[0]_1 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_1_n_1 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_1_n_2 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_1_n_3 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_20_n_0 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_20_n_1 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_20_n_2 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_20_n_3 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_2_n_0 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_2_n_1 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_2_n_2 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_2_n_3 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_33_n_0 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_33_n_1 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_33_n_2 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_33_n_3 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_46_n_0 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_46_n_1 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_46_n_2 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_46_n_3 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_59_n_0 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_59_n_1 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_59_n_2 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_59_n_3 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_72_n_0 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_72_n_1 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_72_n_2 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_72_n_3 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_7_n_0 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_7_n_1 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_7_n_2 ;
  wire \icmp_ln77_reg_2262_reg[0]_i_7_n_3 ;
  wire [0:0]p_mid187_reg_2286_reg;
  wire p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire [9:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire [9:0]p_reg_reg_4;
  wire [9:0]p_reg_reg_5;
  wire [12:0]p_reg_reg_6;
  wire p_reg_reg_7;
  wire p_reg_reg_i_3__1_n_1;
  wire p_reg_reg_i_3__1_n_2;
  wire p_reg_reg_i_3__1_n_3;
  wire p_reg_reg_i_4__1_n_0;
  wire p_reg_reg_i_4__1_n_1;
  wire p_reg_reg_i_4__1_n_2;
  wire p_reg_reg_i_4__1_n_3;
  wire p_reg_reg_i_5__1_n_0;
  wire p_reg_reg_i_5__1_n_1;
  wire p_reg_reg_i_5__1_n_2;
  wire p_reg_reg_i_5__1_n_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire select_ln76_8_reg_2292;
  wire [8:0]\select_ln76_9_reg_2339_reg[9] ;
  wire [9:0]select_ln77_1_fu_1373_p3;
  wire select_ln77_1_reg_2400;
  wire select_ln77_6_reg_2314_pp2_iter1_reg;
  wire [8:0]\select_ln77_reg_2308_reg[12] ;
  wire [0:0]\select_ln77_reg_2308_reg[12]_0 ;
  wire [9:5]select_ln78_3_fu_1419_p3;
  wire [9:0]\select_ln78_reg_2344_pp2_iter1_reg_reg[4] ;
  wire [3:1]\NLW_add_ln1118_reg_2426_reg[9]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln1118_reg_2426_reg[9]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln76_1_reg_2257_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln76_1_reg_2257_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_icmp_ln76_reg_2253_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_107_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_29_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_42_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_68_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_81_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln76_reg_2253_reg[0]_i_94_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln77_reg_2262_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln77_reg_2262_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln77_reg_2262_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln77_reg_2262_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln77_reg_2262_reg[0]_i_46_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln77_reg_2262_reg[0]_i_59_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln77_reg_2262_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln77_reg_2262_reg[0]_i_72_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h1DE2)) 
    \add_ln1118_reg_2426[3]_i_2 
       (.I0(\add_ln1118_reg_2426_reg[9] [3]),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(p_reg_reg_n_102),
        .I3(\add_ln1118_reg_2426_reg[7] [3]),
        .O(\add_ln1118_reg_2426[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \add_ln1118_reg_2426[3]_i_3 
       (.I0(\add_ln1118_reg_2426_reg[9] [2]),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(p_reg_reg_n_103),
        .I3(\add_ln1118_reg_2426_reg[7] [2]),
        .O(\add_ln1118_reg_2426[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \add_ln1118_reg_2426[3]_i_4 
       (.I0(\add_ln1118_reg_2426_reg[9] [1]),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(p_reg_reg_n_104),
        .I3(\add_ln1118_reg_2426_reg[7] [1]),
        .O(\add_ln1118_reg_2426[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \add_ln1118_reg_2426[3]_i_5 
       (.I0(\add_ln1118_reg_2426_reg[9] [0]),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(p_reg_reg_n_105),
        .I3(\add_ln1118_reg_2426_reg[7] [0]),
        .O(\add_ln1118_reg_2426[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1118_reg_2426[7]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(\add_ln1118_reg_2426_reg[9] [7]),
        .O(select_ln78_3_fu_1419_p3[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1118_reg_2426[7]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(\add_ln1118_reg_2426_reg[9] [6]),
        .O(select_ln78_3_fu_1419_p3[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1118_reg_2426[7]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(\add_ln1118_reg_2426_reg[9] [5]),
        .O(select_ln78_3_fu_1419_p3[5]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \add_ln1118_reg_2426[7]_i_5 
       (.I0(\add_ln1118_reg_2426_reg[9] [4]),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(p_reg_reg_n_101),
        .I3(\add_ln1118_reg_2426_reg[7] [4]),
        .O(\add_ln1118_reg_2426[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1118_reg_2426[9]_i_3 
       (.I0(p_reg_reg_n_96),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(\add_ln1118_reg_2426_reg[9] [9]),
        .O(select_ln78_3_fu_1419_p3[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln1118_reg_2426[9]_i_4 
       (.I0(p_reg_reg_n_97),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(\add_ln1118_reg_2426_reg[9] [8]),
        .O(select_ln78_3_fu_1419_p3[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1118_reg_2426_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1118_reg_2426_reg[3]_i_1_n_0 ,\add_ln1118_reg_2426_reg[3]_i_1_n_1 ,\add_ln1118_reg_2426_reg[3]_i_1_n_2 ,\add_ln1118_reg_2426_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\add_ln1118_reg_2426_reg[7] [3:0]),
        .O(\select_ln78_reg_2344_pp2_iter1_reg_reg[4] [3:0]),
        .S({\add_ln1118_reg_2426[3]_i_2_n_0 ,\add_ln1118_reg_2426[3]_i_3_n_0 ,\add_ln1118_reg_2426[3]_i_4_n_0 ,\add_ln1118_reg_2426[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1118_reg_2426_reg[7]_i_1 
       (.CI(\add_ln1118_reg_2426_reg[3]_i_1_n_0 ),
        .CO({\add_ln1118_reg_2426_reg[7]_i_1_n_0 ,\add_ln1118_reg_2426_reg[7]_i_1_n_1 ,\add_ln1118_reg_2426_reg[7]_i_1_n_2 ,\add_ln1118_reg_2426_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln1118_reg_2426_reg[7] [4]}),
        .O(\select_ln78_reg_2344_pp2_iter1_reg_reg[4] [7:4]),
        .S({select_ln78_3_fu_1419_p3[7:5],\add_ln1118_reg_2426[7]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1118_reg_2426_reg[9]_i_2 
       (.CI(\add_ln1118_reg_2426_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln1118_reg_2426_reg[9]_i_2_CO_UNCONNECTED [3:1],\add_ln1118_reg_2426_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1118_reg_2426_reg[9]_i_2_O_UNCONNECTED [3:2],\select_ln78_reg_2344_pp2_iter1_reg_reg[4] [9:8]}),
        .S({1'b0,1'b0,select_ln78_3_fu_1419_p3[9:8]}));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln76_1_reg_2257[4]_i_2 
       (.I0(p_reg_reg_1[4]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(p_reg_reg_2[4]),
        .O(\add_ln76_1_reg_2257[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln76_1_reg_2257[4]_i_3 
       (.I0(p_reg_reg_1[3]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(p_reg_reg_2[3]),
        .O(\add_ln76_1_reg_2257[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln76_1_reg_2257[4]_i_4 
       (.I0(p_reg_reg_1[2]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(p_reg_reg_2[2]),
        .O(\add_ln76_1_reg_2257[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln76_1_reg_2257[4]_i_5 
       (.I0(p_reg_reg_1[1]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(p_reg_reg_2[1]),
        .O(\add_ln76_1_reg_2257[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln76_1_reg_2257[8]_i_2 
       (.I0(p_reg_reg_1[8]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(p_reg_reg_2[8]),
        .O(\add_ln76_1_reg_2257[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln76_1_reg_2257[8]_i_3 
       (.I0(p_reg_reg_1[7]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(p_reg_reg_2[7]),
        .O(\add_ln76_1_reg_2257[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln76_1_reg_2257[8]_i_4 
       (.I0(p_reg_reg_1[6]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(p_reg_reg_2[6]),
        .O(\add_ln76_1_reg_2257[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln76_1_reg_2257[8]_i_5 
       (.I0(p_reg_reg_1[5]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(p_reg_reg_2[5]),
        .O(\add_ln76_1_reg_2257[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \add_ln76_1_reg_2257[9]_i_2 
       (.I0(p_reg_reg_1[9]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(p_reg_reg_2[9]),
        .O(\add_ln76_1_reg_2257[9]_i_2_n_0 ));
  CARRY4 \add_ln76_1_reg_2257_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln76_1_reg_2257_reg[4]_i_1_n_0 ,\add_ln76_1_reg_2257_reg[4]_i_1_n_1 ,\add_ln76_1_reg_2257_reg[4]_i_1_n_2 ,\add_ln76_1_reg_2257_reg[4]_i_1_n_3 }),
        .CYINIT(p_mid187_reg_2286_reg),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\select_ln76_9_reg_2339_reg[9] [3:0]),
        .S({\add_ln76_1_reg_2257[4]_i_2_n_0 ,\add_ln76_1_reg_2257[4]_i_3_n_0 ,\add_ln76_1_reg_2257[4]_i_4_n_0 ,\add_ln76_1_reg_2257[4]_i_5_n_0 }));
  CARRY4 \add_ln76_1_reg_2257_reg[8]_i_1 
       (.CI(\add_ln76_1_reg_2257_reg[4]_i_1_n_0 ),
        .CO({\add_ln76_1_reg_2257_reg[8]_i_1_n_0 ,\add_ln76_1_reg_2257_reg[8]_i_1_n_1 ,\add_ln76_1_reg_2257_reg[8]_i_1_n_2 ,\add_ln76_1_reg_2257_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\select_ln76_9_reg_2339_reg[9] [7:4]),
        .S({\add_ln76_1_reg_2257[8]_i_2_n_0 ,\add_ln76_1_reg_2257[8]_i_3_n_0 ,\add_ln76_1_reg_2257[8]_i_4_n_0 ,\add_ln76_1_reg_2257[8]_i_5_n_0 }));
  CARRY4 \add_ln76_1_reg_2257_reg[9]_i_1 
       (.CI(\add_ln76_1_reg_2257_reg[8]_i_1_n_0 ),
        .CO(\NLW_add_ln76_1_reg_2257_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln76_1_reg_2257_reg[9]_i_1_O_UNCONNECTED [3:1],\select_ln76_9_reg_2339_reg[9] [8]}),
        .S({1'b0,1'b0,1'b0,\add_ln76_1_reg_2257[9]_i_2_n_0 }));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_10 
       (.I0(\icmp_ln76_reg_2253[0]_i_27_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [110]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [110]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [110]),
        .I5(\icmp_ln76_reg_2253[0]_i_28_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_100 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [45]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [45]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [45]),
        .O(\icmp_ln76_reg_2253[0]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_101 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [43]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [43]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [43]),
        .O(\icmp_ln76_reg_2253[0]_i_101_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_102 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [42]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [42]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [42]),
        .O(\icmp_ln76_reg_2253[0]_i_102_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_103 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [40]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [40]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [40]),
        .O(\icmp_ln76_reg_2253[0]_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_104 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [39]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [39]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [39]),
        .O(\icmp_ln76_reg_2253[0]_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_105 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [37]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [37]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [37]),
        .O(\icmp_ln76_reg_2253[0]_i_105_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_106 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [36]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [36]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [36]),
        .O(\icmp_ln76_reg_2253[0]_i_106_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_108 
       (.I0(\icmp_ln76_reg_2253[0]_i_124_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [23]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [23]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [23]),
        .I5(\icmp_ln76_reg_2253[0]_i_125_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_108_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_109 
       (.I0(\icmp_ln76_reg_2253[0]_i_126_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [20]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [20]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [20]),
        .I5(\icmp_ln76_reg_2253[0]_i_127_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_11 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [127]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [127]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [127]),
        .O(\icmp_ln76_reg_2253[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_110 
       (.I0(\icmp_ln76_reg_2253[0]_i_128_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [17]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [17]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [17]),
        .I5(\icmp_ln76_reg_2253[0]_i_129_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_110_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_111 
       (.I0(\icmp_ln76_reg_2253[0]_i_130_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [14]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [14]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [14]),
        .I5(\icmp_ln76_reg_2253[0]_i_131_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_111_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_112 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [34]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [34]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [34]),
        .O(\icmp_ln76_reg_2253[0]_i_112_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_113 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [33]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [33]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [33]),
        .O(\icmp_ln76_reg_2253[0]_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_114 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [31]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [31]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [31]),
        .O(\icmp_ln76_reg_2253[0]_i_114_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_115 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [30]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [30]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [30]),
        .O(\icmp_ln76_reg_2253[0]_i_115_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_116 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [28]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [28]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [28]),
        .O(\icmp_ln76_reg_2253[0]_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_117 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [27]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [27]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [27]),
        .O(\icmp_ln76_reg_2253[0]_i_117_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_118 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [25]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [25]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [25]),
        .O(\icmp_ln76_reg_2253[0]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_119 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [24]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [24]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [24]),
        .O(\icmp_ln76_reg_2253[0]_i_119_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_12 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [124]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [124]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [124]),
        .O(\icmp_ln76_reg_2253[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_120 
       (.I0(\icmp_ln76_reg_2253[0]_i_132_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [11]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [11]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [11]),
        .I5(\icmp_ln76_reg_2253[0]_i_133_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_120_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_121 
       (.I0(\icmp_ln76_reg_2253[0]_i_134_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [8]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [8]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [8]),
        .I5(\icmp_ln76_reg_2253[0]_i_135_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_121_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_122 
       (.I0(\icmp_ln76_reg_2253[0]_i_136_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [5]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [5]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [5]),
        .I5(\icmp_ln76_reg_2253[0]_i_137_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_122_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_123 
       (.I0(\icmp_ln76_reg_2253[0]_i_138_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [2]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [2]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [2]),
        .I5(\icmp_ln76_reg_2253[0]_i_139_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_123_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_124 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [22]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [22]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [22]),
        .O(\icmp_ln76_reg_2253[0]_i_124_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_125 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [21]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [21]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [21]),
        .O(\icmp_ln76_reg_2253[0]_i_125_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_126 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [19]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [19]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [19]),
        .O(\icmp_ln76_reg_2253[0]_i_126_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_127 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [18]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [18]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [18]),
        .O(\icmp_ln76_reg_2253[0]_i_127_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_128 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [16]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [16]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [16]),
        .O(\icmp_ln76_reg_2253[0]_i_128_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_129 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [15]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [15]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [15]),
        .O(\icmp_ln76_reg_2253[0]_i_129_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_13 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [123]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [123]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [123]),
        .O(\icmp_ln76_reg_2253[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_130 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [13]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [13]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [13]),
        .O(\icmp_ln76_reg_2253[0]_i_130_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_131 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [12]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [12]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [12]),
        .O(\icmp_ln76_reg_2253[0]_i_131_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_132 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [10]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [10]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [10]),
        .O(\icmp_ln76_reg_2253[0]_i_132_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_133 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [9]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [9]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [9]),
        .O(\icmp_ln76_reg_2253[0]_i_133_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_134 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [7]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [7]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [7]),
        .O(\icmp_ln76_reg_2253[0]_i_134_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_135 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [6]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [6]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [6]),
        .O(\icmp_ln76_reg_2253[0]_i_135_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_136 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [4]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [4]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [4]),
        .O(\icmp_ln76_reg_2253[0]_i_136_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_137 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [3]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [3]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [3]),
        .O(\icmp_ln76_reg_2253[0]_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_138 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [1]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [1]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [1]),
        .O(\icmp_ln76_reg_2253[0]_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_139 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [0]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [0]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [0]),
        .O(\icmp_ln76_reg_2253[0]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_14 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [121]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [121]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [121]),
        .O(\icmp_ln76_reg_2253[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_15 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [120]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [120]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [120]),
        .O(\icmp_ln76_reg_2253[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_17 
       (.I0(\icmp_ln76_reg_2253[0]_i_34_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [107]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [107]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [107]),
        .I5(\icmp_ln76_reg_2253[0]_i_35_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_18 
       (.I0(\icmp_ln76_reg_2253[0]_i_36_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [104]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [104]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [104]),
        .I5(\icmp_ln76_reg_2253[0]_i_37_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_19 
       (.I0(\icmp_ln76_reg_2253[0]_i_38_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [101]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [101]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [101]),
        .I5(\icmp_ln76_reg_2253[0]_i_39_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_20 
       (.I0(\icmp_ln76_reg_2253[0]_i_40_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [98]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [98]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [98]),
        .I5(\icmp_ln76_reg_2253[0]_i_41_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_21 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [118]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [118]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [118]),
        .O(\icmp_ln76_reg_2253[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_22 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [117]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [117]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [117]),
        .O(\icmp_ln76_reg_2253[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_23 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [115]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [115]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [115]),
        .O(\icmp_ln76_reg_2253[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_24 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [114]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [114]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [114]),
        .O(\icmp_ln76_reg_2253[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_25 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [112]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [112]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [112]),
        .O(\icmp_ln76_reg_2253[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_26 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [111]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [111]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [111]),
        .O(\icmp_ln76_reg_2253[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_27 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [109]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [109]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [109]),
        .O(\icmp_ln76_reg_2253[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_28 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [108]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [108]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [108]),
        .O(\icmp_ln76_reg_2253[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h0000B847)) 
    \icmp_ln76_reg_2253[0]_i_3 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_0 [126]),
        .I1(ap_enable_reg_pp2_iter1_reg),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [126]),
        .I3(\icmp_ln76_reg_2253[0]_i_3_2 [126]),
        .I4(\icmp_ln76_reg_2253[0]_i_11_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_30 
       (.I0(\icmp_ln76_reg_2253[0]_i_47_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [95]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [95]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [95]),
        .I5(\icmp_ln76_reg_2253[0]_i_48_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_31 
       (.I0(\icmp_ln76_reg_2253[0]_i_49_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [92]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [92]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [92]),
        .I5(\icmp_ln76_reg_2253[0]_i_50_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_32 
       (.I0(\icmp_ln76_reg_2253[0]_i_51_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [89]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [89]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [89]),
        .I5(\icmp_ln76_reg_2253[0]_i_52_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_33 
       (.I0(\icmp_ln76_reg_2253[0]_i_53_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [86]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [86]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [86]),
        .I5(\icmp_ln76_reg_2253[0]_i_54_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_34 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [106]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [106]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [106]),
        .O(\icmp_ln76_reg_2253[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_35 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [105]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [105]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [105]),
        .O(\icmp_ln76_reg_2253[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_36 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [103]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [103]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [103]),
        .O(\icmp_ln76_reg_2253[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_37 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [102]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [102]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [102]),
        .O(\icmp_ln76_reg_2253[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_38 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [100]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [100]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [100]),
        .O(\icmp_ln76_reg_2253[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_39 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [99]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [99]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [99]),
        .O(\icmp_ln76_reg_2253[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_4 
       (.I0(\icmp_ln76_reg_2253[0]_i_12_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [125]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [125]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [125]),
        .I5(\icmp_ln76_reg_2253[0]_i_13_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_40 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [97]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [97]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [97]),
        .O(\icmp_ln76_reg_2253[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_41 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [96]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [96]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [96]),
        .O(\icmp_ln76_reg_2253[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_43 
       (.I0(\icmp_ln76_reg_2253[0]_i_60_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [83]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [83]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [83]),
        .I5(\icmp_ln76_reg_2253[0]_i_61_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_44 
       (.I0(\icmp_ln76_reg_2253[0]_i_62_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [80]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [80]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [80]),
        .I5(\icmp_ln76_reg_2253[0]_i_63_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_45 
       (.I0(\icmp_ln76_reg_2253[0]_i_64_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [77]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [77]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [77]),
        .I5(\icmp_ln76_reg_2253[0]_i_65_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_46 
       (.I0(\icmp_ln76_reg_2253[0]_i_66_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [74]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [74]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [74]),
        .I5(\icmp_ln76_reg_2253[0]_i_67_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_47 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [94]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [94]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [94]),
        .O(\icmp_ln76_reg_2253[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_48 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [93]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [93]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [93]),
        .O(\icmp_ln76_reg_2253[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_49 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [91]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [91]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [91]),
        .O(\icmp_ln76_reg_2253[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_5 
       (.I0(\icmp_ln76_reg_2253[0]_i_14_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [122]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [122]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [122]),
        .I5(\icmp_ln76_reg_2253[0]_i_15_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_50 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [90]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [90]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [90]),
        .O(\icmp_ln76_reg_2253[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_51 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [88]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [88]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [88]),
        .O(\icmp_ln76_reg_2253[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_52 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [87]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [87]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [87]),
        .O(\icmp_ln76_reg_2253[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_53 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [85]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [85]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [85]),
        .O(\icmp_ln76_reg_2253[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_54 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [84]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [84]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [84]),
        .O(\icmp_ln76_reg_2253[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_56 
       (.I0(\icmp_ln76_reg_2253[0]_i_73_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [71]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [71]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [71]),
        .I5(\icmp_ln76_reg_2253[0]_i_74_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_57 
       (.I0(\icmp_ln76_reg_2253[0]_i_75_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [68]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [68]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [68]),
        .I5(\icmp_ln76_reg_2253[0]_i_76_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_58 
       (.I0(\icmp_ln76_reg_2253[0]_i_77_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [65]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [65]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [65]),
        .I5(\icmp_ln76_reg_2253[0]_i_78_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_59 
       (.I0(\icmp_ln76_reg_2253[0]_i_79_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [62]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [62]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [62]),
        .I5(\icmp_ln76_reg_2253[0]_i_80_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_60 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [82]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [82]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [82]),
        .O(\icmp_ln76_reg_2253[0]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_61 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [81]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [81]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [81]),
        .O(\icmp_ln76_reg_2253[0]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_62 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [79]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [79]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [79]),
        .O(\icmp_ln76_reg_2253[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_63 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [78]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [78]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [78]),
        .O(\icmp_ln76_reg_2253[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_64 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [76]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [76]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [76]),
        .O(\icmp_ln76_reg_2253[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_65 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [75]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [75]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [75]),
        .O(\icmp_ln76_reg_2253[0]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_66 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [73]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [73]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [73]),
        .O(\icmp_ln76_reg_2253[0]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_67 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [72]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [72]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [72]),
        .O(\icmp_ln76_reg_2253[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_69 
       (.I0(\icmp_ln76_reg_2253[0]_i_86_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [59]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [59]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [59]),
        .I5(\icmp_ln76_reg_2253[0]_i_87_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_7 
       (.I0(\icmp_ln76_reg_2253[0]_i_21_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [119]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [119]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [119]),
        .I5(\icmp_ln76_reg_2253[0]_i_22_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_70 
       (.I0(\icmp_ln76_reg_2253[0]_i_88_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [56]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [56]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [56]),
        .I5(\icmp_ln76_reg_2253[0]_i_89_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_71 
       (.I0(\icmp_ln76_reg_2253[0]_i_90_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [53]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [53]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [53]),
        .I5(\icmp_ln76_reg_2253[0]_i_91_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_72 
       (.I0(\icmp_ln76_reg_2253[0]_i_92_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [50]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [50]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [50]),
        .I5(\icmp_ln76_reg_2253[0]_i_93_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_73 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [70]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [70]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [70]),
        .O(\icmp_ln76_reg_2253[0]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_74 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [69]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [69]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [69]),
        .O(\icmp_ln76_reg_2253[0]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_75 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [67]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [67]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [67]),
        .O(\icmp_ln76_reg_2253[0]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_76 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [66]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [66]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [66]),
        .O(\icmp_ln76_reg_2253[0]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_77 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [64]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [64]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [64]),
        .O(\icmp_ln76_reg_2253[0]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_78 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [63]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [63]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [63]),
        .O(\icmp_ln76_reg_2253[0]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_79 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [61]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [61]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [61]),
        .O(\icmp_ln76_reg_2253[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_8 
       (.I0(\icmp_ln76_reg_2253[0]_i_23_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [116]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [116]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [116]),
        .I5(\icmp_ln76_reg_2253[0]_i_24_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_80 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [60]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [60]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [60]),
        .O(\icmp_ln76_reg_2253[0]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_82 
       (.I0(\icmp_ln76_reg_2253[0]_i_99_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [47]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [47]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [47]),
        .I5(\icmp_ln76_reg_2253[0]_i_100_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_83 
       (.I0(\icmp_ln76_reg_2253[0]_i_101_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [44]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [44]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [44]),
        .I5(\icmp_ln76_reg_2253[0]_i_102_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_84 
       (.I0(\icmp_ln76_reg_2253[0]_i_103_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [41]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [41]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [41]),
        .I5(\icmp_ln76_reg_2253[0]_i_104_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_85 
       (.I0(\icmp_ln76_reg_2253[0]_i_105_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [38]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [38]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [38]),
        .I5(\icmp_ln76_reg_2253[0]_i_106_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_86 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [58]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [58]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [58]),
        .O(\icmp_ln76_reg_2253[0]_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_87 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [57]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [57]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [57]),
        .O(\icmp_ln76_reg_2253[0]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_88 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [55]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [55]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [55]),
        .O(\icmp_ln76_reg_2253[0]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_89 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [54]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [54]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [54]),
        .O(\icmp_ln76_reg_2253[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_9 
       (.I0(\icmp_ln76_reg_2253[0]_i_25_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [113]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [113]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [113]),
        .I5(\icmp_ln76_reg_2253[0]_i_26_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_90 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [52]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [52]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [52]),
        .O(\icmp_ln76_reg_2253[0]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_91 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [51]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [51]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [51]),
        .O(\icmp_ln76_reg_2253[0]_i_91_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_92 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [49]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [49]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [49]),
        .O(\icmp_ln76_reg_2253[0]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_93 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [48]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [48]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [48]),
        .O(\icmp_ln76_reg_2253[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_95 
       (.I0(\icmp_ln76_reg_2253[0]_i_112_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [35]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [35]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [35]),
        .I5(\icmp_ln76_reg_2253[0]_i_113_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_96 
       (.I0(\icmp_ln76_reg_2253[0]_i_114_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [32]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [32]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [32]),
        .I5(\icmp_ln76_reg_2253[0]_i_115_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_97 
       (.I0(\icmp_ln76_reg_2253[0]_i_116_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [29]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [29]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [29]),
        .I5(\icmp_ln76_reg_2253[0]_i_117_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln76_reg_2253[0]_i_98 
       (.I0(\icmp_ln76_reg_2253[0]_i_118_n_0 ),
        .I1(\icmp_ln76_reg_2253[0]_i_3_2 [26]),
        .I2(\icmp_ln76_reg_2253[0]_i_3_1 [26]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln76_reg_2253[0]_i_3_0 [26]),
        .I5(\icmp_ln76_reg_2253[0]_i_119_n_0 ),
        .O(\icmp_ln76_reg_2253[0]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln76_reg_2253[0]_i_99 
       (.I0(\icmp_ln76_reg_2253[0]_i_3_2 [46]),
        .I1(\icmp_ln76_reg_2253[0]_i_3_1 [46]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln76_reg_2253[0]_i_3_0 [46]),
        .O(\icmp_ln76_reg_2253[0]_i_99_n_0 ));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_1 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_2_n_0 ),
        .CO({\NLW_icmp_ln76_reg_2253_reg[0]_i_1_CO_UNCONNECTED [3],\add_ln76_2_reg_2323_reg[126] ,\icmp_ln76_reg_2253_reg[0]_i_1_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\icmp_ln76_reg_2253[0]_i_3_n_0 ,\icmp_ln76_reg_2253[0]_i_4_n_0 ,\icmp_ln76_reg_2253[0]_i_5_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_107 
       (.CI(1'b0),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_107_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_107_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_107_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_107_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_107_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_120_n_0 ,\icmp_ln76_reg_2253[0]_i_121_n_0 ,\icmp_ln76_reg_2253[0]_i_122_n_0 ,\icmp_ln76_reg_2253[0]_i_123_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_16 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_29_n_0 ),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_16_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_16_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_16_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_30_n_0 ,\icmp_ln76_reg_2253[0]_i_31_n_0 ,\icmp_ln76_reg_2253[0]_i_32_n_0 ,\icmp_ln76_reg_2253[0]_i_33_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_2 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_6_n_0 ),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_2_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_2_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_2_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_7_n_0 ,\icmp_ln76_reg_2253[0]_i_8_n_0 ,\icmp_ln76_reg_2253[0]_i_9_n_0 ,\icmp_ln76_reg_2253[0]_i_10_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_29 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_42_n_0 ),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_29_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_29_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_29_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_29_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_43_n_0 ,\icmp_ln76_reg_2253[0]_i_44_n_0 ,\icmp_ln76_reg_2253[0]_i_45_n_0 ,\icmp_ln76_reg_2253[0]_i_46_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_42 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_55_n_0 ),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_42_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_42_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_42_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_42_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_56_n_0 ,\icmp_ln76_reg_2253[0]_i_57_n_0 ,\icmp_ln76_reg_2253[0]_i_58_n_0 ,\icmp_ln76_reg_2253[0]_i_59_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_55 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_68_n_0 ),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_55_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_55_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_55_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_55_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_55_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_69_n_0 ,\icmp_ln76_reg_2253[0]_i_70_n_0 ,\icmp_ln76_reg_2253[0]_i_71_n_0 ,\icmp_ln76_reg_2253[0]_i_72_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_6 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_16_n_0 ),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_6_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_6_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_6_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_17_n_0 ,\icmp_ln76_reg_2253[0]_i_18_n_0 ,\icmp_ln76_reg_2253[0]_i_19_n_0 ,\icmp_ln76_reg_2253[0]_i_20_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_68 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_81_n_0 ),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_68_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_68_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_68_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_68_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_82_n_0 ,\icmp_ln76_reg_2253[0]_i_83_n_0 ,\icmp_ln76_reg_2253[0]_i_84_n_0 ,\icmp_ln76_reg_2253[0]_i_85_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_81 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_94_n_0 ),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_81_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_81_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_81_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_81_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_95_n_0 ,\icmp_ln76_reg_2253[0]_i_96_n_0 ,\icmp_ln76_reg_2253[0]_i_97_n_0 ,\icmp_ln76_reg_2253[0]_i_98_n_0 }));
  CARRY4 \icmp_ln76_reg_2253_reg[0]_i_94 
       (.CI(\icmp_ln76_reg_2253_reg[0]_i_107_n_0 ),
        .CO({\icmp_ln76_reg_2253_reg[0]_i_94_n_0 ,\icmp_ln76_reg_2253_reg[0]_i_94_n_1 ,\icmp_ln76_reg_2253_reg[0]_i_94_n_2 ,\icmp_ln76_reg_2253_reg[0]_i_94_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln76_reg_2253_reg[0]_i_94_O_UNCONNECTED [3:0]),
        .S({\icmp_ln76_reg_2253[0]_i_108_n_0 ,\icmp_ln76_reg_2253[0]_i_109_n_0 ,\icmp_ln76_reg_2253[0]_i_110_n_0 ,\icmp_ln76_reg_2253[0]_i_111_n_0 }));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_10 
       (.I0(\icmp_ln77_reg_2262[0]_i_29_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [77]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [77]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [77]),
        .I5(\icmp_ln77_reg_2262[0]_i_30_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_100 
       (.I0(\icmp_ln77_reg_2262_reg[0] [6]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [6]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [6]),
        .O(\icmp_ln77_reg_2262[0]_i_100_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_101 
       (.I0(\icmp_ln77_reg_2262_reg[0] [4]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [4]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [4]),
        .O(\icmp_ln77_reg_2262[0]_i_101_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_102 
       (.I0(\icmp_ln77_reg_2262_reg[0] [3]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [3]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [3]),
        .O(\icmp_ln77_reg_2262[0]_i_102_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_103 
       (.I0(\icmp_ln77_reg_2262_reg[0] [1]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [1]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [1]),
        .O(\icmp_ln77_reg_2262[0]_i_103_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_104 
       (.I0(\icmp_ln77_reg_2262_reg[0] [0]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [0]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [0]),
        .O(\icmp_ln77_reg_2262[0]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_11 
       (.I0(\icmp_ln77_reg_2262[0]_i_31_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [74]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [74]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [74]),
        .I5(\icmp_ln77_reg_2262[0]_i_32_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_12 
       (.I0(\icmp_ln77_reg_2262_reg[0] [94]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [94]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [94]),
        .O(\icmp_ln77_reg_2262[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_13 
       (.I0(\icmp_ln77_reg_2262_reg[0] [93]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [93]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [93]),
        .O(\icmp_ln77_reg_2262[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_14 
       (.I0(\icmp_ln77_reg_2262_reg[0] [91]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [91]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [91]),
        .O(\icmp_ln77_reg_2262[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_15 
       (.I0(\icmp_ln77_reg_2262_reg[0] [90]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [90]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [90]),
        .O(\icmp_ln77_reg_2262[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_16 
       (.I0(\icmp_ln77_reg_2262_reg[0] [88]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [88]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [88]),
        .O(\icmp_ln77_reg_2262[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_17 
       (.I0(\icmp_ln77_reg_2262_reg[0] [87]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [87]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [87]),
        .O(\icmp_ln77_reg_2262[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_18 
       (.I0(\icmp_ln77_reg_2262_reg[0] [85]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [85]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [85]),
        .O(\icmp_ln77_reg_2262[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_19 
       (.I0(\icmp_ln77_reg_2262_reg[0] [84]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [84]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [84]),
        .O(\icmp_ln77_reg_2262[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_21 
       (.I0(\icmp_ln77_reg_2262[0]_i_38_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [71]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [71]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [71]),
        .I5(\icmp_ln77_reg_2262[0]_i_39_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_22 
       (.I0(\icmp_ln77_reg_2262[0]_i_40_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [68]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [68]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [68]),
        .I5(\icmp_ln77_reg_2262[0]_i_41_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_23 
       (.I0(\icmp_ln77_reg_2262[0]_i_42_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [65]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [65]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [65]),
        .I5(\icmp_ln77_reg_2262[0]_i_43_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_24 
       (.I0(\icmp_ln77_reg_2262[0]_i_44_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [62]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [62]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [62]),
        .I5(\icmp_ln77_reg_2262[0]_i_45_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_25 
       (.I0(\icmp_ln77_reg_2262_reg[0] [82]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [82]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [82]),
        .O(\icmp_ln77_reg_2262[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_26 
       (.I0(\icmp_ln77_reg_2262_reg[0] [81]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [81]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [81]),
        .O(\icmp_ln77_reg_2262[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_27 
       (.I0(\icmp_ln77_reg_2262_reg[0] [79]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [79]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [79]),
        .O(\icmp_ln77_reg_2262[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_28 
       (.I0(\icmp_ln77_reg_2262_reg[0] [78]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [78]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [78]),
        .O(\icmp_ln77_reg_2262[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_29 
       (.I0(\icmp_ln77_reg_2262_reg[0] [76]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [76]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [76]),
        .O(\icmp_ln77_reg_2262[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_3 
       (.I0(\icmp_ln77_reg_2262[0]_i_12_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [95]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [95]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [95]),
        .I5(\icmp_ln77_reg_2262[0]_i_13_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_30 
       (.I0(\icmp_ln77_reg_2262_reg[0] [75]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [75]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [75]),
        .O(\icmp_ln77_reg_2262[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_31 
       (.I0(\icmp_ln77_reg_2262_reg[0] [73]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [73]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [73]),
        .O(\icmp_ln77_reg_2262[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_32 
       (.I0(\icmp_ln77_reg_2262_reg[0] [72]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [72]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [72]),
        .O(\icmp_ln77_reg_2262[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_34 
       (.I0(\icmp_ln77_reg_2262[0]_i_51_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [59]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [59]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [59]),
        .I5(\icmp_ln77_reg_2262[0]_i_52_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_35 
       (.I0(\icmp_ln77_reg_2262[0]_i_53_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [56]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [56]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [56]),
        .I5(\icmp_ln77_reg_2262[0]_i_54_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_36 
       (.I0(\icmp_ln77_reg_2262[0]_i_55_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [53]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [53]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [53]),
        .I5(\icmp_ln77_reg_2262[0]_i_56_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_37 
       (.I0(\icmp_ln77_reg_2262[0]_i_57_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [50]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [50]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [50]),
        .I5(\icmp_ln77_reg_2262[0]_i_58_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_38 
       (.I0(\icmp_ln77_reg_2262_reg[0] [70]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [70]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [70]),
        .O(\icmp_ln77_reg_2262[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_39 
       (.I0(\icmp_ln77_reg_2262_reg[0] [69]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [69]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [69]),
        .O(\icmp_ln77_reg_2262[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_4 
       (.I0(\icmp_ln77_reg_2262[0]_i_14_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [92]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [92]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [92]),
        .I5(\icmp_ln77_reg_2262[0]_i_15_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_40 
       (.I0(\icmp_ln77_reg_2262_reg[0] [67]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [67]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [67]),
        .O(\icmp_ln77_reg_2262[0]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_41 
       (.I0(\icmp_ln77_reg_2262_reg[0] [66]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [66]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [66]),
        .O(\icmp_ln77_reg_2262[0]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_42 
       (.I0(\icmp_ln77_reg_2262_reg[0] [64]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [64]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [64]),
        .O(\icmp_ln77_reg_2262[0]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_43 
       (.I0(\icmp_ln77_reg_2262_reg[0] [63]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [63]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [63]),
        .O(\icmp_ln77_reg_2262[0]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_44 
       (.I0(\icmp_ln77_reg_2262_reg[0] [61]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [61]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [61]),
        .O(\icmp_ln77_reg_2262[0]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_45 
       (.I0(\icmp_ln77_reg_2262_reg[0] [60]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [60]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [60]),
        .O(\icmp_ln77_reg_2262[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_47 
       (.I0(\icmp_ln77_reg_2262[0]_i_64_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [47]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [47]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [47]),
        .I5(\icmp_ln77_reg_2262[0]_i_65_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_48 
       (.I0(\icmp_ln77_reg_2262[0]_i_66_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [44]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [44]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [44]),
        .I5(\icmp_ln77_reg_2262[0]_i_67_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_49 
       (.I0(\icmp_ln77_reg_2262[0]_i_68_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [41]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [41]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [41]),
        .I5(\icmp_ln77_reg_2262[0]_i_69_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_5 
       (.I0(\icmp_ln77_reg_2262[0]_i_16_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [89]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [89]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [89]),
        .I5(\icmp_ln77_reg_2262[0]_i_17_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_50 
       (.I0(\icmp_ln77_reg_2262[0]_i_70_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [38]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [38]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [38]),
        .I5(\icmp_ln77_reg_2262[0]_i_71_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_51 
       (.I0(\icmp_ln77_reg_2262_reg[0] [58]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [58]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [58]),
        .O(\icmp_ln77_reg_2262[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_52 
       (.I0(\icmp_ln77_reg_2262_reg[0] [57]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [57]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [57]),
        .O(\icmp_ln77_reg_2262[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_53 
       (.I0(\icmp_ln77_reg_2262_reg[0] [55]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [55]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [55]),
        .O(\icmp_ln77_reg_2262[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_54 
       (.I0(\icmp_ln77_reg_2262_reg[0] [54]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [54]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [54]),
        .O(\icmp_ln77_reg_2262[0]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_55 
       (.I0(\icmp_ln77_reg_2262_reg[0] [52]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [52]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [52]),
        .O(\icmp_ln77_reg_2262[0]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_56 
       (.I0(\icmp_ln77_reg_2262_reg[0] [51]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [51]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [51]),
        .O(\icmp_ln77_reg_2262[0]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_57 
       (.I0(\icmp_ln77_reg_2262_reg[0] [49]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [49]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [49]),
        .O(\icmp_ln77_reg_2262[0]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_58 
       (.I0(\icmp_ln77_reg_2262_reg[0] [48]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [48]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [48]),
        .O(\icmp_ln77_reg_2262[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_6 
       (.I0(\icmp_ln77_reg_2262[0]_i_18_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [86]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [86]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [86]),
        .I5(\icmp_ln77_reg_2262[0]_i_19_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_60 
       (.I0(\icmp_ln77_reg_2262[0]_i_77_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [35]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [35]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [35]),
        .I5(\icmp_ln77_reg_2262[0]_i_78_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_61 
       (.I0(\icmp_ln77_reg_2262[0]_i_79_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [32]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [32]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [32]),
        .I5(\icmp_ln77_reg_2262[0]_i_80_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_62 
       (.I0(\icmp_ln77_reg_2262[0]_i_81_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [29]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [29]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [29]),
        .I5(\icmp_ln77_reg_2262[0]_i_82_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_63 
       (.I0(\icmp_ln77_reg_2262[0]_i_83_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [26]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [26]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [26]),
        .I5(\icmp_ln77_reg_2262[0]_i_84_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_64 
       (.I0(\icmp_ln77_reg_2262_reg[0] [46]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [46]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [46]),
        .O(\icmp_ln77_reg_2262[0]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_65 
       (.I0(\icmp_ln77_reg_2262_reg[0] [45]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [45]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [45]),
        .O(\icmp_ln77_reg_2262[0]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_66 
       (.I0(\icmp_ln77_reg_2262_reg[0] [43]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [43]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [43]),
        .O(\icmp_ln77_reg_2262[0]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_67 
       (.I0(\icmp_ln77_reg_2262_reg[0] [42]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [42]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [42]),
        .O(\icmp_ln77_reg_2262[0]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_68 
       (.I0(\icmp_ln77_reg_2262_reg[0] [40]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [40]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [40]),
        .O(\icmp_ln77_reg_2262[0]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_69 
       (.I0(\icmp_ln77_reg_2262_reg[0] [39]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [39]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [39]),
        .O(\icmp_ln77_reg_2262[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_70 
       (.I0(\icmp_ln77_reg_2262_reg[0] [37]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [37]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [37]),
        .O(\icmp_ln77_reg_2262[0]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_71 
       (.I0(\icmp_ln77_reg_2262_reg[0] [36]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [36]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [36]),
        .O(\icmp_ln77_reg_2262[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_73 
       (.I0(\icmp_ln77_reg_2262[0]_i_89_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [23]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [23]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [23]),
        .I5(\icmp_ln77_reg_2262[0]_i_90_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_74 
       (.I0(\icmp_ln77_reg_2262[0]_i_91_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [20]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [20]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [20]),
        .I5(\icmp_ln77_reg_2262[0]_i_92_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_75 
       (.I0(\icmp_ln77_reg_2262[0]_i_93_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [17]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [17]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [17]),
        .I5(\icmp_ln77_reg_2262[0]_i_94_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_76 
       (.I0(\icmp_ln77_reg_2262[0]_i_95_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [14]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [14]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [14]),
        .I5(\icmp_ln77_reg_2262[0]_i_96_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_77 
       (.I0(\icmp_ln77_reg_2262_reg[0] [34]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [34]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [34]),
        .O(\icmp_ln77_reg_2262[0]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_78 
       (.I0(\icmp_ln77_reg_2262_reg[0] [33]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [33]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [33]),
        .O(\icmp_ln77_reg_2262[0]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_79 
       (.I0(\icmp_ln77_reg_2262_reg[0] [31]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [31]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [31]),
        .O(\icmp_ln77_reg_2262[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_8 
       (.I0(\icmp_ln77_reg_2262[0]_i_25_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [83]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [83]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [83]),
        .I5(\icmp_ln77_reg_2262[0]_i_26_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_80 
       (.I0(\icmp_ln77_reg_2262_reg[0] [30]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [30]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [30]),
        .O(\icmp_ln77_reg_2262[0]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_81 
       (.I0(\icmp_ln77_reg_2262_reg[0] [28]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [28]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [28]),
        .O(\icmp_ln77_reg_2262[0]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_82 
       (.I0(\icmp_ln77_reg_2262_reg[0] [27]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [27]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [27]),
        .O(\icmp_ln77_reg_2262[0]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_83 
       (.I0(\icmp_ln77_reg_2262_reg[0] [25]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [25]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [25]),
        .O(\icmp_ln77_reg_2262[0]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_84 
       (.I0(\icmp_ln77_reg_2262_reg[0] [24]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [24]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [24]),
        .O(\icmp_ln77_reg_2262[0]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_85 
       (.I0(\icmp_ln77_reg_2262[0]_i_97_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [11]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [11]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [11]),
        .I5(\icmp_ln77_reg_2262[0]_i_98_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_86 
       (.I0(\icmp_ln77_reg_2262[0]_i_99_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [8]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [8]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [8]),
        .I5(\icmp_ln77_reg_2262[0]_i_100_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_87 
       (.I0(\icmp_ln77_reg_2262[0]_i_101_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [5]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [5]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [5]),
        .I5(\icmp_ln77_reg_2262[0]_i_102_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_88 
       (.I0(\icmp_ln77_reg_2262[0]_i_103_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [2]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [2]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [2]),
        .I5(\icmp_ln77_reg_2262[0]_i_104_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_88_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_89 
       (.I0(\icmp_ln77_reg_2262_reg[0] [22]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [22]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [22]),
        .O(\icmp_ln77_reg_2262[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \icmp_ln77_reg_2262[0]_i_9 
       (.I0(\icmp_ln77_reg_2262[0]_i_27_n_0 ),
        .I1(\icmp_ln77_reg_2262_reg[0] [80]),
        .I2(\icmp_ln77_reg_2262_reg[0]_0 [80]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(\icmp_ln77_reg_2262_reg[0]_1 [80]),
        .I5(\icmp_ln77_reg_2262[0]_i_28_n_0 ),
        .O(\icmp_ln77_reg_2262[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_90 
       (.I0(\icmp_ln77_reg_2262_reg[0] [21]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [21]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [21]),
        .O(\icmp_ln77_reg_2262[0]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_91 
       (.I0(\icmp_ln77_reg_2262_reg[0] [19]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [19]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [19]),
        .O(\icmp_ln77_reg_2262[0]_i_91_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_92 
       (.I0(\icmp_ln77_reg_2262_reg[0] [18]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [18]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [18]),
        .O(\icmp_ln77_reg_2262[0]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_93 
       (.I0(\icmp_ln77_reg_2262_reg[0] [16]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [16]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [16]),
        .O(\icmp_ln77_reg_2262[0]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_94 
       (.I0(\icmp_ln77_reg_2262_reg[0] [15]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [15]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [15]),
        .O(\icmp_ln77_reg_2262[0]_i_94_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_95 
       (.I0(\icmp_ln77_reg_2262_reg[0] [13]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [13]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [13]),
        .O(\icmp_ln77_reg_2262[0]_i_95_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_96 
       (.I0(\icmp_ln77_reg_2262_reg[0] [12]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [12]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [12]),
        .O(\icmp_ln77_reg_2262[0]_i_96_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_97 
       (.I0(\icmp_ln77_reg_2262_reg[0] [10]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [10]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [10]),
        .O(\icmp_ln77_reg_2262[0]_i_97_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_98 
       (.I0(\icmp_ln77_reg_2262_reg[0] [9]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [9]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [9]),
        .O(\icmp_ln77_reg_2262[0]_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \icmp_ln77_reg_2262[0]_i_99 
       (.I0(\icmp_ln77_reg_2262_reg[0] [7]),
        .I1(\icmp_ln77_reg_2262_reg[0]_0 [7]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(\icmp_ln77_reg_2262_reg[0]_1 [7]),
        .O(\icmp_ln77_reg_2262[0]_i_99_n_0 ));
  CARRY4 \icmp_ln77_reg_2262_reg[0]_i_1 
       (.CI(\icmp_ln77_reg_2262_reg[0]_i_2_n_0 ),
        .CO({CO,\icmp_ln77_reg_2262_reg[0]_i_1_n_1 ,\icmp_ln77_reg_2262_reg[0]_i_1_n_2 ,\icmp_ln77_reg_2262_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln77_reg_2262_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln77_reg_2262[0]_i_3_n_0 ,\icmp_ln77_reg_2262[0]_i_4_n_0 ,\icmp_ln77_reg_2262[0]_i_5_n_0 ,\icmp_ln77_reg_2262[0]_i_6_n_0 }));
  CARRY4 \icmp_ln77_reg_2262_reg[0]_i_2 
       (.CI(\icmp_ln77_reg_2262_reg[0]_i_7_n_0 ),
        .CO({\icmp_ln77_reg_2262_reg[0]_i_2_n_0 ,\icmp_ln77_reg_2262_reg[0]_i_2_n_1 ,\icmp_ln77_reg_2262_reg[0]_i_2_n_2 ,\icmp_ln77_reg_2262_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln77_reg_2262_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln77_reg_2262[0]_i_8_n_0 ,\icmp_ln77_reg_2262[0]_i_9_n_0 ,\icmp_ln77_reg_2262[0]_i_10_n_0 ,\icmp_ln77_reg_2262[0]_i_11_n_0 }));
  CARRY4 \icmp_ln77_reg_2262_reg[0]_i_20 
       (.CI(\icmp_ln77_reg_2262_reg[0]_i_33_n_0 ),
        .CO({\icmp_ln77_reg_2262_reg[0]_i_20_n_0 ,\icmp_ln77_reg_2262_reg[0]_i_20_n_1 ,\icmp_ln77_reg_2262_reg[0]_i_20_n_2 ,\icmp_ln77_reg_2262_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln77_reg_2262_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln77_reg_2262[0]_i_34_n_0 ,\icmp_ln77_reg_2262[0]_i_35_n_0 ,\icmp_ln77_reg_2262[0]_i_36_n_0 ,\icmp_ln77_reg_2262[0]_i_37_n_0 }));
  CARRY4 \icmp_ln77_reg_2262_reg[0]_i_33 
       (.CI(\icmp_ln77_reg_2262_reg[0]_i_46_n_0 ),
        .CO({\icmp_ln77_reg_2262_reg[0]_i_33_n_0 ,\icmp_ln77_reg_2262_reg[0]_i_33_n_1 ,\icmp_ln77_reg_2262_reg[0]_i_33_n_2 ,\icmp_ln77_reg_2262_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln77_reg_2262_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\icmp_ln77_reg_2262[0]_i_47_n_0 ,\icmp_ln77_reg_2262[0]_i_48_n_0 ,\icmp_ln77_reg_2262[0]_i_49_n_0 ,\icmp_ln77_reg_2262[0]_i_50_n_0 }));
  CARRY4 \icmp_ln77_reg_2262_reg[0]_i_46 
       (.CI(\icmp_ln77_reg_2262_reg[0]_i_59_n_0 ),
        .CO({\icmp_ln77_reg_2262_reg[0]_i_46_n_0 ,\icmp_ln77_reg_2262_reg[0]_i_46_n_1 ,\icmp_ln77_reg_2262_reg[0]_i_46_n_2 ,\icmp_ln77_reg_2262_reg[0]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln77_reg_2262_reg[0]_i_46_O_UNCONNECTED [3:0]),
        .S({\icmp_ln77_reg_2262[0]_i_60_n_0 ,\icmp_ln77_reg_2262[0]_i_61_n_0 ,\icmp_ln77_reg_2262[0]_i_62_n_0 ,\icmp_ln77_reg_2262[0]_i_63_n_0 }));
  CARRY4 \icmp_ln77_reg_2262_reg[0]_i_59 
       (.CI(\icmp_ln77_reg_2262_reg[0]_i_72_n_0 ),
        .CO({\icmp_ln77_reg_2262_reg[0]_i_59_n_0 ,\icmp_ln77_reg_2262_reg[0]_i_59_n_1 ,\icmp_ln77_reg_2262_reg[0]_i_59_n_2 ,\icmp_ln77_reg_2262_reg[0]_i_59_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln77_reg_2262_reg[0]_i_59_O_UNCONNECTED [3:0]),
        .S({\icmp_ln77_reg_2262[0]_i_73_n_0 ,\icmp_ln77_reg_2262[0]_i_74_n_0 ,\icmp_ln77_reg_2262[0]_i_75_n_0 ,\icmp_ln77_reg_2262[0]_i_76_n_0 }));
  CARRY4 \icmp_ln77_reg_2262_reg[0]_i_7 
       (.CI(\icmp_ln77_reg_2262_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln77_reg_2262_reg[0]_i_7_n_0 ,\icmp_ln77_reg_2262_reg[0]_i_7_n_1 ,\icmp_ln77_reg_2262_reg[0]_i_7_n_2 ,\icmp_ln77_reg_2262_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln77_reg_2262_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\icmp_ln77_reg_2262[0]_i_21_n_0 ,\icmp_ln77_reg_2262[0]_i_22_n_0 ,\icmp_ln77_reg_2262[0]_i_23_n_0 ,\icmp_ln77_reg_2262[0]_i_24_n_0 }));
  CARRY4 \icmp_ln77_reg_2262_reg[0]_i_72 
       (.CI(1'b0),
        .CO({\icmp_ln77_reg_2262_reg[0]_i_72_n_0 ,\icmp_ln77_reg_2262_reg[0]_i_72_n_1 ,\icmp_ln77_reg_2262_reg[0]_i_72_n_2 ,\icmp_ln77_reg_2262_reg[0]_i_72_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln77_reg_2262_reg[0]_i_72_O_UNCONNECTED [3:0]),
        .S({\icmp_ln77_reg_2262[0]_i_85_n_0 ,\icmp_ln77_reg_2262[0]_i_86_n_0 ,\icmp_ln77_reg_2262[0]_i_87_n_0 ,\icmp_ln77_reg_2262[0]_i_88_n_0 }));
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten133_reg_495[127]_i_3 
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(Q[1]),
        .I2(p_reg_reg_3),
        .O(ap_enable_reg_pp2_iter1_reg));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({W[9],W[9],W[9],W[9],W[9],W[9],W[9],W[9],W}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln77_1_fu_1373_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(grp_fu_1481_ce),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_1481_ce),
        .CEC(p_reg_reg_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1481_ce),
        .CEP(grp_fu_1481_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\select_ln77_reg_2308_reg[12] ,empty_62_fu_1264_p2}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:10],p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(select_ln77_1_reg_2400),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h56A6)) 
    p_reg_reg_i_10__0
       (.I0(CO),
        .I1(p_reg_reg_2[0]),
        .I2(ap_enable_reg_pp2_iter1_reg),
        .I3(p_reg_reg_1[0]),
        .O(A[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__1
       (.I0(D[5]),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[6]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[6]),
        .O(select_ln77_1_fu_1373_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__0
       (.I0(D[4]),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[5]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[5]),
        .O(select_ln77_1_fu_1373_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__0
       (.I0(D[3]),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[4]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[4]),
        .O(select_ln77_1_fu_1373_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__0
       (.I0(D[2]),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[3]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[3]),
        .O(select_ln77_1_fu_1373_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__0
       (.I0(D[1]),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[2]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[2]),
        .O(select_ln77_1_fu_1373_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15
       (.I0(D[0]),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[1]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[1]),
        .O(select_ln77_1_fu_1373_p3[1]));
  LUT5 #(
    .INIT(32'hBCBBBCCC)) 
    p_reg_reg_i_16
       (.I0(icmp_ln77_reg_2262),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[0]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[0]),
        .O(select_ln77_1_fu_1373_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_1__0
       (.I0(\select_ln76_9_reg_2339_reg[9] [8]),
        .I1(CO),
        .I2(p_reg_reg_1[9]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p_reg_reg_2[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_2__0
       (.I0(\select_ln76_9_reg_2339_reg[9] [7]),
        .I1(CO),
        .I2(p_reg_reg_1[8]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p_reg_reg_2[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3
       (.I0(\select_ln76_9_reg_2339_reg[9] [6]),
        .I1(CO),
        .I2(p_reg_reg_1[7]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p_reg_reg_2[7]),
        .O(A[7]));
  CARRY4 p_reg_reg_i_3__1
       (.CI(p_reg_reg_i_4__1_n_0),
        .CO({\select_ln77_reg_2308_reg[12]_0 ,p_reg_reg_i_3__1_n_1,p_reg_reg_i_3__1_n_2,p_reg_reg_i_3__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({O,\select_ln77_reg_2308_reg[12] [8]}),
        .S(p_reg_reg_6[12:9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4
       (.I0(\select_ln76_9_reg_2339_reg[9] [5]),
        .I1(CO),
        .I2(p_reg_reg_1[6]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p_reg_reg_2[6]),
        .O(A[6]));
  CARRY4 p_reg_reg_i_4__1
       (.CI(p_reg_reg_i_5__1_n_0),
        .CO({p_reg_reg_i_4__1_n_0,p_reg_reg_i_4__1_n_1,p_reg_reg_i_4__1_n_2,p_reg_reg_i_4__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\select_ln77_reg_2308_reg[12] [7:4]),
        .S(p_reg_reg_6[8:5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5
       (.I0(\select_ln76_9_reg_2339_reg[9] [4]),
        .I1(CO),
        .I2(p_reg_reg_1[5]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p_reg_reg_2[5]),
        .O(A[5]));
  CARRY4 p_reg_reg_i_5__1
       (.CI(1'b0),
        .CO({p_reg_reg_i_5__1_n_0,p_reg_reg_i_5__1_n_1,p_reg_reg_i_5__1_n_2,p_reg_reg_i_5__1_n_3}),
        .CYINIT(p_reg_reg_6[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\select_ln77_reg_2308_reg[12] [3:0]),
        .S(p_reg_reg_6[4:1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6
       (.I0(\select_ln76_9_reg_2339_reg[9] [3]),
        .I1(CO),
        .I2(p_reg_reg_1[4]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p_reg_reg_2[4]),
        .O(A[4]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_6[0]),
        .O(empty_62_fu_1264_p2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_7
       (.I0(\select_ln76_9_reg_2339_reg[9] [2]),
        .I1(CO),
        .I2(p_reg_reg_1[3]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p_reg_reg_2[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_7__1
       (.I0(D[8]),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[9]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[9]),
        .O(select_ln77_1_fu_1373_p3[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_8
       (.I0(\select_ln76_9_reg_2339_reg[9] [1]),
        .I1(CO),
        .I2(p_reg_reg_1[2]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p_reg_reg_2[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_8__1
       (.I0(D[7]),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[8]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[8]),
        .O(select_ln77_1_fu_1373_p3[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9
       (.I0(\select_ln76_9_reg_2339_reg[9] [0]),
        .I1(CO),
        .I2(p_reg_reg_1[1]),
        .I3(ap_enable_reg_pp2_iter1_reg),
        .I4(p_reg_reg_2[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__1
       (.I0(D[6]),
        .I1(select_ln76_8_reg_2292),
        .I2(p_reg_reg_4[7]),
        .I3(\ap_CS_fsm_reg[36] ),
        .I4(p_reg_reg_5[7]),
        .O(select_ln77_1_fu_1373_p3[7]));
  LUT3 #(
    .INIT(8'hDF)) 
    \w_1_reg_566[9]_i_3 
       (.I0(Q[1]),
        .I1(p_reg_reg_7),
        .I2(ap_enable_reg_pp2_iter2),
        .O(\ap_CS_fsm_reg[36] ));
endmodule

(* ORIG_REF_NAME = "conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_DSP48_0" *) 
module nn_conv_combined_0_0_conv_combined_ama_addmuladd_10ns_10s_10s_10ns_10_4_1_DSP48_0_14
   (PCIN,
    D,
    A,
    C,
    grp_fu_1481_ce,
    Q,
    ap_clk,
    W,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    ap_enable_reg_pp2_iter2,
    p_reg_reg_7);
  output [47:0]PCIN;
  output [9:0]D;
  output [10:0]A;
  output [9:0]C;
  input grp_fu_1481_ce;
  input [1:0]Q;
  input ap_clk;
  input [9:0]W;
  input [9:0]p_reg_reg_0;
  input p_reg_reg_1;
  input [9:0]p_reg_reg_2;
  input [9:0]p_reg_reg_3;
  input [9:0]p_reg_reg_4;
  input [9:0]p_reg_reg_5;
  input p_reg_reg_6;
  input ap_enable_reg_pp2_iter2;
  input [9:0]p_reg_reg_7;

  wire [10:0]A;
  wire [9:0]C;
  wire [9:0]D;
  wire [47:0]PCIN;
  wire [1:0]Q;
  wire [9:0]W;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire grp_fu_1481_ce;
  wire [9:0]p_reg_reg_0;
  wire p_reg_reg_1;
  wire [9:0]p_reg_reg_2;
  wire [9:0]p_reg_reg_3;
  wire [9:0]p_reg_reg_4;
  wire [9:0]p_reg_reg_5;
  wire p_reg_reg_6;
  wire [9:0]p_reg_reg_7;
  wire p_reg_reg_i_3__0_n_0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[10],A[10],p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_0,p_reg_reg_i_3__0_n_0,A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({W[9],W[9],W[9],W[9],W[9],W[9],W[9],W[9],W}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(grp_fu_1481_ce),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_1481_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1481_ce),
        .CEP(grp_fu_1481_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCIN),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10
       (.I0(p_reg_reg_3[3]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11
       (.I0(p_reg_reg_3[2]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12
       (.I0(p_reg_reg_3[1]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13
       (.I0(p_reg_reg_3[0]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[0]),
        .O(A[0]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    p_reg_reg_i_14
       (.I0(p_reg_reg_5[0]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[0]),
        .O(C[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__1
       (.I0(p_reg_reg_3[9]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[9]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_3[9]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[9]),
        .O(p_reg_reg_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_3[9]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_3[8]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_3[7]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__0
       (.I0(p_reg_reg_3[6]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__0
       (.I0(p_reg_reg_3[5]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__0
       (.I0(p_reg_reg_3[4]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_4[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln76_reg_2385[1]_i_1 
       (.I0(p_reg_reg_5[1]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[1]),
        .O(C[1]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln76_reg_2385[2]_i_1 
       (.I0(p_reg_reg_5[2]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[2]),
        .O(C[2]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln76_reg_2385[3]_i_1 
       (.I0(p_reg_reg_5[3]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[3]),
        .O(C[3]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln76_reg_2385[4]_i_1 
       (.I0(p_reg_reg_5[4]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[4]),
        .O(C[4]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln76_reg_2385[5]_i_1 
       (.I0(p_reg_reg_5[5]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[5]),
        .O(C[5]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln76_reg_2385[6]_i_1 
       (.I0(p_reg_reg_5[6]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[6]),
        .O(C[6]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln76_reg_2385[7]_i_1 
       (.I0(p_reg_reg_5[7]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[7]),
        .O(C[7]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln76_reg_2385[8]_i_1 
       (.I0(p_reg_reg_5[8]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[8]),
        .O(C[8]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \select_ln76_reg_2385[9]_i_2 
       (.I0(p_reg_reg_5[9]),
        .I1(Q[1]),
        .I2(p_reg_reg_6),
        .I3(ap_enable_reg_pp2_iter2),
        .I4(p_reg_reg_7[9]),
        .O(C[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[0]_i_1 
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[1]_i_1 
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[2]_i_1 
       (.I0(p_reg_reg_0[2]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[3]_i_1 
       (.I0(p_reg_reg_0[3]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[4]_i_1 
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[5]_i_1 
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[5]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[6]_i_1 
       (.I0(p_reg_reg_0[6]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[7]_i_1 
       (.I0(p_reg_reg_0[7]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[8]_i_1 
       (.I0(p_reg_reg_0[8]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[8]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_reg_2308[9]_i_1 
       (.I0(p_reg_reg_0[9]),
        .I1(p_reg_reg_1),
        .I2(p_reg_reg_2[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi
   (\icmp_ln77_reg_2262_reg[0] ,
    add_ln77_reg_23900,
    \state_reg[0] ,
    \ap_CS_fsm_reg[10] ,
    \state_reg[0]_0 ,
    \ap_CS_fsm_reg[22] ,
    ap_enable_reg_pp2_iter3_reg,
    p_57_in,
    p_59_in,
    ap_enable_reg_pp3_iter1_reg,
    full_n_reg,
    gmem_AWVALID,
    \state_reg[0]_1 ,
    WEA,
    E,
    l_reg_4620,
    \state_reg[0]_2 ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[11] ,
    \state_reg[0]_3 ,
    s_ready_t_reg,
    ap_rst_n_0,
    l_1_reg_4840,
    \state_reg[0]_4 ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[23] ,
    \icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ,
    dwbuf_V_ce0,
    SR,
    gmem_ARADDR172_out,
    \ap_CS_fsm_reg[35] ,
    s_ready_t_reg_0,
    ap_NS_fsm,
    grp_fu_1037_ce,
    \icmp_ln76_reg_2253_reg[0] ,
    dx_WEN_A,
    dx_EN_A,
    select_ln77_1_reg_2400,
    \ap_CS_fsm_reg[36] ,
    gmem_ARADDR169_out,
    \ap_CS_fsm_reg[36]_0 ,
    CEA2,
    grp_fu_1481_ce,
    reg_7040,
    addr_cmp204_reg_24620,
    \icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ,
    \icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ,
    reg_7080,
    ap_enable_reg_pp2_iter2_reg,
    x_EN_A,
    ap_enable_reg_pp2_iter0_reg,
    CEM,
    \icmp_ln76_reg_2253_reg[0]_0 ,
    \icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ,
    \icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ,
    s_ready_t_reg_1,
    \select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ,
    ap_enable_reg_pp2_iter1_reg,
    \ap_CS_fsm_reg[43] ,
    l_2_reg_5880,
    ap_NS_fsm137_out,
    grp_fu_1005_ce,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    ap_enable_reg_pp4_iter0_reg,
    \select_ln77_6_reg_2314_reg[0] ,
    \icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 ,
    ap_enable_reg_pp2_iter2_reg_0,
    ap_enable_reg_pp2_iter1_reg_0,
    ap_enable_reg_pp2_iter0_reg_0,
    dy_EN_A,
    \icmp_ln91_reg_2547_reg[0] ,
    \ap_CS_fsm_reg[43]_0 ,
    m_axi_gmem_AWADDR,
    AWLEN,
    m_axi_gmem_ARADDR,
    ARLEN,
    m_axi_gmem_WLAST,
    ap_enable_reg_pp2_iter0_reg_1,
    ap_enable_reg_pp2_iter0_reg_2,
    full_n_reg_0,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    I_RDATA,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    full_n_reg_1,
    icmp_ln77_reg_2262,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_CS_fsm_state11,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter1_reg,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp1_iter0,
    ap_CS_fsm_state25,
    ram_reg_1,
    ap_enable_reg_pp2_iter3,
    \ap_CS_fsm_reg[37] ,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter2_reg,
    ap_enable_reg_pp3_iter0,
    ap_enable_reg_pp3_iter2_reg_0,
    icmp_ln91_reg_2547_pp3_iter1_reg,
    Q,
    \dx_WEN_A[3] ,
    icmp_ln43_reg_2093_pp0_iter1_reg,
    icmp_ln71_reg_2162_pp1_iter1_reg,
    ram_reg_2,
    \w_1_reg_566_reg[0] ,
    ap_enable_reg_pp2_iter0,
    \reuse_reg200_fu_206_reg[0] ,
    ap_enable_reg_pp2_iter1,
    \w_1_reg_566_reg[0]_0 ,
    select_ln76_8_reg_2292,
    select_ln77_6_reg_2314,
    \add_ln1118_reg_2426_reg[0] ,
    \data_p2_reg[29] ,
    \data_p2_reg[29]_0 ,
    \h_1_reg_507_reg[0] ,
    \select_ln77_reg_2308_reg[0] ,
    \select_ln77_reg_2308_reg[0]_0 ,
    \select_ln77_reg_2308_reg[0]_1 ,
    p_reg,
    icmp_ln59_reg_2650,
    ap_enable_reg_pp4_iter1,
    icmp_ln76_reg_2253_pp2_iter3_reg,
    addr_cmp_reg_2446_pp2_iter3_reg,
    icmp_ln91_reg_2547,
    ap_enable_reg_pp2_iter2,
    ap_enable_reg_pp4_iter0,
    select_ln77_6_reg_2314_pp2_iter4_reg,
    select_ln77_6_reg_2314_pp2_iter1_reg,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[39]_0 ,
    \ap_CS_fsm_reg[39]_1 ,
    \ap_CS_fsm_reg[48] ,
    cmp22344_reg_2034,
    \ap_CS_fsm_reg[39]_2 ,
    \data_p2_reg[29]_1 ,
    \data_p2_reg[29]_2 ,
    \data_p2_reg[29]_3 ,
    FW_read_reg_1958,
    m_axi_gmem_ARREADY,
    or_ln77_reg_2302,
    ap_clk,
    I_WDATA,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    \data_p2_reg[29]_4 ,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID);
  output \icmp_ln77_reg_2262_reg[0] ;
  output add_ln77_reg_23900;
  output \state_reg[0] ;
  output \ap_CS_fsm_reg[10] ;
  output \state_reg[0]_0 ;
  output \ap_CS_fsm_reg[22] ;
  output ap_enable_reg_pp2_iter3_reg;
  output p_57_in;
  output p_59_in;
  output ap_enable_reg_pp3_iter1_reg;
  output full_n_reg;
  output gmem_AWVALID;
  output \state_reg[0]_1 ;
  output [0:0]WEA;
  output [0:0]E;
  output l_reg_4620;
  output [0:0]\state_reg[0]_2 ;
  output \ap_CS_fsm_reg[10]_0 ;
  output [0:0]\ap_CS_fsm_reg[11] ;
  output [0:0]\state_reg[0]_3 ;
  output [0:0]s_ready_t_reg;
  output ap_rst_n_0;
  output l_1_reg_4840;
  output [0:0]\state_reg[0]_4 ;
  output \ap_CS_fsm_reg[22]_0 ;
  output [0:0]\ap_CS_fsm_reg[23] ;
  output [0:0]\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ;
  output dwbuf_V_ce0;
  output [0:0]SR;
  output gmem_ARADDR172_out;
  output [0:0]\ap_CS_fsm_reg[35] ;
  output [0:0]s_ready_t_reg_0;
  output [14:0]ap_NS_fsm;
  output grp_fu_1037_ce;
  output \icmp_ln76_reg_2253_reg[0] ;
  output [0:0]dx_WEN_A;
  output dx_EN_A;
  output select_ln77_1_reg_2400;
  output [0:0]\ap_CS_fsm_reg[36] ;
  output gmem_ARADDR169_out;
  output [0:0]\ap_CS_fsm_reg[36]_0 ;
  output CEA2;
  output grp_fu_1481_ce;
  output reg_7040;
  output addr_cmp204_reg_24620;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ;
  output reg_7080;
  output [0:0]ap_enable_reg_pp2_iter2_reg;
  output x_EN_A;
  output [0:0]ap_enable_reg_pp2_iter0_reg;
  output CEM;
  output [0:0]\icmp_ln76_reg_2253_reg[0]_0 ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ;
  output [0:0]s_ready_t_reg_1;
  output [0:0]\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp2_iter1_reg;
  output \ap_CS_fsm_reg[43] ;
  output l_2_reg_5880;
  output ap_NS_fsm137_out;
  output grp_fu_1005_ce;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output ap_enable_reg_pp4_iter0_reg;
  output \select_ln77_6_reg_2314_reg[0] ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 ;
  output ap_enable_reg_pp2_iter2_reg_0;
  output ap_enable_reg_pp2_iter1_reg_0;
  output ap_enable_reg_pp2_iter0_reg_0;
  output dy_EN_A;
  output \icmp_ln91_reg_2547_reg[0] ;
  output \ap_CS_fsm_reg[43]_0 ;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]AWLEN;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]ARLEN;
  output m_axi_gmem_WLAST;
  output [0:0]ap_enable_reg_pp2_iter0_reg_1;
  output [0:0]ap_enable_reg_pp2_iter0_reg_2;
  output full_n_reg_0;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]I_RDATA;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output full_n_reg_1;
  input icmp_ln77_reg_2262;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_CS_fsm_state11;
  input ap_enable_reg_pp0_iter2_reg;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input ram_reg;
  input ram_reg_0;
  input ap_enable_reg_pp1_iter0;
  input ap_CS_fsm_state25;
  input ram_reg_1;
  input ap_enable_reg_pp2_iter3;
  input \ap_CS_fsm_reg[37] ;
  input [0:0]ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter2_reg;
  input ap_enable_reg_pp3_iter0;
  input ap_enable_reg_pp3_iter2_reg_0;
  input icmp_ln91_reg_2547_pp3_iter1_reg;
  input [25:0]Q;
  input \dx_WEN_A[3] ;
  input icmp_ln43_reg_2093_pp0_iter1_reg;
  input icmp_ln71_reg_2162_pp1_iter1_reg;
  input ram_reg_2;
  input \w_1_reg_566_reg[0] ;
  input ap_enable_reg_pp2_iter0;
  input \reuse_reg200_fu_206_reg[0] ;
  input ap_enable_reg_pp2_iter1;
  input \w_1_reg_566_reg[0]_0 ;
  input select_ln76_8_reg_2292;
  input select_ln77_6_reg_2314;
  input \add_ln1118_reg_2426_reg[0] ;
  input [29:0]\data_p2_reg[29] ;
  input [29:0]\data_p2_reg[29]_0 ;
  input \h_1_reg_507_reg[0] ;
  input [0:0]\select_ln77_reg_2308_reg[0] ;
  input [0:0]\select_ln77_reg_2308_reg[0]_0 ;
  input [0:0]\select_ln77_reg_2308_reg[0]_1 ;
  input p_reg;
  input icmp_ln59_reg_2650;
  input ap_enable_reg_pp4_iter1;
  input icmp_ln76_reg_2253_pp2_iter3_reg;
  input addr_cmp_reg_2446_pp2_iter3_reg;
  input icmp_ln91_reg_2547;
  input ap_enable_reg_pp2_iter2;
  input ap_enable_reg_pp4_iter0;
  input select_ln77_6_reg_2314_pp2_iter4_reg;
  input select_ln77_6_reg_2314_pp2_iter1_reg;
  input [0:0]\ap_CS_fsm_reg[39] ;
  input \ap_CS_fsm_reg[39]_0 ;
  input [0:0]\ap_CS_fsm_reg[39]_1 ;
  input \ap_CS_fsm_reg[48] ;
  input cmp22344_reg_2034;
  input [0:0]\ap_CS_fsm_reg[39]_2 ;
  input [29:0]\data_p2_reg[29]_1 ;
  input [29:0]\data_p2_reg[29]_2 ;
  input [29:0]\data_p2_reg[29]_3 ;
  input [31:0]FW_read_reg_1958;
  input m_axi_gmem_ARREADY;
  input or_ln77_reg_2302;
  input ap_clk;
  input [31:0]I_WDATA;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [29:0]\data_p2_reg[29]_4 ;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;

  wire [3:0]ARLEN;
  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire CEA2;
  wire CEM;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire [31:0]FW_read_reg_1958;
  wire [31:0]I_RDATA;
  wire [31:0]I_WDATA;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire WVALID_Dummy;
  wire \add_ln1118_reg_2426_reg[0] ;
  wire add_ln77_reg_23900;
  wire addr_cmp204_reg_24620;
  wire addr_cmp_reg_2446_pp2_iter3_reg;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire [0:0]\ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire [0:0]\ap_CS_fsm_reg[23] ;
  wire [0:0]\ap_CS_fsm_reg[35] ;
  wire [0:0]\ap_CS_fsm_reg[36] ;
  wire [0:0]\ap_CS_fsm_reg[36]_0 ;
  wire \ap_CS_fsm_reg[37] ;
  wire [0:0]\ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[39]_0 ;
  wire [0:0]\ap_CS_fsm_reg[39]_1 ;
  wire [0:0]\ap_CS_fsm_reg[39]_2 ;
  wire \ap_CS_fsm_reg[43] ;
  wire \ap_CS_fsm_reg[43]_0 ;
  wire \ap_CS_fsm_reg[48] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state25;
  wire [14:0]ap_NS_fsm;
  wire ap_NS_fsm137_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp2_iter0;
  wire [0:0]ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp2_iter0_reg_1;
  wire [0:0]ap_enable_reg_pp2_iter0_reg_2;
  wire ap_enable_reg_pp2_iter1;
  wire [0:0]ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter2;
  wire [0:0]ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp2_iter2_reg_0;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp2_iter3_reg;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire [0:0]ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_reg;
  wire ap_enable_reg_pp4_iter1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire bus_write_n_14;
  wire cmp22344_reg_2034;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [29:0]\data_p2_reg[29] ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29]_1 ;
  wire [29:0]\data_p2_reg[29]_2 ;
  wire [29:0]\data_p2_reg[29]_3 ;
  wire [29:0]\data_p2_reg[29]_4 ;
  wire dwbuf_V_ce0;
  wire dx_EN_A;
  wire [0:0]dx_WEN_A;
  wire \dx_WEN_A[3] ;
  wire dy_EN_A;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_ARADDR169_out;
  wire gmem_ARADDR172_out;
  wire gmem_AWVALID;
  wire grp_fu_1005_ce;
  wire grp_fu_1037_ce;
  wire grp_fu_1481_ce;
  wire \h_1_reg_507_reg[0] ;
  wire icmp_ln43_reg_2093_pp0_iter1_reg;
  wire icmp_ln59_reg_2650;
  wire icmp_ln71_reg_2162_pp1_iter1_reg;
  wire [0:0]\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 ;
  wire icmp_ln76_reg_2253_pp2_iter3_reg;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ;
  wire \icmp_ln76_reg_2253_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_reg[0]_0 ;
  wire icmp_ln77_reg_2262;
  wire \icmp_ln77_reg_2262_reg[0] ;
  wire icmp_ln91_reg_2547;
  wire icmp_ln91_reg_25470;
  wire icmp_ln91_reg_2547_pp3_iter1_reg;
  wire \icmp_ln91_reg_2547_reg[0] ;
  wire l_1_reg_4840;
  wire l_2_reg_5880;
  wire l_reg_4620;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire or_ln77_reg_2302;
  wire p_57_in;
  wire p_59_in;
  wire p_reg;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire reg_7040;
  wire reg_7080;
  wire \reuse_reg200_fu_206_reg[0] ;
  wire [0:0]s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire select_ln76_8_reg_2292;
  wire select_ln77_1_reg_2400;
  wire select_ln77_6_reg_2314;
  wire select_ln77_6_reg_2314_pp2_iter1_reg;
  wire [0:0]\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ;
  wire select_ln77_6_reg_2314_pp2_iter4_reg;
  wire \select_ln77_6_reg_2314_reg[0] ;
  wire [0:0]\select_ln77_reg_2308_reg[0] ;
  wire [0:0]\select_ln77_reg_2308_reg[0]_0 ;
  wire [0:0]\select_ln77_reg_2308_reg[0]_1 ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [0:0]\state_reg[0]_3 ;
  wire [0:0]\state_reg[0]_4 ;
  wire \w_1_reg_566_reg[0] ;
  wire \w_1_reg_566_reg[0]_0 ;
  wire wreq_throttle_n_0;
  wire wreq_throttle_n_1;
  wire wreq_throttle_n_3;
  wire x_EN_A;

  nn_conv_combined_0_0_conv_combined_gmem_m_axi_read bus_read
       (.CEA2(CEA2),
        .CEM(CEM),
        .CO(CO),
        .D(D),
        .E(E),
        .FW_read_reg_1958(FW_read_reg_1958),
        .I_RDATA(I_RDATA),
        .Q({Q[25],Q[18:1]}),
        .SR(ap_rst_n_0),
        .WEA(WEA),
        .\add_ln1118_reg_2426_reg[0] (\add_ln1118_reg_2426_reg[0] ),
        .addr_cmp204_reg_24620(addr_cmp204_reg_24620),
        .addr_cmp_reg_2446_pp2_iter3_reg(addr_cmp_reg_2446_pp2_iter3_reg),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[22]_0 (\ap_CS_fsm_reg[22]_0 ),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .\ap_CS_fsm_reg[35] (SR),
        .\ap_CS_fsm_reg[35]_0 (\ap_CS_fsm_reg[35] ),
        .\ap_CS_fsm_reg[36] (p_57_in),
        .\ap_CS_fsm_reg[36]_0 (\ap_CS_fsm_reg[36] ),
        .\ap_CS_fsm_reg[36]_1 (\ap_CS_fsm_reg[36]_0 ),
        .\ap_CS_fsm_reg[37] (p_59_in),
        .\ap_CS_fsm_reg[37]_0 (\ap_CS_fsm_reg[37] ),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_NS_fsm(ap_NS_fsm[9:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp2_iter0_reg_0(ap_enable_reg_pp2_iter0_reg_0),
        .ap_enable_reg_pp2_iter0_reg_1(ap_enable_reg_pp2_iter0_reg_1),
        .ap_enable_reg_pp2_iter0_reg_2(ap_enable_reg_pp2_iter0_reg_2),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_0),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .ap_enable_reg_pp2_iter2_reg_0(ap_enable_reg_pp2_iter2_reg_0),
        .ap_enable_reg_pp2_iter3(ap_enable_reg_pp2_iter3),
        .ap_enable_reg_pp2_iter3_reg(ap_enable_reg_pp2_iter3_reg),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_enable_reg_pp4_iter0_reg(ap_enable_reg_pp4_iter0_reg),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .ap_rst_n(ap_rst_n),
        .cmp22344_reg_2034(cmp22344_reg_2034),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (ARLEN),
        .\data_p2_reg[29] (\data_p2_reg[29] ),
        .\data_p2_reg[29]_0 (\data_p2_reg[29]_0 ),
        .\data_p2_reg[29]_1 (\data_p2_reg[29]_1 ),
        .\data_p2_reg[29]_2 (\data_p2_reg[29]_2 ),
        .\data_p2_reg[29]_3 (\data_p2_reg[29]_3 ),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .dx_EN_A(dx_EN_A),
        .dx_WEN_A(dx_WEN_A),
        .\dx_WEN_A[3] (\dx_WEN_A[3] ),
        .dy_EN_A(dy_EN_A),
        .full_n_reg(full_n_reg_0),
        .grp_fu_1005_ce(grp_fu_1005_ce),
        .grp_fu_1037_ce(grp_fu_1037_ce),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .\h_1_reg_507_reg[0] (\h_1_reg_507_reg[0] ),
        .icmp_ln43_reg_2093_pp0_iter1_reg(icmp_ln43_reg_2093_pp0_iter1_reg),
        .icmp_ln59_reg_2650(icmp_ln59_reg_2650),
        .icmp_ln71_reg_2162_pp1_iter1_reg(icmp_ln71_reg_2162_pp1_iter1_reg),
        .\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] (\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ),
        .\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] (\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ),
        .\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 (\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 ),
        .icmp_ln76_reg_2253_pp2_iter3_reg(icmp_ln76_reg_2253_pp2_iter3_reg),
        .\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] (\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ),
        .\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 (\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ),
        .\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] (\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ),
        .\icmp_ln76_reg_2253_reg[0] (\icmp_ln76_reg_2253_reg[0] ),
        .\icmp_ln76_reg_2253_reg[0]_0 (\icmp_ln76_reg_2253_reg[0]_0 ),
        .icmp_ln77_reg_2262(icmp_ln77_reg_2262),
        .\icmp_ln77_reg_2262_reg[0] (\icmp_ln77_reg_2262_reg[0] ),
        .icmp_ln91_reg_2547(icmp_ln91_reg_2547),
        .icmp_ln91_reg_25470(icmp_ln91_reg_25470),
        .l_1_reg_4840(l_1_reg_4840),
        .l_reg_4620(l_reg_4620),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .or_ln77_reg_2302(or_ln77_reg_2302),
        .p_reg(p_reg),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(bus_write_n_14),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ap_enable_reg_pp3_iter2_reg),
        .reg_7040(reg_7040),
        .reg_7080(reg_7080),
        .\reuse_reg200_fu_206_reg[0] (\reuse_reg200_fu_206_reg[0] ),
        .s_ready_t_reg(add_ln77_reg_23900),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(gmem_ARADDR172_out),
        .s_ready_t_reg_2(s_ready_t_reg_0),
        .s_ready_t_reg_3(gmem_ARADDR169_out),
        .s_ready_t_reg_4(s_ready_t_reg_1),
        .select_ln76_8_reg_2292(select_ln76_8_reg_2292),
        .select_ln77_1_reg_2400(select_ln77_1_reg_2400),
        .select_ln77_6_reg_2314(select_ln77_6_reg_2314),
        .select_ln77_6_reg_2314_pp2_iter1_reg(select_ln77_6_reg_2314_pp2_iter1_reg),
        .\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] (\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ),
        .select_ln77_6_reg_2314_pp2_iter4_reg(select_ln77_6_reg_2314_pp2_iter4_reg),
        .\select_ln77_6_reg_2314_reg[0] (\select_ln77_6_reg_2314_reg[0] ),
        .\select_ln77_reg_2308_reg[0] (\select_ln77_reg_2308_reg[0] ),
        .\select_ln77_reg_2308_reg[0]_0 (\select_ln77_reg_2308_reg[0]_0 ),
        .\select_ln77_reg_2308_reg[0]_1 (\select_ln77_reg_2308_reg[0]_1 ),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[0]_0 (\state_reg[0]_0 ),
        .\state_reg[0]_1 (\state_reg[0]_1 ),
        .\state_reg[0]_2 (\state_reg[0]_2 ),
        .\state_reg[0]_3 (\state_reg[0]_3 ),
        .\state_reg[0]_4 (\state_reg[0]_4 ),
        .\w_1_reg_566_reg[0] (\w_1_reg_566_reg[0] ),
        .\w_1_reg_566_reg[0]_0 (\w_1_reg_566_reg[0]_0 ),
        .x_EN_A(x_EN_A));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({FW_read_reg_1958,\data_p2_reg[29]_4 }),
        .I_WDATA(I_WDATA),
        .Q({Q[24:19],Q[0]}),
        .SR(ap_rst_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39] ),
        .\ap_CS_fsm_reg[39]_0 (\ap_CS_fsm_reg[39]_0 ),
        .\ap_CS_fsm_reg[39]_1 (\ap_CS_fsm_reg[39]_1 ),
        .\ap_CS_fsm_reg[39]_2 (\ap_CS_fsm_reg[39]_2 ),
        .\ap_CS_fsm_reg[43] (\ap_CS_fsm_reg[43] ),
        .\ap_CS_fsm_reg[43]_0 (\ap_CS_fsm_reg[43]_0 ),
        .\ap_CS_fsm_reg[48] (\ap_CS_fsm_reg[48] ),
        .ap_NS_fsm(ap_NS_fsm[14:10]),
        .ap_NS_fsm137_out(ap_NS_fsm137_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(bus_write_n_14),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter2_reg(ap_enable_reg_pp3_iter2_reg),
        .ap_enable_reg_pp3_iter2_reg_0(ap_enable_reg_pp3_iter2_reg_0),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (wreq_throttle_n_3),
        .cmp22344_reg_2034(cmp22344_reg_2034),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (AWLEN),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttle_n_0),
        .full_n_reg(full_n_reg_1),
        .full_n_reg_0(full_n_reg),
        .gmem_AWVALID(gmem_AWVALID),
        .icmp_ln91_reg_2547(icmp_ln91_reg_2547),
        .icmp_ln91_reg_25470(icmp_ln91_reg_25470),
        .icmp_ln91_reg_2547_pp3_iter1_reg(icmp_ln91_reg_2547_pp3_iter1_reg),
        .\icmp_ln91_reg_2547_reg[0] (\icmp_ln91_reg_2547_reg[0] ),
        .l_2_reg_5880(l_2_reg_5880),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_AWVALID_0(wreq_throttle_n_1),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_throttle wreq_throttle
       (.AWVALID_Dummy(AWVALID_Dummy),
        .SR(ap_rst_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .\bus_equal_gen.WVALID_Dummy_reg (wreq_throttle_n_1),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (wreq_throttle_n_3),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(wreq_throttle_n_0),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .\throttl_cnt_reg[4]_0 (AWLEN));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_buffer" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_buffer
   (gmem_WREADY,
    ap_enable_reg_pp3_iter1_reg,
    \ap_CS_fsm_reg[43] ,
    l_2_reg_5880,
    ap_enable_reg_pp3_iter0_reg,
    ap_NS_fsm,
    full_n_reg_0,
    icmp_ln91_reg_25470,
    \icmp_ln91_reg_2547_reg[0] ,
    \ap_CS_fsm_reg[43]_0 ,
    \bus_equal_gen.len_cnt_reg[6] ,
    p_30_in,
    \bus_equal_gen.len_cnt_reg[6]_0 ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    I_WDATA,
    SR,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter1_reg_1,
    ap_enable_reg_pp3_iter0,
    ap_rst_n,
    Q,
    gmem_AWVALID,
    full_n_reg_1,
    icmp_ln91_reg_2547_pp3_iter1_reg,
    icmp_ln91_reg_2547,
    \bus_equal_gen.len_cnt_reg[7] ,
    \bus_equal_gen.len_cnt_reg[7]_0 ,
    m_axi_gmem_WLAST,
    \bus_equal_gen.WLAST_Dummy_reg ,
    burst_valid,
    WVALID_Dummy);
  output gmem_WREADY;
  output ap_enable_reg_pp3_iter1_reg;
  output \ap_CS_fsm_reg[43] ;
  output l_2_reg_5880;
  output ap_enable_reg_pp3_iter0_reg;
  output [0:0]ap_NS_fsm;
  output full_n_reg_0;
  output icmp_ln91_reg_25470;
  output \icmp_ln91_reg_2547_reg[0] ;
  output \ap_CS_fsm_reg[43]_0 ;
  output [0:0]\bus_equal_gen.len_cnt_reg[6] ;
  output p_30_in;
  output \bus_equal_gen.len_cnt_reg[6]_0 ;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [31:0]I_WDATA;
  input [0:0]SR;
  input [0:0]ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter1_reg_1;
  input ap_enable_reg_pp3_iter0;
  input ap_rst_n;
  input [0:0]Q;
  input gmem_AWVALID;
  input full_n_reg_1;
  input icmp_ln91_reg_2547_pp3_iter1_reg;
  input icmp_ln91_reg_2547;
  input [1:0]\bus_equal_gen.len_cnt_reg[7] ;
  input \bus_equal_gen.len_cnt_reg[7]_0 ;
  input m_axi_gmem_WLAST;
  input \bus_equal_gen.WLAST_Dummy_reg ;
  input burst_valid;
  input WVALID_Dummy;

  wire [31:0]I_WDATA;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[43] ;
  wire \ap_CS_fsm_reg[43]_0 ;
  wire [0:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_2_n_0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter1_reg;
  wire [0:0]ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter1_reg_1;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[6] ;
  wire \bus_equal_gen.len_cnt_reg[6]_0 ;
  wire [1:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \bus_equal_gen.len_cnt_reg[7]_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire gmem_AWVALID;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire icmp_ln91_reg_2547;
  wire icmp_ln91_reg_25470;
  wire icmp_ln91_reg_2547_pp3_iter1_reg;
  wire \icmp_ln91_reg_2547_reg[0] ;
  wire l_2_reg_5880;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr[4]_i_3__0_n_0 ;
  wire \mOutPtr[4]_i_4__0_n_0 ;
  wire \mOutPtr[4]_i_5__0_n_0 ;
  wire \mOutPtr[4]_i_6_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr[7]_i_4_n_0 ;
  wire \mOutPtr[7]_i_5__0_n_0 ;
  wire [7:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_i_1_n_0 ;
  wire \mOutPtr_reg[4]_i_1_n_1 ;
  wire \mOutPtr_reg[4]_i_1_n_2 ;
  wire \mOutPtr_reg[4]_i_1_n_3 ;
  wire \mOutPtr_reg[4]_i_1_n_4 ;
  wire \mOutPtr_reg[4]_i_1_n_5 ;
  wire \mOutPtr_reg[4]_i_1_n_6 ;
  wire \mOutPtr_reg[4]_i_1_n_7 ;
  wire \mOutPtr_reg[7]_i_2_n_2 ;
  wire \mOutPtr_reg[7]_i_2_n_3 ;
  wire \mOutPtr_reg[7]_i_2_n_5 ;
  wire \mOutPtr_reg[7]_i_2_n_6 ;
  wire \mOutPtr_reg[7]_i_2_n_7 ;
  wire m_axi_gmem_WLAST;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_11_n_0;
  wire p_30_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [3:2]\NLW_mOutPtr_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_mOutPtr_reg[7]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hF1F0F1FFF1FFF1FF)) 
    \ap_CS_fsm[43]_i_2 
       (.I0(gmem_WREADY),
        .I1(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I2(ap_enable_reg_pp3_iter1_reg_1),
        .I3(full_n_reg_1),
        .I4(ap_enable_reg_pp3_iter1_reg_0),
        .I5(ap_enable_reg_pp3_iter0),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h000000000000AA80)) 
    \ap_CS_fsm_reg[45]_srl2___ap_CS_fsm_reg_r_0_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_enable_reg_pp3_iter1_reg_0),
        .I3(full_n_reg_1),
        .I4(ap_enable_reg_pp3_iter1_reg_1),
        .I5(ap_enable_reg_pp3_iter0_i_2_n_0),
        .O(ap_NS_fsm));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(Q),
        .I1(ap_enable_reg_pp3_iter0_i_2_n_0),
        .I2(ap_enable_reg_pp3_iter1_reg_0),
        .I3(gmem_AWVALID),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[43] ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp3_iter0_i_2
       (.I0(gmem_WREADY),
        .I1(full_n_reg_1),
        .I2(icmp_ln91_reg_2547_pp3_iter1_reg),
        .O(ap_enable_reg_pp3_iter0_i_2_n_0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_0),
        .I1(ap_enable_reg_pp3_iter1_reg_1),
        .I2(ap_enable_reg_pp3_iter0_i_2_n_0),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp3_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFF000000020002)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(p_30_in),
        .I1(\bus_equal_gen.len_cnt_reg[7] [0]),
        .I2(\bus_equal_gen.len_cnt_reg[7] [1]),
        .I3(\bus_equal_gen.len_cnt_reg[7]_0 ),
        .I4(m_axi_gmem_WLAST),
        .I5(\bus_equal_gen.WLAST_Dummy_reg ),
        .O(\bus_equal_gen.len_cnt_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(WVALID_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WLAST_Dummy_reg ),
        .O(p_30_in));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(p_30_in),
        .I1(\bus_equal_gen.len_cnt_reg[7] [0]),
        .I2(\bus_equal_gen.len_cnt_reg[7] [1]),
        .I3(\bus_equal_gen.len_cnt_reg[7]_0 ),
        .I4(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \dout_buf[35]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(burst_valid),
        .I3(data_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_0 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hDC)) 
    dout_valid_i_1
       (.I0(p_30_in),
        .I1(pop),
        .I2(data_valid),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_i_2_n_0),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(empty_n_i_3_n_0),
        .O(empty_n_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[4]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5F5D5F5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(gmem_WREADY),
        .I3(full_n_reg_1),
        .I4(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I5(pop),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__4
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[5]),
        .I3(mOutPtr_reg[2]),
        .I4(full_n_i_3__1_n_0),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem_WREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBBFBB88888088)) 
    \icmp_ln91_reg_2547[0]_i_1 
       (.I0(ap_enable_reg_pp3_iter1_reg_0),
        .I1(Q),
        .I2(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I3(full_n_reg_1),
        .I4(gmem_WREADY),
        .I5(icmp_ln91_reg_2547),
        .O(\ap_CS_fsm_reg[43]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hB8B8B0B8)) 
    \icmp_ln91_reg_2547_pp3_iter1_reg[0]_i_1 
       (.I0(icmp_ln91_reg_2547),
        .I1(Q),
        .I2(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I3(full_n_reg_1),
        .I4(gmem_WREADY),
        .O(\icmp_ln91_reg_2547_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FB000000)) 
    \l_2_reg_588[0]_i_2 
       (.I0(gmem_WREADY),
        .I1(full_n_reg_1),
        .I2(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I3(Q),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_enable_reg_pp3_iter1_reg_0),
        .O(l_2_reg_5880));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_3__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_4__0 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_5__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h56555555)) 
    \mOutPtr[4]_i_6 
       (.I0(mOutPtr_reg[1]),
        .I1(pop),
        .I2(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I3(full_n_reg_1),
        .I4(gmem_WREADY),
        .O(\mOutPtr[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAA6A)) 
    \mOutPtr[7]_i_1 
       (.I0(pop),
        .I1(gmem_WREADY),
        .I2(full_n_reg_1),
        .I3(icmp_ln91_reg_2547_pp3_iter1_reg),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_3 
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_4 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_5__0 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[7]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[4]_i_1_n_7 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[4]_i_1_n_6 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[4]_i_1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[4]_i_1_n_4 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mOutPtr_reg[4]_i_1_n_0 ,\mOutPtr_reg[4]_i_1_n_1 ,\mOutPtr_reg[4]_i_1_n_2 ,\mOutPtr_reg[4]_i_1_n_3 }),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],\mOutPtr[4]_i_2__0_n_0 }),
        .O({\mOutPtr_reg[4]_i_1_n_4 ,\mOutPtr_reg[4]_i_1_n_5 ,\mOutPtr_reg[4]_i_1_n_6 ,\mOutPtr_reg[4]_i_1_n_7 }),
        .S({\mOutPtr[4]_i_3__0_n_0 ,\mOutPtr[4]_i_4__0_n_0 ,\mOutPtr[4]_i_5__0_n_0 ,\mOutPtr[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_i_2_n_7 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_i_2_n_6 ),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_i_2_n_5 ),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[7]_i_2 
       (.CI(\mOutPtr_reg[4]_i_1_n_0 ),
        .CO({\NLW_mOutPtr_reg[7]_i_2_CO_UNCONNECTED [3:2],\mOutPtr_reg[7]_i_2_n_2 ,\mOutPtr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({\NLW_mOutPtr_reg[7]_i_2_O_UNCONNECTED [3],\mOutPtr_reg[7]_i_2_n_5 ,\mOutPtr_reg[7]_i_2_n_6 ,\mOutPtr_reg[7]_i_2_n_7 }),
        .S({1'b0,\mOutPtr[7]_i_3_n_0 ,\mOutPtr[7]_i_4_n_0 ,\mOutPtr[7]_i_5__0_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(I_WDATA[15:0]),
        .DIBDI(I_WDATA[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({gmem_WVALID,gmem_WVALID,gmem_WVALID,gmem_WVALID}));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_11_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_9__0
       (.I0(gmem_WREADY),
        .I1(full_n_reg_1),
        .I2(icmp_ln91_reg_2547_pp3_iter1_reg),
        .O(gmem_WVALID));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(I_WDATA[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    ram_reg_i_43
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(Q),
        .I2(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I3(full_n_reg_1),
        .I4(gmem_WREADY),
        .O(ap_enable_reg_pp3_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ram_reg_i_45
       (.I0(Q),
        .I1(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I2(full_n_reg_1),
        .I3(gmem_WREADY),
        .O(icmp_ln91_reg_25470));
  LUT6 #(
    .INIT(64'h0000000009000000)) 
    show_ahead_i_1
       (.I0(mOutPtr_reg[0]),
        .I1(pop),
        .I2(empty_n_i_2_n_0),
        .I3(gmem_WREADY),
        .I4(full_n_reg_1),
        .I5(icmp_ln91_reg_2547_pp3_iter1_reg),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \waddr[7]_i_1 
       (.I0(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I1(full_n_reg_1),
        .I2(gmem_WREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_buffer" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    next_beat,
    dout_valid_reg_0,
    Q,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    rdata_ack_t,
    dout_valid_reg_1);
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output next_beat;
  output dout_valid_reg_0;
  output [32:0]Q;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input rdata_ack_t;
  input dout_valid_reg_1;

  wire [32:0]D;
  wire [32:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire \mOutPtr[4]_i_3_n_0 ;
  wire \mOutPtr[4]_i_4_n_0 ;
  wire \mOutPtr[4]_i_5_n_0 ;
  wire \mOutPtr[4]_i_6__0_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_3__0_n_0 ;
  wire \mOutPtr[7]_i_4__0_n_0 ;
  wire \mOutPtr[7]_i_5_n_0 ;
  wire [7:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_i_1__0_n_0 ;
  wire \mOutPtr_reg[4]_i_1__0_n_1 ;
  wire \mOutPtr_reg[4]_i_1__0_n_2 ;
  wire \mOutPtr_reg[4]_i_1__0_n_3 ;
  wire \mOutPtr_reg[4]_i_1__0_n_4 ;
  wire \mOutPtr_reg[4]_i_1__0_n_5 ;
  wire \mOutPtr_reg[4]_i_1__0_n_6 ;
  wire \mOutPtr_reg[4]_i_1__0_n_7 ;
  wire \mOutPtr_reg[7]_i_2__0_n_2 ;
  wire \mOutPtr_reg[7]_i_2__0_n_3 ;
  wire \mOutPtr_reg[7]_i_2__0_n_5 ;
  wire \mOutPtr_reg[7]_i_2__0_n_6 ;
  wire \mOutPtr_reg[7]_i_2__0_n_7 ;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire next_beat;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_0_[0] ;
  wire \q_tmp_reg_n_0_[10] ;
  wire \q_tmp_reg_n_0_[11] ;
  wire \q_tmp_reg_n_0_[12] ;
  wire \q_tmp_reg_n_0_[13] ;
  wire \q_tmp_reg_n_0_[14] ;
  wire \q_tmp_reg_n_0_[15] ;
  wire \q_tmp_reg_n_0_[16] ;
  wire \q_tmp_reg_n_0_[17] ;
  wire \q_tmp_reg_n_0_[18] ;
  wire \q_tmp_reg_n_0_[19] ;
  wire \q_tmp_reg_n_0_[1] ;
  wire \q_tmp_reg_n_0_[20] ;
  wire \q_tmp_reg_n_0_[21] ;
  wire \q_tmp_reg_n_0_[22] ;
  wire \q_tmp_reg_n_0_[23] ;
  wire \q_tmp_reg_n_0_[24] ;
  wire \q_tmp_reg_n_0_[25] ;
  wire \q_tmp_reg_n_0_[26] ;
  wire \q_tmp_reg_n_0_[27] ;
  wire \q_tmp_reg_n_0_[28] ;
  wire \q_tmp_reg_n_0_[29] ;
  wire \q_tmp_reg_n_0_[2] ;
  wire \q_tmp_reg_n_0_[30] ;
  wire \q_tmp_reg_n_0_[31] ;
  wire \q_tmp_reg_n_0_[34] ;
  wire \q_tmp_reg_n_0_[3] ;
  wire \q_tmp_reg_n_0_[4] ;
  wire \q_tmp_reg_n_0_[5] ;
  wire \q_tmp_reg_n_0_[6] ;
  wire \q_tmp_reg_n_0_[7] ;
  wire \q_tmp_reg_n_0_[8] ;
  wire \q_tmp_reg_n_0_[9] ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead0;
  wire show_ahead_reg_n_0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__1_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;
  wire [3:2]\NLW_mOutPtr_reg[7]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_mOutPtr_reg[7]_i_2__0_O_UNCONNECTED ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .O(next_beat));
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_0_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_0_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_0_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_0_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_0_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_0_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_0_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_0_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_0_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_0_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_0_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_0_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_0_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_0_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_0_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_0_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_0_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_0_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_0_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_0_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_0_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_0_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_0_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_0_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_0_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_0_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_0_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_0_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_0_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_0_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_0_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_0_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_0_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(Q[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    dy_Rst_A_INST_0
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(mOutPtr_reg[0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(pop),
        .I3(m_axi_gmem_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD55FF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_0),
        .I2(full_n_i_3__2_n_0),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__5
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[5]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .O(full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .O(\mOutPtr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_3 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_4 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_5 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6A66666655555555)) 
    \mOutPtr[4]_i_6__0 
       (.I0(mOutPtr_reg[1]),
        .I1(empty_n_reg_n_0),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(push),
        .O(\mOutPtr[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \mOutPtr[7]_i_1__0 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_3__0 
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_4__0 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_5 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__0_n_7 ),
        .Q(mOutPtr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__0_n_6 ),
        .Q(mOutPtr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[4]_i_1__0_n_4 ),
        .Q(mOutPtr_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\mOutPtr_reg[4]_i_1__0_n_0 ,\mOutPtr_reg[4]_i_1__0_n_1 ,\mOutPtr_reg[4]_i_1__0_n_2 ,\mOutPtr_reg[4]_i_1__0_n_3 }),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],\mOutPtr[4]_i_2_n_0 }),
        .O({\mOutPtr_reg[4]_i_1__0_n_4 ,\mOutPtr_reg[4]_i_1__0_n_5 ,\mOutPtr_reg[4]_i_1__0_n_6 ,\mOutPtr_reg[4]_i_1__0_n_7 }),
        .S({\mOutPtr[4]_i_3_n_0 ,\mOutPtr[4]_i_4_n_0 ,\mOutPtr[4]_i_5_n_0 ,\mOutPtr[4]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_i_2__0_n_7 ),
        .Q(mOutPtr_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_i_2__0_n_6 ),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_i_2__0_n_5 ),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[7]_i_2__0 
       (.CI(\mOutPtr_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_mOutPtr_reg[7]_i_2__0_CO_UNCONNECTED [3:2],\mOutPtr_reg[7]_i_2__0_n_2 ,\mOutPtr_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({\NLW_mOutPtr_reg[7]_i_2__0_O_UNCONNECTED [3],\mOutPtr_reg[7]_i_2__0_n_5 ,\mOutPtr_reg[7]_i_2__0_n_6 ,\mOutPtr_reg[7]_i_2__0_n_7 }),
        .S({1'b0,\mOutPtr[7]_i_3__0_n_0 ,\mOutPtr[7]_i_4__0_n_0 ,\mOutPtr[7]_i_5_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    mem_reg_i_10
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(empty_n_reg_n_0),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(\raddr_reg_n_0_[0] ),
        .O(mem_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__0
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(\raddr_reg_n_0_[5] ),
        .I2(mem_reg_i_9_n_0),
        .I3(\raddr_reg_n_0_[6] ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_2__0
       (.I0(\raddr_reg_n_0_[6] ),
        .I1(\raddr_reg_n_0_[4] ),
        .I2(\raddr_reg_n_0_[2] ),
        .I3(mem_reg_i_10_n_0),
        .I4(\raddr_reg_n_0_[3] ),
        .I5(\raddr_reg_n_0_[5] ),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_3__0
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr_reg_n_0_[3] ),
        .I2(mem_reg_i_10_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[4] ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(pop),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[3] ),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5__0
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(pop),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[2] ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__0
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(pop),
        .I3(\raddr_reg_n_0_[1] ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6A666666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(empty_n_reg_n_0),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(\raddr_reg_n_0_[0] ),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h5595AAAA)) 
    mem_reg_i_8__0
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(pop),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[3] ),
        .O(mem_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\q_tmp_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\q_tmp_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\q_tmp_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\q_tmp_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\q_tmp_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\q_tmp_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\q_tmp_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\q_tmp_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\q_tmp_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\q_tmp_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\q_tmp_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\q_tmp_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\q_tmp_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\q_tmp_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\q_tmp_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\q_tmp_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\q_tmp_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\q_tmp_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\q_tmp_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\q_tmp_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\q_tmp_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\q_tmp_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(\q_tmp_reg_n_0_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\q_tmp_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\q_tmp_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h40000040)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__0_n_0),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem_RVALID),
        .I3(mOutPtr_reg[0]),
        .I4(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_fifo" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    \bus_equal_gen.len_cnt_reg[4] ,
    ap_rst_n_0,
    last_sect_buf,
    wreq_handling_reg,
    wreq_handling_reg_0,
    ap_rst_n_1,
    D,
    next_wreq,
    \sect_len_buf_reg[7] ,
    in,
    wreq_handling_reg_1,
    \could_multi_bursts.last_sect_buf_reg ,
    SR,
    ap_clk,
    Q,
    E,
    ap_rst_n,
    wreq_handling_reg_2,
    CO,
    fifo_wreq_valid,
    \sect_addr_buf_reg[2] ,
    push,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_3,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \could_multi_bursts.awlen_buf[3]_i_2_1 ,
    \could_multi_bursts.last_sect_buf_reg_0 );
  output burst_valid;
  output fifo_burst_ready;
  output \bus_equal_gen.len_cnt_reg[4] ;
  output [0:0]ap_rst_n_0;
  output last_sect_buf;
  output wreq_handling_reg;
  output [0:0]wreq_handling_reg_0;
  output [0:0]ap_rst_n_1;
  output [19:0]D;
  output next_wreq;
  output \sect_len_buf_reg[7] ;
  output [3:0]in;
  output wreq_handling_reg_1;
  output \could_multi_bursts.last_sect_buf_reg ;
  input [0:0]SR;
  input ap_clk;
  input [7:0]Q;
  input [0:0]E;
  input ap_rst_n;
  input wreq_handling_reg_2;
  input [0:0]CO;
  input fifo_wreq_valid;
  input [0:0]\sect_addr_buf_reg[2] ;
  input push;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_3;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_0 ;
  wire \bus_equal_gen.len_cnt_reg[4] ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire [3:0]in;
  wire last_sect_buf;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire next_wreq;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \sect_len_buf[9]_i_3_n_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[7] ;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire wreq_handling_reg_3;

  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_0));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(q[3]),
        .I4(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ),
        .O(\bus_equal_gen.len_cnt_reg[4] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q[1]),
        .I4(Q[2]),
        .I5(q[2]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [7]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [3]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [5]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [9]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [0]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(empty_n_i_1__3_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    empty_n_i_1__3
       (.I0(\bus_equal_gen.len_cnt_reg[4] ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(E),
        .I4(burst_valid),
        .O(empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__4
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_2),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_3),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__1_n_0),
        .I3(push),
        .I4(empty_n_i_1__3_n_0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(empty_n_i_1__3_n_0),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7BFBF08084000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__3_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__3_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00002022AAAAAAAA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_2),
        .I1(\sect_len_buf[9]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[3] ),
        .I3(\sect_len_buf_reg[3]_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3]_1 ),
        .O(last_sect_buf));
  LUT3 #(
    .INIT(8'h7F)) 
    \sect_len_buf[9]_i_3 
       (.I0(fifo_burst_ready),
        .I1(\sect_len_buf_reg[3]_1 ),
        .I2(fifo_resp_ready),
        .O(\sect_len_buf[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_2),
        .I1(wreq_handling_reg_3),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg_1));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_fifo" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    wreq_handling_reg,
    empty_n_reg_0,
    \q_reg[60]_0 ,
    S,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \end_addr_buf_reg[31] ,
    E,
    SR,
    \q_reg[0]_0 ,
    ap_clk,
    \sect_cnt_reg[0] ,
    CO,
    last_sect_buf,
    ap_rst_n,
    Q,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \sect_cnt_reg[0]_0 ,
    \q_reg[63]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]wreq_handling_reg;
  output empty_n_reg_0;
  output [58:0]\q_reg[60]_0 ;
  output [2:0]S;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\end_addr_buf_reg[31] ;
  output [0:0]E;
  input [0:0]SR;
  input \q_reg[0]_0 ;
  input ap_clk;
  input \sect_cnt_reg[0] ;
  input [0:0]CO;
  input last_sect_buf;
  input ap_rst_n;
  input [0:0]Q;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input \sect_cnt_reg[0]_0 ;
  input [61:0]\q_reg[63]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \align_len[31]_i_10_n_0 ;
  wire \align_len[31]_i_11_n_0 ;
  wire \align_len[31]_i_3_n_0 ;
  wire \align_len[31]_i_4_n_0 ;
  wire \align_len[31]_i_5_n_0 ;
  wire \align_len[31]_i_6_n_0 ;
  wire \align_len[31]_i_7_n_0 ;
  wire \align_len[31]_i_8_n_0 ;
  wire \align_len[31]_i_9_n_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_reg_0;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire [63:61]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__2_n_0;
  wire last_sect_buf;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [58:0]\q_reg[60]_0 ;
  wire [61:0]\q_reg[63]_0 ;
  wire rs2f_wreq_ack;
  wire \sect_cnt_reg[0] ;
  wire \sect_cnt_reg[0]_0 ;
  wire [0:0]wreq_handling_reg;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_10 
       (.I0(\q_reg[60]_0 [35]),
        .I1(\q_reg[60]_0 [36]),
        .I2(\q_reg[60]_0 [34]),
        .I3(\q_reg[60]_0 [37]),
        .O(\align_len[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_11 
       (.I0(\q_reg[60]_0 [42]),
        .I1(\q_reg[60]_0 [43]),
        .I2(\q_reg[60]_0 [44]),
        .I3(\q_reg[60]_0 [45]),
        .O(\align_len[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000D500FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(\sect_cnt_reg[0] ),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .I4(\align_len[31]_i_3_n_0 ),
        .I5(ap_rst_n),
        .O(wreq_handling_reg));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    \align_len[31]_i_3 
       (.I0(\align_len[31]_i_4_n_0 ),
        .I1(\align_len[31]_i_5_n_0 ),
        .I2(\align_len[31]_i_6_n_0 ),
        .I3(\align_len[31]_i_7_n_0 ),
        .I4(fifo_wreq_data[63]),
        .O(\align_len[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \align_len[31]_i_4 
       (.I0(\q_reg[60]_0 [49]),
        .I1(\q_reg[60]_0 [46]),
        .I2(\q_reg[60]_0 [48]),
        .I3(\q_reg[60]_0 [47]),
        .I4(\align_len[31]_i_8_n_0 ),
        .O(\align_len[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_5 
       (.I0(\q_reg[60]_0 [55]),
        .I1(\q_reg[60]_0 [54]),
        .I2(\q_reg[60]_0 [57]),
        .I3(\q_reg[60]_0 [56]),
        .I4(\align_len[31]_i_9_n_0 ),
        .O(\align_len[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_6 
       (.I0(\q_reg[60]_0 [33]),
        .I1(\q_reg[60]_0 [30]),
        .I2(\q_reg[60]_0 [32]),
        .I3(\q_reg[60]_0 [31]),
        .I4(\align_len[31]_i_10_n_0 ),
        .O(\align_len[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_7 
       (.I0(\q_reg[60]_0 [39]),
        .I1(\q_reg[60]_0 [38]),
        .I2(\q_reg[60]_0 [41]),
        .I3(\q_reg[60]_0 [40]),
        .I4(\align_len[31]_i_11_n_0 ),
        .O(\align_len[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_8 
       (.I0(\q_reg[60]_0 [50]),
        .I1(\q_reg[60]_0 [51]),
        .I2(\q_reg[60]_0 [52]),
        .I3(\q_reg[60]_0 [53]),
        .O(\align_len[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_9 
       (.I0(fifo_wreq_data[63]),
        .I1(\q_reg[60]_0 [58]),
        .I2(fifo_wreq_data[62]),
        .I3(fifo_wreq_data[61]),
        .O(\align_len[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(\q_reg[0]_0 ),
        .I3(rs2f_wreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[60]_0 [36]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[60]_0 [35]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[60]_0 [34]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[60]_0 [33]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[60]_0 [40]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[60]_0 [39]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[60]_0 [38]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[60]_0 [37]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\q_reg[60]_0 [44]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[60]_0 [43]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\q_reg[60]_0 [42]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\q_reg[60]_0 [41]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(\q_reg[60]_0 [48]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(\q_reg[60]_0 [47]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(\q_reg[60]_0 [46]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(\q_reg[60]_0 [45]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(\q_reg[60]_0 [52]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(\q_reg[60]_0 [51]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(\q_reg[60]_0 [50]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(\q_reg[60]_0 [49]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(\q_reg[60]_0 [56]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(\q_reg[60]_0 [55]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(\q_reg[60]_0 [54]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(\q_reg[60]_0 [53]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[61]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(\q_reg[60]_0 [58]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(\q_reg[60]_0 [57]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[60]_0 [32]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[60]_0 [31]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[60]_0 [30]),
        .O(\q_reg[34]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(\align_len[31]_i_3_n_0 ),
        .O(empty_n_reg_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[7]),
        .I2(last_sect_carry__0[6]),
        .I3(last_sect_carry__0_0[6]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_carry__0_0[3]),
        .I1(last_sect_carry__0[3]),
        .I2(last_sect_carry__0_0[4]),
        .I3(last_sect_carry__0[4]),
        .I4(last_sect_carry__0[5]),
        .I5(last_sect_carry__0_0[5]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0_0[0]),
        .I3(last_sect_carry__0[0]),
        .I4(last_sect_carry__0_0[1]),
        .I5(last_sect_carry__0[1]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [30]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [31]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [32]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [33]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [34]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [35]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [36]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [37]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [38]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [39]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [40]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [41]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [42]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [43]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [44]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [45]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [46]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [47]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [48]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [49]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [50]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [51]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [52]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [53]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [54]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [55]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [56]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [57]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [58]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [59]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [60]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [61]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(\q_reg[0]_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [30]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [31]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [32]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [33]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [34]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [35]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [36]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [37]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [38]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [39]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [40]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [41]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [42]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [43]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [44]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [45]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [46]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [47]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [48]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [49]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [50]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [51]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [52]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [53]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [54]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [55]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [56]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [57]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [58]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(fifo_wreq_data[61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(fifo_wreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(fifo_wreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hF0FE)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(\sect_cnt_reg[0]_0 ),
        .I2(last_sect_buf),
        .I3(\sect_cnt_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_fifo" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized0_11
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    D,
    next_rreq,
    empty_n_reg_0,
    \sect_len_buf_reg[7] ,
    S,
    \q_reg[60]_0 ,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \end_addr_buf_reg[31] ,
    invalid_len_event0,
    SR,
    E,
    ap_clk,
    ap_rst_n,
    \start_addr_reg[2] ,
    \start_addr_reg[2]_0 ,
    \start_addr_reg[2]_1 ,
    Q,
    last_sect_carry__0,
    O,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[19] ,
    fifo_rreq_valid_buf_reg,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    data_vld_reg_0,
    last_sect_carry__0_0,
    \q_reg[63]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output [19:0]D;
  output next_rreq;
  output [0:0]empty_n_reg_0;
  output \sect_len_buf_reg[7] ;
  output [2:0]S;
  output [58:0]\q_reg[60]_0 ;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\end_addr_buf_reg[31] ;
  output invalid_len_event0;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n;
  input \start_addr_reg[2] ;
  input [0:0]\start_addr_reg[2]_0 ;
  input \start_addr_reg[2]_1 ;
  input [19:0]Q;
  input [8:0]last_sect_carry__0;
  input [3:0]O;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[16] ;
  input [2:0]\sect_cnt_reg[19] ;
  input fifo_rreq_valid_buf_reg;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [0:0]data_vld_reg_0;
  input [7:0]last_sect_carry__0_0;
  input [61:0]\q_reg[63]_0 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [19:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire data_vld_i_1__3_n_0;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire [63:61]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_i_2_n_0;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4__0_n_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_0;
  wire invalid_len_event_i_3_n_0;
  wire invalid_len_event_i_4_n_0;
  wire invalid_len_event_i_5_n_0;
  wire invalid_len_event_i_6_n_0;
  wire invalid_len_event_i_7_n_0;
  wire invalid_len_event_i_8_n_0;
  wire invalid_len_event_i_9_n_0;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_rreq;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__0_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [58:0]\q_reg[60]_0 ;
  wire [61:0]\q_reg[63]_0 ;
  wire rs2f_rreq_ack;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [2:0]\sect_cnt_reg[19] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire \sect_len_buf_reg[7] ;
  wire \start_addr_reg[2] ;
  wire [0:0]\start_addr_reg[2]_0 ;
  wire \start_addr_reg[2]_1 ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[60]_0 [36]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[60]_0 [35]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[60]_0 [34]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[60]_0 [33]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[60]_0 [40]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[60]_0 [39]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\q_reg[60]_0 [38]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\q_reg[60]_0 [37]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(\q_reg[60]_0 [44]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\q_reg[60]_0 [43]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\q_reg[60]_0 [42]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\q_reg[60]_0 [41]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_1
       (.I0(\q_reg[60]_0 [48]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_2
       (.I0(\q_reg[60]_0 [47]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_3
       (.I0(\q_reg[60]_0 [46]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_4
       (.I0(\q_reg[60]_0 [45]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_1
       (.I0(\q_reg[60]_0 [52]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_2
       (.I0(\q_reg[60]_0 [51]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_3
       (.I0(\q_reg[60]_0 [50]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_4
       (.I0(\q_reg[60]_0 [49]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_1
       (.I0(\q_reg[60]_0 [56]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_2
       (.I0(\q_reg[60]_0 [55]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_3
       (.I0(\q_reg[60]_0 [54]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_4
       (.I0(\q_reg[60]_0 [53]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_1
       (.I0(fifo_rreq_data[61]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_2
       (.I0(\q_reg[60]_0 [58]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_3
       (.I0(\q_reg[60]_0 [57]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[60]_0 [32]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[60]_0 [31]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[60]_0 [30]),
        .O(\q_reg[34]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \align_len[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(\start_addr_reg[2]_1 ),
        .I2(\start_addr_reg[2]_0 ),
        .I3(\start_addr_reg[2] ),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__0_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT1 #(
    .INIT(2'h1)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid_buf_i_2_n_0),
        .O(next_rreq));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hF1F111F1)) 
    fifo_rreq_valid_buf_i_2
       (.I0(fifo_rreq_valid_buf_reg),
        .I1(fifo_rreq_valid),
        .I2(\start_addr_reg[2]_1 ),
        .I3(\start_addr_reg[2]_0 ),
        .I4(\start_addr_reg[2] ),
        .O(fifo_rreq_valid_buf_i_2_n_0));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__5
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_rreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__0_n_0),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(\start_addr_reg[2] ),
        .I2(\start_addr_reg[2]_0 ),
        .I3(\start_addr_reg[2]_1 ),
        .I4(fifo_rreq_valid),
        .O(full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    full_n_i_4__0
       (.I0(\start_addr_reg[2] ),
        .I1(\start_addr_reg[2]_0 ),
        .I2(\start_addr_reg[2]_1 ),
        .I3(fifo_rreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888888A)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data[63]),
        .I2(invalid_len_event_i_2_n_0),
        .I3(invalid_len_event_i_3_n_0),
        .I4(invalid_len_event_i_4_n_0),
        .O(invalid_len_event0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(invalid_len_event_i_5_n_0),
        .I1(invalid_len_event_i_6_n_0),
        .I2(invalid_len_event_i_7_n_0),
        .I3(\q_reg[60]_0 [33]),
        .I4(\q_reg[60]_0 [52]),
        .I5(fifo_rreq_data[61]),
        .O(invalid_len_event_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3
       (.I0(\q_reg[60]_0 [55]),
        .I1(\q_reg[60]_0 [38]),
        .I2(\q_reg[60]_0 [54]),
        .I3(\q_reg[60]_0 [47]),
        .I4(invalid_len_event_i_8_n_0),
        .O(invalid_len_event_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_4
       (.I0(\q_reg[60]_0 [56]),
        .I1(\q_reg[60]_0 [35]),
        .I2(\q_reg[60]_0 [49]),
        .I3(\q_reg[60]_0 [48]),
        .I4(invalid_len_event_i_9_n_0),
        .O(invalid_len_event_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5
       (.I0(\q_reg[60]_0 [34]),
        .I1(\q_reg[60]_0 [41]),
        .I2(\q_reg[60]_0 [32]),
        .I3(\q_reg[60]_0 [42]),
        .O(invalid_len_event_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(\q_reg[60]_0 [31]),
        .I1(\q_reg[60]_0 [46]),
        .I2(\q_reg[60]_0 [36]),
        .I3(\q_reg[60]_0 [58]),
        .O(invalid_len_event_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7
       (.I0(\q_reg[60]_0 [39]),
        .I1(\q_reg[60]_0 [40]),
        .I2(\q_reg[60]_0 [30]),
        .I3(\q_reg[60]_0 [37]),
        .O(invalid_len_event_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8
       (.I0(\q_reg[60]_0 [44]),
        .I1(\q_reg[60]_0 [51]),
        .I2(\q_reg[60]_0 [43]),
        .I3(\q_reg[60]_0 [57]),
        .O(invalid_len_event_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9
       (.I0(fifo_rreq_data[62]),
        .I1(\q_reg[60]_0 [50]),
        .I2(\q_reg[60]_0 [45]),
        .I3(\q_reg[60]_0 [53]),
        .O(invalid_len_event_i_9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0_0[7]),
        .I1(last_sect_carry__0[8]),
        .I2(last_sect_carry__0_0[6]),
        .I3(last_sect_carry__0[7]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0_0[5]),
        .I1(last_sect_carry__0[6]),
        .I2(last_sect_carry__0[4]),
        .I3(last_sect_carry__0_0[3]),
        .I4(last_sect_carry__0[5]),
        .I5(last_sect_carry__0_0[4]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0_0[2]),
        .I1(last_sect_carry__0[3]),
        .I2(last_sect_carry__0[1]),
        .I3(last_sect_carry__0_0[0]),
        .I4(last_sect_carry__0[2]),
        .I5(last_sect_carry__0_0[1]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(data_vld_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [30]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [31]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [32]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [33]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [34]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [35]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [36]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [37]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [38]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [39]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [40]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [41]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [42]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [43]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [44]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [45]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [46]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [47]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [48]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [49]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [50]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [51]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [52]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [53]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [54]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [55]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [56]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [57]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [58]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [59]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [60]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [61]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[63]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__0_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[2]_i_2__0 
       (.I0(fifo_rreq_valid),
        .I1(\start_addr_reg[2]_1 ),
        .I2(\start_addr_reg[2]_0 ),
        .I3(\start_addr_reg[2] ),
        .O(\pout[2]_i_2__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [30]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [31]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [32]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [33]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [34]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [35]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [36]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [37]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [38]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [39]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [40]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [41]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [42]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [43]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [44]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [45]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [46]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [47]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [48]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [49]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [50]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [51]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [52]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [53]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [54]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [55]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [56]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [57]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [58]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(fifo_rreq_data[61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(fifo_rreq_data[62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(fifo_rreq_data[63]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(last_sect_carry__0[0]),
        .I2(fifo_rreq_valid_buf_i_2_n_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\sect_cnt_reg[12] [1]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\sect_cnt_reg[12] [2]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\sect_cnt_reg[12] [3]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\sect_cnt_reg[16] [0]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\sect_cnt_reg[16] [1]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\sect_cnt_reg[16] [2]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\sect_cnt_reg[16] [3]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[18]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(O[0]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(O[1]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(O[2]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(O[3]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\sect_cnt_reg[8] [0]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\sect_cnt_reg[8] [1]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\sect_cnt_reg[8] [2]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\sect_cnt_reg[8] [3]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\sect_cnt_reg[12] [0]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(Q[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_fifo" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    \could_multi_bursts.next_loop ,
    invalid_len_event_reg2_reg,
    push,
    next_resp0,
    push_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    next_resp,
    in,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    ap_rst_n,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem_BVALID,
    next_resp_reg,
    \could_multi_bursts.sect_handling_reg_2 );
  output fifo_resp_ready;
  output \could_multi_bursts.next_loop ;
  output invalid_len_event_reg2_reg;
  output push;
  output next_resp0;
  output push_0;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input next_resp;
  input [0:0]in;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input ap_rst_n;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input \could_multi_bursts.sect_handling_reg_2 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__3_n_0;
  wire [0:0]in;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4__0_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(in),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__2_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__3_n_0),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__3
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(in),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__0 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pop0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[0]),
        .I2(\pout[3]_i_4__0_n_0 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pout[3]_i_4__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_fifo" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized1_10
   (ap_rst_n_0,
    full_n_reg_0,
    ap_rst_n_1,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    full_n_reg_6,
    \start_addr_buf_reg[2] ,
    \start_addr_buf_reg[3] ,
    \end_addr_buf_reg[4] ,
    \end_addr_buf_reg[5] ,
    \start_addr_buf_reg[6] ,
    \end_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \end_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    full_n_reg_7,
    invalid_len_event_reg2_reg,
    E,
    full_n_reg_8,
    p_20_in,
    rreq_handling_reg,
    rreq_handling_reg_0,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.arlen_buf_reg[0] ,
    rreq_handling_reg_1,
    Q,
    rreq_handling_reg_2,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 ,
    invalid_len_event_reg2,
    fifo_rreq_valid,
    next_beat,
    data_vld_reg_0,
    rreq_handling_reg_3,
    beat_valid,
    empty_n_reg_0,
    rdata_ack_t,
    invalid_len_event);
  output [0:0]ap_rst_n_0;
  output full_n_reg_0;
  output [0:0]ap_rst_n_1;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output full_n_reg_6;
  output \start_addr_buf_reg[2] ;
  output \start_addr_buf_reg[3] ;
  output \end_addr_buf_reg[4] ;
  output \end_addr_buf_reg[5] ;
  output \start_addr_buf_reg[6] ;
  output \end_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \end_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output full_n_reg_7;
  output invalid_len_event_reg2_reg;
  output [0:0]E;
  output [0:0]full_n_reg_8;
  output p_20_in;
  output [0:0]rreq_handling_reg;
  output rreq_handling_reg_0;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input rreq_handling_reg_1;
  input [3:0]Q;
  input [0:0]rreq_handling_reg_2;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;
  input invalid_len_event_reg2;
  input fifo_rreq_valid;
  input next_beat;
  input [0:0]data_vld_reg_0;
  input rreq_handling_reg_3;
  input beat_valid;
  input empty_n_reg_0;
  input rdata_ack_t;
  input invalid_len_event;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire data_vld_i_1__4_n_0;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire \end_addr_buf_reg[10] ;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[4] ;
  wire \end_addr_buf_reg[5] ;
  wire \end_addr_buf_reg[7] ;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire full_n_reg_7;
  wire [0:0]full_n_reg_8;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_ARREADY;
  wire next_beat;
  wire p_20_in;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg;
  wire rdata_ack_t;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]rreq_handling_reg_2;
  wire rreq_handling_reg_3;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_buf_reg[2] ;
  wire \start_addr_buf_reg[3] ;
  wire \start_addr_buf_reg[6] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;

  LUT6 #(
    .INIT(64'h4040FF4000000000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem_ARREADY),
        .I5(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(fifo_rctl_ready),
        .O(p_20_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF88080000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[0]),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF88080000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[1]),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF88080000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[2]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(full_n_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF88080000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[3]),
        .O(full_n_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC44C4)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_1),
        .O(full_n_reg_7));
  LUT6 #(
    .INIT(64'hBAFAFAFABABABABA)) 
    data_vld_i_1__4
       (.I0(p_20_in),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(data_vld_reg_0),
        .I4(next_beat),
        .I5(empty_n_reg_n_0),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    empty_n_i_1
       (.I0(full_n_reg_0),
        .I1(rreq_handling_reg_2),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(empty_n_reg_0),
        .I3(rdata_ack_t),
        .I4(data_vld_reg_0),
        .I5(data_vld_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hCCCC44C4FFFFFFFF)) 
    empty_n_i_2__1
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_1),
        .O(full_n_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFD500FFFF)) 
    full_n_i_1__6
       (.I0(empty_n_reg_n_0),
        .I1(next_beat),
        .I2(data_vld_reg_0),
        .I3(data_vld_reg_n_0),
        .I4(ap_rst_n),
        .I5(full_n_i_2__6_n_0),
        .O(full_n_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    full_n_i_2__6
       (.I0(fifo_rctl_ready),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .I4(pout_reg[0]),
        .I5(\pout[3]_i_4_n_0 ),
        .O(full_n_i_2__6_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(full_n_reg_0),
        .O(full_n_reg_8));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0CCC000051110000)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_0 ),
        .I1(empty_n_reg_n_0),
        .I2(next_beat),
        .I3(data_vld_reg_0),
        .I4(data_vld_reg_n_0),
        .I5(p_20_in),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_4_n_0 ),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hF777FFFF)) 
    \pout[3]_i_4 
       (.I0(p_20_in),
        .I1(data_vld_reg_n_0),
        .I2(data_vld_reg_0),
        .I3(next_beat),
        .I4(empty_n_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg_3),
        .I2(invalid_len_event),
        .I3(rreq_handling_reg_2),
        .I4(full_n_reg_0),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h7775)) 
    \sect_cnt[19]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(rreq_handling_reg_1),
        .I2(fifo_rreq_valid),
        .I3(rreq_handling_reg_3),
        .O(rreq_handling_reg));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[0]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\start_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [1]),
        .O(\start_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[2]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9]_0 [2]),
        .I4(\sect_len_buf_reg[9]_1 [2]),
        .I5(\sect_len_buf_reg[9] [2]),
        .O(\end_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[3]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9]_0 [3]),
        .I4(\sect_len_buf_reg[9]_1 [3]),
        .I5(\sect_len_buf_reg[9] [3]),
        .O(\end_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [4]),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[5]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\sect_len_buf_reg[9]_1 [5]),
        .I5(\sect_len_buf_reg[9] [5]),
        .O(\end_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[9]_1 [6]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[9]_1 [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\sect_len_buf_reg[9]_1 [8]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\end_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(full_n_reg_0),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[9]_i_2 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9]_0 [9]),
        .I4(\sect_len_buf_reg[9]_1 [9]),
        .I5(\sect_len_buf_reg[9] [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_fifo" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    ap_NS_fsm,
    ap_NS_fsm137_out,
    ap_clk,
    SR,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[39]_0 ,
    \ap_CS_fsm_reg[39]_1 ,
    Q,
    \ap_CS_fsm_reg[48] ,
    cmp22344_reg_2034,
    \ap_CS_fsm_reg[39]_2 ,
    push,
    ap_rst_n);
  output full_n_reg_0;
  output [1:0]ap_NS_fsm;
  output ap_NS_fsm137_out;
  input ap_clk;
  input [0:0]SR;
  input [0:0]\ap_CS_fsm_reg[39] ;
  input \ap_CS_fsm_reg[39]_0 ;
  input [0:0]\ap_CS_fsm_reg[39]_1 ;
  input [4:0]Q;
  input \ap_CS_fsm_reg[48] ;
  input cmp22344_reg_2034;
  input [0:0]\ap_CS_fsm_reg[39]_2 ;
  input push;
  input ap_rst_n;

  wire [4:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[39]_i_2_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[39]_0 ;
  wire [0:0]\ap_CS_fsm_reg[39]_1 ;
  wire [0:0]\ap_CS_fsm_reg[39]_2 ;
  wire \ap_CS_fsm_reg[48] ;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm137_out;
  wire ap_clk;
  wire ap_rst_n;
  wire cmp22344_reg_2034;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire gmem_BVALID;
  wire pop0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  LUT5 #(
    .INIT(32'h08FF0800)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(\ap_CS_fsm_reg[39] ),
        .I1(\ap_CS_fsm_reg[39]_0 ),
        .I2(\ap_CS_fsm_reg[39]_1 ),
        .I3(Q[0]),
        .I4(\ap_CS_fsm[39]_i_2_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFEAAAEAFFEAFFEA)) 
    \ap_CS_fsm[39]_i_2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(\ap_CS_fsm_reg[39]_2 ),
        .I3(Q[3]),
        .I4(gmem_BVALID),
        .I5(cmp22344_reg_2034),
        .O(\ap_CS_fsm[39]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h00F2FFF0)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(Q[3]),
        .I1(gmem_BVALID),
        .I2(\ap_CS_fsm_reg[48] ),
        .I3(Q[2]),
        .I4(cmp22344_reg_2034),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(cmp22344_reg_2034),
        .I2(Q[3]),
        .I3(gmem_BVALID),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(gmem_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3_n_0),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(gmem_BVALID),
        .I2(Q[3]),
        .I3(cmp22344_reg_2034),
        .O(full_n_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h2A000000)) 
    full_n_i_4
       (.I0(push),
        .I1(cmp22344_reg_2034),
        .I2(Q[3]),
        .I3(gmem_BVALID),
        .I4(data_vld_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \k_2_reg_577[30]_i_2 
       (.I0(Q[3]),
        .I1(gmem_BVALID),
        .I2(cmp22344_reg_2034),
        .O(ap_NS_fsm137_out));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \pout[2]_i_3 
       (.I0(cmp22344_reg_2034),
        .I1(Q[3]),
        .I2(gmem_BVALID),
        .O(pop0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_read" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_read
   (full_n_reg,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \icmp_ln77_reg_2262_reg[0] ,
    s_ready_t_reg,
    \state_reg[0] ,
    \ap_CS_fsm_reg[10] ,
    \state_reg[0]_0 ,
    \ap_CS_fsm_reg[22] ,
    ap_enable_reg_pp2_iter3_reg,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[37] ,
    \state_reg[0]_1 ,
    WEA,
    E,
    l_reg_4620,
    \state_reg[0]_2 ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[11] ,
    \state_reg[0]_3 ,
    s_ready_t_reg_0,
    l_1_reg_4840,
    \state_reg[0]_4 ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[23] ,
    \icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ,
    dwbuf_V_ce0,
    \ap_CS_fsm_reg[35] ,
    s_ready_t_reg_1,
    \ap_CS_fsm_reg[35]_0 ,
    s_ready_t_reg_2,
    ap_NS_fsm,
    grp_fu_1037_ce,
    \icmp_ln76_reg_2253_reg[0] ,
    dx_WEN_A,
    dx_EN_A,
    select_ln77_1_reg_2400,
    \ap_CS_fsm_reg[36]_0 ,
    s_ready_t_reg_3,
    \ap_CS_fsm_reg[36]_1 ,
    CEA2,
    grp_fu_1481_ce,
    reg_7040,
    addr_cmp204_reg_24620,
    \icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ,
    \icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ,
    reg_7080,
    ap_enable_reg_pp2_iter2_reg,
    x_EN_A,
    ap_enable_reg_pp2_iter0_reg,
    CEM,
    \icmp_ln76_reg_2253_reg[0]_0 ,
    \icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ,
    \icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ,
    s_ready_t_reg_4,
    \select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ,
    ap_enable_reg_pp2_iter1_reg,
    grp_fu_1005_ce,
    ap_enable_reg_pp4_iter0_reg,
    \select_ln77_6_reg_2314_reg[0] ,
    \icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 ,
    ap_enable_reg_pp2_iter2_reg_0,
    ap_enable_reg_pp2_iter1_reg_0,
    ap_enable_reg_pp2_iter0_reg_0,
    dy_EN_A,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    ap_enable_reg_pp2_iter0_reg_1,
    ap_enable_reg_pp2_iter0_reg_2,
    I_RDATA,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    icmp_ln77_reg_2262,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_CS_fsm_state11,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter1_reg,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp1_iter0,
    ap_CS_fsm_state25,
    ram_reg_1,
    ap_enable_reg_pp2_iter3,
    \ap_CS_fsm_reg[37]_0 ,
    Q,
    \dx_WEN_A[3] ,
    icmp_ln43_reg_2093_pp0_iter1_reg,
    icmp_ln71_reg_2162_pp1_iter1_reg,
    ram_reg_2,
    ram_reg_3,
    \w_1_reg_566_reg[0] ,
    ap_enable_reg_pp2_iter0,
    \reuse_reg200_fu_206_reg[0] ,
    ap_enable_reg_pp2_iter1,
    \w_1_reg_566_reg[0]_0 ,
    select_ln76_8_reg_2292,
    select_ln77_6_reg_2314,
    \add_ln1118_reg_2426_reg[0] ,
    \data_p2_reg[29] ,
    \data_p2_reg[29]_0 ,
    \h_1_reg_507_reg[0] ,
    \select_ln77_reg_2308_reg[0] ,
    \select_ln77_reg_2308_reg[0]_0 ,
    \select_ln77_reg_2308_reg[0]_1 ,
    p_reg,
    icmp_ln59_reg_2650,
    ap_enable_reg_pp4_iter1,
    icmp_ln76_reg_2253_pp2_iter3_reg,
    addr_cmp_reg_2446_pp2_iter3_reg,
    icmp_ln91_reg_2547,
    ram_reg_4,
    icmp_ln91_reg_25470,
    ap_enable_reg_pp2_iter2,
    ap_enable_reg_pp4_iter0,
    select_ln77_6_reg_2314_pp2_iter4_reg,
    select_ln77_6_reg_2314_pp2_iter1_reg,
    \data_p2_reg[29]_1 ,
    \data_p2_reg[29]_2 ,
    \data_p2_reg[29]_3 ,
    cmp22344_reg_2034,
    FW_read_reg_1958,
    m_axi_gmem_ARREADY,
    or_ln77_reg_2302);
  output full_n_reg;
  output [0:0]SR;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output \icmp_ln77_reg_2262_reg[0] ;
  output s_ready_t_reg;
  output \state_reg[0] ;
  output \ap_CS_fsm_reg[10] ;
  output \state_reg[0]_0 ;
  output \ap_CS_fsm_reg[22] ;
  output ap_enable_reg_pp2_iter3_reg;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[37] ;
  output \state_reg[0]_1 ;
  output [0:0]WEA;
  output [0:0]E;
  output l_reg_4620;
  output [0:0]\state_reg[0]_2 ;
  output \ap_CS_fsm_reg[10]_0 ;
  output [0:0]\ap_CS_fsm_reg[11] ;
  output [0:0]\state_reg[0]_3 ;
  output [0:0]s_ready_t_reg_0;
  output l_1_reg_4840;
  output [0:0]\state_reg[0]_4 ;
  output \ap_CS_fsm_reg[22]_0 ;
  output [0:0]\ap_CS_fsm_reg[23] ;
  output [0:0]\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ;
  output dwbuf_V_ce0;
  output [0:0]\ap_CS_fsm_reg[35] ;
  output s_ready_t_reg_1;
  output [0:0]\ap_CS_fsm_reg[35]_0 ;
  output [0:0]s_ready_t_reg_2;
  output [9:0]ap_NS_fsm;
  output grp_fu_1037_ce;
  output \icmp_ln76_reg_2253_reg[0] ;
  output [0:0]dx_WEN_A;
  output dx_EN_A;
  output select_ln77_1_reg_2400;
  output [0:0]\ap_CS_fsm_reg[36]_0 ;
  output s_ready_t_reg_3;
  output [0:0]\ap_CS_fsm_reg[36]_1 ;
  output CEA2;
  output grp_fu_1481_ce;
  output reg_7040;
  output addr_cmp204_reg_24620;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ;
  output reg_7080;
  output [0:0]ap_enable_reg_pp2_iter2_reg;
  output x_EN_A;
  output [0:0]ap_enable_reg_pp2_iter0_reg;
  output CEM;
  output [0:0]\icmp_ln76_reg_2253_reg[0]_0 ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ;
  output [0:0]s_ready_t_reg_4;
  output [0:0]\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp2_iter1_reg;
  output grp_fu_1005_ce;
  output ap_enable_reg_pp4_iter0_reg;
  output \select_ln77_6_reg_2314_reg[0] ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 ;
  output ap_enable_reg_pp2_iter2_reg_0;
  output ap_enable_reg_pp2_iter1_reg_0;
  output ap_enable_reg_pp2_iter0_reg_0;
  output dy_EN_A;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [0:0]ap_enable_reg_pp2_iter0_reg_1;
  output [0:0]ap_enable_reg_pp2_iter0_reg_2;
  output [31:0]I_RDATA;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input icmp_ln77_reg_2262;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_CS_fsm_state11;
  input ap_enable_reg_pp0_iter2_reg;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input ram_reg;
  input ram_reg_0;
  input ap_enable_reg_pp1_iter0;
  input ap_CS_fsm_state25;
  input ram_reg_1;
  input ap_enable_reg_pp2_iter3;
  input \ap_CS_fsm_reg[37]_0 ;
  input [18:0]Q;
  input \dx_WEN_A[3] ;
  input icmp_ln43_reg_2093_pp0_iter1_reg;
  input icmp_ln71_reg_2162_pp1_iter1_reg;
  input ram_reg_2;
  input ram_reg_3;
  input \w_1_reg_566_reg[0] ;
  input ap_enable_reg_pp2_iter0;
  input \reuse_reg200_fu_206_reg[0] ;
  input ap_enable_reg_pp2_iter1;
  input \w_1_reg_566_reg[0]_0 ;
  input select_ln76_8_reg_2292;
  input select_ln77_6_reg_2314;
  input \add_ln1118_reg_2426_reg[0] ;
  input [29:0]\data_p2_reg[29] ;
  input [29:0]\data_p2_reg[29]_0 ;
  input \h_1_reg_507_reg[0] ;
  input [0:0]\select_ln77_reg_2308_reg[0] ;
  input [0:0]\select_ln77_reg_2308_reg[0]_0 ;
  input [0:0]\select_ln77_reg_2308_reg[0]_1 ;
  input p_reg;
  input icmp_ln59_reg_2650;
  input ap_enable_reg_pp4_iter1;
  input icmp_ln76_reg_2253_pp2_iter3_reg;
  input addr_cmp_reg_2446_pp2_iter3_reg;
  input icmp_ln91_reg_2547;
  input ram_reg_4;
  input icmp_ln91_reg_25470;
  input ap_enable_reg_pp2_iter2;
  input ap_enable_reg_pp4_iter0;
  input select_ln77_6_reg_2314_pp2_iter4_reg;
  input select_ln77_6_reg_2314_pp2_iter1_reg;
  input [29:0]\data_p2_reg[29]_1 ;
  input [29:0]\data_p2_reg[29]_2 ;
  input [29:0]\data_p2_reg[29]_3 ;
  input cmp22344_reg_2034;
  input [31:0]FW_read_reg_1958;
  input m_axi_gmem_ARREADY;
  input or_ln77_reg_2302;

  wire CEA2;
  wire CEM;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire [31:0]FW_read_reg_1958;
  wire [31:0]I_RDATA;
  wire [18:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \add_ln1118_reg_2426_reg[0] ;
  wire addr_cmp204_reg_24620;
  wire addr_cmp_reg_2446_pp2_iter3_reg;
  wire align_len;
  wire align_len0_carry__0_n_0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry__0_n_5;
  wire align_len0_carry__0_n_6;
  wire align_len0_carry__0_n_7;
  wire align_len0_carry__1_n_0;
  wire align_len0_carry__1_n_1;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__1_n_4;
  wire align_len0_carry__1_n_5;
  wire align_len0_carry__1_n_6;
  wire align_len0_carry__1_n_7;
  wire align_len0_carry__2_n_0;
  wire align_len0_carry__2_n_1;
  wire align_len0_carry__2_n_2;
  wire align_len0_carry__2_n_3;
  wire align_len0_carry__2_n_4;
  wire align_len0_carry__2_n_5;
  wire align_len0_carry__2_n_6;
  wire align_len0_carry__2_n_7;
  wire align_len0_carry__3_n_0;
  wire align_len0_carry__3_n_1;
  wire align_len0_carry__3_n_2;
  wire align_len0_carry__3_n_3;
  wire align_len0_carry__3_n_4;
  wire align_len0_carry__3_n_5;
  wire align_len0_carry__3_n_6;
  wire align_len0_carry__3_n_7;
  wire align_len0_carry__4_n_0;
  wire align_len0_carry__4_n_1;
  wire align_len0_carry__4_n_2;
  wire align_len0_carry__4_n_3;
  wire align_len0_carry__4_n_4;
  wire align_len0_carry__4_n_5;
  wire align_len0_carry__4_n_6;
  wire align_len0_carry__4_n_7;
  wire align_len0_carry__5_n_0;
  wire align_len0_carry__5_n_1;
  wire align_len0_carry__5_n_2;
  wire align_len0_carry__5_n_3;
  wire align_len0_carry__5_n_4;
  wire align_len0_carry__5_n_5;
  wire align_len0_carry__5_n_6;
  wire align_len0_carry__5_n_7;
  wire align_len0_carry__6_n_2;
  wire align_len0_carry__6_n_3;
  wire align_len0_carry__6_n_5;
  wire align_len0_carry__6_n_6;
  wire align_len0_carry__6_n_7;
  wire align_len0_carry_n_0;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire [0:0]\ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire [0:0]\ap_CS_fsm_reg[23] ;
  wire [0:0]\ap_CS_fsm_reg[35] ;
  wire [0:0]\ap_CS_fsm_reg[35]_0 ;
  wire \ap_CS_fsm_reg[36] ;
  wire [0:0]\ap_CS_fsm_reg[36]_0 ;
  wire [0:0]\ap_CS_fsm_reg[36]_1 ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state25;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp2_iter0;
  wire [0:0]ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp2_iter0_reg_1;
  wire [0:0]ap_enable_reg_pp2_iter0_reg_2;
  wire ap_enable_reg_pp2_iter1;
  wire [0:0]ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter2;
  wire [0:0]ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp2_iter2_reg_0;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp2_iter3_reg;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_reg;
  wire ap_enable_reg_pp4_iter1;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_0_[0] ;
  wire \beat_len_buf_reg_n_0_[1] ;
  wire \beat_len_buf_reg_n_0_[2] ;
  wire \beat_len_buf_reg_n_0_[3] ;
  wire \beat_len_buf_reg_n_0_[4] ;
  wire \beat_len_buf_reg_n_0_[5] ;
  wire \beat_len_buf_reg_n_0_[6] ;
  wire \beat_len_buf_reg_n_0_[7] ;
  wire \beat_len_buf_reg_n_0_[8] ;
  wire \beat_len_buf_reg_n_0_[9] ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_4;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [31:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire cmp22344_reg_2034;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [29:0]\data_p2_reg[29] ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29]_1 ;
  wire [29:0]\data_p2_reg[29]_2 ;
  wire [29:0]\data_p2_reg[29]_3 ;
  wire [34:34]data_pack;
  wire dwbuf_V_ce0;
  wire dx_EN_A;
  wire [0:0]dx_WEN_A;
  wire \dx_WEN_A[3] ;
  wire dy_EN_A;
  wire \end_addr_buf[2]_i_1__0_n_0 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[12] ;
  wire \end_addr_buf_reg_n_0_[13] ;
  wire \end_addr_buf_reg_n_0_[14] ;
  wire \end_addr_buf_reg_n_0_[15] ;
  wire \end_addr_buf_reg_n_0_[16] ;
  wire \end_addr_buf_reg_n_0_[17] ;
  wire \end_addr_buf_reg_n_0_[18] ;
  wire \end_addr_buf_reg_n_0_[19] ;
  wire \end_addr_buf_reg_n_0_[20] ;
  wire \end_addr_buf_reg_n_0_[21] ;
  wire \end_addr_buf_reg_n_0_[22] ;
  wire \end_addr_buf_reg_n_0_[23] ;
  wire \end_addr_buf_reg_n_0_[24] ;
  wire \end_addr_buf_reg_n_0_[25] ;
  wire \end_addr_buf_reg_n_0_[26] ;
  wire \end_addr_buf_reg_n_0_[27] ;
  wire \end_addr_buf_reg_n_0_[28] ;
  wire \end_addr_buf_reg_n_0_[29] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[30] ;
  wire \end_addr_buf_reg_n_0_[31] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1__0_n_0;
  wire end_addr_carry__0_i_2__0_n_0;
  wire end_addr_carry__0_i_3__0_n_0;
  wire end_addr_carry__0_i_4__0_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__1_i_1__0_n_0;
  wire end_addr_carry__1_i_2__0_n_0;
  wire end_addr_carry__1_i_3__0_n_0;
  wire end_addr_carry__1_i_4__0_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__2_i_1__0_n_0;
  wire end_addr_carry__2_i_2__0_n_0;
  wire end_addr_carry__2_i_3__0_n_0;
  wire end_addr_carry__2_i_4__0_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__3_i_1__0_n_0;
  wire end_addr_carry__3_i_2__0_n_0;
  wire end_addr_carry__3_i_3__0_n_0;
  wire end_addr_carry__3_i_4__0_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__4_i_1__0_n_0;
  wire end_addr_carry__4_i_2__0_n_0;
  wire end_addr_carry__4_i_3__0_n_0;
  wire end_addr_carry__4_i_4__0_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__5_i_1__0_n_0;
  wire end_addr_carry__5_i_2__0_n_0;
  wire end_addr_carry__5_i_3__0_n_0;
  wire end_addr_carry__5_i_4__0_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__6_i_1__0_n_0;
  wire end_addr_carry__6_i_2__0_n_0;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_6;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1__0_n_0;
  wire end_addr_carry_i_2__0_n_0;
  wire end_addr_carry_i_3__0_n_0;
  wire end_addr_carry_i_4__0_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire fifo_rctl_n_0;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [60:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_9;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire gmem_ARREADY;
  wire gmem_RVALID;
  wire grp_fu_1005_ce;
  wire grp_fu_1037_ce;
  wire grp_fu_1481_ce;
  wire \h_1_reg_507_reg[0] ;
  wire icmp_ln43_reg_2093_pp0_iter1_reg;
  wire icmp_ln59_reg_2650;
  wire icmp_ln71_reg_2162_pp1_iter1_reg;
  wire [0:0]\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 ;
  wire icmp_ln76_reg_2253_pp2_iter3_reg;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ;
  wire \icmp_ln76_reg_2253_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_reg[0]_0 ;
  wire icmp_ln77_reg_2262;
  wire \icmp_ln77_reg_2262_reg[0] ;
  wire icmp_ln91_reg_2547;
  wire icmp_ln91_reg_25470;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1_reg_n_0;
  wire invalid_len_event_reg2;
  wire l_1_reg_4840;
  wire l_reg_4620;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire next_beat;
  wire next_rreq;
  wire or_ln77_reg_2302;
  wire [5:0]p_0_in__1;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire p_reg;
  wire pop0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire rdata_ack_t;
  wire reg_7040;
  wire reg_7080;
  wire \reuse_reg200_fu_206_reg[0] ;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [63:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_29;
  wire s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [0:0]s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire [0:0]s_ready_t_reg_4;
  wire \sect_addr_buf[10]_i_1__0_n_0 ;
  wire \sect_addr_buf[11]_i_2__0_n_0 ;
  wire \sect_addr_buf[12]_i_1__0_n_0 ;
  wire \sect_addr_buf[13]_i_1__0_n_0 ;
  wire \sect_addr_buf[14]_i_1__0_n_0 ;
  wire \sect_addr_buf[15]_i_1__0_n_0 ;
  wire \sect_addr_buf[16]_i_1__0_n_0 ;
  wire \sect_addr_buf[17]_i_1__0_n_0 ;
  wire \sect_addr_buf[18]_i_1__0_n_0 ;
  wire \sect_addr_buf[19]_i_1__0_n_0 ;
  wire \sect_addr_buf[20]_i_1__0_n_0 ;
  wire \sect_addr_buf[21]_i_1__0_n_0 ;
  wire \sect_addr_buf[22]_i_1__0_n_0 ;
  wire \sect_addr_buf[23]_i_1__0_n_0 ;
  wire \sect_addr_buf[24]_i_1__0_n_0 ;
  wire \sect_addr_buf[25]_i_1__0_n_0 ;
  wire \sect_addr_buf[26]_i_1__0_n_0 ;
  wire \sect_addr_buf[27]_i_1__0_n_0 ;
  wire \sect_addr_buf[28]_i_1__0_n_0 ;
  wire \sect_addr_buf[29]_i_1__0_n_0 ;
  wire \sect_addr_buf[2]_i_1__0_n_0 ;
  wire \sect_addr_buf[30]_i_1__0_n_0 ;
  wire \sect_addr_buf[31]_i_1__0_n_0 ;
  wire \sect_addr_buf[3]_i_1__0_n_0 ;
  wire \sect_addr_buf[4]_i_1__0_n_0 ;
  wire \sect_addr_buf[5]_i_1__0_n_0 ;
  wire \sect_addr_buf[6]_i_1__0_n_0 ;
  wire \sect_addr_buf[7]_i_1__0_n_0 ;
  wire \sect_addr_buf[8]_i_1__0_n_0 ;
  wire \sect_addr_buf[9]_i_1__0_n_0 ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire select_ln76_8_reg_2292;
  wire select_ln77_1_reg_2400;
  wire select_ln77_6_reg_2314;
  wire select_ln77_6_reg_2314_pp2_iter1_reg;
  wire [0:0]\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ;
  wire select_ln77_6_reg_2314_pp2_iter4_reg;
  wire \select_ln77_6_reg_2314_reg[0] ;
  wire [0:0]\select_ln77_reg_2308_reg[0] ;
  wire [0:0]\select_ln77_reg_2308_reg[0]_0 ;
  wire [0:0]\select_ln77_reg_2308_reg[0]_1 ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[12] ;
  wire \start_addr_buf_reg_n_0_[13] ;
  wire \start_addr_buf_reg_n_0_[14] ;
  wire \start_addr_buf_reg_n_0_[15] ;
  wire \start_addr_buf_reg_n_0_[16] ;
  wire \start_addr_buf_reg_n_0_[17] ;
  wire \start_addr_buf_reg_n_0_[18] ;
  wire \start_addr_buf_reg_n_0_[19] ;
  wire \start_addr_buf_reg_n_0_[20] ;
  wire \start_addr_buf_reg_n_0_[21] ;
  wire \start_addr_buf_reg_n_0_[22] ;
  wire \start_addr_buf_reg_n_0_[23] ;
  wire \start_addr_buf_reg_n_0_[24] ;
  wire \start_addr_buf_reg_n_0_[25] ;
  wire \start_addr_buf_reg_n_0_[26] ;
  wire \start_addr_buf_reg_n_0_[27] ;
  wire \start_addr_buf_reg_n_0_[28] ;
  wire \start_addr_buf_reg_n_0_[29] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[30] ;
  wire \start_addr_buf_reg_n_0_[31] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire \state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [0:0]\state_reg[0]_3 ;
  wire [0:0]\state_reg[0]_4 ;
  wire \w_1_reg_566_reg[0] ;
  wire \w_1_reg_566_reg[0]_0 ;
  wire x_EN_A;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_0,align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34:32],1'b0}),
        .O({align_len0_carry_n_4,align_len0_carry_n_5,align_len0_carry_n_6,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_0),
        .CO({align_len0_carry__0_n_0,align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[38:35]),
        .O({align_len0_carry__0_n_4,align_len0_carry__0_n_5,align_len0_carry__0_n_6,align_len0_carry__0_n_7}),
        .S({fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_0),
        .CO({align_len0_carry__1_n_0,align_len0_carry__1_n_1,align_len0_carry__1_n_2,align_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[42:39]),
        .O({align_len0_carry__1_n_4,align_len0_carry__1_n_5,align_len0_carry__1_n_6,align_len0_carry__1_n_7}),
        .S({fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_0),
        .CO({align_len0_carry__2_n_0,align_len0_carry__2_n_1,align_len0_carry__2_n_2,align_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[46:43]),
        .O({align_len0_carry__2_n_4,align_len0_carry__2_n_5,align_len0_carry__2_n_6,align_len0_carry__2_n_7}),
        .S({fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__3
       (.CI(align_len0_carry__2_n_0),
        .CO({align_len0_carry__3_n_0,align_len0_carry__3_n_1,align_len0_carry__3_n_2,align_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[50:47]),
        .O({align_len0_carry__3_n_4,align_len0_carry__3_n_5,align_len0_carry__3_n_6,align_len0_carry__3_n_7}),
        .S({fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__4
       (.CI(align_len0_carry__3_n_0),
        .CO({align_len0_carry__4_n_0,align_len0_carry__4_n_1,align_len0_carry__4_n_2,align_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[54:51]),
        .O({align_len0_carry__4_n_4,align_len0_carry__4_n_5,align_len0_carry__4_n_6,align_len0_carry__4_n_7}),
        .S({fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__5
       (.CI(align_len0_carry__4_n_0),
        .CO({align_len0_carry__5_n_0,align_len0_carry__5_n_1,align_len0_carry__5_n_2,align_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[58:55]),
        .O({align_len0_carry__5_n_4,align_len0_carry__5_n_5,align_len0_carry__5_n_6,align_len0_carry__5_n_7}),
        .S({fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__6
       (.CI(align_len0_carry__5_n_0),
        .CO({NLW_align_len0_carry__6_CO_UNCONNECTED[3:2],align_len0_carry__6_n_2,align_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data[60:59]}),
        .O({NLW_align_len0_carry__6_O_UNCONNECTED[3],align_len0_carry__6_n_5,align_len0_carry__6_n_6,align_len0_carry__6_n_7}),
        .S({1'b0,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_6),
        .Q(\align_len_reg_n_0_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_5),
        .Q(\align_len_reg_n_0_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_4),
        .Q(\align_len_reg_n_0_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_7),
        .Q(\align_len_reg_n_0_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_6),
        .Q(\align_len_reg_n_0_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_5),
        .Q(\align_len_reg_n_0_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__2_n_4),
        .Q(\align_len_reg_n_0_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_7),
        .Q(\align_len_reg_n_0_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_6),
        .Q(\align_len_reg_n_0_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_5),
        .Q(\align_len_reg_n_0_[19] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__3_n_4),
        .Q(\align_len_reg_n_0_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_7),
        .Q(\align_len_reg_n_0_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_6),
        .Q(\align_len_reg_n_0_[22] ),
        .R(SR));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_5),
        .Q(\align_len_reg_n_0_[23] ),
        .R(SR));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__4_n_4),
        .Q(\align_len_reg_n_0_[24] ),
        .R(SR));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_7),
        .Q(\align_len_reg_n_0_[25] ),
        .R(SR));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_6),
        .Q(\align_len_reg_n_0_[26] ),
        .R(SR));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_5),
        .Q(\align_len_reg_n_0_[27] ),
        .R(SR));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__5_n_4),
        .Q(\align_len_reg_n_0_[28] ),
        .R(SR));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__6_n_7),
        .Q(\align_len_reg_n_0_[29] ),
        .R(SR));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_6),
        .Q(\align_len_reg_n_0_[2] ),
        .R(SR));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__6_n_6),
        .Q(\align_len_reg_n_0_[30] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__6_n_5),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_5),
        .Q(\align_len_reg_n_0_[3] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry_n_4),
        .Q(\align_len_reg_n_0_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_7),
        .Q(\align_len_reg_n_0_[5] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_6),
        .Q(\align_len_reg_n_0_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_5),
        .Q(\align_len_reg_n_0_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__0_n_4),
        .Q(\align_len_reg_n_0_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0_carry__1_n_7),
        .Q(\align_len_reg_n_0_[9] ),
        .R(SR));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(\beat_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(\beat_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(\beat_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(\beat_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(\beat_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(\beat_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(\beat_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(\beat_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(\beat_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[11] ),
        .Q(\beat_len_buf_reg_n_0_[9] ),
        .R(SR));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .Q({data_pack,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(buff_rdata_n_4),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .next_beat(next_beat),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_8),
        .Q(\bus_equal_gen.data_buf [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_7),
        .Q(\bus_equal_gen.data_buf [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_6),
        .Q(\bus_equal_gen.data_buf [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf [9]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_4),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_20),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 }),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rctl_n_4),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rctl_n_5),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rctl_n_6),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_7),
        .D(fifo_rctl_n_8),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_19),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[2]_i_1__0_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_7),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_6),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_5),
        .Q(\end_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_4),
        .Q(\end_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_7),
        .Q(\end_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_6),
        .Q(\end_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_5),
        .Q(\end_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_4),
        .Q(\end_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_7),
        .Q(\end_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_6),
        .Q(\end_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_5),
        .Q(\end_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_4),
        .Q(\end_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_7),
        .Q(\end_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_6),
        .Q(\end_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_5),
        .Q(\end_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_4),
        .Q(\end_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_7),
        .Q(\end_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_6),
        .Q(\end_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_5),
        .Q(\end_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_4),
        .Q(\end_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__0_n_0 ),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_7),
        .Q(\end_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_6),
        .Q(\end_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_6),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_5),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_4),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_7),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_6),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_5),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_4),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_0,end_addr_carry_i_2__0_n_0,end_addr_carry_i_3__0_n_0,end_addr_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .S({end_addr_carry__0_i_1__0_n_0,end_addr_carry__0_i_2__0_n_0,end_addr_carry__0_i_3__0_n_0,end_addr_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .S({end_addr_carry__1_i_1__0_n_0,end_addr_carry__1_i_2__0_n_0,end_addr_carry__1_i_3__0_n_0,end_addr_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .S({end_addr_carry__2_i_1__0_n_0,end_addr_carry__2_i_2__0_n_0,end_addr_carry__2_i_3__0_n_0,end_addr_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(end_addr_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(end_addr_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(end_addr_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(end_addr_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .S({end_addr_carry__3_i_1__0_n_0,end_addr_carry__3_i_2__0_n_0,end_addr_carry__3_i_3__0_n_0,end_addr_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(end_addr_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(end_addr_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(end_addr_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(end_addr_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .S({end_addr_carry__4_i_1__0_n_0,end_addr_carry__4_i_2__0_n_0,end_addr_carry__4_i_3__0_n_0,end_addr_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(end_addr_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(end_addr_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(end_addr_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(end_addr_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .S({end_addr_carry__5_i_1__0_n_0,end_addr_carry__5_i_2__0_n_0,end_addr_carry__5_i_3__0_n_0,end_addr_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(end_addr_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(end_addr_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(end_addr_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(end_addr_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_6,end_addr_carry__6_n_7}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_0,end_addr_carry__6_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_4__0_n_0));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized1_10 fifo_rctl
       (.CO(first_sect),
        .E(pop0),
        .Q(p_1_in),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_0),
        .ap_rst_n_1(fifo_rctl_n_2),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_24),
        .data_vld_reg_0(data_pack),
        .empty_n_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .\end_addr_buf_reg[10] (fifo_rctl_n_17),
        .\end_addr_buf_reg[11] (fifo_rctl_n_18),
        .\end_addr_buf_reg[4] (fifo_rctl_n_11),
        .\end_addr_buf_reg[5] (fifo_rctl_n_12),
        .\end_addr_buf_reg[7] (fifo_rctl_n_14),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(fifo_rctl_n_1),
        .full_n_reg_1(fifo_rctl_n_3),
        .full_n_reg_2(fifo_rctl_n_4),
        .full_n_reg_3(fifo_rctl_n_5),
        .full_n_reg_4(fifo_rctl_n_6),
        .full_n_reg_5(fifo_rctl_n_7),
        .full_n_reg_6(fifo_rctl_n_8),
        .full_n_reg_7(fifo_rctl_n_19),
        .full_n_reg_8(p_21_in),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_20),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_beat(next_beat),
        .p_20_in(p_20_in),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_24),
        .rreq_handling_reg_0(fifo_rctl_n_25),
        .rreq_handling_reg_1(rreq_handling_reg_n_0),
        .rreq_handling_reg_2(last_sect),
        .rreq_handling_reg_3(fifo_rreq_valid_buf_reg_n_0),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_1 ({\beat_len_buf_reg_n_0_[9] ,\beat_len_buf_reg_n_0_[8] ,\beat_len_buf_reg_n_0_[7] ,\beat_len_buf_reg_n_0_[6] ,\beat_len_buf_reg_n_0_[5] ,\beat_len_buf_reg_n_0_[4] ,\beat_len_buf_reg_n_0_[3] ,\beat_len_buf_reg_n_0_[2] ,\beat_len_buf_reg_n_0_[1] ,\beat_len_buf_reg_n_0_[0] }),
        .\start_addr_buf_reg[2] (fifo_rctl_n_9),
        .\start_addr_buf_reg[3] (fifo_rctl_n_10),
        .\start_addr_buf_reg[6] (fifo_rctl_n_13),
        .\start_addr_buf_reg[8] (fifo_rctl_n_15),
        .\start_addr_buf_reg[9] (fifo_rctl_n_16));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized0_11 fifo_rreq
       (.D({fifo_rreq_n_2,fifo_rreq_n_3,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21}),
        .E(pop0),
        .O({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .Q({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .S({fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .data_vld_reg_0(rs2f_rreq_valid),
        .empty_n_reg_0(align_len),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116}),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_0),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_carry__0_0({\end_addr_buf_reg_n_0_[31] ,\end_addr_buf_reg_n_0_[30] ,\end_addr_buf_reg_n_0_[29] ,\end_addr_buf_reg_n_0_[28] ,\end_addr_buf_reg_n_0_[27] ,\end_addr_buf_reg_n_0_[26] ,\end_addr_buf_reg_n_0_[25] ,\end_addr_buf_reg_n_0_[24] }),
        .next_rreq(next_rreq),
        .\q_reg[34]_0 ({fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113}),
        .\q_reg[38]_0 ({fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110}),
        .\q_reg[42]_0 ({fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106}),
        .\q_reg[46]_0 ({fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102}),
        .\q_reg[50]_0 ({fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98}),
        .\q_reg[54]_0 ({fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94}),
        .\q_reg[58]_0 ({fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90}),
        .\q_reg[60]_0 ({fifo_rreq_data,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86}),
        .\q_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[29:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .\sect_cnt_reg[19] ({sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .\sect_len_buf_reg[7] (fifo_rreq_n_24),
        .\start_addr_reg[2] (fifo_rctl_n_1),
        .\start_addr_reg[2]_0 (last_sect),
        .\start_addr_reg[2]_1 (rreq_handling_reg_n_0));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\start_addr_buf_reg_n_0_[31] ),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(\start_addr_buf_reg_n_0_[30] ),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\start_addr_buf_reg_n_0_[29] ),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(\start_addr_buf_reg_n_0_[28] ),
        .I4(\sect_cnt_reg_n_0_[15] ),
        .I5(\start_addr_buf_reg_n_0_[27] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\start_addr_buf_reg_n_0_[26] ),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(\start_addr_buf_reg_n_0_[25] ),
        .I4(\sect_cnt_reg_n_0_[12] ),
        .I5(\start_addr_buf_reg_n_0_[24] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\start_addr_buf_reg_n_0_[23] ),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(\start_addr_buf_reg_n_0_[22] ),
        .I4(\sect_cnt_reg_n_0_[9] ),
        .I5(\start_addr_buf_reg_n_0_[21] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\start_addr_buf_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(\start_addr_buf_reg_n_0_[18] ),
        .I4(\start_addr_buf_reg_n_0_[19] ),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\start_addr_buf_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(\start_addr_buf_reg_n_0_[15] ),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(\start_addr_buf_reg_n_0_[16] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\start_addr_buf_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(\start_addr_buf_reg_n_0_[12] ),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(\start_addr_buf_reg_n_0_[13] ),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_0),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_0),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\end_addr_buf_reg_n_0_[23] ),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(\end_addr_buf_reg_n_0_[21] ),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(\end_addr_buf_reg_n_0_[22] ),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(\end_addr_buf_reg_n_0_[19] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(\end_addr_buf_reg_n_0_[18] ),
        .I4(\end_addr_buf_reg_n_0_[20] ),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\end_addr_buf_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(\end_addr_buf_reg_n_0_[16] ),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(\end_addr_buf_reg_n_0_[15] ),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\end_addr_buf_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(\end_addr_buf_reg_n_0_[13] ),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(\end_addr_buf_reg_n_0_[12] ),
        .O(last_sect_carry_i_4__0_n_0));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_25),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.CEM(CEM),
        .CO(CO),
        .E(E),
        .\FSM_sequential_state_reg[0]_0 (s_ready_t_reg_0),
        .I_RDATA(I_RDATA),
        .Q(gmem_RVALID),
        .SR(SR),
        .WEA(WEA),
        .\add_ln1118_reg_2426_reg[0] (\add_ln1118_reg_2426_reg[0] ),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10]_0 ),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[22]_0 (\ap_CS_fsm_reg[22]_0 ),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .\ap_CS_fsm_reg[35] (\ap_CS_fsm_reg[35] ),
        .\ap_CS_fsm_reg[35]_0 (\ap_CS_fsm_reg[35]_0 ),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36]_0 ),
        .\ap_CS_fsm_reg[37] (\ap_CS_fsm_reg[37] ),
        .ap_CS_fsm_state11(ap_CS_fsm_state11),
        .ap_CS_fsm_state25(ap_CS_fsm_state25),
        .ap_NS_fsm(ap_NS_fsm[7:6]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp1_iter1_reg_0(ram_reg),
        .ap_enable_reg_pp1_iter1_reg_1(ram_reg_0),
        .ap_enable_reg_pp1_iter2_reg(ram_reg_1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp2_iter0_reg_0(ap_enable_reg_pp2_iter0_reg_0),
        .ap_enable_reg_pp2_iter0_reg_1(ap_enable_reg_pp2_iter0_reg_1),
        .ap_enable_reg_pp2_iter0_reg_2(ap_enable_reg_pp2_iter0_reg_2),
        .ap_enable_reg_pp2_iter0_reg_3(\w_1_reg_566_reg[0] ),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter1_reg(ap_enable_reg_pp2_iter1_reg),
        .ap_enable_reg_pp2_iter1_reg_0(ap_enable_reg_pp2_iter1_reg_0),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .ap_enable_reg_pp2_iter2_reg(ap_enable_reg_pp2_iter2_reg),
        .ap_enable_reg_pp2_iter2_reg_0(ap_enable_reg_pp2_iter2_reg_0),
        .ap_enable_reg_pp2_iter3(ap_enable_reg_pp2_iter3),
        .ap_enable_reg_pp2_iter3_reg(ap_enable_reg_pp2_iter3_reg),
        .ap_enable_reg_pp2_iter3_reg_0(rs_rdata_n_29),
        .ap_enable_reg_pp2_iter4_reg(\ap_CS_fsm_reg[36] ),
        .ap_enable_reg_pp2_iter4_reg_0(\ap_CS_fsm_reg[37]_0 ),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .ap_enable_reg_pp4_iter0_reg(ap_enable_reg_pp4_iter0_reg),
        .ap_rst_n(ap_rst_n),
        .\data_p2_reg[31]_0 (\bus_equal_gen.data_buf ),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .dx_EN_A(dx_EN_A),
        .dx_WEN_A(dx_WEN_A),
        .\dx_WEN_A[3] (\dx_WEN_A[3] ),
        .\dx_WEN_A[3]_0 (\reuse_reg200_fu_206_reg[0] ),
        .dy_EN_A(dy_EN_A),
        .gmem_ARREADY(gmem_ARREADY),
        .grp_fu_1037_ce(grp_fu_1037_ce),
        .\h_1_reg_507_reg[0] (s_ready_t_reg_1),
        .icmp_ln43_reg_2093_pp0_iter1_reg(icmp_ln43_reg_2093_pp0_iter1_reg),
        .\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] (\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ),
        .icmp_ln76_reg_2253_pp2_iter3_reg(icmp_ln76_reg_2253_pp2_iter3_reg),
        .\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] (\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ),
        .\icmp_ln76_reg_2253_reg[0] (\icmp_ln76_reg_2253_reg[0] ),
        .\icmp_ln76_reg_2253_reg[0]_0 (\icmp_ln76_reg_2253_reg[0]_0 ),
        .icmp_ln77_reg_2262(icmp_ln77_reg_2262),
        .icmp_ln91_reg_2547(icmp_ln91_reg_2547),
        .icmp_ln91_reg_25470(icmp_ln91_reg_25470),
        .l_1_reg_4840(l_1_reg_4840),
        .l_reg_4620(l_reg_4620),
        .or_ln77_reg_2302(or_ln77_reg_2302),
        .ram_reg({Q[18:11],Q[5],Q[2]}),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_3),
        .ram_reg_2(ram_reg_4),
        .rdata_ack_t(rdata_ack_t),
        .reg_7080(reg_7080),
        .\reuse_addr_reg_fu_210_reg[31] (p_reg),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .select_ln76_8_reg_2292(select_ln76_8_reg_2292),
        .select_ln77_6_reg_2314(select_ln77_6_reg_2314),
        .select_ln77_6_reg_2314_pp2_iter1_reg(select_ln77_6_reg_2314_pp2_iter1_reg),
        .\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] (\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ),
        .select_ln77_6_reg_2314_pp2_iter4_reg(select_ln77_6_reg_2314_pp2_iter4_reg),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[0]_1 (\state_reg[0]_0 ),
        .\state_reg[0]_2 (\state_reg[0]_1 ),
        .\state_reg[0]_3 (\state_reg[0]_2 ),
        .\state_reg[0]_4 (\state_reg[0]_3 ),
        .\state_reg[0]_5 (\state_reg[0]_4 ),
        .\w_1_reg_566_reg[0] (s_ready_t_reg_2),
        .x_EN_A(x_EN_A));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_reg_slice_12 rs_rreq
       (.CEA2(CEA2),
        .FW_read_reg_1958(FW_read_reg_1958),
        .Q(gmem_RVALID),
        .SR(SR),
        .addr_cmp204_reg_24620(addr_cmp204_reg_24620),
        .addr_cmp_reg_2446_pp2_iter3_reg(addr_cmp_reg_2446_pp2_iter3_reg),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36] ),
        .\ap_CS_fsm_reg[36]_0 (\ap_CS_fsm_reg[36]_1 ),
        .\ap_CS_fsm_reg[37] (\ap_CS_fsm_reg[37]_0 ),
        .\ap_CS_fsm_reg[37]_0 (rs_rdata_n_29),
        .ap_NS_fsm({ap_NS_fsm[9:8],ap_NS_fsm[5:0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ap_enable_reg_pp2_iter3(ap_enable_reg_pp2_iter3),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .cmp22344_reg_2034(cmp22344_reg_2034),
        .\data_p1_reg[63]_0 ({rs2f_rreq_data[63:32],rs2f_rreq_data[29:0]}),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .\data_p2_reg[29]_1 (\data_p2_reg[29]_0 ),
        .\data_p2_reg[29]_2 (\data_p2_reg[29]_1 ),
        .\data_p2_reg[29]_3 (\data_p2_reg[29]_2 ),
        .\data_p2_reg[29]_4 (\data_p2_reg[29]_3 ),
        .gmem_ARREADY(gmem_ARREADY),
        .grp_fu_1005_ce(grp_fu_1005_ce),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .\h_1_reg_507_reg[0] (\h_1_reg_507_reg[0] ),
        .icmp_ln59_reg_2650(icmp_ln59_reg_2650),
        .icmp_ln71_reg_2162_pp1_iter1_reg(icmp_ln71_reg_2162_pp1_iter1_reg),
        .\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] (\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ),
        .\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] (\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0]_0 ),
        .icmp_ln76_reg_2253_pp2_iter3_reg(icmp_ln76_reg_2253_pp2_iter3_reg),
        .\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] (\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ),
        .\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 (\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ),
        .icmp_ln77_reg_2262(icmp_ln77_reg_2262),
        .\icmp_ln77_reg_2262_reg[0] (\icmp_ln77_reg_2262_reg[0] ),
        .p_reg({Q[18:16],Q[10:6],Q[4:3],Q[1:0]}),
        .p_reg_0(p_reg),
        .p_reg__0(\ap_CS_fsm_reg[37] ),
        .ram_reg(ram_reg_1),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg),
        .reg_7040(reg_7040),
        .\reuse_reg200_fu_206_reg[0] (\reuse_reg200_fu_206_reg[0] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .s_ready_t_reg_2(s_ready_t_reg_2),
        .s_ready_t_reg_3(s_ready_t_reg_3),
        .s_ready_t_reg_4(s_ready_t_reg_1),
        .s_ready_t_reg_5(s_ready_t_reg_4),
        .select_ln76_8_reg_2292(select_ln76_8_reg_2292),
        .select_ln77_1_reg_2400(select_ln77_1_reg_2400),
        .select_ln77_6_reg_2314(select_ln77_6_reg_2314),
        .\select_ln77_6_reg_2314_reg[0] (\select_ln77_6_reg_2314_reg[0] ),
        .\select_ln77_reg_2308_reg[0] (\select_ln77_reg_2308_reg[0] ),
        .\select_ln77_reg_2308_reg[0]_0 (\select_ln77_reg_2308_reg[0]_0 ),
        .\select_ln77_reg_2308_reg[0]_1 (\select_ln77_reg_2308_reg[0]_1 ),
        .\state_reg[0]_0 (rs2f_rreq_valid),
        .\w_1_reg_566_reg[0] (\w_1_reg_566_reg[0] ),
        .\w_1_reg_566_reg[0]_0 (\w_1_reg_566_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(\sect_addr_buf[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(\sect_addr_buf[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(\sect_addr_buf[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(\sect_addr_buf[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(\sect_addr_buf[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(\sect_addr_buf[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(\sect_addr_buf[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(\sect_addr_buf[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(\sect_addr_buf[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(\sect_addr_buf[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(\sect_addr_buf[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(\sect_addr_buf[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(\sect_addr_buf[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(\sect_addr_buf[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(\sect_addr_buf[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(\sect_addr_buf[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(\sect_addr_buf[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(\sect_addr_buf[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(\sect_addr_buf[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(\sect_addr_buf[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(\sect_addr_buf[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(\sect_addr_buf[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(\sect_addr_buf[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(\sect_addr_buf[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(\sect_addr_buf[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(\sect_addr_buf[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(\sect_addr_buf[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(\sect_addr_buf[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(\sect_addr_buf[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(\sect_addr_buf[9]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_2));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_3),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_2),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_24),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_9),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_10),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_11),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_12),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_13),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_14),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_15),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_16),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_17),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_3),
        .D(fifo_rctl_n_18),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(\start_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(\start_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(\start_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(\start_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(\start_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(\start_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(\start_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(\start_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(\start_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(\start_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(\start_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(\start_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(\start_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(\start_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(\start_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(\start_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(\start_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(\start_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(\start_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(\start_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_78),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_77),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_76),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_75),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_68),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_67),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_66),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_86),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_85),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_84),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_83),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_82),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_81),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_80),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_79),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_reg_slice" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_reg_slice
   (full_n_reg,
    gmem_AWVALID,
    ap_NS_fsm,
    \state_reg[0]_0 ,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    gmem_WREADY,
    ap_enable_reg_pp3_iter2_reg,
    icmp_ln91_reg_2547_pp3_iter1_reg,
    ap_enable_reg_pp3_iter2_reg_0,
    ap_rst_n,
    Q,
    \ap_CS_fsm_reg[43] ,
    cmp22344_reg_2034,
    rs2f_wreq_ack,
    D);
  output full_n_reg;
  output gmem_AWVALID;
  output [1:0]ap_NS_fsm;
  output [0:0]\state_reg[0]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input gmem_WREADY;
  input ap_enable_reg_pp3_iter2_reg;
  input icmp_ln91_reg_2547_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter2_reg_0;
  input ap_rst_n;
  input [2:0]Q;
  input \ap_CS_fsm_reg[43] ;
  input cmp22344_reg_2034;
  input rs2f_wreq_ack;
  input [61:0]D;

  wire [61:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[43] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_rst_n;
  wire cmp22344_reg_2034;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [63:0]data_p2;
  wire full_n_reg;
  wire gmem_AWREADY;
  wire gmem_AWVALID;
  wire gmem_WREADY;
  wire icmp_ln91_reg_2547_pp3_iter1_reg;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h000008F0)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h08F80708)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(cmp22344_reg_2034),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gmem_AWREADY),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\ap_CS_fsm_reg[43] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFDF001000000000)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(gmem_AWVALID),
        .I1(gmem_WREADY),
        .I2(ap_enable_reg_pp3_iter2_reg),
        .I3(icmp_ln91_reg_2547_pp3_iter1_reg),
        .I4(ap_enable_reg_pp3_iter2_reg_0),
        .I5(ap_rst_n),
        .O(full_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(D[33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(D[34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(D[35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(D[36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(D[37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(D[38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(D[39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(D[40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(D[41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1 
       (.I0(D[42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1 
       (.I0(D[43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1 
       (.I0(D[44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1 
       (.I0(D[45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1 
       (.I0(D[46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1 
       (.I0(D[47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1 
       (.I0(D[48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1 
       (.I0(D[49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1 
       (.I0(D[50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1 
       (.I0(D[51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1 
       (.I0(D[52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1 
       (.I0(D[53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1 
       (.I0(D[54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1 
       (.I0(D[55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1 
       (.I0(D[56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1 
       (.I0(D[57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1 
       (.I0(D[58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1 
       (.I0(D[59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_1 
       (.I0(D[60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4D404040)) 
    \data_p1[63]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(gmem_AWREADY),
        .I4(Q[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[63]_i_2 
       (.I0(D[61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[63]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[63]_i_1 
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \l_2_reg_588[0]_i_1 
       (.I0(Q[1]),
        .I1(gmem_AWREADY),
        .O(gmem_AWVALID));
  LUT5 #(
    .INIT(32'hAFAAAF2F)) 
    s_ready_t_i_1
       (.I0(gmem_AWREADY),
        .I1(Q[1]),
        .I2(state__0[1]),
        .I3(rs2f_wreq_ack),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(gmem_AWREADY),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hFC4C4C4C)) 
    \state[0]_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(Q[1]),
        .I4(gmem_AWREADY),
        .O(\state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    \state[1]_i_1 
       (.I0(Q[1]),
        .I1(gmem_AWREADY),
        .I2(state),
        .I3(\state_reg[0]_0 ),
        .I4(rs2f_wreq_ack),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_reg_slice" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_reg_slice_12
   (gmem_ARREADY,
    \icmp_ln77_reg_2262_reg[0] ,
    s_ready_t_reg_0,
    \icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ,
    s_ready_t_reg_1,
    ap_NS_fsm,
    \ap_CS_fsm_reg[36] ,
    s_ready_t_reg_2,
    select_ln77_1_reg_2400,
    s_ready_t_reg_3,
    s_ready_t_reg_4,
    \ap_CS_fsm_reg[36]_0 ,
    CEA2,
    grp_fu_1481_ce,
    reg_7040,
    addr_cmp204_reg_24620,
    \icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ,
    \icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ,
    s_ready_t_reg_5,
    grp_fu_1005_ce,
    \select_ln77_6_reg_2314_reg[0] ,
    \icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ,
    \state_reg[0]_0 ,
    \data_p1_reg[63]_0 ,
    SR,
    ap_clk,
    icmp_ln77_reg_2262,
    icmp_ln71_reg_2162_pp1_iter1_reg,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    Q,
    \ap_CS_fsm_reg[37] ,
    \ap_CS_fsm_reg[37]_0 ,
    p_reg,
    ap_enable_reg_pp2_iter1,
    \w_1_reg_566_reg[0] ,
    \w_1_reg_566_reg[0]_0 ,
    select_ln76_8_reg_2292,
    select_ln77_6_reg_2314,
    \data_p2_reg[29]_0 ,
    \data_p2_reg[29]_1 ,
    \h_1_reg_507_reg[0] ,
    \select_ln77_reg_2308_reg[0] ,
    \select_ln77_reg_2308_reg[0]_0 ,
    \select_ln77_reg_2308_reg[0]_1 ,
    p_reg__0,
    ap_enable_reg_pp2_iter3,
    p_reg_0,
    icmp_ln59_reg_2650,
    ap_enable_reg_pp4_iter1,
    icmp_ln76_reg_2253_pp2_iter3_reg,
    addr_cmp_reg_2446_pp2_iter3_reg,
    ap_enable_reg_pp2_iter0,
    \reuse_reg200_fu_206_reg[0] ,
    \data_p2_reg[29]_2 ,
    \data_p2_reg[29]_3 ,
    \data_p2_reg[29]_4 ,
    cmp22344_reg_2034,
    FW_read_reg_1958,
    rs2f_rreq_ack);
  output gmem_ARREADY;
  output \icmp_ln77_reg_2262_reg[0] ;
  output s_ready_t_reg_0;
  output [0:0]\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ;
  output [0:0]s_ready_t_reg_1;
  output [7:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[36] ;
  output [0:0]s_ready_t_reg_2;
  output select_ln77_1_reg_2400;
  output s_ready_t_reg_3;
  output s_ready_t_reg_4;
  output [0:0]\ap_CS_fsm_reg[36]_0 ;
  output CEA2;
  output grp_fu_1481_ce;
  output reg_7040;
  output addr_cmp204_reg_24620;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ;
  output [0:0]s_ready_t_reg_5;
  output grp_fu_1005_ce;
  output \select_ln77_6_reg_2314_reg[0] ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input ap_clk;
  input icmp_ln77_reg_2262;
  input icmp_ln71_reg_2162_pp1_iter1_reg;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [0:0]Q;
  input \ap_CS_fsm_reg[37] ;
  input \ap_CS_fsm_reg[37]_0 ;
  input [11:0]p_reg;
  input ap_enable_reg_pp2_iter1;
  input \w_1_reg_566_reg[0] ;
  input \w_1_reg_566_reg[0]_0 ;
  input select_ln76_8_reg_2292;
  input select_ln77_6_reg_2314;
  input [29:0]\data_p2_reg[29]_0 ;
  input [29:0]\data_p2_reg[29]_1 ;
  input \h_1_reg_507_reg[0] ;
  input [0:0]\select_ln77_reg_2308_reg[0] ;
  input [0:0]\select_ln77_reg_2308_reg[0]_0 ;
  input [0:0]\select_ln77_reg_2308_reg[0]_1 ;
  input p_reg__0;
  input ap_enable_reg_pp2_iter3;
  input p_reg_0;
  input icmp_ln59_reg_2650;
  input ap_enable_reg_pp4_iter1;
  input icmp_ln76_reg_2253_pp2_iter3_reg;
  input addr_cmp_reg_2446_pp2_iter3_reg;
  input ap_enable_reg_pp2_iter0;
  input \reuse_reg200_fu_206_reg[0] ;
  input [29:0]\data_p2_reg[29]_2 ;
  input [29:0]\data_p2_reg[29]_3 ;
  input [29:0]\data_p2_reg[29]_4 ;
  input cmp22344_reg_2034;
  input [31:0]FW_read_reg_1958;
  input rs2f_rreq_ack;

  wire CEA2;
  wire [31:0]FW_read_reg_1958;
  wire [0:0]Q;
  wire [0:0]SR;
  wire addr_cmp204_reg_24620;
  wire addr_cmp_reg_2446_pp2_iter3_reg;
  wire \ap_CS_fsm[37]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[36] ;
  wire [0:0]\ap_CS_fsm_reg[36]_0 ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp4_iter1;
  wire cmp22344_reg_2034;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2__0_n_0 ;
  wire \data_p1[63]_i_3_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire \data_p2[0]_i_1_n_0 ;
  wire \data_p2[0]_i_2_n_0 ;
  wire \data_p2[10]_i_1_n_0 ;
  wire \data_p2[10]_i_2_n_0 ;
  wire \data_p2[11]_i_1_n_0 ;
  wire \data_p2[11]_i_2_n_0 ;
  wire \data_p2[12]_i_1_n_0 ;
  wire \data_p2[12]_i_2_n_0 ;
  wire \data_p2[13]_i_1_n_0 ;
  wire \data_p2[13]_i_2_n_0 ;
  wire \data_p2[14]_i_1_n_0 ;
  wire \data_p2[14]_i_2_n_0 ;
  wire \data_p2[15]_i_1_n_0 ;
  wire \data_p2[15]_i_2_n_0 ;
  wire \data_p2[16]_i_1_n_0 ;
  wire \data_p2[16]_i_2_n_0 ;
  wire \data_p2[17]_i_1_n_0 ;
  wire \data_p2[17]_i_2_n_0 ;
  wire \data_p2[18]_i_1_n_0 ;
  wire \data_p2[18]_i_2_n_0 ;
  wire \data_p2[19]_i_1_n_0 ;
  wire \data_p2[19]_i_2_n_0 ;
  wire \data_p2[1]_i_1_n_0 ;
  wire \data_p2[1]_i_2_n_0 ;
  wire \data_p2[20]_i_1_n_0 ;
  wire \data_p2[20]_i_2_n_0 ;
  wire \data_p2[21]_i_1_n_0 ;
  wire \data_p2[21]_i_2_n_0 ;
  wire \data_p2[22]_i_1_n_0 ;
  wire \data_p2[22]_i_2_n_0 ;
  wire \data_p2[23]_i_1_n_0 ;
  wire \data_p2[23]_i_2_n_0 ;
  wire \data_p2[24]_i_1_n_0 ;
  wire \data_p2[24]_i_2_n_0 ;
  wire \data_p2[25]_i_1_n_0 ;
  wire \data_p2[25]_i_2_n_0 ;
  wire \data_p2[26]_i_1_n_0 ;
  wire \data_p2[26]_i_2_n_0 ;
  wire \data_p2[27]_i_1_n_0 ;
  wire \data_p2[27]_i_2_n_0 ;
  wire \data_p2[28]_i_1_n_0 ;
  wire \data_p2[28]_i_2_n_0 ;
  wire \data_p2[29]_i_1_n_0 ;
  wire \data_p2[29]_i_2_n_0 ;
  wire \data_p2[2]_i_1_n_0 ;
  wire \data_p2[2]_i_2_n_0 ;
  wire \data_p2[3]_i_1_n_0 ;
  wire \data_p2[3]_i_2_n_0 ;
  wire \data_p2[4]_i_1_n_0 ;
  wire \data_p2[4]_i_2_n_0 ;
  wire \data_p2[5]_i_1_n_0 ;
  wire \data_p2[5]_i_2_n_0 ;
  wire \data_p2[63]_i_1_n_0 ;
  wire \data_p2[6]_i_1_n_0 ;
  wire \data_p2[6]_i_2_n_0 ;
  wire \data_p2[7]_i_1_n_0 ;
  wire \data_p2[7]_i_2_n_0 ;
  wire \data_p2[8]_i_1_n_0 ;
  wire \data_p2[8]_i_2_n_0 ;
  wire \data_p2[9]_i_1_n_0 ;
  wire \data_p2[9]_i_2_n_0 ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [29:0]\data_p2_reg[29]_1 ;
  wire [29:0]\data_p2_reg[29]_2 ;
  wire [29:0]\data_p2_reg[29]_3 ;
  wire [29:0]\data_p2_reg[29]_4 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [0:0]gmem_ARLEN;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire grp_fu_1005_ce;
  wire grp_fu_1481_ce;
  wire \h_1_reg_507_reg[0] ;
  wire icmp_ln59_reg_2650;
  wire icmp_ln71_reg_2162_pp1_iter1_reg;
  wire [0:0]\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ;
  wire icmp_ln76_reg_2253_pp2_iter3_reg;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ;
  wire icmp_ln77_reg_2262;
  wire \icmp_ln77_reg_2262_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [11:0]p_reg;
  wire p_reg_0;
  wire p_reg__0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire reg_7040;
  wire \reuse_reg200_fu_206_reg[0] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire [0:0]s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire s_ready_t_reg_4;
  wire [0:0]s_ready_t_reg_5;
  wire select_ln76_8_reg_2292;
  wire select_ln77_1_reg_2400;
  wire select_ln77_6_reg_2314;
  wire \select_ln77_6_reg_2314_reg[0] ;
  wire [0:0]\select_ln77_reg_2308_reg[0] ;
  wire [0:0]\select_ln77_reg_2308_reg[0]_0 ;
  wire [0:0]\select_ln77_reg_2308_reg[0]_1 ;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;
  wire \w_1_reg_566_reg[0] ;
  wire \w_1_reg_566_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(gmem_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(gmem_ARREADY),
        .I1(gmem_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFEEE)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(s_ready_t_reg_4),
        .I1(s_ready_t_reg_3),
        .I2(p_reg[6]),
        .I3(gmem_ARREADY),
        .I4(p_reg[1]),
        .I5(p_reg[3]),
        .O(gmem_ARVALID));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h8888808800000000)) 
    \add_ln76_2_reg_2323[127]_i_1 
       (.I0(gmem_ARREADY),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[37] ),
        .I4(\reuse_reg200_fu_206_reg[0] ),
        .I5(p_reg[10]),
        .O(s_ready_t_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(cmp22344_reg_2034),
        .I1(p_reg[2]),
        .I2(p_reg[3]),
        .I3(gmem_ARREADY),
        .O(ap_NS_fsm[2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(p_reg[5]),
        .I1(gmem_ARREADY),
        .I2(p_reg[6]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(gmem_ARREADY),
        .I1(p_reg[6]),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(\ap_CS_fsm_reg[36] ),
        .I2(\ap_CS_fsm_reg[37]_0 ),
        .I3(\ap_CS_fsm[37]_i_3_n_0 ),
        .I4(p_reg[10]),
        .I5(p_reg[9]),
        .O(ap_NS_fsm[6]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \ap_CS_fsm[37]_i_3 
       (.I0(gmem_ARREADY),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[37] ),
        .I4(\reuse_reg200_fu_206_reg[0] ),
        .O(\ap_CS_fsm[37]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(\ap_CS_fsm_reg[36] ),
        .I1(\ap_CS_fsm_reg[37] ),
        .I2(ap_enable_reg_pp2_iter3),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(cmp22344_reg_2034),
        .I1(p_reg[0]),
        .I2(p_reg[1]),
        .I3(gmem_ARREADY),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm_reg[20]_srl4___ap_CS_fsm_reg_r_2_i_1 
       (.I0(gmem_ARREADY),
        .I1(p_reg[3]),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm_reg[8]_srl4___ap_CS_fsm_reg_r_2_i_1 
       (.I0(gmem_ARREADY),
        .I1(p_reg[1]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    buff0_reg_i_1__0
       (.I0(p_reg[6]),
        .I1(gmem_ARREADY),
        .I2(p_reg[5]),
        .I3(p_reg[8]),
        .I4(p_reg[4]),
        .I5(p_reg[7]),
        .O(grp_fu_1005_ce));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2[0]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2[10]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2[11]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2[12]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2[13]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2[14]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2[15]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2[16]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2[17]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2[18]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2[19]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2[1]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2[20]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2[21]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2[22]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2[23]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2[24]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2[25]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2[26]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2[27]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2[28]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2[29]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2[2]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hEFEEE0EE)) 
    \data_p1[32]_i_1__0 
       (.I0(FW_read_reg_1958[0]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[33]_i_1__0 
       (.I0(FW_read_reg_1958[1]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[33] ),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[34]_i_1__0 
       (.I0(FW_read_reg_1958[2]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[34] ),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[35]_i_1__0 
       (.I0(FW_read_reg_1958[3]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[35] ),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[36]_i_1__0 
       (.I0(FW_read_reg_1958[4]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[36] ),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[37]_i_1__0 
       (.I0(FW_read_reg_1958[5]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[37] ),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[38]_i_1__0 
       (.I0(FW_read_reg_1958[6]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[38] ),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[39]_i_1__0 
       (.I0(FW_read_reg_1958[7]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[39] ),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2[3]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[40]_i_1__0 
       (.I0(FW_read_reg_1958[8]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[40] ),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[41]_i_1__0 
       (.I0(FW_read_reg_1958[9]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[41] ),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[42]_i_1__0 
       (.I0(FW_read_reg_1958[10]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[42] ),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[43]_i_1__0 
       (.I0(FW_read_reg_1958[11]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[43] ),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[44]_i_1__0 
       (.I0(FW_read_reg_1958[12]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[44] ),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[45]_i_1__0 
       (.I0(FW_read_reg_1958[13]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[45] ),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[46]_i_1__0 
       (.I0(FW_read_reg_1958[14]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[46] ),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[47]_i_1__0 
       (.I0(FW_read_reg_1958[15]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[47] ),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[48]_i_1__0 
       (.I0(FW_read_reg_1958[16]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[48] ),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[49]_i_1__0 
       (.I0(FW_read_reg_1958[17]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[49] ),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2[4]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[50]_i_1__0 
       (.I0(FW_read_reg_1958[18]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[50] ),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[51]_i_1__0 
       (.I0(FW_read_reg_1958[19]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[51] ),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[52]_i_1__0 
       (.I0(FW_read_reg_1958[20]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[52] ),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[53]_i_1__0 
       (.I0(FW_read_reg_1958[21]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[53] ),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[54]_i_1__0 
       (.I0(FW_read_reg_1958[22]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[54] ),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[55]_i_1__0 
       (.I0(FW_read_reg_1958[23]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[55] ),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[56]_i_1__0 
       (.I0(FW_read_reg_1958[24]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[56] ),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[57]_i_1__0 
       (.I0(FW_read_reg_1958[25]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[57] ),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[58]_i_1__0 
       (.I0(FW_read_reg_1958[26]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[58] ),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[59]_i_1__0 
       (.I0(FW_read_reg_1958[27]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[59] ),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2[5]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[60]_i_1__0 
       (.I0(FW_read_reg_1958[28]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[60] ),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[61]_i_1__0 
       (.I0(FW_read_reg_1958[29]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[61] ),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[62]_i_1__0 
       (.I0(FW_read_reg_1958[30]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[62] ),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[63]_i_1__0 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(gmem_ARVALID),
        .O(load_p1));
  LUT5 #(
    .INIT(32'h2F222022)) 
    \data_p1[63]_i_2__0 
       (.I0(FW_read_reg_1958[31]),
        .I1(\data_p1[63]_i_3_n_0 ),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(\data_p2_reg_n_0_[63] ),
        .O(\data_p1[63]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \data_p1[63]_i_3 
       (.I0(p_reg[6]),
        .I1(gmem_ARREADY),
        .I2(s_ready_t_reg_3),
        .I3(s_ready_t_reg_4),
        .O(\data_p1[63]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2[6]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2[7]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2[8]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2[9]_i_1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[63]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[0]_i_1 
       (.I0(\data_p2[0]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [0]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [0]),
        .O(\data_p2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[0]_i_2 
       (.I0(\data_p2_reg[29]_2 [0]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [0]),
        .I3(\data_p2_reg[29]_4 [0]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[10]_i_1 
       (.I0(\data_p2[10]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [10]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [10]),
        .O(\data_p2[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[10]_i_2 
       (.I0(\data_p2_reg[29]_2 [10]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [10]),
        .I3(\data_p2_reg[29]_4 [10]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[11]_i_1 
       (.I0(\data_p2[11]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [11]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [11]),
        .O(\data_p2[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[11]_i_2 
       (.I0(\data_p2_reg[29]_2 [11]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [11]),
        .I3(\data_p2_reg[29]_4 [11]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[12]_i_1 
       (.I0(\data_p2[12]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [12]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [12]),
        .O(\data_p2[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[12]_i_2 
       (.I0(\data_p2_reg[29]_2 [12]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [12]),
        .I3(\data_p2_reg[29]_4 [12]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[13]_i_1 
       (.I0(\data_p2[13]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [13]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [13]),
        .O(\data_p2[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[13]_i_2 
       (.I0(\data_p2_reg[29]_2 [13]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [13]),
        .I3(\data_p2_reg[29]_4 [13]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[14]_i_1 
       (.I0(\data_p2[14]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [14]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [14]),
        .O(\data_p2[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[14]_i_2 
       (.I0(\data_p2_reg[29]_2 [14]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [14]),
        .I3(\data_p2_reg[29]_4 [14]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[15]_i_1 
       (.I0(\data_p2[15]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [15]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [15]),
        .O(\data_p2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[15]_i_2 
       (.I0(\data_p2_reg[29]_2 [15]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [15]),
        .I3(\data_p2_reg[29]_4 [15]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[16]_i_1 
       (.I0(\data_p2[16]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [16]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [16]),
        .O(\data_p2[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[16]_i_2 
       (.I0(\data_p2_reg[29]_2 [16]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [16]),
        .I3(\data_p2_reg[29]_4 [16]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[17]_i_1 
       (.I0(\data_p2[17]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [17]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [17]),
        .O(\data_p2[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[17]_i_2 
       (.I0(\data_p2_reg[29]_2 [17]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [17]),
        .I3(\data_p2_reg[29]_4 [17]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[18]_i_1 
       (.I0(\data_p2[18]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [18]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [18]),
        .O(\data_p2[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[18]_i_2 
       (.I0(\data_p2_reg[29]_2 [18]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [18]),
        .I3(\data_p2_reg[29]_4 [18]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[19]_i_1 
       (.I0(\data_p2[19]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [19]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [19]),
        .O(\data_p2[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[19]_i_2 
       (.I0(\data_p2_reg[29]_2 [19]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [19]),
        .I3(\data_p2_reg[29]_4 [19]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[1]_i_1 
       (.I0(\data_p2[1]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [1]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [1]),
        .O(\data_p2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[1]_i_2 
       (.I0(\data_p2_reg[29]_2 [1]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [1]),
        .I3(\data_p2_reg[29]_4 [1]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[20]_i_1 
       (.I0(\data_p2[20]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [20]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [20]),
        .O(\data_p2[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[20]_i_2 
       (.I0(\data_p2_reg[29]_2 [20]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [20]),
        .I3(\data_p2_reg[29]_4 [20]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[21]_i_1 
       (.I0(\data_p2[21]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [21]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [21]),
        .O(\data_p2[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[21]_i_2 
       (.I0(\data_p2_reg[29]_2 [21]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [21]),
        .I3(\data_p2_reg[29]_4 [21]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[22]_i_1 
       (.I0(\data_p2[22]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [22]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [22]),
        .O(\data_p2[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[22]_i_2 
       (.I0(\data_p2_reg[29]_2 [22]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [22]),
        .I3(\data_p2_reg[29]_4 [22]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[23]_i_1 
       (.I0(\data_p2[23]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [23]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [23]),
        .O(\data_p2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[23]_i_2 
       (.I0(\data_p2_reg[29]_2 [23]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [23]),
        .I3(\data_p2_reg[29]_4 [23]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[24]_i_1 
       (.I0(\data_p2[24]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [24]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [24]),
        .O(\data_p2[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[24]_i_2 
       (.I0(\data_p2_reg[29]_2 [24]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [24]),
        .I3(\data_p2_reg[29]_4 [24]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[25]_i_1 
       (.I0(\data_p2[25]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [25]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [25]),
        .O(\data_p2[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[25]_i_2 
       (.I0(\data_p2_reg[29]_2 [25]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [25]),
        .I3(\data_p2_reg[29]_4 [25]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[26]_i_1 
       (.I0(\data_p2[26]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [26]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [26]),
        .O(\data_p2[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[26]_i_2 
       (.I0(\data_p2_reg[29]_2 [26]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [26]),
        .I3(\data_p2_reg[29]_4 [26]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[27]_i_1 
       (.I0(\data_p2[27]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [27]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [27]),
        .O(\data_p2[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[27]_i_2 
       (.I0(\data_p2_reg[29]_2 [27]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [27]),
        .I3(\data_p2_reg[29]_4 [27]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[28]_i_1 
       (.I0(\data_p2[28]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [28]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [28]),
        .O(\data_p2[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[28]_i_2 
       (.I0(\data_p2_reg[29]_2 [28]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [28]),
        .I3(\data_p2_reg[29]_4 [28]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[29]_i_1 
       (.I0(\data_p2[29]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [29]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [29]),
        .O(\data_p2[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[29]_i_2 
       (.I0(\data_p2_reg[29]_2 [29]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [29]),
        .I3(\data_p2_reg[29]_4 [29]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2[2]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [2]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [2]),
        .O(\data_p2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[2]_i_2 
       (.I0(\data_p2_reg[29]_2 [2]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [2]),
        .I3(\data_p2_reg[29]_4 [2]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F0E0)) 
    \data_p2[32]_i_1 
       (.I0(p_reg[3]),
        .I1(p_reg[1]),
        .I2(gmem_ARREADY),
        .I3(p_reg[6]),
        .I4(s_ready_t_reg_3),
        .I5(s_ready_t_reg_4),
        .O(load_p2));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_p2[32]_i_2 
       (.I0(FW_read_reg_1958[0]),
        .I1(s_ready_t_reg_4),
        .I2(s_ready_t_reg_3),
        .I3(p_reg[6]),
        .O(gmem_ARLEN));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[3]_i_1 
       (.I0(\data_p2[3]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [3]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [3]),
        .O(\data_p2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[3]_i_2 
       (.I0(\data_p2_reg[29]_2 [3]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [3]),
        .I3(\data_p2_reg[29]_4 [3]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[4]_i_1 
       (.I0(\data_p2[4]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [4]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [4]),
        .O(\data_p2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[4]_i_2 
       (.I0(\data_p2_reg[29]_2 [4]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [4]),
        .I3(\data_p2_reg[29]_4 [4]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[5]_i_1 
       (.I0(\data_p2[5]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [5]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [5]),
        .O(\data_p2[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[5]_i_2 
       (.I0(\data_p2_reg[29]_2 [5]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [5]),
        .I3(\data_p2_reg[29]_4 [5]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \data_p2[63]_i_1 
       (.I0(s_ready_t_reg_4),
        .I1(s_ready_t_reg_3),
        .I2(p_reg[6]),
        .I3(gmem_ARREADY),
        .O(\data_p2[63]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[6]_i_1 
       (.I0(\data_p2[6]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [6]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [6]),
        .O(\data_p2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[6]_i_2 
       (.I0(\data_p2_reg[29]_2 [6]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [6]),
        .I3(\data_p2_reg[29]_4 [6]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[7]_i_1 
       (.I0(\data_p2[7]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [7]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [7]),
        .O(\data_p2[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[7]_i_2 
       (.I0(\data_p2_reg[29]_2 [7]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [7]),
        .I3(\data_p2_reg[29]_4 [7]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[8]_i_1 
       (.I0(\data_p2[8]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [8]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [8]),
        .O(\data_p2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[8]_i_2 
       (.I0(\data_p2_reg[29]_2 [8]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [8]),
        .I3(\data_p2_reg[29]_4 [8]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFD100D1)) 
    \data_p2[9]_i_1 
       (.I0(\data_p2[9]_i_2_n_0 ),
        .I1(s_ready_t_reg_3),
        .I2(\data_p2_reg[29]_0 [9]),
        .I3(s_ready_t_reg_4),
        .I4(\data_p2_reg[29]_1 [9]),
        .O(\data_p2[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F0F47470F0F)) 
    \data_p2[9]_i_2 
       (.I0(\data_p2_reg[29]_2 [9]),
        .I1(p_reg[3]),
        .I2(\data_p2_reg[29]_3 [9]),
        .I3(\data_p2_reg[29]_4 [9]),
        .I4(gmem_ARREADY),
        .I5(p_reg[6]),
        .O(\data_p2[9]_i_2_n_0 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[0]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[10]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[11]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[12]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[13]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[14]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[15]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[16]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[17]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[18]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[19]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[1]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[20]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[21]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[22]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[23]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[24]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[25]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[26]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[27]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[28]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[29]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[2]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(gmem_ARLEN),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[1]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[2]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[3]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[4]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[5]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[6]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[7]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[3]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[8]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[9]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[10]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[11]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[12]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[13]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[14]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[15]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[16]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[17]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[4]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[18]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[19]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[20]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[21]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[22]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[23]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[24]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[25]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[26]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[27]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[5]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[28]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[29]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[30]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(FW_read_reg_1958[31]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(\data_p2[63]_i_1_n_0 ));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[6]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[7]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[8]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2[9]_i_1_n_0 ),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \dx_load_reg_2487[31]_i_1 
       (.I0(icmp_ln76_reg_2253_pp2_iter3_reg),
        .I1(\ap_CS_fsm_reg[36] ),
        .I2(\ap_CS_fsm_reg[37] ),
        .I3(addr_cmp_reg_2446_pp2_iter3_reg),
        .O(\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \dy_load_reg_2451[31]_i_1 
       (.I0(\ap_CS_fsm_reg[36] ),
        .I1(p_reg_0),
        .O(addr_cmp204_reg_24620));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \gmem_addr_5_read_reg_2497[31]_i_1 
       (.I0(gmem_ARREADY),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[37] ),
        .I4(p_reg[10]),
        .I5(\reuse_reg200_fu_206_reg[0] ),
        .O(s_ready_t_reg_5));
  LUT6 #(
    .INIT(64'hFB00FBFB00000000)) 
    \indvar_flatten133_reg_495[127]_i_2 
       (.I0(gmem_ARREADY),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\w_1_reg_566_reg[0] ),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[37] ),
        .I5(\h_1_reg_507_reg[0] ),
        .O(s_ready_t_reg_4));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_1
       (.I0(\ap_CS_fsm_reg[36] ),
        .I1(p_reg__0),
        .O(grp_fu_1481_ce));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(select_ln77_6_reg_2314),
        .O(\select_ln77_6_reg_2314_reg[0] ));
  LUT4 #(
    .INIT(16'h4000)) 
    p_reg_reg_i_2
       (.I0(select_ln76_8_reg_2292),
        .I1(icmp_ln77_reg_2262),
        .I2(select_ln77_6_reg_2314),
        .I3(s_ready_t_reg_0),
        .O(select_ln77_1_reg_2400));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \r_V_1_reg_2482[54]_i_1 
       (.I0(\ap_CS_fsm_reg[36] ),
        .I1(icmp_ln76_reg_2253_pp2_iter3_reg),
        .O(\icmp_ln76_reg_2253_pp2_iter3_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBABABABABAAABABA)) 
    ram_reg_i_40
       (.I0(s_ready_t_reg_1),
        .I1(icmp_ln71_reg_2162_pp1_iter1_reg),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(Q),
        .O(\icmp_ln71_reg_2162_pp1_iter1_reg_reg[0] ));
  LUT3 #(
    .INIT(8'h40)) 
    \reuse_addr_reg201_fu_202[31]_i_1 
       (.I0(p_reg_0),
        .I1(\ap_CS_fsm_reg[36] ),
        .I2(ap_enable_reg_pp2_iter3),
        .O(\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000B0000000)) 
    \reuse_reg200_fu_206[31]_i_1 
       (.I0(gmem_ARREADY),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[37] ),
        .I4(p_reg[10]),
        .I5(\reuse_reg200_fu_206_reg[0] ),
        .O(s_ready_t_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(gmem_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(gmem_ARREADY),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(gmem_ARREADY),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln76_8_reg_2292[0]_i_1 
       (.I0(\ap_CS_fsm_reg[36] ),
        .I1(\select_ln77_reg_2308_reg[0] ),
        .O(CEA2));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \select_ln76_reg_2385[0]_i_1 
       (.I0(gmem_ARREADY),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[37] ),
        .I4(p_reg[9]),
        .I5(\w_1_reg_566_reg[0] ),
        .O(s_ready_t_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln76_reg_2385[9]_i_1 
       (.I0(icmp_ln77_reg_2262),
        .I1(s_ready_t_reg_0),
        .O(\icmp_ln77_reg_2262_reg[0] ));
  LUT6 #(
    .INIT(64'hAA8A0000AA8AAA8A)) 
    \select_ln77_2_reg_2405_pp2_iter2_reg[9]_i_1 
       (.I0(p_reg[9]),
        .I1(gmem_ARREADY),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(\w_1_reg_566_reg[0] ),
        .I4(Q),
        .I5(\ap_CS_fsm_reg[37] ),
        .O(\ap_CS_fsm_reg[36] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \select_ln77_reg_2308[29]_i_1 
       (.I0(\select_ln77_reg_2308_reg[0] ),
        .I1(\ap_CS_fsm_reg[36] ),
        .I2(\select_ln77_reg_2308_reg[0]_0 ),
        .I3(\select_ln77_reg_2308_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[36]_0 ));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(gmem_ARVALID),
        .I4(gmem_ARREADY),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(gmem_ARVALID),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    tmp_product_i_1
       (.I0(ap_enable_reg_pp2_iter3),
        .I1(\ap_CS_fsm_reg[36] ),
        .I2(p_reg_0),
        .I3(icmp_ln59_reg_2650),
        .I4(p_reg[11]),
        .I5(ap_enable_reg_pp4_iter1),
        .O(reg_7040));
  LUT6 #(
    .INIT(64'h00000000FB00FBFB)) 
    \w_1_reg_566[9]_i_2 
       (.I0(gmem_ARREADY),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\w_1_reg_566_reg[0] ),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[37] ),
        .I5(\w_1_reg_566_reg[0]_0 ),
        .O(s_ready_t_reg_2));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_reg_slice" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \state_reg[0]_0 ,
    Q,
    \ap_CS_fsm_reg[10] ,
    \state_reg[0]_1 ,
    \ap_CS_fsm_reg[22] ,
    ap_enable_reg_pp2_iter3_reg,
    \ap_CS_fsm_reg[37] ,
    \state_reg[0]_2 ,
    WEA,
    E,
    l_reg_4620,
    \state_reg[0]_3 ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[11] ,
    \state_reg[0]_4 ,
    l_1_reg_4840,
    \state_reg[0]_5 ,
    \ap_CS_fsm_reg[22]_0 ,
    \ap_CS_fsm_reg[23] ,
    dwbuf_V_ce0,
    \ap_CS_fsm_reg[35] ,
    \ap_CS_fsm_reg[35]_0 ,
    ap_NS_fsm,
    grp_fu_1037_ce,
    \icmp_ln76_reg_2253_reg[0] ,
    dx_WEN_A,
    dx_EN_A,
    ap_enable_reg_pp2_iter3_reg_0,
    \ap_CS_fsm_reg[36] ,
    reg_7080,
    ap_enable_reg_pp2_iter2_reg,
    x_EN_A,
    ap_enable_reg_pp2_iter0_reg,
    CEM,
    \icmp_ln76_reg_2253_reg[0]_0 ,
    \icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ,
    \icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ,
    \select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ,
    ap_enable_reg_pp2_iter1_reg,
    ap_enable_reg_pp4_iter0_reg,
    ap_enable_reg_pp2_iter2_reg_0,
    ap_enable_reg_pp2_iter1_reg_0,
    ap_enable_reg_pp2_iter0_reg_0,
    dy_EN_A,
    ap_enable_reg_pp2_iter0_reg_1,
    ap_enable_reg_pp2_iter0_reg_2,
    I_RDATA,
    SR,
    ap_clk,
    CO,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_CS_fsm_state11,
    ap_enable_reg_pp0_iter2_reg,
    ap_enable_reg_pp1_iter1_reg,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter0,
    ap_CS_fsm_state25,
    ap_enable_reg_pp1_iter2_reg,
    ap_enable_reg_pp2_iter4_reg,
    ap_enable_reg_pp2_iter3,
    ap_enable_reg_pp2_iter4_reg_0,
    ram_reg,
    \dx_WEN_A[3] ,
    icmp_ln43_reg_2093_pp0_iter1_reg,
    \FSM_sequential_state_reg[0]_0 ,
    ram_reg_0,
    ram_reg_1,
    \h_1_reg_507_reg[0] ,
    \w_1_reg_566_reg[0] ,
    ap_enable_reg_pp2_iter0_reg_3,
    ap_enable_reg_pp2_iter0,
    \dx_WEN_A[3]_0 ,
    \add_ln1118_reg_2426_reg[0] ,
    ap_enable_reg_pp2_iter1,
    gmem_ARREADY,
    icmp_ln76_reg_2253_pp2_iter3_reg,
    icmp_ln91_reg_2547,
    ram_reg_2,
    icmp_ln91_reg_25470,
    ap_enable_reg_pp2_iter2,
    \reuse_addr_reg_fu_210_reg[31] ,
    ap_enable_reg_pp4_iter0,
    icmp_ln77_reg_2262,
    select_ln76_8_reg_2292,
    select_ln77_6_reg_2314,
    select_ln77_6_reg_2314_pp2_iter4_reg,
    select_ln77_6_reg_2314_pp2_iter1_reg,
    or_ln77_reg_2302,
    s_ready_t_reg_0,
    \data_p2_reg[31]_0 );
  output rdata_ack_t;
  output \state_reg[0]_0 ;
  output [0:0]Q;
  output \ap_CS_fsm_reg[10] ;
  output \state_reg[0]_1 ;
  output \ap_CS_fsm_reg[22] ;
  output ap_enable_reg_pp2_iter3_reg;
  output \ap_CS_fsm_reg[37] ;
  output \state_reg[0]_2 ;
  output [0:0]WEA;
  output [0:0]E;
  output l_reg_4620;
  output [0:0]\state_reg[0]_3 ;
  output \ap_CS_fsm_reg[10]_0 ;
  output [0:0]\ap_CS_fsm_reg[11] ;
  output [0:0]\state_reg[0]_4 ;
  output l_1_reg_4840;
  output [0:0]\state_reg[0]_5 ;
  output \ap_CS_fsm_reg[22]_0 ;
  output [0:0]\ap_CS_fsm_reg[23] ;
  output dwbuf_V_ce0;
  output [0:0]\ap_CS_fsm_reg[35] ;
  output [0:0]\ap_CS_fsm_reg[35]_0 ;
  output [1:0]ap_NS_fsm;
  output grp_fu_1037_ce;
  output \icmp_ln76_reg_2253_reg[0] ;
  output [0:0]dx_WEN_A;
  output dx_EN_A;
  output ap_enable_reg_pp2_iter3_reg_0;
  output [0:0]\ap_CS_fsm_reg[36] ;
  output reg_7080;
  output [0:0]ap_enable_reg_pp2_iter2_reg;
  output x_EN_A;
  output [0:0]ap_enable_reg_pp2_iter0_reg;
  output CEM;
  output [0:0]\icmp_ln76_reg_2253_reg[0]_0 ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ;
  output [0:0]\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ;
  output [0:0]\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp2_iter1_reg;
  output ap_enable_reg_pp4_iter0_reg;
  output ap_enable_reg_pp2_iter2_reg_0;
  output ap_enable_reg_pp2_iter1_reg_0;
  output ap_enable_reg_pp2_iter0_reg_0;
  output dy_EN_A;
  output [0:0]ap_enable_reg_pp2_iter0_reg_1;
  output [0:0]ap_enable_reg_pp2_iter0_reg_2;
  output [31:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_CS_fsm_state11;
  input ap_enable_reg_pp0_iter2_reg;
  input [0:0]ap_enable_reg_pp1_iter1_reg;
  input ap_enable_reg_pp1_iter1_reg_0;
  input ap_enable_reg_pp1_iter1_reg_1;
  input ap_enable_reg_pp1_iter0;
  input ap_CS_fsm_state25;
  input ap_enable_reg_pp1_iter2_reg;
  input ap_enable_reg_pp2_iter4_reg;
  input ap_enable_reg_pp2_iter3;
  input ap_enable_reg_pp2_iter4_reg_0;
  input [9:0]ram_reg;
  input \dx_WEN_A[3] ;
  input icmp_ln43_reg_2093_pp0_iter1_reg;
  input [0:0]\FSM_sequential_state_reg[0]_0 ;
  input ram_reg_0;
  input ram_reg_1;
  input \h_1_reg_507_reg[0] ;
  input [0:0]\w_1_reg_566_reg[0] ;
  input ap_enable_reg_pp2_iter0_reg_3;
  input ap_enable_reg_pp2_iter0;
  input \dx_WEN_A[3]_0 ;
  input \add_ln1118_reg_2426_reg[0] ;
  input ap_enable_reg_pp2_iter1;
  input gmem_ARREADY;
  input icmp_ln76_reg_2253_pp2_iter3_reg;
  input icmp_ln91_reg_2547;
  input ram_reg_2;
  input icmp_ln91_reg_25470;
  input ap_enable_reg_pp2_iter2;
  input \reuse_addr_reg_fu_210_reg[31] ;
  input ap_enable_reg_pp4_iter0;
  input icmp_ln77_reg_2262;
  input select_ln76_8_reg_2292;
  input select_ln77_6_reg_2314;
  input select_ln77_6_reg_2314_pp2_iter4_reg;
  input select_ln77_6_reg_2314_pp2_iter1_reg;
  input or_ln77_reg_2302;
  input s_ready_t_reg_0;
  input [31:0]\data_p2_reg[31]_0 ;

  wire CEM;
  wire [0:0]CO;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire [31:0]I_RDATA;
  wire I_RREADY1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \add_ln1118_reg_2426_reg[0] ;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[10]_0 ;
  wire [0:0]\ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire [0:0]\ap_CS_fsm_reg[23] ;
  wire [0:0]\ap_CS_fsm_reg[35] ;
  wire [0:0]\ap_CS_fsm_reg[35]_0 ;
  wire [0:0]\ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[37] ;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state25;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp1_iter0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp2_iter0;
  wire [0:0]ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp2_iter0_reg_1;
  wire [0:0]ap_enable_reg_pp2_iter0_reg_2;
  wire ap_enable_reg_pp2_iter0_reg_3;
  wire ap_enable_reg_pp2_iter1;
  wire [0:0]ap_enable_reg_pp2_iter1_reg;
  wire ap_enable_reg_pp2_iter1_reg_0;
  wire ap_enable_reg_pp2_iter2;
  wire [0:0]ap_enable_reg_pp2_iter2_reg;
  wire ap_enable_reg_pp2_iter2_reg_0;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp2_iter3_reg;
  wire ap_enable_reg_pp2_iter3_reg_0;
  wire ap_enable_reg_pp2_iter4_reg;
  wire ap_enable_reg_pp2_iter4_reg_0;
  wire ap_enable_reg_pp2_iter5_i_2_n_0;
  wire ap_enable_reg_pp4_iter0;
  wire ap_enable_reg_pp4_iter0_reg;
  wire ap_rst_n;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire dwbuf_V_ce0;
  wire dx_EN_A;
  wire dx_EN_A_INST_0_i_1_n_0;
  wire [0:0]dx_WEN_A;
  wire \dx_WEN_A[3] ;
  wire \dx_WEN_A[3]_0 ;
  wire dy_EN_A;
  wire gmem_ARREADY;
  wire gmem_RREADY;
  wire grp_fu_1037_ce;
  wire \h_1_reg_507_reg[0] ;
  wire icmp_ln43_reg_2093_pp0_iter1_reg;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ;
  wire icmp_ln76_reg_2253_pp2_iter3_reg;
  wire [0:0]\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ;
  wire \icmp_ln76_reg_2253_reg[0] ;
  wire [0:0]\icmp_ln76_reg_2253_reg[0]_0 ;
  wire icmp_ln77_reg_2262;
  wire icmp_ln91_reg_2547;
  wire icmp_ln91_reg_25470;
  wire l_1_reg_4840;
  wire l_reg_4620;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire or_ln77_reg_2302;
  wire [9:0]ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_i_41_n_0;
  wire ram_reg_i_42_n_0;
  wire rdata_ack_t;
  wire reg_7080;
  wire \reuse_addr_reg_fu_210_reg[31] ;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire select_ln76_8_reg_2292;
  wire select_ln77_6_reg_2314;
  wire select_ln77_6_reg_2314_pp2_iter1_reg;
  wire [0:0]\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ;
  wire select_ln77_6_reg_2314_pp2_iter4_reg;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire [0:0]\state_reg[0]_3 ;
  wire [0:0]\state_reg[0]_4 ;
  wire [0:0]\state_reg[0]_5 ;
  wire [0:0]\w_1_reg_566_reg[0] ;
  wire x_EN_A;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(gmem_RREADY),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(\state_reg[0]_4 ),
        .I2(\FSM_sequential_state_reg[0]_0 ),
        .I3(\FSM_sequential_state[1]_i_3_n_0 ),
        .I4(ap_enable_reg_pp2_iter4_reg_0),
        .I5(ap_enable_reg_pp2_iter4_reg),
        .O(gmem_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hBAAA0000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(ram_reg[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ram_reg[0]),
        .I4(Q),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \add_ln1118_reg_2426[9]_i_1 
       (.I0(dx_EN_A_INST_0_i_1_n_0),
        .I1(ram_reg[7]),
        .I2(\add_ln1118_reg_2426_reg[0] ),
        .O(\ap_CS_fsm_reg[36] ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \add_ln44_1_reg_2097[4]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(ram_reg[0]),
        .I4(CO),
        .O(\state_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \add_ln72_1_reg_2166[4]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .I3(ram_reg[1]),
        .I4(ap_enable_reg_pp1_iter1_reg),
        .O(\state_reg[0]_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(ram_reg[5]),
        .I1(Q),
        .I2(ram_reg[6]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h8B8B8B88)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(Q),
        .I1(ram_reg[6]),
        .I2(ap_enable_reg_pp2_iter4_reg),
        .I3(ram_reg[7]),
        .I4(\ap_CS_fsm_reg[37] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[37]_i_2 
       (.I0(dx_EN_A_INST_0_i_1_n_0),
        .I1(ap_enable_reg_pp2_iter3),
        .I2(ram_reg[7]),
        .O(ap_enable_reg_pp2_iter3_reg_0));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\ap_CS_fsm_reg[11] ),
        .I1(CO),
        .I2(ap_CS_fsm_state11),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h5575003000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(CO),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFF00F40000000000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_CS_fsm_state11),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[10] ));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(\ap_CS_fsm_reg[23] ),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ap_CS_fsm_state25),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(\ap_CS_fsm_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h5575003000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(Q),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFF00F40000000000)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_CS_fsm_state25),
        .I1(ap_enable_reg_pp1_iter2_reg),
        .I2(Q),
        .I3(ap_enable_reg_pp1_iter1_reg_0),
        .I4(ap_enable_reg_pp1_iter1_reg_1),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[22] ));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(ap_enable_reg_pp2_iter0_reg_3),
        .I2(ram_reg[6]),
        .I3(Q),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ap_rst_n),
        .O(\icmp_ln76_reg_2253_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(\ap_CS_fsm_reg[37] ),
        .I2(ap_enable_reg_pp2_iter1),
        .O(ap_enable_reg_pp2_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp2_iter2_i_1
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(\ap_CS_fsm_reg[37] ),
        .I2(ap_enable_reg_pp2_iter2),
        .O(ap_enable_reg_pp2_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp2_iter3_i_1
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(\ap_CS_fsm_reg[37] ),
        .I2(ap_enable_reg_pp2_iter3),
        .O(ap_enable_reg_pp2_iter2_reg_0));
  LUT6 #(
    .INIT(64'hF051F00000000000)) 
    ap_enable_reg_pp2_iter4_i_1
       (.I0(I_RREADY1),
        .I1(ap_enable_reg_pp2_iter4_reg),
        .I2(ap_enable_reg_pp2_iter3),
        .I3(\ap_CS_fsm_reg[37] ),
        .I4(ap_enable_reg_pp2_iter4_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp2_iter3_reg));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp2_iter4_i_2
       (.I0(Q),
        .I1(ram_reg[6]),
        .O(I_RREADY1));
  LUT6 #(
    .INIT(64'h00000000FFFF7F77)) 
    ap_enable_reg_pp2_iter5_i_1
       (.I0(Q),
        .I1(ram_reg[6]),
        .I2(ap_enable_reg_pp2_iter4_reg_0),
        .I3(ap_enable_reg_pp2_iter4_reg),
        .I4(\ap_CS_fsm_reg[37] ),
        .I5(ap_enable_reg_pp2_iter5_i_2_n_0),
        .O(\state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h5757FFF7F7F7FFF7)) 
    ap_enable_reg_pp2_iter5_i_2
       (.I0(ap_rst_n),
        .I1(\dx_WEN_A[3] ),
        .I2(\ap_CS_fsm_reg[37] ),
        .I3(ap_enable_reg_pp2_iter4_reg),
        .I4(ap_enable_reg_pp2_iter4_reg_0),
        .I5(ap_enable_reg_pp2_iter3),
        .O(ap_enable_reg_pp2_iter5_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    buff0_reg_i_1
       (.I0(ram_reg[6]),
        .I1(Q),
        .I2(ram_reg[3]),
        .I3(ram_reg[2]),
        .I4(ram_reg[5]),
        .I5(ram_reg[4]),
        .O(grp_fu_1037_ce));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg[31]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(gmem_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg[31]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg[31]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(I_RDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(I_RDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(I_RDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(I_RDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(I_RDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(I_RDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(I_RDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(I_RDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(I_RDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(I_RDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(I_RDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(I_RDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(I_RDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(I_RDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(I_RDATA[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(I_RDATA[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hFF808080)) 
    dx_EN_A_INST_0
       (.I0(ram_reg[7]),
        .I1(\dx_WEN_A[3] ),
        .I2(dx_EN_A_INST_0_i_1_n_0),
        .I3(ap_enable_reg_pp2_iter3),
        .I4(\ap_CS_fsm_reg[37] ),
        .O(dx_EN_A));
  LUT5 #(
    .INIT(32'hDDDDD0DD)) 
    dx_EN_A_INST_0_i_1
       (.I0(ap_enable_reg_pp2_iter4_reg_0),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter0_reg_3),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(gmem_ARREADY),
        .O(dx_EN_A_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \dx_WEN_A[0]_INST_0 
       (.I0(ram_reg[7]),
        .I1(\dx_WEN_A[3] ),
        .I2(dx_EN_A_INST_0_i_1_n_0),
        .I3(\dx_WEN_A[3]_0 ),
        .O(dx_WEN_A));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dx_addr_reg_2441[9]_i_1 
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(\reuse_addr_reg_fu_210_reg[31] ),
        .O(\icmp_ln76_reg_2253_pp2_iter2_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dy_EN_A_INST_0
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(ap_enable_reg_pp2_iter2),
        .O(dy_EN_A));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \gmem_addr_1_read_reg_2171[31]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(ram_reg[1]),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .O(\state_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \gmem_addr_read_reg_2102[31]_i_1 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ram_reg[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \icmp_ln43_reg_2093[0]_i_1 
       (.I0(ram_reg[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(Q),
        .O(\ap_CS_fsm_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \icmp_ln71_reg_2162[0]_i_1 
       (.I0(ram_reg[1]),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(ap_enable_reg_pp1_iter1_reg_0),
        .I3(Q),
        .O(\ap_CS_fsm_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten133_reg_495[127]_i_1 
       (.I0(ram_reg[6]),
        .I1(Q),
        .I2(\h_1_reg_507_reg[0] ),
        .O(\ap_CS_fsm_reg[35] ));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \l_1_reg_484[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg),
        .I2(ram_reg[1]),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .I4(ap_enable_reg_pp1_iter1_reg_0),
        .I5(Q),
        .O(l_1_reg_4840));
  LUT6 #(
    .INIT(64'h2020202020002020)) 
    \l_reg_462[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(ram_reg[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(Q),
        .O(l_reg_4620));
  LUT5 #(
    .INIT(32'h00000040)) 
    p_mid1105_reg_2334_reg_i_1
       (.I0(ap_enable_reg_pp2_iter0_reg_3),
        .I1(\ap_CS_fsm_reg[37] ),
        .I2(icmp_ln77_reg_2262),
        .I3(select_ln76_8_reg_2292),
        .I4(select_ln77_6_reg_2314),
        .O(CEM));
  LUT6 #(
    .INIT(64'hFFFFFFBAFFBAFFBA)) 
    ram_reg_i_1
       (.I0(ram_reg_i_41_n_0),
        .I1(ram_reg_i_42_n_0),
        .I2(ap_enable_reg_pp1_iter2_reg),
        .I3(ram_reg_0),
        .I4(dx_EN_A_INST_0_i_1_n_0),
        .I5(ram_reg_1),
        .O(dwbuf_V_ce0));
  LUT6 #(
    .INIT(64'hF8F8F8F8F888F8F8)) 
    ram_reg_i_1__0
       (.I0(ap_enable_reg_pp4_iter0),
        .I1(ram_reg[9]),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_enable_reg_pp4_iter0_reg));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    ram_reg_i_2
       (.I0(icmp_ln76_reg_2253_pp2_iter3_reg),
        .I1(\ap_CS_fsm_reg[37] ),
        .I2(ap_enable_reg_pp2_iter3),
        .I3(icmp_ln91_reg_2547),
        .I4(ram_reg_2),
        .I5(icmp_ln91_reg_25470),
        .O(reg_7080));
  LUT6 #(
    .INIT(64'hA080A0800000A080)) 
    ram_reg_i_41
       (.I0(ram_reg[8]),
        .I1(\dx_WEN_A[3]_0 ),
        .I2(ap_enable_reg_pp2_iter4_reg_0),
        .I3(Q),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(gmem_ARREADY),
        .O(ram_reg_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_42
       (.I0(Q),
        .I1(ap_enable_reg_pp1_iter1_reg_0),
        .I2(ap_enable_reg_pp1_iter1_reg_1),
        .O(ram_reg_i_42_n_0));
  LUT5 #(
    .INIT(32'h44444044)) 
    ram_reg_i_7
       (.I0(icmp_ln43_reg_2093_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \reuse_addr_reg_fu_210[31]_i_1 
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(\ap_CS_fsm_reg[37] ),
        .I2(\reuse_addr_reg_fu_210_reg[31] ),
        .O(ap_enable_reg_pp2_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(gmem_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln77_4_reg_2492[31]_i_1 
       (.I0(\dx_WEN_A[3]_0 ),
        .I1(\ap_CS_fsm_reg[37] ),
        .I2(select_ln77_6_reg_2314_pp2_iter4_reg),
        .O(\icmp_ln76_reg_2253_pp2_iter4_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \select_ln77_5_reg_2416[9]_i_1 
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(select_ln77_6_reg_2314_pp2_iter1_reg),
        .I2(\add_ln1118_reg_2426_reg[0] ),
        .O(\select_ln77_6_reg_2314_pp2_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \select_ln77_7_reg_2421[9]_i_1 
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\add_ln1118_reg_2426_reg[0] ),
        .O(ap_enable_reg_pp2_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \select_ln77_8_reg_2375[95]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_enable_reg_pp2_iter0_reg_3),
        .I2(\ap_CS_fsm_reg[37] ),
        .I3(icmp_ln77_reg_2262),
        .O(ap_enable_reg_pp2_iter0_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \select_ln77_8_reg_2375[95]_i_2 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_enable_reg_pp2_iter0_reg_3),
        .I2(\ap_CS_fsm_reg[37] ),
        .O(ap_enable_reg_pp2_iter0_reg));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \select_ln78_5_reg_2370[63]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_enable_reg_pp2_iter0_reg_3),
        .I2(\ap_CS_fsm_reg[37] ),
        .I3(or_ln77_reg_2302),
        .O(ap_enable_reg_pp2_iter0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln78_reg_2344[4]_i_1 
       (.I0(\ap_CS_fsm_reg[37] ),
        .I1(ap_enable_reg_pp2_iter0_reg_3),
        .O(\icmp_ln76_reg_2253_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__1 
       (.I0(gmem_RREADY),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(Q),
        .I3(gmem_RREADY),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \w_1_reg_566[9]_i_1 
       (.I0(ram_reg[6]),
        .I1(Q),
        .I2(\w_1_reg_566_reg[0] ),
        .O(\ap_CS_fsm_reg[35]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    x_EN_A_INST_0
       (.I0(ap_enable_reg_pp4_iter0),
        .I1(ram_reg[9]),
        .I2(ap_enable_reg_pp2_iter2),
        .I3(\ap_CS_fsm_reg[37] ),
        .O(x_EN_A));
  LUT6 #(
    .INIT(64'hAA8AAA8A0000AA8A)) 
    x_EN_A_INST_0_i_1
       (.I0(ram_reg[8]),
        .I1(\dx_WEN_A[3]_0 ),
        .I2(ap_enable_reg_pp2_iter4_reg_0),
        .I3(Q),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(gmem_ARREADY),
        .O(\ap_CS_fsm_reg[37] ));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_throttle" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_throttle
   (m_axi_gmem_AWREADY_0,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem_WVALID,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    AWVALID_Dummy,
    \throttl_cnt_reg[4]_0 ,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    WVALID_Dummy,
    SR,
    ap_clk);
  output m_axi_gmem_AWREADY_0;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output m_axi_gmem_WVALID;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input AWVALID_Dummy;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input WVALID_Dummy;
  input [0:0]SR;
  input ap_clk;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_6_n_0 ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire m_axi_gmem_WVALID_INST_0_i_1_n_0;
  wire \throttl_cnt[0]_i_1_n_0 ;
  wire \throttl_cnt[4]_i_10_n_0 ;
  wire \throttl_cnt[4]_i_4_n_0 ;
  wire \throttl_cnt[4]_i_5_n_0 ;
  wire \throttl_cnt[4]_i_6_n_0 ;
  wire \throttl_cnt[4]_i_7_n_0 ;
  wire \throttl_cnt[4]_i_8_n_0 ;
  wire \throttl_cnt[4]_i_9_n_0 ;
  wire \throttl_cnt[8]_i_1_n_0 ;
  wire \throttl_cnt[8]_i_3_n_0 ;
  wire \throttl_cnt[8]_i_4_n_0 ;
  wire \throttl_cnt[8]_i_5_n_0 ;
  wire \throttl_cnt[8]_i_6_n_0 ;
  wire \throttl_cnt[8]_i_7_n_0 ;
  wire [8:0]throttl_cnt_reg;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire \throttl_cnt_reg[4]_i_1_n_0 ;
  wire \throttl_cnt_reg[4]_i_1_n_1 ;
  wire \throttl_cnt_reg[4]_i_1_n_2 ;
  wire \throttl_cnt_reg[4]_i_1_n_3 ;
  wire \throttl_cnt_reg[4]_i_1_n_4 ;
  wire \throttl_cnt_reg[4]_i_1_n_5 ;
  wire \throttl_cnt_reg[4]_i_1_n_6 ;
  wire \throttl_cnt_reg[4]_i_1_n_7 ;
  wire \throttl_cnt_reg[8]_i_2_n_1 ;
  wire \throttl_cnt_reg[8]_i_2_n_2 ;
  wire \throttl_cnt_reg[8]_i_2_n_3 ;
  wire \throttl_cnt_reg[8]_i_2_n_4 ;
  wire \throttl_cnt_reg[8]_i_2_n_5 ;
  wire \throttl_cnt_reg[8]_i_2_n_6 ;
  wire \throttl_cnt_reg[8]_i_2_n_7 ;
  wire [3:3]\NLW_throttl_cnt_reg[8]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h222222222222222A)) 
    \bus_equal_gen.data_buf[31]_i_2 
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WREADY),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .O(\bus_equal_gen.WVALID_Dummy_reg_0 ));
  LUT6 #(
    .INIT(64'h0022000200020002)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(m_axi_gmem_AWREADY),
        .I1(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[0]),
        .I3(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(WVALID_Dummy),
        .O(m_axi_gmem_AWREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(throttl_cnt_reg[1]),
        .I1(throttl_cnt_reg[6]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFF0)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WREADY),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[0]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[1]),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[8]),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[5]),
        .I5(throttl_cnt_reg[4]),
        .O(m_axi_gmem_WVALID_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h087F)) 
    \throttl_cnt[0]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [0]),
        .I3(throttl_cnt_reg[0]),
        .O(\throttl_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F7)) 
    \throttl_cnt[4]_i_10 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .O(\throttl_cnt[4]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF870)) 
    \throttl_cnt[4]_i_2 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[0]),
        .I3(\throttl_cnt_reg[4]_0 [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[4]_i_3 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h070F)) 
    \throttl_cnt[4]_i_4 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(\throttl_cnt_reg[4]_0 [3]),
        .O(\throttl_cnt[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h070F)) 
    \throttl_cnt[4]_i_5 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[2]),
        .I3(\throttl_cnt_reg[4]_0 [2]),
        .O(\throttl_cnt[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h070F)) 
    \throttl_cnt[4]_i_6 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[1]),
        .I3(\throttl_cnt_reg[4]_0 [1]),
        .O(\throttl_cnt[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFF80007F)) 
    \throttl_cnt[4]_i_7 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [3]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[4]),
        .O(\throttl_cnt[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    \throttl_cnt[4]_i_8 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [2]),
        .I3(throttl_cnt_reg[2]),
        .I4(\throttl_cnt_reg[4]_0 [3]),
        .I5(throttl_cnt_reg[3]),
        .O(\throttl_cnt[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    \throttl_cnt[4]_i_9 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt_reg[4]_0 [1]),
        .I3(throttl_cnt_reg[1]),
        .I4(\throttl_cnt_reg[4]_0 [2]),
        .I5(throttl_cnt_reg[2]),
        .O(\throttl_cnt[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \throttl_cnt[8]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt[8]_i_3_n_0 ),
        .O(\throttl_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[8]_i_3 
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WREADY),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .O(\throttl_cnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \throttl_cnt[8]_i_4 
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .O(\throttl_cnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \throttl_cnt[8]_i_5 
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .O(\throttl_cnt[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \throttl_cnt[8]_i_6 
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[6]),
        .O(\throttl_cnt[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \throttl_cnt[8]_i_7 
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(\throttl_cnt[8]_i_7_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt[0]_i_1_n_0 ),
        .Q(throttl_cnt_reg[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt_reg[4]_i_1_n_7 ),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt_reg[4]_i_1_n_6 ),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt_reg[4]_i_1_n_5 ),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt_reg[4]_i_1_n_4 ),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \throttl_cnt_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\throttl_cnt_reg[4]_i_1_n_0 ,\throttl_cnt_reg[4]_i_1_n_1 ,\throttl_cnt_reg[4]_i_1_n_2 ,\throttl_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(A[0]),
        .DI({A[3],\throttl_cnt[4]_i_4_n_0 ,\throttl_cnt[4]_i_5_n_0 ,\throttl_cnt[4]_i_6_n_0 }),
        .O({\throttl_cnt_reg[4]_i_1_n_4 ,\throttl_cnt_reg[4]_i_1_n_5 ,\throttl_cnt_reg[4]_i_1_n_6 ,\throttl_cnt_reg[4]_i_1_n_7 }),
        .S({\throttl_cnt[4]_i_7_n_0 ,\throttl_cnt[4]_i_8_n_0 ,\throttl_cnt[4]_i_9_n_0 ,\throttl_cnt[4]_i_10_n_0 }));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt_reg[8]_i_2_n_7 ),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt_reg[8]_i_2_n_6 ),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt_reg[8]_i_2_n_5 ),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt_reg[8]_i_2_n_4 ),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \throttl_cnt_reg[8]_i_2 
       (.CI(\throttl_cnt_reg[4]_i_1_n_0 ),
        .CO({\NLW_throttl_cnt_reg[8]_i_2_CO_UNCONNECTED [3],\throttl_cnt_reg[8]_i_2_n_1 ,\throttl_cnt_reg[8]_i_2_n_2 ,\throttl_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,throttl_cnt_reg[6:4]}),
        .O({\throttl_cnt_reg[8]_i_2_n_4 ,\throttl_cnt_reg[8]_i_2_n_5 ,\throttl_cnt_reg[8]_i_2_n_6 ,\throttl_cnt_reg[8]_i_2_n_7 }),
        .S({\throttl_cnt[8]_i_4_n_0 ,\throttl_cnt[8]_i_5_n_0 ,\throttl_cnt[8]_i_6_n_0 ,\throttl_cnt[8]_i_7_n_0 }));
endmodule

(* ORIG_REF_NAME = "conv_combined_gmem_m_axi_write" *) 
module nn_conv_combined_0_0_conv_combined_gmem_m_axi_write
   (full_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    m_axi_gmem_WLAST,
    ap_enable_reg_pp3_iter1_reg,
    full_n_reg_0,
    gmem_AWVALID,
    ap_NS_fsm,
    \ap_CS_fsm_reg[43] ,
    l_2_reg_5880,
    ap_enable_reg_pp3_iter0_reg,
    icmp_ln91_reg_25470,
    ap_NS_fsm137_out,
    \icmp_ln91_reg_2547_reg[0] ,
    \ap_CS_fsm_reg[43]_0 ,
    m_axi_gmem_AWADDR,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    I_WDATA,
    SR,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_enable_reg_pp3_iter2_reg,
    ap_enable_reg_pp3_iter0,
    ap_rst_n,
    ap_enable_reg_pp3_iter2_reg_0,
    icmp_ln91_reg_2547_pp3_iter1_reg,
    Q,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[39]_0 ,
    \ap_CS_fsm_reg[39]_1 ,
    \ap_CS_fsm_reg[48] ,
    cmp22344_reg_2034,
    \ap_CS_fsm_reg[39]_2 ,
    icmp_ln91_reg_2547,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    m_axi_gmem_AWVALID_0,
    m_axi_gmem_BVALID,
    D);
  output full_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output m_axi_gmem_WLAST;
  output ap_enable_reg_pp3_iter1_reg;
  output full_n_reg_0;
  output gmem_AWVALID;
  output [4:0]ap_NS_fsm;
  output \ap_CS_fsm_reg[43] ;
  output l_2_reg_5880;
  output ap_enable_reg_pp3_iter0_reg;
  output icmp_ln91_reg_25470;
  output ap_NS_fsm137_out;
  output \icmp_ln91_reg_2547_reg[0] ;
  output \ap_CS_fsm_reg[43]_0 ;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output m_axi_gmem_AWVALID;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input [31:0]I_WDATA;
  input [0:0]SR;
  input [0:0]ap_enable_reg_pp3_iter1_reg_0;
  input ap_enable_reg_pp3_iter2_reg;
  input ap_enable_reg_pp3_iter0;
  input ap_rst_n;
  input ap_enable_reg_pp3_iter2_reg_0;
  input icmp_ln91_reg_2547_pp3_iter1_reg;
  input [6:0]Q;
  input [0:0]\ap_CS_fsm_reg[39] ;
  input \ap_CS_fsm_reg[39]_0 ;
  input [0:0]\ap_CS_fsm_reg[39]_1 ;
  input \ap_CS_fsm_reg[48] ;
  input cmp22344_reg_2034;
  input [0:0]\ap_CS_fsm_reg[39]_2 ;
  input icmp_ln91_reg_2547;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input m_axi_gmem_AWVALID_0;
  input m_axi_gmem_BVALID;
  input [61:0]D;

  wire AWVALID_Dummy;
  wire [61:0]D;
  wire [31:0]I_WDATA;
  wire [6:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [31:2]align_len0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_0 ;
  wire \align_len0_inferred__1/i__carry__1_n_1 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_0 ;
  wire \align_len0_inferred__1/i__carry__2_n_1 ;
  wire \align_len0_inferred__1/i__carry__2_n_2 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry__3_n_0 ;
  wire \align_len0_inferred__1/i__carry__3_n_1 ;
  wire \align_len0_inferred__1/i__carry__3_n_2 ;
  wire \align_len0_inferred__1/i__carry__3_n_3 ;
  wire \align_len0_inferred__1/i__carry__4_n_0 ;
  wire \align_len0_inferred__1/i__carry__4_n_1 ;
  wire \align_len0_inferred__1/i__carry__4_n_2 ;
  wire \align_len0_inferred__1/i__carry__4_n_3 ;
  wire \align_len0_inferred__1/i__carry__5_n_0 ;
  wire \align_len0_inferred__1/i__carry__5_n_1 ;
  wire \align_len0_inferred__1/i__carry__5_n_2 ;
  wire \align_len0_inferred__1/i__carry__5_n_3 ;
  wire \align_len0_inferred__1/i__carry__6_n_2 ;
  wire \align_len0_inferred__1/i__carry__6_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire [0:0]\ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[39]_0 ;
  wire [0:0]\ap_CS_fsm_reg[39]_1 ;
  wire [0:0]\ap_CS_fsm_reg[39]_2 ;
  wire \ap_CS_fsm_reg[43] ;
  wire \ap_CS_fsm_reg[43]_0 ;
  wire \ap_CS_fsm_reg[48] ;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm137_out;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter1_reg;
  wire [0:0]ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter2_reg_0;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_10;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_6;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_2 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_3 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.fifo_burst_n_7 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.fifo_burst_n_9 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire cmp22344_reg_2034;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1_n_0;
  wire end_addr_carry__0_i_2_n_0;
  wire end_addr_carry__0_i_3_n_0;
  wire end_addr_carry__0_i_4_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1_n_0;
  wire end_addr_carry__1_i_2_n_0;
  wire end_addr_carry__1_i_3_n_0;
  wire end_addr_carry__1_i_4_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1_n_0;
  wire end_addr_carry__2_i_2_n_0;
  wire end_addr_carry__2_i_3_n_0;
  wire end_addr_carry__2_i_4_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1_n_0;
  wire end_addr_carry__3_i_2_n_0;
  wire end_addr_carry__3_i_3_n_0;
  wire end_addr_carry__3_i_4_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1_n_0;
  wire end_addr_carry__4_i_2_n_0;
  wire end_addr_carry__4_i_3_n_0;
  wire end_addr_carry__4_i_4_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1_n_0;
  wire end_addr_carry__5_i_2_n_0;
  wire end_addr_carry__5_i_3_n_0;
  wire end_addr_carry__5_i_4_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1_n_0;
  wire end_addr_carry__6_i_2_n_0;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1_n_0;
  wire end_addr_carry_i_2_n_0;
  wire end_addr_carry_i_3_n_0;
  wire end_addr_carry_i_4_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_n_2;
  wire fifo_resp_n_6;
  wire fifo_resp_ready;
  wire [60:32]fifo_wreq_data;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWVALID;
  wire gmem_WREADY;
  wire icmp_ln91_reg_2547;
  wire icmp_ln91_reg_25470;
  wire icmp_ln91_reg_2547_pp3_iter1_reg;
  wire \icmp_ln91_reg_2547_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire l_2_reg_5880;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_AWVALID_0;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire [3:0]m_axi_gmem_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [7:0]p_0_in__0;
  wire p_30_in;
  wire push;
  wire push_0;
  wire rs2f_wreq_ack;
  wire [63:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0[4:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0[8:5]),
        .S({fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_0 ,\align_len0_inferred__1/i__carry__1_n_1 ,\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0[12:9]),
        .S({fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_0 ,\align_len0_inferred__1/i__carry__2_n_1 ,\align_len0_inferred__1/i__carry__2_n_2 ,\align_len0_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0[16:13]),
        .S({fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_0 ,\align_len0_inferred__1/i__carry__3_n_1 ,\align_len0_inferred__1/i__carry__3_n_2 ,\align_len0_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0[20:17]),
        .S({fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_0 ,\align_len0_inferred__1/i__carry__4_n_1 ,\align_len0_inferred__1/i__carry__4_n_2 ,\align_len0_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0[24:21]),
        .S({fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_0 ,\align_len0_inferred__1/i__carry__5_n_1 ,\align_len0_inferred__1/i__carry__5_n_2 ,\align_len0_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0[28:25]),
        .S({fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__6_n_2 ,\align_len0_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[60:59]}),
        .O({\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED [3],align_len0[31:29]}),
        .S({1'b0,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_2));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[11] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_buffer buff_wdata
       (.I_WDATA(I_WDATA),
        .Q(Q[4]),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[43] (\ap_CS_fsm_reg[43] ),
        .\ap_CS_fsm_reg[43]_0 (\ap_CS_fsm_reg[43]_0 ),
        .ap_NS_fsm(ap_NS_fsm[3]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(ap_enable_reg_pp3_iter0_reg),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_0),
        .ap_enable_reg_pp3_iter1_reg_1(ap_enable_reg_pp3_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_13),
        .\bus_equal_gen.len_cnt_reg[6] (buff_wdata_n_10),
        .\bus_equal_gen.len_cnt_reg[6]_0 (buff_wdata_n_12),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.len_cnt_reg [7:6]),
        .\bus_equal_gen.len_cnt_reg[7]_0 (\bus_equal_gen.fifo_burst_n_2 ),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49}),
        .full_n_reg_0(buff_wdata_n_6),
        .full_n_reg_1(ap_enable_reg_pp3_iter2_reg_0),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_WREADY(gmem_WREADY),
        .icmp_ln91_reg_2547(icmp_ln91_reg_2547),
        .icmp_ln91_reg_25470(icmp_ln91_reg_25470),
        .icmp_ln91_reg_2547_pp3_iter1_reg(icmp_ln91_reg_2547_pp3_iter1_reg),
        .\icmp_ln91_reg_2547_reg[0] (\icmp_ln91_reg_2547_reg[0] ),
        .l_2_reg_5880(l_2_reg_5880),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .p_30_in(p_30_in));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_12),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_13),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_18),
        .Q(m_axi_gmem_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[9]),
        .R(1'b0));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_equal_gen.fifo_burst_n_8 ,\bus_equal_gen.fifo_burst_n_9 ,\bus_equal_gen.fifo_burst_n_10 ,\bus_equal_gen.fifo_burst_n_11 ,\bus_equal_gen.fifo_burst_n_12 ,\bus_equal_gen.fifo_burst_n_13 ,\bus_equal_gen.fifo_burst_n_14 ,\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 ,\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 ,\bus_equal_gen.fifo_burst_n_27 }),
        .E(p_30_in),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_3 ),
        .ap_rst_n_1(\bus_equal_gen.fifo_burst_n_7 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.len_cnt_reg[4] (\bus_equal_gen.fifo_burst_n_2 ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 ({sect_len_buf,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf[3]_i_2_1 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_35 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .last_sect_buf(last_sect_buf),
        .next_wreq(next_wreq),
        .push(push_0),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_len_buf_reg[3] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\sect_len_buf_reg[3]_0 (AWVALID_Dummy),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_29 ),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_5 ),
        .wreq_handling_reg_0(\bus_equal_gen.fifo_burst_n_6 ),
        .wreq_handling_reg_1(\bus_equal_gen.fifo_burst_n_34 ),
        .wreq_handling_reg_2(wreq_handling_reg_n_0),
        .wreq_handling_reg_3(fifo_wreq_valid_buf_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(buff_wdata_n_10));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(buff_wdata_n_10));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(buff_wdata_n_10));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(buff_wdata_n_10));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(buff_wdata_n_10));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(buff_wdata_n_10));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(buff_wdata_n_10));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(buff_wdata_n_10));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_2),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_35 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_6),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_0,end_addr_carry_i_2_n_0,end_addr_carry_i_3_n_0,end_addr_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1_n_0,end_addr_carry__0_i_2_n_0,end_addr_carry__0_i_3_n_0,end_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1_n_0,end_addr_carry__1_i_2_n_0,end_addr_carry__1_i_3_n_0,end_addr_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1_n_0,end_addr_carry__2_i_2_n_0,end_addr_carry__2_i_3_n_0,end_addr_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(end_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(end_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(end_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(end_addr_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1_n_0,end_addr_carry__3_i_2_n_0,end_addr_carry__3_i_3_n_0,end_addr_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(end_addr_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(end_addr_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(end_addr_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(end_addr_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1_n_0,end_addr_carry__4_i_2_n_0,end_addr_carry__4_i_3_n_0,end_addr_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(end_addr_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(end_addr_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(end_addr_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(end_addr_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1_n_0,end_addr_carry__5_i_2_n_0,end_addr_carry__5_i_3_n_0,end_addr_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(end_addr_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(end_addr_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(end_addr_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(end_addr_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_0,end_addr_carry__6_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_4_n_0));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (AWVALID_Dummy),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_6),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_equal_gen.fifo_burst_n_29 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push_0),
        .push_0(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.Q({Q[6:5],Q[2:0]}),
        .SR(SR),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39] ),
        .\ap_CS_fsm_reg[39]_0 (\ap_CS_fsm_reg[39]_0 ),
        .\ap_CS_fsm_reg[39]_1 (\ap_CS_fsm_reg[39]_1 ),
        .\ap_CS_fsm_reg[39]_2 (\ap_CS_fsm_reg[39]_2 ),
        .\ap_CS_fsm_reg[48] (\ap_CS_fsm_reg[48] ),
        .ap_NS_fsm({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .ap_NS_fsm137_out(ap_NS_fsm137_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .cmp22344_reg_2034(cmp22344_reg_2034),
        .full_n_reg_0(full_n_reg),
        .push(push));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .E(fifo_wreq_n_96),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(fifo_wreq_n_3),
        .\end_addr_buf_reg[31] ({fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_buf(last_sect_buf),
        .last_sect_carry__0(p_0_in0_in[19:12]),
        .last_sect_carry__0_0(sect_cnt[19:12]),
        .\q_reg[0]_0 (\bus_equal_gen.fifo_burst_n_5 ),
        .\q_reg[34]_0 ({fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92}),
        .\q_reg[38]_0 ({fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89}),
        .\q_reg[42]_0 ({fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85}),
        .\q_reg[46]_0 ({fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81}),
        .\q_reg[50]_0 ({fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77}),
        .\q_reg[54]_0 ({fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73}),
        .\q_reg[58]_0 ({fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69}),
        .\q_reg[60]_0 ({fifo_wreq_data,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62}),
        .\q_reg[63]_0 ({rs2f_wreq_data[63:32],rs2f_wreq_data[29:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[0] (wreq_handling_reg_n_0),
        .\sect_cnt_reg[0]_0 (fifo_wreq_valid_buf_reg_n_0),
        .wreq_handling_reg(fifo_wreq_n_2));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(start_addr_buf[31]),
        .I1(sect_cnt[19]),
        .I2(start_addr_buf[30]),
        .I3(sect_cnt[18]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(sect_cnt[17]),
        .I1(start_addr_buf[29]),
        .I2(sect_cnt[15]),
        .I3(start_addr_buf[27]),
        .I4(start_addr_buf[28]),
        .I5(sect_cnt[16]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(start_addr_buf[26]),
        .I1(sect_cnt[14]),
        .I2(sect_cnt[13]),
        .I3(start_addr_buf[25]),
        .I4(sect_cnt[12]),
        .I5(start_addr_buf[24]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(start_addr_buf[23]),
        .I1(sect_cnt[11]),
        .I2(sect_cnt[9]),
        .I3(start_addr_buf[21]),
        .I4(sect_cnt[10]),
        .I5(start_addr_buf[22]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt[8]),
        .I1(start_addr_buf[20]),
        .I2(sect_cnt[6]),
        .I3(start_addr_buf[18]),
        .I4(start_addr_buf[19]),
        .I5(sect_cnt[7]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(start_addr_buf[17]),
        .I1(sect_cnt[5]),
        .I2(sect_cnt[4]),
        .I3(start_addr_buf[16]),
        .I4(sect_cnt[3]),
        .I5(start_addr_buf[15]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(start_addr_buf[14]),
        .I1(sect_cnt[2]),
        .I2(sect_cnt[1]),
        .I3(start_addr_buf[13]),
        .I4(sect_cnt[0]),
        .I5(start_addr_buf[12]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_3),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[11]),
        .I1(sect_cnt[11]),
        .I2(sect_cnt[9]),
        .I3(p_0_in0_in[9]),
        .I4(sect_cnt[10]),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt[7]),
        .I1(p_0_in0_in[7]),
        .I2(sect_cnt[6]),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(sect_cnt[8]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[5]),
        .I1(sect_cnt[5]),
        .I2(sect_cnt[3]),
        .I3(p_0_in0_in[3]),
        .I4(sect_cnt[4]),
        .I5(p_0_in0_in[4]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(sect_cnt[2]),
        .I2(sect_cnt[0]),
        .I3(p_0_in0_in[0]),
        .I4(sect_cnt[1]),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWVALID_0),
        .O(m_axi_gmem_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  nn_conv_combined_0_0_conv_combined_gmem_m_axi_reg_slice rs_wreq
       (.D(D),
        .Q(Q[4:2]),
        .SR(SR),
        .\ap_CS_fsm_reg[43] (buff_wdata_n_6),
        .ap_NS_fsm(ap_NS_fsm[2:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter2_reg(ap_enable_reg_pp3_iter2_reg_0),
        .ap_enable_reg_pp3_iter2_reg_0(ap_enable_reg_pp3_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .cmp22344_reg_2034(cmp22344_reg_2034),
        .\data_p1_reg[63]_0 ({rs2f_wreq_data[63:32],rs2f_wreq_data[29:0]}),
        .full_n_reg(full_n_reg_0),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_WREADY(gmem_WREADY),
        .icmp_ln91_reg_2547_pp3_iter1_reg(icmp_ln91_reg_2547_pp3_iter1_reg),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\state_reg[0]_0 (rs2f_wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_13 ),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_12 ),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_9 ),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_8 ),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_96),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(start_addr_buf[2]),
        .I1(\end_addr_buf_reg_n_0_[2] ),
        .I2(beat_len_buf[0]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[1]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[4] ),
        .I1(beat_len_buf[2]),
        .I2(start_addr_buf[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(beat_len_buf[3]),
        .I2(start_addr_buf[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(start_addr_buf[6]),
        .I1(\end_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[8] ),
        .I1(beat_len_buf[6]),
        .I2(start_addr_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(start_addr_buf[9]),
        .I1(\end_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[7]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(start_addr_buf[10]),
        .I1(\end_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\end_addr_buf_reg_n_0_[11] ),
        .I1(beat_len_buf[9]),
        .I2(start_addr_buf[11]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv_combined_mac_muladd_10s_10s_10ns_10_4_1" *) 
module nn_conv_combined_0_0_conv_combined_mac_muladd_10s_10s_10ns_10_4_1
   (D,
    \select_ln77_7_reg_2421_reg[0] ,
    p_reg_reg,
    grp_fu_1481_ce,
    Q,
    ap_clk,
    W,
    A,
    icmp_ln77_reg_2262,
    p_reg_reg_0,
    \select_ln76_reg_2385_reg[0] ,
    ap_enable_reg_pp2_iter2,
    p_reg_reg_1,
    P,
    select_ln76_8_reg_2292_pp2_iter1_reg);
  output [9:0]D;
  output [0:0]\select_ln77_7_reg_2421_reg[0] ;
  output [9:0]p_reg_reg;
  input grp_fu_1481_ce;
  input [1:0]Q;
  input ap_clk;
  input [9:0]W;
  input [9:0]A;
  input icmp_ln77_reg_2262;
  input [9:0]p_reg_reg_0;
  input \select_ln76_reg_2385_reg[0] ;
  input ap_enable_reg_pp2_iter2;
  input [9:0]p_reg_reg_1;
  input [9:0]P;
  input select_ln76_8_reg_2292_pp2_iter1_reg;

  wire [9:0]A;
  wire [9:0]D;
  wire [9:0]P;
  wire [1:0]Q;
  wire [9:0]W;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire grp_fu_1481_ce;
  wire icmp_ln77_reg_2262;
  wire [9:0]p_reg_reg;
  wire [9:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire select_ln76_8_reg_2292_pp2_iter1_reg;
  wire \select_ln76_reg_2385_reg[0] ;
  wire [0:0]\select_ln77_7_reg_2421_reg[0] ;

  nn_conv_combined_0_0_conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_9 conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U
       (.A(A),
        .D(D),
        .P(P),
        .Q(Q),
        .W(W),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter2(ap_enable_reg_pp2_iter2),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .icmp_ln77_reg_2262(icmp_ln77_reg_2262),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .select_ln76_8_reg_2292_pp2_iter1_reg(select_ln76_8_reg_2292_pp2_iter1_reg),
        .\select_ln76_reg_2385_reg[0] (\select_ln76_reg_2385_reg[0] ),
        .\select_ln77_7_reg_2421_reg[0] (\select_ln77_7_reg_2421_reg[0] ));
endmodule

(* ORIG_REF_NAME = "conv_combined_mac_muladd_10s_10s_10ns_10_4_1" *) 
module nn_conv_combined_0_0_conv_combined_mac_muladd_10s_10s_10ns_10_4_1_1
   (D,
    E,
    SR,
    A,
    \select_ln55_reg_2595_reg[12] ,
    CO,
    \FH_read_reg_1973_reg[30] ,
    y_Addr_A,
    Q,
    ap_clk,
    outW_fu_739_p2,
    select_ln55_reg_2595,
    \ap_CS_fsm_reg[59]_i_2 ,
    \ap_CS_fsm_reg[59]_i_2_0 ,
    \y_Addr_A[11] ,
    p_reg_reg,
    p_reg_reg_0,
    icmp_ln56_reg_2579);
  output [9:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]A;
  output [12:0]\select_ln55_reg_2595_reg[12] ;
  output [0:0]CO;
  output [0:0]\FH_read_reg_1973_reg[30] ;
  output [9:0]y_Addr_A;
  input [3:0]Q;
  input ap_clk;
  input [9:0]outW_fu_739_p2;
  input [12:0]select_ln55_reg_2595;
  input [31:0]\ap_CS_fsm_reg[59]_i_2 ;
  input [31:0]\ap_CS_fsm_reg[59]_i_2_0 ;
  input [9:0]\y_Addr_A[11] ;
  input [9:0]p_reg_reg;
  input [0:0]p_reg_reg_0;
  input icmp_ln56_reg_2579;

  wire [9:0]A;
  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]\FH_read_reg_1973_reg[30] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [31:0]\ap_CS_fsm_reg[59]_i_2 ;
  wire [31:0]\ap_CS_fsm_reg[59]_i_2_0 ;
  wire ap_clk;
  wire icmp_ln56_reg_2579;
  wire [9:0]outW_fu_739_p2;
  wire [9:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [12:0]select_ln55_reg_2595;
  wire [12:0]\select_ln55_reg_2595_reg[12] ;
  wire [9:0]y_Addr_A;
  wire [9:0]\y_Addr_A[11] ;

  nn_conv_combined_0_0_conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1 conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_U
       (.A(A),
        .CO(CO),
        .D(D),
        .E(E),
        .\FH_read_reg_1973_reg[30] (\FH_read_reg_1973_reg[30] ),
        .Q(Q),
        .SR(SR),
        .\ap_CS_fsm_reg[59]_i_2_0 (\ap_CS_fsm_reg[59]_i_2 ),
        .\ap_CS_fsm_reg[59]_i_2_1 (\ap_CS_fsm_reg[59]_i_2_0 ),
        .ap_clk(ap_clk),
        .icmp_ln56_reg_2579(icmp_ln56_reg_2579),
        .outW_fu_739_p2(outW_fu_739_p2),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .select_ln55_reg_2595(select_ln55_reg_2595),
        .\select_ln55_reg_2595_reg[12] (\select_ln55_reg_2595_reg[12] ),
        .y_Addr_A(y_Addr_A),
        .\y_Addr_A[11] (\y_Addr_A[11] ));
endmodule

(* ORIG_REF_NAME = "conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1" *) 
module nn_conv_combined_0_0_conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1
   (D,
    E,
    SR,
    A,
    \select_ln55_reg_2595_reg[12] ,
    CO,
    \FH_read_reg_1973_reg[30] ,
    y_Addr_A,
    Q,
    ap_clk,
    outW_fu_739_p2,
    select_ln55_reg_2595,
    \ap_CS_fsm_reg[59]_i_2_0 ,
    \ap_CS_fsm_reg[59]_i_2_1 ,
    \y_Addr_A[11] ,
    p_reg_reg_0,
    p_reg_reg_1,
    icmp_ln56_reg_2579);
  output [9:0]D;
  output [0:0]E;
  output [0:0]SR;
  output [9:0]A;
  output [12:0]\select_ln55_reg_2595_reg[12] ;
  output [0:0]CO;
  output [0:0]\FH_read_reg_1973_reg[30] ;
  output [9:0]y_Addr_A;
  input [3:0]Q;
  input ap_clk;
  input [9:0]outW_fu_739_p2;
  input [12:0]select_ln55_reg_2595;
  input [31:0]\ap_CS_fsm_reg[59]_i_2_0 ;
  input [31:0]\ap_CS_fsm_reg[59]_i_2_1 ;
  input [9:0]\y_Addr_A[11] ;
  input [9:0]p_reg_reg_0;
  input [0:0]p_reg_reg_1;
  input icmp_ln56_reg_2579;

  wire [9:0]A;
  wire [0:0]CO;
  wire [9:0]D;
  wire [0:0]E;
  wire [0:0]\FH_read_reg_1973_reg[30] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[59]_i_10_n_0 ;
  wire \ap_CS_fsm[59]_i_11_n_0 ;
  wire \ap_CS_fsm[59]_i_12_n_0 ;
  wire \ap_CS_fsm[59]_i_13_n_0 ;
  wire \ap_CS_fsm[59]_i_14_n_0 ;
  wire \ap_CS_fsm[59]_i_15_n_0 ;
  wire \ap_CS_fsm[59]_i_4_n_0 ;
  wire \ap_CS_fsm[59]_i_5_n_0 ;
  wire \ap_CS_fsm[59]_i_6_n_0 ;
  wire \ap_CS_fsm[59]_i_8_n_0 ;
  wire \ap_CS_fsm[59]_i_9_n_0 ;
  wire [31:0]\ap_CS_fsm_reg[59]_i_2_0 ;
  wire [31:0]\ap_CS_fsm_reg[59]_i_2_1 ;
  wire \ap_CS_fsm_reg[59]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[59]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[59]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[59]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[59]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[59]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[59]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[59]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[59]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[59]_i_7_n_3 ;
  wire ap_clk;
  wire icmp_ln56_reg_2579;
  wire [9:0]outW_fu_739_p2;
  wire [9:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_i_4__2_n_0;
  wire \select_ln55_1_reg_2584[3]_i_2_n_0 ;
  wire \select_ln55_1_reg_2584_reg[3]_i_1_n_0 ;
  wire \select_ln55_1_reg_2584_reg[3]_i_1_n_1 ;
  wire \select_ln55_1_reg_2584_reg[3]_i_1_n_2 ;
  wire \select_ln55_1_reg_2584_reg[3]_i_1_n_3 ;
  wire \select_ln55_1_reg_2584_reg[7]_i_1_n_0 ;
  wire \select_ln55_1_reg_2584_reg[7]_i_1_n_1 ;
  wire \select_ln55_1_reg_2584_reg[7]_i_1_n_2 ;
  wire \select_ln55_1_reg_2584_reg[7]_i_1_n_3 ;
  wire \select_ln55_1_reg_2584_reg[9]_i_1_n_3 ;
  wire [12:0]select_ln55_reg_2595;
  wire [12:0]\select_ln55_reg_2595_reg[12] ;
  wire \w_reg_621_reg[12]_i_1_n_1 ;
  wire \w_reg_621_reg[12]_i_1_n_2 ;
  wire \w_reg_621_reg[12]_i_1_n_3 ;
  wire \w_reg_621_reg[4]_i_1_n_0 ;
  wire \w_reg_621_reg[4]_i_1_n_1 ;
  wire \w_reg_621_reg[4]_i_1_n_2 ;
  wire \w_reg_621_reg[4]_i_1_n_3 ;
  wire \w_reg_621_reg[8]_i_1_n_0 ;
  wire \w_reg_621_reg[8]_i_1_n_1 ;
  wire \w_reg_621_reg[8]_i_1_n_2 ;
  wire \w_reg_621_reg[8]_i_1_n_3 ;
  wire [9:0]y_Addr_A;
  wire [9:0]\y_Addr_A[11] ;
  wire [3:3]\NLW_ap_CS_fsm_reg[59]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[59]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[59]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[59]_i_7_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:1]\NLW_select_ln55_1_reg_2584_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_select_ln55_1_reg_2584_reg[9]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_10 
       (.I0(\ap_CS_fsm_reg[59]_i_2_1 [17]),
        .I1(\ap_CS_fsm_reg[59]_i_2_0 [17]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [16]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [16]),
        .I4(\ap_CS_fsm_reg[59]_i_2_0 [15]),
        .I5(\ap_CS_fsm_reg[59]_i_2_1 [15]),
        .O(\ap_CS_fsm[59]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_11 
       (.I0(\ap_CS_fsm_reg[59]_i_2_1 [14]),
        .I1(\ap_CS_fsm_reg[59]_i_2_0 [14]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [13]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [13]),
        .I4(\ap_CS_fsm_reg[59]_i_2_0 [12]),
        .I5(\ap_CS_fsm_reg[59]_i_2_1 [12]),
        .O(\ap_CS_fsm[59]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_12 
       (.I0(\ap_CS_fsm_reg[59]_i_2_1 [11]),
        .I1(\ap_CS_fsm_reg[59]_i_2_0 [11]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [9]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [9]),
        .I4(\ap_CS_fsm_reg[59]_i_2_0 [10]),
        .I5(\ap_CS_fsm_reg[59]_i_2_1 [10]),
        .O(\ap_CS_fsm[59]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_13 
       (.I0(\ap_CS_fsm_reg[59]_i_2_1 [8]),
        .I1(\ap_CS_fsm_reg[59]_i_2_0 [8]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [6]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [6]),
        .I4(\ap_CS_fsm_reg[59]_i_2_0 [7]),
        .I5(\ap_CS_fsm_reg[59]_i_2_1 [7]),
        .O(\ap_CS_fsm[59]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_14 
       (.I0(\ap_CS_fsm_reg[59]_i_2_1 [5]),
        .I1(\ap_CS_fsm_reg[59]_i_2_0 [5]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [4]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [4]),
        .I4(\ap_CS_fsm_reg[59]_i_2_0 [3]),
        .I5(\ap_CS_fsm_reg[59]_i_2_1 [3]),
        .O(\ap_CS_fsm[59]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_15 
       (.I0(\ap_CS_fsm_reg[59]_i_2_0 [0]),
        .I1(\ap_CS_fsm_reg[59]_i_2_1 [0]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [2]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [2]),
        .I4(\ap_CS_fsm_reg[59]_i_2_1 [1]),
        .I5(\ap_CS_fsm_reg[59]_i_2_0 [1]),
        .O(\ap_CS_fsm[59]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[59]_i_4 
       (.I0(\ap_CS_fsm_reg[59]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[59]_i_2_1 [30]),
        .I2(\ap_CS_fsm_reg[59]_i_2_0 [31]),
        .I3(\ap_CS_fsm_reg[59]_i_2_1 [31]),
        .O(\ap_CS_fsm[59]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_5 
       (.I0(\ap_CS_fsm_reg[59]_i_2_1 [29]),
        .I1(\ap_CS_fsm_reg[59]_i_2_0 [29]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [27]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [27]),
        .I4(\ap_CS_fsm_reg[59]_i_2_0 [28]),
        .I5(\ap_CS_fsm_reg[59]_i_2_1 [28]),
        .O(\ap_CS_fsm[59]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_6 
       (.I0(\ap_CS_fsm_reg[59]_i_2_1 [26]),
        .I1(\ap_CS_fsm_reg[59]_i_2_0 [26]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [24]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [24]),
        .I4(\ap_CS_fsm_reg[59]_i_2_0 [25]),
        .I5(\ap_CS_fsm_reg[59]_i_2_1 [25]),
        .O(\ap_CS_fsm[59]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_8 
       (.I0(\ap_CS_fsm_reg[59]_i_2_1 [23]),
        .I1(\ap_CS_fsm_reg[59]_i_2_0 [23]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [21]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [21]),
        .I4(\ap_CS_fsm_reg[59]_i_2_0 [22]),
        .I5(\ap_CS_fsm_reg[59]_i_2_1 [22]),
        .O(\ap_CS_fsm[59]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[59]_i_9 
       (.I0(\ap_CS_fsm_reg[59]_i_2_1 [20]),
        .I1(\ap_CS_fsm_reg[59]_i_2_0 [20]),
        .I2(\ap_CS_fsm_reg[59]_i_2_1 [19]),
        .I3(\ap_CS_fsm_reg[59]_i_2_0 [19]),
        .I4(\ap_CS_fsm_reg[59]_i_2_0 [18]),
        .I5(\ap_CS_fsm_reg[59]_i_2_1 [18]),
        .O(\ap_CS_fsm[59]_i_9_n_0 ));
  CARRY4 \ap_CS_fsm_reg[59]_i_2 
       (.CI(\ap_CS_fsm_reg[59]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[59]_i_2_CO_UNCONNECTED [3],\FH_read_reg_1973_reg[30] ,\ap_CS_fsm_reg[59]_i_2_n_2 ,\ap_CS_fsm_reg[59]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[59]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[59]_i_4_n_0 ,\ap_CS_fsm[59]_i_5_n_0 ,\ap_CS_fsm[59]_i_6_n_0 }));
  CARRY4 \ap_CS_fsm_reg[59]_i_3 
       (.CI(\ap_CS_fsm_reg[59]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[59]_i_3_n_0 ,\ap_CS_fsm_reg[59]_i_3_n_1 ,\ap_CS_fsm_reg[59]_i_3_n_2 ,\ap_CS_fsm_reg[59]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[59]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[59]_i_8_n_0 ,\ap_CS_fsm[59]_i_9_n_0 ,\ap_CS_fsm[59]_i_10_n_0 ,\ap_CS_fsm[59]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[59]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[59]_i_7_n_0 ,\ap_CS_fsm_reg[59]_i_7_n_1 ,\ap_CS_fsm_reg[59]_i_7_n_2 ,\ap_CS_fsm_reg[59]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[59]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[59]_i_12_n_0 ,\ap_CS_fsm[59]_i_13_n_0 ,\ap_CS_fsm[59]_i_14_n_0 ,\ap_CS_fsm[59]_i_15_n_0 }));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_reg_599[62]_i_1 
       (.I0(Q[1]),
        .I1(\FH_read_reg_1973_reg[30] ),
        .I2(Q[2]),
        .O(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \indvar_flatten_reg_599[62]_i_2 
       (.I0(Q[2]),
        .I1(\FH_read_reg_1973_reg[30] ),
        .O(E));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2[9],outW_fu_739_p2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\select_ln55_reg_2595_reg[12] [9:0]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,p_reg_reg_i_4__2_n_0,p_reg_reg_i_4__2_n_0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:10],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_4__2
       (.I0(icmp_ln56_reg_2579),
        .O(p_reg_reg_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln55_1_reg_2584[3]_i_2 
       (.I0(p_reg_reg_0[0]),
        .I1(p_reg_reg_1),
        .O(\select_ln55_1_reg_2584[3]_i_2_n_0 ));
  CARRY4 \select_ln55_1_reg_2584_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\select_ln55_1_reg_2584_reg[3]_i_1_n_0 ,\select_ln55_1_reg_2584_reg[3]_i_1_n_1 ,\select_ln55_1_reg_2584_reg[3]_i_1_n_2 ,\select_ln55_1_reg_2584_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_0[0]}),
        .O(A[3:0]),
        .S({p_reg_reg_0[3:1],\select_ln55_1_reg_2584[3]_i_2_n_0 }));
  CARRY4 \select_ln55_1_reg_2584_reg[7]_i_1 
       (.CI(\select_ln55_1_reg_2584_reg[3]_i_1_n_0 ),
        .CO({\select_ln55_1_reg_2584_reg[7]_i_1_n_0 ,\select_ln55_1_reg_2584_reg[7]_i_1_n_1 ,\select_ln55_1_reg_2584_reg[7]_i_1_n_2 ,\select_ln55_1_reg_2584_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[7:4]),
        .S(p_reg_reg_0[7:4]));
  CARRY4 \select_ln55_1_reg_2584_reg[9]_i_1 
       (.CI(\select_ln55_1_reg_2584_reg[7]_i_1_n_0 ),
        .CO({\NLW_select_ln55_1_reg_2584_reg[9]_i_1_CO_UNCONNECTED [3:1],\select_ln55_1_reg_2584_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln55_1_reg_2584_reg[9]_i_1_O_UNCONNECTED [3:2],A[9:8]}),
        .S({1'b0,1'b0,p_reg_reg_0[9:8]}));
  LUT1 #(
    .INIT(2'h1)) 
    \w_reg_621[0]_i_1 
       (.I0(select_ln55_reg_2595[0]),
        .O(\select_ln55_reg_2595_reg[12] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \w_reg_621_reg[12]_i_1 
       (.CI(\w_reg_621_reg[8]_i_1_n_0 ),
        .CO({CO,\w_reg_621_reg[12]_i_1_n_1 ,\w_reg_621_reg[12]_i_1_n_2 ,\w_reg_621_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\select_ln55_reg_2595_reg[12] [12:9]),
        .S(select_ln55_reg_2595[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \w_reg_621_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\w_reg_621_reg[4]_i_1_n_0 ,\w_reg_621_reg[4]_i_1_n_1 ,\w_reg_621_reg[4]_i_1_n_2 ,\w_reg_621_reg[4]_i_1_n_3 }),
        .CYINIT(select_ln55_reg_2595[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\select_ln55_reg_2595_reg[12] [4:1]),
        .S(select_ln55_reg_2595[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \w_reg_621_reg[8]_i_1 
       (.CI(\w_reg_621_reg[4]_i_1_n_0 ),
        .CO({\w_reg_621_reg[8]_i_1_n_0 ,\w_reg_621_reg[8]_i_1_n_1 ,\w_reg_621_reg[8]_i_1_n_2 ,\w_reg_621_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\select_ln55_reg_2595_reg[12] [8:5]),
        .S(select_ln55_reg_2595[8:5]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[10]_INST_0 
       (.I0(\y_Addr_A[11] [8]),
        .I1(Q[3]),
        .I2(D[8]),
        .O(y_Addr_A[8]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[11]_INST_0 
       (.I0(\y_Addr_A[11] [9]),
        .I1(Q[3]),
        .I2(D[9]),
        .O(y_Addr_A[9]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[2]_INST_0 
       (.I0(\y_Addr_A[11] [0]),
        .I1(Q[3]),
        .I2(D[0]),
        .O(y_Addr_A[0]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[3]_INST_0 
       (.I0(\y_Addr_A[11] [1]),
        .I1(Q[3]),
        .I2(D[1]),
        .O(y_Addr_A[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[4]_INST_0 
       (.I0(\y_Addr_A[11] [2]),
        .I1(Q[3]),
        .I2(D[2]),
        .O(y_Addr_A[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[5]_INST_0 
       (.I0(\y_Addr_A[11] [3]),
        .I1(Q[3]),
        .I2(D[3]),
        .O(y_Addr_A[3]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[6]_INST_0 
       (.I0(\y_Addr_A[11] [4]),
        .I1(Q[3]),
        .I2(D[4]),
        .O(y_Addr_A[4]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[7]_INST_0 
       (.I0(\y_Addr_A[11] [5]),
        .I1(Q[3]),
        .I2(D[5]),
        .O(y_Addr_A[5]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[8]_INST_0 
       (.I0(\y_Addr_A[11] [6]),
        .I1(Q[3]),
        .I2(D[6]),
        .O(y_Addr_A[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_Addr_A[9]_INST_0 
       (.I0(\y_Addr_A[11] [7]),
        .I1(Q[3]),
        .I2(D[7]),
        .O(y_Addr_A[7]));
endmodule

(* ORIG_REF_NAME = "conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1" *) 
module nn_conv_combined_0_0_conv_combined_mac_muladd_10s_10s_10ns_10_4_1_DSP48_1_9
   (D,
    \select_ln77_7_reg_2421_reg[0] ,
    p_reg_reg_0,
    grp_fu_1481_ce,
    Q,
    ap_clk,
    W,
    A,
    icmp_ln77_reg_2262,
    p_reg_reg_1,
    \select_ln76_reg_2385_reg[0] ,
    ap_enable_reg_pp2_iter2,
    p_reg_reg_2,
    P,
    select_ln76_8_reg_2292_pp2_iter1_reg);
  output [9:0]D;
  output [0:0]\select_ln77_7_reg_2421_reg[0] ;
  output [9:0]p_reg_reg_0;
  input grp_fu_1481_ce;
  input [1:0]Q;
  input ap_clk;
  input [9:0]W;
  input [9:0]A;
  input icmp_ln77_reg_2262;
  input [9:0]p_reg_reg_1;
  input \select_ln76_reg_2385_reg[0] ;
  input ap_enable_reg_pp2_iter2;
  input [9:0]p_reg_reg_2;
  input [9:0]P;
  input select_ln76_8_reg_2292_pp2_iter1_reg;

  wire [9:0]A;
  wire [9:0]D;
  wire [9:0]P;
  wire [1:0]Q;
  wire [9:0]W;
  wire \add_ln77_reg_2390_reg[4]_i_1_n_0 ;
  wire \add_ln77_reg_2390_reg[4]_i_1_n_1 ;
  wire \add_ln77_reg_2390_reg[4]_i_1_n_2 ;
  wire \add_ln77_reg_2390_reg[4]_i_1_n_3 ;
  wire \add_ln77_reg_2390_reg[8]_i_1_n_0 ;
  wire \add_ln77_reg_2390_reg[8]_i_1_n_1 ;
  wire \add_ln77_reg_2390_reg[8]_i_1_n_2 ;
  wire \add_ln77_reg_2390_reg[8]_i_1_n_3 ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter2;
  wire grp_fu_1481_ce;
  wire icmp_ln77_reg_2262;
  wire [9:0]p_reg_reg_0;
  wire [9:0]p_reg_reg_1;
  wire [9:0]p_reg_reg_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire select_ln76_8_reg_2292_pp2_iter1_reg;
  wire [9:1]select_ln76_fu_1338_p3;
  wire \select_ln76_reg_2385_reg[0] ;
  wire [0:0]\select_ln77_7_reg_2421_reg[0] ;
  wire [3:0]\NLW_add_ln77_reg_2390_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln77_reg_2390_reg[9]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBBABBBBBBBFBBBBB)) 
    \add_ln77_reg_2390[0]_i_1 
       (.I0(icmp_ln77_reg_2262),
        .I1(p_reg_reg_1[0]),
        .I2(Q[1]),
        .I3(\select_ln76_reg_2385_reg[0] ),
        .I4(ap_enable_reg_pp2_iter2),
        .I5(p_reg_reg_2[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln77_reg_2390[4]_i_2 
       (.I0(p_reg_reg_2[4]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[4]),
        .I5(icmp_ln77_reg_2262),
        .O(select_ln76_fu_1338_p3[4]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln77_reg_2390[4]_i_3 
       (.I0(p_reg_reg_2[3]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[3]),
        .I5(icmp_ln77_reg_2262),
        .O(select_ln76_fu_1338_p3[3]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln77_reg_2390[4]_i_4 
       (.I0(p_reg_reg_2[2]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[2]),
        .I5(icmp_ln77_reg_2262),
        .O(select_ln76_fu_1338_p3[2]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln77_reg_2390[4]_i_5 
       (.I0(p_reg_reg_2[1]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[1]),
        .I5(icmp_ln77_reg_2262),
        .O(select_ln76_fu_1338_p3[1]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln77_reg_2390[8]_i_2 
       (.I0(p_reg_reg_2[8]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[8]),
        .I5(icmp_ln77_reg_2262),
        .O(select_ln76_fu_1338_p3[8]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln77_reg_2390[8]_i_3 
       (.I0(p_reg_reg_2[7]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[7]),
        .I5(icmp_ln77_reg_2262),
        .O(select_ln76_fu_1338_p3[7]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln77_reg_2390[8]_i_4 
       (.I0(p_reg_reg_2[6]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[6]),
        .I5(icmp_ln77_reg_2262),
        .O(select_ln76_fu_1338_p3[6]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln77_reg_2390[8]_i_5 
       (.I0(p_reg_reg_2[5]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[5]),
        .I5(icmp_ln77_reg_2262),
        .O(select_ln76_fu_1338_p3[5]));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \add_ln77_reg_2390[9]_i_2 
       (.I0(p_reg_reg_2[9]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[9]),
        .I5(icmp_ln77_reg_2262),
        .O(select_ln76_fu_1338_p3[9]));
  CARRY4 \add_ln77_reg_2390_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln77_reg_2390_reg[4]_i_1_n_0 ,\add_ln77_reg_2390_reg[4]_i_1_n_1 ,\add_ln77_reg_2390_reg[4]_i_1_n_2 ,\add_ln77_reg_2390_reg[4]_i_1_n_3 }),
        .CYINIT(\select_ln77_7_reg_2421_reg[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(select_ln76_fu_1338_p3[4:1]));
  CARRY4 \add_ln77_reg_2390_reg[8]_i_1 
       (.CI(\add_ln77_reg_2390_reg[4]_i_1_n_0 ),
        .CO({\add_ln77_reg_2390_reg[8]_i_1_n_0 ,\add_ln77_reg_2390_reg[8]_i_1_n_1 ,\add_ln77_reg_2390_reg[8]_i_1_n_2 ,\add_ln77_reg_2390_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(select_ln76_fu_1338_p3[8:5]));
  CARRY4 \add_ln77_reg_2390_reg[9]_i_1 
       (.CI(\add_ln77_reg_2390_reg[8]_i_1_n_0 ),
        .CO(\NLW_add_ln77_reg_2390_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln77_reg_2390_reg[9]_i_1_O_UNCONNECTED [3:1],D[9]}),
        .S({1'b0,1'b0,1'b0,select_ln76_fu_1338_p3[9]}));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A[9],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({W[9],W[9],W[9],W[9],W[9],W[9],W[9],W[9],W}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_1481_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_1481_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1481_ce),
        .CEP(grp_fu_1481_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:10],p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000FBFF0800)) 
    \select_ln76_reg_2385[0]_i_2 
       (.I0(p_reg_reg_2[0]),
        .I1(ap_enable_reg_pp2_iter2),
        .I2(\select_ln76_reg_2385_reg[0] ),
        .I3(Q[1]),
        .I4(p_reg_reg_1[0]),
        .I5(icmp_ln77_reg_2262),
        .O(\select_ln77_7_reg_2421_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[0]_i_1 
       (.I0(p_reg_reg_n_105),
        .I1(P[0]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[1]_i_1 
       (.I0(p_reg_reg_n_104),
        .I1(P[1]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[2]_i_1 
       (.I0(p_reg_reg_n_103),
        .I1(P[2]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[3]_i_1 
       (.I0(p_reg_reg_n_102),
        .I1(P[3]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[4]_i_1 
       (.I0(p_reg_reg_n_101),
        .I1(P[4]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[5]_i_1 
       (.I0(p_reg_reg_n_100),
        .I1(P[5]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[6]_i_1 
       (.I0(p_reg_reg_n_99),
        .I1(P[6]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[7]_i_1 
       (.I0(p_reg_reg_n_98),
        .I1(P[7]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[8]_i_1 
       (.I0(p_reg_reg_n_97),
        .I1(P[8]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_5_reg_2416[9]_i_2 
       (.I0(p_reg_reg_n_96),
        .I1(P[9]),
        .I2(select_ln76_8_reg_2292_pp2_iter1_reg),
        .O(p_reg_reg_0[9]));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_30s_30s_30_2_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1
   (D,
    Q,
    ap_clk,
    ap_NS_fsm155_out,
    add_ln42_reg_2045,
    FW);
  output [29:0]D;
  input [1:0]Q;
  input ap_clk;
  input ap_NS_fsm155_out;
  input [29:0]add_ln42_reg_2045;
  input [29:0]FW;

  wire [29:0]D;
  wire [29:0]FW;
  wire [1:0]Q;
  wire [29:0]add_ln42_reg_2045;
  wire ap_NS_fsm155_out;
  wire ap_clk;

  nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_Multiplier_0_8 conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U
       (.D(D),
        .FW(FW),
        .Q(Q),
        .add_ln42_reg_2045(add_ln42_reg_2045),
        .ap_NS_fsm155_out(ap_NS_fsm155_out),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_30s_30s_30_2_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_2
   (k_2_reg_5770,
    D,
    Q,
    ap_NS_fsm137_out,
    ap_clk,
    add_ln90_reg_2502,
    FW,
    icmp_ln42_reg_2030);
  output k_2_reg_5770;
  output [29:0]D;
  input [1:0]Q;
  input ap_NS_fsm137_out;
  input ap_clk;
  input [29:0]add_ln90_reg_2502;
  input [29:0]FW;
  input icmp_ln42_reg_2030;

  wire [29:0]D;
  wire [29:0]FW;
  wire [1:0]Q;
  wire [29:0]add_ln90_reg_2502;
  wire ap_NS_fsm137_out;
  wire ap_clk;
  wire icmp_ln42_reg_2030;
  wire k_2_reg_5770;

  nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_Multiplier_0_7 conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U
       (.D(D),
        .FW(FW),
        .Q(Q),
        .add_ln90_reg_2502(add_ln90_reg_2502),
        .ap_NS_fsm137_out(ap_NS_fsm137_out),
        .ap_clk(ap_clk),
        .icmp_ln42_reg_2030(icmp_ln42_reg_2030),
        .\icmp_ln42_reg_2030_reg[0] (k_2_reg_5770));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_30s_30s_30_2_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_3
   (SR,
    D,
    Q,
    ap_clk,
    add_ln70_reg_2107,
    FW,
    tmp_product,
    tmp_product_0);
  output [0:0]SR;
  output [29:0]D;
  input [2:0]Q;
  input ap_clk;
  input [29:0]add_ln70_reg_2107;
  input [29:0]FW;
  input tmp_product;
  input [0:0]tmp_product_0;

  wire [29:0]D;
  wire [29:0]FW;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [29:0]add_ln70_reg_2107;
  wire ap_clk;
  wire tmp_product;
  wire [0:0]tmp_product_0;

  nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_Multiplier_0 conv_combined_mul_30s_30s_30_2_1_Multiplier_0_U
       (.D(D),
        .FW(FW),
        .Q(Q),
        .add_ln70_reg_2107(add_ln70_reg_2107),
        .ap_clk(ap_clk),
        .\fwprop_read_reg_1954_reg[0] (SR),
        .tmp_product_0(tmp_product),
        .tmp_product_1(tmp_product_0));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_30s_30s_30_2_1_Multiplier_0" *) 
module nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_Multiplier_0
   (\fwprop_read_reg_1954_reg[0] ,
    D,
    Q,
    ap_clk,
    add_ln70_reg_2107,
    FW,
    tmp_product_0,
    tmp_product_1);
  output \fwprop_read_reg_1954_reg[0] ;
  output [29:0]D;
  input [2:0]Q;
  input ap_clk;
  input [29:0]add_ln70_reg_2107;
  input [29:0]FW;
  input tmp_product_0;
  input [0:0]tmp_product_1;

  wire [29:0]D;
  wire [29:0]FW;
  wire [2:0]Q;
  wire [29:0]add_ln70_reg_2107;
  wire ap_clk;
  wire \empty_50_reg_2136[19]_i_2_n_0 ;
  wire \empty_50_reg_2136[19]_i_3_n_0 ;
  wire \empty_50_reg_2136[19]_i_4_n_0 ;
  wire \empty_50_reg_2136[23]_i_2_n_0 ;
  wire \empty_50_reg_2136[23]_i_3_n_0 ;
  wire \empty_50_reg_2136[23]_i_4_n_0 ;
  wire \empty_50_reg_2136[23]_i_5_n_0 ;
  wire \empty_50_reg_2136[27]_i_2_n_0 ;
  wire \empty_50_reg_2136[27]_i_3_n_0 ;
  wire \empty_50_reg_2136[27]_i_4_n_0 ;
  wire \empty_50_reg_2136[27]_i_5_n_0 ;
  wire \empty_50_reg_2136[29]_i_2_n_0 ;
  wire \empty_50_reg_2136[29]_i_3_n_0 ;
  wire \empty_50_reg_2136_reg[19]_i_1_n_0 ;
  wire \empty_50_reg_2136_reg[19]_i_1_n_1 ;
  wire \empty_50_reg_2136_reg[19]_i_1_n_2 ;
  wire \empty_50_reg_2136_reg[19]_i_1_n_3 ;
  wire \empty_50_reg_2136_reg[23]_i_1_n_0 ;
  wire \empty_50_reg_2136_reg[23]_i_1_n_1 ;
  wire \empty_50_reg_2136_reg[23]_i_1_n_2 ;
  wire \empty_50_reg_2136_reg[23]_i_1_n_3 ;
  wire \empty_50_reg_2136_reg[27]_i_1_n_0 ;
  wire \empty_50_reg_2136_reg[27]_i_1_n_1 ;
  wire \empty_50_reg_2136_reg[27]_i_1_n_2 ;
  wire \empty_50_reg_2136_reg[27]_i_1_n_3 ;
  wire \empty_50_reg_2136_reg[29]_i_1_n_3 ;
  wire \fwprop_read_reg_1954_reg[0] ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product_0;
  wire [0:0]tmp_product_1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:1]\NLW_empty_50_reg_2136_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_50_reg_2136_reg[29]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\empty_50_reg_2136[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\empty_50_reg_2136[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\empty_50_reg_2136[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\empty_50_reg_2136[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\empty_50_reg_2136[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\empty_50_reg_2136[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\empty_50_reg_2136[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\empty_50_reg_2136[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\empty_50_reg_2136[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\empty_50_reg_2136[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\empty_50_reg_2136[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[29]_i_2 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\empty_50_reg_2136[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_50_reg_2136[29]_i_3 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\empty_50_reg_2136[29]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_50_reg_2136_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\empty_50_reg_2136_reg[19]_i_1_n_0 ,\empty_50_reg_2136_reg[19]_i_1_n_1 ,\empty_50_reg_2136_reg[19]_i_1_n_2 ,\empty_50_reg_2136_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\empty_50_reg_2136[19]_i_2_n_0 ,\empty_50_reg_2136[19]_i_3_n_0 ,\empty_50_reg_2136[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_50_reg_2136_reg[23]_i_1 
       (.CI(\empty_50_reg_2136_reg[19]_i_1_n_0 ),
        .CO({\empty_50_reg_2136_reg[23]_i_1_n_0 ,\empty_50_reg_2136_reg[23]_i_1_n_1 ,\empty_50_reg_2136_reg[23]_i_1_n_2 ,\empty_50_reg_2136_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\empty_50_reg_2136[23]_i_2_n_0 ,\empty_50_reg_2136[23]_i_3_n_0 ,\empty_50_reg_2136[23]_i_4_n_0 ,\empty_50_reg_2136[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_50_reg_2136_reg[27]_i_1 
       (.CI(\empty_50_reg_2136_reg[23]_i_1_n_0 ),
        .CO({\empty_50_reg_2136_reg[27]_i_1_n_0 ,\empty_50_reg_2136_reg[27]_i_1_n_1 ,\empty_50_reg_2136_reg[27]_i_1_n_2 ,\empty_50_reg_2136_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\empty_50_reg_2136[27]_i_2_n_0 ,\empty_50_reg_2136[27]_i_3_n_0 ,\empty_50_reg_2136[27]_i_4_n_0 ,\empty_50_reg_2136[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_50_reg_2136_reg[29]_i_1 
       (.CI(\empty_50_reg_2136_reg[27]_i_1_n_0 ),
        .CO({\NLW_empty_50_reg_2136_reg[29]_i_1_CO_UNCONNECTED [3:1],\empty_50_reg_2136_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_n_94}),
        .O({\NLW_empty_50_reg_2136_reg[29]_i_1_O_UNCONNECTED [3:2],D[29:28]}),
        .S({1'b0,1'b0,\empty_50_reg_2136[29]_i_2_n_0 ,\empty_50_reg_2136[29]_i_3_n_0 }));
  LUT3 #(
    .INIT(8'h40)) 
    \k_1_reg_473[31]_i_1 
       (.I0(tmp_product_0),
        .I1(Q[1]),
        .I2(tmp_product_1),
        .O(\fwprop_read_reg_1954_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x13 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln70_reg_2107[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({FW[29],FW[29],FW[29],FW[29],FW[29],FW[29:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\fwprop_read_reg_1954_reg[0] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 13x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,FW[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln70_reg_2107[29],add_ln70_reg_2107[29],add_ln70_reg_2107[29],add_ln70_reg_2107[29],add_ln70_reg_2107[29],add_ln70_reg_2107[29:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\fwprop_read_reg_1954_reg[0] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln70_reg_2107[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,FW[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(\fwprop_read_reg_1954_reg[0] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_30s_30s_30_2_1_Multiplier_0" *) 
module nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_Multiplier_0_7
   (\icmp_ln42_reg_2030_reg[0] ,
    D,
    Q,
    ap_NS_fsm137_out,
    ap_clk,
    add_ln90_reg_2502,
    FW,
    icmp_ln42_reg_2030);
  output \icmp_ln42_reg_2030_reg[0] ;
  output [29:0]D;
  input [1:0]Q;
  input ap_NS_fsm137_out;
  input ap_clk;
  input [29:0]add_ln90_reg_2502;
  input [29:0]FW;
  input icmp_ln42_reg_2030;

  wire [29:0]D;
  wire [29:0]FW;
  wire [1:0]Q;
  wire [29:0]add_ln90_reg_2502;
  wire ap_NS_fsm137_out;
  wire ap_clk;
  wire \empty_66_reg_2521[19]_i_2_n_0 ;
  wire \empty_66_reg_2521[19]_i_3_n_0 ;
  wire \empty_66_reg_2521[19]_i_4_n_0 ;
  wire \empty_66_reg_2521[23]_i_2_n_0 ;
  wire \empty_66_reg_2521[23]_i_3_n_0 ;
  wire \empty_66_reg_2521[23]_i_4_n_0 ;
  wire \empty_66_reg_2521[23]_i_5_n_0 ;
  wire \empty_66_reg_2521[27]_i_2_n_0 ;
  wire \empty_66_reg_2521[27]_i_3_n_0 ;
  wire \empty_66_reg_2521[27]_i_4_n_0 ;
  wire \empty_66_reg_2521[27]_i_5_n_0 ;
  wire \empty_66_reg_2521[29]_i_2_n_0 ;
  wire \empty_66_reg_2521[29]_i_3_n_0 ;
  wire \empty_66_reg_2521_reg[19]_i_1_n_0 ;
  wire \empty_66_reg_2521_reg[19]_i_1_n_1 ;
  wire \empty_66_reg_2521_reg[19]_i_1_n_2 ;
  wire \empty_66_reg_2521_reg[19]_i_1_n_3 ;
  wire \empty_66_reg_2521_reg[23]_i_1_n_0 ;
  wire \empty_66_reg_2521_reg[23]_i_1_n_1 ;
  wire \empty_66_reg_2521_reg[23]_i_1_n_2 ;
  wire \empty_66_reg_2521_reg[23]_i_1_n_3 ;
  wire \empty_66_reg_2521_reg[27]_i_1_n_0 ;
  wire \empty_66_reg_2521_reg[27]_i_1_n_1 ;
  wire \empty_66_reg_2521_reg[27]_i_1_n_2 ;
  wire \empty_66_reg_2521_reg[27]_i_1_n_3 ;
  wire \empty_66_reg_2521_reg[29]_i_1_n_3 ;
  wire icmp_ln42_reg_2030;
  wire \icmp_ln42_reg_2030_reg[0] ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:1]\NLW_empty_66_reg_2521_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_66_reg_2521_reg[29]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\empty_66_reg_2521[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\empty_66_reg_2521[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\empty_66_reg_2521[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\empty_66_reg_2521[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\empty_66_reg_2521[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\empty_66_reg_2521[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\empty_66_reg_2521[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\empty_66_reg_2521[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\empty_66_reg_2521[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\empty_66_reg_2521[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\empty_66_reg_2521[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[29]_i_2 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\empty_66_reg_2521[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_66_reg_2521[29]_i_3 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\empty_66_reg_2521[29]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_66_reg_2521_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\empty_66_reg_2521_reg[19]_i_1_n_0 ,\empty_66_reg_2521_reg[19]_i_1_n_1 ,\empty_66_reg_2521_reg[19]_i_1_n_2 ,\empty_66_reg_2521_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\empty_66_reg_2521[19]_i_2_n_0 ,\empty_66_reg_2521[19]_i_3_n_0 ,\empty_66_reg_2521[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_66_reg_2521_reg[23]_i_1 
       (.CI(\empty_66_reg_2521_reg[19]_i_1_n_0 ),
        .CO({\empty_66_reg_2521_reg[23]_i_1_n_0 ,\empty_66_reg_2521_reg[23]_i_1_n_1 ,\empty_66_reg_2521_reg[23]_i_1_n_2 ,\empty_66_reg_2521_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\empty_66_reg_2521[23]_i_2_n_0 ,\empty_66_reg_2521[23]_i_3_n_0 ,\empty_66_reg_2521[23]_i_4_n_0 ,\empty_66_reg_2521[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_66_reg_2521_reg[27]_i_1 
       (.CI(\empty_66_reg_2521_reg[23]_i_1_n_0 ),
        .CO({\empty_66_reg_2521_reg[27]_i_1_n_0 ,\empty_66_reg_2521_reg[27]_i_1_n_1 ,\empty_66_reg_2521_reg[27]_i_1_n_2 ,\empty_66_reg_2521_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\empty_66_reg_2521[27]_i_2_n_0 ,\empty_66_reg_2521[27]_i_3_n_0 ,\empty_66_reg_2521[27]_i_4_n_0 ,\empty_66_reg_2521[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_66_reg_2521_reg[29]_i_1 
       (.CI(\empty_66_reg_2521_reg[27]_i_1_n_0 ),
        .CO({\NLW_empty_66_reg_2521_reg[29]_i_1_CO_UNCONNECTED [3:1],\empty_66_reg_2521_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_n_94}),
        .O({\NLW_empty_66_reg_2521_reg[29]_i_1_O_UNCONNECTED [3:2],D[29:28]}),
        .S({1'b0,1'b0,\empty_66_reg_2521[29]_i_2_n_0 ,\empty_66_reg_2521[29]_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \k_2_reg_577[30]_i_1 
       (.I0(icmp_ln42_reg_2030),
        .I1(Q[1]),
        .O(\icmp_ln42_reg_2030_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x13 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln90_reg_2502[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({FW[29],FW[29],FW[29],FW[29],FW[29],FW[29:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm137_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(\icmp_ln42_reg_2030_reg[0] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 13x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,FW[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln90_reg_2502[29],add_ln90_reg_2502[29],add_ln90_reg_2502[29],add_ln90_reg_2502[29],add_ln90_reg_2502[29],add_ln90_reg_2502[29:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm137_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(\icmp_ln42_reg_2030_reg[0] ),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln90_reg_2502[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,FW[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_NS_fsm137_out),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(\icmp_ln42_reg_2030_reg[0] ),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_30s_30s_30_2_1_Multiplier_0" *) 
module nn_conv_combined_0_0_conv_combined_mul_30s_30s_30_2_1_Multiplier_0_8
   (D,
    Q,
    ap_clk,
    ap_NS_fsm155_out,
    add_ln42_reg_2045,
    FW);
  output [29:0]D;
  input [1:0]Q;
  input ap_clk;
  input ap_NS_fsm155_out;
  input [29:0]add_ln42_reg_2045;
  input [29:0]FW;

  wire [29:0]D;
  wire [29:0]FW;
  wire [1:0]Q;
  wire [29:0]add_ln42_reg_2045;
  wire ap_NS_fsm155_out;
  wire ap_clk;
  wire \empty_39_reg_2067[19]_i_2_n_0 ;
  wire \empty_39_reg_2067[19]_i_3_n_0 ;
  wire \empty_39_reg_2067[19]_i_4_n_0 ;
  wire \empty_39_reg_2067[23]_i_2_n_0 ;
  wire \empty_39_reg_2067[23]_i_3_n_0 ;
  wire \empty_39_reg_2067[23]_i_4_n_0 ;
  wire \empty_39_reg_2067[23]_i_5_n_0 ;
  wire \empty_39_reg_2067[27]_i_2_n_0 ;
  wire \empty_39_reg_2067[27]_i_3_n_0 ;
  wire \empty_39_reg_2067[27]_i_4_n_0 ;
  wire \empty_39_reg_2067[27]_i_5_n_0 ;
  wire \empty_39_reg_2067[29]_i_2_n_0 ;
  wire \empty_39_reg_2067[29]_i_3_n_0 ;
  wire \empty_39_reg_2067_reg[19]_i_1_n_0 ;
  wire \empty_39_reg_2067_reg[19]_i_1_n_1 ;
  wire \empty_39_reg_2067_reg[19]_i_1_n_2 ;
  wire \empty_39_reg_2067_reg[19]_i_1_n_3 ;
  wire \empty_39_reg_2067_reg[23]_i_1_n_0 ;
  wire \empty_39_reg_2067_reg[23]_i_1_n_1 ;
  wire \empty_39_reg_2067_reg[23]_i_1_n_2 ;
  wire \empty_39_reg_2067_reg[23]_i_1_n_3 ;
  wire \empty_39_reg_2067_reg[27]_i_1_n_0 ;
  wire \empty_39_reg_2067_reg[27]_i_1_n_1 ;
  wire \empty_39_reg_2067_reg[27]_i_1_n_2 ;
  wire \empty_39_reg_2067_reg[27]_i_1_n_3 ;
  wire \empty_39_reg_2067_reg[29]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:1]\NLW_empty_39_reg_2067_reg[29]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_39_reg_2067_reg[29]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\empty_39_reg_2067[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\empty_39_reg_2067[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\empty_39_reg_2067[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\empty_39_reg_2067[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\empty_39_reg_2067[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\empty_39_reg_2067[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\empty_39_reg_2067[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\empty_39_reg_2067[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\empty_39_reg_2067[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\empty_39_reg_2067[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\empty_39_reg_2067[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[29]_i_2 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\empty_39_reg_2067[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_39_reg_2067[29]_i_3 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\empty_39_reg_2067[29]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_39_reg_2067_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\empty_39_reg_2067_reg[19]_i_1_n_0 ,\empty_39_reg_2067_reg[19]_i_1_n_1 ,\empty_39_reg_2067_reg[19]_i_1_n_2 ,\empty_39_reg_2067_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\empty_39_reg_2067[19]_i_2_n_0 ,\empty_39_reg_2067[19]_i_3_n_0 ,\empty_39_reg_2067[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_39_reg_2067_reg[23]_i_1 
       (.CI(\empty_39_reg_2067_reg[19]_i_1_n_0 ),
        .CO({\empty_39_reg_2067_reg[23]_i_1_n_0 ,\empty_39_reg_2067_reg[23]_i_1_n_1 ,\empty_39_reg_2067_reg[23]_i_1_n_2 ,\empty_39_reg_2067_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\empty_39_reg_2067[23]_i_2_n_0 ,\empty_39_reg_2067[23]_i_3_n_0 ,\empty_39_reg_2067[23]_i_4_n_0 ,\empty_39_reg_2067[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_39_reg_2067_reg[27]_i_1 
       (.CI(\empty_39_reg_2067_reg[23]_i_1_n_0 ),
        .CO({\empty_39_reg_2067_reg[27]_i_1_n_0 ,\empty_39_reg_2067_reg[27]_i_1_n_1 ,\empty_39_reg_2067_reg[27]_i_1_n_2 ,\empty_39_reg_2067_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\empty_39_reg_2067[27]_i_2_n_0 ,\empty_39_reg_2067[27]_i_3_n_0 ,\empty_39_reg_2067[27]_i_4_n_0 ,\empty_39_reg_2067[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_39_reg_2067_reg[29]_i_1 
       (.CI(\empty_39_reg_2067_reg[27]_i_1_n_0 ),
        .CO({\NLW_empty_39_reg_2067_reg[29]_i_1_CO_UNCONNECTED [3:1],\empty_39_reg_2067_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_n_94}),
        .O({\NLW_empty_39_reg_2067_reg[29]_i_1_O_UNCONNECTED [3:2],D[29:28]}),
        .S({1'b0,1'b0,\empty_39_reg_2067[29]_i_2_n_0 ,\empty_39_reg_2067[29]_i_3_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x13 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln42_reg_2045[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({FW[29],FW[29],FW[29],FW[29],FW[29],FW[29:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(ap_NS_fsm155_out),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 13x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,FW[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_ln42_reg_2045[29],add_ln42_reg_2045[29],add_ln42_reg_2045[29],add_ln42_reg_2045[29],add_ln42_reg_2045[29],add_ln42_reg_2045[29:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(ap_NS_fsm155_out),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln42_reg_2045[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,FW[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(ap_NS_fsm155_out),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_31ns_32ns_63_2_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_31ns_32ns_63_2_1
   (D,
    reg_7000,
    Q,
    ap_clk,
    O205,
    grp_fu_695_p2);
  output [62:0]D;
  input reg_7000;
  input [0:0]Q;
  input ap_clk;
  input [30:0]O205;
  input [31:0]grp_fu_695_p2;

  wire [62:0]D;
  wire [30:0]O205;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]grp_fu_695_p2;
  wire reg_7000;

  nn_conv_combined_0_0_conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6 conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6_U
       (.D(D),
        .O205(O205),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_695_p2(grp_fu_695_p2),
        .reg_7000(reg_7000));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6" *) 
module nn_conv_combined_0_0_conv_combined_mul_31ns_32ns_63_2_1_Multiplier_6
   (D,
    reg_7000,
    Q,
    ap_clk,
    O205,
    grp_fu_695_p2);
  output [62:0]D;
  input reg_7000;
  input [0:0]Q;
  input ap_clk;
  input [30:0]O205;
  input [31:0]grp_fu_695_p2;

  wire [62:0]D;
  wire [30:0]O205;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]grp_fu_695_p2;
  wire \mul_ln55_reg_2566[19]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[19]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[19]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[23]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[23]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[23]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[23]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[27]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[27]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[27]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[27]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[31]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[31]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[31]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[31]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[35]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[35]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[35]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[35]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[39]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[39]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[39]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[39]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[43]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[43]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[43]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[43]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[47]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[47]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[47]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[47]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[51]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[51]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[51]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[51]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[55]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[55]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[55]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[55]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[59]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[59]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[59]_i_4_n_0 ;
  wire \mul_ln55_reg_2566[59]_i_5_n_0 ;
  wire \mul_ln55_reg_2566[62]_i_2_n_0 ;
  wire \mul_ln55_reg_2566[62]_i_3_n_0 ;
  wire \mul_ln55_reg_2566[62]_i_4_n_0 ;
  wire \mul_ln55_reg_2566_reg[19]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[19]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[19]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[19]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[23]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[23]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[23]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[23]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[27]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[27]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[27]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[27]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[31]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[31]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[31]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[31]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[35]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[35]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[35]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[35]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[39]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[39]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[39]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[39]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[43]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[43]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[43]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[43]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[47]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[47]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[47]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[47]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[51]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[51]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[51]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[51]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[55]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[55]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[55]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[55]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[59]_i_1_n_0 ;
  wire \mul_ln55_reg_2566_reg[59]_i_1_n_1 ;
  wire \mul_ln55_reg_2566_reg[59]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[59]_i_1_n_3 ;
  wire \mul_ln55_reg_2566_reg[62]_i_1_n_2 ;
  wire \mul_ln55_reg_2566_reg[62]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_58;
  wire p_reg__0_n_59;
  wire p_reg__0_n_60;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire reg_7000;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:2]\NLW_mul_ln55_reg_2566_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln55_reg_2566_reg[62]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[19]_i_2 
       (.I0(p_reg__0_n_103),
        .I1(\p_reg_n_0_[2] ),
        .O(\mul_ln55_reg_2566[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[19]_i_3 
       (.I0(p_reg__0_n_104),
        .I1(\p_reg_n_0_[1] ),
        .O(\mul_ln55_reg_2566[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[19]_i_4 
       (.I0(p_reg__0_n_105),
        .I1(\p_reg_n_0_[0] ),
        .O(\mul_ln55_reg_2566[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[23]_i_2 
       (.I0(p_reg__0_n_99),
        .I1(\p_reg_n_0_[6] ),
        .O(\mul_ln55_reg_2566[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[23]_i_3 
       (.I0(p_reg__0_n_100),
        .I1(\p_reg_n_0_[5] ),
        .O(\mul_ln55_reg_2566[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[23]_i_4 
       (.I0(p_reg__0_n_101),
        .I1(\p_reg_n_0_[4] ),
        .O(\mul_ln55_reg_2566[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[23]_i_5 
       (.I0(p_reg__0_n_102),
        .I1(\p_reg_n_0_[3] ),
        .O(\mul_ln55_reg_2566[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[27]_i_2 
       (.I0(p_reg__0_n_95),
        .I1(\p_reg_n_0_[10] ),
        .O(\mul_ln55_reg_2566[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[27]_i_3 
       (.I0(p_reg__0_n_96),
        .I1(\p_reg_n_0_[9] ),
        .O(\mul_ln55_reg_2566[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[27]_i_4 
       (.I0(p_reg__0_n_97),
        .I1(\p_reg_n_0_[8] ),
        .O(\mul_ln55_reg_2566[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[27]_i_5 
       (.I0(p_reg__0_n_98),
        .I1(\p_reg_n_0_[7] ),
        .O(\mul_ln55_reg_2566[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[31]_i_2 
       (.I0(p_reg__0_n_91),
        .I1(\p_reg_n_0_[14] ),
        .O(\mul_ln55_reg_2566[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[31]_i_3 
       (.I0(p_reg__0_n_92),
        .I1(\p_reg_n_0_[13] ),
        .O(\mul_ln55_reg_2566[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[31]_i_4 
       (.I0(p_reg__0_n_93),
        .I1(\p_reg_n_0_[12] ),
        .O(\mul_ln55_reg_2566[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[31]_i_5 
       (.I0(p_reg__0_n_94),
        .I1(\p_reg_n_0_[11] ),
        .O(\mul_ln55_reg_2566[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[35]_i_2 
       (.I0(p_reg__0_n_87),
        .I1(p_reg_n_104),
        .O(\mul_ln55_reg_2566[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[35]_i_3 
       (.I0(p_reg__0_n_88),
        .I1(p_reg_n_105),
        .O(\mul_ln55_reg_2566[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[35]_i_4 
       (.I0(p_reg__0_n_89),
        .I1(\p_reg_n_0_[16] ),
        .O(\mul_ln55_reg_2566[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[35]_i_5 
       (.I0(p_reg__0_n_90),
        .I1(\p_reg_n_0_[15] ),
        .O(\mul_ln55_reg_2566[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[39]_i_2 
       (.I0(p_reg__0_n_83),
        .I1(p_reg_n_100),
        .O(\mul_ln55_reg_2566[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[39]_i_3 
       (.I0(p_reg__0_n_84),
        .I1(p_reg_n_101),
        .O(\mul_ln55_reg_2566[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[39]_i_4 
       (.I0(p_reg__0_n_85),
        .I1(p_reg_n_102),
        .O(\mul_ln55_reg_2566[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[39]_i_5 
       (.I0(p_reg__0_n_86),
        .I1(p_reg_n_103),
        .O(\mul_ln55_reg_2566[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[43]_i_2 
       (.I0(p_reg__0_n_79),
        .I1(p_reg_n_96),
        .O(\mul_ln55_reg_2566[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[43]_i_3 
       (.I0(p_reg__0_n_80),
        .I1(p_reg_n_97),
        .O(\mul_ln55_reg_2566[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[43]_i_4 
       (.I0(p_reg__0_n_81),
        .I1(p_reg_n_98),
        .O(\mul_ln55_reg_2566[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[43]_i_5 
       (.I0(p_reg__0_n_82),
        .I1(p_reg_n_99),
        .O(\mul_ln55_reg_2566[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[47]_i_2 
       (.I0(p_reg__0_n_75),
        .I1(p_reg_n_92),
        .O(\mul_ln55_reg_2566[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[47]_i_3 
       (.I0(p_reg__0_n_76),
        .I1(p_reg_n_93),
        .O(\mul_ln55_reg_2566[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[47]_i_4 
       (.I0(p_reg__0_n_77),
        .I1(p_reg_n_94),
        .O(\mul_ln55_reg_2566[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[47]_i_5 
       (.I0(p_reg__0_n_78),
        .I1(p_reg_n_95),
        .O(\mul_ln55_reg_2566[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[51]_i_2 
       (.I0(p_reg__0_n_71),
        .I1(p_reg_n_88),
        .O(\mul_ln55_reg_2566[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[51]_i_3 
       (.I0(p_reg__0_n_72),
        .I1(p_reg_n_89),
        .O(\mul_ln55_reg_2566[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[51]_i_4 
       (.I0(p_reg__0_n_73),
        .I1(p_reg_n_90),
        .O(\mul_ln55_reg_2566[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[51]_i_5 
       (.I0(p_reg__0_n_74),
        .I1(p_reg_n_91),
        .O(\mul_ln55_reg_2566[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[55]_i_2 
       (.I0(p_reg__0_n_67),
        .I1(p_reg_n_84),
        .O(\mul_ln55_reg_2566[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[55]_i_3 
       (.I0(p_reg__0_n_68),
        .I1(p_reg_n_85),
        .O(\mul_ln55_reg_2566[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[55]_i_4 
       (.I0(p_reg__0_n_69),
        .I1(p_reg_n_86),
        .O(\mul_ln55_reg_2566[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[55]_i_5 
       (.I0(p_reg__0_n_70),
        .I1(p_reg_n_87),
        .O(\mul_ln55_reg_2566[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[59]_i_2 
       (.I0(p_reg__0_n_63),
        .I1(p_reg_n_80),
        .O(\mul_ln55_reg_2566[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[59]_i_3 
       (.I0(p_reg__0_n_64),
        .I1(p_reg_n_81),
        .O(\mul_ln55_reg_2566[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[59]_i_4 
       (.I0(p_reg__0_n_65),
        .I1(p_reg_n_82),
        .O(\mul_ln55_reg_2566[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[59]_i_5 
       (.I0(p_reg__0_n_66),
        .I1(p_reg_n_83),
        .O(\mul_ln55_reg_2566[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[62]_i_2 
       (.I0(p_reg__0_n_60),
        .I1(p_reg_n_77),
        .O(\mul_ln55_reg_2566[62]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[62]_i_3 
       (.I0(p_reg__0_n_61),
        .I1(p_reg_n_78),
        .O(\mul_ln55_reg_2566[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln55_reg_2566[62]_i_4 
       (.I0(p_reg__0_n_62),
        .I1(p_reg_n_79),
        .O(\mul_ln55_reg_2566[62]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln55_reg_2566_reg[19]_i_1_n_0 ,\mul_ln55_reg_2566_reg[19]_i_1_n_1 ,\mul_ln55_reg_2566_reg[19]_i_1_n_2 ,\mul_ln55_reg_2566_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln55_reg_2566[19]_i_2_n_0 ,\mul_ln55_reg_2566[19]_i_3_n_0 ,\mul_ln55_reg_2566[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[23]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[19]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[23]_i_1_n_0 ,\mul_ln55_reg_2566_reg[23]_i_1_n_1 ,\mul_ln55_reg_2566_reg[23]_i_1_n_2 ,\mul_ln55_reg_2566_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102}),
        .O(D[23:20]),
        .S({\mul_ln55_reg_2566[23]_i_2_n_0 ,\mul_ln55_reg_2566[23]_i_3_n_0 ,\mul_ln55_reg_2566[23]_i_4_n_0 ,\mul_ln55_reg_2566[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[27]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[23]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[27]_i_1_n_0 ,\mul_ln55_reg_2566_reg[27]_i_1_n_1 ,\mul_ln55_reg_2566_reg[27]_i_1_n_2 ,\mul_ln55_reg_2566_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98}),
        .O(D[27:24]),
        .S({\mul_ln55_reg_2566[27]_i_2_n_0 ,\mul_ln55_reg_2566[27]_i_3_n_0 ,\mul_ln55_reg_2566[27]_i_4_n_0 ,\mul_ln55_reg_2566[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[31]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[27]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[31]_i_1_n_0 ,\mul_ln55_reg_2566_reg[31]_i_1_n_1 ,\mul_ln55_reg_2566_reg[31]_i_1_n_2 ,\mul_ln55_reg_2566_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94}),
        .O(D[31:28]),
        .S({\mul_ln55_reg_2566[31]_i_2_n_0 ,\mul_ln55_reg_2566[31]_i_3_n_0 ,\mul_ln55_reg_2566[31]_i_4_n_0 ,\mul_ln55_reg_2566[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[35]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[31]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[35]_i_1_n_0 ,\mul_ln55_reg_2566_reg[35]_i_1_n_1 ,\mul_ln55_reg_2566_reg[35]_i_1_n_2 ,\mul_ln55_reg_2566_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90}),
        .O(D[35:32]),
        .S({\mul_ln55_reg_2566[35]_i_2_n_0 ,\mul_ln55_reg_2566[35]_i_3_n_0 ,\mul_ln55_reg_2566[35]_i_4_n_0 ,\mul_ln55_reg_2566[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[39]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[35]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[39]_i_1_n_0 ,\mul_ln55_reg_2566_reg[39]_i_1_n_1 ,\mul_ln55_reg_2566_reg[39]_i_1_n_2 ,\mul_ln55_reg_2566_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86}),
        .O(D[39:36]),
        .S({\mul_ln55_reg_2566[39]_i_2_n_0 ,\mul_ln55_reg_2566[39]_i_3_n_0 ,\mul_ln55_reg_2566[39]_i_4_n_0 ,\mul_ln55_reg_2566[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[43]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[39]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[43]_i_1_n_0 ,\mul_ln55_reg_2566_reg[43]_i_1_n_1 ,\mul_ln55_reg_2566_reg[43]_i_1_n_2 ,\mul_ln55_reg_2566_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82}),
        .O(D[43:40]),
        .S({\mul_ln55_reg_2566[43]_i_2_n_0 ,\mul_ln55_reg_2566[43]_i_3_n_0 ,\mul_ln55_reg_2566[43]_i_4_n_0 ,\mul_ln55_reg_2566[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[47]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[43]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[47]_i_1_n_0 ,\mul_ln55_reg_2566_reg[47]_i_1_n_1 ,\mul_ln55_reg_2566_reg[47]_i_1_n_2 ,\mul_ln55_reg_2566_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78}),
        .O(D[47:44]),
        .S({\mul_ln55_reg_2566[47]_i_2_n_0 ,\mul_ln55_reg_2566[47]_i_3_n_0 ,\mul_ln55_reg_2566[47]_i_4_n_0 ,\mul_ln55_reg_2566[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[51]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[47]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[51]_i_1_n_0 ,\mul_ln55_reg_2566_reg[51]_i_1_n_1 ,\mul_ln55_reg_2566_reg[51]_i_1_n_2 ,\mul_ln55_reg_2566_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74}),
        .O(D[51:48]),
        .S({\mul_ln55_reg_2566[51]_i_2_n_0 ,\mul_ln55_reg_2566[51]_i_3_n_0 ,\mul_ln55_reg_2566[51]_i_4_n_0 ,\mul_ln55_reg_2566[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[55]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[51]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[55]_i_1_n_0 ,\mul_ln55_reg_2566_reg[55]_i_1_n_1 ,\mul_ln55_reg_2566_reg[55]_i_1_n_2 ,\mul_ln55_reg_2566_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70}),
        .O(D[55:52]),
        .S({\mul_ln55_reg_2566[55]_i_2_n_0 ,\mul_ln55_reg_2566[55]_i_3_n_0 ,\mul_ln55_reg_2566[55]_i_4_n_0 ,\mul_ln55_reg_2566[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[59]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[55]_i_1_n_0 ),
        .CO({\mul_ln55_reg_2566_reg[59]_i_1_n_0 ,\mul_ln55_reg_2566_reg[59]_i_1_n_1 ,\mul_ln55_reg_2566_reg[59]_i_1_n_2 ,\mul_ln55_reg_2566_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66}),
        .O(D[59:56]),
        .S({\mul_ln55_reg_2566[59]_i_2_n_0 ,\mul_ln55_reg_2566[59]_i_3_n_0 ,\mul_ln55_reg_2566[59]_i_4_n_0 ,\mul_ln55_reg_2566[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln55_reg_2566_reg[62]_i_1 
       (.CI(\mul_ln55_reg_2566_reg[59]_i_1_n_0 ),
        .CO({\NLW_mul_ln55_reg_2566_reg[62]_i_1_CO_UNCONNECTED [3:2],\mul_ln55_reg_2566_reg[62]_i_1_n_2 ,\mul_ln55_reg_2566_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg__0_n_61,p_reg__0_n_62}),
        .O({\NLW_mul_ln55_reg_2566_reg[62]_i_1_O_UNCONNECTED [3],D[62:60]}),
        .S({1'b0,\mul_ln55_reg_2566[62]_i_2_n_0 ,\mul_ln55_reg_2566[62]_i_3_n_0 ,\mul_ln55_reg_2566[62]_i_4_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_695_p2[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,O205[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_7000),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O205[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,grp_fu_695_p2[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_7000),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_58,p_reg__0_n_59,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_695_p2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,O205[30:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_7000),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O205[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,grp_fu_695_p2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_7000),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32ns_32ns_64_2_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_32ns_32ns_64_2_1
   (p_reg__0,
    Q,
    ap_clk,
    D,
    FW);
  output [63:0]p_reg__0;
  input [0:0]Q;
  input ap_clk;
  input [31:0]D;
  input [31:0]FW;

  wire [31:0]D;
  wire [31:0]FW;
  wire [0:0]Q;
  wire ap_clk;
  wire [63:0]p_reg__0;

  nn_conv_combined_0_0_conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1 conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1_U
       (.D(D),
        .FW(FW),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg__0_0(p_reg__0));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_32ns_32ns_64_2_1_Multiplier_1
   (p_reg__0_0,
    Q,
    ap_clk,
    D,
    FW);
  output [63:0]p_reg__0_0;
  input [0:0]Q;
  input ap_clk;
  input [31:0]D;
  input [31:0]FW;

  wire [31:0]D;
  wire [31:0]FW;
  wire [0:0]Q;
  wire ap_clk;
  wire buff0_reg_i_10_n_0;
  wire buff0_reg_i_10_n_1;
  wire buff0_reg_i_10_n_2;
  wire buff0_reg_i_10_n_3;
  wire buff0_reg_i_11_n_0;
  wire buff0_reg_i_11_n_1;
  wire buff0_reg_i_11_n_2;
  wire buff0_reg_i_11_n_3;
  wire buff0_reg_i_43_n_0;
  wire buff0_reg_i_44_n_0;
  wire buff0_reg_i_45_n_0;
  wire buff0_reg_i_46_n_0;
  wire buff0_reg_i_47_n_0;
  wire buff0_reg_i_48_n_0;
  wire buff0_reg_i_49_n_0;
  wire buff0_reg_i_50_n_0;
  wire buff0_reg_i_51_n_0;
  wire buff0_reg_i_52_n_0;
  wire buff0_reg_i_53_n_0;
  wire buff0_reg_i_54_n_0;
  wire buff0_reg_i_55_n_0;
  wire buff0_reg_i_56_n_0;
  wire buff0_reg_i_57_n_0;
  wire buff0_reg_i_58_n_0;
  wire buff0_reg_i_59_n_0;
  wire buff0_reg_i_60_n_0;
  wire buff0_reg_i_61_n_0;
  wire buff0_reg_i_62_n_0;
  wire buff0_reg_i_7_n_0;
  wire buff0_reg_i_7_n_1;
  wire buff0_reg_i_7_n_2;
  wire buff0_reg_i_7_n_3;
  wire buff0_reg_i_8_n_0;
  wire buff0_reg_i_8_n_1;
  wire buff0_reg_i_8_n_2;
  wire buff0_reg_i_8_n_3;
  wire buff0_reg_i_9_n_0;
  wire buff0_reg_i_9_n_1;
  wire buff0_reg_i_9_n_2;
  wire buff0_reg_i_9_n_3;
  wire buff1_reg_i_10_n_0;
  wire buff1_reg_i_11_n_0;
  wire buff1_reg_i_12_n_0;
  wire buff1_reg_i_13_n_0;
  wire buff1_reg_i_14_n_0;
  wire buff1_reg_i_15_n_0;
  wire buff1_reg_i_1_n_1;
  wire buff1_reg_i_1_n_2;
  wire buff1_reg_i_1_n_3;
  wire buff1_reg_i_2_n_0;
  wire buff1_reg_i_2_n_1;
  wire buff1_reg_i_2_n_2;
  wire buff1_reg_i_2_n_3;
  wire buff1_reg_i_3_n_0;
  wire buff1_reg_i_3_n_1;
  wire buff1_reg_i_3_n_2;
  wire buff1_reg_i_3_n_3;
  wire buff1_reg_i_4_n_0;
  wire buff1_reg_i_5_n_0;
  wire buff1_reg_i_6_n_0;
  wire buff1_reg_i_7_n_0;
  wire buff1_reg_i_8_n_0;
  wire buff1_reg_i_9_n_0;
  wire \p_reg[16]__0_n_0 ;
  wire [63:0]p_reg__0_0;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_58;
  wire p_reg__0_n_59;
  wire p_reg__0_n_60;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_14_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_0;
  wire tmp_product_i_1_n_1;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_7_n_0;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]NLW_buff1_reg_i_1_CO_UNCONNECTED;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_10
       (.CI(buff0_reg_i_11_n_0),
        .CO({buff0_reg_i_10_n_0,buff0_reg_i_10_n_1,buff0_reg_i_10_n_2,buff0_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86}),
        .O(p_reg__0_0[39:36]),
        .S({buff0_reg_i_55_n_0,buff0_reg_i_56_n_0,buff0_reg_i_57_n_0,buff0_reg_i_58_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_11
       (.CI(tmp_product_i_1_n_0),
        .CO({buff0_reg_i_11_n_0,buff0_reg_i_11_n_1,buff0_reg_i_11_n_2,buff0_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90}),
        .O(p_reg__0_0[35:32]),
        .S({buff0_reg_i_59_n_0,buff0_reg_i_60_n_0,buff0_reg_i_61_n_0,buff0_reg_i_62_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_43
       (.I0(p_reg__0_n_71),
        .I1(p_reg_n_88),
        .O(buff0_reg_i_43_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_44
       (.I0(p_reg__0_n_72),
        .I1(p_reg_n_89),
        .O(buff0_reg_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_45
       (.I0(p_reg__0_n_73),
        .I1(p_reg_n_90),
        .O(buff0_reg_i_45_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_46
       (.I0(p_reg__0_n_74),
        .I1(p_reg_n_91),
        .O(buff0_reg_i_46_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_47
       (.I0(p_reg__0_n_75),
        .I1(p_reg_n_92),
        .O(buff0_reg_i_47_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_48
       (.I0(p_reg__0_n_76),
        .I1(p_reg_n_93),
        .O(buff0_reg_i_48_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_49
       (.I0(p_reg__0_n_77),
        .I1(p_reg_n_94),
        .O(buff0_reg_i_49_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_50
       (.I0(p_reg__0_n_78),
        .I1(p_reg_n_95),
        .O(buff0_reg_i_50_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_51
       (.I0(p_reg__0_n_79),
        .I1(p_reg_n_96),
        .O(buff0_reg_i_51_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_52
       (.I0(p_reg__0_n_80),
        .I1(p_reg_n_97),
        .O(buff0_reg_i_52_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_53
       (.I0(p_reg__0_n_81),
        .I1(p_reg_n_98),
        .O(buff0_reg_i_53_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_54
       (.I0(p_reg__0_n_82),
        .I1(p_reg_n_99),
        .O(buff0_reg_i_54_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_55
       (.I0(p_reg__0_n_83),
        .I1(p_reg_n_100),
        .O(buff0_reg_i_55_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_56
       (.I0(p_reg__0_n_84),
        .I1(p_reg_n_101),
        .O(buff0_reg_i_56_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_57
       (.I0(p_reg__0_n_85),
        .I1(p_reg_n_102),
        .O(buff0_reg_i_57_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_58
       (.I0(p_reg__0_n_86),
        .I1(p_reg_n_103),
        .O(buff0_reg_i_58_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_59
       (.I0(p_reg__0_n_87),
        .I1(p_reg_n_104),
        .O(buff0_reg_i_59_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_60
       (.I0(p_reg__0_n_88),
        .I1(p_reg_n_105),
        .O(buff0_reg_i_60_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_61
       (.I0(p_reg__0_n_89),
        .I1(\p_reg_n_0_[16] ),
        .O(buff0_reg_i_61_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg_i_62
       (.I0(p_reg__0_n_90),
        .I1(\p_reg_n_0_[15] ),
        .O(buff0_reg_i_62_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_7
       (.CI(buff0_reg_i_8_n_0),
        .CO({buff0_reg_i_7_n_0,buff0_reg_i_7_n_1,buff0_reg_i_7_n_2,buff0_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74}),
        .O(p_reg__0_0[51:48]),
        .S({buff0_reg_i_43_n_0,buff0_reg_i_44_n_0,buff0_reg_i_45_n_0,buff0_reg_i_46_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_8
       (.CI(buff0_reg_i_9_n_0),
        .CO({buff0_reg_i_8_n_0,buff0_reg_i_8_n_1,buff0_reg_i_8_n_2,buff0_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78}),
        .O(p_reg__0_0[47:44]),
        .S({buff0_reg_i_47_n_0,buff0_reg_i_48_n_0,buff0_reg_i_49_n_0,buff0_reg_i_50_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_9
       (.CI(buff0_reg_i_10_n_0),
        .CO({buff0_reg_i_9_n_0,buff0_reg_i_9_n_1,buff0_reg_i_9_n_2,buff0_reg_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82}),
        .O(p_reg__0_0[43:40]),
        .S({buff0_reg_i_51_n_0,buff0_reg_i_52_n_0,buff0_reg_i_53_n_0,buff0_reg_i_54_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_1
       (.CI(buff1_reg_i_2_n_0),
        .CO({NLW_buff1_reg_i_1_CO_UNCONNECTED[3],buff1_reg_i_1_n_1,buff1_reg_i_1_n_2,buff1_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62}),
        .O(p_reg__0_0[63:60]),
        .S({buff1_reg_i_4_n_0,buff1_reg_i_5_n_0,buff1_reg_i_6_n_0,buff1_reg_i_7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_10
       (.I0(p_reg__0_n_65),
        .I1(p_reg_n_82),
        .O(buff1_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_11
       (.I0(p_reg__0_n_66),
        .I1(p_reg_n_83),
        .O(buff1_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_12
       (.I0(p_reg__0_n_67),
        .I1(p_reg_n_84),
        .O(buff1_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_13
       (.I0(p_reg__0_n_68),
        .I1(p_reg_n_85),
        .O(buff1_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_14
       (.I0(p_reg__0_n_69),
        .I1(p_reg_n_86),
        .O(buff1_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_15
       (.I0(p_reg__0_n_70),
        .I1(p_reg_n_87),
        .O(buff1_reg_i_15_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_2
       (.CI(buff1_reg_i_3_n_0),
        .CO({buff1_reg_i_2_n_0,buff1_reg_i_2_n_1,buff1_reg_i_2_n_2,buff1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66}),
        .O(p_reg__0_0[59:56]),
        .S({buff1_reg_i_8_n_0,buff1_reg_i_9_n_0,buff1_reg_i_10_n_0,buff1_reg_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff1_reg_i_3
       (.CI(buff0_reg_i_7_n_0),
        .CO({buff1_reg_i_3_n_0,buff1_reg_i_3_n_1,buff1_reg_i_3_n_2,buff1_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70}),
        .O(p_reg__0_0[55:52]),
        .S({buff1_reg_i_12_n_0,buff1_reg_i_13_n_0,buff1_reg_i_14_n_0,buff1_reg_i_15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_4
       (.I0(p_reg__0_n_59),
        .I1(p_reg_n_76),
        .O(buff1_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_5
       (.I0(p_reg__0_n_60),
        .I1(p_reg_n_77),
        .O(buff1_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_6
       (.I0(p_reg__0_n_61),
        .I1(p_reg_n_78),
        .O(buff1_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_7
       (.I0(p_reg__0_n_62),
        .I1(p_reg_n_79),
        .O(buff1_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_8
       (.I0(p_reg__0_n_63),
        .I1(p_reg_n_80),
        .O(buff1_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff1_reg_i_9
       (.I0(p_reg__0_n_64),
        .I1(p_reg_n_81),
        .O(buff1_reg_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,FW[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(p_reg__0_0[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(p_reg__0_0[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(p_reg__0_0[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(p_reg__0_0[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(p_reg__0_0[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(p_reg__0_0[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(p_reg__0_0[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(p_reg__0_0[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(p_reg__0_0[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(p_reg__0_0[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(p_reg__0_0[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(p_reg__0_0[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(p_reg__0_0[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(p_reg__0_0[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(p_reg__0_0[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(p_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,FW[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_58,p_reg__0_n_59,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,FW[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,FW[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({tmp_product_i_1_n_0,tmp_product_i_1_n_1,tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94}),
        .O(p_reg__0_0[31:28]),
        .S({tmp_product_i_5_n_0,tmp_product_i_6_n_0,tmp_product_i_7_n_0,tmp_product_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_10
       (.I0(p_reg__0_n_96),
        .I1(\p_reg_n_0_[9] ),
        .O(tmp_product_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_11
       (.I0(p_reg__0_n_97),
        .I1(\p_reg_n_0_[8] ),
        .O(tmp_product_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_12
       (.I0(p_reg__0_n_98),
        .I1(\p_reg_n_0_[7] ),
        .O(tmp_product_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_13
       (.I0(p_reg__0_n_99),
        .I1(\p_reg_n_0_[6] ),
        .O(tmp_product_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_14
       (.I0(p_reg__0_n_100),
        .I1(\p_reg_n_0_[5] ),
        .O(tmp_product_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_15
       (.I0(p_reg__0_n_101),
        .I1(\p_reg_n_0_[4] ),
        .O(tmp_product_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_16
       (.I0(p_reg__0_n_102),
        .I1(\p_reg_n_0_[3] ),
        .O(tmp_product_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_17
       (.I0(p_reg__0_n_103),
        .I1(\p_reg_n_0_[2] ),
        .O(tmp_product_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_18
       (.I0(p_reg__0_n_104),
        .I1(\p_reg_n_0_[1] ),
        .O(tmp_product_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_19
       (.I0(p_reg__0_n_105),
        .I1(\p_reg_n_0_[0] ),
        .O(tmp_product_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98}),
        .O(p_reg__0_0[27:24]),
        .S({tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0,tmp_product_i_12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102}),
        .O(p_reg__0_0[23:20]),
        .S({tmp_product_i_13_n_0,tmp_product_i_14_n_0,tmp_product_i_15_n_0,tmp_product_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4
       (.CI(1'b0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,1'b0}),
        .O(p_reg__0_0[19:16]),
        .S({tmp_product_i_17_n_0,tmp_product_i_18_n_0,tmp_product_i_19_n_0,\p_reg[16]__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_5
       (.I0(p_reg__0_n_91),
        .I1(\p_reg_n_0_[14] ),
        .O(tmp_product_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_6
       (.I0(p_reg__0_n_92),
        .I1(\p_reg_n_0_[13] ),
        .O(tmp_product_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_7
       (.I0(p_reg__0_n_93),
        .I1(\p_reg_n_0_[12] ),
        .O(tmp_product_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_8
       (.I0(p_reg__0_n_94),
        .I1(\p_reg_n_0_[11] ),
        .O(tmp_product_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_i_9
       (.I0(p_reg__0_n_95),
        .I1(\p_reg_n_0_[10] ),
        .O(tmp_product_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32ns_64ns_96_5_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_32ns_64ns_96_5_1
   (reg_7000,
    grp_fu_695_p2,
    \FH_read_reg_1973_reg[30] ,
    \outH_reg_2016_reg[30] ,
    \buff2_reg[95] ,
    Q,
    grp_fu_1005_ce,
    ap_clk,
    D,
    buff1_reg__1,
    \ap_CS_fsm_reg[49]_i_3 ,
    \ap_CS_fsm_reg[49]_i_3_0 ,
    \ap_CS_fsm_reg[49]_i_2 ,
    FW_read_reg_1958,
    buff1_reg__1_0);
  output reg_7000;
  output [31:0]grp_fu_695_p2;
  output [0:0]\FH_read_reg_1973_reg[30] ;
  output [0:0]\outH_reg_2016_reg[30] ;
  output [95:0]\buff2_reg[95] ;
  input [1:0]Q;
  input grp_fu_1005_ce;
  input ap_clk;
  input [63:0]D;
  input buff1_reg__1;
  input [31:0]\ap_CS_fsm_reg[49]_i_3 ;
  input [31:0]\ap_CS_fsm_reg[49]_i_3_0 ;
  input [31:0]\ap_CS_fsm_reg[49]_i_2 ;
  input [31:0]FW_read_reg_1958;
  input [31:0]buff1_reg__1_0;

  wire [63:0]D;
  wire [0:0]\FH_read_reg_1973_reg[30] ;
  wire [31:0]FW_read_reg_1958;
  wire [1:0]Q;
  wire [31:0]\ap_CS_fsm_reg[49]_i_2 ;
  wire [31:0]\ap_CS_fsm_reg[49]_i_3 ;
  wire [31:0]\ap_CS_fsm_reg[49]_i_3_0 ;
  wire ap_clk;
  wire buff1_reg__1;
  wire [31:0]buff1_reg__1_0;
  wire [95:0]\buff2_reg[95] ;
  wire grp_fu_1005_ce;
  wire [31:0]grp_fu_695_p2;
  wire [0:0]\outH_reg_2016_reg[30] ;
  wire reg_7000;

  nn_conv_combined_0_0_conv_combined_mul_32ns_64ns_96_5_1_Multiplier_2 conv_combined_mul_32ns_64ns_96_5_1_Multiplier_2_U
       (.A(grp_fu_695_p2[16:0]),
        .B(grp_fu_695_p2[31:17]),
        .D(D),
        .\FH_read_reg_1973_reg[30] (\FH_read_reg_1973_reg[30] ),
        .FW_read_reg_1958(FW_read_reg_1958),
        .Q(Q),
        .\ap_CS_fsm_reg[25] (reg_7000),
        .\ap_CS_fsm_reg[49]_i_2_0 (\ap_CS_fsm_reg[49]_i_2 ),
        .\ap_CS_fsm_reg[49]_i_3_0 (\ap_CS_fsm_reg[49]_i_3 ),
        .\ap_CS_fsm_reg[49]_i_3_1 (\ap_CS_fsm_reg[49]_i_3_0 ),
        .ap_clk(ap_clk),
        .buff1_reg__1_0(buff1_reg__1),
        .buff1_reg__1_1(buff1_reg__1_0),
        .\buff2_reg[95]_0 (\buff2_reg[95] ),
        .grp_fu_1005_ce(grp_fu_1005_ce),
        .\outH_reg_2016_reg[30] (\outH_reg_2016_reg[30] ));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32ns_64ns_96_5_1_Multiplier_2" *) 
module nn_conv_combined_0_0_conv_combined_mul_32ns_64ns_96_5_1_Multiplier_2
   (\ap_CS_fsm_reg[25] ,
    B,
    A,
    \FH_read_reg_1973_reg[30] ,
    \outH_reg_2016_reg[30] ,
    \buff2_reg[95]_0 ,
    Q,
    grp_fu_1005_ce,
    ap_clk,
    D,
    buff1_reg__1_0,
    \ap_CS_fsm_reg[49]_i_3_0 ,
    \ap_CS_fsm_reg[49]_i_3_1 ,
    \ap_CS_fsm_reg[49]_i_2_0 ,
    FW_read_reg_1958,
    buff1_reg__1_1);
  output \ap_CS_fsm_reg[25] ;
  output [14:0]B;
  output [16:0]A;
  output [0:0]\FH_read_reg_1973_reg[30] ;
  output [0:0]\outH_reg_2016_reg[30] ;
  output [95:0]\buff2_reg[95]_0 ;
  input [1:0]Q;
  input grp_fu_1005_ce;
  input ap_clk;
  input [63:0]D;
  input buff1_reg__1_0;
  input [31:0]\ap_CS_fsm_reg[49]_i_3_0 ;
  input [31:0]\ap_CS_fsm_reg[49]_i_3_1 ;
  input [31:0]\ap_CS_fsm_reg[49]_i_2_0 ;
  input [31:0]FW_read_reg_1958;
  input [31:0]buff1_reg__1_1;

  wire [16:0]A;
  wire [14:0]B;
  wire [63:0]D;
  wire [0:0]\FH_read_reg_1973_reg[30] ;
  wire [31:0]FW_read_reg_1958;
  wire [1:0]Q;
  wire \ap_CS_fsm[49]_i_10_n_0 ;
  wire \ap_CS_fsm[49]_i_11_n_0 ;
  wire \ap_CS_fsm[49]_i_12_n_0 ;
  wire \ap_CS_fsm[49]_i_14_n_0 ;
  wire \ap_CS_fsm[49]_i_15_n_0 ;
  wire \ap_CS_fsm[49]_i_16_n_0 ;
  wire \ap_CS_fsm[49]_i_18_n_0 ;
  wire \ap_CS_fsm[49]_i_19_n_0 ;
  wire \ap_CS_fsm[49]_i_20_n_0 ;
  wire \ap_CS_fsm[49]_i_21_n_0 ;
  wire \ap_CS_fsm[49]_i_22_n_0 ;
  wire \ap_CS_fsm[49]_i_23_n_0 ;
  wire \ap_CS_fsm[49]_i_24_n_0 ;
  wire \ap_CS_fsm[49]_i_25_n_0 ;
  wire \ap_CS_fsm[49]_i_27_n_0 ;
  wire \ap_CS_fsm[49]_i_28_n_0 ;
  wire \ap_CS_fsm[49]_i_29_n_0 ;
  wire \ap_CS_fsm[49]_i_30_n_0 ;
  wire \ap_CS_fsm[49]_i_32_n_0 ;
  wire \ap_CS_fsm[49]_i_33_n_0 ;
  wire \ap_CS_fsm[49]_i_34_n_0 ;
  wire \ap_CS_fsm[49]_i_35_n_0 ;
  wire \ap_CS_fsm[49]_i_36_n_0 ;
  wire \ap_CS_fsm[49]_i_37_n_0 ;
  wire \ap_CS_fsm[49]_i_38_n_0 ;
  wire \ap_CS_fsm[49]_i_39_n_0 ;
  wire \ap_CS_fsm[49]_i_40_n_0 ;
  wire \ap_CS_fsm[49]_i_41_n_0 ;
  wire \ap_CS_fsm[49]_i_42_n_0 ;
  wire \ap_CS_fsm[49]_i_43_n_0 ;
  wire \ap_CS_fsm[49]_i_44_n_0 ;
  wire \ap_CS_fsm[49]_i_45_n_0 ;
  wire \ap_CS_fsm[49]_i_46_n_0 ;
  wire \ap_CS_fsm[49]_i_47_n_0 ;
  wire \ap_CS_fsm[49]_i_48_n_0 ;
  wire \ap_CS_fsm[49]_i_49_n_0 ;
  wire \ap_CS_fsm[49]_i_50_n_0 ;
  wire \ap_CS_fsm[49]_i_51_n_0 ;
  wire \ap_CS_fsm[49]_i_5_n_0 ;
  wire \ap_CS_fsm[49]_i_6_n_0 ;
  wire \ap_CS_fsm[49]_i_7_n_0 ;
  wire \ap_CS_fsm[49]_i_8_n_0 ;
  wire \ap_CS_fsm[49]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[49]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[49]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[49]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[49]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[49]_i_17_n_0 ;
  wire \ap_CS_fsm_reg[49]_i_17_n_1 ;
  wire \ap_CS_fsm_reg[49]_i_17_n_2 ;
  wire \ap_CS_fsm_reg[49]_i_17_n_3 ;
  wire \ap_CS_fsm_reg[49]_i_26_n_0 ;
  wire \ap_CS_fsm_reg[49]_i_26_n_1 ;
  wire \ap_CS_fsm_reg[49]_i_26_n_2 ;
  wire \ap_CS_fsm_reg[49]_i_26_n_3 ;
  wire [31:0]\ap_CS_fsm_reg[49]_i_2_0 ;
  wire \ap_CS_fsm_reg[49]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[49]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[49]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[49]_i_31_n_0 ;
  wire \ap_CS_fsm_reg[49]_i_31_n_1 ;
  wire \ap_CS_fsm_reg[49]_i_31_n_2 ;
  wire \ap_CS_fsm_reg[49]_i_31_n_3 ;
  wire [31:0]\ap_CS_fsm_reg[49]_i_3_0 ;
  wire [31:0]\ap_CS_fsm_reg[49]_i_3_1 ;
  wire \ap_CS_fsm_reg[49]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[49]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[49]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[49]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[49]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[49]_i_4_n_3 ;
  wire ap_clk;
  wire buff0_reg__0_i_10_n_0;
  wire buff0_reg__0_i_11_n_0;
  wire buff0_reg__0_i_12_n_0;
  wire buff0_reg__0_i_13_n_0;
  wire buff0_reg__0_i_14_n_0;
  wire buff0_reg__0_i_15_n_0;
  wire buff0_reg__0_i_16_n_0;
  wire buff0_reg__0_i_17_n_0;
  wire buff0_reg__0_i_18_n_0;
  wire buff0_reg__0_i_19_n_0;
  wire buff0_reg__0_i_1_n_0;
  wire buff0_reg__0_i_1_n_1;
  wire buff0_reg__0_i_1_n_2;
  wire buff0_reg__0_i_1_n_3;
  wire buff0_reg__0_i_20_n_0;
  wire buff0_reg__0_i_21_n_0;
  wire buff0_reg__0_i_22_n_0;
  wire buff0_reg__0_i_23_n_0;
  wire buff0_reg__0_i_24_n_0;
  wire buff0_reg__0_i_25_n_0;
  wire buff0_reg__0_i_26_n_0;
  wire buff0_reg__0_i_27_n_0;
  wire buff0_reg__0_i_28_n_0;
  wire buff0_reg__0_i_29_n_0;
  wire buff0_reg__0_i_2_n_0;
  wire buff0_reg__0_i_2_n_1;
  wire buff0_reg__0_i_2_n_2;
  wire buff0_reg__0_i_2_n_3;
  wire buff0_reg__0_i_30_n_0;
  wire buff0_reg__0_i_31_n_0;
  wire buff0_reg__0_i_32_n_0;
  wire buff0_reg__0_i_33_n_0;
  wire buff0_reg__0_i_34_n_0;
  wire buff0_reg__0_i_3_n_0;
  wire buff0_reg__0_i_3_n_1;
  wire buff0_reg__0_i_3_n_2;
  wire buff0_reg__0_i_3_n_3;
  wire buff0_reg__0_i_4_n_0;
  wire buff0_reg__0_i_4_n_1;
  wire buff0_reg__0_i_4_n_2;
  wire buff0_reg__0_i_4_n_3;
  wire buff0_reg__0_i_5_n_0;
  wire buff0_reg__0_i_6_n_0;
  wire buff0_reg__0_i_7_n_0;
  wire buff0_reg__0_i_8_n_0;
  wire buff0_reg__0_i_9_n_0;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__1_n_100;
  wire buff0_reg__1_n_101;
  wire buff0_reg__1_n_102;
  wire buff0_reg__1_n_103;
  wire buff0_reg__1_n_104;
  wire buff0_reg__1_n_105;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__1_n_58;
  wire buff0_reg__1_n_59;
  wire buff0_reg__1_n_60;
  wire buff0_reg__1_n_61;
  wire buff0_reg__1_n_62;
  wire buff0_reg__1_n_63;
  wire buff0_reg__1_n_64;
  wire buff0_reg__1_n_65;
  wire buff0_reg__1_n_66;
  wire buff0_reg__1_n_67;
  wire buff0_reg__1_n_68;
  wire buff0_reg__1_n_69;
  wire buff0_reg__1_n_70;
  wire buff0_reg__1_n_71;
  wire buff0_reg__1_n_72;
  wire buff0_reg__1_n_73;
  wire buff0_reg__1_n_74;
  wire buff0_reg__1_n_75;
  wire buff0_reg__1_n_76;
  wire buff0_reg__1_n_77;
  wire buff0_reg__1_n_78;
  wire buff0_reg__1_n_79;
  wire buff0_reg__1_n_80;
  wire buff0_reg__1_n_81;
  wire buff0_reg__1_n_82;
  wire buff0_reg__1_n_83;
  wire buff0_reg__1_n_84;
  wire buff0_reg__1_n_85;
  wire buff0_reg__1_n_86;
  wire buff0_reg__1_n_87;
  wire buff0_reg__1_n_88;
  wire buff0_reg__1_n_89;
  wire buff0_reg__1_n_90;
  wire buff0_reg__1_n_91;
  wire buff0_reg__1_n_92;
  wire buff0_reg__1_n_93;
  wire buff0_reg__1_n_94;
  wire buff0_reg__1_n_95;
  wire buff0_reg__1_n_96;
  wire buff0_reg__1_n_97;
  wire buff0_reg__1_n_98;
  wire buff0_reg__1_n_99;
  wire buff0_reg_i_12_n_0;
  wire buff0_reg_i_13_n_0;
  wire buff0_reg_i_14_n_0;
  wire buff0_reg_i_15_n_0;
  wire buff0_reg_i_16_n_0;
  wire buff0_reg_i_17_n_0;
  wire buff0_reg_i_18_n_0;
  wire buff0_reg_i_19_n_0;
  wire buff0_reg_i_20_n_0;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_22_n_0;
  wire buff0_reg_i_23_n_0;
  wire buff0_reg_i_24_n_0;
  wire buff0_reg_i_25_n_0;
  wire buff0_reg_i_26_n_0;
  wire buff0_reg_i_27_n_0;
  wire buff0_reg_i_28_n_0;
  wire buff0_reg_i_29_n_0;
  wire buff0_reg_i_30_n_0;
  wire buff0_reg_i_31_n_0;
  wire buff0_reg_i_32_n_0;
  wire buff0_reg_i_33_n_0;
  wire buff0_reg_i_34_n_0;
  wire buff0_reg_i_35_n_0;
  wire buff0_reg_i_36_n_0;
  wire buff0_reg_i_37_n_0;
  wire buff0_reg_i_38_n_0;
  wire buff0_reg_i_39_n_0;
  wire buff0_reg_i_3_n_1;
  wire buff0_reg_i_3_n_2;
  wire buff0_reg_i_3_n_3;
  wire buff0_reg_i_40_n_0;
  wire buff0_reg_i_41_n_0;
  wire buff0_reg_i_42_n_0;
  wire buff0_reg_i_4_n_0;
  wire buff0_reg_i_4_n_1;
  wire buff0_reg_i_4_n_2;
  wire buff0_reg_i_4_n_3;
  wire buff0_reg_i_5_n_0;
  wire buff0_reg_i_5_n_1;
  wire buff0_reg_i_5_n_2;
  wire buff0_reg_i_5_n_3;
  wire buff0_reg_i_6_n_0;
  wire buff0_reg_i_6_n_1;
  wire buff0_reg_i_6_n_2;
  wire buff0_reg_i_6_n_3;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__1_0;
  wire [31:0]buff1_reg__1_1;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_58;
  wire buff1_reg__1_n_59;
  wire buff1_reg__1_n_60;
  wire buff1_reg__1_n_61;
  wire buff1_reg__1_n_62;
  wire buff1_reg__1_n_63;
  wire buff1_reg__1_n_64;
  wire buff1_reg__1_n_65;
  wire buff1_reg__1_n_66;
  wire buff1_reg__1_n_67;
  wire buff1_reg__1_n_68;
  wire buff1_reg__1_n_69;
  wire buff1_reg__1_n_70;
  wire buff1_reg__1_n_71;
  wire buff1_reg__1_n_72;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire [95:33]buff1_reg__2;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[64]_i_2_n_0 ;
  wire \buff2[64]_i_3_n_0 ;
  wire \buff2[64]_i_4_n_0 ;
  wire \buff2[64]_i_5_n_0 ;
  wire \buff2[64]_i_6_n_0 ;
  wire \buff2[64]_i_7_n_0 ;
  wire \buff2[64]_i_8_n_0 ;
  wire \buff2[64]_i_9_n_0 ;
  wire \buff2[68]_i_2_n_0 ;
  wire \buff2[68]_i_3_n_0 ;
  wire \buff2[68]_i_4_n_0 ;
  wire \buff2[68]_i_5_n_0 ;
  wire \buff2[68]_i_6_n_0 ;
  wire \buff2[68]_i_7_n_0 ;
  wire \buff2[68]_i_8_n_0 ;
  wire \buff2[68]_i_9_n_0 ;
  wire \buff2[72]_i_2_n_0 ;
  wire \buff2[72]_i_3_n_0 ;
  wire \buff2[72]_i_4_n_0 ;
  wire \buff2[72]_i_5_n_0 ;
  wire \buff2[72]_i_6_n_0 ;
  wire \buff2[72]_i_7_n_0 ;
  wire \buff2[72]_i_8_n_0 ;
  wire \buff2[72]_i_9_n_0 ;
  wire \buff2[76]_i_2_n_0 ;
  wire \buff2[76]_i_3_n_0 ;
  wire \buff2[76]_i_4_n_0 ;
  wire \buff2[76]_i_5_n_0 ;
  wire \buff2[76]_i_6_n_0 ;
  wire \buff2[76]_i_7_n_0 ;
  wire \buff2[76]_i_8_n_0 ;
  wire \buff2[76]_i_9_n_0 ;
  wire \buff2[80]_i_2_n_0 ;
  wire \buff2[80]_i_3_n_0 ;
  wire \buff2[80]_i_4_n_0 ;
  wire \buff2[80]_i_5_n_0 ;
  wire \buff2[80]_i_6_n_0 ;
  wire \buff2[80]_i_7_n_0 ;
  wire \buff2[80]_i_8_n_0 ;
  wire \buff2[80]_i_9_n_0 ;
  wire \buff2[84]_i_2_n_0 ;
  wire \buff2[84]_i_3_n_0 ;
  wire \buff2[84]_i_4_n_0 ;
  wire \buff2[84]_i_5_n_0 ;
  wire \buff2[84]_i_6_n_0 ;
  wire \buff2[84]_i_7_n_0 ;
  wire \buff2[84]_i_8_n_0 ;
  wire \buff2[84]_i_9_n_0 ;
  wire \buff2[88]_i_2_n_0 ;
  wire \buff2[88]_i_3_n_0 ;
  wire \buff2[88]_i_4_n_0 ;
  wire \buff2[88]_i_5_n_0 ;
  wire \buff2[88]_i_6_n_0 ;
  wire \buff2[88]_i_7_n_0 ;
  wire \buff2[88]_i_8_n_0 ;
  wire \buff2[88]_i_9_n_0 ;
  wire \buff2[92]_i_2_n_0 ;
  wire \buff2[92]_i_3_n_0 ;
  wire \buff2[92]_i_4_n_0 ;
  wire \buff2[92]_i_5_n_0 ;
  wire \buff2[92]_i_6_n_0 ;
  wire \buff2[92]_i_7_n_0 ;
  wire \buff2[92]_i_8_n_0 ;
  wire \buff2[92]_i_9_n_0 ;
  wire \buff2[95]_i_2_n_0 ;
  wire \buff2[95]_i_3_n_0 ;
  wire \buff2[95]_i_4_n_0 ;
  wire \buff2[95]_i_5_n_0 ;
  wire \buff2[95]_i_6_n_0 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire \buff2_reg[64]_i_1_n_0 ;
  wire \buff2_reg[64]_i_1_n_1 ;
  wire \buff2_reg[64]_i_1_n_2 ;
  wire \buff2_reg[64]_i_1_n_3 ;
  wire \buff2_reg[68]_i_1_n_0 ;
  wire \buff2_reg[68]_i_1_n_1 ;
  wire \buff2_reg[68]_i_1_n_2 ;
  wire \buff2_reg[68]_i_1_n_3 ;
  wire \buff2_reg[72]_i_1_n_0 ;
  wire \buff2_reg[72]_i_1_n_1 ;
  wire \buff2_reg[72]_i_1_n_2 ;
  wire \buff2_reg[72]_i_1_n_3 ;
  wire \buff2_reg[76]_i_1_n_0 ;
  wire \buff2_reg[76]_i_1_n_1 ;
  wire \buff2_reg[76]_i_1_n_2 ;
  wire \buff2_reg[76]_i_1_n_3 ;
  wire \buff2_reg[80]_i_1_n_0 ;
  wire \buff2_reg[80]_i_1_n_1 ;
  wire \buff2_reg[80]_i_1_n_2 ;
  wire \buff2_reg[80]_i_1_n_3 ;
  wire \buff2_reg[84]_i_1_n_0 ;
  wire \buff2_reg[84]_i_1_n_1 ;
  wire \buff2_reg[84]_i_1_n_2 ;
  wire \buff2_reg[84]_i_1_n_3 ;
  wire \buff2_reg[88]_i_1_n_0 ;
  wire \buff2_reg[88]_i_1_n_1 ;
  wire \buff2_reg[88]_i_1_n_2 ;
  wire \buff2_reg[88]_i_1_n_3 ;
  wire \buff2_reg[92]_i_1_n_0 ;
  wire \buff2_reg[92]_i_1_n_1 ;
  wire \buff2_reg[92]_i_1_n_2 ;
  wire \buff2_reg[92]_i_1_n_3 ;
  wire [95:0]\buff2_reg[95]_0 ;
  wire \buff2_reg[95]_i_1_n_2 ;
  wire \buff2_reg[95]_i_1_n_3 ;
  wire grp_fu_1005_ce;
  wire [0:0]\outH_reg_2016_reg[30] ;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_26_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[49]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_31_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[49]_i_4_O_UNCONNECTED ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_P_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_buff0_reg_i_3_CO_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_buff2_reg[95]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[95]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;

  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_10 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [28]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [29]),
        .O(\ap_CS_fsm[49]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_11 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [26]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [27]),
        .O(\ap_CS_fsm[49]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_12 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [24]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [25]),
        .O(\ap_CS_fsm[49]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[49]_i_14 
       (.I0(\ap_CS_fsm_reg[49]_i_3_1 [30]),
        .I1(\ap_CS_fsm_reg[49]_i_3_0 [30]),
        .I2(\ap_CS_fsm_reg[49]_i_3_1 [31]),
        .I3(\ap_CS_fsm_reg[49]_i_3_0 [31]),
        .O(\ap_CS_fsm[49]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_15 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [29]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [29]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [27]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [27]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [28]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [28]),
        .O(\ap_CS_fsm[49]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_16 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [26]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [26]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [25]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [25]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [24]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [24]),
        .O(\ap_CS_fsm[49]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_18 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [23]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [22]),
        .O(\ap_CS_fsm[49]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_19 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [21]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [20]),
        .O(\ap_CS_fsm[49]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_20 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [19]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [18]),
        .O(\ap_CS_fsm[49]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_21 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [17]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [16]),
        .O(\ap_CS_fsm[49]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_22 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [22]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [23]),
        .O(\ap_CS_fsm[49]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_23 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [20]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [21]),
        .O(\ap_CS_fsm[49]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_24 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [18]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [19]),
        .O(\ap_CS_fsm[49]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_25 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [16]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [17]),
        .O(\ap_CS_fsm[49]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_27 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [23]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [23]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [22]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [22]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [21]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [21]),
        .O(\ap_CS_fsm[49]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_28 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [20]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [20]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [18]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [18]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [19]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [19]),
        .O(\ap_CS_fsm[49]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_29 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [17]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [17]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [16]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [16]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [15]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [15]),
        .O(\ap_CS_fsm[49]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_30 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [14]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [14]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [13]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [13]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [12]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [12]),
        .O(\ap_CS_fsm[49]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_32 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [15]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [14]),
        .O(\ap_CS_fsm[49]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_33 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [13]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [12]),
        .O(\ap_CS_fsm[49]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_34 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [11]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [10]),
        .O(\ap_CS_fsm[49]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_35 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [9]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [8]),
        .O(\ap_CS_fsm[49]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_36 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [14]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [15]),
        .O(\ap_CS_fsm[49]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_37 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [12]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [13]),
        .O(\ap_CS_fsm[49]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_38 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [10]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [11]),
        .O(\ap_CS_fsm[49]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_39 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [8]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [9]),
        .O(\ap_CS_fsm[49]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_40 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [11]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [11]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [10]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [10]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [9]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [9]),
        .O(\ap_CS_fsm[49]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_41 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [8]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [8]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [7]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [7]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [6]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [6]),
        .O(\ap_CS_fsm[49]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_42 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [5]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [5]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [3]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [3]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [4]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [4]),
        .O(\ap_CS_fsm[49]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[49]_i_43 
       (.I0(\ap_CS_fsm_reg[49]_i_3_0 [2]),
        .I1(\ap_CS_fsm_reg[49]_i_3_1 [2]),
        .I2(\ap_CS_fsm_reg[49]_i_3_0 [0]),
        .I3(\ap_CS_fsm_reg[49]_i_3_1 [0]),
        .I4(\ap_CS_fsm_reg[49]_i_3_1 [1]),
        .I5(\ap_CS_fsm_reg[49]_i_3_0 [1]),
        .O(\ap_CS_fsm[49]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_44 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [7]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [6]),
        .O(\ap_CS_fsm[49]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_45 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [5]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [4]),
        .O(\ap_CS_fsm[49]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_46 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [3]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [2]),
        .O(\ap_CS_fsm[49]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_47 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [1]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [0]),
        .O(\ap_CS_fsm[49]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_48 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [6]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [7]),
        .O(\ap_CS_fsm[49]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_49 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [4]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [5]),
        .O(\ap_CS_fsm[49]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[49]_i_5 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [31]),
        .O(\ap_CS_fsm[49]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_50 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [2]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [3]),
        .O(\ap_CS_fsm[49]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_51 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [0]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [1]),
        .O(\ap_CS_fsm[49]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_6 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [29]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [28]),
        .O(\ap_CS_fsm[49]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_7 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [27]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [26]),
        .O(\ap_CS_fsm[49]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[49]_i_8 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [25]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [24]),
        .O(\ap_CS_fsm[49]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[49]_i_9 
       (.I0(\ap_CS_fsm_reg[49]_i_2_0 [30]),
        .I1(\ap_CS_fsm_reg[49]_i_2_0 [31]),
        .O(\ap_CS_fsm[49]_i_9_n_0 ));
  CARRY4 \ap_CS_fsm_reg[49]_i_13 
       (.CI(\ap_CS_fsm_reg[49]_i_26_n_0 ),
        .CO({\ap_CS_fsm_reg[49]_i_13_n_0 ,\ap_CS_fsm_reg[49]_i_13_n_1 ,\ap_CS_fsm_reg[49]_i_13_n_2 ,\ap_CS_fsm_reg[49]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[49]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[49]_i_27_n_0 ,\ap_CS_fsm[49]_i_28_n_0 ,\ap_CS_fsm[49]_i_29_n_0 ,\ap_CS_fsm[49]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[49]_i_17 
       (.CI(\ap_CS_fsm_reg[49]_i_31_n_0 ),
        .CO({\ap_CS_fsm_reg[49]_i_17_n_0 ,\ap_CS_fsm_reg[49]_i_17_n_1 ,\ap_CS_fsm_reg[49]_i_17_n_2 ,\ap_CS_fsm_reg[49]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[49]_i_32_n_0 ,\ap_CS_fsm[49]_i_33_n_0 ,\ap_CS_fsm[49]_i_34_n_0 ,\ap_CS_fsm[49]_i_35_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[49]_i_17_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[49]_i_36_n_0 ,\ap_CS_fsm[49]_i_37_n_0 ,\ap_CS_fsm[49]_i_38_n_0 ,\ap_CS_fsm[49]_i_39_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[49]_i_2 
       (.CI(\ap_CS_fsm_reg[49]_i_4_n_0 ),
        .CO({\outH_reg_2016_reg[30] ,\ap_CS_fsm_reg[49]_i_2_n_1 ,\ap_CS_fsm_reg[49]_i_2_n_2 ,\ap_CS_fsm_reg[49]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[49]_i_5_n_0 ,\ap_CS_fsm[49]_i_6_n_0 ,\ap_CS_fsm[49]_i_7_n_0 ,\ap_CS_fsm[49]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[49]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[49]_i_9_n_0 ,\ap_CS_fsm[49]_i_10_n_0 ,\ap_CS_fsm[49]_i_11_n_0 ,\ap_CS_fsm[49]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[49]_i_26 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[49]_i_26_n_0 ,\ap_CS_fsm_reg[49]_i_26_n_1 ,\ap_CS_fsm_reg[49]_i_26_n_2 ,\ap_CS_fsm_reg[49]_i_26_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[49]_i_26_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[49]_i_40_n_0 ,\ap_CS_fsm[49]_i_41_n_0 ,\ap_CS_fsm[49]_i_42_n_0 ,\ap_CS_fsm[49]_i_43_n_0 }));
  CARRY4 \ap_CS_fsm_reg[49]_i_3 
       (.CI(\ap_CS_fsm_reg[49]_i_13_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[49]_i_3_CO_UNCONNECTED [3],\FH_read_reg_1973_reg[30] ,\ap_CS_fsm_reg[49]_i_3_n_2 ,\ap_CS_fsm_reg[49]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[49]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[49]_i_14_n_0 ,\ap_CS_fsm[49]_i_15_n_0 ,\ap_CS_fsm[49]_i_16_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[49]_i_31 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[49]_i_31_n_0 ,\ap_CS_fsm_reg[49]_i_31_n_1 ,\ap_CS_fsm_reg[49]_i_31_n_2 ,\ap_CS_fsm_reg[49]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[49]_i_44_n_0 ,\ap_CS_fsm[49]_i_45_n_0 ,\ap_CS_fsm[49]_i_46_n_0 ,\ap_CS_fsm[49]_i_47_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[49]_i_31_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[49]_i_48_n_0 ,\ap_CS_fsm[49]_i_49_n_0 ,\ap_CS_fsm[49]_i_50_n_0 ,\ap_CS_fsm[49]_i_51_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[49]_i_4 
       (.CI(\ap_CS_fsm_reg[49]_i_17_n_0 ),
        .CO({\ap_CS_fsm_reg[49]_i_4_n_0 ,\ap_CS_fsm_reg[49]_i_4_n_1 ,\ap_CS_fsm_reg[49]_i_4_n_2 ,\ap_CS_fsm_reg[49]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[49]_i_18_n_0 ,\ap_CS_fsm[49]_i_19_n_0 ,\ap_CS_fsm[49]_i_20_n_0 ,\ap_CS_fsm[49]_i_21_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[49]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[49]_i_22_n_0 ,\ap_CS_fsm[49]_i_23_n_0 ,\ap_CS_fsm[49]_i_24_n_0 ,\ap_CS_fsm[49]_i_25_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(grp_fu_1005_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[25] ),
        .CEB2(grp_fu_1005_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_1005_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[50:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[25] ),
        .CEA2(grp_fu_1005_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1005_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_1005_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_1
       (.CI(buff0_reg__0_i_2_n_0),
        .CO({buff0_reg__0_i_1_n_0,buff0_reg__0_i_1_n_1,buff0_reg__0_i_1_n_2,buff0_reg__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_i_5_n_0,buff0_reg__0_i_6_n_0,buff0_reg__0_i_7_n_0,buff0_reg__0_i_8_n_0}),
        .O(A[15:12]),
        .S({buff0_reg__0_i_9_n_0,buff0_reg__0_i_10_n_0,buff0_reg__0_i_11_n_0,buff0_reg__0_i_12_n_0}));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_10
       (.I0(FW_read_reg_1958[13]),
        .I1(buff1_reg__1_1[13]),
        .I2(buff1_reg__1_1[14]),
        .I3(FW_read_reg_1958[14]),
        .O(buff0_reg__0_i_10_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_11
       (.I0(FW_read_reg_1958[12]),
        .I1(buff1_reg__1_1[12]),
        .I2(buff1_reg__1_1[13]),
        .I3(FW_read_reg_1958[13]),
        .O(buff0_reg__0_i_11_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_12
       (.I0(FW_read_reg_1958[11]),
        .I1(buff1_reg__1_1[11]),
        .I2(FW_read_reg_1958[12]),
        .I3(buff1_reg__1_1[12]),
        .O(buff0_reg__0_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_13
       (.I0(buff1_reg__1_1[10]),
        .I1(FW_read_reg_1958[10]),
        .O(buff0_reg__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_14
       (.I0(buff1_reg__1_1[9]),
        .I1(FW_read_reg_1958[9]),
        .O(buff0_reg__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_15
       (.I0(buff1_reg__1_1[8]),
        .I1(FW_read_reg_1958[8]),
        .O(buff0_reg__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_16
       (.I0(buff1_reg__1_1[7]),
        .I1(FW_read_reg_1958[7]),
        .O(buff0_reg__0_i_16_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_17
       (.I0(FW_read_reg_1958[10]),
        .I1(buff1_reg__1_1[10]),
        .I2(buff1_reg__1_1[11]),
        .I3(FW_read_reg_1958[11]),
        .O(buff0_reg__0_i_17_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_18
       (.I0(FW_read_reg_1958[9]),
        .I1(buff1_reg__1_1[9]),
        .I2(buff1_reg__1_1[10]),
        .I3(FW_read_reg_1958[10]),
        .O(buff0_reg__0_i_18_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_19
       (.I0(FW_read_reg_1958[8]),
        .I1(buff1_reg__1_1[8]),
        .I2(FW_read_reg_1958[9]),
        .I3(buff1_reg__1_1[9]),
        .O(buff0_reg__0_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_2
       (.CI(buff0_reg__0_i_3_n_0),
        .CO({buff0_reg__0_i_2_n_0,buff0_reg__0_i_2_n_1,buff0_reg__0_i_2_n_2,buff0_reg__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_i_13_n_0,buff0_reg__0_i_14_n_0,buff0_reg__0_i_15_n_0,buff0_reg__0_i_16_n_0}),
        .O(A[11:8]),
        .S({buff0_reg__0_i_17_n_0,buff0_reg__0_i_18_n_0,buff0_reg__0_i_19_n_0,buff0_reg__0_i_20_n_0}));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_20
       (.I0(FW_read_reg_1958[7]),
        .I1(buff1_reg__1_1[7]),
        .I2(buff1_reg__1_1[8]),
        .I3(FW_read_reg_1958[8]),
        .O(buff0_reg__0_i_20_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_21
       (.I0(buff1_reg__1_1[6]),
        .I1(FW_read_reg_1958[6]),
        .O(buff0_reg__0_i_21_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_22
       (.I0(buff1_reg__1_1[5]),
        .I1(FW_read_reg_1958[5]),
        .O(buff0_reg__0_i_22_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_23
       (.I0(buff1_reg__1_1[4]),
        .I1(FW_read_reg_1958[4]),
        .O(buff0_reg__0_i_23_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_24
       (.I0(buff1_reg__1_1[3]),
        .I1(FW_read_reg_1958[3]),
        .O(buff0_reg__0_i_24_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_25
       (.I0(FW_read_reg_1958[6]),
        .I1(buff1_reg__1_1[6]),
        .I2(buff1_reg__1_1[7]),
        .I3(FW_read_reg_1958[7]),
        .O(buff0_reg__0_i_25_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_26
       (.I0(FW_read_reg_1958[5]),
        .I1(buff1_reg__1_1[5]),
        .I2(FW_read_reg_1958[6]),
        .I3(buff1_reg__1_1[6]),
        .O(buff0_reg__0_i_26_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_27
       (.I0(FW_read_reg_1958[4]),
        .I1(buff1_reg__1_1[4]),
        .I2(buff1_reg__1_1[5]),
        .I3(FW_read_reg_1958[5]),
        .O(buff0_reg__0_i_27_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_28
       (.I0(FW_read_reg_1958[3]),
        .I1(buff1_reg__1_1[3]),
        .I2(FW_read_reg_1958[4]),
        .I3(buff1_reg__1_1[4]),
        .O(buff0_reg__0_i_28_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_29
       (.I0(buff1_reg__1_1[2]),
        .I1(FW_read_reg_1958[2]),
        .O(buff0_reg__0_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_3
       (.CI(buff0_reg__0_i_4_n_0),
        .CO({buff0_reg__0_i_3_n_0,buff0_reg__0_i_3_n_1,buff0_reg__0_i_3_n_2,buff0_reg__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_i_21_n_0,buff0_reg__0_i_22_n_0,buff0_reg__0_i_23_n_0,buff0_reg__0_i_24_n_0}),
        .O(A[7:4]),
        .S({buff0_reg__0_i_25_n_0,buff0_reg__0_i_26_n_0,buff0_reg__0_i_27_n_0,buff0_reg__0_i_28_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg__0_i_30
       (.I0(FW_read_reg_1958[1]),
        .O(buff0_reg__0_i_30_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_31
       (.I0(FW_read_reg_1958[2]),
        .I1(buff1_reg__1_1[2]),
        .I2(buff1_reg__1_1[3]),
        .I3(FW_read_reg_1958[3]),
        .O(buff0_reg__0_i_31_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    buff0_reg__0_i_32
       (.I0(FW_read_reg_1958[1]),
        .I1(buff1_reg__1_1[2]),
        .I2(FW_read_reg_1958[2]),
        .O(buff0_reg__0_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    buff0_reg__0_i_33
       (.I0(FW_read_reg_1958[1]),
        .I1(buff1_reg__1_1[1]),
        .O(buff0_reg__0_i_33_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    buff0_reg__0_i_34
       (.I0(buff1_reg__1_1[0]),
        .I1(FW_read_reg_1958[0]),
        .O(buff0_reg__0_i_34_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg__0_i_4
       (.CI(1'b0),
        .CO({buff0_reg__0_i_4_n_0,buff0_reg__0_i_4_n_1,buff0_reg__0_i_4_n_2,buff0_reg__0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_i_29_n_0,buff0_reg__0_i_30_n_0,FW_read_reg_1958[1],buff1_reg__1_1[0]}),
        .O(A[3:0]),
        .S({buff0_reg__0_i_31_n_0,buff0_reg__0_i_32_n_0,buff0_reg__0_i_33_n_0,buff0_reg__0_i_34_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_5
       (.I0(buff1_reg__1_1[14]),
        .I1(FW_read_reg_1958[14]),
        .O(buff0_reg__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_6
       (.I0(buff1_reg__1_1[13]),
        .I1(FW_read_reg_1958[13]),
        .O(buff0_reg__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_7
       (.I0(buff1_reg__1_1[12]),
        .I1(FW_read_reg_1958[12]),
        .O(buff0_reg__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg__0_i_8
       (.I0(buff1_reg__1_1[11]),
        .I1(FW_read_reg_1958[11]),
        .O(buff0_reg__0_i_8_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg__0_i_9
       (.I0(FW_read_reg_1958[14]),
        .I1(buff1_reg__1_1[14]),
        .I2(FW_read_reg_1958[15]),
        .I3(buff1_reg__1_1[15]),
        .O(buff0_reg__0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[25] ),
        .CEA2(grp_fu_1005_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1005_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_1005_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__1_n_58,buff0_reg__1_n_59,buff0_reg__1_n_60,buff0_reg__1_n_61,buff0_reg__1_n_62,buff0_reg__1_n_63,buff0_reg__1_n_64,buff0_reg__1_n_65,buff0_reg__1_n_66,buff0_reg__1_n_67,buff0_reg__1_n_68,buff0_reg__1_n_69,buff0_reg__1_n_70,buff0_reg__1_n_71,buff0_reg__1_n_72,buff0_reg__1_n_73,buff0_reg__1_n_74,buff0_reg__1_n_75,buff0_reg__1_n_76,buff0_reg__1_n_77,buff0_reg__1_n_78,buff0_reg__1_n_79,buff0_reg__1_n_80,buff0_reg__1_n_81,buff0_reg__1_n_82,buff0_reg__1_n_83,buff0_reg__1_n_84,buff0_reg__1_n_85,buff0_reg__1_n_86,buff0_reg__1_n_87,buff0_reg__1_n_88,buff0_reg__1_n_89,buff0_reg__1_n_90,buff0_reg__1_n_91,buff0_reg__1_n_92,buff0_reg__1_n_93,buff0_reg__1_n_94,buff0_reg__1_n_95,buff0_reg__1_n_96,buff0_reg__1_n_97,buff0_reg__1_n_98,buff0_reg__1_n_99,buff0_reg__1_n_100,buff0_reg__1_n_101,buff0_reg__1_n_102,buff0_reg__1_n_103,buff0_reg__1_n_104,buff0_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_12
       (.I0(buff1_reg__1_1[29]),
        .I1(FW_read_reg_1958[29]),
        .O(buff0_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_13
       (.I0(buff1_reg__1_1[28]),
        .I1(FW_read_reg_1958[28]),
        .O(buff0_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_14
       (.I0(buff1_reg__1_1[27]),
        .I1(FW_read_reg_1958[27]),
        .O(buff0_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'hD22D)) 
    buff0_reg_i_15
       (.I0(buff1_reg__1_1[30]),
        .I1(FW_read_reg_1958[30]),
        .I2(FW_read_reg_1958[31]),
        .I3(buff1_reg__1_1[31]),
        .O(buff0_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_16
       (.I0(FW_read_reg_1958[29]),
        .I1(buff1_reg__1_1[29]),
        .I2(FW_read_reg_1958[30]),
        .I3(buff1_reg__1_1[30]),
        .O(buff0_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_17
       (.I0(FW_read_reg_1958[28]),
        .I1(buff1_reg__1_1[28]),
        .I2(buff1_reg__1_1[29]),
        .I3(FW_read_reg_1958[29]),
        .O(buff0_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_18
       (.I0(FW_read_reg_1958[27]),
        .I1(buff1_reg__1_1[27]),
        .I2(buff1_reg__1_1[28]),
        .I3(FW_read_reg_1958[28]),
        .O(buff0_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_19
       (.I0(buff1_reg__1_1[26]),
        .I1(FW_read_reg_1958[26]),
        .O(buff0_reg_i_19_n_0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    buff0_reg_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FH_read_reg_1973_reg[30] ),
        .I3(buff1_reg__1_0),
        .I4(\outH_reg_2016_reg[30] ),
        .O(\ap_CS_fsm_reg[25] ));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_20
       (.I0(buff1_reg__1_1[25]),
        .I1(FW_read_reg_1958[25]),
        .O(buff0_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_21
       (.I0(buff1_reg__1_1[24]),
        .I1(FW_read_reg_1958[24]),
        .O(buff0_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_22
       (.I0(buff1_reg__1_1[23]),
        .I1(FW_read_reg_1958[23]),
        .O(buff0_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_23
       (.I0(FW_read_reg_1958[26]),
        .I1(buff1_reg__1_1[26]),
        .I2(FW_read_reg_1958[27]),
        .I3(buff1_reg__1_1[27]),
        .O(buff0_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_24
       (.I0(FW_read_reg_1958[25]),
        .I1(buff1_reg__1_1[25]),
        .I2(buff1_reg__1_1[26]),
        .I3(FW_read_reg_1958[26]),
        .O(buff0_reg_i_24_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_25
       (.I0(FW_read_reg_1958[24]),
        .I1(buff1_reg__1_1[24]),
        .I2(buff1_reg__1_1[25]),
        .I3(FW_read_reg_1958[25]),
        .O(buff0_reg_i_25_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_26
       (.I0(FW_read_reg_1958[23]),
        .I1(buff1_reg__1_1[23]),
        .I2(FW_read_reg_1958[24]),
        .I3(buff1_reg__1_1[24]),
        .O(buff0_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_27
       (.I0(buff1_reg__1_1[22]),
        .I1(FW_read_reg_1958[22]),
        .O(buff0_reg_i_27_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_28
       (.I0(buff1_reg__1_1[21]),
        .I1(FW_read_reg_1958[21]),
        .O(buff0_reg_i_28_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_29
       (.I0(buff1_reg__1_1[20]),
        .I1(FW_read_reg_1958[20]),
        .O(buff0_reg_i_29_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_3
       (.CI(buff0_reg_i_4_n_0),
        .CO({NLW_buff0_reg_i_3_CO_UNCONNECTED[3],buff0_reg_i_3_n_1,buff0_reg_i_3_n_2,buff0_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_i_12_n_0,buff0_reg_i_13_n_0,buff0_reg_i_14_n_0}),
        .O(B[14:11]),
        .S({buff0_reg_i_15_n_0,buff0_reg_i_16_n_0,buff0_reg_i_17_n_0,buff0_reg_i_18_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_30
       (.I0(buff1_reg__1_1[19]),
        .I1(FW_read_reg_1958[19]),
        .O(buff0_reg_i_30_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_31
       (.I0(FW_read_reg_1958[22]),
        .I1(buff1_reg__1_1[22]),
        .I2(buff1_reg__1_1[23]),
        .I3(FW_read_reg_1958[23]),
        .O(buff0_reg_i_31_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_32
       (.I0(FW_read_reg_1958[21]),
        .I1(buff1_reg__1_1[21]),
        .I2(buff1_reg__1_1[22]),
        .I3(FW_read_reg_1958[22]),
        .O(buff0_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_33
       (.I0(FW_read_reg_1958[20]),
        .I1(buff1_reg__1_1[20]),
        .I2(FW_read_reg_1958[21]),
        .I3(buff1_reg__1_1[21]),
        .O(buff0_reg_i_33_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_34
       (.I0(FW_read_reg_1958[19]),
        .I1(buff1_reg__1_1[19]),
        .I2(buff1_reg__1_1[20]),
        .I3(FW_read_reg_1958[20]),
        .O(buff0_reg_i_34_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_35
       (.I0(buff1_reg__1_1[18]),
        .I1(FW_read_reg_1958[18]),
        .O(buff0_reg_i_35_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_36
       (.I0(buff1_reg__1_1[17]),
        .I1(FW_read_reg_1958[17]),
        .O(buff0_reg_i_36_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_37
       (.I0(buff1_reg__1_1[16]),
        .I1(FW_read_reg_1958[16]),
        .O(buff0_reg_i_37_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    buff0_reg_i_38
       (.I0(buff1_reg__1_1[15]),
        .I1(FW_read_reg_1958[15]),
        .O(buff0_reg_i_38_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_39
       (.I0(FW_read_reg_1958[18]),
        .I1(buff1_reg__1_1[18]),
        .I2(buff1_reg__1_1[19]),
        .I3(FW_read_reg_1958[19]),
        .O(buff0_reg_i_39_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_4
       (.CI(buff0_reg_i_5_n_0),
        .CO({buff0_reg_i_4_n_0,buff0_reg_i_4_n_1,buff0_reg_i_4_n_2,buff0_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_19_n_0,buff0_reg_i_20_n_0,buff0_reg_i_21_n_0,buff0_reg_i_22_n_0}),
        .O(B[10:7]),
        .S({buff0_reg_i_23_n_0,buff0_reg_i_24_n_0,buff0_reg_i_25_n_0,buff0_reg_i_26_n_0}));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_40
       (.I0(FW_read_reg_1958[17]),
        .I1(buff1_reg__1_1[17]),
        .I2(FW_read_reg_1958[18]),
        .I3(buff1_reg__1_1[18]),
        .O(buff0_reg_i_40_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_41
       (.I0(FW_read_reg_1958[16]),
        .I1(buff1_reg__1_1[16]),
        .I2(buff1_reg__1_1[17]),
        .I3(FW_read_reg_1958[17]),
        .O(buff0_reg_i_41_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    buff0_reg_i_42
       (.I0(FW_read_reg_1958[15]),
        .I1(buff1_reg__1_1[15]),
        .I2(buff1_reg__1_1[16]),
        .I3(FW_read_reg_1958[16]),
        .O(buff0_reg_i_42_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_5
       (.CI(buff0_reg_i_6_n_0),
        .CO({buff0_reg_i_5_n_0,buff0_reg_i_5_n_1,buff0_reg_i_5_n_2,buff0_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_27_n_0,buff0_reg_i_28_n_0,buff0_reg_i_29_n_0,buff0_reg_i_30_n_0}),
        .O(B[6:3]),
        .S({buff0_reg_i_31_n_0,buff0_reg_i_32_n_0,buff0_reg_i_33_n_0,buff0_reg_i_34_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 buff0_reg_i_6
       (.CI(buff0_reg__0_i_1_n_0),
        .CO({buff0_reg_i_6_n_0,buff0_reg_i_6_n_1,buff0_reg_i_6_n_2,buff0_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({buff0_reg_i_35_n_0,buff0_reg_i_36_n_0,buff0_reg_i_37_n_0,buff0_reg_i_38_n_0}),
        .O({B[2:0],A[16]}),
        .S({buff0_reg_i_39_n_0,buff0_reg_i_40_n_0,buff0_reg_i_41_n_0,buff0_reg_i_42_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x14 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,D[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[25] ),
        .CEA2(grp_fu_1005_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1005_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1005_ce),
        .CEP(grp_fu_1005_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(tmp_product_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff0_reg__1_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x14 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,D[63:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[25] ),
        .CEA2(grp_fu_1005_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1005_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1005_ce),
        .CEP(grp_fu_1005_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(grp_fu_1005_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[25] ),
        .CEB2(grp_fu_1005_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1005_ce),
        .CEP(grp_fu_1005_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_58,buff1_reg__1_n_59,buff1_reg__1_n_60,buff1_reg__1_n_61,buff1_reg__1_n_62,buff1_reg__1_n_63,buff1_reg__1_n_64,buff1_reg__1_n_65,buff1_reg__1_n_66,buff1_reg__1_n_67,buff1_reg__1_n_68,buff1_reg__1_n_69,buff1_reg__1_n_70,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__1_n_86),
        .I1(\buff1_reg[2]__0_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__1_n_87),
        .I1(\buff1_reg[1]__0_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__1_n_88),
        .I1(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__1_n_82),
        .I1(\buff1_reg[6]__0_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__1_n_83),
        .I1(\buff1_reg[5]__0_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__1_n_84),
        .I1(\buff1_reg[4]__0_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__1_n_85),
        .I1(\buff1_reg[3]__0_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__1_n_78),
        .I1(\buff1_reg[10]__0_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__1_n_79),
        .I1(\buff1_reg[9]__0_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__1_n_80),
        .I1(\buff1_reg[8]__0_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__1_n_81),
        .I1(\buff1_reg[7]__0_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__1_n_74),
        .I1(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__1_n_75),
        .I1(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__1_n_76),
        .I1(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__1_n_77),
        .I1(\buff1_reg[11]__0_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__1_n_70),
        .I1(\buff1_reg_n_0_[1] ),
        .I2(buff1_reg__0_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(\buff1_reg_n_0_[1] ),
        .I1(buff1_reg__0_n_104),
        .I2(buff1_reg__1_n_70),
        .I3(buff1_reg__0_n_105),
        .I4(\buff1_reg_n_0_[0] ),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(\buff1_reg_n_0_[0] ),
        .I1(buff1_reg__0_n_105),
        .I2(buff1_reg__1_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__1_n_72),
        .I1(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__1_n_73),
        .I1(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(\buff1_reg_n_0_[4] ),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(\buff1_reg_n_0_[3] ),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(\buff1_reg_n_0_[2] ),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(\buff1_reg_n_0_[1] ),
        .I1(buff1_reg__0_n_104),
        .I2(buff1_reg__1_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(\buff1_reg_n_0_[5] ),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(\buff1_reg_n_0_[4] ),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(\buff1_reg_n_0_[3] ),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(\buff1_reg_n_0_[2] ),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(\buff1_reg_n_0_[8] ),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(\buff1_reg_n_0_[7] ),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(\buff1_reg_n_0_[6] ),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(\buff1_reg_n_0_[5] ),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff1_reg_n_0_[9] ),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_62),
        .I3(\buff2[60]_i_2_n_0 ),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(\buff1_reg_n_0_[8] ),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(\buff1_reg_n_0_[7] ),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(\buff1_reg_n_0_[6] ),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[64]_i_2 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[13] ),
        .O(\buff2[64]_i_2_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_3 
       (.I0(\buff1_reg_n_0_[11] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_60),
        .O(\buff2[64]_i_3_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_4 
       (.I0(\buff1_reg_n_0_[10] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_61),
        .O(\buff2[64]_i_4_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_5 
       (.I0(\buff1_reg_n_0_[9] ),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_62),
        .O(\buff2[64]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff2[64]_i_6 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[13] ),
        .I3(buff1_reg__1_n_59),
        .I4(buff1_reg__0_n_93),
        .I5(\buff1_reg_n_0_[12] ),
        .O(\buff2[64]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_7 
       (.I0(\buff2[64]_i_3_n_0 ),
        .I1(buff1_reg__0_n_93),
        .I2(\buff1_reg_n_0_[12] ),
        .I3(buff1_reg__1_n_59),
        .O(\buff2[64]_i_7_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_8 
       (.I0(\buff1_reg_n_0_[11] ),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_60),
        .I3(\buff2[64]_i_4_n_0 ),
        .O(\buff2[64]_i_8_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_9 
       (.I0(\buff1_reg_n_0_[10] ),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_61),
        .I3(\buff2[64]_i_5_n_0 ),
        .O(\buff2[64]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_2 
       (.I0(\buff1_reg_n_0_[15] ),
        .I1(buff1_reg__0_n_90),
        .I2(\buff1_reg_n_0_[16] ),
        .I3(buff1_reg__0_n_89),
        .O(\buff2[68]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_3 
       (.I0(\buff1_reg_n_0_[14] ),
        .I1(buff1_reg__0_n_91),
        .I2(\buff1_reg_n_0_[15] ),
        .I3(buff1_reg__0_n_90),
        .O(\buff2[68]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_4 
       (.I0(\buff1_reg_n_0_[13] ),
        .I1(buff1_reg__0_n_92),
        .I2(\buff1_reg_n_0_[14] ),
        .I3(buff1_reg__0_n_91),
        .O(\buff2[68]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff2[68]_i_5 
       (.I0(\buff1_reg_n_0_[13] ),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg__1_n_58),
        .O(\buff2[68]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_6 
       (.I0(buff1_reg__0_n_90),
        .I1(\buff1_reg_n_0_[15] ),
        .I2(buff1_reg__0_n_88),
        .I3(buff1_reg_n_105),
        .I4(buff1_reg__0_n_89),
        .I5(\buff1_reg_n_0_[16] ),
        .O(\buff2[68]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_7 
       (.I0(buff1_reg__0_n_91),
        .I1(\buff1_reg_n_0_[14] ),
        .I2(buff1_reg__0_n_89),
        .I3(\buff1_reg_n_0_[16] ),
        .I4(buff1_reg__0_n_90),
        .I5(\buff1_reg_n_0_[15] ),
        .O(\buff2[68]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_8 
       (.I0(buff1_reg__0_n_92),
        .I1(\buff1_reg_n_0_[13] ),
        .I2(buff1_reg__0_n_90),
        .I3(\buff1_reg_n_0_[15] ),
        .I4(buff1_reg__0_n_91),
        .I5(\buff1_reg_n_0_[14] ),
        .O(\buff2[68]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff2[68]_i_9 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_91),
        .I2(\buff1_reg_n_0_[14] ),
        .I3(buff1_reg__0_n_92),
        .I4(\buff1_reg_n_0_[13] ),
        .O(\buff2[68]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_2 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg_n_102),
        .I3(buff1_reg__0_n_85),
        .O(\buff2[72]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_3 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg_n_103),
        .I3(buff1_reg__0_n_86),
        .O(\buff2[72]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_4 
       (.I0(buff1_reg_n_105),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg_n_104),
        .I3(buff1_reg__0_n_87),
        .O(\buff2[72]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_5 
       (.I0(\buff1_reg_n_0_[16] ),
        .I1(buff1_reg__0_n_89),
        .I2(buff1_reg_n_105),
        .I3(buff1_reg__0_n_88),
        .O(\buff2[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_6 
       (.I0(buff1_reg__0_n_86),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_84),
        .I3(buff1_reg_n_101),
        .I4(buff1_reg__0_n_85),
        .I5(buff1_reg_n_102),
        .O(\buff2[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_7 
       (.I0(buff1_reg__0_n_87),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_85),
        .I3(buff1_reg_n_102),
        .I4(buff1_reg__0_n_86),
        .I5(buff1_reg_n_103),
        .O(\buff2[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_8 
       (.I0(buff1_reg__0_n_88),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_86),
        .I3(buff1_reg_n_103),
        .I4(buff1_reg__0_n_87),
        .I5(buff1_reg_n_104),
        .O(\buff2[72]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_9 
       (.I0(buff1_reg__0_n_89),
        .I1(\buff1_reg_n_0_[16] ),
        .I2(buff1_reg__0_n_87),
        .I3(buff1_reg_n_104),
        .I4(buff1_reg__0_n_88),
        .I5(buff1_reg_n_105),
        .O(\buff2[72]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_2 
       (.I0(buff1_reg_n_99),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg_n_98),
        .I3(buff1_reg__0_n_81),
        .O(\buff2[76]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_3 
       (.I0(buff1_reg_n_100),
        .I1(buff1_reg__0_n_83),
        .I2(buff1_reg_n_99),
        .I3(buff1_reg__0_n_82),
        .O(\buff2[76]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_4 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg_n_100),
        .I3(buff1_reg__0_n_83),
        .O(\buff2[76]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_5 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg_n_101),
        .I3(buff1_reg__0_n_84),
        .O(\buff2[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_6 
       (.I0(buff1_reg__0_n_82),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_80),
        .I3(buff1_reg_n_97),
        .I4(buff1_reg__0_n_81),
        .I5(buff1_reg_n_98),
        .O(\buff2[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_7 
       (.I0(buff1_reg__0_n_83),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_81),
        .I3(buff1_reg_n_98),
        .I4(buff1_reg__0_n_82),
        .I5(buff1_reg_n_99),
        .O(\buff2[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_8 
       (.I0(buff1_reg__0_n_84),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_82),
        .I3(buff1_reg_n_99),
        .I4(buff1_reg__0_n_83),
        .I5(buff1_reg_n_100),
        .O(\buff2[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_9 
       (.I0(buff1_reg__0_n_85),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_83),
        .I3(buff1_reg_n_100),
        .I4(buff1_reg__0_n_84),
        .I5(buff1_reg_n_101),
        .O(\buff2[76]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_2 
       (.I0(buff1_reg_n_95),
        .I1(buff1_reg__0_n_78),
        .I2(buff1_reg_n_94),
        .I3(buff1_reg__0_n_77),
        .O(\buff2[80]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_3 
       (.I0(buff1_reg_n_96),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg_n_95),
        .I3(buff1_reg__0_n_78),
        .O(\buff2[80]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_4 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg__0_n_80),
        .I2(buff1_reg_n_96),
        .I3(buff1_reg__0_n_79),
        .O(\buff2[80]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_5 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg__0_n_81),
        .I2(buff1_reg_n_97),
        .I3(buff1_reg__0_n_80),
        .O(\buff2[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_6 
       (.I0(buff1_reg__0_n_78),
        .I1(buff1_reg_n_95),
        .I2(buff1_reg__0_n_76),
        .I3(buff1_reg_n_93),
        .I4(buff1_reg__0_n_77),
        .I5(buff1_reg_n_94),
        .O(\buff2[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_7 
       (.I0(buff1_reg__0_n_79),
        .I1(buff1_reg_n_96),
        .I2(buff1_reg__0_n_77),
        .I3(buff1_reg_n_94),
        .I4(buff1_reg__0_n_78),
        .I5(buff1_reg_n_95),
        .O(\buff2[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_8 
       (.I0(buff1_reg__0_n_80),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_78),
        .I3(buff1_reg_n_95),
        .I4(buff1_reg__0_n_79),
        .I5(buff1_reg_n_96),
        .O(\buff2[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_9 
       (.I0(buff1_reg__0_n_81),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_79),
        .I3(buff1_reg_n_96),
        .I4(buff1_reg__0_n_80),
        .I5(buff1_reg_n_97),
        .O(\buff2[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_2 
       (.I0(buff1_reg_n_91),
        .I1(buff1_reg__0_n_74),
        .I2(buff1_reg_n_90),
        .I3(buff1_reg__0_n_73),
        .O(\buff2[84]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_3 
       (.I0(buff1_reg_n_92),
        .I1(buff1_reg__0_n_75),
        .I2(buff1_reg_n_91),
        .I3(buff1_reg__0_n_74),
        .O(\buff2[84]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_4 
       (.I0(buff1_reg_n_93),
        .I1(buff1_reg__0_n_76),
        .I2(buff1_reg_n_92),
        .I3(buff1_reg__0_n_75),
        .O(\buff2[84]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_5 
       (.I0(buff1_reg_n_94),
        .I1(buff1_reg__0_n_77),
        .I2(buff1_reg_n_93),
        .I3(buff1_reg__0_n_76),
        .O(\buff2[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_6 
       (.I0(buff1_reg__0_n_74),
        .I1(buff1_reg_n_91),
        .I2(buff1_reg__0_n_72),
        .I3(buff1_reg_n_89),
        .I4(buff1_reg__0_n_73),
        .I5(buff1_reg_n_90),
        .O(\buff2[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_7 
       (.I0(buff1_reg__0_n_75),
        .I1(buff1_reg_n_92),
        .I2(buff1_reg__0_n_73),
        .I3(buff1_reg_n_90),
        .I4(buff1_reg__0_n_74),
        .I5(buff1_reg_n_91),
        .O(\buff2[84]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_8 
       (.I0(buff1_reg__0_n_76),
        .I1(buff1_reg_n_93),
        .I2(buff1_reg__0_n_74),
        .I3(buff1_reg_n_91),
        .I4(buff1_reg__0_n_75),
        .I5(buff1_reg_n_92),
        .O(\buff2[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_9 
       (.I0(buff1_reg__0_n_77),
        .I1(buff1_reg_n_94),
        .I2(buff1_reg__0_n_75),
        .I3(buff1_reg_n_92),
        .I4(buff1_reg__0_n_76),
        .I5(buff1_reg_n_93),
        .O(\buff2[84]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_2 
       (.I0(buff1_reg_n_87),
        .I1(buff1_reg__0_n_70),
        .I2(buff1_reg_n_86),
        .I3(buff1_reg__0_n_69),
        .O(\buff2[88]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_3 
       (.I0(buff1_reg_n_88),
        .I1(buff1_reg__0_n_71),
        .I2(buff1_reg_n_87),
        .I3(buff1_reg__0_n_70),
        .O(\buff2[88]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_4 
       (.I0(buff1_reg_n_89),
        .I1(buff1_reg__0_n_72),
        .I2(buff1_reg_n_88),
        .I3(buff1_reg__0_n_71),
        .O(\buff2[88]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[88]_i_5 
       (.I0(buff1_reg_n_90),
        .I1(buff1_reg__0_n_73),
        .I2(buff1_reg_n_89),
        .I3(buff1_reg__0_n_72),
        .O(\buff2[88]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_6 
       (.I0(buff1_reg__0_n_70),
        .I1(buff1_reg_n_87),
        .I2(buff1_reg__0_n_68),
        .I3(buff1_reg_n_85),
        .I4(buff1_reg__0_n_69),
        .I5(buff1_reg_n_86),
        .O(\buff2[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_7 
       (.I0(buff1_reg__0_n_71),
        .I1(buff1_reg_n_88),
        .I2(buff1_reg__0_n_69),
        .I3(buff1_reg_n_86),
        .I4(buff1_reg__0_n_70),
        .I5(buff1_reg_n_87),
        .O(\buff2[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_8 
       (.I0(buff1_reg__0_n_72),
        .I1(buff1_reg_n_89),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_87),
        .I4(buff1_reg__0_n_71),
        .I5(buff1_reg_n_88),
        .O(\buff2[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[88]_i_9 
       (.I0(buff1_reg__0_n_73),
        .I1(buff1_reg_n_90),
        .I2(buff1_reg__0_n_71),
        .I3(buff1_reg_n_88),
        .I4(buff1_reg__0_n_72),
        .I5(buff1_reg_n_89),
        .O(\buff2[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_2 
       (.I0(buff1_reg_n_83),
        .I1(buff1_reg__0_n_66),
        .I2(buff1_reg_n_82),
        .I3(buff1_reg__0_n_65),
        .O(\buff2[92]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_3 
       (.I0(buff1_reg_n_84),
        .I1(buff1_reg__0_n_67),
        .I2(buff1_reg_n_83),
        .I3(buff1_reg__0_n_66),
        .O(\buff2[92]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_4 
       (.I0(buff1_reg_n_85),
        .I1(buff1_reg__0_n_68),
        .I2(buff1_reg_n_84),
        .I3(buff1_reg__0_n_67),
        .O(\buff2[92]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[92]_i_5 
       (.I0(buff1_reg_n_86),
        .I1(buff1_reg__0_n_69),
        .I2(buff1_reg_n_85),
        .I3(buff1_reg__0_n_68),
        .O(\buff2[92]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_6 
       (.I0(buff1_reg__0_n_66),
        .I1(buff1_reg_n_83),
        .I2(buff1_reg__0_n_64),
        .I3(buff1_reg_n_81),
        .I4(buff1_reg__0_n_65),
        .I5(buff1_reg_n_82),
        .O(\buff2[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_7 
       (.I0(buff1_reg__0_n_67),
        .I1(buff1_reg_n_84),
        .I2(buff1_reg__0_n_65),
        .I3(buff1_reg_n_82),
        .I4(buff1_reg__0_n_66),
        .I5(buff1_reg_n_83),
        .O(\buff2[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_8 
       (.I0(buff1_reg__0_n_68),
        .I1(buff1_reg_n_85),
        .I2(buff1_reg__0_n_66),
        .I3(buff1_reg_n_83),
        .I4(buff1_reg__0_n_67),
        .I5(buff1_reg_n_84),
        .O(\buff2[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[92]_i_9 
       (.I0(buff1_reg__0_n_69),
        .I1(buff1_reg_n_86),
        .I2(buff1_reg__0_n_67),
        .I3(buff1_reg_n_84),
        .I4(buff1_reg__0_n_68),
        .I5(buff1_reg_n_85),
        .O(\buff2[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[95]_i_2 
       (.I0(buff1_reg_n_81),
        .I1(buff1_reg__0_n_64),
        .I2(buff1_reg_n_80),
        .I3(buff1_reg__0_n_63),
        .O(\buff2[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[95]_i_3 
       (.I0(buff1_reg_n_82),
        .I1(buff1_reg__0_n_65),
        .I2(buff1_reg_n_81),
        .I3(buff1_reg__0_n_64),
        .O(\buff2[95]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_4 
       (.I0(buff1_reg__0_n_63),
        .I1(buff1_reg_n_80),
        .I2(buff1_reg__0_n_61),
        .I3(buff1_reg_n_78),
        .I4(buff1_reg__0_n_62),
        .I5(buff1_reg_n_79),
        .O(\buff2[95]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_5 
       (.I0(buff1_reg__0_n_64),
        .I1(buff1_reg_n_81),
        .I2(buff1_reg__0_n_62),
        .I3(buff1_reg_n_79),
        .I4(buff1_reg__0_n_63),
        .I5(buff1_reg_n_80),
        .O(\buff2[95]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[95]_i_6 
       (.I0(buff1_reg__0_n_65),
        .I1(buff1_reg_n_82),
        .I2(buff1_reg__0_n_63),
        .I3(buff1_reg_n_80),
        .I4(buff1_reg__0_n_64),
        .I5(buff1_reg_n_81),
        .O(\buff2[95]_i_6_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[0]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[10]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[11]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[12]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[13]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[14]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[15]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[16]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_105),
        .Q(\buff2_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_104),
        .Q(\buff2_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_103),
        .Q(\buff2_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[1]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_102),
        .Q(\buff2_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_101),
        .Q(\buff2_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_100),
        .Q(\buff2_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_99),
        .Q(\buff2_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_98),
        .Q(\buff2_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_97),
        .Q(\buff2_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_96),
        .Q(\buff2_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_95),
        .Q(\buff2_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_94),
        .Q(\buff2_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_93),
        .Q(\buff2_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[2]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_92),
        .Q(\buff2_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_91),
        .Q(\buff2_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__1_n_90),
        .Q(\buff2_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[33]),
        .Q(\buff2_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[34]),
        .Q(\buff2_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[35]),
        .Q(\buff2_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[36]),
        .Q(\buff2_reg[95]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,1'b0}),
        .O(buff1_reg__2[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__1_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[37]),
        .Q(\buff2_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[38]),
        .Q(\buff2_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[39]),
        .Q(\buff2_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[3]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[40]),
        .Q(\buff2_reg[95]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85}),
        .O(buff1_reg__2[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[41]),
        .Q(\buff2_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[42]),
        .Q(\buff2_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[43]),
        .Q(\buff2_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[44]),
        .Q(\buff2_reg[95]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81}),
        .O(buff1_reg__2[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[45]),
        .Q(\buff2_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[46]),
        .Q(\buff2_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[47]),
        .Q(\buff2_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[48]),
        .Q(\buff2_reg[95]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77}),
        .O(buff1_reg__2[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[49]),
        .Q(\buff2_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[4]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[50]),
        .Q(\buff2_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[51]),
        .Q(\buff2_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[52]),
        .Q(\buff2_reg[95]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73}),
        .O(buff1_reg__2[52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[53]),
        .Q(\buff2_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[54]),
        .Q(\buff2_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[55]),
        .Q(\buff2_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[56]),
        .Q(\buff2_reg[95]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(buff1_reg__2[56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[57]),
        .Q(\buff2_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[58]),
        .Q(\buff2_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[59]),
        .Q(\buff2_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[5]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[60]),
        .Q(\buff2_reg[95]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(buff1_reg__2[60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[61]),
        .Q(\buff2_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[62]),
        .Q(\buff2_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[63]),
        .Q(\buff2_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \buff2_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[64]),
        .Q(\buff2_reg[95]_0 [64]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[64]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO({\buff2_reg[64]_i_1_n_0 ,\buff2_reg[64]_i_1_n_1 ,\buff2_reg[64]_i_1_n_2 ,\buff2_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[64]_i_2_n_0 ,\buff2[64]_i_3_n_0 ,\buff2[64]_i_4_n_0 ,\buff2[64]_i_5_n_0 }),
        .O(buff1_reg__2[64:61]),
        .S({\buff2[64]_i_6_n_0 ,\buff2[64]_i_7_n_0 ,\buff2[64]_i_8_n_0 ,\buff2[64]_i_9_n_0 }));
  FDRE \buff2_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[65]),
        .Q(\buff2_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \buff2_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[66]),
        .Q(\buff2_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \buff2_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[67]),
        .Q(\buff2_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \buff2_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[68]),
        .Q(\buff2_reg[95]_0 [68]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[68]_i_1 
       (.CI(\buff2_reg[64]_i_1_n_0 ),
        .CO({\buff2_reg[68]_i_1_n_0 ,\buff2_reg[68]_i_1_n_1 ,\buff2_reg[68]_i_1_n_2 ,\buff2_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[68]_i_2_n_0 ,\buff2[68]_i_3_n_0 ,\buff2[68]_i_4_n_0 ,\buff2[68]_i_5_n_0 }),
        .O(buff1_reg__2[68:65]),
        .S({\buff2[68]_i_6_n_0 ,\buff2[68]_i_7_n_0 ,\buff2[68]_i_8_n_0 ,\buff2[68]_i_9_n_0 }));
  FDRE \buff2_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[69]),
        .Q(\buff2_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[6]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[70]),
        .Q(\buff2_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \buff2_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[71]),
        .Q(\buff2_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \buff2_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[72]),
        .Q(\buff2_reg[95]_0 [72]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[72]_i_1 
       (.CI(\buff2_reg[68]_i_1_n_0 ),
        .CO({\buff2_reg[72]_i_1_n_0 ,\buff2_reg[72]_i_1_n_1 ,\buff2_reg[72]_i_1_n_2 ,\buff2_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[72]_i_2_n_0 ,\buff2[72]_i_3_n_0 ,\buff2[72]_i_4_n_0 ,\buff2[72]_i_5_n_0 }),
        .O(buff1_reg__2[72:69]),
        .S({\buff2[72]_i_6_n_0 ,\buff2[72]_i_7_n_0 ,\buff2[72]_i_8_n_0 ,\buff2[72]_i_9_n_0 }));
  FDRE \buff2_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[73]),
        .Q(\buff2_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \buff2_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[74]),
        .Q(\buff2_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \buff2_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[75]),
        .Q(\buff2_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \buff2_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[76]),
        .Q(\buff2_reg[95]_0 [76]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[76]_i_1 
       (.CI(\buff2_reg[72]_i_1_n_0 ),
        .CO({\buff2_reg[76]_i_1_n_0 ,\buff2_reg[76]_i_1_n_1 ,\buff2_reg[76]_i_1_n_2 ,\buff2_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[76]_i_2_n_0 ,\buff2[76]_i_3_n_0 ,\buff2[76]_i_4_n_0 ,\buff2[76]_i_5_n_0 }),
        .O(buff1_reg__2[76:73]),
        .S({\buff2[76]_i_6_n_0 ,\buff2[76]_i_7_n_0 ,\buff2[76]_i_8_n_0 ,\buff2[76]_i_9_n_0 }));
  FDRE \buff2_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[77]),
        .Q(\buff2_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \buff2_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[78]),
        .Q(\buff2_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \buff2_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[79]),
        .Q(\buff2_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[7]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[80]),
        .Q(\buff2_reg[95]_0 [80]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[80]_i_1 
       (.CI(\buff2_reg[76]_i_1_n_0 ),
        .CO({\buff2_reg[80]_i_1_n_0 ,\buff2_reg[80]_i_1_n_1 ,\buff2_reg[80]_i_1_n_2 ,\buff2_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[80]_i_2_n_0 ,\buff2[80]_i_3_n_0 ,\buff2[80]_i_4_n_0 ,\buff2[80]_i_5_n_0 }),
        .O(buff1_reg__2[80:77]),
        .S({\buff2[80]_i_6_n_0 ,\buff2[80]_i_7_n_0 ,\buff2[80]_i_8_n_0 ,\buff2[80]_i_9_n_0 }));
  FDRE \buff2_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[81]),
        .Q(\buff2_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \buff2_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[82]),
        .Q(\buff2_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \buff2_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[83]),
        .Q(\buff2_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \buff2_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[84]),
        .Q(\buff2_reg[95]_0 [84]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[84]_i_1 
       (.CI(\buff2_reg[80]_i_1_n_0 ),
        .CO({\buff2_reg[84]_i_1_n_0 ,\buff2_reg[84]_i_1_n_1 ,\buff2_reg[84]_i_1_n_2 ,\buff2_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[84]_i_2_n_0 ,\buff2[84]_i_3_n_0 ,\buff2[84]_i_4_n_0 ,\buff2[84]_i_5_n_0 }),
        .O(buff1_reg__2[84:81]),
        .S({\buff2[84]_i_6_n_0 ,\buff2[84]_i_7_n_0 ,\buff2[84]_i_8_n_0 ,\buff2[84]_i_9_n_0 }));
  FDRE \buff2_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[85]),
        .Q(\buff2_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \buff2_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[86]),
        .Q(\buff2_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \buff2_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[87]),
        .Q(\buff2_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \buff2_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[88]),
        .Q(\buff2_reg[95]_0 [88]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[88]_i_1 
       (.CI(\buff2_reg[84]_i_1_n_0 ),
        .CO({\buff2_reg[88]_i_1_n_0 ,\buff2_reg[88]_i_1_n_1 ,\buff2_reg[88]_i_1_n_2 ,\buff2_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[88]_i_2_n_0 ,\buff2[88]_i_3_n_0 ,\buff2[88]_i_4_n_0 ,\buff2[88]_i_5_n_0 }),
        .O(buff1_reg__2[88:85]),
        .S({\buff2[88]_i_6_n_0 ,\buff2[88]_i_7_n_0 ,\buff2[88]_i_8_n_0 ,\buff2[88]_i_9_n_0 }));
  FDRE \buff2_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[89]),
        .Q(\buff2_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[8]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[90]),
        .Q(\buff2_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \buff2_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[91]),
        .Q(\buff2_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \buff2_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[92]),
        .Q(\buff2_reg[95]_0 [92]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[92]_i_1 
       (.CI(\buff2_reg[88]_i_1_n_0 ),
        .CO({\buff2_reg[92]_i_1_n_0 ,\buff2_reg[92]_i_1_n_1 ,\buff2_reg[92]_i_1_n_2 ,\buff2_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[92]_i_2_n_0 ,\buff2[92]_i_3_n_0 ,\buff2[92]_i_4_n_0 ,\buff2[92]_i_5_n_0 }),
        .O(buff1_reg__2[92:89]),
        .S({\buff2[92]_i_6_n_0 ,\buff2[92]_i_7_n_0 ,\buff2[92]_i_8_n_0 ,\buff2[92]_i_9_n_0 }));
  FDRE \buff2_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[93]),
        .Q(\buff2_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \buff2_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[94]),
        .Q(\buff2_reg[95]_0 [94]),
        .R(1'b0));
  FDRE \buff2_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(buff1_reg__2[95]),
        .Q(\buff2_reg[95]_0 [95]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[95]_i_1 
       (.CI(\buff2_reg[92]_i_1_n_0 ),
        .CO({\NLW_buff2_reg[95]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[95]_i_1_n_2 ,\buff2_reg[95]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff2[95]_i_2_n_0 ,\buff2[95]_i_3_n_0 }),
        .O({\NLW_buff2_reg[95]_i_1_O_UNCONNECTED [3],buff1_reg__2[95:93]}),
        .S({1'b0,\buff2[95]_i_4_n_0 ,\buff2[95]_i_5_n_0 ,\buff2[95]_i_6_n_0 }));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_1005_ce),
        .D(\buff1_reg[9]__1_n_0 ),
        .Q(\buff2_reg[95]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(grp_fu_1005_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[25] ),
        .CEB2(grp_fu_1005_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1005_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 8}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[25] ),
        .CEA2(grp_fu_1005_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1005_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1005_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32ns_96ns_128_5_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_32ns_96ns_128_5_1
   (\buff2_reg[127] ,
    Q,
    grp_fu_1037_ce,
    ap_clk,
    D,
    O205);
  output [127:0]\buff2_reg[127] ;
  input [1:0]Q;
  input grp_fu_1037_ce;
  input ap_clk;
  input [95:0]D;
  input [31:0]O205;

  wire [95:0]D;
  wire [31:0]O205;
  wire [1:0]Q;
  wire ap_clk;
  wire [127:0]\buff2_reg[127] ;
  wire grp_fu_1037_ce;

  nn_conv_combined_0_0_conv_combined_mul_32ns_96ns_128_5_1_Multiplier_3 conv_combined_mul_32ns_96ns_128_5_1_Multiplier_3_U
       (.D(D),
        .O205(O205),
        .Q(Q),
        .ap_clk(ap_clk),
        .\buff2_reg[127]_0 (\buff2_reg[127] ),
        .grp_fu_1037_ce(grp_fu_1037_ce));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32ns_96ns_128_5_1_Multiplier_3" *) 
module nn_conv_combined_0_0_conv_combined_mul_32ns_96ns_128_5_1_Multiplier_3
   (\buff2_reg[127]_0 ,
    Q,
    grp_fu_1037_ce,
    ap_clk,
    D,
    O205);
  output [127:0]\buff2_reg[127]_0 ;
  input [1:0]Q;
  input grp_fu_1037_ce;
  input ap_clk;
  input [95:0]D;
  input [31:0]O205;

  wire [95:0]D;
  wire [31:0]O205;
  wire [1:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg__1_n_106;
  wire buff0_reg__1_n_107;
  wire buff0_reg__1_n_108;
  wire buff0_reg__1_n_109;
  wire buff0_reg__1_n_110;
  wire buff0_reg__1_n_111;
  wire buff0_reg__1_n_112;
  wire buff0_reg__1_n_113;
  wire buff0_reg__1_n_114;
  wire buff0_reg__1_n_115;
  wire buff0_reg__1_n_116;
  wire buff0_reg__1_n_117;
  wire buff0_reg__1_n_118;
  wire buff0_reg__1_n_119;
  wire buff0_reg__1_n_120;
  wire buff0_reg__1_n_121;
  wire buff0_reg__1_n_122;
  wire buff0_reg__1_n_123;
  wire buff0_reg__1_n_124;
  wire buff0_reg__1_n_125;
  wire buff0_reg__1_n_126;
  wire buff0_reg__1_n_127;
  wire buff0_reg__1_n_128;
  wire buff0_reg__1_n_129;
  wire buff0_reg__1_n_130;
  wire buff0_reg__1_n_131;
  wire buff0_reg__1_n_132;
  wire buff0_reg__1_n_133;
  wire buff0_reg__1_n_134;
  wire buff0_reg__1_n_135;
  wire buff0_reg__1_n_136;
  wire buff0_reg__1_n_137;
  wire buff0_reg__1_n_138;
  wire buff0_reg__1_n_139;
  wire buff0_reg__1_n_140;
  wire buff0_reg__1_n_141;
  wire buff0_reg__1_n_142;
  wire buff0_reg__1_n_143;
  wire buff0_reg__1_n_144;
  wire buff0_reg__1_n_145;
  wire buff0_reg__1_n_146;
  wire buff0_reg__1_n_147;
  wire buff0_reg__1_n_148;
  wire buff0_reg__1_n_149;
  wire buff0_reg__1_n_150;
  wire buff0_reg__1_n_151;
  wire buff0_reg__1_n_152;
  wire buff0_reg__1_n_153;
  wire buff0_reg__2_n_100;
  wire buff0_reg__2_n_101;
  wire buff0_reg__2_n_102;
  wire buff0_reg__2_n_103;
  wire buff0_reg__2_n_104;
  wire buff0_reg__2_n_105;
  wire buff0_reg__2_n_106;
  wire buff0_reg__2_n_107;
  wire buff0_reg__2_n_108;
  wire buff0_reg__2_n_109;
  wire buff0_reg__2_n_110;
  wire buff0_reg__2_n_111;
  wire buff0_reg__2_n_112;
  wire buff0_reg__2_n_113;
  wire buff0_reg__2_n_114;
  wire buff0_reg__2_n_115;
  wire buff0_reg__2_n_116;
  wire buff0_reg__2_n_117;
  wire buff0_reg__2_n_118;
  wire buff0_reg__2_n_119;
  wire buff0_reg__2_n_120;
  wire buff0_reg__2_n_121;
  wire buff0_reg__2_n_122;
  wire buff0_reg__2_n_123;
  wire buff0_reg__2_n_124;
  wire buff0_reg__2_n_125;
  wire buff0_reg__2_n_126;
  wire buff0_reg__2_n_127;
  wire buff0_reg__2_n_128;
  wire buff0_reg__2_n_129;
  wire buff0_reg__2_n_130;
  wire buff0_reg__2_n_131;
  wire buff0_reg__2_n_132;
  wire buff0_reg__2_n_133;
  wire buff0_reg__2_n_134;
  wire buff0_reg__2_n_135;
  wire buff0_reg__2_n_136;
  wire buff0_reg__2_n_137;
  wire buff0_reg__2_n_138;
  wire buff0_reg__2_n_139;
  wire buff0_reg__2_n_140;
  wire buff0_reg__2_n_141;
  wire buff0_reg__2_n_142;
  wire buff0_reg__2_n_143;
  wire buff0_reg__2_n_144;
  wire buff0_reg__2_n_145;
  wire buff0_reg__2_n_146;
  wire buff0_reg__2_n_147;
  wire buff0_reg__2_n_148;
  wire buff0_reg__2_n_149;
  wire buff0_reg__2_n_150;
  wire buff0_reg__2_n_151;
  wire buff0_reg__2_n_152;
  wire buff0_reg__2_n_153;
  wire buff0_reg__2_n_58;
  wire buff0_reg__2_n_59;
  wire buff0_reg__2_n_60;
  wire buff0_reg__2_n_61;
  wire buff0_reg__2_n_62;
  wire buff0_reg__2_n_63;
  wire buff0_reg__2_n_64;
  wire buff0_reg__2_n_65;
  wire buff0_reg__2_n_66;
  wire buff0_reg__2_n_67;
  wire buff0_reg__2_n_68;
  wire buff0_reg__2_n_69;
  wire buff0_reg__2_n_70;
  wire buff0_reg__2_n_71;
  wire buff0_reg__2_n_72;
  wire buff0_reg__2_n_73;
  wire buff0_reg__2_n_74;
  wire buff0_reg__2_n_75;
  wire buff0_reg__2_n_76;
  wire buff0_reg__2_n_77;
  wire buff0_reg__2_n_78;
  wire buff0_reg__2_n_79;
  wire buff0_reg__2_n_80;
  wire buff0_reg__2_n_81;
  wire buff0_reg__2_n_82;
  wire buff0_reg__2_n_83;
  wire buff0_reg__2_n_84;
  wire buff0_reg__2_n_85;
  wire buff0_reg__2_n_86;
  wire buff0_reg__2_n_87;
  wire buff0_reg__2_n_88;
  wire buff0_reg__2_n_89;
  wire buff0_reg__2_n_90;
  wire buff0_reg__2_n_91;
  wire buff0_reg__2_n_92;
  wire buff0_reg__2_n_93;
  wire buff0_reg__2_n_94;
  wire buff0_reg__2_n_95;
  wire buff0_reg__2_n_96;
  wire buff0_reg__2_n_97;
  wire buff0_reg__2_n_98;
  wire buff0_reg__2_n_99;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[0]__1_n_0 ;
  wire \buff1_reg[0]__2_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[10]__1_n_0 ;
  wire \buff1_reg[10]__2_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[11]__1_n_0 ;
  wire \buff1_reg[11]__2_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[12]__1_n_0 ;
  wire \buff1_reg[12]__2_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[13]__1_n_0 ;
  wire \buff1_reg[13]__2_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[14]__1_n_0 ;
  wire \buff1_reg[14]__2_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[15]__1_n_0 ;
  wire \buff1_reg[15]__2_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[16]__1_n_0 ;
  wire \buff1_reg[16]__2_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[1]__1_n_0 ;
  wire \buff1_reg[1]__2_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[2]__1_n_0 ;
  wire \buff1_reg[2]__2_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[3]__1_n_0 ;
  wire \buff1_reg[3]__2_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[4]__1_n_0 ;
  wire \buff1_reg[4]__2_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[5]__1_n_0 ;
  wire \buff1_reg[5]__2_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[6]__1_n_0 ;
  wire \buff1_reg[6]__2_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[7]__1_n_0 ;
  wire \buff1_reg[7]__2_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[8]__1_n_0 ;
  wire \buff1_reg[8]__2_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire \buff1_reg[9]__1_n_0 ;
  wire \buff1_reg[9]__2_n_0 ;
  wire buff1_reg__0_n_100;
  wire buff1_reg__0_n_101;
  wire buff1_reg__0_n_102;
  wire buff1_reg__0_n_103;
  wire buff1_reg__0_n_104;
  wire buff1_reg__0_n_105;
  wire buff1_reg__0_n_58;
  wire buff1_reg__0_n_59;
  wire buff1_reg__0_n_60;
  wire buff1_reg__0_n_61;
  wire buff1_reg__0_n_62;
  wire buff1_reg__0_n_63;
  wire buff1_reg__0_n_64;
  wire buff1_reg__0_n_65;
  wire buff1_reg__0_n_66;
  wire buff1_reg__0_n_67;
  wire buff1_reg__0_n_68;
  wire buff1_reg__0_n_69;
  wire buff1_reg__0_n_70;
  wire buff1_reg__0_n_71;
  wire buff1_reg__0_n_72;
  wire buff1_reg__0_n_73;
  wire buff1_reg__0_n_74;
  wire buff1_reg__0_n_75;
  wire buff1_reg__0_n_76;
  wire buff1_reg__0_n_77;
  wire buff1_reg__0_n_78;
  wire buff1_reg__0_n_79;
  wire buff1_reg__0_n_80;
  wire buff1_reg__0_n_81;
  wire buff1_reg__0_n_82;
  wire buff1_reg__0_n_83;
  wire buff1_reg__0_n_84;
  wire buff1_reg__0_n_85;
  wire buff1_reg__0_n_86;
  wire buff1_reg__0_n_87;
  wire buff1_reg__0_n_88;
  wire buff1_reg__0_n_89;
  wire buff1_reg__0_n_90;
  wire buff1_reg__0_n_91;
  wire buff1_reg__0_n_92;
  wire buff1_reg__0_n_93;
  wire buff1_reg__0_n_94;
  wire buff1_reg__0_n_95;
  wire buff1_reg__0_n_96;
  wire buff1_reg__0_n_97;
  wire buff1_reg__0_n_98;
  wire buff1_reg__0_n_99;
  wire buff1_reg__1_n_100;
  wire buff1_reg__1_n_101;
  wire buff1_reg__1_n_102;
  wire buff1_reg__1_n_103;
  wire buff1_reg__1_n_104;
  wire buff1_reg__1_n_105;
  wire buff1_reg__1_n_58;
  wire buff1_reg__1_n_59;
  wire buff1_reg__1_n_60;
  wire buff1_reg__1_n_61;
  wire buff1_reg__1_n_62;
  wire buff1_reg__1_n_63;
  wire buff1_reg__1_n_64;
  wire buff1_reg__1_n_65;
  wire buff1_reg__1_n_66;
  wire buff1_reg__1_n_67;
  wire buff1_reg__1_n_68;
  wire buff1_reg__1_n_69;
  wire buff1_reg__1_n_70;
  wire buff1_reg__1_n_71;
  wire buff1_reg__1_n_72;
  wire buff1_reg__1_n_73;
  wire buff1_reg__1_n_74;
  wire buff1_reg__1_n_75;
  wire buff1_reg__1_n_76;
  wire buff1_reg__1_n_77;
  wire buff1_reg__1_n_78;
  wire buff1_reg__1_n_79;
  wire buff1_reg__1_n_80;
  wire buff1_reg__1_n_81;
  wire buff1_reg__1_n_82;
  wire buff1_reg__1_n_83;
  wire buff1_reg__1_n_84;
  wire buff1_reg__1_n_85;
  wire buff1_reg__1_n_86;
  wire buff1_reg__1_n_87;
  wire buff1_reg__1_n_88;
  wire buff1_reg__1_n_89;
  wire buff1_reg__1_n_90;
  wire buff1_reg__1_n_91;
  wire buff1_reg__1_n_92;
  wire buff1_reg__1_n_93;
  wire buff1_reg__1_n_94;
  wire buff1_reg__1_n_95;
  wire buff1_reg__1_n_96;
  wire buff1_reg__1_n_97;
  wire buff1_reg__1_n_98;
  wire buff1_reg__1_n_99;
  wire buff1_reg__2_n_100;
  wire buff1_reg__2_n_101;
  wire buff1_reg__2_n_102;
  wire buff1_reg__2_n_103;
  wire buff1_reg__2_n_104;
  wire buff1_reg__2_n_105;
  wire buff1_reg__2_n_58;
  wire buff1_reg__2_n_59;
  wire buff1_reg__2_n_60;
  wire buff1_reg__2_n_61;
  wire buff1_reg__2_n_62;
  wire buff1_reg__2_n_63;
  wire buff1_reg__2_n_64;
  wire buff1_reg__2_n_65;
  wire buff1_reg__2_n_66;
  wire buff1_reg__2_n_67;
  wire buff1_reg__2_n_68;
  wire buff1_reg__2_n_69;
  wire buff1_reg__2_n_70;
  wire buff1_reg__2_n_71;
  wire buff1_reg__2_n_72;
  wire buff1_reg__2_n_73;
  wire buff1_reg__2_n_74;
  wire buff1_reg__2_n_75;
  wire buff1_reg__2_n_76;
  wire buff1_reg__2_n_77;
  wire buff1_reg__2_n_78;
  wire buff1_reg__2_n_79;
  wire buff1_reg__2_n_80;
  wire buff1_reg__2_n_81;
  wire buff1_reg__2_n_82;
  wire buff1_reg__2_n_83;
  wire buff1_reg__2_n_84;
  wire buff1_reg__2_n_85;
  wire buff1_reg__2_n_86;
  wire buff1_reg__2_n_87;
  wire buff1_reg__2_n_88;
  wire buff1_reg__2_n_89;
  wire buff1_reg__2_n_90;
  wire buff1_reg__2_n_91;
  wire buff1_reg__2_n_92;
  wire buff1_reg__2_n_93;
  wire buff1_reg__2_n_94;
  wire buff1_reg__2_n_95;
  wire buff1_reg__2_n_96;
  wire buff1_reg__2_n_97;
  wire buff1_reg__2_n_98;
  wire buff1_reg__2_n_99;
  wire [127:33]buff1_reg__3;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire \buff2[100]_i_10_n_0 ;
  wire \buff2[100]_i_11_n_0 ;
  wire \buff2[100]_i_2_n_0 ;
  wire \buff2[100]_i_3_n_0 ;
  wire \buff2[100]_i_4_n_0 ;
  wire \buff2[100]_i_5_n_0 ;
  wire \buff2[100]_i_6_n_0 ;
  wire \buff2[100]_i_7_n_0 ;
  wire \buff2[100]_i_8_n_0 ;
  wire \buff2[100]_i_9_n_0 ;
  wire \buff2[104]_i_2_n_0 ;
  wire \buff2[104]_i_3_n_0 ;
  wire \buff2[104]_i_4_n_0 ;
  wire \buff2[104]_i_5_n_0 ;
  wire \buff2[104]_i_6_n_0 ;
  wire \buff2[104]_i_7_n_0 ;
  wire \buff2[104]_i_8_n_0 ;
  wire \buff2[104]_i_9_n_0 ;
  wire \buff2[108]_i_2_n_0 ;
  wire \buff2[108]_i_3_n_0 ;
  wire \buff2[108]_i_4_n_0 ;
  wire \buff2[108]_i_5_n_0 ;
  wire \buff2[108]_i_6_n_0 ;
  wire \buff2[108]_i_7_n_0 ;
  wire \buff2[108]_i_8_n_0 ;
  wire \buff2[108]_i_9_n_0 ;
  wire \buff2[112]_i_2_n_0 ;
  wire \buff2[112]_i_3_n_0 ;
  wire \buff2[112]_i_4_n_0 ;
  wire \buff2[112]_i_5_n_0 ;
  wire \buff2[112]_i_6_n_0 ;
  wire \buff2[112]_i_7_n_0 ;
  wire \buff2[112]_i_8_n_0 ;
  wire \buff2[112]_i_9_n_0 ;
  wire \buff2[116]_i_2_n_0 ;
  wire \buff2[116]_i_3_n_0 ;
  wire \buff2[116]_i_4_n_0 ;
  wire \buff2[116]_i_5_n_0 ;
  wire \buff2[116]_i_6_n_0 ;
  wire \buff2[116]_i_7_n_0 ;
  wire \buff2[116]_i_8_n_0 ;
  wire \buff2[116]_i_9_n_0 ;
  wire \buff2[120]_i_2_n_0 ;
  wire \buff2[120]_i_3_n_0 ;
  wire \buff2[120]_i_4_n_0 ;
  wire \buff2[120]_i_5_n_0 ;
  wire \buff2[124]_i_2_n_0 ;
  wire \buff2[124]_i_3_n_0 ;
  wire \buff2[124]_i_4_n_0 ;
  wire \buff2[124]_i_5_n_0 ;
  wire \buff2[127]_i_2_n_0 ;
  wire \buff2[127]_i_3_n_0 ;
  wire \buff2[127]_i_4_n_0 ;
  wire \buff2[36]_i_2_n_0 ;
  wire \buff2[36]_i_3_n_0 ;
  wire \buff2[36]_i_4_n_0 ;
  wire \buff2[40]_i_2_n_0 ;
  wire \buff2[40]_i_3_n_0 ;
  wire \buff2[40]_i_4_n_0 ;
  wire \buff2[40]_i_5_n_0 ;
  wire \buff2[44]_i_2_n_0 ;
  wire \buff2[44]_i_3_n_0 ;
  wire \buff2[44]_i_4_n_0 ;
  wire \buff2[44]_i_5_n_0 ;
  wire \buff2[48]_i_2_n_0 ;
  wire \buff2[48]_i_3_n_0 ;
  wire \buff2[48]_i_4_n_0 ;
  wire \buff2[48]_i_5_n_0 ;
  wire \buff2[52]_i_2_n_0 ;
  wire \buff2[52]_i_3_n_0 ;
  wire \buff2[52]_i_4_n_0 ;
  wire \buff2[52]_i_5_n_0 ;
  wire \buff2[52]_i_6_n_0 ;
  wire \buff2[56]_i_2_n_0 ;
  wire \buff2[56]_i_3_n_0 ;
  wire \buff2[56]_i_4_n_0 ;
  wire \buff2[56]_i_5_n_0 ;
  wire \buff2[56]_i_6_n_0 ;
  wire \buff2[56]_i_7_n_0 ;
  wire \buff2[56]_i_8_n_0 ;
  wire \buff2[56]_i_9_n_0 ;
  wire \buff2[60]_i_2_n_0 ;
  wire \buff2[60]_i_3_n_0 ;
  wire \buff2[60]_i_4_n_0 ;
  wire \buff2[60]_i_5_n_0 ;
  wire \buff2[60]_i_6_n_0 ;
  wire \buff2[60]_i_7_n_0 ;
  wire \buff2[60]_i_8_n_0 ;
  wire \buff2[60]_i_9_n_0 ;
  wire \buff2[64]_i_2_n_0 ;
  wire \buff2[64]_i_3_n_0 ;
  wire \buff2[64]_i_4_n_0 ;
  wire \buff2[64]_i_5_n_0 ;
  wire \buff2[64]_i_6__0_n_0 ;
  wire \buff2[64]_i_7_n_0 ;
  wire \buff2[64]_i_8_n_0 ;
  wire \buff2[64]_i_9_n_0 ;
  wire \buff2[68]_i_2__0_n_0 ;
  wire \buff2[68]_i_3__0_n_0 ;
  wire \buff2[68]_i_4__0_n_0 ;
  wire \buff2[68]_i_5_n_0 ;
  wire \buff2[68]_i_6_n_0 ;
  wire \buff2[68]_i_7_n_0 ;
  wire \buff2[68]_i_8_n_0 ;
  wire \buff2[68]_i_9_n_0 ;
  wire \buff2[72]_i_2__0_n_0 ;
  wire \buff2[72]_i_3__0_n_0 ;
  wire \buff2[72]_i_4__0_n_0 ;
  wire \buff2[72]_i_5__0_n_0 ;
  wire \buff2[72]_i_6_n_0 ;
  wire \buff2[72]_i_7_n_0 ;
  wire \buff2[72]_i_8_n_0 ;
  wire \buff2[72]_i_9_n_0 ;
  wire \buff2[76]_i_2__0_n_0 ;
  wire \buff2[76]_i_3__0_n_0 ;
  wire \buff2[76]_i_4__0_n_0 ;
  wire \buff2[76]_i_5__0_n_0 ;
  wire \buff2[76]_i_6_n_0 ;
  wire \buff2[76]_i_7_n_0 ;
  wire \buff2[76]_i_8_n_0 ;
  wire \buff2[76]_i_9_n_0 ;
  wire \buff2[80]_i_2__0_n_0 ;
  wire \buff2[80]_i_3__0_n_0 ;
  wire \buff2[80]_i_4__0_n_0 ;
  wire \buff2[80]_i_5__0_n_0 ;
  wire \buff2[80]_i_6_n_0 ;
  wire \buff2[80]_i_7_n_0 ;
  wire \buff2[80]_i_8_n_0 ;
  wire \buff2[80]_i_9_n_0 ;
  wire \buff2[84]_i_2__0_n_0 ;
  wire \buff2[84]_i_3__0_n_0 ;
  wire \buff2[84]_i_4__0_n_0 ;
  wire \buff2[84]_i_5__0_n_0 ;
  wire \buff2[84]_i_6_n_0 ;
  wire \buff2[84]_i_7_n_0 ;
  wire \buff2[84]_i_8_n_0 ;
  wire \buff2[84]_i_9_n_0 ;
  wire \buff2[88]_i_10_n_0 ;
  wire \buff2[88]_i_2_n_0 ;
  wire \buff2[88]_i_3_n_0 ;
  wire \buff2[88]_i_4_n_0 ;
  wire \buff2[88]_i_5_n_0 ;
  wire \buff2[88]_i_6_n_0 ;
  wire \buff2[88]_i_7_n_0 ;
  wire \buff2[88]_i_8_n_0 ;
  wire \buff2[88]_i_9_n_0 ;
  wire \buff2[92]_i_2_n_0 ;
  wire \buff2[92]_i_3_n_0 ;
  wire \buff2[92]_i_4_n_0 ;
  wire \buff2[92]_i_5_n_0 ;
  wire \buff2[92]_i_6_n_0 ;
  wire \buff2[92]_i_7_n_0 ;
  wire \buff2[92]_i_8_n_0 ;
  wire \buff2[92]_i_9_n_0 ;
  wire \buff2[96]_i_2_n_0 ;
  wire \buff2[96]_i_3_n_0 ;
  wire \buff2[96]_i_4_n_0 ;
  wire \buff2[96]_i_5_n_0 ;
  wire \buff2[96]_i_6_n_0 ;
  wire \buff2[96]_i_7_n_0 ;
  wire \buff2[96]_i_8_n_0 ;
  wire \buff2[96]_i_9_n_0 ;
  wire \buff2_reg[100]_i_1_n_0 ;
  wire \buff2_reg[100]_i_1_n_1 ;
  wire \buff2_reg[100]_i_1_n_2 ;
  wire \buff2_reg[100]_i_1_n_3 ;
  wire \buff2_reg[104]_i_1_n_0 ;
  wire \buff2_reg[104]_i_1_n_1 ;
  wire \buff2_reg[104]_i_1_n_2 ;
  wire \buff2_reg[104]_i_1_n_3 ;
  wire \buff2_reg[108]_i_1_n_0 ;
  wire \buff2_reg[108]_i_1_n_1 ;
  wire \buff2_reg[108]_i_1_n_2 ;
  wire \buff2_reg[108]_i_1_n_3 ;
  wire \buff2_reg[112]_i_1_n_0 ;
  wire \buff2_reg[112]_i_1_n_1 ;
  wire \buff2_reg[112]_i_1_n_2 ;
  wire \buff2_reg[112]_i_1_n_3 ;
  wire \buff2_reg[116]_i_1_n_0 ;
  wire \buff2_reg[116]_i_1_n_1 ;
  wire \buff2_reg[116]_i_1_n_2 ;
  wire \buff2_reg[116]_i_1_n_3 ;
  wire \buff2_reg[120]_i_1_n_0 ;
  wire \buff2_reg[120]_i_1_n_1 ;
  wire \buff2_reg[120]_i_1_n_2 ;
  wire \buff2_reg[120]_i_1_n_3 ;
  wire \buff2_reg[124]_i_1_n_0 ;
  wire \buff2_reg[124]_i_1_n_1 ;
  wire \buff2_reg[124]_i_1_n_2 ;
  wire \buff2_reg[124]_i_1_n_3 ;
  wire [127:0]\buff2_reg[127]_0 ;
  wire \buff2_reg[127]_i_1_n_2 ;
  wire \buff2_reg[127]_i_1_n_3 ;
  wire \buff2_reg[36]_i_1_n_0 ;
  wire \buff2_reg[36]_i_1_n_1 ;
  wire \buff2_reg[36]_i_1_n_2 ;
  wire \buff2_reg[36]_i_1_n_3 ;
  wire \buff2_reg[40]_i_1_n_0 ;
  wire \buff2_reg[40]_i_1_n_1 ;
  wire \buff2_reg[40]_i_1_n_2 ;
  wire \buff2_reg[40]_i_1_n_3 ;
  wire \buff2_reg[44]_i_1_n_0 ;
  wire \buff2_reg[44]_i_1_n_1 ;
  wire \buff2_reg[44]_i_1_n_2 ;
  wire \buff2_reg[44]_i_1_n_3 ;
  wire \buff2_reg[48]_i_1_n_0 ;
  wire \buff2_reg[48]_i_1_n_1 ;
  wire \buff2_reg[48]_i_1_n_2 ;
  wire \buff2_reg[48]_i_1_n_3 ;
  wire \buff2_reg[52]_i_1_n_0 ;
  wire \buff2_reg[52]_i_1_n_1 ;
  wire \buff2_reg[52]_i_1_n_2 ;
  wire \buff2_reg[52]_i_1_n_3 ;
  wire \buff2_reg[56]_i_1_n_0 ;
  wire \buff2_reg[56]_i_1_n_1 ;
  wire \buff2_reg[56]_i_1_n_2 ;
  wire \buff2_reg[56]_i_1_n_3 ;
  wire \buff2_reg[60]_i_1_n_0 ;
  wire \buff2_reg[60]_i_1_n_1 ;
  wire \buff2_reg[60]_i_1_n_2 ;
  wire \buff2_reg[60]_i_1_n_3 ;
  wire \buff2_reg[64]_i_1_n_0 ;
  wire \buff2_reg[64]_i_1_n_1 ;
  wire \buff2_reg[64]_i_1_n_2 ;
  wire \buff2_reg[64]_i_1_n_3 ;
  wire \buff2_reg[68]_i_1_n_0 ;
  wire \buff2_reg[68]_i_1_n_1 ;
  wire \buff2_reg[68]_i_1_n_2 ;
  wire \buff2_reg[68]_i_1_n_3 ;
  wire \buff2_reg[72]_i_1_n_0 ;
  wire \buff2_reg[72]_i_1_n_1 ;
  wire \buff2_reg[72]_i_1_n_2 ;
  wire \buff2_reg[72]_i_1_n_3 ;
  wire \buff2_reg[76]_i_1_n_0 ;
  wire \buff2_reg[76]_i_1_n_1 ;
  wire \buff2_reg[76]_i_1_n_2 ;
  wire \buff2_reg[76]_i_1_n_3 ;
  wire \buff2_reg[80]_i_1_n_0 ;
  wire \buff2_reg[80]_i_1_n_1 ;
  wire \buff2_reg[80]_i_1_n_2 ;
  wire \buff2_reg[80]_i_1_n_3 ;
  wire \buff2_reg[84]_i_1_n_0 ;
  wire \buff2_reg[84]_i_1_n_1 ;
  wire \buff2_reg[84]_i_1_n_2 ;
  wire \buff2_reg[84]_i_1_n_3 ;
  wire \buff2_reg[88]_i_1_n_0 ;
  wire \buff2_reg[88]_i_1_n_1 ;
  wire \buff2_reg[88]_i_1_n_2 ;
  wire \buff2_reg[88]_i_1_n_3 ;
  wire \buff2_reg[92]_i_1_n_0 ;
  wire \buff2_reg[92]_i_1_n_1 ;
  wire \buff2_reg[92]_i_1_n_2 ;
  wire \buff2_reg[92]_i_1_n_3 ;
  wire \buff2_reg[96]_i_1_n_0 ;
  wire \buff2_reg[96]_i_1_n_1 ;
  wire \buff2_reg[96]_i_1_n_2 ;
  wire \buff2_reg[96]_i_1_n_3 ;
  wire grp_fu_1037_ce;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__1_n_100;
  wire tmp_product__1_n_101;
  wire tmp_product__1_n_102;
  wire tmp_product__1_n_103;
  wire tmp_product__1_n_104;
  wire tmp_product__1_n_105;
  wire tmp_product__1_n_106;
  wire tmp_product__1_n_107;
  wire tmp_product__1_n_108;
  wire tmp_product__1_n_109;
  wire tmp_product__1_n_110;
  wire tmp_product__1_n_111;
  wire tmp_product__1_n_112;
  wire tmp_product__1_n_113;
  wire tmp_product__1_n_114;
  wire tmp_product__1_n_115;
  wire tmp_product__1_n_116;
  wire tmp_product__1_n_117;
  wire tmp_product__1_n_118;
  wire tmp_product__1_n_119;
  wire tmp_product__1_n_120;
  wire tmp_product__1_n_121;
  wire tmp_product__1_n_122;
  wire tmp_product__1_n_123;
  wire tmp_product__1_n_124;
  wire tmp_product__1_n_125;
  wire tmp_product__1_n_126;
  wire tmp_product__1_n_127;
  wire tmp_product__1_n_128;
  wire tmp_product__1_n_129;
  wire tmp_product__1_n_130;
  wire tmp_product__1_n_131;
  wire tmp_product__1_n_132;
  wire tmp_product__1_n_133;
  wire tmp_product__1_n_134;
  wire tmp_product__1_n_135;
  wire tmp_product__1_n_136;
  wire tmp_product__1_n_137;
  wire tmp_product__1_n_138;
  wire tmp_product__1_n_139;
  wire tmp_product__1_n_140;
  wire tmp_product__1_n_141;
  wire tmp_product__1_n_142;
  wire tmp_product__1_n_143;
  wire tmp_product__1_n_144;
  wire tmp_product__1_n_145;
  wire tmp_product__1_n_146;
  wire tmp_product__1_n_147;
  wire tmp_product__1_n_148;
  wire tmp_product__1_n_149;
  wire tmp_product__1_n_150;
  wire tmp_product__1_n_151;
  wire tmp_product__1_n_152;
  wire tmp_product__1_n_153;
  wire tmp_product__1_n_58;
  wire tmp_product__1_n_59;
  wire tmp_product__1_n_60;
  wire tmp_product__1_n_61;
  wire tmp_product__1_n_62;
  wire tmp_product__1_n_63;
  wire tmp_product__1_n_64;
  wire tmp_product__1_n_65;
  wire tmp_product__1_n_66;
  wire tmp_product__1_n_67;
  wire tmp_product__1_n_68;
  wire tmp_product__1_n_69;
  wire tmp_product__1_n_70;
  wire tmp_product__1_n_71;
  wire tmp_product__1_n_72;
  wire tmp_product__1_n_73;
  wire tmp_product__1_n_74;
  wire tmp_product__1_n_75;
  wire tmp_product__1_n_76;
  wire tmp_product__1_n_77;
  wire tmp_product__1_n_78;
  wire tmp_product__1_n_79;
  wire tmp_product__1_n_80;
  wire tmp_product__1_n_81;
  wire tmp_product__1_n_82;
  wire tmp_product__1_n_83;
  wire tmp_product__1_n_84;
  wire tmp_product__1_n_85;
  wire tmp_product__1_n_86;
  wire tmp_product__1_n_87;
  wire tmp_product__1_n_88;
  wire tmp_product__1_n_89;
  wire tmp_product__1_n_90;
  wire tmp_product__1_n_91;
  wire tmp_product__1_n_92;
  wire tmp_product__1_n_93;
  wire tmp_product__1_n_94;
  wire tmp_product__1_n_95;
  wire tmp_product__1_n_96;
  wire tmp_product__1_n_97;
  wire tmp_product__1_n_98;
  wire tmp_product__1_n_99;
  wire tmp_product__2_n_106;
  wire tmp_product__2_n_107;
  wire tmp_product__2_n_108;
  wire tmp_product__2_n_109;
  wire tmp_product__2_n_110;
  wire tmp_product__2_n_111;
  wire tmp_product__2_n_112;
  wire tmp_product__2_n_113;
  wire tmp_product__2_n_114;
  wire tmp_product__2_n_115;
  wire tmp_product__2_n_116;
  wire tmp_product__2_n_117;
  wire tmp_product__2_n_118;
  wire tmp_product__2_n_119;
  wire tmp_product__2_n_120;
  wire tmp_product__2_n_121;
  wire tmp_product__2_n_122;
  wire tmp_product__2_n_123;
  wire tmp_product__2_n_124;
  wire tmp_product__2_n_125;
  wire tmp_product__2_n_126;
  wire tmp_product__2_n_127;
  wire tmp_product__2_n_128;
  wire tmp_product__2_n_129;
  wire tmp_product__2_n_130;
  wire tmp_product__2_n_131;
  wire tmp_product__2_n_132;
  wire tmp_product__2_n_133;
  wire tmp_product__2_n_134;
  wire tmp_product__2_n_135;
  wire tmp_product__2_n_136;
  wire tmp_product__2_n_137;
  wire tmp_product__2_n_138;
  wire tmp_product__2_n_139;
  wire tmp_product__2_n_140;
  wire tmp_product__2_n_141;
  wire tmp_product__2_n_142;
  wire tmp_product__2_n_143;
  wire tmp_product__2_n_144;
  wire tmp_product__2_n_145;
  wire tmp_product__2_n_146;
  wire tmp_product__2_n_147;
  wire tmp_product__2_n_148;
  wire tmp_product__2_n_149;
  wire tmp_product__2_n_150;
  wire tmp_product__2_n_151;
  wire tmp_product__2_n_152;
  wire tmp_product__2_n_153;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__1_P_UNCONNECTED;
  wire NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__2_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_PCOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__2_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__2_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_buff2_reg[127]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buff2_reg[127]_i_1_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__0_P_UNCONNECTED;
  wire NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__1_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__1_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__2_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__2_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product__2_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O205[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[95:85]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_1037_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[50:34]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,O205[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_1037_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O205[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[50:34]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_1037_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O205[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_1037_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__2_n_58,buff0_reg__2_n_59,buff0_reg__2_n_60,buff0_reg__2_n_61,buff0_reg__2_n_62,buff0_reg__2_n_63,buff0_reg__2_n_64,buff0_reg__2_n_65,buff0_reg__2_n_66,buff0_reg__2_n_67,buff0_reg__2_n_68,buff0_reg__2_n_69,buff0_reg__2_n_70,buff0_reg__2_n_71,buff0_reg__2_n_72,buff0_reg__2_n_73,buff0_reg__2_n_74,buff0_reg__2_n_75,buff0_reg__2_n_76,buff0_reg__2_n_77,buff0_reg__2_n_78,buff0_reg__2_n_79,buff0_reg__2_n_80,buff0_reg__2_n_81,buff0_reg__2_n_82,buff0_reg__2_n_83,buff0_reg__2_n_84,buff0_reg__2_n_85,buff0_reg__2_n_86,buff0_reg__2_n_87,buff0_reg__2_n_88,buff0_reg__2_n_89,buff0_reg__2_n_90,buff0_reg__2_n_91,buff0_reg__2_n_92,buff0_reg__2_n_93,buff0_reg__2_n_94,buff0_reg__2_n_95,buff0_reg__2_n_96,buff0_reg__2_n_97,buff0_reg__2_n_98,buff0_reg__2_n_99,buff0_reg__2_n_100,buff0_reg__2_n_101,buff0_reg__2_n_102,buff0_reg__2_n_103,buff0_reg__2_n_104,buff0_reg__2_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__2_n_106,buff0_reg__2_n_107,buff0_reg__2_n_108,buff0_reg__2_n_109,buff0_reg__2_n_110,buff0_reg__2_n_111,buff0_reg__2_n_112,buff0_reg__2_n_113,buff0_reg__2_n_114,buff0_reg__2_n_115,buff0_reg__2_n_116,buff0_reg__2_n_117,buff0_reg__2_n_118,buff0_reg__2_n_119,buff0_reg__2_n_120,buff0_reg__2_n_121,buff0_reg__2_n_122,buff0_reg__2_n_123,buff0_reg__2_n_124,buff0_reg__2_n_125,buff0_reg__2_n_126,buff0_reg__2_n_127,buff0_reg__2_n_128,buff0_reg__2_n_129,buff0_reg__2_n_130,buff0_reg__2_n_131,buff0_reg__2_n_132,buff0_reg__2_n_133,buff0_reg__2_n_134,buff0_reg__2_n_135,buff0_reg__2_n_136,buff0_reg__2_n_137,buff0_reg__2_n_138,buff0_reg__2_n_139,buff0_reg__2_n_140,buff0_reg__2_n_141,buff0_reg__2_n_142,buff0_reg__2_n_143,buff0_reg__2_n_144,buff0_reg__2_n_145,buff0_reg__2_n_146,buff0_reg__2_n_147,buff0_reg__2_n_148,buff0_reg__2_n_149,buff0_reg__2_n_150,buff0_reg__2_n_151,buff0_reg__2_n_152,buff0_reg__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x12 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O205[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[95:85]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1037_ce),
        .CEP(grp_fu_1037_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff1_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_105),
        .Q(\buff1_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[0]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_105),
        .Q(\buff1_reg[0]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_95),
        .Q(\buff1_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_95),
        .Q(\buff1_reg[10]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_94),
        .Q(\buff1_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_94),
        .Q(\buff1_reg[11]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_93),
        .Q(\buff1_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_93),
        .Q(\buff1_reg[12]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_92),
        .Q(\buff1_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_92),
        .Q(\buff1_reg[13]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_91),
        .Q(\buff1_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_91),
        .Q(\buff1_reg[14]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_90),
        .Q(\buff1_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_90),
        .Q(\buff1_reg[15]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_89),
        .Q(\buff1_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_89),
        .Q(\buff1_reg[16]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_104),
        .Q(\buff1_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_104),
        .Q(\buff1_reg[1]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_103),
        .Q(\buff1_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_103),
        .Q(\buff1_reg[2]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_102),
        .Q(\buff1_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_102),
        .Q(\buff1_reg[3]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_101),
        .Q(\buff1_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_101),
        .Q(\buff1_reg[4]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_100),
        .Q(\buff1_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_100),
        .Q(\buff1_reg[5]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_99),
        .Q(\buff1_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_99),
        .Q(\buff1_reg[6]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_98),
        .Q(\buff1_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_98),
        .Q(\buff1_reg[7]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_97),
        .Q(\buff1_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_97),
        .Q(\buff1_reg[8]__2_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(tmp_product__1_n_96),
        .Q(\buff1_reg[9]__1_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__2 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff0_reg__2_n_96),
        .Q(\buff1_reg[9]__2_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[67:51]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,O205[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1037_ce),
        .CEP(grp_fu_1037_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__0_n_58,buff1_reg__0_n_59,buff1_reg__0_n_60,buff1_reg__0_n_61,buff1_reg__0_n_62,buff1_reg__0_n_63,buff1_reg__0_n_64,buff1_reg__0_n_65,buff1_reg__0_n_66,buff1_reg__0_n_67,buff1_reg__0_n_68,buff1_reg__0_n_69,buff1_reg__0_n_70,buff1_reg__0_n_71,buff1_reg__0_n_72,buff1_reg__0_n_73,buff1_reg__0_n_74,buff1_reg__0_n_75,buff1_reg__0_n_76,buff1_reg__0_n_77,buff1_reg__0_n_78,buff1_reg__0_n_79,buff1_reg__0_n_80,buff1_reg__0_n_81,buff1_reg__0_n_82,buff1_reg__0_n_83,buff1_reg__0_n_84,buff1_reg__0_n_85,buff1_reg__0_n_86,buff1_reg__0_n_87,buff1_reg__0_n_88,buff1_reg__0_n_89,buff1_reg__0_n_90,buff1_reg__0_n_91,buff1_reg__0_n_92,buff1_reg__0_n_93,buff1_reg__0_n_94,buff1_reg__0_n_95,buff1_reg__0_n_96,buff1_reg__0_n_97,buff1_reg__0_n_98,buff1_reg__0_n_99,buff1_reg__0_n_100,buff1_reg__0_n_101,buff1_reg__0_n_102,buff1_reg__0_n_103,buff1_reg__0_n_104,buff1_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff1_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O205[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[67:51]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1037_ce),
        .CEP(grp_fu_1037_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__1_n_58,buff1_reg__1_n_59,buff1_reg__1_n_60,buff1_reg__1_n_61,buff1_reg__1_n_62,buff1_reg__1_n_63,buff1_reg__1_n_64,buff1_reg__1_n_65,buff1_reg__1_n_66,buff1_reg__1_n_67,buff1_reg__1_n_68,buff1_reg__1_n_69,buff1_reg__1_n_70,buff1_reg__1_n_71,buff1_reg__1_n_72,buff1_reg__1_n_73,buff1_reg__1_n_74,buff1_reg__1_n_75,buff1_reg__1_n_76,buff1_reg__1_n_77,buff1_reg__1_n_78,buff1_reg__1_n_79,buff1_reg__1_n_80,buff1_reg__1_n_81,buff1_reg__1_n_82,buff1_reg__1_n_83,buff1_reg__1_n_84,buff1_reg__1_n_85,buff1_reg__1_n_86,buff1_reg__1_n_87,buff1_reg__1_n_88,buff1_reg__1_n_89,buff1_reg__1_n_90,buff1_reg__1_n_91,buff1_reg__1_n_92,buff1_reg__1_n_93,buff1_reg__1_n_94,buff1_reg__1_n_95,buff1_reg__1_n_96,buff1_reg__1_n_97,buff1_reg__1_n_98,buff1_reg__1_n_99,buff1_reg__1_n_100,buff1_reg__1_n_101,buff1_reg__1_n_102,buff1_reg__1_n_103,buff1_reg__1_n_104,buff1_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .PCOUT(NLW_buff1_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,O205[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1037_ce),
        .CEP(grp_fu_1037_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__2_OVERFLOW_UNCONNECTED),
        .P({buff1_reg__2_n_58,buff1_reg__2_n_59,buff1_reg__2_n_60,buff1_reg__2_n_61,buff1_reg__2_n_62,buff1_reg__2_n_63,buff1_reg__2_n_64,buff1_reg__2_n_65,buff1_reg__2_n_66,buff1_reg__2_n_67,buff1_reg__2_n_68,buff1_reg__2_n_69,buff1_reg__2_n_70,buff1_reg__2_n_71,buff1_reg__2_n_72,buff1_reg__2_n_73,buff1_reg__2_n_74,buff1_reg__2_n_75,buff1_reg__2_n_76,buff1_reg__2_n_77,buff1_reg__2_n_78,buff1_reg__2_n_79,buff1_reg__2_n_80,buff1_reg__2_n_81,buff1_reg__2_n_82,buff1_reg__2_n_83,buff1_reg__2_n_84,buff1_reg__2_n_85,buff1_reg__2_n_86,buff1_reg__2_n_87,buff1_reg__2_n_88,buff1_reg__2_n_89,buff1_reg__2_n_90,buff1_reg__2_n_91,buff1_reg__2_n_92,buff1_reg__2_n_93,buff1_reg__2_n_94,buff1_reg__2_n_95,buff1_reg__2_n_96,buff1_reg__2_n_97,buff1_reg__2_n_98,buff1_reg__2_n_99,buff1_reg__2_n_100,buff1_reg__2_n_101,buff1_reg__2_n_102,buff1_reg__2_n_103,buff1_reg__2_n_104,buff1_reg__2_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .PCOUT(NLW_buff1_reg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[100]_i_10 
       (.I0(buff1_reg__0_n_74),
        .I1(\buff1_reg_n_0_[14] ),
        .O(\buff2[100]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[100]_i_11 
       (.I0(buff1_reg__1_n_58),
        .I1(\buff1_reg_n_0_[13] ),
        .I2(buff1_reg__0_n_75),
        .O(\buff2[100]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hD40000D4)) 
    \buff2[100]_i_2 
       (.I0(buff1_reg__1_n_58),
        .I1(buff1_reg__0_n_75),
        .I2(\buff1_reg_n_0_[13] ),
        .I3(\buff1_reg_n_0_[14] ),
        .I4(buff1_reg__0_n_74),
        .O(\buff2[100]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0EE0E00E)) 
    \buff2[100]_i_3 
       (.I0(\buff1_reg_n_0_[12] ),
        .I1(buff1_reg__0_n_76),
        .I2(buff1_reg__0_n_75),
        .I3(\buff1_reg_n_0_[13] ),
        .I4(buff1_reg__1_n_58),
        .O(\buff2[100]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[100]_i_4 
       (.I0(\buff1_reg_n_0_[12] ),
        .I1(buff1_reg__0_n_76),
        .I2(buff1_reg__1_n_59),
        .I3(\buff1_reg_n_0_[11] ),
        .I4(buff1_reg__0_n_77),
        .O(\buff2[100]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[100]_i_5 
       (.I0(\buff1_reg_n_0_[11] ),
        .I1(buff1_reg__0_n_77),
        .I2(buff1_reg__1_n_60),
        .I3(\buff1_reg_n_0_[10] ),
        .I4(buff1_reg__0_n_78),
        .O(\buff2[100]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \buff2[100]_i_6 
       (.I0(\buff2[100]_i_2_n_0 ),
        .I1(buff1_reg__0_n_73),
        .I2(\buff1_reg_n_0_[15] ),
        .I3(buff1_reg__0_n_74),
        .I4(\buff1_reg_n_0_[14] ),
        .O(\buff2[100]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0E1E10F1EF0F0E1)) 
    \buff2[100]_i_7 
       (.I0(buff1_reg__0_n_76),
        .I1(\buff1_reg_n_0_[12] ),
        .I2(\buff2[100]_i_10_n_0 ),
        .I3(\buff1_reg_n_0_[13] ),
        .I4(buff1_reg__0_n_75),
        .I5(buff1_reg__1_n_58),
        .O(\buff2[100]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h01FE1FE01FE0FE01)) 
    \buff2[100]_i_8 
       (.I0(buff1_reg__0_n_77),
        .I1(\buff1_reg_n_0_[11] ),
        .I2(buff1_reg__1_n_59),
        .I3(\buff2[100]_i_11_n_0 ),
        .I4(buff1_reg__0_n_76),
        .I5(\buff1_reg_n_0_[12] ),
        .O(\buff2[100]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[100]_i_9 
       (.I0(\buff2[100]_i_5_n_0 ),
        .I1(\buff1_reg_n_0_[12] ),
        .I2(buff1_reg__0_n_76),
        .I3(buff1_reg__1_n_59),
        .I4(buff1_reg__0_n_77),
        .I5(\buff1_reg_n_0_[11] ),
        .O(\buff2[100]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[104]_i_2 
       (.I0(buff1_reg_n_105),
        .I1(buff1_reg__0_n_71),
        .I2(buff1_reg_n_104),
        .I3(buff1_reg__0_n_70),
        .O(\buff2[104]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[104]_i_3 
       (.I0(\buff1_reg_n_0_[16] ),
        .I1(buff1_reg__0_n_72),
        .I2(buff1_reg_n_105),
        .I3(buff1_reg__0_n_71),
        .O(\buff2[104]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[104]_i_4 
       (.I0(\buff1_reg_n_0_[15] ),
        .I1(buff1_reg__0_n_73),
        .I2(\buff1_reg_n_0_[16] ),
        .I3(buff1_reg__0_n_72),
        .O(\buff2[104]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[104]_i_5 
       (.I0(\buff1_reg_n_0_[14] ),
        .I1(buff1_reg__0_n_74),
        .I2(\buff1_reg_n_0_[15] ),
        .I3(buff1_reg__0_n_73),
        .O(\buff2[104]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[104]_i_6 
       (.I0(buff1_reg__0_n_71),
        .I1(buff1_reg_n_105),
        .I2(buff1_reg__0_n_69),
        .I3(buff1_reg_n_103),
        .I4(buff1_reg__0_n_70),
        .I5(buff1_reg_n_104),
        .O(\buff2[104]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[104]_i_7 
       (.I0(buff1_reg__0_n_72),
        .I1(\buff1_reg_n_0_[16] ),
        .I2(buff1_reg__0_n_70),
        .I3(buff1_reg_n_104),
        .I4(buff1_reg__0_n_71),
        .I5(buff1_reg_n_105),
        .O(\buff2[104]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[104]_i_8 
       (.I0(buff1_reg__0_n_73),
        .I1(\buff1_reg_n_0_[15] ),
        .I2(buff1_reg__0_n_71),
        .I3(buff1_reg_n_105),
        .I4(buff1_reg__0_n_72),
        .I5(\buff1_reg_n_0_[16] ),
        .O(\buff2[104]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[104]_i_9 
       (.I0(buff1_reg__0_n_74),
        .I1(\buff1_reg_n_0_[14] ),
        .I2(buff1_reg__0_n_72),
        .I3(\buff1_reg_n_0_[16] ),
        .I4(buff1_reg__0_n_73),
        .I5(\buff1_reg_n_0_[15] ),
        .O(\buff2[104]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[108]_i_2 
       (.I0(buff1_reg_n_101),
        .I1(buff1_reg__0_n_67),
        .I2(buff1_reg_n_100),
        .I3(buff1_reg__0_n_66),
        .O(\buff2[108]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[108]_i_3 
       (.I0(buff1_reg_n_102),
        .I1(buff1_reg__0_n_68),
        .I2(buff1_reg_n_101),
        .I3(buff1_reg__0_n_67),
        .O(\buff2[108]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[108]_i_4 
       (.I0(buff1_reg_n_103),
        .I1(buff1_reg__0_n_69),
        .I2(buff1_reg_n_102),
        .I3(buff1_reg__0_n_68),
        .O(\buff2[108]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[108]_i_5 
       (.I0(buff1_reg_n_104),
        .I1(buff1_reg__0_n_70),
        .I2(buff1_reg_n_103),
        .I3(buff1_reg__0_n_69),
        .O(\buff2[108]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[108]_i_6 
       (.I0(buff1_reg__0_n_67),
        .I1(buff1_reg_n_101),
        .I2(buff1_reg__0_n_65),
        .I3(buff1_reg_n_99),
        .I4(buff1_reg__0_n_66),
        .I5(buff1_reg_n_100),
        .O(\buff2[108]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[108]_i_7 
       (.I0(buff1_reg__0_n_68),
        .I1(buff1_reg_n_102),
        .I2(buff1_reg__0_n_66),
        .I3(buff1_reg_n_100),
        .I4(buff1_reg__0_n_67),
        .I5(buff1_reg_n_101),
        .O(\buff2[108]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[108]_i_8 
       (.I0(buff1_reg__0_n_69),
        .I1(buff1_reg_n_103),
        .I2(buff1_reg__0_n_67),
        .I3(buff1_reg_n_101),
        .I4(buff1_reg__0_n_68),
        .I5(buff1_reg_n_102),
        .O(\buff2[108]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[108]_i_9 
       (.I0(buff1_reg__0_n_70),
        .I1(buff1_reg_n_104),
        .I2(buff1_reg__0_n_68),
        .I3(buff1_reg_n_102),
        .I4(buff1_reg__0_n_69),
        .I5(buff1_reg_n_103),
        .O(\buff2[108]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[112]_i_2 
       (.I0(buff1_reg_n_97),
        .I1(buff1_reg__0_n_63),
        .I2(buff1_reg_n_96),
        .I3(buff1_reg__0_n_62),
        .O(\buff2[112]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[112]_i_3 
       (.I0(buff1_reg_n_98),
        .I1(buff1_reg__0_n_64),
        .I2(buff1_reg_n_97),
        .I3(buff1_reg__0_n_63),
        .O(\buff2[112]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[112]_i_4 
       (.I0(buff1_reg_n_99),
        .I1(buff1_reg__0_n_65),
        .I2(buff1_reg_n_98),
        .I3(buff1_reg__0_n_64),
        .O(\buff2[112]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[112]_i_5 
       (.I0(buff1_reg_n_100),
        .I1(buff1_reg__0_n_66),
        .I2(buff1_reg_n_99),
        .I3(buff1_reg__0_n_65),
        .O(\buff2[112]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[112]_i_6 
       (.I0(buff1_reg__0_n_63),
        .I1(buff1_reg_n_97),
        .I2(buff1_reg__0_n_61),
        .I3(buff1_reg_n_95),
        .I4(buff1_reg__0_n_62),
        .I5(buff1_reg_n_96),
        .O(\buff2[112]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[112]_i_7 
       (.I0(buff1_reg__0_n_64),
        .I1(buff1_reg_n_98),
        .I2(buff1_reg__0_n_62),
        .I3(buff1_reg_n_96),
        .I4(buff1_reg__0_n_63),
        .I5(buff1_reg_n_97),
        .O(\buff2[112]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[112]_i_8 
       (.I0(buff1_reg__0_n_65),
        .I1(buff1_reg_n_99),
        .I2(buff1_reg__0_n_63),
        .I3(buff1_reg_n_97),
        .I4(buff1_reg__0_n_64),
        .I5(buff1_reg_n_98),
        .O(\buff2[112]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[112]_i_9 
       (.I0(buff1_reg__0_n_66),
        .I1(buff1_reg_n_100),
        .I2(buff1_reg__0_n_64),
        .I3(buff1_reg_n_98),
        .I4(buff1_reg__0_n_65),
        .I5(buff1_reg_n_99),
        .O(\buff2[112]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff2[116]_i_2 
       (.I0(buff1_reg__0_n_58),
        .I1(buff1_reg_n_92),
        .I2(buff1_reg_n_93),
        .I3(buff1_reg__0_n_59),
        .O(\buff2[116]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[116]_i_3 
       (.I0(buff1_reg_n_94),
        .I1(buff1_reg__0_n_60),
        .I2(buff1_reg_n_93),
        .I3(buff1_reg__0_n_59),
        .O(\buff2[116]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[116]_i_4 
       (.I0(buff1_reg_n_95),
        .I1(buff1_reg__0_n_61),
        .I2(buff1_reg_n_94),
        .I3(buff1_reg__0_n_60),
        .O(\buff2[116]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[116]_i_5 
       (.I0(buff1_reg_n_96),
        .I1(buff1_reg__0_n_62),
        .I2(buff1_reg_n_95),
        .I3(buff1_reg__0_n_61),
        .O(\buff2[116]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff2[116]_i_6 
       (.I0(buff1_reg__0_n_59),
        .I1(buff1_reg_n_93),
        .I2(buff1_reg_n_92),
        .I3(buff1_reg__0_n_58),
        .I4(buff1_reg_n_91),
        .O(\buff2[116]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[116]_i_7 
       (.I0(buff1_reg__0_n_60),
        .I1(buff1_reg_n_94),
        .I2(buff1_reg__0_n_58),
        .I3(buff1_reg_n_92),
        .I4(buff1_reg__0_n_59),
        .I5(buff1_reg_n_93),
        .O(\buff2[116]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[116]_i_8 
       (.I0(buff1_reg__0_n_61),
        .I1(buff1_reg_n_95),
        .I2(buff1_reg__0_n_59),
        .I3(buff1_reg_n_93),
        .I4(buff1_reg__0_n_60),
        .I5(buff1_reg_n_94),
        .O(\buff2[116]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[116]_i_9 
       (.I0(buff1_reg__0_n_62),
        .I1(buff1_reg_n_96),
        .I2(buff1_reg__0_n_60),
        .I3(buff1_reg_n_94),
        .I4(buff1_reg__0_n_61),
        .I5(buff1_reg_n_95),
        .O(\buff2[116]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[120]_i_2 
       (.I0(buff1_reg_n_88),
        .I1(buff1_reg_n_87),
        .O(\buff2[120]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[120]_i_3 
       (.I0(buff1_reg_n_89),
        .I1(buff1_reg_n_88),
        .O(\buff2[120]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[120]_i_4 
       (.I0(buff1_reg_n_90),
        .I1(buff1_reg_n_89),
        .O(\buff2[120]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[120]_i_5 
       (.I0(buff1_reg_n_91),
        .I1(buff1_reg_n_90),
        .O(\buff2[120]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[124]_i_2 
       (.I0(buff1_reg_n_84),
        .I1(buff1_reg_n_83),
        .O(\buff2[124]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[124]_i_3 
       (.I0(buff1_reg_n_85),
        .I1(buff1_reg_n_84),
        .O(\buff2[124]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[124]_i_4 
       (.I0(buff1_reg_n_86),
        .I1(buff1_reg_n_85),
        .O(\buff2[124]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[124]_i_5 
       (.I0(buff1_reg_n_87),
        .I1(buff1_reg_n_86),
        .O(\buff2[124]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[127]_i_2 
       (.I0(buff1_reg_n_81),
        .I1(buff1_reg_n_80),
        .O(\buff2[127]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[127]_i_3 
       (.I0(buff1_reg_n_82),
        .I1(buff1_reg_n_81),
        .O(\buff2[127]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff2[127]_i_4 
       (.I0(buff1_reg_n_83),
        .I1(buff1_reg_n_82),
        .O(\buff2[127]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_2 
       (.I0(buff1_reg__2_n_86),
        .I1(\buff1_reg[2]__1_n_0 ),
        .O(\buff2[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_3 
       (.I0(buff1_reg__2_n_87),
        .I1(\buff1_reg[1]__1_n_0 ),
        .O(\buff2[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[36]_i_4 
       (.I0(buff1_reg__2_n_88),
        .I1(\buff1_reg[0]__1_n_0 ),
        .O(\buff2[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_2 
       (.I0(buff1_reg__2_n_82),
        .I1(\buff1_reg[6]__1_n_0 ),
        .O(\buff2[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_3 
       (.I0(buff1_reg__2_n_83),
        .I1(\buff1_reg[5]__1_n_0 ),
        .O(\buff2[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_4 
       (.I0(buff1_reg__2_n_84),
        .I1(\buff1_reg[4]__1_n_0 ),
        .O(\buff2[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[40]_i_5 
       (.I0(buff1_reg__2_n_85),
        .I1(\buff1_reg[3]__1_n_0 ),
        .O(\buff2[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_2 
       (.I0(buff1_reg__2_n_78),
        .I1(\buff1_reg[10]__1_n_0 ),
        .O(\buff2[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_3 
       (.I0(buff1_reg__2_n_79),
        .I1(\buff1_reg[9]__1_n_0 ),
        .O(\buff2[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_4 
       (.I0(buff1_reg__2_n_80),
        .I1(\buff1_reg[8]__1_n_0 ),
        .O(\buff2[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[44]_i_5 
       (.I0(buff1_reg__2_n_81),
        .I1(\buff1_reg[7]__1_n_0 ),
        .O(\buff2[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_2 
       (.I0(buff1_reg__2_n_74),
        .I1(\buff1_reg[14]__1_n_0 ),
        .O(\buff2[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_3 
       (.I0(buff1_reg__2_n_75),
        .I1(\buff1_reg[13]__1_n_0 ),
        .O(\buff2[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_4 
       (.I0(buff1_reg__2_n_76),
        .I1(\buff1_reg[12]__1_n_0 ),
        .O(\buff2[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[48]_i_5 
       (.I0(buff1_reg__2_n_77),
        .I1(\buff1_reg[11]__1_n_0 ),
        .O(\buff2[48]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_2 
       (.I0(buff1_reg__2_n_70),
        .I1(\buff1_reg[1]__0_n_0 ),
        .I2(buff1_reg__1_n_104),
        .O(\buff2[52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff2[52]_i_3 
       (.I0(\buff1_reg[1]__0_n_0 ),
        .I1(buff1_reg__1_n_104),
        .I2(buff1_reg__2_n_70),
        .I3(buff1_reg__1_n_105),
        .I4(\buff1_reg[0]__0_n_0 ),
        .O(\buff2[52]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[52]_i_4 
       (.I0(\buff1_reg[0]__0_n_0 ),
        .I1(buff1_reg__1_n_105),
        .I2(buff1_reg__2_n_71),
        .O(\buff2[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_5 
       (.I0(buff1_reg__2_n_72),
        .I1(\buff1_reg[16]__1_n_0 ),
        .O(\buff2[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[52]_i_6 
       (.I0(buff1_reg__2_n_73),
        .I1(\buff1_reg[15]__1_n_0 ),
        .O(\buff2[52]_i_6_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_2 
       (.I0(\buff1_reg[4]__0_n_0 ),
        .I1(buff1_reg__1_n_101),
        .I2(buff1_reg__2_n_67),
        .O(\buff2[56]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_3 
       (.I0(\buff1_reg[3]__0_n_0 ),
        .I1(buff1_reg__1_n_102),
        .I2(buff1_reg__2_n_68),
        .O(\buff2[56]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_4 
       (.I0(\buff1_reg[2]__0_n_0 ),
        .I1(buff1_reg__1_n_103),
        .I2(buff1_reg__2_n_69),
        .O(\buff2[56]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[56]_i_5 
       (.I0(\buff1_reg[1]__0_n_0 ),
        .I1(buff1_reg__1_n_104),
        .I2(buff1_reg__2_n_70),
        .O(\buff2[56]_i_5_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_6 
       (.I0(\buff1_reg[5]__0_n_0 ),
        .I1(buff1_reg__1_n_100),
        .I2(buff1_reg__2_n_66),
        .I3(\buff2[56]_i_2_n_0 ),
        .O(\buff2[56]_i_6_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_7 
       (.I0(\buff1_reg[4]__0_n_0 ),
        .I1(buff1_reg__1_n_101),
        .I2(buff1_reg__2_n_67),
        .I3(\buff2[56]_i_3_n_0 ),
        .O(\buff2[56]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_8 
       (.I0(\buff1_reg[3]__0_n_0 ),
        .I1(buff1_reg__1_n_102),
        .I2(buff1_reg__2_n_68),
        .I3(\buff2[56]_i_4_n_0 ),
        .O(\buff2[56]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[56]_i_9 
       (.I0(\buff1_reg[2]__0_n_0 ),
        .I1(buff1_reg__1_n_103),
        .I2(buff1_reg__2_n_69),
        .I3(\buff2[56]_i_5_n_0 ),
        .O(\buff2[56]_i_9_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_2 
       (.I0(\buff1_reg[8]__0_n_0 ),
        .I1(buff1_reg__1_n_97),
        .I2(buff1_reg__2_n_63),
        .O(\buff2[60]_i_2_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_3 
       (.I0(\buff1_reg[7]__0_n_0 ),
        .I1(buff1_reg__1_n_98),
        .I2(buff1_reg__2_n_64),
        .O(\buff2[60]_i_3_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_4 
       (.I0(\buff1_reg[6]__0_n_0 ),
        .I1(buff1_reg__1_n_99),
        .I2(buff1_reg__2_n_65),
        .O(\buff2[60]_i_4_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[60]_i_5 
       (.I0(\buff1_reg[5]__0_n_0 ),
        .I1(buff1_reg__1_n_100),
        .I2(buff1_reg__2_n_66),
        .O(\buff2[60]_i_5_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_6 
       (.I0(\buff1_reg[9]__0_n_0 ),
        .I1(buff1_reg__1_n_96),
        .I2(buff1_reg__2_n_62),
        .I3(\buff2[60]_i_2_n_0 ),
        .O(\buff2[60]_i_6_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_7 
       (.I0(\buff1_reg[8]__0_n_0 ),
        .I1(buff1_reg__1_n_97),
        .I2(buff1_reg__2_n_63),
        .I3(\buff2[60]_i_3_n_0 ),
        .O(\buff2[60]_i_7_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_8 
       (.I0(\buff1_reg[7]__0_n_0 ),
        .I1(buff1_reg__1_n_98),
        .I2(buff1_reg__2_n_64),
        .I3(\buff2[60]_i_4_n_0 ),
        .O(\buff2[60]_i_8_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[60]_i_9 
       (.I0(\buff1_reg[6]__0_n_0 ),
        .I1(buff1_reg__1_n_99),
        .I2(buff1_reg__2_n_65),
        .I3(\buff2[60]_i_5_n_0 ),
        .O(\buff2[60]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff2[64]_i_2 
       (.I0(buff1_reg__2_n_58),
        .I1(buff1_reg__1_n_92),
        .I2(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[64]_i_2_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_3 
       (.I0(\buff1_reg[11]__0_n_0 ),
        .I1(buff1_reg__1_n_94),
        .I2(buff1_reg__2_n_60),
        .O(\buff2[64]_i_3_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_4 
       (.I0(\buff1_reg[10]__0_n_0 ),
        .I1(buff1_reg__1_n_95),
        .I2(buff1_reg__2_n_61),
        .O(\buff2[64]_i_4_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \buff2[64]_i_5 
       (.I0(\buff1_reg[9]__0_n_0 ),
        .I1(buff1_reg__1_n_96),
        .I2(buff1_reg__2_n_62),
        .O(\buff2[64]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff2[64]_i_6__0 
       (.I0(buff1_reg__2_n_58),
        .I1(buff1_reg__1_n_92),
        .I2(\buff1_reg[13]__0_n_0 ),
        .I3(buff1_reg__2_n_59),
        .I4(buff1_reg__1_n_93),
        .I5(\buff1_reg[12]__0_n_0 ),
        .O(\buff2[64]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_7 
       (.I0(\buff2[64]_i_3_n_0 ),
        .I1(buff1_reg__1_n_93),
        .I2(\buff1_reg[12]__0_n_0 ),
        .I3(buff1_reg__2_n_59),
        .O(\buff2[64]_i_7_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_8 
       (.I0(\buff1_reg[11]__0_n_0 ),
        .I1(buff1_reg__1_n_94),
        .I2(buff1_reg__2_n_60),
        .I3(\buff2[64]_i_4_n_0 ),
        .O(\buff2[64]_i_8_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \buff2[64]_i_9 
       (.I0(\buff1_reg[10]__0_n_0 ),
        .I1(buff1_reg__1_n_95),
        .I2(buff1_reg__2_n_61),
        .I3(\buff2[64]_i_5_n_0 ),
        .O(\buff2[64]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_2__0 
       (.I0(\buff1_reg[15]__0_n_0 ),
        .I1(buff1_reg__1_n_90),
        .I2(\buff1_reg[16]__0_n_0 ),
        .I3(buff1_reg__1_n_89),
        .O(\buff2[68]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_3__0 
       (.I0(\buff1_reg[14]__0_n_0 ),
        .I1(buff1_reg__1_n_91),
        .I2(\buff1_reg[15]__0_n_0 ),
        .I3(buff1_reg__1_n_90),
        .O(\buff2[68]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[68]_i_4__0 
       (.I0(\buff1_reg[13]__0_n_0 ),
        .I1(buff1_reg__1_n_92),
        .I2(\buff1_reg[14]__0_n_0 ),
        .I3(buff1_reg__1_n_91),
        .O(\buff2[68]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff2[68]_i_5 
       (.I0(\buff1_reg[13]__0_n_0 ),
        .I1(buff1_reg__1_n_92),
        .I2(buff1_reg__2_n_58),
        .O(\buff2[68]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_6 
       (.I0(buff1_reg__1_n_90),
        .I1(\buff1_reg[15]__0_n_0 ),
        .I2(buff1_reg__1_n_88),
        .I3(buff1_reg__0_n_105),
        .I4(buff1_reg__1_n_89),
        .I5(\buff1_reg[16]__0_n_0 ),
        .O(\buff2[68]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_7 
       (.I0(buff1_reg__1_n_91),
        .I1(\buff1_reg[14]__0_n_0 ),
        .I2(buff1_reg__1_n_89),
        .I3(\buff1_reg[16]__0_n_0 ),
        .I4(buff1_reg__1_n_90),
        .I5(\buff1_reg[15]__0_n_0 ),
        .O(\buff2[68]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[68]_i_8 
       (.I0(buff1_reg__1_n_92),
        .I1(\buff1_reg[13]__0_n_0 ),
        .I2(buff1_reg__1_n_90),
        .I3(\buff1_reg[15]__0_n_0 ),
        .I4(buff1_reg__1_n_91),
        .I5(\buff1_reg[14]__0_n_0 ),
        .O(\buff2[68]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff2[68]_i_9 
       (.I0(buff1_reg__2_n_58),
        .I1(buff1_reg__1_n_91),
        .I2(\buff1_reg[14]__0_n_0 ),
        .I3(buff1_reg__1_n_92),
        .I4(\buff1_reg[13]__0_n_0 ),
        .O(\buff2[68]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_2__0 
       (.I0(buff1_reg__0_n_103),
        .I1(buff1_reg__1_n_86),
        .I2(buff1_reg__0_n_102),
        .I3(buff1_reg__1_n_85),
        .O(\buff2[72]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_3__0 
       (.I0(buff1_reg__0_n_104),
        .I1(buff1_reg__1_n_87),
        .I2(buff1_reg__0_n_103),
        .I3(buff1_reg__1_n_86),
        .O(\buff2[72]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_4__0 
       (.I0(buff1_reg__0_n_105),
        .I1(buff1_reg__1_n_88),
        .I2(buff1_reg__0_n_104),
        .I3(buff1_reg__1_n_87),
        .O(\buff2[72]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[72]_i_5__0 
       (.I0(\buff1_reg[16]__0_n_0 ),
        .I1(buff1_reg__1_n_89),
        .I2(buff1_reg__0_n_105),
        .I3(buff1_reg__1_n_88),
        .O(\buff2[72]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_6 
       (.I0(buff1_reg__1_n_86),
        .I1(buff1_reg__0_n_103),
        .I2(buff1_reg__1_n_84),
        .I3(buff1_reg__0_n_101),
        .I4(buff1_reg__1_n_85),
        .I5(buff1_reg__0_n_102),
        .O(\buff2[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_7 
       (.I0(buff1_reg__1_n_87),
        .I1(buff1_reg__0_n_104),
        .I2(buff1_reg__1_n_85),
        .I3(buff1_reg__0_n_102),
        .I4(buff1_reg__1_n_86),
        .I5(buff1_reg__0_n_103),
        .O(\buff2[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_8 
       (.I0(buff1_reg__1_n_88),
        .I1(buff1_reg__0_n_105),
        .I2(buff1_reg__1_n_86),
        .I3(buff1_reg__0_n_103),
        .I4(buff1_reg__1_n_87),
        .I5(buff1_reg__0_n_104),
        .O(\buff2[72]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[72]_i_9 
       (.I0(buff1_reg__1_n_89),
        .I1(\buff1_reg[16]__0_n_0 ),
        .I2(buff1_reg__1_n_87),
        .I3(buff1_reg__0_n_104),
        .I4(buff1_reg__1_n_88),
        .I5(buff1_reg__0_n_105),
        .O(\buff2[72]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_2__0 
       (.I0(buff1_reg__0_n_99),
        .I1(buff1_reg__1_n_82),
        .I2(buff1_reg__0_n_98),
        .I3(buff1_reg__1_n_81),
        .O(\buff2[76]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_3__0 
       (.I0(buff1_reg__0_n_100),
        .I1(buff1_reg__1_n_83),
        .I2(buff1_reg__0_n_99),
        .I3(buff1_reg__1_n_82),
        .O(\buff2[76]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_4__0 
       (.I0(buff1_reg__0_n_101),
        .I1(buff1_reg__1_n_84),
        .I2(buff1_reg__0_n_100),
        .I3(buff1_reg__1_n_83),
        .O(\buff2[76]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[76]_i_5__0 
       (.I0(buff1_reg__0_n_102),
        .I1(buff1_reg__1_n_85),
        .I2(buff1_reg__0_n_101),
        .I3(buff1_reg__1_n_84),
        .O(\buff2[76]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_6 
       (.I0(buff1_reg__1_n_82),
        .I1(buff1_reg__0_n_99),
        .I2(buff1_reg__1_n_80),
        .I3(buff1_reg__0_n_97),
        .I4(buff1_reg__1_n_81),
        .I5(buff1_reg__0_n_98),
        .O(\buff2[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_7 
       (.I0(buff1_reg__1_n_83),
        .I1(buff1_reg__0_n_100),
        .I2(buff1_reg__1_n_81),
        .I3(buff1_reg__0_n_98),
        .I4(buff1_reg__1_n_82),
        .I5(buff1_reg__0_n_99),
        .O(\buff2[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_8 
       (.I0(buff1_reg__1_n_84),
        .I1(buff1_reg__0_n_101),
        .I2(buff1_reg__1_n_82),
        .I3(buff1_reg__0_n_99),
        .I4(buff1_reg__1_n_83),
        .I5(buff1_reg__0_n_100),
        .O(\buff2[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[76]_i_9 
       (.I0(buff1_reg__1_n_85),
        .I1(buff1_reg__0_n_102),
        .I2(buff1_reg__1_n_83),
        .I3(buff1_reg__0_n_100),
        .I4(buff1_reg__1_n_84),
        .I5(buff1_reg__0_n_101),
        .O(\buff2[76]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_2__0 
       (.I0(buff1_reg__0_n_95),
        .I1(buff1_reg__1_n_78),
        .I2(buff1_reg__0_n_94),
        .I3(buff1_reg__1_n_77),
        .O(\buff2[80]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_3__0 
       (.I0(buff1_reg__0_n_96),
        .I1(buff1_reg__1_n_79),
        .I2(buff1_reg__0_n_95),
        .I3(buff1_reg__1_n_78),
        .O(\buff2[80]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_4__0 
       (.I0(buff1_reg__0_n_97),
        .I1(buff1_reg__1_n_80),
        .I2(buff1_reg__0_n_96),
        .I3(buff1_reg__1_n_79),
        .O(\buff2[80]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[80]_i_5__0 
       (.I0(buff1_reg__0_n_98),
        .I1(buff1_reg__1_n_81),
        .I2(buff1_reg__0_n_97),
        .I3(buff1_reg__1_n_80),
        .O(\buff2[80]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_6 
       (.I0(buff1_reg__1_n_78),
        .I1(buff1_reg__0_n_95),
        .I2(buff1_reg__1_n_76),
        .I3(buff1_reg__0_n_93),
        .I4(buff1_reg__1_n_77),
        .I5(buff1_reg__0_n_94),
        .O(\buff2[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_7 
       (.I0(buff1_reg__1_n_79),
        .I1(buff1_reg__0_n_96),
        .I2(buff1_reg__1_n_77),
        .I3(buff1_reg__0_n_94),
        .I4(buff1_reg__1_n_78),
        .I5(buff1_reg__0_n_95),
        .O(\buff2[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_8 
       (.I0(buff1_reg__1_n_80),
        .I1(buff1_reg__0_n_97),
        .I2(buff1_reg__1_n_78),
        .I3(buff1_reg__0_n_95),
        .I4(buff1_reg__1_n_79),
        .I5(buff1_reg__0_n_96),
        .O(\buff2[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[80]_i_9 
       (.I0(buff1_reg__1_n_81),
        .I1(buff1_reg__0_n_98),
        .I2(buff1_reg__1_n_79),
        .I3(buff1_reg__0_n_96),
        .I4(buff1_reg__1_n_80),
        .I5(buff1_reg__0_n_97),
        .O(\buff2[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_2__0 
       (.I0(buff1_reg__0_n_91),
        .I1(buff1_reg__1_n_74),
        .I2(buff1_reg__0_n_90),
        .I3(buff1_reg__1_n_73),
        .O(\buff2[84]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_3__0 
       (.I0(buff1_reg__0_n_92),
        .I1(buff1_reg__1_n_75),
        .I2(buff1_reg__0_n_91),
        .I3(buff1_reg__1_n_74),
        .O(\buff2[84]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_4__0 
       (.I0(buff1_reg__0_n_93),
        .I1(buff1_reg__1_n_76),
        .I2(buff1_reg__0_n_92),
        .I3(buff1_reg__1_n_75),
        .O(\buff2[84]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff2[84]_i_5__0 
       (.I0(buff1_reg__0_n_94),
        .I1(buff1_reg__1_n_77),
        .I2(buff1_reg__0_n_93),
        .I3(buff1_reg__1_n_76),
        .O(\buff2[84]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_6 
       (.I0(buff1_reg__1_n_74),
        .I1(buff1_reg__0_n_91),
        .I2(buff1_reg__1_n_72),
        .I3(buff1_reg__0_n_89),
        .I4(buff1_reg__1_n_73),
        .I5(buff1_reg__0_n_90),
        .O(\buff2[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_7 
       (.I0(buff1_reg__1_n_75),
        .I1(buff1_reg__0_n_92),
        .I2(buff1_reg__1_n_73),
        .I3(buff1_reg__0_n_90),
        .I4(buff1_reg__1_n_74),
        .I5(buff1_reg__0_n_91),
        .O(\buff2[84]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_8 
       (.I0(buff1_reg__1_n_76),
        .I1(buff1_reg__0_n_93),
        .I2(buff1_reg__1_n_74),
        .I3(buff1_reg__0_n_91),
        .I4(buff1_reg__1_n_75),
        .I5(buff1_reg__0_n_92),
        .O(\buff2[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff2[84]_i_9 
       (.I0(buff1_reg__1_n_77),
        .I1(buff1_reg__0_n_94),
        .I2(buff1_reg__1_n_75),
        .I3(buff1_reg__0_n_92),
        .I4(buff1_reg__1_n_76),
        .I5(buff1_reg__0_n_93),
        .O(\buff2[84]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff2[88]_i_10 
       (.I0(buff1_reg__0_n_88),
        .I1(\buff1_reg_n_0_[0] ),
        .O(\buff2[88]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[88]_i_2 
       (.I0(\buff1_reg_n_0_[2] ),
        .I1(buff1_reg__0_n_86),
        .I2(buff1_reg__1_n_69),
        .I3(\buff1_reg_n_0_[1] ),
        .I4(buff1_reg__0_n_87),
        .O(\buff2[88]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[88]_i_3 
       (.I0(\buff1_reg_n_0_[1] ),
        .I1(buff1_reg__0_n_87),
        .I2(buff1_reg__1_n_70),
        .I3(\buff1_reg_n_0_[0] ),
        .I4(buff1_reg__0_n_88),
        .O(\buff2[88]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[88]_i_4 
       (.I0(\buff1_reg_n_0_[0] ),
        .I1(buff1_reg__0_n_88),
        .I2(buff1_reg__1_n_71),
        .I3(buff1_reg__0_n_89),
        .I4(buff1_reg__1_n_72),
        .O(\buff2[88]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \buff2[88]_i_5 
       (.I0(buff1_reg__0_n_89),
        .I1(buff1_reg__1_n_72),
        .I2(buff1_reg__1_n_71),
        .I3(buff1_reg__0_n_88),
        .I4(\buff1_reg_n_0_[0] ),
        .O(\buff2[88]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[88]_i_6 
       (.I0(\buff2[88]_i_2_n_0 ),
        .I1(\buff1_reg_n_0_[3] ),
        .I2(buff1_reg__0_n_85),
        .I3(buff1_reg__1_n_68),
        .I4(buff1_reg__0_n_86),
        .I5(\buff1_reg_n_0_[2] ),
        .O(\buff2[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[88]_i_7 
       (.I0(\buff2[88]_i_3_n_0 ),
        .I1(\buff1_reg_n_0_[2] ),
        .I2(buff1_reg__0_n_86),
        .I3(buff1_reg__1_n_69),
        .I4(buff1_reg__0_n_87),
        .I5(\buff1_reg_n_0_[1] ),
        .O(\buff2[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[88]_i_8 
       (.I0(\buff2[88]_i_4_n_0 ),
        .I1(\buff1_reg_n_0_[1] ),
        .I2(buff1_reg__0_n_87),
        .I3(buff1_reg__1_n_70),
        .I4(buff1_reg__0_n_88),
        .I5(\buff1_reg_n_0_[0] ),
        .O(\buff2[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9666966696666669)) 
    \buff2[88]_i_9 
       (.I0(\buff2[88]_i_10_n_0 ),
        .I1(buff1_reg__1_n_71),
        .I2(buff1_reg__1_n_72),
        .I3(buff1_reg__0_n_89),
        .I4(buff1_reg__1_n_73),
        .I5(buff1_reg__0_n_90),
        .O(\buff2[88]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[92]_i_2 
       (.I0(\buff1_reg_n_0_[6] ),
        .I1(buff1_reg__0_n_82),
        .I2(buff1_reg__1_n_65),
        .I3(\buff1_reg_n_0_[5] ),
        .I4(buff1_reg__0_n_83),
        .O(\buff2[92]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[92]_i_3 
       (.I0(\buff1_reg_n_0_[5] ),
        .I1(buff1_reg__0_n_83),
        .I2(buff1_reg__1_n_66),
        .I3(\buff1_reg_n_0_[4] ),
        .I4(buff1_reg__0_n_84),
        .O(\buff2[92]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[92]_i_4 
       (.I0(\buff1_reg_n_0_[4] ),
        .I1(buff1_reg__0_n_84),
        .I2(buff1_reg__1_n_67),
        .I3(\buff1_reg_n_0_[3] ),
        .I4(buff1_reg__0_n_85),
        .O(\buff2[92]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[92]_i_5 
       (.I0(\buff1_reg_n_0_[3] ),
        .I1(buff1_reg__0_n_85),
        .I2(buff1_reg__1_n_68),
        .I3(\buff1_reg_n_0_[2] ),
        .I4(buff1_reg__0_n_86),
        .O(\buff2[92]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[92]_i_6 
       (.I0(\buff2[92]_i_2_n_0 ),
        .I1(\buff1_reg_n_0_[7] ),
        .I2(buff1_reg__0_n_81),
        .I3(buff1_reg__1_n_64),
        .I4(buff1_reg__0_n_82),
        .I5(\buff1_reg_n_0_[6] ),
        .O(\buff2[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[92]_i_7 
       (.I0(\buff2[92]_i_3_n_0 ),
        .I1(\buff1_reg_n_0_[6] ),
        .I2(buff1_reg__0_n_82),
        .I3(buff1_reg__1_n_65),
        .I4(buff1_reg__0_n_83),
        .I5(\buff1_reg_n_0_[5] ),
        .O(\buff2[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[92]_i_8 
       (.I0(\buff2[92]_i_4_n_0 ),
        .I1(\buff1_reg_n_0_[5] ),
        .I2(buff1_reg__0_n_83),
        .I3(buff1_reg__1_n_66),
        .I4(buff1_reg__0_n_84),
        .I5(\buff1_reg_n_0_[4] ),
        .O(\buff2[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[92]_i_9 
       (.I0(\buff2[92]_i_5_n_0 ),
        .I1(\buff1_reg_n_0_[4] ),
        .I2(buff1_reg__0_n_84),
        .I3(buff1_reg__1_n_67),
        .I4(buff1_reg__0_n_85),
        .I5(\buff1_reg_n_0_[3] ),
        .O(\buff2[92]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[96]_i_2 
       (.I0(\buff1_reg_n_0_[10] ),
        .I1(buff1_reg__0_n_78),
        .I2(buff1_reg__1_n_61),
        .I3(\buff1_reg_n_0_[9] ),
        .I4(buff1_reg__0_n_79),
        .O(\buff2[96]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[96]_i_3 
       (.I0(\buff1_reg_n_0_[9] ),
        .I1(buff1_reg__0_n_79),
        .I2(buff1_reg__1_n_62),
        .I3(\buff1_reg_n_0_[8] ),
        .I4(buff1_reg__0_n_80),
        .O(\buff2[96]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[96]_i_4 
       (.I0(\buff1_reg_n_0_[8] ),
        .I1(buff1_reg__0_n_80),
        .I2(buff1_reg__1_n_63),
        .I3(\buff1_reg_n_0_[7] ),
        .I4(buff1_reg__0_n_81),
        .O(\buff2[96]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF9F9F990)) 
    \buff2[96]_i_5 
       (.I0(\buff1_reg_n_0_[7] ),
        .I1(buff1_reg__0_n_81),
        .I2(buff1_reg__1_n_64),
        .I3(\buff1_reg_n_0_[6] ),
        .I4(buff1_reg__0_n_82),
        .O(\buff2[96]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[96]_i_6 
       (.I0(\buff2[96]_i_2_n_0 ),
        .I1(\buff1_reg_n_0_[11] ),
        .I2(buff1_reg__0_n_77),
        .I3(buff1_reg__1_n_60),
        .I4(buff1_reg__0_n_78),
        .I5(\buff1_reg_n_0_[10] ),
        .O(\buff2[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[96]_i_7 
       (.I0(\buff2[96]_i_3_n_0 ),
        .I1(\buff1_reg_n_0_[10] ),
        .I2(buff1_reg__0_n_78),
        .I3(buff1_reg__1_n_61),
        .I4(buff1_reg__0_n_79),
        .I5(\buff1_reg_n_0_[9] ),
        .O(\buff2[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[96]_i_8 
       (.I0(\buff2[96]_i_4_n_0 ),
        .I1(\buff1_reg_n_0_[9] ),
        .I2(buff1_reg__0_n_79),
        .I3(buff1_reg__1_n_62),
        .I4(buff1_reg__0_n_80),
        .I5(\buff1_reg_n_0_[8] ),
        .O(\buff2[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \buff2[96]_i_9 
       (.I0(\buff2[96]_i_5_n_0 ),
        .I1(\buff1_reg_n_0_[8] ),
        .I2(buff1_reg__0_n_80),
        .I3(buff1_reg__1_n_63),
        .I4(buff1_reg__0_n_81),
        .I5(\buff1_reg_n_0_[7] ),
        .O(\buff2[96]_i_9_n_0 ));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[0]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [0]),
        .R(1'b0));
  FDRE \buff2_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[100]),
        .Q(\buff2_reg[127]_0 [100]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[100]_i_1 
       (.CI(\buff2_reg[96]_i_1_n_0 ),
        .CO({\buff2_reg[100]_i_1_n_0 ,\buff2_reg[100]_i_1_n_1 ,\buff2_reg[100]_i_1_n_2 ,\buff2_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[100]_i_2_n_0 ,\buff2[100]_i_3_n_0 ,\buff2[100]_i_4_n_0 ,\buff2[100]_i_5_n_0 }),
        .O(buff1_reg__3[100:97]),
        .S({\buff2[100]_i_6_n_0 ,\buff2[100]_i_7_n_0 ,\buff2[100]_i_8_n_0 ,\buff2[100]_i_9_n_0 }));
  FDRE \buff2_reg[101] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[101]),
        .Q(\buff2_reg[127]_0 [101]),
        .R(1'b0));
  FDRE \buff2_reg[102] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[102]),
        .Q(\buff2_reg[127]_0 [102]),
        .R(1'b0));
  FDRE \buff2_reg[103] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[103]),
        .Q(\buff2_reg[127]_0 [103]),
        .R(1'b0));
  FDRE \buff2_reg[104] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[104]),
        .Q(\buff2_reg[127]_0 [104]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[104]_i_1 
       (.CI(\buff2_reg[100]_i_1_n_0 ),
        .CO({\buff2_reg[104]_i_1_n_0 ,\buff2_reg[104]_i_1_n_1 ,\buff2_reg[104]_i_1_n_2 ,\buff2_reg[104]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[104]_i_2_n_0 ,\buff2[104]_i_3_n_0 ,\buff2[104]_i_4_n_0 ,\buff2[104]_i_5_n_0 }),
        .O(buff1_reg__3[104:101]),
        .S({\buff2[104]_i_6_n_0 ,\buff2[104]_i_7_n_0 ,\buff2[104]_i_8_n_0 ,\buff2[104]_i_9_n_0 }));
  FDRE \buff2_reg[105] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[105]),
        .Q(\buff2_reg[127]_0 [105]),
        .R(1'b0));
  FDRE \buff2_reg[106] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[106]),
        .Q(\buff2_reg[127]_0 [106]),
        .R(1'b0));
  FDRE \buff2_reg[107] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[107]),
        .Q(\buff2_reg[127]_0 [107]),
        .R(1'b0));
  FDRE \buff2_reg[108] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[108]),
        .Q(\buff2_reg[127]_0 [108]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[108]_i_1 
       (.CI(\buff2_reg[104]_i_1_n_0 ),
        .CO({\buff2_reg[108]_i_1_n_0 ,\buff2_reg[108]_i_1_n_1 ,\buff2_reg[108]_i_1_n_2 ,\buff2_reg[108]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[108]_i_2_n_0 ,\buff2[108]_i_3_n_0 ,\buff2[108]_i_4_n_0 ,\buff2[108]_i_5_n_0 }),
        .O(buff1_reg__3[108:105]),
        .S({\buff2[108]_i_6_n_0 ,\buff2[108]_i_7_n_0 ,\buff2[108]_i_8_n_0 ,\buff2[108]_i_9_n_0 }));
  FDRE \buff2_reg[109] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[109]),
        .Q(\buff2_reg[127]_0 [109]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[10]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [10]),
        .R(1'b0));
  FDRE \buff2_reg[110] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[110]),
        .Q(\buff2_reg[127]_0 [110]),
        .R(1'b0));
  FDRE \buff2_reg[111] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[111]),
        .Q(\buff2_reg[127]_0 [111]),
        .R(1'b0));
  FDRE \buff2_reg[112] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[112]),
        .Q(\buff2_reg[127]_0 [112]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[112]_i_1 
       (.CI(\buff2_reg[108]_i_1_n_0 ),
        .CO({\buff2_reg[112]_i_1_n_0 ,\buff2_reg[112]_i_1_n_1 ,\buff2_reg[112]_i_1_n_2 ,\buff2_reg[112]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[112]_i_2_n_0 ,\buff2[112]_i_3_n_0 ,\buff2[112]_i_4_n_0 ,\buff2[112]_i_5_n_0 }),
        .O(buff1_reg__3[112:109]),
        .S({\buff2[112]_i_6_n_0 ,\buff2[112]_i_7_n_0 ,\buff2[112]_i_8_n_0 ,\buff2[112]_i_9_n_0 }));
  FDRE \buff2_reg[113] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[113]),
        .Q(\buff2_reg[127]_0 [113]),
        .R(1'b0));
  FDRE \buff2_reg[114] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[114]),
        .Q(\buff2_reg[127]_0 [114]),
        .R(1'b0));
  FDRE \buff2_reg[115] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[115]),
        .Q(\buff2_reg[127]_0 [115]),
        .R(1'b0));
  FDRE \buff2_reg[116] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[116]),
        .Q(\buff2_reg[127]_0 [116]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[116]_i_1 
       (.CI(\buff2_reg[112]_i_1_n_0 ),
        .CO({\buff2_reg[116]_i_1_n_0 ,\buff2_reg[116]_i_1_n_1 ,\buff2_reg[116]_i_1_n_2 ,\buff2_reg[116]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[116]_i_2_n_0 ,\buff2[116]_i_3_n_0 ,\buff2[116]_i_4_n_0 ,\buff2[116]_i_5_n_0 }),
        .O(buff1_reg__3[116:113]),
        .S({\buff2[116]_i_6_n_0 ,\buff2[116]_i_7_n_0 ,\buff2[116]_i_8_n_0 ,\buff2[116]_i_9_n_0 }));
  FDRE \buff2_reg[117] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[117]),
        .Q(\buff2_reg[127]_0 [117]),
        .R(1'b0));
  FDRE \buff2_reg[118] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[118]),
        .Q(\buff2_reg[127]_0 [118]),
        .R(1'b0));
  FDRE \buff2_reg[119] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[119]),
        .Q(\buff2_reg[127]_0 [119]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[11]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [11]),
        .R(1'b0));
  FDRE \buff2_reg[120] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[120]),
        .Q(\buff2_reg[127]_0 [120]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[120]_i_1 
       (.CI(\buff2_reg[116]_i_1_n_0 ),
        .CO({\buff2_reg[120]_i_1_n_0 ,\buff2_reg[120]_i_1_n_1 ,\buff2_reg[120]_i_1_n_2 ,\buff2_reg[120]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91}),
        .O(buff1_reg__3[120:117]),
        .S({\buff2[120]_i_2_n_0 ,\buff2[120]_i_3_n_0 ,\buff2[120]_i_4_n_0 ,\buff2[120]_i_5_n_0 }));
  FDRE \buff2_reg[121] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[121]),
        .Q(\buff2_reg[127]_0 [121]),
        .R(1'b0));
  FDRE \buff2_reg[122] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[122]),
        .Q(\buff2_reg[127]_0 [122]),
        .R(1'b0));
  FDRE \buff2_reg[123] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[123]),
        .Q(\buff2_reg[127]_0 [123]),
        .R(1'b0));
  FDRE \buff2_reg[124] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[124]),
        .Q(\buff2_reg[127]_0 [124]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[124]_i_1 
       (.CI(\buff2_reg[120]_i_1_n_0 ),
        .CO({\buff2_reg[124]_i_1_n_0 ,\buff2_reg[124]_i_1_n_1 ,\buff2_reg[124]_i_1_n_2 ,\buff2_reg[124]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87}),
        .O(buff1_reg__3[124:121]),
        .S({\buff2[124]_i_2_n_0 ,\buff2[124]_i_3_n_0 ,\buff2[124]_i_4_n_0 ,\buff2[124]_i_5_n_0 }));
  FDRE \buff2_reg[125] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[125]),
        .Q(\buff2_reg[127]_0 [125]),
        .R(1'b0));
  FDRE \buff2_reg[126] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[126]),
        .Q(\buff2_reg[127]_0 [126]),
        .R(1'b0));
  FDRE \buff2_reg[127] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[127]),
        .Q(\buff2_reg[127]_0 [127]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[127]_i_1 
       (.CI(\buff2_reg[124]_i_1_n_0 ),
        .CO({\NLW_buff2_reg[127]_i_1_CO_UNCONNECTED [3:2],\buff2_reg[127]_i_1_n_2 ,\buff2_reg[127]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,buff1_reg_n_82,buff1_reg_n_83}),
        .O({\NLW_buff2_reg[127]_i_1_O_UNCONNECTED [3],buff1_reg__3[127:125]}),
        .S({1'b0,\buff2[127]_i_2_n_0 ,\buff2[127]_i_3_n_0 ,\buff2[127]_i_4_n_0 }));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[12]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[13]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[14]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[15]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[16]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [16]),
        .R(1'b0));
  FDRE \buff2_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_105),
        .Q(\buff2_reg[127]_0 [17]),
        .R(1'b0));
  FDRE \buff2_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_104),
        .Q(\buff2_reg[127]_0 [18]),
        .R(1'b0));
  FDRE \buff2_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_103),
        .Q(\buff2_reg[127]_0 [19]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[1]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [1]),
        .R(1'b0));
  FDRE \buff2_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_102),
        .Q(\buff2_reg[127]_0 [20]),
        .R(1'b0));
  FDRE \buff2_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_101),
        .Q(\buff2_reg[127]_0 [21]),
        .R(1'b0));
  FDRE \buff2_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_100),
        .Q(\buff2_reg[127]_0 [22]),
        .R(1'b0));
  FDRE \buff2_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_99),
        .Q(\buff2_reg[127]_0 [23]),
        .R(1'b0));
  FDRE \buff2_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_98),
        .Q(\buff2_reg[127]_0 [24]),
        .R(1'b0));
  FDRE \buff2_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_97),
        .Q(\buff2_reg[127]_0 [25]),
        .R(1'b0));
  FDRE \buff2_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_96),
        .Q(\buff2_reg[127]_0 [26]),
        .R(1'b0));
  FDRE \buff2_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_95),
        .Q(\buff2_reg[127]_0 [27]),
        .R(1'b0));
  FDRE \buff2_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_94),
        .Q(\buff2_reg[127]_0 [28]),
        .R(1'b0));
  FDRE \buff2_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_93),
        .Q(\buff2_reg[127]_0 [29]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[2]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [2]),
        .R(1'b0));
  FDRE \buff2_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_92),
        .Q(\buff2_reg[127]_0 [30]),
        .R(1'b0));
  FDRE \buff2_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_91),
        .Q(\buff2_reg[127]_0 [31]),
        .R(1'b0));
  FDRE \buff2_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__2_n_90),
        .Q(\buff2_reg[127]_0 [32]),
        .R(1'b0));
  FDRE \buff2_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[33]),
        .Q(\buff2_reg[127]_0 [33]),
        .R(1'b0));
  FDRE \buff2_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[34]),
        .Q(\buff2_reg[127]_0 [34]),
        .R(1'b0));
  FDRE \buff2_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[35]),
        .Q(\buff2_reg[127]_0 [35]),
        .R(1'b0));
  FDRE \buff2_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[36]),
        .Q(\buff2_reg[127]_0 [36]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff2_reg[36]_i_1_n_0 ,\buff2_reg[36]_i_1_n_1 ,\buff2_reg[36]_i_1_n_2 ,\buff2_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__2_n_86,buff1_reg__2_n_87,buff1_reg__2_n_88,1'b0}),
        .O(buff1_reg__3[36:33]),
        .S({\buff2[36]_i_2_n_0 ,\buff2[36]_i_3_n_0 ,\buff2[36]_i_4_n_0 ,buff1_reg__2_n_89}));
  FDRE \buff2_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[37]),
        .Q(\buff2_reg[127]_0 [37]),
        .R(1'b0));
  FDRE \buff2_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[38]),
        .Q(\buff2_reg[127]_0 [38]),
        .R(1'b0));
  FDRE \buff2_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[39]),
        .Q(\buff2_reg[127]_0 [39]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[3]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [3]),
        .R(1'b0));
  FDRE \buff2_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[40]),
        .Q(\buff2_reg[127]_0 [40]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[40]_i_1 
       (.CI(\buff2_reg[36]_i_1_n_0 ),
        .CO({\buff2_reg[40]_i_1_n_0 ,\buff2_reg[40]_i_1_n_1 ,\buff2_reg[40]_i_1_n_2 ,\buff2_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__2_n_82,buff1_reg__2_n_83,buff1_reg__2_n_84,buff1_reg__2_n_85}),
        .O(buff1_reg__3[40:37]),
        .S({\buff2[40]_i_2_n_0 ,\buff2[40]_i_3_n_0 ,\buff2[40]_i_4_n_0 ,\buff2[40]_i_5_n_0 }));
  FDRE \buff2_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[41]),
        .Q(\buff2_reg[127]_0 [41]),
        .R(1'b0));
  FDRE \buff2_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[42]),
        .Q(\buff2_reg[127]_0 [42]),
        .R(1'b0));
  FDRE \buff2_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[43]),
        .Q(\buff2_reg[127]_0 [43]),
        .R(1'b0));
  FDRE \buff2_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[44]),
        .Q(\buff2_reg[127]_0 [44]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[44]_i_1 
       (.CI(\buff2_reg[40]_i_1_n_0 ),
        .CO({\buff2_reg[44]_i_1_n_0 ,\buff2_reg[44]_i_1_n_1 ,\buff2_reg[44]_i_1_n_2 ,\buff2_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__2_n_78,buff1_reg__2_n_79,buff1_reg__2_n_80,buff1_reg__2_n_81}),
        .O(buff1_reg__3[44:41]),
        .S({\buff2[44]_i_2_n_0 ,\buff2[44]_i_3_n_0 ,\buff2[44]_i_4_n_0 ,\buff2[44]_i_5_n_0 }));
  FDRE \buff2_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[45]),
        .Q(\buff2_reg[127]_0 [45]),
        .R(1'b0));
  FDRE \buff2_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[46]),
        .Q(\buff2_reg[127]_0 [46]),
        .R(1'b0));
  FDRE \buff2_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[47]),
        .Q(\buff2_reg[127]_0 [47]),
        .R(1'b0));
  FDRE \buff2_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[48]),
        .Q(\buff2_reg[127]_0 [48]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[48]_i_1 
       (.CI(\buff2_reg[44]_i_1_n_0 ),
        .CO({\buff2_reg[48]_i_1_n_0 ,\buff2_reg[48]_i_1_n_1 ,\buff2_reg[48]_i_1_n_2 ,\buff2_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff1_reg__2_n_74,buff1_reg__2_n_75,buff1_reg__2_n_76,buff1_reg__2_n_77}),
        .O(buff1_reg__3[48:45]),
        .S({\buff2[48]_i_2_n_0 ,\buff2[48]_i_3_n_0 ,\buff2[48]_i_4_n_0 ,\buff2[48]_i_5_n_0 }));
  FDRE \buff2_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[49]),
        .Q(\buff2_reg[127]_0 [49]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[4]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [4]),
        .R(1'b0));
  FDRE \buff2_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[50]),
        .Q(\buff2_reg[127]_0 [50]),
        .R(1'b0));
  FDRE \buff2_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[51]),
        .Q(\buff2_reg[127]_0 [51]),
        .R(1'b0));
  FDRE \buff2_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[52]),
        .Q(\buff2_reg[127]_0 [52]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[52]_i_1 
       (.CI(\buff2_reg[48]_i_1_n_0 ),
        .CO({\buff2_reg[52]_i_1_n_0 ,\buff2_reg[52]_i_1_n_1 ,\buff2_reg[52]_i_1_n_2 ,\buff2_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[52]_i_2_n_0 ,buff1_reg__2_n_71,buff1_reg__2_n_72,buff1_reg__2_n_73}),
        .O(buff1_reg__3[52:49]),
        .S({\buff2[52]_i_3_n_0 ,\buff2[52]_i_4_n_0 ,\buff2[52]_i_5_n_0 ,\buff2[52]_i_6_n_0 }));
  FDRE \buff2_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[53]),
        .Q(\buff2_reg[127]_0 [53]),
        .R(1'b0));
  FDRE \buff2_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[54]),
        .Q(\buff2_reg[127]_0 [54]),
        .R(1'b0));
  FDRE \buff2_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[55]),
        .Q(\buff2_reg[127]_0 [55]),
        .R(1'b0));
  FDRE \buff2_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[56]),
        .Q(\buff2_reg[127]_0 [56]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[56]_i_1 
       (.CI(\buff2_reg[52]_i_1_n_0 ),
        .CO({\buff2_reg[56]_i_1_n_0 ,\buff2_reg[56]_i_1_n_1 ,\buff2_reg[56]_i_1_n_2 ,\buff2_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[56]_i_2_n_0 ,\buff2[56]_i_3_n_0 ,\buff2[56]_i_4_n_0 ,\buff2[56]_i_5_n_0 }),
        .O(buff1_reg__3[56:53]),
        .S({\buff2[56]_i_6_n_0 ,\buff2[56]_i_7_n_0 ,\buff2[56]_i_8_n_0 ,\buff2[56]_i_9_n_0 }));
  FDRE \buff2_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[57]),
        .Q(\buff2_reg[127]_0 [57]),
        .R(1'b0));
  FDRE \buff2_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[58]),
        .Q(\buff2_reg[127]_0 [58]),
        .R(1'b0));
  FDRE \buff2_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[59]),
        .Q(\buff2_reg[127]_0 [59]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[5]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [5]),
        .R(1'b0));
  FDRE \buff2_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[60]),
        .Q(\buff2_reg[127]_0 [60]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[60]_i_1 
       (.CI(\buff2_reg[56]_i_1_n_0 ),
        .CO({\buff2_reg[60]_i_1_n_0 ,\buff2_reg[60]_i_1_n_1 ,\buff2_reg[60]_i_1_n_2 ,\buff2_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[60]_i_2_n_0 ,\buff2[60]_i_3_n_0 ,\buff2[60]_i_4_n_0 ,\buff2[60]_i_5_n_0 }),
        .O(buff1_reg__3[60:57]),
        .S({\buff2[60]_i_6_n_0 ,\buff2[60]_i_7_n_0 ,\buff2[60]_i_8_n_0 ,\buff2[60]_i_9_n_0 }));
  FDRE \buff2_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[61]),
        .Q(\buff2_reg[127]_0 [61]),
        .R(1'b0));
  FDRE \buff2_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[62]),
        .Q(\buff2_reg[127]_0 [62]),
        .R(1'b0));
  FDRE \buff2_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[63]),
        .Q(\buff2_reg[127]_0 [63]),
        .R(1'b0));
  FDRE \buff2_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[64]),
        .Q(\buff2_reg[127]_0 [64]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[64]_i_1 
       (.CI(\buff2_reg[60]_i_1_n_0 ),
        .CO({\buff2_reg[64]_i_1_n_0 ,\buff2_reg[64]_i_1_n_1 ,\buff2_reg[64]_i_1_n_2 ,\buff2_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[64]_i_2_n_0 ,\buff2[64]_i_3_n_0 ,\buff2[64]_i_4_n_0 ,\buff2[64]_i_5_n_0 }),
        .O(buff1_reg__3[64:61]),
        .S({\buff2[64]_i_6__0_n_0 ,\buff2[64]_i_7_n_0 ,\buff2[64]_i_8_n_0 ,\buff2[64]_i_9_n_0 }));
  FDRE \buff2_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[65]),
        .Q(\buff2_reg[127]_0 [65]),
        .R(1'b0));
  FDRE \buff2_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[66]),
        .Q(\buff2_reg[127]_0 [66]),
        .R(1'b0));
  FDRE \buff2_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[67]),
        .Q(\buff2_reg[127]_0 [67]),
        .R(1'b0));
  FDRE \buff2_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[68]),
        .Q(\buff2_reg[127]_0 [68]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[68]_i_1 
       (.CI(\buff2_reg[64]_i_1_n_0 ),
        .CO({\buff2_reg[68]_i_1_n_0 ,\buff2_reg[68]_i_1_n_1 ,\buff2_reg[68]_i_1_n_2 ,\buff2_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[68]_i_2__0_n_0 ,\buff2[68]_i_3__0_n_0 ,\buff2[68]_i_4__0_n_0 ,\buff2[68]_i_5_n_0 }),
        .O(buff1_reg__3[68:65]),
        .S({\buff2[68]_i_6_n_0 ,\buff2[68]_i_7_n_0 ,\buff2[68]_i_8_n_0 ,\buff2[68]_i_9_n_0 }));
  FDRE \buff2_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[69]),
        .Q(\buff2_reg[127]_0 [69]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[6]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [6]),
        .R(1'b0));
  FDRE \buff2_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[70]),
        .Q(\buff2_reg[127]_0 [70]),
        .R(1'b0));
  FDRE \buff2_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[71]),
        .Q(\buff2_reg[127]_0 [71]),
        .R(1'b0));
  FDRE \buff2_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[72]),
        .Q(\buff2_reg[127]_0 [72]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[72]_i_1 
       (.CI(\buff2_reg[68]_i_1_n_0 ),
        .CO({\buff2_reg[72]_i_1_n_0 ,\buff2_reg[72]_i_1_n_1 ,\buff2_reg[72]_i_1_n_2 ,\buff2_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[72]_i_2__0_n_0 ,\buff2[72]_i_3__0_n_0 ,\buff2[72]_i_4__0_n_0 ,\buff2[72]_i_5__0_n_0 }),
        .O(buff1_reg__3[72:69]),
        .S({\buff2[72]_i_6_n_0 ,\buff2[72]_i_7_n_0 ,\buff2[72]_i_8_n_0 ,\buff2[72]_i_9_n_0 }));
  FDRE \buff2_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[73]),
        .Q(\buff2_reg[127]_0 [73]),
        .R(1'b0));
  FDRE \buff2_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[74]),
        .Q(\buff2_reg[127]_0 [74]),
        .R(1'b0));
  FDRE \buff2_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[75]),
        .Q(\buff2_reg[127]_0 [75]),
        .R(1'b0));
  FDRE \buff2_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[76]),
        .Q(\buff2_reg[127]_0 [76]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[76]_i_1 
       (.CI(\buff2_reg[72]_i_1_n_0 ),
        .CO({\buff2_reg[76]_i_1_n_0 ,\buff2_reg[76]_i_1_n_1 ,\buff2_reg[76]_i_1_n_2 ,\buff2_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[76]_i_2__0_n_0 ,\buff2[76]_i_3__0_n_0 ,\buff2[76]_i_4__0_n_0 ,\buff2[76]_i_5__0_n_0 }),
        .O(buff1_reg__3[76:73]),
        .S({\buff2[76]_i_6_n_0 ,\buff2[76]_i_7_n_0 ,\buff2[76]_i_8_n_0 ,\buff2[76]_i_9_n_0 }));
  FDRE \buff2_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[77]),
        .Q(\buff2_reg[127]_0 [77]),
        .R(1'b0));
  FDRE \buff2_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[78]),
        .Q(\buff2_reg[127]_0 [78]),
        .R(1'b0));
  FDRE \buff2_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[79]),
        .Q(\buff2_reg[127]_0 [79]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[7]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [7]),
        .R(1'b0));
  FDRE \buff2_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[80]),
        .Q(\buff2_reg[127]_0 [80]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[80]_i_1 
       (.CI(\buff2_reg[76]_i_1_n_0 ),
        .CO({\buff2_reg[80]_i_1_n_0 ,\buff2_reg[80]_i_1_n_1 ,\buff2_reg[80]_i_1_n_2 ,\buff2_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[80]_i_2__0_n_0 ,\buff2[80]_i_3__0_n_0 ,\buff2[80]_i_4__0_n_0 ,\buff2[80]_i_5__0_n_0 }),
        .O(buff1_reg__3[80:77]),
        .S({\buff2[80]_i_6_n_0 ,\buff2[80]_i_7_n_0 ,\buff2[80]_i_8_n_0 ,\buff2[80]_i_9_n_0 }));
  FDRE \buff2_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[81]),
        .Q(\buff2_reg[127]_0 [81]),
        .R(1'b0));
  FDRE \buff2_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[82]),
        .Q(\buff2_reg[127]_0 [82]),
        .R(1'b0));
  FDRE \buff2_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[83]),
        .Q(\buff2_reg[127]_0 [83]),
        .R(1'b0));
  FDRE \buff2_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[84]),
        .Q(\buff2_reg[127]_0 [84]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[84]_i_1 
       (.CI(\buff2_reg[80]_i_1_n_0 ),
        .CO({\buff2_reg[84]_i_1_n_0 ,\buff2_reg[84]_i_1_n_1 ,\buff2_reg[84]_i_1_n_2 ,\buff2_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[84]_i_2__0_n_0 ,\buff2[84]_i_3__0_n_0 ,\buff2[84]_i_4__0_n_0 ,\buff2[84]_i_5__0_n_0 }),
        .O(buff1_reg__3[84:81]),
        .S({\buff2[84]_i_6_n_0 ,\buff2[84]_i_7_n_0 ,\buff2[84]_i_8_n_0 ,\buff2[84]_i_9_n_0 }));
  FDRE \buff2_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[85]),
        .Q(\buff2_reg[127]_0 [85]),
        .R(1'b0));
  FDRE \buff2_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[86]),
        .Q(\buff2_reg[127]_0 [86]),
        .R(1'b0));
  FDRE \buff2_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[87]),
        .Q(\buff2_reg[127]_0 [87]),
        .R(1'b0));
  FDRE \buff2_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[88]),
        .Q(\buff2_reg[127]_0 [88]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[88]_i_1 
       (.CI(\buff2_reg[84]_i_1_n_0 ),
        .CO({\buff2_reg[88]_i_1_n_0 ,\buff2_reg[88]_i_1_n_1 ,\buff2_reg[88]_i_1_n_2 ,\buff2_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[88]_i_2_n_0 ,\buff2[88]_i_3_n_0 ,\buff2[88]_i_4_n_0 ,\buff2[88]_i_5_n_0 }),
        .O(buff1_reg__3[88:85]),
        .S({\buff2[88]_i_6_n_0 ,\buff2[88]_i_7_n_0 ,\buff2[88]_i_8_n_0 ,\buff2[88]_i_9_n_0 }));
  FDRE \buff2_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[89]),
        .Q(\buff2_reg[127]_0 [89]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[8]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [8]),
        .R(1'b0));
  FDRE \buff2_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[90]),
        .Q(\buff2_reg[127]_0 [90]),
        .R(1'b0));
  FDRE \buff2_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[91]),
        .Q(\buff2_reg[127]_0 [91]),
        .R(1'b0));
  FDRE \buff2_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[92]),
        .Q(\buff2_reg[127]_0 [92]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[92]_i_1 
       (.CI(\buff2_reg[88]_i_1_n_0 ),
        .CO({\buff2_reg[92]_i_1_n_0 ,\buff2_reg[92]_i_1_n_1 ,\buff2_reg[92]_i_1_n_2 ,\buff2_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[92]_i_2_n_0 ,\buff2[92]_i_3_n_0 ,\buff2[92]_i_4_n_0 ,\buff2[92]_i_5_n_0 }),
        .O(buff1_reg__3[92:89]),
        .S({\buff2[92]_i_6_n_0 ,\buff2[92]_i_7_n_0 ,\buff2[92]_i_8_n_0 ,\buff2[92]_i_9_n_0 }));
  FDRE \buff2_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[93]),
        .Q(\buff2_reg[127]_0 [93]),
        .R(1'b0));
  FDRE \buff2_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[94]),
        .Q(\buff2_reg[127]_0 [94]),
        .R(1'b0));
  FDRE \buff2_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[95]),
        .Q(\buff2_reg[127]_0 [95]),
        .R(1'b0));
  FDRE \buff2_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[96]),
        .Q(\buff2_reg[127]_0 [96]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \buff2_reg[96]_i_1 
       (.CI(\buff2_reg[92]_i_1_n_0 ),
        .CO({\buff2_reg[96]_i_1_n_0 ,\buff2_reg[96]_i_1_n_1 ,\buff2_reg[96]_i_1_n_2 ,\buff2_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff2[96]_i_2_n_0 ,\buff2[96]_i_3_n_0 ,\buff2[96]_i_4_n_0 ,\buff2[96]_i_5_n_0 }),
        .O(buff1_reg__3[96:93]),
        .S({\buff2[96]_i_6_n_0 ,\buff2[96]_i_7_n_0 ,\buff2[96]_i_8_n_0 ,\buff2[96]_i_9_n_0 }));
  FDRE \buff2_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[97]),
        .Q(\buff2_reg[127]_0 [97]),
        .R(1'b0));
  FDRE \buff2_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[98]),
        .Q(\buff2_reg[127]_0 [98]),
        .R(1'b0));
  FDRE \buff2_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(buff1_reg__3[99]),
        .Q(\buff2_reg[127]_0 [99]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_1037_ce),
        .D(\buff1_reg[9]__2_n_0 ),
        .Q(\buff2_reg[127]_0 [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[84:68]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,O205[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1037_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O205[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[84:68]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1037_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[33:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,O205[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[1]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1037_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__1_OVERFLOW_UNCONNECTED),
        .P({tmp_product__1_n_58,tmp_product__1_n_59,tmp_product__1_n_60,tmp_product__1_n_61,tmp_product__1_n_62,tmp_product__1_n_63,tmp_product__1_n_64,tmp_product__1_n_65,tmp_product__1_n_66,tmp_product__1_n_67,tmp_product__1_n_68,tmp_product__1_n_69,tmp_product__1_n_70,tmp_product__1_n_71,tmp_product__1_n_72,tmp_product__1_n_73,tmp_product__1_n_74,tmp_product__1_n_75,tmp_product__1_n_76,tmp_product__1_n_77,tmp_product__1_n_78,tmp_product__1_n_79,tmp_product__1_n_80,tmp_product__1_n_81,tmp_product__1_n_82,tmp_product__1_n_83,tmp_product__1_n_84,tmp_product__1_n_85,tmp_product__1_n_86,tmp_product__1_n_87,tmp_product__1_n_88,tmp_product__1_n_89,tmp_product__1_n_90,tmp_product__1_n_91,tmp_product__1_n_92,tmp_product__1_n_93,tmp_product__1_n_94,tmp_product__1_n_95,tmp_product__1_n_96,tmp_product__1_n_97,tmp_product__1_n_98,tmp_product__1_n_99,tmp_product__1_n_100,tmp_product__1_n_101,tmp_product__1_n_102,tmp_product__1_n_103,tmp_product__1_n_104,tmp_product__1_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__1_n_106,buff0_reg__1_n_107,buff0_reg__1_n_108,buff0_reg__1_n_109,buff0_reg__1_n_110,buff0_reg__1_n_111,buff0_reg__1_n_112,buff0_reg__1_n_113,buff0_reg__1_n_114,buff0_reg__1_n_115,buff0_reg__1_n_116,buff0_reg__1_n_117,buff0_reg__1_n_118,buff0_reg__1_n_119,buff0_reg__1_n_120,buff0_reg__1_n_121,buff0_reg__1_n_122,buff0_reg__1_n_123,buff0_reg__1_n_124,buff0_reg__1_n_125,buff0_reg__1_n_126,buff0_reg__1_n_127,buff0_reg__1_n_128,buff0_reg__1_n_129,buff0_reg__1_n_130,buff0_reg__1_n_131,buff0_reg__1_n_132,buff0_reg__1_n_133,buff0_reg__1_n_134,buff0_reg__1_n_135,buff0_reg__1_n_136,buff0_reg__1_n_137,buff0_reg__1_n_138,buff0_reg__1_n_139,buff0_reg__1_n_140,buff0_reg__1_n_141,buff0_reg__1_n_142,buff0_reg__1_n_143,buff0_reg__1_n_144,buff0_reg__1_n_145,buff0_reg__1_n_146,buff0_reg__1_n_147,buff0_reg__1_n_148,buff0_reg__1_n_149,buff0_reg__1_n_150,buff0_reg__1_n_151,buff0_reg__1_n_152,buff0_reg__1_n_153}),
        .PCOUT({tmp_product__1_n_106,tmp_product__1_n_107,tmp_product__1_n_108,tmp_product__1_n_109,tmp_product__1_n_110,tmp_product__1_n_111,tmp_product__1_n_112,tmp_product__1_n_113,tmp_product__1_n_114,tmp_product__1_n_115,tmp_product__1_n_116,tmp_product__1_n_117,tmp_product__1_n_118,tmp_product__1_n_119,tmp_product__1_n_120,tmp_product__1_n_121,tmp_product__1_n_122,tmp_product__1_n_123,tmp_product__1_n_124,tmp_product__1_n_125,tmp_product__1_n_126,tmp_product__1_n_127,tmp_product__1_n_128,tmp_product__1_n_129,tmp_product__1_n_130,tmp_product__1_n_131,tmp_product__1_n_132,tmp_product__1_n_133,tmp_product__1_n_134,tmp_product__1_n_135,tmp_product__1_n_136,tmp_product__1_n_137,tmp_product__1_n_138,tmp_product__1_n_139,tmp_product__1_n_140,tmp_product__1_n_141,tmp_product__1_n_142,tmp_product__1_n_143,tmp_product__1_n_144,tmp_product__1_n_145,tmp_product__1_n_146,tmp_product__1_n_147,tmp_product__1_n_148,tmp_product__1_n_149,tmp_product__1_n_150,tmp_product__1_n_151,tmp_product__1_n_152,tmp_product__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 12}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,O205[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[33:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(Q[0]),
        .CEA2(grp_fu_1037_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(grp_fu_1037_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1037_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__2_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product__2_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__2_n_106,buff0_reg__2_n_107,buff0_reg__2_n_108,buff0_reg__2_n_109,buff0_reg__2_n_110,buff0_reg__2_n_111,buff0_reg__2_n_112,buff0_reg__2_n_113,buff0_reg__2_n_114,buff0_reg__2_n_115,buff0_reg__2_n_116,buff0_reg__2_n_117,buff0_reg__2_n_118,buff0_reg__2_n_119,buff0_reg__2_n_120,buff0_reg__2_n_121,buff0_reg__2_n_122,buff0_reg__2_n_123,buff0_reg__2_n_124,buff0_reg__2_n_125,buff0_reg__2_n_126,buff0_reg__2_n_127,buff0_reg__2_n_128,buff0_reg__2_n_129,buff0_reg__2_n_130,buff0_reg__2_n_131,buff0_reg__2_n_132,buff0_reg__2_n_133,buff0_reg__2_n_134,buff0_reg__2_n_135,buff0_reg__2_n_136,buff0_reg__2_n_137,buff0_reg__2_n_138,buff0_reg__2_n_139,buff0_reg__2_n_140,buff0_reg__2_n_141,buff0_reg__2_n_142,buff0_reg__2_n_143,buff0_reg__2_n_144,buff0_reg__2_n_145,buff0_reg__2_n_146,buff0_reg__2_n_147,buff0_reg__2_n_148,buff0_reg__2_n_149,buff0_reg__2_n_150,buff0_reg__2_n_151,buff0_reg__2_n_152,buff0_reg__2_n_153}),
        .PCOUT({tmp_product__2_n_106,tmp_product__2_n_107,tmp_product__2_n_108,tmp_product__2_n_109,tmp_product__2_n_110,tmp_product__2_n_111,tmp_product__2_n_112,tmp_product__2_n_113,tmp_product__2_n_114,tmp_product__2_n_115,tmp_product__2_n_116,tmp_product__2_n_117,tmp_product__2_n_118,tmp_product__2_n_119,tmp_product__2_n_120,tmp_product__2_n_121,tmp_product__2_n_122,tmp_product__2_n_123,tmp_product__2_n_124,tmp_product__2_n_125,tmp_product__2_n_126,tmp_product__2_n_127,tmp_product__2_n_128,tmp_product__2_n_129,tmp_product__2_n_130,tmp_product__2_n_131,tmp_product__2_n_132,tmp_product__2_n_133,tmp_product__2_n_134,tmp_product__2_n_135,tmp_product__2_n_136,tmp_product__2_n_137,tmp_product__2_n_138,tmp_product__2_n_139,tmp_product__2_n_140,tmp_product__2_n_141,tmp_product__2_n_142,tmp_product__2_n_143,tmp_product__2_n_144,tmp_product__2_n_145,tmp_product__2_n_146,tmp_product__2_n_147,tmp_product__2_n_148,tmp_product__2_n_149,tmp_product__2_n_150,tmp_product__2_n_151,tmp_product__2_n_152,tmp_product__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__2_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32s_32s_55_2_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_32s_32s_55_2_1
   (p_reg__0,
    reg_7040,
    ap_clk,
    wbuf_V_q0,
    x_Dout_A,
    ap_enable_reg_pp4_iter1,
    Q,
    icmp_ln59_reg_2650);
  output [32:0]p_reg__0;
  input reg_7040;
  input ap_clk;
  input [31:0]wbuf_V_q0;
  input [31:0]x_Dout_A;
  input ap_enable_reg_pp4_iter1;
  input [0:0]Q;
  input icmp_ln59_reg_2650;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter1;
  wire icmp_ln59_reg_2650;
  wire [32:0]p_reg__0;
  wire reg_7040;
  wire [31:0]wbuf_V_q0;
  wire [31:0]x_Dout_A;

  nn_conv_combined_0_0_conv_combined_mul_32s_32s_55_2_1_Multiplier_5_6 conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter1(ap_enable_reg_pp4_iter1),
        .icmp_ln59_reg_2650(icmp_ln59_reg_2650),
        .p_reg__0_0(p_reg__0),
        .reg_7040(reg_7040),
        .wbuf_V_q0(wbuf_V_q0),
        .x_Dout_A(x_Dout_A));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32s_32s_55_2_1" *) 
module nn_conv_combined_0_0_conv_combined_mul_32s_32s_55_2_1_4
   (p_reg__0,
    addr_cmp204_reg_24620,
    reg_7040,
    ap_clk,
    x_Dout_A,
    dy_Dout_A,
    grp_fu_1481_ce);
  output [32:0]p_reg__0;
  input addr_cmp204_reg_24620;
  input reg_7040;
  input ap_clk;
  input [31:0]x_Dout_A;
  input [31:0]dy_Dout_A;
  input grp_fu_1481_ce;

  wire addr_cmp204_reg_24620;
  wire ap_clk;
  wire [31:0]dy_Dout_A;
  wire grp_fu_1481_ce;
  wire [32:0]p_reg__0;
  wire reg_7040;
  wire [31:0]x_Dout_A;

  nn_conv_combined_0_0_conv_combined_mul_32s_32s_55_2_1_Multiplier_5 conv_combined_mul_32s_32s_55_2_1_Multiplier_5_U
       (.addr_cmp204_reg_24620(addr_cmp204_reg_24620),
        .ap_clk(ap_clk),
        .dy_Dout_A(dy_Dout_A),
        .grp_fu_1481_ce(grp_fu_1481_ce),
        .p_reg__0_0(p_reg__0),
        .reg_7040(reg_7040),
        .x_Dout_A(x_Dout_A));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32s_32s_55_2_1_Multiplier_5" *) 
module nn_conv_combined_0_0_conv_combined_mul_32s_32s_55_2_1_Multiplier_5
   (p_reg__0_0,
    addr_cmp204_reg_24620,
    reg_7040,
    ap_clk,
    x_Dout_A,
    dy_Dout_A,
    grp_fu_1481_ce);
  output [32:0]p_reg__0_0;
  input addr_cmp204_reg_24620;
  input reg_7040;
  input ap_clk;
  input [31:0]x_Dout_A;
  input [31:0]dy_Dout_A;
  input grp_fu_1481_ce;

  wire addr_cmp204_reg_24620;
  wire ap_clk;
  wire [31:0]dy_Dout_A;
  wire grp_fu_1481_ce;
  wire \p_reg[16]__0_n_0 ;
  wire [32:0]p_reg__0_0;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_58;
  wire p_reg__0_n_59;
  wire p_reg__0_n_60;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire \r_V_1_reg_2482[23]_i_3_n_0 ;
  wire \r_V_1_reg_2482[23]_i_4_n_0 ;
  wire \r_V_1_reg_2482[23]_i_5_n_0 ;
  wire \r_V_1_reg_2482[23]_i_6_n_0 ;
  wire \r_V_1_reg_2482[23]_i_7_n_0 ;
  wire \r_V_1_reg_2482[23]_i_8_n_0 ;
  wire \r_V_1_reg_2482[23]_i_9_n_0 ;
  wire \r_V_1_reg_2482[27]_i_2_n_0 ;
  wire \r_V_1_reg_2482[27]_i_3_n_0 ;
  wire \r_V_1_reg_2482[27]_i_4_n_0 ;
  wire \r_V_1_reg_2482[27]_i_5_n_0 ;
  wire \r_V_1_reg_2482[31]_i_2_n_0 ;
  wire \r_V_1_reg_2482[31]_i_3_n_0 ;
  wire \r_V_1_reg_2482[31]_i_4_n_0 ;
  wire \r_V_1_reg_2482[31]_i_5_n_0 ;
  wire \r_V_1_reg_2482[35]_i_2_n_0 ;
  wire \r_V_1_reg_2482[35]_i_3_n_0 ;
  wire \r_V_1_reg_2482[35]_i_4_n_0 ;
  wire \r_V_1_reg_2482[35]_i_5_n_0 ;
  wire \r_V_1_reg_2482[39]_i_2_n_0 ;
  wire \r_V_1_reg_2482[39]_i_3_n_0 ;
  wire \r_V_1_reg_2482[39]_i_4_n_0 ;
  wire \r_V_1_reg_2482[39]_i_5_n_0 ;
  wire \r_V_1_reg_2482[43]_i_2_n_0 ;
  wire \r_V_1_reg_2482[43]_i_3_n_0 ;
  wire \r_V_1_reg_2482[43]_i_4_n_0 ;
  wire \r_V_1_reg_2482[43]_i_5_n_0 ;
  wire \r_V_1_reg_2482[47]_i_2_n_0 ;
  wire \r_V_1_reg_2482[47]_i_3_n_0 ;
  wire \r_V_1_reg_2482[47]_i_4_n_0 ;
  wire \r_V_1_reg_2482[47]_i_5_n_0 ;
  wire \r_V_1_reg_2482[51]_i_2_n_0 ;
  wire \r_V_1_reg_2482[51]_i_3_n_0 ;
  wire \r_V_1_reg_2482[51]_i_4_n_0 ;
  wire \r_V_1_reg_2482[51]_i_5_n_0 ;
  wire \r_V_1_reg_2482[54]_i_3_n_0 ;
  wire \r_V_1_reg_2482[54]_i_4_n_0 ;
  wire \r_V_1_reg_2482[54]_i_5_n_0 ;
  wire \r_V_1_reg_2482_reg[23]_i_1_n_0 ;
  wire \r_V_1_reg_2482_reg[23]_i_1_n_1 ;
  wire \r_V_1_reg_2482_reg[23]_i_1_n_2 ;
  wire \r_V_1_reg_2482_reg[23]_i_1_n_3 ;
  wire \r_V_1_reg_2482_reg[23]_i_2_n_0 ;
  wire \r_V_1_reg_2482_reg[23]_i_2_n_1 ;
  wire \r_V_1_reg_2482_reg[23]_i_2_n_2 ;
  wire \r_V_1_reg_2482_reg[23]_i_2_n_3 ;
  wire \r_V_1_reg_2482_reg[27]_i_1_n_0 ;
  wire \r_V_1_reg_2482_reg[27]_i_1_n_1 ;
  wire \r_V_1_reg_2482_reg[27]_i_1_n_2 ;
  wire \r_V_1_reg_2482_reg[27]_i_1_n_3 ;
  wire \r_V_1_reg_2482_reg[31]_i_1_n_0 ;
  wire \r_V_1_reg_2482_reg[31]_i_1_n_1 ;
  wire \r_V_1_reg_2482_reg[31]_i_1_n_2 ;
  wire \r_V_1_reg_2482_reg[31]_i_1_n_3 ;
  wire \r_V_1_reg_2482_reg[35]_i_1_n_0 ;
  wire \r_V_1_reg_2482_reg[35]_i_1_n_1 ;
  wire \r_V_1_reg_2482_reg[35]_i_1_n_2 ;
  wire \r_V_1_reg_2482_reg[35]_i_1_n_3 ;
  wire \r_V_1_reg_2482_reg[39]_i_1_n_0 ;
  wire \r_V_1_reg_2482_reg[39]_i_1_n_1 ;
  wire \r_V_1_reg_2482_reg[39]_i_1_n_2 ;
  wire \r_V_1_reg_2482_reg[39]_i_1_n_3 ;
  wire \r_V_1_reg_2482_reg[43]_i_1_n_0 ;
  wire \r_V_1_reg_2482_reg[43]_i_1_n_1 ;
  wire \r_V_1_reg_2482_reg[43]_i_1_n_2 ;
  wire \r_V_1_reg_2482_reg[43]_i_1_n_3 ;
  wire \r_V_1_reg_2482_reg[47]_i_1_n_0 ;
  wire \r_V_1_reg_2482_reg[47]_i_1_n_1 ;
  wire \r_V_1_reg_2482_reg[47]_i_1_n_2 ;
  wire \r_V_1_reg_2482_reg[47]_i_1_n_3 ;
  wire \r_V_1_reg_2482_reg[51]_i_1_n_0 ;
  wire \r_V_1_reg_2482_reg[51]_i_1_n_1 ;
  wire \r_V_1_reg_2482_reg[51]_i_1_n_2 ;
  wire \r_V_1_reg_2482_reg[51]_i_1_n_3 ;
  wire \r_V_1_reg_2482_reg[54]_i_2_n_2 ;
  wire \r_V_1_reg_2482_reg[54]_i_2_n_3 ;
  wire reg_7040;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]x_Dout_A;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire [1:0]\NLW_r_V_1_reg_2482_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_1_reg_2482_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_r_V_1_reg_2482_reg[54]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_V_1_reg_2482_reg[54]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dy_Dout_A[31],dy_Dout_A[31],dy_Dout_A[31],dy_Dout_A[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_7040),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(addr_cmp204_reg_24620),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_1481_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_1481_ce),
        .D(tmp_product_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,x_Dout_A[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dy_Dout_A[31],dy_Dout_A[31],dy_Dout_A[31],dy_Dout_A[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_7040),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(addr_cmp204_reg_24620),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_1481_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_58,p_reg__0_n_59,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[23]_i_3 
       (.I0(p_reg__0_n_99),
        .I1(\p_reg_n_0_[6] ),
        .O(\r_V_1_reg_2482[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[23]_i_4 
       (.I0(p_reg__0_n_100),
        .I1(\p_reg_n_0_[5] ),
        .O(\r_V_1_reg_2482[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[23]_i_5 
       (.I0(p_reg__0_n_101),
        .I1(\p_reg_n_0_[4] ),
        .O(\r_V_1_reg_2482[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[23]_i_6 
       (.I0(p_reg__0_n_102),
        .I1(\p_reg_n_0_[3] ),
        .O(\r_V_1_reg_2482[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[23]_i_7 
       (.I0(p_reg__0_n_103),
        .I1(\p_reg_n_0_[2] ),
        .O(\r_V_1_reg_2482[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[23]_i_8 
       (.I0(p_reg__0_n_104),
        .I1(\p_reg_n_0_[1] ),
        .O(\r_V_1_reg_2482[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[23]_i_9 
       (.I0(p_reg__0_n_105),
        .I1(\p_reg_n_0_[0] ),
        .O(\r_V_1_reg_2482[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[27]_i_2 
       (.I0(p_reg__0_n_95),
        .I1(\p_reg_n_0_[10] ),
        .O(\r_V_1_reg_2482[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[27]_i_3 
       (.I0(p_reg__0_n_96),
        .I1(\p_reg_n_0_[9] ),
        .O(\r_V_1_reg_2482[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[27]_i_4 
       (.I0(p_reg__0_n_97),
        .I1(\p_reg_n_0_[8] ),
        .O(\r_V_1_reg_2482[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[27]_i_5 
       (.I0(p_reg__0_n_98),
        .I1(\p_reg_n_0_[7] ),
        .O(\r_V_1_reg_2482[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[31]_i_2 
       (.I0(p_reg__0_n_91),
        .I1(\p_reg_n_0_[14] ),
        .O(\r_V_1_reg_2482[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[31]_i_3 
       (.I0(p_reg__0_n_92),
        .I1(\p_reg_n_0_[13] ),
        .O(\r_V_1_reg_2482[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[31]_i_4 
       (.I0(p_reg__0_n_93),
        .I1(\p_reg_n_0_[12] ),
        .O(\r_V_1_reg_2482[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[31]_i_5 
       (.I0(p_reg__0_n_94),
        .I1(\p_reg_n_0_[11] ),
        .O(\r_V_1_reg_2482[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[35]_i_2 
       (.I0(p_reg__0_n_87),
        .I1(p_reg_n_104),
        .O(\r_V_1_reg_2482[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[35]_i_3 
       (.I0(p_reg__0_n_88),
        .I1(p_reg_n_105),
        .O(\r_V_1_reg_2482[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[35]_i_4 
       (.I0(p_reg__0_n_89),
        .I1(\p_reg_n_0_[16] ),
        .O(\r_V_1_reg_2482[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[35]_i_5 
       (.I0(p_reg__0_n_90),
        .I1(\p_reg_n_0_[15] ),
        .O(\r_V_1_reg_2482[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[39]_i_2 
       (.I0(p_reg__0_n_83),
        .I1(p_reg_n_100),
        .O(\r_V_1_reg_2482[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[39]_i_3 
       (.I0(p_reg__0_n_84),
        .I1(p_reg_n_101),
        .O(\r_V_1_reg_2482[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[39]_i_4 
       (.I0(p_reg__0_n_85),
        .I1(p_reg_n_102),
        .O(\r_V_1_reg_2482[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[39]_i_5 
       (.I0(p_reg__0_n_86),
        .I1(p_reg_n_103),
        .O(\r_V_1_reg_2482[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[43]_i_2 
       (.I0(p_reg__0_n_79),
        .I1(p_reg_n_96),
        .O(\r_V_1_reg_2482[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[43]_i_3 
       (.I0(p_reg__0_n_80),
        .I1(p_reg_n_97),
        .O(\r_V_1_reg_2482[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[43]_i_4 
       (.I0(p_reg__0_n_81),
        .I1(p_reg_n_98),
        .O(\r_V_1_reg_2482[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[43]_i_5 
       (.I0(p_reg__0_n_82),
        .I1(p_reg_n_99),
        .O(\r_V_1_reg_2482[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[47]_i_2 
       (.I0(p_reg__0_n_75),
        .I1(p_reg_n_92),
        .O(\r_V_1_reg_2482[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[47]_i_3 
       (.I0(p_reg__0_n_76),
        .I1(p_reg_n_93),
        .O(\r_V_1_reg_2482[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[47]_i_4 
       (.I0(p_reg__0_n_77),
        .I1(p_reg_n_94),
        .O(\r_V_1_reg_2482[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[47]_i_5 
       (.I0(p_reg__0_n_78),
        .I1(p_reg_n_95),
        .O(\r_V_1_reg_2482[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[51]_i_2 
       (.I0(p_reg__0_n_71),
        .I1(p_reg_n_88),
        .O(\r_V_1_reg_2482[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[51]_i_3 
       (.I0(p_reg__0_n_72),
        .I1(p_reg_n_89),
        .O(\r_V_1_reg_2482[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[51]_i_4 
       (.I0(p_reg__0_n_73),
        .I1(p_reg_n_90),
        .O(\r_V_1_reg_2482[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[51]_i_5 
       (.I0(p_reg__0_n_74),
        .I1(p_reg_n_91),
        .O(\r_V_1_reg_2482[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[54]_i_3 
       (.I0(p_reg__0_n_68),
        .I1(p_reg_n_85),
        .O(\r_V_1_reg_2482[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[54]_i_4 
       (.I0(p_reg__0_n_69),
        .I1(p_reg_n_86),
        .O(\r_V_1_reg_2482[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_1_reg_2482[54]_i_5 
       (.I0(p_reg__0_n_70),
        .I1(p_reg_n_87),
        .O(\r_V_1_reg_2482[54]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[23]_i_1 
       (.CI(\r_V_1_reg_2482_reg[23]_i_2_n_0 ),
        .CO({\r_V_1_reg_2482_reg[23]_i_1_n_0 ,\r_V_1_reg_2482_reg[23]_i_1_n_1 ,\r_V_1_reg_2482_reg[23]_i_1_n_2 ,\r_V_1_reg_2482_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102}),
        .O({p_reg__0_0[1:0],\NLW_r_V_1_reg_2482_reg[23]_i_1_O_UNCONNECTED [1:0]}),
        .S({\r_V_1_reg_2482[23]_i_3_n_0 ,\r_V_1_reg_2482[23]_i_4_n_0 ,\r_V_1_reg_2482[23]_i_5_n_0 ,\r_V_1_reg_2482[23]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[23]_i_2 
       (.CI(1'b0),
        .CO({\r_V_1_reg_2482_reg[23]_i_2_n_0 ,\r_V_1_reg_2482_reg[23]_i_2_n_1 ,\r_V_1_reg_2482_reg[23]_i_2_n_2 ,\r_V_1_reg_2482_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,1'b0}),
        .O(\NLW_r_V_1_reg_2482_reg[23]_i_2_O_UNCONNECTED [3:0]),
        .S({\r_V_1_reg_2482[23]_i_7_n_0 ,\r_V_1_reg_2482[23]_i_8_n_0 ,\r_V_1_reg_2482[23]_i_9_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[27]_i_1 
       (.CI(\r_V_1_reg_2482_reg[23]_i_1_n_0 ),
        .CO({\r_V_1_reg_2482_reg[27]_i_1_n_0 ,\r_V_1_reg_2482_reg[27]_i_1_n_1 ,\r_V_1_reg_2482_reg[27]_i_1_n_2 ,\r_V_1_reg_2482_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98}),
        .O(p_reg__0_0[5:2]),
        .S({\r_V_1_reg_2482[27]_i_2_n_0 ,\r_V_1_reg_2482[27]_i_3_n_0 ,\r_V_1_reg_2482[27]_i_4_n_0 ,\r_V_1_reg_2482[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[31]_i_1 
       (.CI(\r_V_1_reg_2482_reg[27]_i_1_n_0 ),
        .CO({\r_V_1_reg_2482_reg[31]_i_1_n_0 ,\r_V_1_reg_2482_reg[31]_i_1_n_1 ,\r_V_1_reg_2482_reg[31]_i_1_n_2 ,\r_V_1_reg_2482_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94}),
        .O(p_reg__0_0[9:6]),
        .S({\r_V_1_reg_2482[31]_i_2_n_0 ,\r_V_1_reg_2482[31]_i_3_n_0 ,\r_V_1_reg_2482[31]_i_4_n_0 ,\r_V_1_reg_2482[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[35]_i_1 
       (.CI(\r_V_1_reg_2482_reg[31]_i_1_n_0 ),
        .CO({\r_V_1_reg_2482_reg[35]_i_1_n_0 ,\r_V_1_reg_2482_reg[35]_i_1_n_1 ,\r_V_1_reg_2482_reg[35]_i_1_n_2 ,\r_V_1_reg_2482_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90}),
        .O(p_reg__0_0[13:10]),
        .S({\r_V_1_reg_2482[35]_i_2_n_0 ,\r_V_1_reg_2482[35]_i_3_n_0 ,\r_V_1_reg_2482[35]_i_4_n_0 ,\r_V_1_reg_2482[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[39]_i_1 
       (.CI(\r_V_1_reg_2482_reg[35]_i_1_n_0 ),
        .CO({\r_V_1_reg_2482_reg[39]_i_1_n_0 ,\r_V_1_reg_2482_reg[39]_i_1_n_1 ,\r_V_1_reg_2482_reg[39]_i_1_n_2 ,\r_V_1_reg_2482_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86}),
        .O(p_reg__0_0[17:14]),
        .S({\r_V_1_reg_2482[39]_i_2_n_0 ,\r_V_1_reg_2482[39]_i_3_n_0 ,\r_V_1_reg_2482[39]_i_4_n_0 ,\r_V_1_reg_2482[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[43]_i_1 
       (.CI(\r_V_1_reg_2482_reg[39]_i_1_n_0 ),
        .CO({\r_V_1_reg_2482_reg[43]_i_1_n_0 ,\r_V_1_reg_2482_reg[43]_i_1_n_1 ,\r_V_1_reg_2482_reg[43]_i_1_n_2 ,\r_V_1_reg_2482_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82}),
        .O(p_reg__0_0[21:18]),
        .S({\r_V_1_reg_2482[43]_i_2_n_0 ,\r_V_1_reg_2482[43]_i_3_n_0 ,\r_V_1_reg_2482[43]_i_4_n_0 ,\r_V_1_reg_2482[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[47]_i_1 
       (.CI(\r_V_1_reg_2482_reg[43]_i_1_n_0 ),
        .CO({\r_V_1_reg_2482_reg[47]_i_1_n_0 ,\r_V_1_reg_2482_reg[47]_i_1_n_1 ,\r_V_1_reg_2482_reg[47]_i_1_n_2 ,\r_V_1_reg_2482_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78}),
        .O(p_reg__0_0[25:22]),
        .S({\r_V_1_reg_2482[47]_i_2_n_0 ,\r_V_1_reg_2482[47]_i_3_n_0 ,\r_V_1_reg_2482[47]_i_4_n_0 ,\r_V_1_reg_2482[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[51]_i_1 
       (.CI(\r_V_1_reg_2482_reg[47]_i_1_n_0 ),
        .CO({\r_V_1_reg_2482_reg[51]_i_1_n_0 ,\r_V_1_reg_2482_reg[51]_i_1_n_1 ,\r_V_1_reg_2482_reg[51]_i_1_n_2 ,\r_V_1_reg_2482_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74}),
        .O(p_reg__0_0[29:26]),
        .S({\r_V_1_reg_2482[51]_i_2_n_0 ,\r_V_1_reg_2482[51]_i_3_n_0 ,\r_V_1_reg_2482[51]_i_4_n_0 ,\r_V_1_reg_2482[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_1_reg_2482_reg[54]_i_2 
       (.CI(\r_V_1_reg_2482_reg[51]_i_1_n_0 ),
        .CO({\NLW_r_V_1_reg_2482_reg[54]_i_2_CO_UNCONNECTED [3:2],\r_V_1_reg_2482_reg[54]_i_2_n_2 ,\r_V_1_reg_2482_reg[54]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg__0_n_69,p_reg__0_n_70}),
        .O({\NLW_r_V_1_reg_2482_reg[54]_i_2_O_UNCONNECTED [3],p_reg__0_0[32:30]}),
        .S({1'b0,\r_V_1_reg_2482[54]_i_3_n_0 ,\r_V_1_reg_2482[54]_i_4_n_0 ,\r_V_1_reg_2482[54]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dy_Dout_A[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(addr_cmp204_reg_24620),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_7040),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,x_Dout_A[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dy_Dout_A[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_7040),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(addr_cmp204_reg_24620),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "conv_combined_mul_32s_32s_55_2_1_Multiplier_5" *) 
module nn_conv_combined_0_0_conv_combined_mul_32s_32s_55_2_1_Multiplier_5_6
   (p_reg__0_0,
    reg_7040,
    ap_clk,
    wbuf_V_q0,
    x_Dout_A,
    ap_enable_reg_pp4_iter1,
    Q,
    icmp_ln59_reg_2650);
  output [32:0]p_reg__0_0;
  input reg_7040;
  input ap_clk;
  input [31:0]wbuf_V_q0;
  input [31:0]x_Dout_A;
  input ap_enable_reg_pp4_iter1;
  input [0:0]Q;
  input icmp_ln59_reg_2650;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter1;
  wire icmp_ln59_reg_2650;
  wire \p_reg[16]__0_n_0 ;
  wire [32:0]p_reg__0_0;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_58;
  wire p_reg__0_n_59;
  wire p_reg__0_n_60;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire \r_V_2_reg_2679[23]_i_3_n_0 ;
  wire \r_V_2_reg_2679[23]_i_4_n_0 ;
  wire \r_V_2_reg_2679[23]_i_5_n_0 ;
  wire \r_V_2_reg_2679[23]_i_6_n_0 ;
  wire \r_V_2_reg_2679[23]_i_7_n_0 ;
  wire \r_V_2_reg_2679[23]_i_8_n_0 ;
  wire \r_V_2_reg_2679[23]_i_9_n_0 ;
  wire \r_V_2_reg_2679[27]_i_2_n_0 ;
  wire \r_V_2_reg_2679[27]_i_3_n_0 ;
  wire \r_V_2_reg_2679[27]_i_4_n_0 ;
  wire \r_V_2_reg_2679[27]_i_5_n_0 ;
  wire \r_V_2_reg_2679[31]_i_2_n_0 ;
  wire \r_V_2_reg_2679[31]_i_3_n_0 ;
  wire \r_V_2_reg_2679[31]_i_4_n_0 ;
  wire \r_V_2_reg_2679[31]_i_5_n_0 ;
  wire \r_V_2_reg_2679[35]_i_2_n_0 ;
  wire \r_V_2_reg_2679[35]_i_3_n_0 ;
  wire \r_V_2_reg_2679[35]_i_4_n_0 ;
  wire \r_V_2_reg_2679[35]_i_5_n_0 ;
  wire \r_V_2_reg_2679[39]_i_2_n_0 ;
  wire \r_V_2_reg_2679[39]_i_3_n_0 ;
  wire \r_V_2_reg_2679[39]_i_4_n_0 ;
  wire \r_V_2_reg_2679[39]_i_5_n_0 ;
  wire \r_V_2_reg_2679[43]_i_2_n_0 ;
  wire \r_V_2_reg_2679[43]_i_3_n_0 ;
  wire \r_V_2_reg_2679[43]_i_4_n_0 ;
  wire \r_V_2_reg_2679[43]_i_5_n_0 ;
  wire \r_V_2_reg_2679[47]_i_2_n_0 ;
  wire \r_V_2_reg_2679[47]_i_3_n_0 ;
  wire \r_V_2_reg_2679[47]_i_4_n_0 ;
  wire \r_V_2_reg_2679[47]_i_5_n_0 ;
  wire \r_V_2_reg_2679[51]_i_2_n_0 ;
  wire \r_V_2_reg_2679[51]_i_3_n_0 ;
  wire \r_V_2_reg_2679[51]_i_4_n_0 ;
  wire \r_V_2_reg_2679[51]_i_5_n_0 ;
  wire \r_V_2_reg_2679[54]_i_3_n_0 ;
  wire \r_V_2_reg_2679[54]_i_4_n_0 ;
  wire \r_V_2_reg_2679[54]_i_5_n_0 ;
  wire \r_V_2_reg_2679_reg[23]_i_1_n_0 ;
  wire \r_V_2_reg_2679_reg[23]_i_1_n_1 ;
  wire \r_V_2_reg_2679_reg[23]_i_1_n_2 ;
  wire \r_V_2_reg_2679_reg[23]_i_1_n_3 ;
  wire \r_V_2_reg_2679_reg[23]_i_2_n_0 ;
  wire \r_V_2_reg_2679_reg[23]_i_2_n_1 ;
  wire \r_V_2_reg_2679_reg[23]_i_2_n_2 ;
  wire \r_V_2_reg_2679_reg[23]_i_2_n_3 ;
  wire \r_V_2_reg_2679_reg[27]_i_1_n_0 ;
  wire \r_V_2_reg_2679_reg[27]_i_1_n_1 ;
  wire \r_V_2_reg_2679_reg[27]_i_1_n_2 ;
  wire \r_V_2_reg_2679_reg[27]_i_1_n_3 ;
  wire \r_V_2_reg_2679_reg[31]_i_1_n_0 ;
  wire \r_V_2_reg_2679_reg[31]_i_1_n_1 ;
  wire \r_V_2_reg_2679_reg[31]_i_1_n_2 ;
  wire \r_V_2_reg_2679_reg[31]_i_1_n_3 ;
  wire \r_V_2_reg_2679_reg[35]_i_1_n_0 ;
  wire \r_V_2_reg_2679_reg[35]_i_1_n_1 ;
  wire \r_V_2_reg_2679_reg[35]_i_1_n_2 ;
  wire \r_V_2_reg_2679_reg[35]_i_1_n_3 ;
  wire \r_V_2_reg_2679_reg[39]_i_1_n_0 ;
  wire \r_V_2_reg_2679_reg[39]_i_1_n_1 ;
  wire \r_V_2_reg_2679_reg[39]_i_1_n_2 ;
  wire \r_V_2_reg_2679_reg[39]_i_1_n_3 ;
  wire \r_V_2_reg_2679_reg[43]_i_1_n_0 ;
  wire \r_V_2_reg_2679_reg[43]_i_1_n_1 ;
  wire \r_V_2_reg_2679_reg[43]_i_1_n_2 ;
  wire \r_V_2_reg_2679_reg[43]_i_1_n_3 ;
  wire \r_V_2_reg_2679_reg[47]_i_1_n_0 ;
  wire \r_V_2_reg_2679_reg[47]_i_1_n_1 ;
  wire \r_V_2_reg_2679_reg[47]_i_1_n_2 ;
  wire \r_V_2_reg_2679_reg[47]_i_1_n_3 ;
  wire \r_V_2_reg_2679_reg[51]_i_1_n_0 ;
  wire \r_V_2_reg_2679_reg[51]_i_1_n_1 ;
  wire \r_V_2_reg_2679_reg[51]_i_1_n_2 ;
  wire \r_V_2_reg_2679_reg[51]_i_1_n_3 ;
  wire \r_V_2_reg_2679_reg[54]_i_2_n_2 ;
  wire \r_V_2_reg_2679_reg[54]_i_2_n_3 ;
  wire reg_7040;
  wire reg_7041;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [31:0]wbuf_V_q0;
  wire [31:0]x_Dout_A;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire [1:0]\NLW_r_V_2_reg_2679_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_r_V_2_reg_2679_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_r_V_2_reg_2679_reg[54]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_V_2_reg_2679_reg[54]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_7041),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_7040),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({x_Dout_A[31],x_Dout_A[31],x_Dout_A[31],x_Dout_A[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_7040),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_58,p_reg__0_n_59,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[23]_i_3 
       (.I0(p_reg__0_n_99),
        .I1(\p_reg_n_0_[6] ),
        .O(\r_V_2_reg_2679[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[23]_i_4 
       (.I0(p_reg__0_n_100),
        .I1(\p_reg_n_0_[5] ),
        .O(\r_V_2_reg_2679[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[23]_i_5 
       (.I0(p_reg__0_n_101),
        .I1(\p_reg_n_0_[4] ),
        .O(\r_V_2_reg_2679[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[23]_i_6 
       (.I0(p_reg__0_n_102),
        .I1(\p_reg_n_0_[3] ),
        .O(\r_V_2_reg_2679[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[23]_i_7 
       (.I0(p_reg__0_n_103),
        .I1(\p_reg_n_0_[2] ),
        .O(\r_V_2_reg_2679[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[23]_i_8 
       (.I0(p_reg__0_n_104),
        .I1(\p_reg_n_0_[1] ),
        .O(\r_V_2_reg_2679[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[23]_i_9 
       (.I0(p_reg__0_n_105),
        .I1(\p_reg_n_0_[0] ),
        .O(\r_V_2_reg_2679[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[27]_i_2 
       (.I0(p_reg__0_n_95),
        .I1(\p_reg_n_0_[10] ),
        .O(\r_V_2_reg_2679[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[27]_i_3 
       (.I0(p_reg__0_n_96),
        .I1(\p_reg_n_0_[9] ),
        .O(\r_V_2_reg_2679[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[27]_i_4 
       (.I0(p_reg__0_n_97),
        .I1(\p_reg_n_0_[8] ),
        .O(\r_V_2_reg_2679[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[27]_i_5 
       (.I0(p_reg__0_n_98),
        .I1(\p_reg_n_0_[7] ),
        .O(\r_V_2_reg_2679[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[31]_i_2 
       (.I0(p_reg__0_n_91),
        .I1(\p_reg_n_0_[14] ),
        .O(\r_V_2_reg_2679[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[31]_i_3 
       (.I0(p_reg__0_n_92),
        .I1(\p_reg_n_0_[13] ),
        .O(\r_V_2_reg_2679[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[31]_i_4 
       (.I0(p_reg__0_n_93),
        .I1(\p_reg_n_0_[12] ),
        .O(\r_V_2_reg_2679[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[31]_i_5 
       (.I0(p_reg__0_n_94),
        .I1(\p_reg_n_0_[11] ),
        .O(\r_V_2_reg_2679[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[35]_i_2 
       (.I0(p_reg__0_n_87),
        .I1(p_reg_n_104),
        .O(\r_V_2_reg_2679[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[35]_i_3 
       (.I0(p_reg__0_n_88),
        .I1(p_reg_n_105),
        .O(\r_V_2_reg_2679[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[35]_i_4 
       (.I0(p_reg__0_n_89),
        .I1(\p_reg_n_0_[16] ),
        .O(\r_V_2_reg_2679[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[35]_i_5 
       (.I0(p_reg__0_n_90),
        .I1(\p_reg_n_0_[15] ),
        .O(\r_V_2_reg_2679[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[39]_i_2 
       (.I0(p_reg__0_n_83),
        .I1(p_reg_n_100),
        .O(\r_V_2_reg_2679[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[39]_i_3 
       (.I0(p_reg__0_n_84),
        .I1(p_reg_n_101),
        .O(\r_V_2_reg_2679[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[39]_i_4 
       (.I0(p_reg__0_n_85),
        .I1(p_reg_n_102),
        .O(\r_V_2_reg_2679[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[39]_i_5 
       (.I0(p_reg__0_n_86),
        .I1(p_reg_n_103),
        .O(\r_V_2_reg_2679[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[43]_i_2 
       (.I0(p_reg__0_n_79),
        .I1(p_reg_n_96),
        .O(\r_V_2_reg_2679[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[43]_i_3 
       (.I0(p_reg__0_n_80),
        .I1(p_reg_n_97),
        .O(\r_V_2_reg_2679[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[43]_i_4 
       (.I0(p_reg__0_n_81),
        .I1(p_reg_n_98),
        .O(\r_V_2_reg_2679[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[43]_i_5 
       (.I0(p_reg__0_n_82),
        .I1(p_reg_n_99),
        .O(\r_V_2_reg_2679[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[47]_i_2 
       (.I0(p_reg__0_n_75),
        .I1(p_reg_n_92),
        .O(\r_V_2_reg_2679[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[47]_i_3 
       (.I0(p_reg__0_n_76),
        .I1(p_reg_n_93),
        .O(\r_V_2_reg_2679[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[47]_i_4 
       (.I0(p_reg__0_n_77),
        .I1(p_reg_n_94),
        .O(\r_V_2_reg_2679[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[47]_i_5 
       (.I0(p_reg__0_n_78),
        .I1(p_reg_n_95),
        .O(\r_V_2_reg_2679[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[51]_i_2 
       (.I0(p_reg__0_n_71),
        .I1(p_reg_n_88),
        .O(\r_V_2_reg_2679[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[51]_i_3 
       (.I0(p_reg__0_n_72),
        .I1(p_reg_n_89),
        .O(\r_V_2_reg_2679[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[51]_i_4 
       (.I0(p_reg__0_n_73),
        .I1(p_reg_n_90),
        .O(\r_V_2_reg_2679[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[51]_i_5 
       (.I0(p_reg__0_n_74),
        .I1(p_reg_n_91),
        .O(\r_V_2_reg_2679[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[54]_i_3 
       (.I0(p_reg__0_n_68),
        .I1(p_reg_n_85),
        .O(\r_V_2_reg_2679[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[54]_i_4 
       (.I0(p_reg__0_n_69),
        .I1(p_reg_n_86),
        .O(\r_V_2_reg_2679[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_2_reg_2679[54]_i_5 
       (.I0(p_reg__0_n_70),
        .I1(p_reg_n_87),
        .O(\r_V_2_reg_2679[54]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[23]_i_1 
       (.CI(\r_V_2_reg_2679_reg[23]_i_2_n_0 ),
        .CO({\r_V_2_reg_2679_reg[23]_i_1_n_0 ,\r_V_2_reg_2679_reg[23]_i_1_n_1 ,\r_V_2_reg_2679_reg[23]_i_1_n_2 ,\r_V_2_reg_2679_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102}),
        .O({p_reg__0_0[1:0],\NLW_r_V_2_reg_2679_reg[23]_i_1_O_UNCONNECTED [1:0]}),
        .S({\r_V_2_reg_2679[23]_i_3_n_0 ,\r_V_2_reg_2679[23]_i_4_n_0 ,\r_V_2_reg_2679[23]_i_5_n_0 ,\r_V_2_reg_2679[23]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[23]_i_2 
       (.CI(1'b0),
        .CO({\r_V_2_reg_2679_reg[23]_i_2_n_0 ,\r_V_2_reg_2679_reg[23]_i_2_n_1 ,\r_V_2_reg_2679_reg[23]_i_2_n_2 ,\r_V_2_reg_2679_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,1'b0}),
        .O(\NLW_r_V_2_reg_2679_reg[23]_i_2_O_UNCONNECTED [3:0]),
        .S({\r_V_2_reg_2679[23]_i_7_n_0 ,\r_V_2_reg_2679[23]_i_8_n_0 ,\r_V_2_reg_2679[23]_i_9_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[27]_i_1 
       (.CI(\r_V_2_reg_2679_reg[23]_i_1_n_0 ),
        .CO({\r_V_2_reg_2679_reg[27]_i_1_n_0 ,\r_V_2_reg_2679_reg[27]_i_1_n_1 ,\r_V_2_reg_2679_reg[27]_i_1_n_2 ,\r_V_2_reg_2679_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98}),
        .O(p_reg__0_0[5:2]),
        .S({\r_V_2_reg_2679[27]_i_2_n_0 ,\r_V_2_reg_2679[27]_i_3_n_0 ,\r_V_2_reg_2679[27]_i_4_n_0 ,\r_V_2_reg_2679[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[31]_i_1 
       (.CI(\r_V_2_reg_2679_reg[27]_i_1_n_0 ),
        .CO({\r_V_2_reg_2679_reg[31]_i_1_n_0 ,\r_V_2_reg_2679_reg[31]_i_1_n_1 ,\r_V_2_reg_2679_reg[31]_i_1_n_2 ,\r_V_2_reg_2679_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94}),
        .O(p_reg__0_0[9:6]),
        .S({\r_V_2_reg_2679[31]_i_2_n_0 ,\r_V_2_reg_2679[31]_i_3_n_0 ,\r_V_2_reg_2679[31]_i_4_n_0 ,\r_V_2_reg_2679[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[35]_i_1 
       (.CI(\r_V_2_reg_2679_reg[31]_i_1_n_0 ),
        .CO({\r_V_2_reg_2679_reg[35]_i_1_n_0 ,\r_V_2_reg_2679_reg[35]_i_1_n_1 ,\r_V_2_reg_2679_reg[35]_i_1_n_2 ,\r_V_2_reg_2679_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90}),
        .O(p_reg__0_0[13:10]),
        .S({\r_V_2_reg_2679[35]_i_2_n_0 ,\r_V_2_reg_2679[35]_i_3_n_0 ,\r_V_2_reg_2679[35]_i_4_n_0 ,\r_V_2_reg_2679[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[39]_i_1 
       (.CI(\r_V_2_reg_2679_reg[35]_i_1_n_0 ),
        .CO({\r_V_2_reg_2679_reg[39]_i_1_n_0 ,\r_V_2_reg_2679_reg[39]_i_1_n_1 ,\r_V_2_reg_2679_reg[39]_i_1_n_2 ,\r_V_2_reg_2679_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86}),
        .O(p_reg__0_0[17:14]),
        .S({\r_V_2_reg_2679[39]_i_2_n_0 ,\r_V_2_reg_2679[39]_i_3_n_0 ,\r_V_2_reg_2679[39]_i_4_n_0 ,\r_V_2_reg_2679[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[43]_i_1 
       (.CI(\r_V_2_reg_2679_reg[39]_i_1_n_0 ),
        .CO({\r_V_2_reg_2679_reg[43]_i_1_n_0 ,\r_V_2_reg_2679_reg[43]_i_1_n_1 ,\r_V_2_reg_2679_reg[43]_i_1_n_2 ,\r_V_2_reg_2679_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82}),
        .O(p_reg__0_0[21:18]),
        .S({\r_V_2_reg_2679[43]_i_2_n_0 ,\r_V_2_reg_2679[43]_i_3_n_0 ,\r_V_2_reg_2679[43]_i_4_n_0 ,\r_V_2_reg_2679[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[47]_i_1 
       (.CI(\r_V_2_reg_2679_reg[43]_i_1_n_0 ),
        .CO({\r_V_2_reg_2679_reg[47]_i_1_n_0 ,\r_V_2_reg_2679_reg[47]_i_1_n_1 ,\r_V_2_reg_2679_reg[47]_i_1_n_2 ,\r_V_2_reg_2679_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78}),
        .O(p_reg__0_0[25:22]),
        .S({\r_V_2_reg_2679[47]_i_2_n_0 ,\r_V_2_reg_2679[47]_i_3_n_0 ,\r_V_2_reg_2679[47]_i_4_n_0 ,\r_V_2_reg_2679[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[51]_i_1 
       (.CI(\r_V_2_reg_2679_reg[47]_i_1_n_0 ),
        .CO({\r_V_2_reg_2679_reg[51]_i_1_n_0 ,\r_V_2_reg_2679_reg[51]_i_1_n_1 ,\r_V_2_reg_2679_reg[51]_i_1_n_2 ,\r_V_2_reg_2679_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74}),
        .O(p_reg__0_0[29:26]),
        .S({\r_V_2_reg_2679[51]_i_2_n_0 ,\r_V_2_reg_2679[51]_i_3_n_0 ,\r_V_2_reg_2679[51]_i_4_n_0 ,\r_V_2_reg_2679[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \r_V_2_reg_2679_reg[54]_i_2 
       (.CI(\r_V_2_reg_2679_reg[51]_i_1_n_0 ),
        .CO({\NLW_r_V_2_reg_2679_reg[54]_i_2_CO_UNCONNECTED [3:2],\r_V_2_reg_2679_reg[54]_i_2_n_2 ,\r_V_2_reg_2679_reg[54]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg__0_n_69,p_reg__0_n_70}),
        .O({\NLW_r_V_2_reg_2679_reg[54]_i_2_O_UNCONNECTED [3],p_reg__0_0[32:30]}),
        .S({1'b0,\r_V_2_reg_2679[54]_i_3_n_0 ,\r_V_2_reg_2679[54]_i_4_n_0 ,\r_V_2_reg_2679[54]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,x_Dout_A[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31],wbuf_V_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_7040),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_7041),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wbuf_V_q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,x_Dout_A[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(reg_7041),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_7040),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h08)) 
    tmp_product_i_2
       (.I0(ap_enable_reg_pp4_iter1),
        .I1(Q),
        .I2(icmp_ln59_reg_2650),
        .O(reg_7041));
endmodule

(* ORIG_REF_NAME = "conv_combined_wbuf_V" *) 
module nn_conv_combined_0_0_conv_combined_wbuf_V
   (I_WDATA,
    \ap_CS_fsm_reg[36] ,
    D,
    ap_clk,
    dwbuf_V_ce0,
    reg_7080,
    WEA,
    Q,
    addr_cmp204_reg_2462_pp2_iter4_reg,
    \reuse_reg200_fu_206_reg[31] ,
    l_2_reg_588_reg,
    ram_reg,
    ram_reg_0,
    ap_enable_reg_pp3_iter0,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp2_iter3,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5);
  output [31:0]I_WDATA;
  output \ap_CS_fsm_reg[36] ;
  output [31:0]D;
  input ap_clk;
  input dwbuf_V_ce0;
  input reg_7080;
  input [0:0]WEA;
  input [32:0]Q;
  input addr_cmp204_reg_2462_pp2_iter4_reg;
  input [31:0]\reuse_reg200_fu_206_reg[31] ;
  input [4:0]l_2_reg_588_reg;
  input [4:0]ram_reg;
  input [2:0]ram_reg_0;
  input ap_enable_reg_pp3_iter0;
  input [4:0]ram_reg_1;
  input [4:0]ram_reg_2;
  input ap_enable_reg_pp2_iter3;
  input [4:0]ram_reg_3;
  input ram_reg_4;
  input [31:0]ram_reg_5;

  wire [31:0]D;
  wire [31:0]I_WDATA;
  wire [32:0]Q;
  wire [0:0]WEA;
  wire addr_cmp204_reg_2462_pp2_iter4_reg;
  wire \ap_CS_fsm_reg[36] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp3_iter0;
  wire dwbuf_V_ce0;
  wire [4:0]l_2_reg_588_reg;
  wire [4:0]ram_reg;
  wire [2:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [4:0]ram_reg_3;
  wire ram_reg_4;
  wire [31:0]ram_reg_5;
  wire reg_7080;
  wire [31:0]\reuse_reg200_fu_206_reg[31] ;

  nn_conv_combined_0_0_conv_combined_wbuf_V_ram_13 conv_combined_wbuf_V_ram_U
       (.D(D),
        .I_WDATA(I_WDATA),
        .Q(Q),
        .WEA(WEA),
        .addr_cmp204_reg_2462_pp2_iter4_reg(addr_cmp204_reg_2462_pp2_iter4_reg),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter3(ap_enable_reg_pp2_iter3),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .dwbuf_V_ce0(dwbuf_V_ce0),
        .l_2_reg_588_reg(l_2_reg_588_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .reg_7080(reg_7080),
        .\reuse_reg200_fu_206_reg[31] (\reuse_reg200_fu_206_reg[31] ));
endmodule

(* ORIG_REF_NAME = "conv_combined_wbuf_V" *) 
module nn_conv_combined_0_0_conv_combined_wbuf_V_5
   (wbuf_V_q0,
    ap_clk,
    ram_reg,
    Q,
    WEA,
    ram_reg_0,
    ap_enable_reg_pp4_iter0,
    ram_reg_1,
    ram_reg_2,
    fw_reg_654_reg);
  output [31:0]wbuf_V_q0;
  input ap_clk;
  input ram_reg;
  input [31:0]Q;
  input [0:0]WEA;
  input [0:0]ram_reg_0;
  input ap_enable_reg_pp4_iter0;
  input [4:0]ram_reg_1;
  input [4:0]ram_reg_2;
  input [4:0]fw_reg_654_reg;

  wire [31:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter0;
  wire [4:0]fw_reg_654_reg;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire [4:0]ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [31:0]wbuf_V_q0;

  nn_conv_combined_0_0_conv_combined_wbuf_V_ram conv_combined_wbuf_V_ram_U
       (.Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp4_iter0(ap_enable_reg_pp4_iter0),
        .fw_reg_654_reg(fw_reg_654_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .wbuf_V_q0(wbuf_V_q0));
endmodule

(* ORIG_REF_NAME = "conv_combined_wbuf_V_ram" *) 
module nn_conv_combined_0_0_conv_combined_wbuf_V_ram
   (wbuf_V_q0,
    ap_clk,
    ram_reg_0,
    Q,
    WEA,
    ram_reg_1,
    ap_enable_reg_pp4_iter0,
    ram_reg_2,
    ram_reg_3,
    fw_reg_654_reg);
  output [31:0]wbuf_V_q0;
  input ap_clk;
  input ram_reg_0;
  input [31:0]Q;
  input [0:0]WEA;
  input [0:0]ram_reg_1;
  input ap_enable_reg_pp4_iter0;
  input [4:0]ram_reg_2;
  input [4:0]ram_reg_3;
  input [4:0]fw_reg_654_reg;

  wire [31:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp4_iter0;
  wire [4:0]fw_reg_654_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [4:0]ram_reg_3;
  wire ram_reg_i_10__0_n_0;
  wire ram_reg_i_11_n_0;
  wire ram_reg_i_8__0_n_0;
  wire ram_reg_i_9__0_n_0;
  wire [4:0]wbuf_V_address0;
  wire [31:0]wbuf_V_q0;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "wbuf_V_U/conv_combined_wbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "24" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,1'b1,1'b1,1'b1,wbuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,wbuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b1,1'b1,Q[31:18]}),
        .DIPADIP(Q[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(wbuf_V_q0[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],wbuf_V_q0[31:18]}),
        .DOPADOP(wbuf_V_q0[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(ram_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT4 #(
    .INIT(16'h077F)) 
    ram_reg_i_10__0
       (.I0(fw_reg_654_reg[0]),
        .I1(ram_reg_3[0]),
        .I2(fw_reg_654_reg[1]),
        .I3(ram_reg_3[1]),
        .O(ram_reg_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11
       (.I0(ram_reg_1),
        .I1(ap_enable_reg_pp4_iter0),
        .O(ram_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2__0
       (.I0(ram_reg_i_8__0_n_0),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp4_iter0),
        .I3(ram_reg_2[4]),
        .O(wbuf_V_address0[4]));
  LUT6 #(
    .INIT(64'h69FFFFFF69000000)) 
    ram_reg_i_3
       (.I0(ram_reg_i_9__0_n_0),
        .I1(ram_reg_3[3]),
        .I2(fw_reg_654_reg[3]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp4_iter0),
        .I5(ram_reg_2[3]),
        .O(wbuf_V_address0[3]));
  LUT6 #(
    .INIT(64'h69FFFFFF69000000)) 
    ram_reg_i_4
       (.I0(ram_reg_i_10__0_n_0),
        .I1(ram_reg_3[2]),
        .I2(fw_reg_654_reg[2]),
        .I3(ram_reg_1),
        .I4(ap_enable_reg_pp4_iter0),
        .I5(ram_reg_2[2]),
        .O(wbuf_V_address0[2]));
  LUT6 #(
    .INIT(64'h8778FFFF87780000)) 
    ram_reg_i_5
       (.I0(ram_reg_3[0]),
        .I1(fw_reg_654_reg[0]),
        .I2(ram_reg_3[1]),
        .I3(fw_reg_654_reg[1]),
        .I4(ram_reg_i_11_n_0),
        .I5(ram_reg_2[1]),
        .O(wbuf_V_address0[1]));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    ram_reg_i_6
       (.I0(fw_reg_654_reg[0]),
        .I1(ram_reg_3[0]),
        .I2(ram_reg_1),
        .I3(ap_enable_reg_pp4_iter0),
        .I4(ram_reg_2[0]),
        .O(wbuf_V_address0[0]));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    ram_reg_i_8__0
       (.I0(fw_reg_654_reg[3]),
        .I1(ram_reg_i_9__0_n_0),
        .I2(ram_reg_3[3]),
        .I3(ram_reg_3[4]),
        .I4(fw_reg_654_reg[4]),
        .O(ram_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h01151515577F7F7F)) 
    ram_reg_i_9__0
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_3[1]),
        .I2(fw_reg_654_reg[1]),
        .I3(ram_reg_3[0]),
        .I4(fw_reg_654_reg[0]),
        .I5(fw_reg_654_reg[2]),
        .O(ram_reg_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "conv_combined_wbuf_V_ram" *) 
module nn_conv_combined_0_0_conv_combined_wbuf_V_ram_13
   (I_WDATA,
    \ap_CS_fsm_reg[36] ,
    D,
    ap_clk,
    dwbuf_V_ce0,
    reg_7080,
    WEA,
    Q,
    addr_cmp204_reg_2462_pp2_iter4_reg,
    \reuse_reg200_fu_206_reg[31] ,
    l_2_reg_588_reg,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp3_iter0,
    ram_reg_2,
    ram_reg_3,
    ap_enable_reg_pp2_iter3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6);
  output [31:0]I_WDATA;
  output \ap_CS_fsm_reg[36] ;
  output [31:0]D;
  input ap_clk;
  input dwbuf_V_ce0;
  input reg_7080;
  input [0:0]WEA;
  input [32:0]Q;
  input addr_cmp204_reg_2462_pp2_iter4_reg;
  input [31:0]\reuse_reg200_fu_206_reg[31] ;
  input [4:0]l_2_reg_588_reg;
  input [4:0]ram_reg_0;
  input [2:0]ram_reg_1;
  input ap_enable_reg_pp3_iter0;
  input [4:0]ram_reg_2;
  input [4:0]ram_reg_3;
  input ap_enable_reg_pp2_iter3;
  input [4:0]ram_reg_4;
  input ram_reg_5;
  input [31:0]ram_reg_6;

  wire [31:0]D;
  wire [31:0]I_WDATA;
  wire [32:0]Q;
  wire [0:0]WEA;
  wire addr_cmp204_reg_2462_pp2_iter4_reg;
  wire \ap_CS_fsm_reg[36] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp3_iter0;
  wire [4:0]dwbuf_V_address0;
  wire dwbuf_V_ce0;
  wire [31:0]dwbuf_V_d0;
  wire [4:0]l_2_reg_588_reg;
  wire [4:0]ram_reg_0;
  wire [2:0]ram_reg_1;
  wire [4:0]ram_reg_2;
  wire [4:0]ram_reg_3;
  wire [4:0]ram_reg_4;
  wire ram_reg_5;
  wire [31:0]ram_reg_6;
  wire ram_reg_i_46_n_0;
  wire ram_reg_i_47_n_0;
  wire ram_reg_i_48_n_0;
  wire ram_reg_i_49_n_0;
  wire ram_reg_i_50_n_0;
  wire ram_reg_i_51_n_0;
  wire ram_reg_i_52_n_0;
  wire ram_reg_i_53_n_0;
  wire ram_reg_i_54_n_0;
  wire ram_reg_i_55_n_0;
  wire reg_7080;
  wire \reuse_reg200_fu_206[10]_i_2_n_0 ;
  wire \reuse_reg200_fu_206[10]_i_3_n_0 ;
  wire \reuse_reg200_fu_206[10]_i_4_n_0 ;
  wire \reuse_reg200_fu_206[10]_i_5_n_0 ;
  wire \reuse_reg200_fu_206[14]_i_2_n_0 ;
  wire \reuse_reg200_fu_206[14]_i_3_n_0 ;
  wire \reuse_reg200_fu_206[14]_i_4_n_0 ;
  wire \reuse_reg200_fu_206[14]_i_5_n_0 ;
  wire \reuse_reg200_fu_206[18]_i_2_n_0 ;
  wire \reuse_reg200_fu_206[18]_i_3_n_0 ;
  wire \reuse_reg200_fu_206[18]_i_4_n_0 ;
  wire \reuse_reg200_fu_206[18]_i_5_n_0 ;
  wire \reuse_reg200_fu_206[22]_i_2_n_0 ;
  wire \reuse_reg200_fu_206[22]_i_3_n_0 ;
  wire \reuse_reg200_fu_206[22]_i_4_n_0 ;
  wire \reuse_reg200_fu_206[22]_i_5_n_0 ;
  wire \reuse_reg200_fu_206[26]_i_2_n_0 ;
  wire \reuse_reg200_fu_206[26]_i_3_n_0 ;
  wire \reuse_reg200_fu_206[26]_i_4_n_0 ;
  wire \reuse_reg200_fu_206[26]_i_5_n_0 ;
  wire \reuse_reg200_fu_206[2]_i_2_n_0 ;
  wire \reuse_reg200_fu_206[2]_i_3_n_0 ;
  wire \reuse_reg200_fu_206[2]_i_4_n_0 ;
  wire \reuse_reg200_fu_206[30]_i_2_n_0 ;
  wire \reuse_reg200_fu_206[30]_i_3_n_0 ;
  wire \reuse_reg200_fu_206[30]_i_4_n_0 ;
  wire \reuse_reg200_fu_206[30]_i_5_n_0 ;
  wire \reuse_reg200_fu_206[31]_i_3_n_0 ;
  wire \reuse_reg200_fu_206[6]_i_2_n_0 ;
  wire \reuse_reg200_fu_206[6]_i_3_n_0 ;
  wire \reuse_reg200_fu_206[6]_i_4_n_0 ;
  wire \reuse_reg200_fu_206[6]_i_5_n_0 ;
  wire \reuse_reg200_fu_206_reg[10]_i_1_n_0 ;
  wire \reuse_reg200_fu_206_reg[10]_i_1_n_1 ;
  wire \reuse_reg200_fu_206_reg[10]_i_1_n_2 ;
  wire \reuse_reg200_fu_206_reg[10]_i_1_n_3 ;
  wire \reuse_reg200_fu_206_reg[14]_i_1_n_0 ;
  wire \reuse_reg200_fu_206_reg[14]_i_1_n_1 ;
  wire \reuse_reg200_fu_206_reg[14]_i_1_n_2 ;
  wire \reuse_reg200_fu_206_reg[14]_i_1_n_3 ;
  wire \reuse_reg200_fu_206_reg[18]_i_1_n_0 ;
  wire \reuse_reg200_fu_206_reg[18]_i_1_n_1 ;
  wire \reuse_reg200_fu_206_reg[18]_i_1_n_2 ;
  wire \reuse_reg200_fu_206_reg[18]_i_1_n_3 ;
  wire \reuse_reg200_fu_206_reg[22]_i_1_n_0 ;
  wire \reuse_reg200_fu_206_reg[22]_i_1_n_1 ;
  wire \reuse_reg200_fu_206_reg[22]_i_1_n_2 ;
  wire \reuse_reg200_fu_206_reg[22]_i_1_n_3 ;
  wire \reuse_reg200_fu_206_reg[26]_i_1_n_0 ;
  wire \reuse_reg200_fu_206_reg[26]_i_1_n_1 ;
  wire \reuse_reg200_fu_206_reg[26]_i_1_n_2 ;
  wire \reuse_reg200_fu_206_reg[26]_i_1_n_3 ;
  wire \reuse_reg200_fu_206_reg[2]_i_1_n_0 ;
  wire \reuse_reg200_fu_206_reg[2]_i_1_n_1 ;
  wire \reuse_reg200_fu_206_reg[2]_i_1_n_2 ;
  wire \reuse_reg200_fu_206_reg[2]_i_1_n_3 ;
  wire \reuse_reg200_fu_206_reg[30]_i_1_n_0 ;
  wire \reuse_reg200_fu_206_reg[30]_i_1_n_1 ;
  wire \reuse_reg200_fu_206_reg[30]_i_1_n_2 ;
  wire \reuse_reg200_fu_206_reg[30]_i_1_n_3 ;
  wire [31:0]\reuse_reg200_fu_206_reg[31] ;
  wire \reuse_reg200_fu_206_reg[6]_i_1_n_0 ;
  wire \reuse_reg200_fu_206_reg[6]_i_1_n_1 ;
  wire \reuse_reg200_fu_206_reg[6]_i_1_n_2 ;
  wire \reuse_reg200_fu_206_reg[6]_i_1_n_3 ;
  wire [15:14]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [0:0]\NLW_reuse_reg200_fu_206_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_reuse_reg200_fu_206_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_reuse_reg200_fu_206_reg[31]_i_2_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "dwbuf_V_U/conv_combined_wbuf_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "24" *) 
  (* ram_ext_slice_begin = "18" *) 
  (* ram_ext_slice_end = "31" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b1,1'b1,1'b1,1'b1,dwbuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,dwbuf_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(dwbuf_V_d0[15:0]),
        .DIBDI({1'b1,1'b1,dwbuf_V_d0[31:18]}),
        .DIPADIP(dwbuf_V_d0[17:16]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(I_WDATA[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:14],I_WDATA[31:18]}),
        .DOPADOP(I_WDATA[17:16]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(dwbuf_V_ce0),
        .ENBWREN(dwbuf_V_ce0),
        .REGCEAREGCE(reg_7080),
        .REGCEB(reg_7080),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEA,WEA}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10
       (.I0(D[13]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[13]),
        .O(dwbuf_V_d0[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11__0
       (.I0(D[12]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[12]),
        .O(dwbuf_V_d0[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_12
       (.I0(D[11]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[11]),
        .O(dwbuf_V_d0[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_13
       (.I0(D[10]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[10]),
        .O(dwbuf_V_d0[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_14
       (.I0(D[9]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[9]),
        .O(dwbuf_V_d0[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_15
       (.I0(D[8]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[8]),
        .O(dwbuf_V_d0[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_16
       (.I0(D[7]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[7]),
        .O(dwbuf_V_d0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_17
       (.I0(D[6]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[6]),
        .O(dwbuf_V_d0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_18
       (.I0(D[5]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[5]),
        .O(dwbuf_V_d0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_19
       (.I0(D[4]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[4]),
        .O(dwbuf_V_d0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_20
       (.I0(D[3]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[3]),
        .O(dwbuf_V_d0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_21
       (.I0(D[2]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[2]),
        .O(dwbuf_V_d0[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_22
       (.I0(D[1]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[1]),
        .O(dwbuf_V_d0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_23
       (.I0(D[0]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[0]),
        .O(dwbuf_V_d0[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_24
       (.I0(D[31]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[31]),
        .O(dwbuf_V_d0[31]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_25
       (.I0(D[30]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[30]),
        .O(dwbuf_V_d0[30]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_26
       (.I0(D[29]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[29]),
        .O(dwbuf_V_d0[29]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_27
       (.I0(D[28]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[28]),
        .O(dwbuf_V_d0[28]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_28
       (.I0(D[27]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[27]),
        .O(dwbuf_V_d0[27]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_29
       (.I0(D[26]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[26]),
        .O(dwbuf_V_d0[26]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_30
       (.I0(D[25]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[25]),
        .O(dwbuf_V_d0[25]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_31
       (.I0(D[24]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[24]),
        .O(dwbuf_V_d0[24]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_32
       (.I0(D[23]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[23]),
        .O(dwbuf_V_d0[23]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_33
       (.I0(D[22]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[22]),
        .O(dwbuf_V_d0[22]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_34
       (.I0(D[21]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[21]),
        .O(dwbuf_V_d0[21]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_35
       (.I0(D[20]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[20]),
        .O(dwbuf_V_d0[20]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_36
       (.I0(D[19]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[19]),
        .O(dwbuf_V_d0[19]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_37
       (.I0(D[18]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[18]),
        .O(dwbuf_V_d0[18]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_38
       (.I0(D[17]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[17]),
        .O(dwbuf_V_d0[17]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_39
       (.I0(D[16]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[16]),
        .O(dwbuf_V_d0[16]));
  MUXF7 ram_reg_i_3__0
       (.I0(ram_reg_i_47_n_0),
        .I1(ram_reg_i_48_n_0),
        .O(dwbuf_V_address0[4]),
        .S(ram_reg_i_46_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_44
       (.I0(ram_reg_1[0]),
        .I1(ap_enable_reg_pp2_iter3),
        .O(\ap_CS_fsm_reg[36] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_46
       (.I0(ram_reg_1[2]),
        .I1(ap_enable_reg_pp3_iter0),
        .O(ram_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_47
       (.I0(ram_reg_2[4]),
        .I1(ram_reg_i_55_n_0),
        .I2(ram_reg_3[4]),
        .I3(ram_reg_1[0]),
        .I4(ap_enable_reg_pp2_iter3),
        .I5(ram_reg_4[4]),
        .O(ram_reg_i_47_n_0));
  LUT5 #(
    .INIT(32'h96996696)) 
    ram_reg_i_48
       (.I0(ram_reg_0[4]),
        .I1(l_2_reg_588_reg[4]),
        .I2(l_2_reg_588_reg[3]),
        .I3(ram_reg_i_49_n_0),
        .I4(ram_reg_0[3]),
        .O(ram_reg_i_48_n_0));
  LUT6 #(
    .INIT(64'h01151515577F7F7F)) 
    ram_reg_i_49
       (.I0(ram_reg_0[2]),
        .I1(ram_reg_0[1]),
        .I2(l_2_reg_588_reg[1]),
        .I3(ram_reg_0[0]),
        .I4(l_2_reg_588_reg[0]),
        .I5(l_2_reg_588_reg[2]),
        .O(ram_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'h69FFFFFF69000000)) 
    ram_reg_i_4__0
       (.I0(ram_reg_i_49_n_0),
        .I1(ram_reg_0[3]),
        .I2(l_2_reg_588_reg[3]),
        .I3(ram_reg_1[2]),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ram_reg_i_50_n_0),
        .O(dwbuf_V_address0[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_50
       (.I0(ram_reg_2[3]),
        .I1(ram_reg_i_55_n_0),
        .I2(ram_reg_3[3]),
        .I3(ram_reg_1[0]),
        .I4(ap_enable_reg_pp2_iter3),
        .I5(ram_reg_4[3]),
        .O(ram_reg_i_50_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_51
       (.I0(ram_reg_2[2]),
        .I1(ram_reg_i_55_n_0),
        .I2(ram_reg_3[2]),
        .I3(ram_reg_1[0]),
        .I4(ap_enable_reg_pp2_iter3),
        .I5(ram_reg_4[2]),
        .O(ram_reg_i_51_n_0));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    ram_reg_i_52
       (.I0(ram_reg_0[1]),
        .I1(l_2_reg_588_reg[1]),
        .I2(ram_reg_0[0]),
        .I3(l_2_reg_588_reg[0]),
        .I4(ram_reg_0[2]),
        .I5(l_2_reg_588_reg[2]),
        .O(ram_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_53
       (.I0(ram_reg_2[1]),
        .I1(ram_reg_i_55_n_0),
        .I2(ram_reg_3[1]),
        .I3(ram_reg_1[0]),
        .I4(ap_enable_reg_pp2_iter3),
        .I5(ram_reg_4[1]),
        .O(ram_reg_i_53_n_0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    ram_reg_i_54
       (.I0(ram_reg_2[0]),
        .I1(ram_reg_i_55_n_0),
        .I2(ram_reg_3[0]),
        .I3(ram_reg_1[0]),
        .I4(ap_enable_reg_pp2_iter3),
        .I5(ram_reg_4[0]),
        .O(ram_reg_i_54_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_55
       (.I0(ram_reg_5),
        .I1(ram_reg_1[1]),
        .O(ram_reg_i_55_n_0));
  MUXF7 ram_reg_i_5__0
       (.I0(ram_reg_i_51_n_0),
        .I1(ram_reg_i_52_n_0),
        .O(dwbuf_V_address0[2]),
        .S(ram_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'h8778FFFF87780000)) 
    ram_reg_i_6__0
       (.I0(ram_reg_0[0]),
        .I1(l_2_reg_588_reg[0]),
        .I2(l_2_reg_588_reg[1]),
        .I3(ram_reg_0[1]),
        .I4(ram_reg_i_46_n_0),
        .I5(ram_reg_i_53_n_0),
        .O(dwbuf_V_address0[1]));
  LUT5 #(
    .INIT(32'h6FFF6000)) 
    ram_reg_i_7__0
       (.I0(l_2_reg_588_reg[0]),
        .I1(ram_reg_0[0]),
        .I2(ram_reg_1[2]),
        .I3(ap_enable_reg_pp3_iter0),
        .I4(ram_reg_i_54_n_0),
        .O(dwbuf_V_address0[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(D[15]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[15]),
        .O(dwbuf_V_d0[15]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(D[14]),
        .I1(ram_reg_5),
        .I2(ram_reg_1[1]),
        .I3(ram_reg_6[14]),
        .O(dwbuf_V_d0[14]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[10]_i_2 
       (.I0(I_WDATA[10]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [10]),
        .I3(Q[11]),
        .O(\reuse_reg200_fu_206[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[10]_i_3 
       (.I0(I_WDATA[9]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [9]),
        .I3(Q[10]),
        .O(\reuse_reg200_fu_206[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[10]_i_4 
       (.I0(I_WDATA[8]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [8]),
        .I3(Q[9]),
        .O(\reuse_reg200_fu_206[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[10]_i_5 
       (.I0(I_WDATA[7]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [7]),
        .I3(Q[8]),
        .O(\reuse_reg200_fu_206[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[14]_i_2 
       (.I0(I_WDATA[14]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [14]),
        .I3(Q[15]),
        .O(\reuse_reg200_fu_206[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[14]_i_3 
       (.I0(I_WDATA[13]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [13]),
        .I3(Q[14]),
        .O(\reuse_reg200_fu_206[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[14]_i_4 
       (.I0(I_WDATA[12]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [12]),
        .I3(Q[13]),
        .O(\reuse_reg200_fu_206[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[14]_i_5 
       (.I0(I_WDATA[11]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [11]),
        .I3(Q[12]),
        .O(\reuse_reg200_fu_206[14]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[18]_i_2 
       (.I0(I_WDATA[18]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [18]),
        .I3(Q[19]),
        .O(\reuse_reg200_fu_206[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[18]_i_3 
       (.I0(I_WDATA[17]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [17]),
        .I3(Q[18]),
        .O(\reuse_reg200_fu_206[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[18]_i_4 
       (.I0(I_WDATA[16]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [16]),
        .I3(Q[17]),
        .O(\reuse_reg200_fu_206[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[18]_i_5 
       (.I0(I_WDATA[15]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [15]),
        .I3(Q[16]),
        .O(\reuse_reg200_fu_206[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[22]_i_2 
       (.I0(I_WDATA[22]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [22]),
        .I3(Q[23]),
        .O(\reuse_reg200_fu_206[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[22]_i_3 
       (.I0(I_WDATA[21]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [21]),
        .I3(Q[22]),
        .O(\reuse_reg200_fu_206[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[22]_i_4 
       (.I0(I_WDATA[20]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [20]),
        .I3(Q[21]),
        .O(\reuse_reg200_fu_206[22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[22]_i_5 
       (.I0(I_WDATA[19]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [19]),
        .I3(Q[20]),
        .O(\reuse_reg200_fu_206[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[26]_i_2 
       (.I0(I_WDATA[26]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [26]),
        .I3(Q[27]),
        .O(\reuse_reg200_fu_206[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[26]_i_3 
       (.I0(I_WDATA[25]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [25]),
        .I3(Q[26]),
        .O(\reuse_reg200_fu_206[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[26]_i_4 
       (.I0(I_WDATA[24]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [24]),
        .I3(Q[25]),
        .O(\reuse_reg200_fu_206[26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[26]_i_5 
       (.I0(I_WDATA[23]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [23]),
        .I3(Q[24]),
        .O(\reuse_reg200_fu_206[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[2]_i_2 
       (.I0(I_WDATA[2]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [2]),
        .I3(Q[3]),
        .O(\reuse_reg200_fu_206[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[2]_i_3 
       (.I0(I_WDATA[1]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [1]),
        .I3(Q[2]),
        .O(\reuse_reg200_fu_206[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[2]_i_4 
       (.I0(I_WDATA[0]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [0]),
        .I3(Q[1]),
        .O(\reuse_reg200_fu_206[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[30]_i_2 
       (.I0(I_WDATA[30]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [30]),
        .I3(Q[31]),
        .O(\reuse_reg200_fu_206[30]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[30]_i_3 
       (.I0(I_WDATA[29]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [29]),
        .I3(Q[30]),
        .O(\reuse_reg200_fu_206[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[30]_i_4 
       (.I0(I_WDATA[28]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [28]),
        .I3(Q[29]),
        .O(\reuse_reg200_fu_206[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[30]_i_5 
       (.I0(I_WDATA[27]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [27]),
        .I3(Q[28]),
        .O(\reuse_reg200_fu_206[30]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \reuse_reg200_fu_206[31]_i_3 
       (.I0(Q[32]),
        .I1(I_WDATA[31]),
        .I2(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I3(\reuse_reg200_fu_206_reg[31] [31]),
        .O(\reuse_reg200_fu_206[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[6]_i_2 
       (.I0(I_WDATA[6]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [6]),
        .I3(Q[7]),
        .O(\reuse_reg200_fu_206[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[6]_i_3 
       (.I0(I_WDATA[5]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [5]),
        .I3(Q[6]),
        .O(\reuse_reg200_fu_206[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[6]_i_4 
       (.I0(I_WDATA[4]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [4]),
        .I3(Q[5]),
        .O(\reuse_reg200_fu_206[6]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \reuse_reg200_fu_206[6]_i_5 
       (.I0(I_WDATA[3]),
        .I1(addr_cmp204_reg_2462_pp2_iter4_reg),
        .I2(\reuse_reg200_fu_206_reg[31] [3]),
        .I3(Q[4]),
        .O(\reuse_reg200_fu_206[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reuse_reg200_fu_206_reg[10]_i_1 
       (.CI(\reuse_reg200_fu_206_reg[6]_i_1_n_0 ),
        .CO({\reuse_reg200_fu_206_reg[10]_i_1_n_0 ,\reuse_reg200_fu_206_reg[10]_i_1_n_1 ,\reuse_reg200_fu_206_reg[10]_i_1_n_2 ,\reuse_reg200_fu_206_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(D[10:7]),
        .S({\reuse_reg200_fu_206[10]_i_2_n_0 ,\reuse_reg200_fu_206[10]_i_3_n_0 ,\reuse_reg200_fu_206[10]_i_4_n_0 ,\reuse_reg200_fu_206[10]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reuse_reg200_fu_206_reg[14]_i_1 
       (.CI(\reuse_reg200_fu_206_reg[10]_i_1_n_0 ),
        .CO({\reuse_reg200_fu_206_reg[14]_i_1_n_0 ,\reuse_reg200_fu_206_reg[14]_i_1_n_1 ,\reuse_reg200_fu_206_reg[14]_i_1_n_2 ,\reuse_reg200_fu_206_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(D[14:11]),
        .S({\reuse_reg200_fu_206[14]_i_2_n_0 ,\reuse_reg200_fu_206[14]_i_3_n_0 ,\reuse_reg200_fu_206[14]_i_4_n_0 ,\reuse_reg200_fu_206[14]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reuse_reg200_fu_206_reg[18]_i_1 
       (.CI(\reuse_reg200_fu_206_reg[14]_i_1_n_0 ),
        .CO({\reuse_reg200_fu_206_reg[18]_i_1_n_0 ,\reuse_reg200_fu_206_reg[18]_i_1_n_1 ,\reuse_reg200_fu_206_reg[18]_i_1_n_2 ,\reuse_reg200_fu_206_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(D[18:15]),
        .S({\reuse_reg200_fu_206[18]_i_2_n_0 ,\reuse_reg200_fu_206[18]_i_3_n_0 ,\reuse_reg200_fu_206[18]_i_4_n_0 ,\reuse_reg200_fu_206[18]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reuse_reg200_fu_206_reg[22]_i_1 
       (.CI(\reuse_reg200_fu_206_reg[18]_i_1_n_0 ),
        .CO({\reuse_reg200_fu_206_reg[22]_i_1_n_0 ,\reuse_reg200_fu_206_reg[22]_i_1_n_1 ,\reuse_reg200_fu_206_reg[22]_i_1_n_2 ,\reuse_reg200_fu_206_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(D[22:19]),
        .S({\reuse_reg200_fu_206[22]_i_2_n_0 ,\reuse_reg200_fu_206[22]_i_3_n_0 ,\reuse_reg200_fu_206[22]_i_4_n_0 ,\reuse_reg200_fu_206[22]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reuse_reg200_fu_206_reg[26]_i_1 
       (.CI(\reuse_reg200_fu_206_reg[22]_i_1_n_0 ),
        .CO({\reuse_reg200_fu_206_reg[26]_i_1_n_0 ,\reuse_reg200_fu_206_reg[26]_i_1_n_1 ,\reuse_reg200_fu_206_reg[26]_i_1_n_2 ,\reuse_reg200_fu_206_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(D[26:23]),
        .S({\reuse_reg200_fu_206[26]_i_2_n_0 ,\reuse_reg200_fu_206[26]_i_3_n_0 ,\reuse_reg200_fu_206[26]_i_4_n_0 ,\reuse_reg200_fu_206[26]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reuse_reg200_fu_206_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\reuse_reg200_fu_206_reg[2]_i_1_n_0 ,\reuse_reg200_fu_206_reg[2]_i_1_n_1 ,\reuse_reg200_fu_206_reg[2]_i_1_n_2 ,\reuse_reg200_fu_206_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({Q[3:1],1'b0}),
        .O({D[2:0],\NLW_reuse_reg200_fu_206_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\reuse_reg200_fu_206[2]_i_2_n_0 ,\reuse_reg200_fu_206[2]_i_3_n_0 ,\reuse_reg200_fu_206[2]_i_4_n_0 ,Q[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reuse_reg200_fu_206_reg[30]_i_1 
       (.CI(\reuse_reg200_fu_206_reg[26]_i_1_n_0 ),
        .CO({\reuse_reg200_fu_206_reg[30]_i_1_n_0 ,\reuse_reg200_fu_206_reg[30]_i_1_n_1 ,\reuse_reg200_fu_206_reg[30]_i_1_n_2 ,\reuse_reg200_fu_206_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[31:28]),
        .O(D[30:27]),
        .S({\reuse_reg200_fu_206[30]_i_2_n_0 ,\reuse_reg200_fu_206[30]_i_3_n_0 ,\reuse_reg200_fu_206[30]_i_4_n_0 ,\reuse_reg200_fu_206[30]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reuse_reg200_fu_206_reg[31]_i_2 
       (.CI(\reuse_reg200_fu_206_reg[30]_i_1_n_0 ),
        .CO(\NLW_reuse_reg200_fu_206_reg[31]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reuse_reg200_fu_206_reg[31]_i_2_O_UNCONNECTED [3:1],D[31]}),
        .S({1'b0,1'b0,1'b0,\reuse_reg200_fu_206[31]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reuse_reg200_fu_206_reg[6]_i_1 
       (.CI(\reuse_reg200_fu_206_reg[2]_i_1_n_0 ),
        .CO({\reuse_reg200_fu_206_reg[6]_i_1_n_0 ,\reuse_reg200_fu_206_reg[6]_i_1_n_1 ,\reuse_reg200_fu_206_reg[6]_i_1_n_2 ,\reuse_reg200_fu_206_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(D[6:3]),
        .S({\reuse_reg200_fu_206[6]_i_2_n_0 ,\reuse_reg200_fu_206[6]_i_3_n_0 ,\reuse_reg200_fu_206[6]_i_4_n_0 ,\reuse_reg200_fu_206[6]_i_5_n_0 }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
