// Seed: 414511679
module module_0 (
    output wand id_0,
    output wand id_1,
    output tri0 id_2,
    input  wire id_3,
    output wor  id_4
);
  wire id_6;
  module_2 modCall_1 ();
  assign modCall_1.type_2 = 0;
  assign module_1.type_4  = 0;
endmodule
module module_1 (
    input  wand id_0,
    output wor  id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    output wand id_4,
    input  tri0 id_5
);
  id_7(
      id_1, -1 == -1
  );
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_2,
      id_1
  );
endmodule
macromodule module_2;
  uwire id_1 = 1'd0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7[-1] = -1'b0;
  assign id_5 = id_4;
  module_2 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
