/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_vdma_v6_3_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_vdma_v6_3_5 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_vdma_v6_3_5
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axi_vdma_v6_3_5 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_vdma_v6_3_5/.cxl.verilog.axi_vdma_v6_3_5.axi_vdma_v6_3_5.lin64.cmf
