
MB-synthetiseur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000140ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d8c  08014280  08014280  00024280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801500c  0801500c  000305c8  2**0
                  CONTENTS
  4 .ARM          00000008  0801500c  0801500c  0002500c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015014  08015014  000305c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015014  08015014  00025014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015018  08015018  00025018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000005c8  20000000  0801501c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008838  200005c8  080155e4  000305c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20008e00  080155e4  00038e00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000305c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00041e2f  00000000  00000000  000305f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007b83  00000000  00000000  00072427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000025e8  00000000  00000000  00079fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002af85  00000000  00000000  0007c598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000300a6  00000000  00000000  000a751d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000f0a27  00000000  00000000  000d75c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  001c7fea  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 000022e0  00000000  00000000  001c8040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000aca8  00000000  00000000  001ca320  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200005c8 	.word	0x200005c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014264 	.word	0x08014264

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200005cc 	.word	0x200005cc
 80001cc:	08014264 	.word	0x08014264

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
 8000ef4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ef6:	4b29      	ldr	r3, [pc, #164]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000ef8:	4a29      	ldr	r2, [pc, #164]	; (8000fa0 <MX_ADC1_Init+0xc0>)
 8000efa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000efc:	4b27      	ldr	r3, [pc, #156]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f02:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f08:	4b24      	ldr	r3, [pc, #144]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f0e:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f14:	4b21      	ldr	r3, [pc, #132]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f16:	2204      	movs	r2, #4
 8000f18:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f1a:	4b20      	ldr	r3, [pc, #128]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f20:	4b1e      	ldr	r3, [pc, #120]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f26:	4b1d      	ldr	r3, [pc, #116]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f2c:	4b1b      	ldr	r3, [pc, #108]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f34:	4b19      	ldr	r3, [pc, #100]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f3a:	4b18      	ldr	r3, [pc, #96]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f40:	4b16      	ldr	r3, [pc, #88]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f4e:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f56:	4811      	ldr	r0, [pc, #68]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f58:	f007 fe92 	bl	8008c80 <HAL_ADC_Init>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000f62:	f001 f9dd 	bl	8002320 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000f66:	4b0f      	ldr	r3, [pc, #60]	; (8000fa4 <MX_ADC1_Init+0xc4>)
 8000f68:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f6a:	2306      	movs	r3, #6
 8000f6c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f72:	237f      	movs	r3, #127	; 0x7f
 8000f74:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f76:	2304      	movs	r3, #4
 8000f78:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7e:	463b      	mov	r3, r7
 8000f80:	4619      	mov	r1, r3
 8000f82:	4806      	ldr	r0, [pc, #24]	; (8000f9c <MX_ADC1_Init+0xbc>)
 8000f84:	f007 ffc4 	bl	8008f10 <HAL_ADC_ConfigChannel>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f8e:	f001 f9c7 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f92:	bf00      	nop
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	200088d8 	.word	0x200088d8
 8000fa0:	50040000 	.word	0x50040000
 8000fa4:	19200040 	.word	0x19200040

08000fa8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	; 0x28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a15      	ldr	r2, [pc, #84]	; (800101c <HAL_ADC_MspInit+0x74>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d124      	bne.n	8001014 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000fca:	4b15      	ldr	r3, [pc, #84]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fce:	4a14      	ldr	r2, [pc, #80]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd6:	4b12      	ldr	r3, [pc, #72]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fde:	613b      	str	r3, [r7, #16]
 8000fe0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe2:	4b0f      	ldr	r3, [pc, #60]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe6:	4a0e      	ldr	r2, [pc, #56]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fee:	4b0c      	ldr	r3, [pc, #48]	; (8001020 <HAL_ADC_MspInit+0x78>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN6
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000ffa:	2372      	movs	r3, #114	; 0x72
 8000ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ffe:	230b      	movs	r3, #11
 8001000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	4619      	mov	r1, r3
 800100c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001010:	f009 fd0e 	bl	800aa30 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001014:	bf00      	nop
 8001016:	3728      	adds	r7, #40	; 0x28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	50040000 	.word	0x50040000
 8001020:	40021000 	.word	0x40021000

08001024 <initSensor>:

CO_ReturnError_t err;
uint16_t timer1msPrevious;
CO_NMT_reset_cmd_t reset_co = CO_RESET_NOT;

uint8_t initSensor(){
 8001024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001026:	b095      	sub	sp, #84	; 0x54
 8001028:	af12      	add	r7, sp, #72	; 0x48
	uint8_t status = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	71fb      	strb	r3, [r7, #7]
	status = PCM9600begin(&module_PCM9600_t, hi2c1);
 800102e:	4e34      	ldr	r6, [pc, #208]	; (8001100 <initSensor+0xdc>)
 8001030:	466d      	mov	r5, sp
 8001032:	f106 040c 	add.w	r4, r6, #12
 8001036:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001038:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800103a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800103c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800103e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001040:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001042:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001046:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800104a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800104e:	482d      	ldr	r0, [pc, #180]	; (8001104 <initSensor+0xe0>)
 8001050:	f007 f902 	bl	8008258 <PCM9600begin>
 8001054:	4603      	mov	r3, r0
 8001056:	71fb      	strb	r3, [r7, #7]

	status = AS7341init(hi2c1, 0x80);
 8001058:	4e29      	ldr	r6, [pc, #164]	; (8001100 <initSensor+0xdc>)
 800105a:	2380      	movs	r3, #128	; 0x80
 800105c:	930f      	str	r3, [sp, #60]	; 0x3c
 800105e:	466d      	mov	r5, sp
 8001060:	f106 0410 	add.w	r4, r6, #16
 8001064:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001066:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001068:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800106a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800106c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800106e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001070:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001074:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001078:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800107c:	f001 fdf0 	bl	8002c60 <AS7341init>
 8001080:	4603      	mov	r3, r0
 8001082:	71fb      	strb	r3, [r7, #7]
	/*  Tint = (ATIME + 1) × (ASTEP + 1) × 2.78µs
	 *  Tint = 50ms
	 * */
	status = setASTEP(999);
 8001084:	f240 30e7 	movw	r0, #999	; 0x3e7
 8001088:	f001 fe6a 	bl	8002d60 <setASTEP>
 800108c:	4603      	mov	r3, r0
 800108e:	71fb      	strb	r3, [r7, #7]
	status = setATIME(100);
 8001090:	2064      	movs	r0, #100	; 0x64
 8001092:	f001 fe97 	bl	8002dc4 <setATIME>
 8001096:	4603      	mov	r3, r0
 8001098:	71fb      	strb	r3, [r7, #7]
	status = setGain(AS7341_GAIN_256X);
 800109a:	2009      	movs	r0, #9
 800109c:	f001 feb6 	bl	8002e0c <setGain>
 80010a0:	4603      	mov	r3, r0
 80010a2:	71fb      	strb	r3, [r7, #7]

	status = PCA9685begin(&module_PCA9685_t,hi2c1,3);
 80010a4:	4e16      	ldr	r6, [pc, #88]	; (8001100 <initSensor+0xdc>)
 80010a6:	2303      	movs	r3, #3
 80010a8:	9310      	str	r3, [sp, #64]	; 0x40
 80010aa:	466d      	mov	r5, sp
 80010ac:	f106 040c 	add.w	r4, r6, #12
 80010b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010bc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010c0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80010c4:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80010c8:	480f      	ldr	r0, [pc, #60]	; (8001108 <initSensor+0xe4>)
 80010ca:	f007 f94a 	bl	8008362 <PCA9685begin>
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
	pca9685_init(&module_PCA9685_t);
 80010d2:	480d      	ldr	r0, [pc, #52]	; (8001108 <initSensor+0xe4>)
 80010d4:	f007 f962 	bl	800839c <pca9685_init>
	pca9685_pwm(&module_PCA9685_t, 0, 0, 4095);//turn off pwm1
 80010d8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80010dc:	2200      	movs	r2, #0
 80010de:	2100      	movs	r1, #0
 80010e0:	4809      	ldr	r0, [pc, #36]	; (8001108 <initSensor+0xe4>)
 80010e2:	f007 f9d3 	bl	800848c <pca9685_pwm>
	pca9685_pwm(&module_PCA9685_t, 1, 0, 4095);//turn off pwm2
 80010e6:	f640 73ff 	movw	r3, #4095	; 0xfff
 80010ea:	2200      	movs	r2, #0
 80010ec:	2101      	movs	r1, #1
 80010ee:	4806      	ldr	r0, [pc, #24]	; (8001108 <initSensor+0xe4>)
 80010f0:	f007 f9cc 	bl	800848c <pca9685_pwm>

	return status;
 80010f4:	79fb      	ldrb	r3, [r7, #7]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010fe:	bf00      	nop
 8001100:	20008ae4 	.word	0x20008ae4
 8001104:	200089b0 	.word	0x200089b0
 8001108:	20008a04 	.word	0x20008a04

0800110c <spectro>:


void spectro(){
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
      //startReading(); /* reading in a loop */

      uint16_t buff[12];
      //do{
		  if(!readAllChannels(buff)){
 8001112:	463b      	mov	r3, r7
 8001114:	4618      	mov	r0, r3
 8001116:	f001 fe9d 	bl	8002e54 <readAllChannels>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d107      	bne.n	8001130 <spectro+0x24>
			  //cansend can0 602#4001640100000000
			  //!!!!weird number if scan is too fast
			  //CO_OD_RAM.readAnalogueInput16Bit[0] = getChannel(AS7341_CHANNEL_415nm_F1);//getChannel(AS7341_CHANNEL_415nm_F1); //added by me set the value of an object
			  //CO_OD_RAM.readAnalogueInput16Bit[1] = getChannel(AS7341_CHANNEL_445nm_F2);
			  //CO_OD_RAM.readAnalogueInput16Bit[2] = getChannel(AS7341_CHANNEL_480nm_F3);
			  CO_OD_RAM.pidRegister[CHANNEL_1] = getChannel(AS7341_CHANNEL_590nm_F6);
 8001120:	2005      	movs	r0, #5
 8001122:	f001 ffcd 	bl	80030c0 <getChannel>
 8001126:	4603      	mov	r3, r0
 8001128:	461a      	mov	r2, r3
 800112a:	4b03      	ldr	r3, [pc, #12]	; (8001138 <spectro+0x2c>)
 800112c:	f8a3 20f2 	strh.w	r2, [r3, #242]	; 0xf2
			  //CO_OD_RAM.readAnalogueInput16Bit[3] = getThermocoupleTemp(&module,0);
			  //scenario();
			  //startReading();
		  }
      //}while(1);
}
 8001130:	bf00      	nop
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	20000000 	.word	0x20000000

0800113c <temperature>:

void temperature(void){
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
	CO_OD_RAM.pidRegister[T] = getThermocoupleTemp(&module_PCM9600_t,0);
 8001140:	2100      	movs	r1, #0
 8001142:	4805      	ldr	r0, [pc, #20]	; (8001158 <temperature+0x1c>)
 8001144:	f007 f8a5 	bl	8008292 <getThermocoupleTemp>
 8001148:	4603      	mov	r3, r0
 800114a:	b29a      	uxth	r2, r3
 800114c:	4b03      	ldr	r3, [pc, #12]	; (800115c <temperature+0x20>)
 800114e:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	200089b0 	.word	0x200089b0
 800115c:	20000000 	.word	0x20000000

08001160 <programStart>:
	        	 //pca9685_pwm(0x80, 1, 0, 4095-(16*i));
	         }
  	  }
}
/*******************************************************************************/
void programStart(void){
 8001160:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001164:	b08e      	sub	sp, #56	; 0x38
 8001166:	af02      	add	r7, sp, #8
	  CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 8001168:	2300      	movs	r3, #0
 800116a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

	  /* Configure microcontroller. */
	  initSensor();
 800116e:	f7ff ff59 	bl	8001024 <initSensor>
	  //Define Variables we'll be connecting to

	  //Specify the links and initial tuning parameters
	  uint16_t Kp=10, Ki=2, Kd=2, offset_spectro=0;
 8001172:	230a      	movs	r3, #10
 8001174:	857b      	strh	r3, [r7, #42]	; 0x2a
 8001176:	2302      	movs	r3, #2
 8001178:	853b      	strh	r3, [r7, #40]	; 0x28
 800117a:	2302      	movs	r3, #2
 800117c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800117e:	2300      	movs	r3, #0
 8001180:	84bb      	strh	r3, [r7, #36]	; 0x24
	  double Input, Output, Setpoint;

	  CO_OD_RAM.pidRegister[0] = Kp;
 8001182:	4a5f      	ldr	r2, [pc, #380]	; (8001300 <programStart+0x1a0>)
 8001184:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001186:	f8a2 30f0 	strh.w	r3, [r2, #240]	; 0xf0

	  PID(&module_PID_t, &Input, &Output, &Setpoint, Kp,  Ki,  Kd,  P_ON_M,  DIRECT);
 800118a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff f9b9 	bl	8000504 <__aeabi_ui2d>
 8001192:	4604      	mov	r4, r0
 8001194:	460d      	mov	r5, r1
 8001196:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff f9b3 	bl	8000504 <__aeabi_ui2d>
 800119e:	4680      	mov	r8, r0
 80011a0:	4689      	mov	r9, r1
 80011a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff f9ad 	bl	8000504 <__aeabi_ui2d>
 80011aa:	4682      	mov	sl, r0
 80011ac:	468b      	mov	fp, r1
 80011ae:	463b      	mov	r3, r7
 80011b0:	f107 0208 	add.w	r2, r7, #8
 80011b4:	f107 0110 	add.w	r1, r7, #16
 80011b8:	2000      	movs	r0, #0
 80011ba:	9001      	str	r0, [sp, #4]
 80011bc:	2000      	movs	r0, #0
 80011be:	9000      	str	r0, [sp, #0]
 80011c0:	ec4b ab12 	vmov	d2, sl, fp
 80011c4:	ec49 8b11 	vmov	d1, r8, r9
 80011c8:	ec45 4b10 	vmov	d0, r4, r5
 80011cc:	484d      	ldr	r0, [pc, #308]	; (8001304 <programStart+0x1a4>)
 80011ce:	f007 f993 	bl	80084f8 <PID>
	  SetMode(&module_PID_t, AUTOMATIC);
 80011d2:	2101      	movs	r1, #1
 80011d4:	484b      	ldr	r0, [pc, #300]	; (8001304 <programStart+0x1a4>)
 80011d6:	f007 faf1 	bl	80087bc <SetMode>
	  Setpoint = 10000;
 80011da:	a347      	add	r3, pc, #284	; (adr r3, 80012f8 <programStart+0x198>)
 80011dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e0:	e9c7 2300 	strd	r2, r3, [r7]

	  spectro();
 80011e4:	f7ff ff92 	bl	800110c <spectro>
	  offset_spectro = getChannel(AS7341_CHANNEL_590nm_F6);
 80011e8:	2005      	movs	r0, #5
 80011ea:	f001 ff69 	bl	80030c0 <getChannel>
 80011ee:	4603      	mov	r3, r0
 80011f0:	84bb      	strh	r3, [r7, #36]	; 0x24
	  //PIDInit(&module_PID_t, Kp, Ki, Kd, 0.1, 0, 65535, AUTOMATIC, DIRECT);
	  //module_PID_t.setpoint = 55000;

	  /* initialize EEPROM */
	  /* increase variable each startup. Variable is stored in EEPROM. */
	  OD_powerOnCounter++;
 80011f2:	4b45      	ldr	r3, [pc, #276]	; (8001308 <programStart+0x1a8>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	3301      	adds	r3, #1
 80011f8:	4a43      	ldr	r2, [pc, #268]	; (8001308 <programStart+0x1a8>)
 80011fa:	6053      	str	r3, [r2, #4]

	  while(reset != CO_RESET_APP){
 80011fc:	e06e      	b.n	80012dc <programStart+0x17c>
	  /* CANopen communication reset - initialize CANopen objects *******************/
	        CO_ReturnError_t err;
	        uint16_t timer1msPrevious;

	          /* disable CAN and CAN interrupts */
	  	    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);    //added by me
 80011fe:	2200      	movs	r2, #0
 8001200:	2101      	movs	r1, #1
 8001202:	2013      	movs	r0, #19
 8001204:	f009 fa26 	bl	800a654 <HAL_NVIC_SetPriority>
	  	    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);			 //added by me
 8001208:	2013      	movs	r0, #19
 800120a:	f009 fa4d 	bl	800a6a8 <HAL_NVIC_DisableIRQ>
	  	    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);	 //added by me
 800120e:	2200      	movs	r2, #0
 8001210:	2101      	movs	r1, #1
 8001212:	2014      	movs	r0, #20
 8001214:	f009 fa1e 	bl	800a654 <HAL_NVIC_SetPriority>
	  	    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);			 //added by me
 8001218:	2014      	movs	r0, #20
 800121a:	f009 fa45 	bl	800a6a8 <HAL_NVIC_DisableIRQ>
	          //}


	          /* Configure Timer interrupt function for execution every 1 millisecond */
	          /* Configure CAN transmit and receive interrupt */
	          err = CO_init((uint32_t)&hcan1, 2, 20);
 800121e:	4b3b      	ldr	r3, [pc, #236]	; (800130c <programStart+0x1ac>)
 8001220:	2214      	movs	r2, #20
 8001222:	2102      	movs	r1, #2
 8001224:	4618      	mov	r0, r3
 8001226:	f000 f929 	bl	800147c <CO_init>
 800122a:	4603      	mov	r3, r0
 800122c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	            	 //TODO behavior in a case of the stack error. Currently not defined.
	            	 //_Error_Handler(0, 0);
	             }

	          /* start CAN */
	          CO_CANsetNormalMode(CO->CANmodule[0]);
 8001230:	4b37      	ldr	r3, [pc, #220]	; (8001310 <programStart+0x1b0>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4618      	mov	r0, r3
 8001238:	f006 fbf8 	bl	8007a2c <CO_CANsetNormalMode>


	          reset_co = CO_RESET_NOT;
 800123c:	4b35      	ldr	r3, [pc, #212]	; (8001314 <programStart+0x1b4>)
 800123e:	2200      	movs	r2, #0
 8001240:	701a      	strb	r2, [r3, #0]
	          timer1msPrevious = CO_timer1ms;  //added by me
 8001242:	4b35      	ldr	r3, [pc, #212]	; (8001318 <programStart+0x1b8>)
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	85fb      	strh	r3, [r7, #46]	; 0x2e
	          //put the device in preoperational waiting for master to put in operational
	          //cansend can0 000#010(0)
	          //CO->NMT->operatingState = CO_NMT_OPERATIONAL;//added by me
	          //CO_OD_ROM.producerHeartbeatTime = 0x50;//added by me

	          while(reset_co == CO_RESET_NOT){
 8001248:	e044      	b.n	80012d4 <programStart+0x174>
	                  	  /* loop for normal program execution ******************************************/
	        	  	  	  	INCREMENT_1MS(CO_timer1ms);
 800124a:	4b33      	ldr	r3, [pc, #204]	; (8001318 <programStart+0x1b8>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	b29b      	uxth	r3, r3
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b30      	ldr	r3, [pc, #192]	; (8001318 <programStart+0x1b8>)
 8001256:	801a      	strh	r2, [r3, #0]
	                        uint16_t timer1msCopy, timer1msDiff;

	                        timer1msCopy = CO_timer1ms;
 8001258:	4b2f      	ldr	r3, [pc, #188]	; (8001318 <programStart+0x1b8>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	843b      	strh	r3, [r7, #32]
	                        timer1msDiff = timer1msCopy - timer1msPrevious;
 800125e:	8c3a      	ldrh	r2, [r7, #32]
 8001260:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	83fb      	strh	r3, [r7, #30]
	                        timer1msPrevious = timer1msCopy;
 8001266:	8c3b      	ldrh	r3, [r7, #32]
 8001268:	85fb      	strh	r3, [r7, #46]	; 0x2e

	                        /* CANopen process */

	                        reset_co = CO_process(CO, timer1msDiff, NULL);
 800126a:	4b29      	ldr	r3, [pc, #164]	; (8001310 <programStart+0x1b0>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	8bf9      	ldrh	r1, [r7, #30]
 8001270:	2200      	movs	r2, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f000 fd60 	bl	8001d38 <CO_process>
 8001278:	4603      	mov	r3, r0
 800127a:	461a      	mov	r2, r3
 800127c:	4b25      	ldr	r3, [pc, #148]	; (8001314 <programStart+0x1b4>)
 800127e:	701a      	strb	r2, [r3, #0]

	                        /* Nonblocking application code may go here. */
	                        if(CO->CANmodule[0]->CANnormal)
 8001280:	4b23      	ldr	r3, [pc, #140]	; (8001310 <programStart+0x1b0>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	7c9b      	ldrb	r3, [r3, #18]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d022      	beq.n	80012d4 <programStart+0x174>
	                             bool_t syncWas;

	                             /* Process Sync and read inputs */


	                             syncWas = CO_process_SYNC_RPDO(CO, 1000);
 800128e:	4b20      	ldr	r3, [pc, #128]	; (8001310 <programStart+0x1b0>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001296:	4618      	mov	r0, r3
 8001298:	f000 fdd2 	bl	8001e40 <CO_process_SYNC_RPDO>
 800129c:	4603      	mov	r3, r0
 800129e:	777b      	strb	r3, [r7, #29]
	                            	 pca9685_pwm(&module_PCA9685_t, CH1, 0, Output);
	                             }
	                              */
	                             /* 0x2500 */
	                             //if(CO_OD_RAM.pidRegister[ST]){
	                            	 pca9685_pwm(&module_PCA9685_t, CH1, 0, CO_OD_RAM.pidRegister[PWM]);
 80012a0:	4b17      	ldr	r3, [pc, #92]	; (8001300 <programStart+0x1a0>)
 80012a2:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	; 0xf6
 80012a6:	2200      	movs	r2, #0
 80012a8:	2100      	movs	r1, #0
 80012aa:	481c      	ldr	r0, [pc, #112]	; (800131c <programStart+0x1bc>)
 80012ac:	f007 f8ee 	bl	800848c <pca9685_pwm>
	                             //}
	                             spectro();
 80012b0:	f7ff ff2c 	bl	800110c <spectro>
	                             temperature();
 80012b4:	f7ff ff42 	bl	800113c <temperature>

	                             //can be read with cansend can0 60(2)#40 20 21 00 00 00 00 00
	                             //cansend can0 602#3F006201AF000000
	                             //cansend can0 602#4000620100000000

	                             CO_process_TPDO(CO, syncWas, 1000);
 80012b8:	4b15      	ldr	r3, [pc, #84]	; (8001310 <programStart+0x1b0>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	7f79      	ldrb	r1, [r7, #29]
 80012be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 fdfa 	bl	8001ebc <CO_process_TPDO>

	                             CO_CANpolling_Tx(CO->CANmodule[0]);
 80012c8:	4b11      	ldr	r3, [pc, #68]	; (8001310 <programStart+0x1b0>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f006 ff3a 	bl	8008148 <CO_CANpolling_Tx>
	          while(reset_co == CO_RESET_NOT){
 80012d4:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <programStart+0x1b4>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d0b6      	beq.n	800124a <programStart+0xea>
	  while(reset != CO_RESET_APP){
 80012dc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d18c      	bne.n	80011fe <programStart+0x9e>
	            	  /* program exit ***************************************************************/
	                /* stop threads */


	                /* delete objects from memory */
	                CO_delete((uint32_t)&hcan1/* CAN module address */);
 80012e4:	4b09      	ldr	r3, [pc, #36]	; (800130c <programStart+0x1ac>)
 80012e6:	4618      	mov	r0, r3
 80012e8:	f000 fc8a 	bl	8001c00 <CO_delete>


	                /* reset */
	                //return 0;
}
 80012ec:	bf00      	nop
 80012ee:	3730      	adds	r7, #48	; 0x30
 80012f0:	46bd      	mov	sp, r7
 80012f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80012f6:	bf00      	nop
 80012f8:	00000000 	.word	0x00000000
 80012fc:	40c38800 	.word	0x40c38800
 8001300:	20000000 	.word	0x20000000
 8001304:	20008940 	.word	0x20008940
 8001308:	20000140 	.word	0x20000140
 800130c:	20008ab0 	.word	0x20008ab0
 8001310:	20000628 	.word	0x20000628
 8001314:	200005e6 	.word	0x200005e6
 8001318:	200005e4 	.word	0x200005e4
 800131c:	20008a04 	.word	0x20008a04

08001320 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001324:	4b17      	ldr	r3, [pc, #92]	; (8001384 <MX_CAN1_Init+0x64>)
 8001326:	4a18      	ldr	r2, [pc, #96]	; (8001388 <MX_CAN1_Init+0x68>)
 8001328:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 800132a:	4b16      	ldr	r3, [pc, #88]	; (8001384 <MX_CAN1_Init+0x64>)
 800132c:	2201      	movs	r2, #1
 800132e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001330:	4b14      	ldr	r3, [pc, #80]	; (8001384 <MX_CAN1_Init+0x64>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001336:	4b13      	ldr	r3, [pc, #76]	; (8001384 <MX_CAN1_Init+0x64>)
 8001338:	2200      	movs	r2, #0
 800133a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800133c:	4b11      	ldr	r3, [pc, #68]	; (8001384 <MX_CAN1_Init+0x64>)
 800133e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001342:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001344:	4b0f      	ldr	r3, [pc, #60]	; (8001384 <MX_CAN1_Init+0x64>)
 8001346:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800134a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800134c:	4b0d      	ldr	r3, [pc, #52]	; (8001384 <MX_CAN1_Init+0x64>)
 800134e:	2200      	movs	r2, #0
 8001350:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001352:	4b0c      	ldr	r3, [pc, #48]	; (8001384 <MX_CAN1_Init+0x64>)
 8001354:	2200      	movs	r2, #0
 8001356:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001358:	4b0a      	ldr	r3, [pc, #40]	; (8001384 <MX_CAN1_Init+0x64>)
 800135a:	2200      	movs	r2, #0
 800135c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800135e:	4b09      	ldr	r3, [pc, #36]	; (8001384 <MX_CAN1_Init+0x64>)
 8001360:	2200      	movs	r2, #0
 8001362:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001364:	4b07      	ldr	r3, [pc, #28]	; (8001384 <MX_CAN1_Init+0x64>)
 8001366:	2200      	movs	r2, #0
 8001368:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800136a:	4b06      	ldr	r3, [pc, #24]	; (8001384 <MX_CAN1_Init+0x64>)
 800136c:	2200      	movs	r2, #0
 800136e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001370:	4804      	ldr	r0, [pc, #16]	; (8001384 <MX_CAN1_Init+0x64>)
 8001372:	f008 f9ad 	bl	80096d0 <HAL_CAN_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800137c:	f000 ffd0 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}
 8001384:	20008ab0 	.word	0x20008ab0
 8001388:	40006400 	.word	0x40006400

0800138c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08a      	sub	sp, #40	; 0x28
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a20      	ldr	r2, [pc, #128]	; (800142c <HAL_CAN_MspInit+0xa0>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d139      	bne.n	8001422 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80013ae:	4b20      	ldr	r3, [pc, #128]	; (8001430 <HAL_CAN_MspInit+0xa4>)
 80013b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b2:	4a1f      	ldr	r2, [pc, #124]	; (8001430 <HAL_CAN_MspInit+0xa4>)
 80013b4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013b8:	6593      	str	r3, [r2, #88]	; 0x58
 80013ba:	4b1d      	ldr	r3, [pc, #116]	; (8001430 <HAL_CAN_MspInit+0xa4>)
 80013bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c6:	4b1a      	ldr	r3, [pc, #104]	; (8001430 <HAL_CAN_MspInit+0xa4>)
 80013c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ca:	4a19      	ldr	r2, [pc, #100]	; (8001430 <HAL_CAN_MspInit+0xa4>)
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013d2:	4b17      	ldr	r3, [pc, #92]	; (8001430 <HAL_CAN_MspInit+0xa4>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80013de:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80013e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e4:	2302      	movs	r3, #2
 80013e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ec:	2303      	movs	r3, #3
 80013ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80013f0:	2309      	movs	r3, #9
 80013f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	4619      	mov	r1, r3
 80013fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013fe:	f009 fb17 	bl	800aa30 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001402:	2200      	movs	r2, #0
 8001404:	2105      	movs	r1, #5
 8001406:	2013      	movs	r0, #19
 8001408:	f009 f924 	bl	800a654 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800140c:	2013      	movs	r0, #19
 800140e:	f009 f93d 	bl	800a68c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	2105      	movs	r1, #5
 8001416:	2014      	movs	r0, #20
 8001418:	f009 f91c 	bl	800a654 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800141c:	2014      	movs	r0, #20
 800141e:	f009 f935 	bl	800a68c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001422:	bf00      	nop
 8001424:	3728      	adds	r7, #40	; 0x28
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40006400 	.word	0x40006400
 8001430:	40021000 	.word	0x40021000

08001434 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN1)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a0c      	ldr	r2, [pc, #48]	; (8001474 <HAL_CAN_MspDeInit+0x40>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d111      	bne.n	800146a <HAL_CAN_MspDeInit+0x36>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8001446:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <HAL_CAN_MspDeInit+0x44>)
 8001448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144a:	4a0b      	ldr	r2, [pc, #44]	; (8001478 <HAL_CAN_MspDeInit+0x44>)
 800144c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8001450:	6593      	str	r3, [r2, #88]	; 0x58

    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 8001452:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001456:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800145a:	f009 fc53 	bl	800ad04 <HAL_GPIO_DeInit>

    /* CAN1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 800145e:	2013      	movs	r0, #19
 8001460:	f009 f922 	bl	800a6a8 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8001464:	2014      	movs	r0, #20
 8001466:	f009 f91f 	bl	800a6a8 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }
}
 800146a:	bf00      	nop
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40006400 	.word	0x40006400
 8001478:	40021000 	.word	0x40021000

0800147c <CO_init>:
/******************************************************************************/
CO_ReturnError_t CO_init(
        int32_t                 CANbaseAddress,
        uint8_t                 nodeId,
        uint16_t                bitRate)
{
 800147c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800147e:	b097      	sub	sp, #92	; 0x5c
 8001480:	af0a      	add	r7, sp, #40	; 0x28
 8001482:	6178      	str	r0, [r7, #20]
 8001484:	460b      	mov	r3, r1
 8001486:	74fb      	strb	r3, [r7, #19]
 8001488:	4613      	mov	r3, r2
 800148a:	823b      	strh	r3, [r7, #16]
        CO_traceValueBuffers[i]         = &COO_traceValueBuffers[i][0];
        CO_traceBufferSize[i]           = CO_TRACE_BUFFER_SIZE_FIXED;
    }
  #endif
#else
    if(CO == NULL){    /* Use malloc only once */
 800148c:	4ba4      	ldr	r3, [pc, #656]	; (8001720 <CO_init+0x2a4>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	f040 80a2 	bne.w	80015da <CO_init+0x15e>
        CO = &COO;
 8001496:	4ba2      	ldr	r3, [pc, #648]	; (8001720 <CO_init+0x2a4>)
 8001498:	4aa2      	ldr	r2, [pc, #648]	; (8001724 <CO_init+0x2a8>)
 800149a:	601a      	str	r2, [r3, #0]
        CO->CANmodule[0]                    = (CO_CANmodule_t *)    calloc(1, sizeof(CO_CANmodule_t));
 800149c:	4ba0      	ldr	r3, [pc, #640]	; (8001720 <CO_init+0x2a4>)
 800149e:	681c      	ldr	r4, [r3, #0]
 80014a0:	2120      	movs	r1, #32
 80014a2:	2001      	movs	r0, #1
 80014a4:	f010 f9ca 	bl	801183c <calloc>
 80014a8:	4603      	mov	r3, r0
 80014aa:	6023      	str	r3, [r4, #0]
        CO_CANmodule_rxArray0               = (CO_CANrx_t *)        calloc(CO_RXCAN_NO_MSGS, sizeof(CO_CANrx_t));
 80014ac:	210c      	movs	r1, #12
 80014ae:	200b      	movs	r0, #11
 80014b0:	f010 f9c4 	bl	801183c <calloc>
 80014b4:	4603      	mov	r3, r0
 80014b6:	461a      	mov	r2, r3
 80014b8:	4b9b      	ldr	r3, [pc, #620]	; (8001728 <CO_init+0x2ac>)
 80014ba:	601a      	str	r2, [r3, #0]
        CO_CANmodule_txArray0               = (CO_CANtx_t *)        calloc(CO_TXCAN_NO_MSGS, sizeof(CO_CANtx_t));
 80014bc:	2110      	movs	r1, #16
 80014be:	2008      	movs	r0, #8
 80014c0:	f010 f9bc 	bl	801183c <calloc>
 80014c4:	4603      	mov	r3, r0
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b98      	ldr	r3, [pc, #608]	; (800172c <CO_init+0x2b0>)
 80014ca:	601a      	str	r2, [r3, #0]
        for(i=0; i<CO_NO_SDO_SERVER; i++){
 80014cc:	2300      	movs	r3, #0
 80014ce:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80014d0:	e012      	b.n	80014f8 <CO_init+0x7c>
            CO->SDO[i]                      = (CO_SDO_t *)          calloc(1, sizeof(CO_SDO_t));
 80014d2:	4b93      	ldr	r3, [pc, #588]	; (8001720 <CO_init+0x2a4>)
 80014d4:	681c      	ldr	r4, [r3, #0]
 80014d6:	f9b7 502e 	ldrsh.w	r5, [r7, #46]	; 0x2e
 80014da:	217c      	movs	r1, #124	; 0x7c
 80014dc:	2001      	movs	r0, #1
 80014de:	f010 f9ad 	bl	801183c <calloc>
 80014e2:	4603      	mov	r3, r0
 80014e4:	461a      	mov	r2, r3
 80014e6:	00ab      	lsls	r3, r5, #2
 80014e8:	4423      	add	r3, r4
 80014ea:	605a      	str	r2, [r3, #4]
        for(i=0; i<CO_NO_SDO_SERVER; i++){
 80014ec:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	3301      	adds	r3, #1
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80014f8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	dde8      	ble.n	80014d2 <CO_init+0x56>
        }
        CO_SDO_ODExtensions                 = (CO_OD_extension_t*)  calloc(CO_OD_NoOfElements, sizeof(CO_OD_extension_t));
 8001500:	210c      	movs	r1, #12
 8001502:	2038      	movs	r0, #56	; 0x38
 8001504:	f010 f99a 	bl	801183c <calloc>
 8001508:	4603      	mov	r3, r0
 800150a:	461a      	mov	r2, r3
 800150c:	4b88      	ldr	r3, [pc, #544]	; (8001730 <CO_init+0x2b4>)
 800150e:	601a      	str	r2, [r3, #0]
        CO->em                              = (CO_EM_t *)           calloc(1, sizeof(CO_EM_t));
 8001510:	4b83      	ldr	r3, [pc, #524]	; (8001720 <CO_init+0x2a4>)
 8001512:	681c      	ldr	r4, [r3, #0]
 8001514:	216c      	movs	r1, #108	; 0x6c
 8001516:	2001      	movs	r0, #1
 8001518:	f010 f990 	bl	801183c <calloc>
 800151c:	4603      	mov	r3, r0
 800151e:	60a3      	str	r3, [r4, #8]
        CO->emPr                            = (CO_EMpr_t *)         calloc(1, sizeof(CO_EMpr_t));
 8001520:	4b7f      	ldr	r3, [pc, #508]	; (8001720 <CO_init+0x2a4>)
 8001522:	681c      	ldr	r4, [r3, #0]
 8001524:	2118      	movs	r1, #24
 8001526:	2001      	movs	r0, #1
 8001528:	f010 f988 	bl	801183c <calloc>
 800152c:	4603      	mov	r3, r0
 800152e:	60e3      	str	r3, [r4, #12]
        CO->NMT                             = (CO_NMT_t *)          calloc(1, sizeof(CO_NMT_t));
 8001530:	4b7b      	ldr	r3, [pc, #492]	; (8001720 <CO_init+0x2a4>)
 8001532:	681c      	ldr	r4, [r3, #0]
 8001534:	2120      	movs	r1, #32
 8001536:	2001      	movs	r0, #1
 8001538:	f010 f980 	bl	801183c <calloc>
 800153c:	4603      	mov	r3, r0
 800153e:	6123      	str	r3, [r4, #16]
        CO->SYNC                            = (CO_SYNC_t *)         calloc(1, sizeof(CO_SYNC_t));
 8001540:	4b77      	ldr	r3, [pc, #476]	; (8001720 <CO_init+0x2a4>)
 8001542:	681c      	ldr	r4, [r3, #0]
 8001544:	2138      	movs	r1, #56	; 0x38
 8001546:	2001      	movs	r0, #1
 8001548:	f010 f978 	bl	801183c <calloc>
 800154c:	4603      	mov	r3, r0
 800154e:	6163      	str	r3, [r4, #20]
        for(i=0; i<CO_NO_RPDO; i++){
 8001550:	2300      	movs	r3, #0
 8001552:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001554:	e012      	b.n	800157c <CO_init+0x100>
            CO->RPDO[i]                     = (CO_RPDO_t *)         calloc(1, sizeof(CO_RPDO_t));
 8001556:	4b72      	ldr	r3, [pc, #456]	; (8001720 <CO_init+0x2a4>)
 8001558:	681c      	ldr	r4, [r3, #0]
 800155a:	f9b7 502e 	ldrsh.w	r5, [r7, #46]	; 0x2e
 800155e:	215c      	movs	r1, #92	; 0x5c
 8001560:	2001      	movs	r0, #1
 8001562:	f010 f96b 	bl	801183c <calloc>
 8001566:	4603      	mov	r3, r0
 8001568:	461a      	mov	r2, r3
 800156a:	1dab      	adds	r3, r5, #6
 800156c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
        for(i=0; i<CO_NO_RPDO; i++){
 8001570:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001574:	b29b      	uxth	r3, r3
 8001576:	3301      	adds	r3, #1
 8001578:	b29b      	uxth	r3, r3
 800157a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800157c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001580:	2b03      	cmp	r3, #3
 8001582:	dde8      	ble.n	8001556 <CO_init+0xda>
        }
        for(i=0; i<CO_NO_TPDO; i++){
 8001584:	2300      	movs	r3, #0
 8001586:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001588:	e013      	b.n	80015b2 <CO_init+0x136>
            CO->TPDO[i]                     = (CO_TPDO_t *)         calloc(1, sizeof(CO_TPDO_t));
 800158a:	4b65      	ldr	r3, [pc, #404]	; (8001720 <CO_init+0x2a4>)
 800158c:	681c      	ldr	r4, [r3, #0]
 800158e:	f9b7 502e 	ldrsh.w	r5, [r7, #46]	; 0x2e
 8001592:	2154      	movs	r1, #84	; 0x54
 8001594:	2001      	movs	r0, #1
 8001596:	f010 f951 	bl	801183c <calloc>
 800159a:	4603      	mov	r3, r0
 800159c:	461a      	mov	r2, r3
 800159e:	f105 030a 	add.w	r3, r5, #10
 80015a2:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
        for(i=0; i<CO_NO_TPDO; i++){
 80015a6:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	3301      	adds	r3, #1
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80015b2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80015b6:	2b03      	cmp	r3, #3
 80015b8:	dde7      	ble.n	800158a <CO_init+0x10e>
        }
        CO->HBcons                          = (CO_HBconsumer_t *)   calloc(1, sizeof(CO_HBconsumer_t));
 80015ba:	4b59      	ldr	r3, [pc, #356]	; (8001720 <CO_init+0x2a4>)
 80015bc:	681c      	ldr	r4, [r3, #0]
 80015be:	2118      	movs	r1, #24
 80015c0:	2001      	movs	r0, #1
 80015c2:	f010 f93b 	bl	801183c <calloc>
 80015c6:	4603      	mov	r3, r0
 80015c8:	63a3      	str	r3, [r4, #56]	; 0x38
        CO_HBcons_monitoredNodes            = (CO_HBconsNode_t *)   calloc(CO_NO_HB_CONS, sizeof(CO_HBconsNode_t));
 80015ca:	2108      	movs	r1, #8
 80015cc:	2004      	movs	r0, #4
 80015ce:	f010 f935 	bl	801183c <calloc>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b57      	ldr	r3, [pc, #348]	; (8001734 <CO_init+0x2b8>)
 80015d8:	601a      	str	r2, [r3, #0]
            }
        }
      #endif
    }

    CO_memoryUsed = sizeof(CO_CANmodule_t)
 80015da:	4b57      	ldr	r3, [pc, #348]	; (8001738 <CO_init+0x2bc>)
 80015dc:	f640 0214 	movw	r2, #2068	; 0x814
 80015e0:	601a      	str	r2, [r3, #0]
    for(i=0; i<CO_NO_TRACE; i++) {
        CO_memoryUsed += CO_traceBufferSize[i] * 8;
    }
  #endif

    errCnt = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->CANmodule[0]                 == NULL) errCnt++;
 80015e6:	4b4e      	ldr	r3, [pc, #312]	; (8001720 <CO_init+0x2a4>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d102      	bne.n	80015f6 <CO_init+0x17a>
 80015f0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80015f2:	3301      	adds	r3, #1
 80015f4:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO_CANmodule_rxArray0            == NULL) errCnt++;
 80015f6:	4b4c      	ldr	r3, [pc, #304]	; (8001728 <CO_init+0x2ac>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d102      	bne.n	8001604 <CO_init+0x188>
 80015fe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001600:	3301      	adds	r3, #1
 8001602:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO_CANmodule_txArray0            == NULL) errCnt++;
 8001604:	4b49      	ldr	r3, [pc, #292]	; (800172c <CO_init+0x2b0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d102      	bne.n	8001612 <CO_init+0x196>
 800160c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800160e:	3301      	adds	r3, #1
 8001610:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001612:	2300      	movs	r3, #0
 8001614:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001616:	e011      	b.n	800163c <CO_init+0x1c0>
        if(CO->SDO[i]                   == NULL) errCnt++;
 8001618:	4b41      	ldr	r3, [pc, #260]	; (8001720 <CO_init+0x2a4>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d102      	bne.n	8001630 <CO_init+0x1b4>
 800162a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800162c:	3301      	adds	r3, #1
 800162e:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001630:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001634:	b29b      	uxth	r3, r3
 8001636:	3301      	adds	r3, #1
 8001638:	b29b      	uxth	r3, r3
 800163a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800163c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001640:	2b00      	cmp	r3, #0
 8001642:	dde9      	ble.n	8001618 <CO_init+0x19c>
    }
    if(CO_SDO_ODExtensions              == NULL) errCnt++;
 8001644:	4b3a      	ldr	r3, [pc, #232]	; (8001730 <CO_init+0x2b4>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d102      	bne.n	8001652 <CO_init+0x1d6>
 800164c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800164e:	3301      	adds	r3, #1
 8001650:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->em                           == NULL) errCnt++;
 8001652:	4b33      	ldr	r3, [pc, #204]	; (8001720 <CO_init+0x2a4>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d102      	bne.n	8001662 <CO_init+0x1e6>
 800165c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800165e:	3301      	adds	r3, #1
 8001660:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->emPr                         == NULL) errCnt++;
 8001662:	4b2f      	ldr	r3, [pc, #188]	; (8001720 <CO_init+0x2a4>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d102      	bne.n	8001672 <CO_init+0x1f6>
 800166c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800166e:	3301      	adds	r3, #1
 8001670:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->NMT                          == NULL) errCnt++;
 8001672:	4b2b      	ldr	r3, [pc, #172]	; (8001720 <CO_init+0x2a4>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d102      	bne.n	8001682 <CO_init+0x206>
 800167c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800167e:	3301      	adds	r3, #1
 8001680:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->SYNC                         == NULL) errCnt++;
 8001682:	4b27      	ldr	r3, [pc, #156]	; (8001720 <CO_init+0x2a4>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	695b      	ldr	r3, [r3, #20]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d102      	bne.n	8001692 <CO_init+0x216>
 800168c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800168e:	3301      	adds	r3, #1
 8001690:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_RPDO; i++){
 8001692:	2300      	movs	r3, #0
 8001694:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001696:	e011      	b.n	80016bc <CO_init+0x240>
        if(CO->RPDO[i]                  == NULL) errCnt++;
 8001698:	4b21      	ldr	r3, [pc, #132]	; (8001720 <CO_init+0x2a4>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80016a0:	3206      	adds	r2, #6
 80016a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d102      	bne.n	80016b0 <CO_init+0x234>
 80016aa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80016ac:	3301      	adds	r3, #1
 80016ae:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_RPDO; i++){
 80016b0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	3301      	adds	r3, #1
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80016bc:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80016c0:	2b03      	cmp	r3, #3
 80016c2:	dde9      	ble.n	8001698 <CO_init+0x21c>
    }
    for(i=0; i<CO_NO_TPDO; i++){
 80016c4:	2300      	movs	r3, #0
 80016c6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80016c8:	e011      	b.n	80016ee <CO_init+0x272>
        if(CO->TPDO[i]                  == NULL) errCnt++;
 80016ca:	4b15      	ldr	r3, [pc, #84]	; (8001720 <CO_init+0x2a4>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80016d2:	320a      	adds	r2, #10
 80016d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d102      	bne.n	80016e2 <CO_init+0x266>
 80016dc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80016de:	3301      	adds	r3, #1
 80016e0:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_TPDO; i++){
 80016e2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	3301      	adds	r3, #1
 80016ea:	b29b      	uxth	r3, r3
 80016ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80016ee:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80016f2:	2b03      	cmp	r3, #3
 80016f4:	dde9      	ble.n	80016ca <CO_init+0x24e>
    }
    if(CO->HBcons                       == NULL) errCnt++;
 80016f6:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <CO_init+0x2a4>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d102      	bne.n	8001706 <CO_init+0x28a>
 8001700:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001702:	3301      	adds	r3, #1
 8001704:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO_HBcons_monitoredNodes         == NULL) errCnt++;
 8001706:	4b0b      	ldr	r3, [pc, #44]	; (8001734 <CO_init+0x2b8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d102      	bne.n	8001714 <CO_init+0x298>
 800170e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001710:	3301      	adds	r3, #1
 8001712:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_TRACE; i++) {
        if(CO->trace[i]                 == NULL) errCnt++;
    }
  #endif

    if(errCnt != 0) return CO_ERROR_OUT_OF_MEMORY;
 8001714:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001716:	2b00      	cmp	r3, #0
 8001718:	d010      	beq.n	800173c <CO_init+0x2c0>
 800171a:	f06f 0301 	mvn.w	r3, #1
 800171e:	e262      	b.n	8001be6 <CO_init+0x76a>
 8001720:	20000628 	.word	0x20000628
 8001724:	200005ec 	.word	0x200005ec
 8001728:	2000062c 	.word	0x2000062c
 800172c:	20000630 	.word	0x20000630
 8001730:	20000634 	.word	0x20000634
 8001734:	20000638 	.word	0x20000638
 8001738:	200005e8 	.word	0x200005e8
#endif


    CO->CANmodule[0]->CANnormal = false;
 800173c:	4b9d      	ldr	r3, [pc, #628]	; (80019b4 <CO_init+0x538>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2200      	movs	r2, #0
 8001744:	749a      	strb	r2, [r3, #18]
    CO_CANsetConfigurationMode(CANbaseAddress);
 8001746:	6978      	ldr	r0, [r7, #20]
 8001748:	f006 f966 	bl	8007a18 <CO_CANsetConfigurationMode>

    /* Verify CANopen Node-ID */
    if(nodeId<1 || nodeId>127)
 800174c:	7cfb      	ldrb	r3, [r7, #19]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d003      	beq.n	800175a <CO_init+0x2de>
 8001752:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001756:	2b00      	cmp	r3, #0
 8001758:	da05      	bge.n	8001766 <CO_init+0x2ea>
    {
        CO_delete(CANbaseAddress);
 800175a:	6978      	ldr	r0, [r7, #20]
 800175c:	f000 fa50 	bl	8001c00 <CO_delete>
        return CO_ERROR_PARAMETERS;
 8001760:	f06f 030b 	mvn.w	r3, #11
 8001764:	e23f      	b.n	8001be6 <CO_init+0x76a>
    }


    err = CO_CANmodule_init(
            CO->CANmodule[0],
 8001766:	4b93      	ldr	r3, [pc, #588]	; (80019b4 <CO_init+0x538>)
 8001768:	681b      	ldr	r3, [r3, #0]
    err = CO_CANmodule_init(
 800176a:	6818      	ldr	r0, [r3, #0]
 800176c:	6979      	ldr	r1, [r7, #20]
 800176e:	4b92      	ldr	r3, [pc, #584]	; (80019b8 <CO_init+0x53c>)
 8001770:	681c      	ldr	r4, [r3, #0]
 8001772:	4b92      	ldr	r3, [pc, #584]	; (80019bc <CO_init+0x540>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	8a3a      	ldrh	r2, [r7, #16]
 8001778:	9202      	str	r2, [sp, #8]
 800177a:	2208      	movs	r2, #8
 800177c:	9201      	str	r2, [sp, #4]
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	230b      	movs	r3, #11
 8001782:	4622      	mov	r2, r4
 8001784:	f006 f98e 	bl	8007aa4 <CO_CANmodule_init>
 8001788:	4603      	mov	r3, r0
 800178a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_RXCAN_NO_MSGS,
            CO_CANmodule_txArray0,
            CO_TXCAN_NO_MSGS,
            bitRate);

    if(err){CO_delete(CANbaseAddress); return err;}
 800178e:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001792:	2b00      	cmp	r3, #0
 8001794:	d005      	beq.n	80017a2 <CO_init+0x326>
 8001796:	6978      	ldr	r0, [r7, #20]
 8001798:	f000 fa32 	bl	8001c00 <CO_delete>
 800179c:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80017a0:	e221      	b.n	8001be6 <CO_init+0x76a>

    for (i=0; i<CO_NO_SDO_SERVER; i++)
 80017a2:	2300      	movs	r3, #0
 80017a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80017a6:	e060      	b.n	800186a <CO_init+0x3ee>
    {
        uint32_t COB_IDClientToServer;
        uint32_t COB_IDServerToClient;
        if(i==0){
 80017a8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d108      	bne.n	80017c2 <CO_init+0x346>
            /*Default SDO server must be located at first index*/
            COB_IDClientToServer = CO_CAN_ID_RSDO + nodeId;
 80017b0:	7cfb      	ldrb	r3, [r7, #19]
 80017b2:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80017b6:	627b      	str	r3, [r7, #36]	; 0x24
            COB_IDServerToClient = CO_CAN_ID_TSDO + nodeId;
 80017b8:	7cfb      	ldrb	r3, [r7, #19]
 80017ba:	f503 63b0 	add.w	r3, r3, #1408	; 0x580
 80017be:	623b      	str	r3, [r7, #32]
 80017c0:	e015      	b.n	80017ee <CO_init+0x372>
        }else{
            COB_IDClientToServer = OD_SDOServerParameter[i].COB_IDClientToServer;
 80017c2:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80017c6:	497e      	ldr	r1, [pc, #504]	; (80019c0 <CO_init+0x544>)
 80017c8:	4613      	mov	r3, r2
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	4413      	add	r3, r2
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	440b      	add	r3, r1
 80017d2:	3364      	adds	r3, #100	; 0x64
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	627b      	str	r3, [r7, #36]	; 0x24
            COB_IDServerToClient = OD_SDOServerParameter[i].COB_IDServerToClient;
 80017d8:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80017dc:	4978      	ldr	r1, [pc, #480]	; (80019c0 <CO_init+0x544>)
 80017de:	4613      	mov	r3, r2
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	4413      	add	r3, r2
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	440b      	add	r3, r1
 80017e8:	3368      	adds	r3, #104	; 0x68
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	623b      	str	r3, [r7, #32]
        }

        err = CO_SDO_init(
                CO->SDO[i],
 80017ee:	4b71      	ldr	r3, [pc, #452]	; (80019b4 <CO_init+0x538>)
 80017f0:	681a      	ldr	r2, [r3, #0]
        err = CO_SDO_init(
 80017f2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	685e      	ldr	r6, [r3, #4]
 80017fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80017fe:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8001802:	fa1f fc83 	uxth.w	ip, r3
 8001806:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800180a:	2b00      	cmp	r3, #0
 800180c:	d003      	beq.n	8001816 <CO_init+0x39a>
                COB_IDClientToServer,
                COB_IDServerToClient,
                OD_H1200_SDO_SERVER_PARAM+i,
                i==0 ? 0 : CO->SDO[0],
 800180e:	4b69      	ldr	r3, [pc, #420]	; (80019b4 <CO_init+0x538>)
 8001810:	681b      	ldr	r3, [r3, #0]
        err = CO_SDO_init(
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	e000      	b.n	8001818 <CO_init+0x39c>
 8001816:	2300      	movs	r3, #0
 8001818:	4a6a      	ldr	r2, [pc, #424]	; (80019c4 <CO_init+0x548>)
 800181a:	6812      	ldr	r2, [r2, #0]
               &CO_OD[0],
                CO_OD_NoOfElements,
                CO_SDO_ODExtensions,
                nodeId,
                CO->CANmodule[0],
 800181c:	4965      	ldr	r1, [pc, #404]	; (80019b4 <CO_init+0x538>)
 800181e:	6809      	ldr	r1, [r1, #0]
        err = CO_SDO_init(
 8001820:	6809      	ldr	r1, [r1, #0]
 8001822:	8df8      	ldrh	r0, [r7, #46]	; 0x2e
 8001824:	3006      	adds	r0, #6
 8001826:	b280      	uxth	r0, r0
                CO_RXCAN_SDO_SRV+i,
                CO->CANmodule[0],
 8001828:	4c62      	ldr	r4, [pc, #392]	; (80019b4 <CO_init+0x538>)
 800182a:	6824      	ldr	r4, [r4, #0]
        err = CO_SDO_init(
 800182c:	6824      	ldr	r4, [r4, #0]
 800182e:	8dfd      	ldrh	r5, [r7, #46]	; 0x2e
 8001830:	3506      	adds	r5, #6
 8001832:	b2ad      	uxth	r5, r5
 8001834:	9508      	str	r5, [sp, #32]
 8001836:	9407      	str	r4, [sp, #28]
 8001838:	9006      	str	r0, [sp, #24]
 800183a:	9105      	str	r1, [sp, #20]
 800183c:	7cf9      	ldrb	r1, [r7, #19]
 800183e:	9104      	str	r1, [sp, #16]
 8001840:	9203      	str	r2, [sp, #12]
 8001842:	2238      	movs	r2, #56	; 0x38
 8001844:	9202      	str	r2, [sp, #8]
 8001846:	4a60      	ldr	r2, [pc, #384]	; (80019c8 <CO_init+0x54c>)
 8001848:	9201      	str	r2, [sp, #4]
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	4663      	mov	r3, ip
 800184e:	6a3a      	ldr	r2, [r7, #32]
 8001850:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001852:	4630      	mov	r0, r6
 8001854:	f004 f91a 	bl	8005a8c <CO_SDO_init>
 8001858:	4603      	mov	r3, r0
 800185a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    for (i=0; i<CO_NO_SDO_SERVER; i++)
 800185e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001862:	b29b      	uxth	r3, r3
 8001864:	3301      	adds	r3, #1
 8001866:	b29b      	uxth	r3, r3
 8001868:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800186a:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800186e:	2b00      	cmp	r3, #0
 8001870:	dd9a      	ble.n	80017a8 <CO_init+0x32c>
                CO_TXCAN_SDO_SRV+i);
    }

    if(err){CO_delete(CANbaseAddress); return err;}
 8001872:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001876:	2b00      	cmp	r3, #0
 8001878:	d005      	beq.n	8001886 <CO_init+0x40a>
 800187a:	6978      	ldr	r0, [r7, #20]
 800187c:	f000 f9c0 	bl	8001c00 <CO_delete>
 8001880:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001884:	e1af      	b.n	8001be6 <CO_init+0x76a>


    err = CO_EM_init(
            CO->em,
 8001886:	4b4b      	ldr	r3, [pc, #300]	; (80019b4 <CO_init+0x538>)
 8001888:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 800188a:	6898      	ldr	r0, [r3, #8]
            CO->emPr,
 800188c:	4b49      	ldr	r3, [pc, #292]	; (80019b4 <CO_init+0x538>)
 800188e:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 8001890:	68d9      	ldr	r1, [r3, #12]
            CO->SDO[0],
 8001892:	4b48      	ldr	r3, [pc, #288]	; (80019b4 <CO_init+0x538>)
 8001894:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 8001896:	685c      	ldr	r4, [r3, #4]
           &OD_errorStatusBits[0],
            ODL_errorStatusBits_stringLength,
           &OD_errorRegister,
           &OD_preDefinedErrorField[0],
            ODL_preDefinedErrorField_arrayLength,
            CO->CANmodule[0],
 8001898:	4b46      	ldr	r3, [pc, #280]	; (80019b4 <CO_init+0x538>)
 800189a:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	7cfa      	ldrb	r2, [r7, #19]
 80018a0:	b292      	uxth	r2, r2
 80018a2:	3280      	adds	r2, #128	; 0x80
 80018a4:	b292      	uxth	r2, r2
 80018a6:	9206      	str	r2, [sp, #24]
 80018a8:	2201      	movs	r2, #1
 80018aa:	9205      	str	r2, [sp, #20]
 80018ac:	9304      	str	r3, [sp, #16]
 80018ae:	2308      	movs	r3, #8
 80018b0:	9303      	str	r3, [sp, #12]
 80018b2:	4b46      	ldr	r3, [pc, #280]	; (80019cc <CO_init+0x550>)
 80018b4:	9302      	str	r3, [sp, #8]
 80018b6:	4b46      	ldr	r3, [pc, #280]	; (80019d0 <CO_init+0x554>)
 80018b8:	9301      	str	r3, [sp, #4]
 80018ba:	230a      	movs	r3, #10
 80018bc:	9300      	str	r3, [sp, #0]
 80018be:	4b45      	ldr	r3, [pc, #276]	; (80019d4 <CO_init+0x558>)
 80018c0:	4622      	mov	r2, r4
 80018c2:	f001 fe73 	bl	80035ac <CO_EM_init>
 80018c6:	4603      	mov	r3, r0
 80018c8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_TXCAN_EMERG,
            CO_CAN_ID_EMERGENCY + nodeId);

    if(err){CO_delete(CANbaseAddress); return err;}
 80018cc:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d005      	beq.n	80018e0 <CO_init+0x464>
 80018d4:	6978      	ldr	r0, [r7, #20]
 80018d6:	f000 f993 	bl	8001c00 <CO_delete>
 80018da:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80018de:	e182      	b.n	8001be6 <CO_init+0x76a>


    err = CO_NMT_init(
            CO->NMT,
 80018e0:	4b34      	ldr	r3, [pc, #208]	; (80019b4 <CO_init+0x538>)
 80018e2:	681b      	ldr	r3, [r3, #0]
    err = CO_NMT_init(
 80018e4:	6918      	ldr	r0, [r3, #16]
            CO->emPr,
 80018e6:	4b33      	ldr	r3, [pc, #204]	; (80019b4 <CO_init+0x538>)
 80018e8:	681b      	ldr	r3, [r3, #0]
    err = CO_NMT_init(
 80018ea:	68dc      	ldr	r4, [r3, #12]
            nodeId,
            500,
            CO->CANmodule[0],
 80018ec:	4b31      	ldr	r3, [pc, #196]	; (80019b4 <CO_init+0x538>)
 80018ee:	681b      	ldr	r3, [r3, #0]
    err = CO_NMT_init(
 80018f0:	681b      	ldr	r3, [r3, #0]
            CO_RXCAN_NMT,
            CO_CAN_ID_NMT_SERVICE,
            CO->CANmodule[0],
 80018f2:	4a30      	ldr	r2, [pc, #192]	; (80019b4 <CO_init+0x538>)
 80018f4:	6812      	ldr	r2, [r2, #0]
    err = CO_NMT_init(
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	7cf9      	ldrb	r1, [r7, #19]
 80018fa:	b289      	uxth	r1, r1
 80018fc:	f501 61e0 	add.w	r1, r1, #1792	; 0x700
 8001900:	b289      	uxth	r1, r1
 8001902:	7cfd      	ldrb	r5, [r7, #19]
 8001904:	9105      	str	r1, [sp, #20]
 8001906:	2107      	movs	r1, #7
 8001908:	9104      	str	r1, [sp, #16]
 800190a:	9203      	str	r2, [sp, #12]
 800190c:	2200      	movs	r2, #0
 800190e:	9202      	str	r2, [sp, #8]
 8001910:	2200      	movs	r2, #0
 8001912:	9201      	str	r2, [sp, #4]
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800191a:	462a      	mov	r2, r5
 800191c:	4621      	mov	r1, r4
 800191e:	f002 fb5f 	bl	8003fe0 <CO_NMT_init>
 8001922:	4603      	mov	r3, r0
 8001924:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_TXCAN_HB,
            CO_CAN_ID_HEARTBEAT + nodeId);


    if(err){CO_delete(CANbaseAddress); return err;}
 8001928:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 800192c:	2b00      	cmp	r3, #0
 800192e:	d005      	beq.n	800193c <CO_init+0x4c0>
 8001930:	6978      	ldr	r0, [r7, #20]
 8001932:	f000 f965 	bl	8001c00 <CO_delete>
 8001936:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 800193a:	e154      	b.n	8001be6 <CO_init+0x76a>
            0);               /* synchronous message flag bit */
#endif


    err = CO_SYNC_init(
            CO->SYNC,
 800193c:	4b1d      	ldr	r3, [pc, #116]	; (80019b4 <CO_init+0x538>)
 800193e:	681b      	ldr	r3, [r3, #0]
    err = CO_SYNC_init(
 8001940:	695d      	ldr	r5, [r3, #20]
            CO->em,
 8001942:	4b1c      	ldr	r3, [pc, #112]	; (80019b4 <CO_init+0x538>)
 8001944:	681b      	ldr	r3, [r3, #0]
    err = CO_SYNC_init(
 8001946:	689e      	ldr	r6, [r3, #8]
            CO->SDO[0],
 8001948:	4b1a      	ldr	r3, [pc, #104]	; (80019b4 <CO_init+0x538>)
 800194a:	681b      	ldr	r3, [r3, #0]
    err = CO_SYNC_init(
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	60fb      	str	r3, [r7, #12]
           &CO->NMT->operatingState,
 8001950:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <CO_init+0x538>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	691b      	ldr	r3, [r3, #16]
    err = CO_SYNC_init(
 8001956:	469c      	mov	ip, r3
 8001958:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <CO_init+0x544>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	4a18      	ldr	r2, [pc, #96]	; (80019c0 <CO_init+0x544>)
 800195e:	68d2      	ldr	r2, [r2, #12]
 8001960:	4917      	ldr	r1, [pc, #92]	; (80019c0 <CO_init+0x544>)
 8001962:	f891 1058 	ldrb.w	r1, [r1, #88]	; 0x58
 8001966:	60b9      	str	r1, [r7, #8]
            OD_COB_ID_SYNCMessage,
            OD_communicationCyclePeriod,
            OD_synchronousCounterOverflowValue,
            CO->CANmodule[0],
 8001968:	4812      	ldr	r0, [pc, #72]	; (80019b4 <CO_init+0x538>)
 800196a:	6800      	ldr	r0, [r0, #0]
    err = CO_SYNC_init(
 800196c:	6800      	ldr	r0, [r0, #0]
            CO_RXCAN_SYNC,
            CO->CANmodule[0],
 800196e:	4c11      	ldr	r4, [pc, #68]	; (80019b4 <CO_init+0x538>)
 8001970:	6824      	ldr	r4, [r4, #0]
    err = CO_SYNC_init(
 8001972:	6824      	ldr	r4, [r4, #0]
 8001974:	2100      	movs	r1, #0
 8001976:	9106      	str	r1, [sp, #24]
 8001978:	9405      	str	r4, [sp, #20]
 800197a:	2401      	movs	r4, #1
 800197c:	9404      	str	r4, [sp, #16]
 800197e:	9003      	str	r0, [sp, #12]
 8001980:	68b9      	ldr	r1, [r7, #8]
 8001982:	9102      	str	r1, [sp, #8]
 8001984:	9201      	str	r2, [sp, #4]
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	4663      	mov	r3, ip
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	4631      	mov	r1, r6
 800198e:	4628      	mov	r0, r5
 8001990:	f005 fe90 	bl	80076b4 <CO_SYNC_init>
 8001994:	4603      	mov	r3, r0
 8001996:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_TXCAN_SYNC);

    if(err){CO_delete(CANbaseAddress); return err;}
 800199a:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d005      	beq.n	80019ae <CO_init+0x532>
 80019a2:	6978      	ldr	r0, [r7, #20]
 80019a4:	f000 f92c 	bl	8001c00 <CO_delete>
 80019a8:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80019ac:	e11b      	b.n	8001be6 <CO_init+0x76a>


    for(i=0; i<CO_NO_RPDO; i++){
 80019ae:	2300      	movs	r3, #0
 80019b0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80019b2:	e07f      	b.n	8001ab4 <CO_init+0x638>
 80019b4:	20000628 	.word	0x20000628
 80019b8:	2000062c 	.word	0x2000062c
 80019bc:	20000630 	.word	0x20000630
 80019c0:	2000018c 	.word	0x2000018c
 80019c4:	20000634 	.word	0x20000634
 80019c8:	080146d4 	.word	0x080146d4
 80019cc:	2000000c 	.word	0x2000000c
 80019d0:	20000004 	.word	0x20000004
 80019d4:	20000034 	.word	0x20000034
        CO_CANmodule_t *CANdevRx = CO->CANmodule[0];
 80019d8:	4b85      	ldr	r3, [pc, #532]	; (8001bf0 <CO_init+0x774>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	61fb      	str	r3, [r7, #28]
        uint16_t CANdevRxIdx = CO_RXCAN_RPDO + i;
 80019e0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80019e2:	3302      	adds	r3, #2
 80019e4:	837b      	strh	r3, [r7, #26]

        err = CO_RPDO_init(
                CO->RPDO[i],
 80019e6:	4b82      	ldr	r3, [pc, #520]	; (8001bf0 <CO_init+0x774>)
 80019e8:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 80019ea:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80019ee:	3206      	adds	r2, #6
 80019f0:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
                CO->em,
 80019f4:	4b7e      	ldr	r3, [pc, #504]	; (8001bf0 <CO_init+0x774>)
 80019f6:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	60fb      	str	r3, [r7, #12]
                CO->SDO[0],
 80019fc:	4b7c      	ldr	r3, [pc, #496]	; (8001bf0 <CO_init+0x774>)
 80019fe:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	60bb      	str	r3, [r7, #8]
                CO->SYNC,
 8001a04:	4b7a      	ldr	r3, [pc, #488]	; (8001bf0 <CO_init+0x774>)
 8001a06:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	607b      	str	r3, [r7, #4]
               &CO->NMT->operatingState,
 8001a0c:	4b78      	ldr	r3, [pc, #480]	; (8001bf0 <CO_init+0x774>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	691b      	ldr	r3, [r3, #16]
        err = CO_RPDO_init(
 8001a12:	603b      	str	r3, [r7, #0]
 8001a14:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001a18:	2b03      	cmp	r3, #3
 8001a1a:	dc06      	bgt.n	8001a2a <CO_init+0x5ae>
                nodeId,
                ((i<4) ? (CO_CAN_ID_RPDO_1+i*0x100) : 0),
 8001a1c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001a20:	3302      	adds	r3, #2
        err = CO_RPDO_init(
 8001a22:	b29b      	uxth	r3, r3
 8001a24:	021b      	lsls	r3, r3, #8
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	e000      	b.n	8001a2c <CO_init+0x5b0>
 8001a2a:	2200      	movs	r2, #0
                0,
                (CO_RPDOCommPar_t*) &OD_RPDOCommunicationParameter[i],
 8001a2c:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001a30:	460b      	mov	r3, r1
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	440b      	add	r3, r1
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	3368      	adds	r3, #104	; 0x68
 8001a3a:	496e      	ldr	r1, [pc, #440]	; (8001bf4 <CO_init+0x778>)
 8001a3c:	440b      	add	r3, r1
 8001a3e:	1d18      	adds	r0, r3, #4
                (CO_RPDOMapPar_t*) &OD_RPDOMappingParameter[i],
 8001a40:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001a44:	460b      	mov	r3, r1
 8001a46:	00db      	lsls	r3, r3, #3
 8001a48:	440b      	add	r3, r1
 8001a4a:	009b      	lsls	r3, r3, #2
 8001a4c:	3398      	adds	r3, #152	; 0x98
 8001a4e:	4969      	ldr	r1, [pc, #420]	; (8001bf4 <CO_init+0x778>)
 8001a50:	440b      	add	r3, r1
 8001a52:	3304      	adds	r3, #4
        err = CO_RPDO_init(
 8001a54:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8001a56:	f501 51a0 	add.w	r1, r1, #5120	; 0x1400
 8001a5a:	b289      	uxth	r1, r1
 8001a5c:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 8001a5e:	f504 54b0 	add.w	r4, r4, #5632	; 0x1600
 8001a62:	b2a4      	uxth	r4, r4
 8001a64:	8b7d      	ldrh	r5, [r7, #26]
 8001a66:	9509      	str	r5, [sp, #36]	; 0x24
 8001a68:	69fd      	ldr	r5, [r7, #28]
 8001a6a:	9508      	str	r5, [sp, #32]
 8001a6c:	9407      	str	r4, [sp, #28]
 8001a6e:	9106      	str	r1, [sp, #24]
 8001a70:	9305      	str	r3, [sp, #20]
 8001a72:	9004      	str	r0, [sp, #16]
 8001a74:	2300      	movs	r3, #0
 8001a76:	9303      	str	r3, [sp, #12]
 8001a78:	9202      	str	r2, [sp, #8]
 8001a7a:	7cfb      	ldrb	r3, [r7, #19]
 8001a7c:	9301      	str	r3, [sp, #4]
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68ba      	ldr	r2, [r7, #8]
 8001a86:	68f9      	ldr	r1, [r7, #12]
 8001a88:	4630      	mov	r0, r6
 8001a8a:	f003 fb3b 	bl	8005104 <CO_RPDO_init>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                OD_H1400_RXPDO_1_PARAM+i,
                OD_H1600_RXPDO_1_MAPPING+i,
                CANdevRx,
                CANdevRxIdx);

        if(err){CO_delete(CANbaseAddress); return err;}
 8001a94:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d005      	beq.n	8001aa8 <CO_init+0x62c>
 8001a9c:	6978      	ldr	r0, [r7, #20]
 8001a9e:	f000 f8af 	bl	8001c00 <CO_delete>
 8001aa2:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001aa6:	e09e      	b.n	8001be6 <CO_init+0x76a>
    for(i=0; i<CO_NO_RPDO; i++){
 8001aa8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	3301      	adds	r3, #1
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001ab4:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001ab8:	2b03      	cmp	r3, #3
 8001aba:	dd8d      	ble.n	80019d8 <CO_init+0x55c>
    }


    for(i=0; i<CO_NO_TPDO; i++){
 8001abc:	2300      	movs	r3, #0
 8001abe:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001ac0:	e067      	b.n	8001b92 <CO_init+0x716>
        err = CO_TPDO_init(
                CO->TPDO[i],
 8001ac2:	4b4b      	ldr	r3, [pc, #300]	; (8001bf0 <CO_init+0x774>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
        err = CO_TPDO_init(
 8001ac6:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8001aca:	320a      	adds	r2, #10
 8001acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ad0:	60fb      	str	r3, [r7, #12]
                CO->em,
 8001ad2:	4b47      	ldr	r3, [pc, #284]	; (8001bf0 <CO_init+0x774>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
        err = CO_TPDO_init(
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	60bb      	str	r3, [r7, #8]
                CO->SDO[0],
 8001ada:	4b45      	ldr	r3, [pc, #276]	; (8001bf0 <CO_init+0x774>)
 8001adc:	681b      	ldr	r3, [r3, #0]
        err = CO_TPDO_init(
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	607b      	str	r3, [r7, #4]
               &CO->NMT->operatingState,
 8001ae2:	4b43      	ldr	r3, [pc, #268]	; (8001bf0 <CO_init+0x774>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	691b      	ldr	r3, [r3, #16]
        err = CO_TPDO_init(
 8001ae8:	469c      	mov	ip, r3
 8001aea:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001aee:	2b03      	cmp	r3, #3
 8001af0:	dc06      	bgt.n	8001b00 <CO_init+0x684>
                nodeId,
                ((i<4) ? (CO_CAN_ID_TPDO_1+i*0x100) : 0),
 8001af2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001af4:	021b      	lsls	r3, r3, #8
 8001af6:	b29b      	uxth	r3, r3
        err = CO_TPDO_init(
 8001af8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	e000      	b.n	8001b02 <CO_init+0x686>
 8001b00:	2200      	movs	r2, #0
                0,
                (CO_TPDOCommPar_t*) &OD_TPDOCommunicationParameter[i],
 8001b02:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001b06:	460b      	mov	r3, r1
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	440b      	add	r3, r1
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001b12:	4938      	ldr	r1, [pc, #224]	; (8001bf4 <CO_init+0x778>)
 8001b14:	440b      	add	r3, r1
 8001b16:	1d18      	adds	r0, r3, #4
                (CO_TPDOMapPar_t*) &OD_TPDOMappingParameter[i],
 8001b18:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	440b      	add	r3, r1
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001b28:	4932      	ldr	r1, [pc, #200]	; (8001bf4 <CO_init+0x778>)
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3304      	adds	r3, #4
        err = CO_TPDO_init(
 8001b2e:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8001b30:	f501 51c0 	add.w	r1, r1, #6144	; 0x1800
 8001b34:	b289      	uxth	r1, r1
 8001b36:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 8001b38:	f504 54d0 	add.w	r4, r4, #6656	; 0x1a00
 8001b3c:	b2a4      	uxth	r4, r4
                OD_H1800_TXPDO_1_PARAM+i,
                OD_H1A00_TXPDO_1_MAPPING+i,
                CO->CANmodule[0],
 8001b3e:	4d2c      	ldr	r5, [pc, #176]	; (8001bf0 <CO_init+0x774>)
 8001b40:	682d      	ldr	r5, [r5, #0]
        err = CO_TPDO_init(
 8001b42:	682d      	ldr	r5, [r5, #0]
 8001b44:	8dfe      	ldrh	r6, [r7, #46]	; 0x2e
 8001b46:	3602      	adds	r6, #2
 8001b48:	b2b6      	uxth	r6, r6
 8001b4a:	9608      	str	r6, [sp, #32]
 8001b4c:	9507      	str	r5, [sp, #28]
 8001b4e:	9406      	str	r4, [sp, #24]
 8001b50:	9105      	str	r1, [sp, #20]
 8001b52:	9304      	str	r3, [sp, #16]
 8001b54:	9003      	str	r0, [sp, #12]
 8001b56:	2300      	movs	r3, #0
 8001b58:	9302      	str	r3, [sp, #8]
 8001b5a:	9201      	str	r2, [sp, #4]
 8001b5c:	7cfb      	ldrb	r3, [r7, #19]
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	4663      	mov	r3, ip
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	68b9      	ldr	r1, [r7, #8]
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f003 fb44 	bl	80051f4 <CO_TPDO_init>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                CO_TXCAN_TPDO+i);

        if(err){CO_delete(CANbaseAddress); return err;}
 8001b72:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d005      	beq.n	8001b86 <CO_init+0x70a>
 8001b7a:	6978      	ldr	r0, [r7, #20]
 8001b7c:	f000 f840 	bl	8001c00 <CO_delete>
 8001b80:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001b84:	e02f      	b.n	8001be6 <CO_init+0x76a>
    for(i=0; i<CO_NO_TPDO; i++){
 8001b86:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001b8a:	b29b      	uxth	r3, r3
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001b92:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001b96:	2b03      	cmp	r3, #3
 8001b98:	dd93      	ble.n	8001ac2 <CO_init+0x646>
    }


    err = CO_HBconsumer_init(
            CO->HBcons,
 8001b9a:	4b15      	ldr	r3, [pc, #84]	; (8001bf0 <CO_init+0x774>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
    err = CO_HBconsumer_init(
 8001b9e:	6b98      	ldr	r0, [r3, #56]	; 0x38
            CO->em,
 8001ba0:	4b13      	ldr	r3, [pc, #76]	; (8001bf0 <CO_init+0x774>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
    err = CO_HBconsumer_init(
 8001ba4:	6899      	ldr	r1, [r3, #8]
            CO->SDO[0],
 8001ba6:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <CO_init+0x774>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
    err = CO_HBconsumer_init(
 8001baa:	685c      	ldr	r4, [r3, #4]
 8001bac:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <CO_init+0x77c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
           &OD_consumerHeartbeatTime[0],
            CO_HBcons_monitoredNodes,
            CO_NO_HB_CONS,
            CO->CANmodule[0],
 8001bb0:	4a0f      	ldr	r2, [pc, #60]	; (8001bf0 <CO_init+0x774>)
 8001bb2:	6812      	ldr	r2, [r2, #0]
    err = CO_HBconsumer_init(
 8001bb4:	6812      	ldr	r2, [r2, #0]
 8001bb6:	2507      	movs	r5, #7
 8001bb8:	9503      	str	r5, [sp, #12]
 8001bba:	9202      	str	r2, [sp, #8]
 8001bbc:	2204      	movs	r2, #4
 8001bbe:	9201      	str	r2, [sp, #4]
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <CO_init+0x780>)
 8001bc4:	4622      	mov	r2, r4
 8001bc6:	f002 f8c7 	bl	8003d58 <CO_HBconsumer_init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_RXCAN_CONS_HB);

    if(err){CO_delete(CANbaseAddress); return err;}
 8001bd0:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d005      	beq.n	8001be4 <CO_init+0x768>
 8001bd8:	6978      	ldr	r0, [r7, #20]
 8001bda:	f000 f811 	bl	8001c00 <CO_delete>
 8001bde:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001be2:	e000      	b.n	8001be6 <CO_init+0x76a>
            OD_INDEX_TRACE + i);
    }
#endif


    return CO_ERROR_NO;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3734      	adds	r7, #52	; 0x34
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000628 	.word	0x20000628
 8001bf4:	2000018c 	.word	0x2000018c
 8001bf8:	20000638 	.word	0x20000638
 8001bfc:	200001bc 	.word	0x200001bc

08001c00 <CO_delete>:


/******************************************************************************/
void CO_delete(int32_t CANbaseAddress){
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
#ifndef CO_USE_GLOBALS
    int16_t i;
#endif

    CO_CANsetConfigurationMode(CANbaseAddress);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f005 ff05 	bl	8007a18 <CO_CANsetConfigurationMode>
    CO_CANmodule_disable(CO->CANmodule[0]);
 8001c0e:	4b45      	ldr	r3, [pc, #276]	; (8001d24 <CO_delete+0x124>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f006 f841 	bl	8007c9c <CO_CANmodule_disable>
      }
  #endif
  #if CO_NO_SDO_CLIENT == 1
    free(CO->SDOclient);
  #endif
    free(CO_HBcons_monitoredNodes);
 8001c1a:	4b43      	ldr	r3, [pc, #268]	; (8001d28 <CO_delete+0x128>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f00f fe46 	bl	80118b0 <free>
    free(CO->HBcons);
 8001c24:	4b3f      	ldr	r3, [pc, #252]	; (8001d24 <CO_delete+0x124>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f00f fe40 	bl	80118b0 <free>
    for(i=0; i<CO_NO_RPDO; i++){
 8001c30:	2300      	movs	r3, #0
 8001c32:	81fb      	strh	r3, [r7, #14]
 8001c34:	e00f      	b.n	8001c56 <CO_delete+0x56>
        free(CO->RPDO[i]);
 8001c36:	4b3b      	ldr	r3, [pc, #236]	; (8001d24 <CO_delete+0x124>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001c3e:	3206      	adds	r2, #6
 8001c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f00f fe33 	bl	80118b0 <free>
    for(i=0; i<CO_NO_RPDO; i++){
 8001c4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	3301      	adds	r3, #1
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	81fb      	strh	r3, [r7, #14]
 8001c56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c5a:	2b03      	cmp	r3, #3
 8001c5c:	ddeb      	ble.n	8001c36 <CO_delete+0x36>
    }
    for(i=0; i<CO_NO_TPDO; i++){
 8001c5e:	2300      	movs	r3, #0
 8001c60:	81fb      	strh	r3, [r7, #14]
 8001c62:	e00f      	b.n	8001c84 <CO_delete+0x84>
        free(CO->TPDO[i]);
 8001c64:	4b2f      	ldr	r3, [pc, #188]	; (8001d24 <CO_delete+0x124>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001c6c:	320a      	adds	r2, #10
 8001c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f00f fe1c 	bl	80118b0 <free>
    for(i=0; i<CO_NO_TPDO; i++){
 8001c78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	3301      	adds	r3, #1
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	81fb      	strh	r3, [r7, #14]
 8001c84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001c88:	2b03      	cmp	r3, #3
 8001c8a:	ddeb      	ble.n	8001c64 <CO_delete+0x64>
    }
    free(CO->SYNC);
 8001c8c:	4b25      	ldr	r3, [pc, #148]	; (8001d24 <CO_delete+0x124>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	695b      	ldr	r3, [r3, #20]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f00f fe0c 	bl	80118b0 <free>
    free(CO->NMT);
 8001c98:	4b22      	ldr	r3, [pc, #136]	; (8001d24 <CO_delete+0x124>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f00f fe06 	bl	80118b0 <free>
    free(CO->emPr);
 8001ca4:	4b1f      	ldr	r3, [pc, #124]	; (8001d24 <CO_delete+0x124>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f00f fe00 	bl	80118b0 <free>
    free(CO->em);
 8001cb0:	4b1c      	ldr	r3, [pc, #112]	; (8001d24 <CO_delete+0x124>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f00f fdfa 	bl	80118b0 <free>
    free(CO_SDO_ODExtensions);
 8001cbc:	4b1b      	ldr	r3, [pc, #108]	; (8001d2c <CO_delete+0x12c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f00f fdf5 	bl	80118b0 <free>
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	81fb      	strh	r3, [r7, #14]
 8001cca:	e00f      	b.n	8001cec <CO_delete+0xec>
        free(CO->SDO[i]);
 8001ccc:	4b15      	ldr	r3, [pc, #84]	; (8001d24 <CO_delete+0x124>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f00f fde8 	bl	80118b0 <free>
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001ce0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ce4:	b29b      	uxth	r3, r3
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	81fb      	strh	r3, [r7, #14]
 8001cec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	ddeb      	ble.n	8001ccc <CO_delete+0xcc>
    }
    free(CO_CANmodule_txArray0);
 8001cf4:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <CO_delete+0x130>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f00f fdd9 	bl	80118b0 <free>
    free(CO_CANmodule_rxArray0);
 8001cfe:	4b0d      	ldr	r3, [pc, #52]	; (8001d34 <CO_delete+0x134>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f00f fdd4 	bl	80118b0 <free>
    free(CO->CANmodule[0]);
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <CO_delete+0x124>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f00f fdce 	bl	80118b0 <free>
    CO = NULL;
 8001d14:	4b03      	ldr	r3, [pc, #12]	; (8001d24 <CO_delete+0x124>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
#endif
}
 8001d1a:	bf00      	nop
 8001d1c:	3710      	adds	r7, #16
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	20000628 	.word	0x20000628
 8001d28:	20000638 	.word	0x20000638
 8001d2c:	20000634 	.word	0x20000634
 8001d30:	20000630 	.word	0x20000630
 8001d34:	2000062c 	.word	0x2000062c

08001d38 <CO_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_process(
        CO_t                   *CO,
        uint16_t                timeDifference_ms,
        uint16_t               *timerNext_ms)
{
 8001d38:	b5b0      	push	{r4, r5, r7, lr}
 8001d3a:	b08a      	sub	sp, #40	; 0x28
 8001d3c:	af04      	add	r7, sp, #16
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	460b      	mov	r3, r1
 8001d42:	607a      	str	r2, [r7, #4]
 8001d44:	817b      	strh	r3, [r7, #10]
    uint8_t i;
    bool_t NMTisPreOrOperational = false;
 8001d46:	2300      	movs	r3, #0
 8001d48:	75bb      	strb	r3, [r7, #22]
    CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	757b      	strb	r3, [r7, #21]
    static uint16_t ms50 = 0;

    if(CO->NMT->operatingState == CO_NMT_PRE_OPERATIONAL || CO->NMT->operatingState == CO_NMT_OPERATIONAL)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	691b      	ldr	r3, [r3, #16]
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b7f      	cmp	r3, #127	; 0x7f
 8001d56:	d004      	beq.n	8001d62 <CO_process+0x2a>
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b05      	cmp	r3, #5
 8001d60:	d101      	bne.n	8001d66 <CO_process+0x2e>
        NMTisPreOrOperational = true;
 8001d62:	2301      	movs	r3, #1
 8001d64:	75bb      	strb	r3, [r7, #22]

    ms50 += timeDifference_ms;
 8001d66:	4b32      	ldr	r3, [pc, #200]	; (8001e30 <CO_process+0xf8>)
 8001d68:	881a      	ldrh	r2, [r3, #0]
 8001d6a:	897b      	ldrh	r3, [r7, #10]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	b29a      	uxth	r2, r3
 8001d70:	4b2f      	ldr	r3, [pc, #188]	; (8001e30 <CO_process+0xf8>)
 8001d72:	801a      	strh	r2, [r3, #0]
    if(ms50 >= 50){
 8001d74:	4b2e      	ldr	r3, [pc, #184]	; (8001e30 <CO_process+0xf8>)
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	2b31      	cmp	r3, #49	; 0x31
 8001d7a:	d90a      	bls.n	8001d92 <CO_process+0x5a>
        ms50 -= 50;
 8001d7c:	4b2c      	ldr	r3, [pc, #176]	; (8001e30 <CO_process+0xf8>)
 8001d7e:	881b      	ldrh	r3, [r3, #0]
 8001d80:	3b32      	subs	r3, #50	; 0x32
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	4b2a      	ldr	r3, [pc, #168]	; (8001e30 <CO_process+0xf8>)
 8001d86:	801a      	strh	r2, [r3, #0]
        CO_NMT_blinkingProcess50ms(CO->NMT);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	691b      	ldr	r3, [r3, #16]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f002 f993 	bl	80040b8 <CO_NMT_blinkingProcess50ms>
    }
    if(timerNext_ms != NULL){
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d006      	beq.n	8001da6 <CO_process+0x6e>
        if(*timerNext_ms > 50){
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	881b      	ldrh	r3, [r3, #0]
 8001d9c:	2b32      	cmp	r3, #50	; 0x32
 8001d9e:	d902      	bls.n	8001da6 <CO_process+0x6e>
            *timerNext_ms = 50;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2232      	movs	r2, #50	; 0x32
 8001da4:	801a      	strh	r2, [r3, #0]
        }
    }


    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001da6:	2300      	movs	r3, #0
 8001da8:	75fb      	strb	r3, [r7, #23]
 8001daa:	e00f      	b.n	8001dcc <CO_process+0x94>
        CO_SDO_process(
 8001dac:	7dfb      	ldrb	r3, [r7, #23]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	6858      	ldr	r0, [r3, #4]
 8001db6:	897a      	ldrh	r2, [r7, #10]
 8001db8:	7db9      	ldrb	r1, [r7, #22]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	9300      	str	r3, [sp, #0]
 8001dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dc2:	f004 fac3 	bl	800634c <CO_SDO_process>
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001dc6:	7dfb      	ldrb	r3, [r7, #23]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	75fb      	strb	r3, [r7, #23]
 8001dcc:	7dfb      	ldrb	r3, [r7, #23]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d0ec      	beq.n	8001dac <CO_process+0x74>
                timeDifference_ms,
                1000,
                timerNext_ms);
    }

    CO_EM_process(
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	68d8      	ldr	r0, [r3, #12]
 8001dd6:	897b      	ldrh	r3, [r7, #10]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	0092      	lsls	r2, r2, #2
 8001ddc:	4413      	add	r3, r2
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <CO_process+0xfc>)
 8001de4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001de6:	7db9      	ldrb	r1, [r7, #22]
 8001de8:	f001 fc7c 	bl	80036e4 <CO_EM_process>
            NMTisPreOrOperational,
            timeDifference_ms * 10,
            OD_inhibitTimeEMCY);


    reset = CO_NMT_process(
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6918      	ldr	r0, [r3, #16]
 8001df0:	4b10      	ldr	r3, [pc, #64]	; (8001e34 <CO_process+0xfc>)
 8001df2:	f8b3 4040 	ldrh.w	r4, [r3, #64]	; 0x40
 8001df6:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <CO_process+0xfc>)
 8001df8:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001dfc:	4b0e      	ldr	r3, [pc, #56]	; (8001e38 <CO_process+0x100>)
 8001dfe:	791b      	ldrb	r3, [r3, #4]
 8001e00:	8979      	ldrh	r1, [r7, #10]
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	9202      	str	r2, [sp, #8]
 8001e06:	4a0d      	ldr	r2, [pc, #52]	; (8001e3c <CO_process+0x104>)
 8001e08:	9201      	str	r2, [sp, #4]
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	462b      	mov	r3, r5
 8001e0e:	4622      	mov	r2, r4
 8001e10:	f002 fa28 	bl	8004264 <CO_NMT_process>
 8001e14:	4603      	mov	r3, r0
 8001e16:	757b      	strb	r3, [r7, #21]
            OD_errorRegister,
            OD_errorBehavior,
            timerNext_ms);


    CO_HBconsumer_process(
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e1c:	897a      	ldrh	r2, [r7, #10]
 8001e1e:	7db9      	ldrb	r1, [r7, #22]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f001 fff3 	bl	8003e0c <CO_HBconsumer_process>
            CO->HBcons,
            NMTisPreOrOperational,
            timeDifference_ms);

    return reset;
 8001e26:	7d7b      	ldrb	r3, [r7, #21]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3718      	adds	r7, #24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e30:	2000063c 	.word	0x2000063c
 8001e34:	2000018c 	.word	0x2000018c
 8001e38:	20000000 	.word	0x20000000
 8001e3c:	200001e5 	.word	0x200001e5

08001e40 <CO_process_SYNC_RPDO>:

/******************************************************************************/
bool_t CO_process_SYNC_RPDO(
        CO_t                   *CO,
        uint32_t                timeDifference_us)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
    int16_t i;
    bool_t syncWas = false;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	737b      	strb	r3, [r7, #13]

    switch(CO_SYNC_process(CO->SYNC, timeDifference_us, OD_synchronousWindowLength)){
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	695b      	ldr	r3, [r3, #20]
 8001e52:	4a19      	ldr	r2, [pc, #100]	; (8001eb8 <CO_process_SYNC_RPDO+0x78>)
 8001e54:	6912      	ldr	r2, [r2, #16]
 8001e56:	6839      	ldr	r1, [r7, #0]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f005 fce3 	bl	8007824 <CO_SYNC_process>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d002      	beq.n	8001e6a <CO_process_SYNC_RPDO+0x2a>
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d003      	beq.n	8001e70 <CO_process_SYNC_RPDO+0x30>
 8001e68:	e008      	b.n	8001e7c <CO_process_SYNC_RPDO+0x3c>
        case 1:     //immediately after the SYNC message
            syncWas = true;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	737b      	strb	r3, [r7, #13]
            break;
 8001e6e:	e005      	b.n	8001e7c <CO_process_SYNC_RPDO+0x3c>
        case 2:     //outside SYNC window
            CO_CANclearPendingSyncPDOs(CO->CANmodule[0]);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f006 f84b 	bl	8007f10 <CO_CANclearPendingSyncPDOs>
            break;
 8001e7a:	bf00      	nop
    }

    for(i=0; i<CO_NO_RPDO; i++){
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	81fb      	strh	r3, [r7, #14]
 8001e80:	e010      	b.n	8001ea4 <CO_process_SYNC_RPDO+0x64>
        CO_RPDO_process(CO->RPDO[i], syncWas);
 8001e82:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3206      	adds	r2, #6
 8001e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e8e:	7b7a      	ldrb	r2, [r7, #13]
 8001e90:	4611      	mov	r1, r2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f003 fb59 	bl	800554a <CO_RPDO_process>
    for(i=0; i<CO_NO_RPDO; i++){
 8001e98:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	81fb      	strh	r3, [r7, #14]
 8001ea4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	ddea      	ble.n	8001e82 <CO_process_SYNC_RPDO+0x42>
    }

    return syncWas;
 8001eac:	7b7b      	ldrb	r3, [r7, #13]
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	2000018c 	.word	0x2000018c

08001ebc <CO_process_TPDO>:
/******************************************************************************/
void CO_process_TPDO(
        CO_t                   *CO,
        bool_t                  syncWas,
        uint32_t                timeDifference_us)
{
 8001ebc:	b590      	push	{r4, r7, lr}
 8001ebe:	b087      	sub	sp, #28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	607a      	str	r2, [r7, #4]
 8001ec8:	72fb      	strb	r3, [r7, #11]
    int16_t i;

    /* Verify PDO Change Of State and process PDOs */
    for(i=0; i<CO_NO_TPDO; i++){
 8001eca:	2300      	movs	r3, #0
 8001ecc:	82fb      	strh	r3, [r7, #22]
 8001ece:	e02b      	b.n	8001f28 <CO_process_TPDO+0x6c>
        if(!CO->TPDO[i]->sendRequest) CO->TPDO[i]->sendRequest = CO_TPDOisCOS(CO->TPDO[i]);
 8001ed0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	320a      	adds	r2, #10
 8001ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001edc:	7edb      	ldrb	r3, [r3, #27]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d110      	bne.n	8001f04 <CO_process_TPDO+0x48>
 8001ee2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	320a      	adds	r2, #10
 8001eea:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001eee:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	320a      	adds	r2, #10
 8001ef6:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8001efa:	4608      	mov	r0, r1
 8001efc:	f003 fa10 	bl	8005320 <CO_TPDOisCOS>
 8001f00:	4603      	mov	r3, r0
 8001f02:	76e3      	strb	r3, [r4, #27]
        CO_TPDO_process(CO->TPDO[i], CO->SYNC, syncWas, timeDifference_us);
 8001f04:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	320a      	adds	r2, #10
 8001f0c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6959      	ldr	r1, [r3, #20]
 8001f14:	7afa      	ldrb	r2, [r7, #11]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f003 fb7a 	bl	8005610 <CO_TPDO_process>
    for(i=0; i<CO_NO_TPDO; i++){
 8001f1c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	3301      	adds	r3, #1
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	82fb      	strh	r3, [r7, #22]
 8001f28:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001f2c:	2b03      	cmp	r3, #3
 8001f2e:	ddcf      	ble.n	8001ed0 <CO_process_TPDO+0x14>
    }
}
 8001f30:	bf00      	nop
 8001f32:	bf00      	nop
 8001f34:	371c      	adds	r7, #28
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd90      	pop	{r4, r7, pc}
	...

08001f3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f42:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <MX_DMA_Init+0x48>)
 8001f44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f46:	4a0f      	ldr	r2, [pc, #60]	; (8001f84 <MX_DMA_Init+0x48>)
 8001f48:	f043 0301 	orr.w	r3, r3, #1
 8001f4c:	6493      	str	r3, [r2, #72]	; 0x48
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	; (8001f84 <MX_DMA_Init+0x48>)
 8001f50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f52:	f003 0301 	and.w	r3, r3, #1
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	2105      	movs	r1, #5
 8001f5e:	2010      	movs	r0, #16
 8001f60:	f008 fb78 	bl	800a654 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001f64:	2010      	movs	r0, #16
 8001f66:	f008 fb91 	bl	800a68c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2105      	movs	r1, #5
 8001f6e:	2011      	movs	r0, #17
 8001f70:	f008 fb70 	bl	800a654 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001f74:	2011      	movs	r0, #17
 8001f76:	f008 fb89 	bl	800a68c <HAL_NVIC_EnableIRQ>

}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40021000 	.word	0x40021000

08001f88 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001f8c:	4a0c      	ldr	r2, [pc, #48]	; (8001fc0 <MX_FREERTOS_Init+0x38>)
 8001f8e:	2100      	movs	r1, #0
 8001f90:	480c      	ldr	r0, [pc, #48]	; (8001fc4 <MX_FREERTOS_Init+0x3c>)
 8001f92:	f00d f841 	bl	800f018 <osThreadNew>
 8001f96:	4603      	mov	r3, r0
 8001f98:	4a0b      	ldr	r2, [pc, #44]	; (8001fc8 <MX_FREERTOS_Init+0x40>)
 8001f9a:	6013      	str	r3, [r2, #0]

  /* creation of readTempTask */
  readTempTaskHandle = osThreadNew(StartReadTempTask, NULL, &readTempTask_attributes);
 8001f9c:	4a0b      	ldr	r2, [pc, #44]	; (8001fcc <MX_FREERTOS_Init+0x44>)
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	480b      	ldr	r0, [pc, #44]	; (8001fd0 <MX_FREERTOS_Init+0x48>)
 8001fa2:	f00d f839 	bl	800f018 <osThreadNew>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <MX_FREERTOS_Init+0x4c>)
 8001faa:	6013      	str	r3, [r2, #0]

  /* creation of readLightTask */
  readLightTaskHandle = osThreadNew(StartReadLightTask, NULL, &readLightTask_attributes);
 8001fac:	4a0a      	ldr	r2, [pc, #40]	; (8001fd8 <MX_FREERTOS_Init+0x50>)
 8001fae:	2100      	movs	r1, #0
 8001fb0:	480a      	ldr	r0, [pc, #40]	; (8001fdc <MX_FREERTOS_Init+0x54>)
 8001fb2:	f00d f831 	bl	800f018 <osThreadNew>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	4a09      	ldr	r2, [pc, #36]	; (8001fe0 <MX_FREERTOS_Init+0x58>)
 8001fba:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	08014974 	.word	0x08014974
 8001fc4:	08001fe5 	.word	0x08001fe5
 8001fc8:	20008ad8 	.word	0x20008ad8
 8001fcc:	08014998 	.word	0x08014998
 8001fd0:	08001ff3 	.word	0x08001ff3
 8001fd4:	20008adc 	.word	0x20008adc
 8001fd8:	080149bc 	.word	0x080149bc
 8001fdc:	08001ffd 	.word	0x08001ffd
 8001fe0:	20008ae0 	.word	0x20008ae0

08001fe4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  //spectro();
	  programStart();
 8001fec:	f7ff f8b8 	bl	8001160 <programStart>
  {
 8001ff0:	e7fc      	b.n	8001fec <StartDefaultTask+0x8>

08001ff2 <StartReadTempTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadTempTask */
void StartReadTempTask(void *argument)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadTempTask */
  /* Infinite loop */
  for(;;)
 8001ffa:	e7fe      	b.n	8001ffa <StartReadTempTask+0x8>

08001ffc <StartReadLightTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadLightTask */
void StartReadLightTask(void *argument)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadLightTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002004:	2001      	movs	r0, #1
 8002006:	f00d f899 	bl	800f13c <osDelay>
 800200a:	e7fb      	b.n	8002004 <StartReadLightTask+0x8>

0800200c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002012:	4b15      	ldr	r3, [pc, #84]	; (8002068 <MX_GPIO_Init+0x5c>)
 8002014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002016:	4a14      	ldr	r2, [pc, #80]	; (8002068 <MX_GPIO_Init+0x5c>)
 8002018:	f043 0304 	orr.w	r3, r3, #4
 800201c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800201e:	4b12      	ldr	r3, [pc, #72]	; (8002068 <MX_GPIO_Init+0x5c>)
 8002020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002022:	f003 0304 	and.w	r3, r3, #4
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800202a:	4b0f      	ldr	r3, [pc, #60]	; (8002068 <MX_GPIO_Init+0x5c>)
 800202c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202e:	4a0e      	ldr	r2, [pc, #56]	; (8002068 <MX_GPIO_Init+0x5c>)
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002036:	4b0c      	ldr	r3, [pc, #48]	; (8002068 <MX_GPIO_Init+0x5c>)
 8002038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	60bb      	str	r3, [r7, #8]
 8002040:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <MX_GPIO_Init+0x5c>)
 8002044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002046:	4a08      	ldr	r2, [pc, #32]	; (8002068 <MX_GPIO_Init+0x5c>)
 8002048:	f043 0302 	orr.w	r3, r3, #2
 800204c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800204e:	4b06      	ldr	r3, [pc, #24]	; (8002068 <MX_GPIO_Init+0x5c>)
 8002050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	607b      	str	r3, [r7, #4]
 8002058:	687b      	ldr	r3, [r7, #4]

}
 800205a:	bf00      	nop
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	40021000 	.word	0x40021000

0800206c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002070:	4b1b      	ldr	r3, [pc, #108]	; (80020e0 <MX_I2C1_Init+0x74>)
 8002072:	4a1c      	ldr	r2, [pc, #112]	; (80020e4 <MX_I2C1_Init+0x78>)
 8002074:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000000;
 8002076:	4b1a      	ldr	r3, [pc, #104]	; (80020e0 <MX_I2C1_Init+0x74>)
 8002078:	2200      	movs	r2, #0
 800207a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800207c:	4b18      	ldr	r3, [pc, #96]	; (80020e0 <MX_I2C1_Init+0x74>)
 800207e:	2200      	movs	r2, #0
 8002080:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002082:	4b17      	ldr	r3, [pc, #92]	; (80020e0 <MX_I2C1_Init+0x74>)
 8002084:	2201      	movs	r2, #1
 8002086:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002088:	4b15      	ldr	r3, [pc, #84]	; (80020e0 <MX_I2C1_Init+0x74>)
 800208a:	2200      	movs	r2, #0
 800208c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800208e:	4b14      	ldr	r3, [pc, #80]	; (80020e0 <MX_I2C1_Init+0x74>)
 8002090:	2200      	movs	r2, #0
 8002092:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002094:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <MX_I2C1_Init+0x74>)
 8002096:	2200      	movs	r2, #0
 8002098:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800209a:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <MX_I2C1_Init+0x74>)
 800209c:	2200      	movs	r2, #0
 800209e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <MX_I2C1_Init+0x74>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020a6:	480e      	ldr	r0, [pc, #56]	; (80020e0 <MX_I2C1_Init+0x74>)
 80020a8:	f008 fef6 	bl	800ae98 <HAL_I2C_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80020b2:	f000 f935 	bl	8002320 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020b6:	2100      	movs	r1, #0
 80020b8:	4809      	ldr	r0, [pc, #36]	; (80020e0 <MX_I2C1_Init+0x74>)
 80020ba:	f00a f9c3 	bl	800c444 <HAL_I2CEx_ConfigAnalogFilter>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80020c4:	f000 f92c 	bl	8002320 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80020c8:	2100      	movs	r1, #0
 80020ca:	4805      	ldr	r0, [pc, #20]	; (80020e0 <MX_I2C1_Init+0x74>)
 80020cc:	f00a fa05 	bl	800c4da <HAL_I2CEx_ConfigDigitalFilter>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80020d6:	f000 f923 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20008ae4 	.word	0x20008ae4
 80020e4:	40005400 	.word	0x40005400

080020e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08a      	sub	sp, #40	; 0x28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f0:	f107 0314 	add.w	r3, r7, #20
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	605a      	str	r2, [r3, #4]
 80020fa:	609a      	str	r2, [r3, #8]
 80020fc:	60da      	str	r2, [r3, #12]
 80020fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a1f      	ldr	r2, [pc, #124]	; (8002184 <HAL_I2C_MspInit+0x9c>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d137      	bne.n	800217a <HAL_I2C_MspInit+0x92>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800210a:	4b1f      	ldr	r3, [pc, #124]	; (8002188 <HAL_I2C_MspInit+0xa0>)
 800210c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210e:	4a1e      	ldr	r2, [pc, #120]	; (8002188 <HAL_I2C_MspInit+0xa0>)
 8002110:	f043 0302 	orr.w	r3, r3, #2
 8002114:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002116:	4b1c      	ldr	r3, [pc, #112]	; (8002188 <HAL_I2C_MspInit+0xa0>)
 8002118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800211a:	f003 0302 	and.w	r3, r3, #2
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002122:	23c0      	movs	r3, #192	; 0xc0
 8002124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002126:	2312      	movs	r3, #18
 8002128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800212a:	2301      	movs	r3, #1
 800212c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212e:	2303      	movs	r3, #3
 8002130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002132:	2304      	movs	r3, #4
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002136:	f107 0314 	add.w	r3, r7, #20
 800213a:	4619      	mov	r1, r3
 800213c:	4813      	ldr	r0, [pc, #76]	; (800218c <HAL_I2C_MspInit+0xa4>)
 800213e:	f008 fc77 	bl	800aa30 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002142:	4b11      	ldr	r3, [pc, #68]	; (8002188 <HAL_I2C_MspInit+0xa0>)
 8002144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002146:	4a10      	ldr	r2, [pc, #64]	; (8002188 <HAL_I2C_MspInit+0xa0>)
 8002148:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800214c:	6593      	str	r3, [r2, #88]	; 0x58
 800214e:	4b0e      	ldr	r3, [pc, #56]	; (8002188 <HAL_I2C_MspInit+0xa0>)
 8002150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002152:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800215a:	2200      	movs	r2, #0
 800215c:	2105      	movs	r1, #5
 800215e:	201f      	movs	r0, #31
 8002160:	f008 fa78 	bl	800a654 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002164:	201f      	movs	r0, #31
 8002166:	f008 fa91 	bl	800a68c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800216a:	2200      	movs	r2, #0
 800216c:	2105      	movs	r1, #5
 800216e:	2020      	movs	r0, #32
 8002170:	f008 fa70 	bl	800a654 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002174:	2020      	movs	r0, #32
 8002176:	f008 fa89 	bl	800a68c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800217a:	bf00      	nop
 800217c:	3728      	adds	r7, #40	; 0x28
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40005400 	.word	0x40005400
 8002188:	40021000 	.word	0x40021000
 800218c:	48000400 	.word	0x48000400

08002190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002194:	f006 fbb0 	bl	80088f8 <HAL_Init>
  //uint8_t I2C_address = 0x80;
  //pca9685_init(&hi2c3, I2C_address);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002198:	f000 f818 	bl	80021cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800219c:	f7ff ff36 	bl	800200c <MX_GPIO_Init>
  MX_DMA_Init();
 80021a0:	f7ff fecc 	bl	8001f3c <MX_DMA_Init>
  MX_I2C1_Init();
 80021a4:	f7ff ff62 	bl	800206c <MX_I2C1_Init>
  MX_CAN1_Init();
 80021a8:	f7ff f8ba 	bl	8001320 <MX_CAN1_Init>
  MX_TIM1_Init();
 80021ac:	f000 fa90 	bl	80026d0 <MX_TIM1_Init>
  MX_ADC1_Init();
 80021b0:	f7fe fe96 	bl	8000ee0 <MX_ADC1_Init>
  MX_TIM15_Init();
 80021b4:	f000 fb34 	bl	8002820 <MX_TIM15_Init>
  MX_USART2_UART_Init();
 80021b8:	f000 fc46 	bl	8002a48 <MX_USART2_UART_Init>
*/

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80021bc:	f00c fee2 	bl	800ef84 <osKernelInitialize>
  MX_FREERTOS_Init();
 80021c0:	f7ff fee2 	bl	8001f88 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80021c4:	f00c ff02 	bl	800efcc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021c8:	e7fe      	b.n	80021c8 <main+0x38>
	...

080021cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b0ac      	sub	sp, #176	; 0xb0
 80021d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021d2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80021d6:	2244      	movs	r2, #68	; 0x44
 80021d8:	2100      	movs	r1, #0
 80021da:	4618      	mov	r0, r3
 80021dc:	f00f fb7e 	bl	80118dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021e0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	605a      	str	r2, [r3, #4]
 80021ea:	609a      	str	r2, [r3, #8]
 80021ec:	60da      	str	r2, [r3, #12]
 80021ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021f0:	1d3b      	adds	r3, r7, #4
 80021f2:	2254      	movs	r2, #84	; 0x54
 80021f4:	2100      	movs	r1, #0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f00f fb70 	bl	80118dc <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80021fc:	f00a f9ba 	bl	800c574 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002200:	4b3d      	ldr	r3, [pc, #244]	; (80022f8 <SystemClock_Config+0x12c>)
 8002202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002206:	4a3c      	ldr	r2, [pc, #240]	; (80022f8 <SystemClock_Config+0x12c>)
 8002208:	f023 0318 	bic.w	r3, r3, #24
 800220c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002210:	2314      	movs	r3, #20
 8002212:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002214:	2301      	movs	r3, #1
 8002216:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002218:	2301      	movs	r3, #1
 800221a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800221e:	2300      	movs	r3, #0
 8002220:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 8002224:	2390      	movs	r3, #144	; 0x90
 8002226:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800222a:	2302      	movs	r3, #2
 800222c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002230:	2301      	movs	r3, #1
 8002232:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 5;
 8002236:	2305      	movs	r3, #5
 8002238:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 16;
 800223c:	2310      	movs	r3, #16
 800223e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002242:	2307      	movs	r3, #7
 8002244:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002248:	2302      	movs	r3, #2
 800224a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 800224e:	2306      	movs	r3, #6
 8002250:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002254:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002258:	4618      	mov	r0, r3
 800225a:	f00a f9ff 	bl	800c65c <HAL_RCC_OscConfig>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002264:	f000 f85c 	bl	8002320 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002268:	230f      	movs	r3, #15
 800226a:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800226c:	2303      	movs	r3, #3
 800226e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 8002270:	23a0      	movs	r3, #160	; 0xa0
 8002272:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8002274:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002278:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800227a:	2300      	movs	r3, #0
 800227c:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800227e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002282:	2100      	movs	r1, #0
 8002284:	4618      	mov	r0, r3
 8002286:	f00a fe09 	bl	800ce9c <HAL_RCC_ClockConfig>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002290:	f000 f846 	bl	8002320 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8002294:	f244 0342 	movw	r3, #16450	; 0x4042
 8002298:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 800229a:	2304      	movs	r3, #4
 800229c:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800229e:	2300      	movs	r3, #0
 80022a0:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80022a2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80022a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80022a8:	2301      	movs	r3, #1
 80022aa:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 80022ac:	2305      	movs	r3, #5
 80022ae:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 14;
 80022b0:	230e      	movs	r3, #14
 80022b2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80022b4:	2307      	movs	r3, #7
 80022b6:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80022b8:	2302      	movs	r3, #2
 80022ba:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80022bc:	2302      	movs	r3, #2
 80022be:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80022c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022c4:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022c6:	1d3b      	adds	r3, r7, #4
 80022c8:	4618      	mov	r0, r3
 80022ca:	f00b f81d 	bl	800d308 <HAL_RCCEx_PeriphCLKConfig>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 80022d4:	f000 f824 	bl	8002320 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80022d8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80022dc:	f00a f968 	bl	800c5b0 <HAL_PWREx_ControlVoltageScaling>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <SystemClock_Config+0x11e>
  {
    Error_Handler();
 80022e6:	f000 f81b 	bl	8002320 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80022ea:	f00b fa01 	bl	800d6f0 <HAL_RCCEx_EnableMSIPLLMode>
}
 80022ee:	bf00      	nop
 80022f0:	37b0      	adds	r7, #176	; 0xb0
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40021000 	.word	0x40021000

080022fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a04      	ldr	r2, [pc, #16]	; (800231c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d101      	bne.n	8002312 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800230e:	f006 fb0b 	bl	8008928 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40001000 	.word	0x40001000

08002320 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  //__disable_irq();
  while (1)
 8002324:	e7fe      	b.n	8002324 <Error_Handler+0x4>
	...

08002328 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800232e:	4b11      	ldr	r3, [pc, #68]	; (8002374 <HAL_MspInit+0x4c>)
 8002330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002332:	4a10      	ldr	r2, [pc, #64]	; (8002374 <HAL_MspInit+0x4c>)
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	6613      	str	r3, [r2, #96]	; 0x60
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <HAL_MspInit+0x4c>)
 800233c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	607b      	str	r3, [r7, #4]
 8002344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002346:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <HAL_MspInit+0x4c>)
 8002348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800234a:	4a0a      	ldr	r2, [pc, #40]	; (8002374 <HAL_MspInit+0x4c>)
 800234c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002350:	6593      	str	r3, [r2, #88]	; 0x58
 8002352:	4b08      	ldr	r3, [pc, #32]	; (8002374 <HAL_MspInit+0x4c>)
 8002354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235a:	603b      	str	r3, [r7, #0]
 800235c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800235e:	2200      	movs	r2, #0
 8002360:	210f      	movs	r1, #15
 8002362:	f06f 0001 	mvn.w	r0, #1
 8002366:	f008 f975 	bl	800a654 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40021000 	.word	0x40021000

08002378 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08c      	sub	sp, #48	; 0x30
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002380:	2300      	movs	r3, #0
 8002382:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002384:	2300      	movs	r3, #0
 8002386:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002388:	2200      	movs	r2, #0
 800238a:	6879      	ldr	r1, [r7, #4]
 800238c:	2036      	movs	r0, #54	; 0x36
 800238e:	f008 f961 	bl	800a654 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002392:	2036      	movs	r0, #54	; 0x36
 8002394:	f008 f97a 	bl	800a68c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002398:	4b1f      	ldr	r3, [pc, #124]	; (8002418 <HAL_InitTick+0xa0>)
 800239a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800239c:	4a1e      	ldr	r2, [pc, #120]	; (8002418 <HAL_InitTick+0xa0>)
 800239e:	f043 0310 	orr.w	r3, r3, #16
 80023a2:	6593      	str	r3, [r2, #88]	; 0x58
 80023a4:	4b1c      	ldr	r3, [pc, #112]	; (8002418 <HAL_InitTick+0xa0>)
 80023a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023a8:	f003 0310 	and.w	r3, r3, #16
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023b0:	f107 0210 	add.w	r2, r7, #16
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	4611      	mov	r1, r2
 80023ba:	4618      	mov	r0, r3
 80023bc:	f00a ff12 	bl	800d1e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80023c0:	f00a fee4 	bl	800d18c <HAL_RCC_GetPCLK1Freq>
 80023c4:	4603      	mov	r3, r0
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023cc:	4a13      	ldr	r2, [pc, #76]	; (800241c <HAL_InitTick+0xa4>)
 80023ce:	fba2 2303 	umull	r2, r3, r2, r3
 80023d2:	0c9b      	lsrs	r3, r3, #18
 80023d4:	3b01      	subs	r3, #1
 80023d6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80023d8:	4b11      	ldr	r3, [pc, #68]	; (8002420 <HAL_InitTick+0xa8>)
 80023da:	4a12      	ldr	r2, [pc, #72]	; (8002424 <HAL_InitTick+0xac>)
 80023dc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80023de:	4b10      	ldr	r3, [pc, #64]	; (8002420 <HAL_InitTick+0xa8>)
 80023e0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023e4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80023e6:	4a0e      	ldr	r2, [pc, #56]	; (8002420 <HAL_InitTick+0xa8>)
 80023e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ea:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80023ec:	4b0c      	ldr	r3, [pc, #48]	; (8002420 <HAL_InitTick+0xa8>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f2:	4b0b      	ldr	r3, [pc, #44]	; (8002420 <HAL_InitTick+0xa8>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80023f8:	4809      	ldr	r0, [pc, #36]	; (8002420 <HAL_InitTick+0xa8>)
 80023fa:	f00b fa7b 	bl	800d8f4 <HAL_TIM_Base_Init>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d104      	bne.n	800240e <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002404:	4806      	ldr	r0, [pc, #24]	; (8002420 <HAL_InitTick+0xa8>)
 8002406:	f00b fad7 	bl	800d9b8 <HAL_TIM_Base_Start_IT>
 800240a:	4603      	mov	r3, r0
 800240c:	e000      	b.n	8002410 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
}
 8002410:	4618      	mov	r0, r3
 8002412:	3730      	adds	r7, #48	; 0x30
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40021000 	.word	0x40021000
 800241c:	431bde83 	.word	0x431bde83
 8002420:	20008b30 	.word	0x20008b30
 8002424:	40001000 	.word	0x40001000

08002428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800242c:	e7fe      	b.n	800242c <NMI_Handler+0x4>

0800242e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800242e:	b480      	push	{r7}
 8002430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002432:	e7fe      	b.n	8002432 <HardFault_Handler+0x4>

08002434 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002438:	e7fe      	b.n	8002438 <MemManage_Handler+0x4>

0800243a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800243a:	b480      	push	{r7}
 800243c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800243e:	e7fe      	b.n	800243e <BusFault_Handler+0x4>

08002440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002444:	e7fe      	b.n	8002444 <UsageFault_Handler+0x4>

08002446 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002446:	b480      	push	{r7}
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002458:	4802      	ldr	r0, [pc, #8]	; (8002464 <DMA1_Channel6_IRQHandler+0x10>)
 800245a:	f008 fa2c 	bl	800a8b6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20008c14 	.word	0x20008c14

08002468 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800246c:	4802      	ldr	r0, [pc, #8]	; (8002478 <DMA1_Channel7_IRQHandler+0x10>)
 800246e:	f008 fa22 	bl	800a8b6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	20008c5c 	.word	0x20008c5c

0800247c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002480:	4802      	ldr	r0, [pc, #8]	; (800248c <CAN1_TX_IRQHandler+0x10>)
 8002482:	f007 fde6 	bl	800a052 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20008ab0 	.word	0x20008ab0

08002490 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002494:	4802      	ldr	r0, [pc, #8]	; (80024a0 <CAN1_RX0_IRQHandler+0x10>)
 8002496:	f007 fddc 	bl	800a052 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20008ab0 	.word	0x20008ab0

080024a4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80024a8:	4802      	ldr	r0, [pc, #8]	; (80024b4 <I2C1_EV_IRQHandler+0x10>)
 80024aa:	f009 f876 	bl	800b59a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20008ae4 	.word	0x20008ae4

080024b8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80024bc:	4802      	ldr	r0, [pc, #8]	; (80024c8 <I2C1_ER_IRQHandler+0x10>)
 80024be:	f009 f886 	bl	800b5ce <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20008ae4 	.word	0x20008ae4

080024cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80024d0:	4802      	ldr	r0, [pc, #8]	; (80024dc <TIM6_DAC_IRQHandler+0x10>)
 80024d2:	f00b fb1c 	bl	800db0e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80024d6:	bf00      	nop
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	20008b30 	.word	0x20008b30

080024e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
	return 1;
 80024e4:	2301      	movs	r3, #1
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <_kill>:

int _kill(int pid, int sig)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024fa:	f00f f9a7 	bl	801184c <__errno>
 80024fe:	4603      	mov	r3, r0
 8002500:	2216      	movs	r2, #22
 8002502:	601a      	str	r2, [r3, #0]
	return -1;
 8002504:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002508:	4618      	mov	r0, r3
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <_exit>:

void _exit (int status)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002518:	f04f 31ff 	mov.w	r1, #4294967295
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7ff ffe7 	bl	80024f0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002522:	e7fe      	b.n	8002522 <_exit+0x12>

08002524 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
 8002534:	e00a      	b.n	800254c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002536:	f3af 8000 	nop.w
 800253a:	4601      	mov	r1, r0
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	1c5a      	adds	r2, r3, #1
 8002540:	60ba      	str	r2, [r7, #8]
 8002542:	b2ca      	uxtb	r2, r1
 8002544:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	3301      	adds	r3, #1
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	697a      	ldr	r2, [r7, #20]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	429a      	cmp	r2, r3
 8002552:	dbf0      	blt.n	8002536 <_read+0x12>
	}

return len;
 8002554:	687b      	ldr	r3, [r7, #4]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3718      	adds	r7, #24
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b086      	sub	sp, #24
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256a:	2300      	movs	r3, #0
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e009      	b.n	8002584 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	1c5a      	adds	r2, r3, #1
 8002574:	60ba      	str	r2, [r7, #8]
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	4618      	mov	r0, r3
 800257a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	3301      	adds	r3, #1
 8002582:	617b      	str	r3, [r7, #20]
 8002584:	697a      	ldr	r2, [r7, #20]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	429a      	cmp	r2, r3
 800258a:	dbf1      	blt.n	8002570 <_write+0x12>
	}
	return len;
 800258c:	687b      	ldr	r3, [r7, #4]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <_close>:

int _close(int file)
{
 8002596:	b480      	push	{r7}
 8002598:	b083      	sub	sp, #12
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
	return -1;
 800259e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
 80025b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025be:	605a      	str	r2, [r3, #4]
	return 0;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <_isatty>:

int _isatty(int file)
{
 80025ce:	b480      	push	{r7}
 80025d0:	b083      	sub	sp, #12
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
	return 1;
 80025d6:	2301      	movs	r3, #1
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b085      	sub	sp, #20
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	607a      	str	r2, [r7, #4]
	return 0;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3714      	adds	r7, #20
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr
	...

08002600 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b086      	sub	sp, #24
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002608:	4a14      	ldr	r2, [pc, #80]	; (800265c <_sbrk+0x5c>)
 800260a:	4b15      	ldr	r3, [pc, #84]	; (8002660 <_sbrk+0x60>)
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002614:	4b13      	ldr	r3, [pc, #76]	; (8002664 <_sbrk+0x64>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d102      	bne.n	8002622 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <_sbrk+0x64>)
 800261e:	4a12      	ldr	r2, [pc, #72]	; (8002668 <_sbrk+0x68>)
 8002620:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002622:	4b10      	ldr	r3, [pc, #64]	; (8002664 <_sbrk+0x64>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4413      	add	r3, r2
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	429a      	cmp	r2, r3
 800262e:	d207      	bcs.n	8002640 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002630:	f00f f90c 	bl	801184c <__errno>
 8002634:	4603      	mov	r3, r0
 8002636:	220c      	movs	r2, #12
 8002638:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800263a:	f04f 33ff 	mov.w	r3, #4294967295
 800263e:	e009      	b.n	8002654 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002640:	4b08      	ldr	r3, [pc, #32]	; (8002664 <_sbrk+0x64>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002646:	4b07      	ldr	r3, [pc, #28]	; (8002664 <_sbrk+0x64>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	4a05      	ldr	r2, [pc, #20]	; (8002664 <_sbrk+0x64>)
 8002650:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002652:	68fb      	ldr	r3, [r7, #12]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	20010000 	.word	0x20010000
 8002660:	00000400 	.word	0x00000400
 8002664:	20000640 	.word	0x20000640
 8002668:	20008e00 	.word	0x20008e00

0800266c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002670:	4b15      	ldr	r3, [pc, #84]	; (80026c8 <SystemInit+0x5c>)
 8002672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002676:	4a14      	ldr	r2, [pc, #80]	; (80026c8 <SystemInit+0x5c>)
 8002678:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800267c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002680:	4b12      	ldr	r3, [pc, #72]	; (80026cc <SystemInit+0x60>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a11      	ldr	r2, [pc, #68]	; (80026cc <SystemInit+0x60>)
 8002686:	f043 0301 	orr.w	r3, r3, #1
 800268a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800268c:	4b0f      	ldr	r3, [pc, #60]	; (80026cc <SystemInit+0x60>)
 800268e:	2200      	movs	r2, #0
 8002690:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002692:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <SystemInit+0x60>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a0d      	ldr	r2, [pc, #52]	; (80026cc <SystemInit+0x60>)
 8002698:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800269c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80026a0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80026a2:	4b0a      	ldr	r3, [pc, #40]	; (80026cc <SystemInit+0x60>)
 80026a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026a8:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <SystemInit+0x60>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a07      	ldr	r2, [pc, #28]	; (80026cc <SystemInit+0x60>)
 80026b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026b4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <SystemInit+0x60>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	619a      	str	r2, [r3, #24]
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	e000ed00 	.word	0xe000ed00
 80026cc:	40021000 	.word	0x40021000

080026d0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b096      	sub	sp, #88	; 0x58
 80026d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026d6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	605a      	str	r2, [r3, #4]
 80026e0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	605a      	str	r2, [r3, #4]
 80026ec:	609a      	str	r2, [r3, #8]
 80026ee:	60da      	str	r2, [r3, #12]
 80026f0:	611a      	str	r2, [r3, #16]
 80026f2:	615a      	str	r2, [r3, #20]
 80026f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80026f6:	1d3b      	adds	r3, r7, #4
 80026f8:	222c      	movs	r2, #44	; 0x2c
 80026fa:	2100      	movs	r1, #0
 80026fc:	4618      	mov	r0, r3
 80026fe:	f00f f8ed 	bl	80118dc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002702:	4b45      	ldr	r3, [pc, #276]	; (8002818 <MX_TIM1_Init+0x148>)
 8002704:	4a45      	ldr	r2, [pc, #276]	; (800281c <MX_TIM1_Init+0x14c>)
 8002706:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002708:	4b43      	ldr	r3, [pc, #268]	; (8002818 <MX_TIM1_Init+0x148>)
 800270a:	2200      	movs	r2, #0
 800270c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800270e:	4b42      	ldr	r3, [pc, #264]	; (8002818 <MX_TIM1_Init+0x148>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002714:	4b40      	ldr	r3, [pc, #256]	; (8002818 <MX_TIM1_Init+0x148>)
 8002716:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800271a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800271c:	4b3e      	ldr	r3, [pc, #248]	; (8002818 <MX_TIM1_Init+0x148>)
 800271e:	2200      	movs	r2, #0
 8002720:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002722:	4b3d      	ldr	r3, [pc, #244]	; (8002818 <MX_TIM1_Init+0x148>)
 8002724:	2200      	movs	r2, #0
 8002726:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002728:	4b3b      	ldr	r3, [pc, #236]	; (8002818 <MX_TIM1_Init+0x148>)
 800272a:	2200      	movs	r2, #0
 800272c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800272e:	483a      	ldr	r0, [pc, #232]	; (8002818 <MX_TIM1_Init+0x148>)
 8002730:	f00b f996 	bl	800da60 <HAL_TIM_PWM_Init>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800273a:	f7ff fdf1 	bl	8002320 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800273e:	2300      	movs	r3, #0
 8002740:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002742:	2300      	movs	r3, #0
 8002744:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002746:	2300      	movs	r3, #0
 8002748:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800274a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800274e:	4619      	mov	r1, r3
 8002750:	4831      	ldr	r0, [pc, #196]	; (8002818 <MX_TIM1_Init+0x148>)
 8002752:	f00b ff15 	bl	800e580 <HAL_TIMEx_MasterConfigSynchronization>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800275c:	f7ff fde0 	bl	8002320 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002760:	2360      	movs	r3, #96	; 0x60
 8002762:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002764:	2300      	movs	r3, #0
 8002766:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002768:	2300      	movs	r3, #0
 800276a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800276c:	2300      	movs	r3, #0
 800276e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002770:	2300      	movs	r3, #0
 8002772:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002774:	2300      	movs	r3, #0
 8002776:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002778:	2300      	movs	r3, #0
 800277a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800277c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002780:	2200      	movs	r2, #0
 8002782:	4619      	mov	r1, r3
 8002784:	4824      	ldr	r0, [pc, #144]	; (8002818 <MX_TIM1_Init+0x148>)
 8002786:	f00b fae1 	bl	800dd4c <HAL_TIM_PWM_ConfigChannel>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002790:	f7ff fdc6 	bl	8002320 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002794:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002798:	2204      	movs	r2, #4
 800279a:	4619      	mov	r1, r3
 800279c:	481e      	ldr	r0, [pc, #120]	; (8002818 <MX_TIM1_Init+0x148>)
 800279e:	f00b fad5 	bl	800dd4c <HAL_TIM_PWM_ConfigChannel>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80027a8:	f7ff fdba 	bl	8002320 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027b0:	2208      	movs	r2, #8
 80027b2:	4619      	mov	r1, r3
 80027b4:	4818      	ldr	r0, [pc, #96]	; (8002818 <MX_TIM1_Init+0x148>)
 80027b6:	f00b fac9 	bl	800dd4c <HAL_TIM_PWM_ConfigChannel>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d001      	beq.n	80027c4 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80027c0:	f7ff fdae 	bl	8002320 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027c4:	2300      	movs	r3, #0
 80027c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027c8:	2300      	movs	r3, #0
 80027ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80027e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027ea:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80027ec:	2300      	movs	r3, #0
 80027ee:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027f0:	2300      	movs	r3, #0
 80027f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027f4:	1d3b      	adds	r3, r7, #4
 80027f6:	4619      	mov	r1, r3
 80027f8:	4807      	ldr	r0, [pc, #28]	; (8002818 <MX_TIM1_Init+0x148>)
 80027fa:	f00b ff27 	bl	800e64c <HAL_TIMEx_ConfigBreakDeadTime>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8002804:	f7ff fd8c 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002808:	4803      	ldr	r0, [pc, #12]	; (8002818 <MX_TIM1_Init+0x148>)
 800280a:	f000 f8c1 	bl	8002990 <HAL_TIM_MspPostInit>

}
 800280e:	bf00      	nop
 8002810:	3758      	adds	r7, #88	; 0x58
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20008bc8 	.word	0x20008bc8
 800281c:	40012c00 	.word	0x40012c00

08002820 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b096      	sub	sp, #88	; 0x58
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002826:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800282a:	2200      	movs	r2, #0
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	605a      	str	r2, [r3, #4]
 8002830:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002832:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	605a      	str	r2, [r3, #4]
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	60da      	str	r2, [r3, #12]
 8002840:	611a      	str	r2, [r3, #16]
 8002842:	615a      	str	r2, [r3, #20]
 8002844:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002846:	1d3b      	adds	r3, r7, #4
 8002848:	222c      	movs	r2, #44	; 0x2c
 800284a:	2100      	movs	r1, #0
 800284c:	4618      	mov	r0, r3
 800284e:	f00f f845 	bl	80118dc <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002852:	4b33      	ldr	r3, [pc, #204]	; (8002920 <MX_TIM15_Init+0x100>)
 8002854:	4a33      	ldr	r2, [pc, #204]	; (8002924 <MX_TIM15_Init+0x104>)
 8002856:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8002858:	4b31      	ldr	r3, [pc, #196]	; (8002920 <MX_TIM15_Init+0x100>)
 800285a:	2200      	movs	r2, #0
 800285c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800285e:	4b30      	ldr	r3, [pc, #192]	; (8002920 <MX_TIM15_Init+0x100>)
 8002860:	2200      	movs	r2, #0
 8002862:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8002864:	4b2e      	ldr	r3, [pc, #184]	; (8002920 <MX_TIM15_Init+0x100>)
 8002866:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800286a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800286c:	4b2c      	ldr	r3, [pc, #176]	; (8002920 <MX_TIM15_Init+0x100>)
 800286e:	2200      	movs	r2, #0
 8002870:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002872:	4b2b      	ldr	r3, [pc, #172]	; (8002920 <MX_TIM15_Init+0x100>)
 8002874:	2200      	movs	r2, #0
 8002876:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002878:	4b29      	ldr	r3, [pc, #164]	; (8002920 <MX_TIM15_Init+0x100>)
 800287a:	2200      	movs	r2, #0
 800287c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800287e:	4828      	ldr	r0, [pc, #160]	; (8002920 <MX_TIM15_Init+0x100>)
 8002880:	f00b f8ee 	bl	800da60 <HAL_TIM_PWM_Init>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 800288a:	f7ff fd49 	bl	8002320 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800288e:	2300      	movs	r3, #0
 8002890:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002892:	2300      	movs	r3, #0
 8002894:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002896:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800289a:	4619      	mov	r1, r3
 800289c:	4820      	ldr	r0, [pc, #128]	; (8002920 <MX_TIM15_Init+0x100>)
 800289e:	f00b fe6f 	bl	800e580 <HAL_TIMEx_MasterConfigSynchronization>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d001      	beq.n	80028ac <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80028a8:	f7ff fd3a 	bl	8002320 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028ac:	2360      	movs	r3, #96	; 0x60
 80028ae:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80028b0:	2300      	movs	r3, #0
 80028b2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028b4:	2300      	movs	r3, #0
 80028b6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80028b8:	2300      	movs	r3, #0
 80028ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028bc:	2300      	movs	r3, #0
 80028be:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028c0:	2300      	movs	r3, #0
 80028c2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80028c4:	2300      	movs	r3, #0
 80028c6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80028cc:	2204      	movs	r2, #4
 80028ce:	4619      	mov	r1, r3
 80028d0:	4813      	ldr	r0, [pc, #76]	; (8002920 <MX_TIM15_Init+0x100>)
 80028d2:	f00b fa3b 	bl	800dd4c <HAL_TIM_PWM_ConfigChannel>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80028dc:	f7ff fd20 	bl	8002320 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028e0:	2300      	movs	r3, #0
 80028e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028e8:	2300      	movs	r3, #0
 80028ea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028f0:	2300      	movs	r3, #0
 80028f2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028f8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028fa:	2300      	movs	r3, #0
 80028fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80028fe:	1d3b      	adds	r3, r7, #4
 8002900:	4619      	mov	r1, r3
 8002902:	4807      	ldr	r0, [pc, #28]	; (8002920 <MX_TIM15_Init+0x100>)
 8002904:	f00b fea2 	bl	800e64c <HAL_TIMEx_ConfigBreakDeadTime>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 800290e:	f7ff fd07 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002912:	4803      	ldr	r0, [pc, #12]	; (8002920 <MX_TIM15_Init+0x100>)
 8002914:	f000 f83c 	bl	8002990 <HAL_TIM_MspPostInit>

}
 8002918:	bf00      	nop
 800291a:	3758      	adds	r7, #88	; 0x58
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	20008b7c 	.word	0x20008b7c
 8002924:	40014000 	.word	0x40014000

08002928 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a13      	ldr	r2, [pc, #76]	; (8002984 <HAL_TIM_PWM_MspInit+0x5c>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d10c      	bne.n	8002954 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800293a:	4b13      	ldr	r3, [pc, #76]	; (8002988 <HAL_TIM_PWM_MspInit+0x60>)
 800293c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800293e:	4a12      	ldr	r2, [pc, #72]	; (8002988 <HAL_TIM_PWM_MspInit+0x60>)
 8002940:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002944:	6613      	str	r3, [r2, #96]	; 0x60
 8002946:	4b10      	ldr	r3, [pc, #64]	; (8002988 <HAL_TIM_PWM_MspInit+0x60>)
 8002948:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800294a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002952:	e010      	b.n	8002976 <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM15)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a0c      	ldr	r2, [pc, #48]	; (800298c <HAL_TIM_PWM_MspInit+0x64>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d10b      	bne.n	8002976 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800295e:	4b0a      	ldr	r3, [pc, #40]	; (8002988 <HAL_TIM_PWM_MspInit+0x60>)
 8002960:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002962:	4a09      	ldr	r2, [pc, #36]	; (8002988 <HAL_TIM_PWM_MspInit+0x60>)
 8002964:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002968:	6613      	str	r3, [r2, #96]	; 0x60
 800296a:	4b07      	ldr	r3, [pc, #28]	; (8002988 <HAL_TIM_PWM_MspInit+0x60>)
 800296c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800296e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002972:	60bb      	str	r3, [r7, #8]
 8002974:	68bb      	ldr	r3, [r7, #8]
}
 8002976:	bf00      	nop
 8002978:	3714      	adds	r7, #20
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	40012c00 	.word	0x40012c00
 8002988:	40021000 	.word	0x40021000
 800298c:	40014000 	.word	0x40014000

08002990 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08a      	sub	sp, #40	; 0x28
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a23      	ldr	r2, [pc, #140]	; (8002a3c <HAL_TIM_MspPostInit+0xac>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d11e      	bne.n	80029f0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b2:	4b23      	ldr	r3, [pc, #140]	; (8002a40 <HAL_TIM_MspPostInit+0xb0>)
 80029b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b6:	4a22      	ldr	r2, [pc, #136]	; (8002a40 <HAL_TIM_MspPostInit+0xb0>)
 80029b8:	f043 0301 	orr.w	r3, r3, #1
 80029bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029be:	4b20      	ldr	r3, [pc, #128]	; (8002a40 <HAL_TIM_MspPostInit+0xb0>)
 80029c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	613b      	str	r3, [r7, #16]
 80029c8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80029ca:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80029ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d0:	2302      	movs	r3, #2
 80029d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d4:	2300      	movs	r3, #0
 80029d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d8:	2300      	movs	r3, #0
 80029da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80029dc:	2301      	movs	r3, #1
 80029de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029e0:	f107 0314 	add.w	r3, r7, #20
 80029e4:	4619      	mov	r1, r3
 80029e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029ea:	f008 f821 	bl	800aa30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80029ee:	e021      	b.n	8002a34 <HAL_TIM_MspPostInit+0xa4>
  else if(timHandle->Instance==TIM15)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a13      	ldr	r2, [pc, #76]	; (8002a44 <HAL_TIM_MspPostInit+0xb4>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d11c      	bne.n	8002a34 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029fa:	4b11      	ldr	r3, [pc, #68]	; (8002a40 <HAL_TIM_MspPostInit+0xb0>)
 80029fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fe:	4a10      	ldr	r2, [pc, #64]	; (8002a40 <HAL_TIM_MspPostInit+0xb0>)
 8002a00:	f043 0301 	orr.w	r3, r3, #1
 8002a04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a06:	4b0e      	ldr	r3, [pc, #56]	; (8002a40 <HAL_TIM_MspPostInit+0xb0>)
 8002a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a12:	2308      	movs	r3, #8
 8002a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a16:	2302      	movs	r3, #2
 8002a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002a22:	230e      	movs	r3, #14
 8002a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a26:	f107 0314 	add.w	r3, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a30:	f007 fffe 	bl	800aa30 <HAL_GPIO_Init>
}
 8002a34:	bf00      	nop
 8002a36:	3728      	adds	r7, #40	; 0x28
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40012c00 	.word	0x40012c00
 8002a40:	40021000 	.word	0x40021000
 8002a44:	40014000 	.word	0x40014000

08002a48 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a4c:	4b14      	ldr	r3, [pc, #80]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a4e:	4a15      	ldr	r2, [pc, #84]	; (8002aa4 <MX_USART2_UART_Init+0x5c>)
 8002a50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a52:	4b13      	ldr	r3, [pc, #76]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a5a:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a60:	4b0f      	ldr	r3, [pc, #60]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a66:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a6c:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a6e:	220c      	movs	r2, #12
 8002a70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a72:	4b0b      	ldr	r3, [pc, #44]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a78:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a7e:	4b08      	ldr	r3, [pc, #32]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a84:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a8a:	4805      	ldr	r0, [pc, #20]	; (8002aa0 <MX_USART2_UART_Init+0x58>)
 8002a8c:	f00b fe74 	bl	800e778 <HAL_UART_Init>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002a96:	f7ff fc43 	bl	8002320 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a9a:	bf00      	nop
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	20008ca4 	.word	0x20008ca4
 8002aa4:	40004400 	.word	0x40004400

08002aa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08a      	sub	sp, #40	; 0x28
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab0:	f107 0314 	add.w	r3, r7, #20
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	601a      	str	r2, [r3, #0]
 8002ab8:	605a      	str	r2, [r3, #4]
 8002aba:	609a      	str	r2, [r3, #8]
 8002abc:	60da      	str	r2, [r3, #12]
 8002abe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a4a      	ldr	r2, [pc, #296]	; (8002bf0 <HAL_UART_MspInit+0x148>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	f040 808d 	bne.w	8002be6 <HAL_UART_MspInit+0x13e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002acc:	4b49      	ldr	r3, [pc, #292]	; (8002bf4 <HAL_UART_MspInit+0x14c>)
 8002ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad0:	4a48      	ldr	r2, [pc, #288]	; (8002bf4 <HAL_UART_MspInit+0x14c>)
 8002ad2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ad6:	6593      	str	r3, [r2, #88]	; 0x58
 8002ad8:	4b46      	ldr	r3, [pc, #280]	; (8002bf4 <HAL_UART_MspInit+0x14c>)
 8002ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ae4:	4b43      	ldr	r3, [pc, #268]	; (8002bf4 <HAL_UART_MspInit+0x14c>)
 8002ae6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ae8:	4a42      	ldr	r2, [pc, #264]	; (8002bf4 <HAL_UART_MspInit+0x14c>)
 8002aea:	f043 0301 	orr.w	r3, r3, #1
 8002aee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002af0:	4b40      	ldr	r3, [pc, #256]	; (8002bf4 <HAL_UART_MspInit+0x14c>)
 8002af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002af4:	f003 0301 	and.w	r3, r3, #1
 8002af8:	60fb      	str	r3, [r7, #12]
 8002afa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002afc:	2304      	movs	r3, #4
 8002afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b00:	2302      	movs	r3, #2
 8002b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b04:	2300      	movs	r3, #0
 8002b06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b0c:	2307      	movs	r3, #7
 8002b0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	4619      	mov	r1, r3
 8002b16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b1a:	f007 ff89 	bl	800aa30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b24:	2302      	movs	r3, #2
 8002b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002b30:	2303      	movs	r3, #3
 8002b32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b34:	f107 0314 	add.w	r3, r7, #20
 8002b38:	4619      	mov	r1, r3
 8002b3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b3e:	f007 ff77 	bl	800aa30 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002b42:	4b2d      	ldr	r3, [pc, #180]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b44:	4a2d      	ldr	r2, [pc, #180]	; (8002bfc <HAL_UART_MspInit+0x154>)
 8002b46:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8002b48:	4b2b      	ldr	r3, [pc, #172]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b4e:	4b2a      	ldr	r3, [pc, #168]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b54:	4b28      	ldr	r3, [pc, #160]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b5a:	4b27      	ldr	r3, [pc, #156]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b5c:	2280      	movs	r2, #128	; 0x80
 8002b5e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b60:	4b25      	ldr	r3, [pc, #148]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b66:	4b24      	ldr	r3, [pc, #144]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002b6c:	4b22      	ldr	r3, [pc, #136]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b72:	4b21      	ldr	r3, [pc, #132]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002b78:	481f      	ldr	r0, [pc, #124]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b7a:	f007 fda3 	bl	800a6c4 <HAL_DMA_Init>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8002b84:	f7ff fbcc 	bl	8002320 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a1b      	ldr	r2, [pc, #108]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b8c:	671a      	str	r2, [r3, #112]	; 0x70
 8002b8e:	4a1a      	ldr	r2, [pc, #104]	; (8002bf8 <HAL_UART_MspInit+0x150>)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002b94:	4b1a      	ldr	r3, [pc, #104]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002b96:	4a1b      	ldr	r2, [pc, #108]	; (8002c04 <HAL_UART_MspInit+0x15c>)
 8002b98:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8002b9a:	4b19      	ldr	r3, [pc, #100]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002b9c:	2202      	movs	r2, #2
 8002b9e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ba0:	4b17      	ldr	r3, [pc, #92]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002ba2:	2210      	movs	r2, #16
 8002ba4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ba6:	4b16      	ldr	r3, [pc, #88]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bac:	4b14      	ldr	r3, [pc, #80]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002bae:	2280      	movs	r2, #128	; 0x80
 8002bb0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bb2:	4b13      	ldr	r3, [pc, #76]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bb8:	4b11      	ldr	r3, [pc, #68]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002bbe:	4b10      	ldr	r3, [pc, #64]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bc4:	4b0e      	ldr	r3, [pc, #56]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002bca:	480d      	ldr	r0, [pc, #52]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002bcc:	f007 fd7a 	bl	800a6c4 <HAL_DMA_Init>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 8002bd6:	f7ff fba3 	bl	8002320 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a08      	ldr	r2, [pc, #32]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002bde:	66da      	str	r2, [r3, #108]	; 0x6c
 8002be0:	4a07      	ldr	r2, [pc, #28]	; (8002c00 <HAL_UART_MspInit+0x158>)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002be6:	bf00      	nop
 8002be8:	3728      	adds	r7, #40	; 0x28
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	40004400 	.word	0x40004400
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	20008c14 	.word	0x20008c14
 8002bfc:	4002006c 	.word	0x4002006c
 8002c00:	20008c5c 	.word	0x20008c5c
 8002c04:	40020080 	.word	0x40020080

08002c08 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002c08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c40 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c0c:	f7ff fd2e 	bl	800266c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002c10:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002c12:	e003      	b.n	8002c1c <LoopCopyDataInit>

08002c14 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002c14:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002c16:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002c18:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002c1a:	3104      	adds	r1, #4

08002c1c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002c1c:	480a      	ldr	r0, [pc, #40]	; (8002c48 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002c1e:	4b0b      	ldr	r3, [pc, #44]	; (8002c4c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002c20:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002c22:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002c24:	d3f6      	bcc.n	8002c14 <CopyDataInit>
	ldr	r2, =_sbss
 8002c26:	4a0a      	ldr	r2, [pc, #40]	; (8002c50 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002c28:	e002      	b.n	8002c30 <LoopFillZerobss>

08002c2a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002c2a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002c2c:	f842 3b04 	str.w	r3, [r2], #4

08002c30 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002c30:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <LoopForever+0x16>)
	cmp	r2, r3
 8002c32:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002c34:	d3f9      	bcc.n	8002c2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c36:	f00e fe0f 	bl	8011858 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c3a:	f7ff faa9 	bl	8002190 <main>

08002c3e <LoopForever>:

LoopForever:
    b LoopForever
 8002c3e:	e7fe      	b.n	8002c3e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002c40:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8002c44:	0801501c 	.word	0x0801501c
	ldr	r0, =_sdata
 8002c48:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002c4c:	200005c8 	.word	0x200005c8
	ldr	r2, =_sbss
 8002c50:	200005c8 	.word	0x200005c8
	ldr	r3, = _ebss
 8002c54:	20008e00 	.word	0x20008e00

08002c58 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c58:	e7fe      	b.n	8002c58 <ADC1_IRQHandler>
 8002c5a:	0000      	movs	r0, r0
 8002c5c:	0000      	movs	r0, r0
	...

08002c60 <AS7341init>:
/*
void AS7341begin(I2C_HandleTypeDef hi2c1){

}
*/
bool AS7341init(I2C_HandleTypeDef hi2c1, int32_t sensor_id){
 8002c60:	b084      	sub	sp, #16
 8002c62:	b580      	push	{r7, lr}
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	f107 0c08 	add.w	ip, r7, #8
 8002c6a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	as7341.hi2c 			= hi2c1;
 8002c6e:	4b38      	ldr	r3, [pc, #224]	; (8002d50 <AS7341init+0xf0>)
 8002c70:	4618      	mov	r0, r3
 8002c72:	f107 0308 	add.w	r3, r7, #8
 8002c76:	224c      	movs	r2, #76	; 0x4c
 8002c78:	4619      	mov	r1, r3
 8002c7a:	f00e fe21 	bl	80118c0 <memcpy>

	as7341.sensor_ID 		= sensor_id;
 8002c7e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	4b33      	ldr	r3, [pc, #204]	; (8002d50 <AS7341init+0xf0>)
 8002c84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	as7341.writing_ID		= 0x72;
 8002c88:	4b31      	ldr	r3, [pc, #196]	; (8002d50 <AS7341init+0xf0>)
 8002c8a:	2272      	movs	r2, #114	; 0x72
 8002c8c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

	as7341.astep.address_L 	= AS7341_ASTEP_L;
 8002c90:	4b2f      	ldr	r3, [pc, #188]	; (8002d50 <AS7341init+0xf0>)
 8002c92:	22ca      	movs	r2, #202	; 0xca
 8002c94:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	as7341.astep.address_H 	= AS7341_ASTEP_H;
 8002c98:	4b2d      	ldr	r3, [pc, #180]	; (8002d50 <AS7341init+0xf0>)
 8002c9a:	22cb      	movs	r2, #203	; 0xcb
 8002c9c:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	as7341.astep.value		= 1;
 8002ca0:	4b2b      	ldr	r3, [pc, #172]	; (8002d50 <AS7341init+0xf0>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

	as7341.atime.address 	= AS7341_ATIME;
 8002ca8:	4b29      	ldr	r3, [pc, #164]	; (8002d50 <AS7341init+0xf0>)
 8002caa:	2281      	movs	r2, #129	; 0x81
 8002cac:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	as7341.atime.value		= 999;
 8002cb0:	4b27      	ldr	r3, [pc, #156]	; (8002d50 <AS7341init+0xf0>)
 8002cb2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cb6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

	as7341.gain.address		= AS7341_CFG1;
 8002cba:	4b25      	ldr	r3, [pc, #148]	; (8002d50 <AS7341init+0xf0>)
 8002cbc:	22aa      	movs	r2, #170	; 0xaa
 8002cbe:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56

	as7341.integrationTime	= (as7341.atime.value + 1) * (as7341.astep.value + 1) * 2.78 / 1000;
 8002cc2:	4b23      	ldr	r3, [pc, #140]	; (8002d50 <AS7341init+0xf0>)
 8002cc4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002cc8:	3301      	adds	r3, #1
 8002cca:	4a21      	ldr	r2, [pc, #132]	; (8002d50 <AS7341init+0xf0>)
 8002ccc:	f8b2 2050 	ldrh.w	r2, [r2, #80]	; 0x50
 8002cd0:	3201      	adds	r2, #1
 8002cd2:	fb02 f303 	mul.w	r3, r2, r3
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7fd fc24 	bl	8000524 <__aeabi_i2d>
 8002cdc:	a31a      	add	r3, pc, #104	; (adr r3, 8002d48 <AS7341init+0xe8>)
 8002cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce2:	f7fd fc89 	bl	80005f8 <__aeabi_dmul>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	4610      	mov	r0, r2
 8002cec:	4619      	mov	r1, r3
 8002cee:	f04f 0200 	mov.w	r2, #0
 8002cf2:	4b18      	ldr	r3, [pc, #96]	; (8002d54 <AS7341init+0xf4>)
 8002cf4:	f7fd fdaa 	bl	800084c <__aeabi_ddiv>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	4610      	mov	r0, r2
 8002cfe:	4619      	mov	r1, r3
 8002d00:	f7fd ff52 	bl	8000ba8 <__aeabi_d2uiz>
 8002d04:	4603      	mov	r3, r0
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	4b11      	ldr	r3, [pc, #68]	; (8002d50 <AS7341init+0xf0>)
 8002d0a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

	as7341_enable_reg = 0x01; /* set PON to 1 */
 8002d0e:	4b12      	ldr	r3, [pc, #72]	; (8002d58 <AS7341init+0xf8>)
 8002d10:	2201      	movs	r2, #1
 8002d12:	701a      	strb	r2, [r3, #0]
	errAS7341 = writeRegister(AS7341_ENABLE, as7341_enable_reg);
 8002d14:	4b10      	ldr	r3, [pc, #64]	; (8002d58 <AS7341init+0xf8>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	2080      	movs	r0, #128	; 0x80
 8002d1c:	f000 fb8c 	bl	8003438 <writeRegister>
 8002d20:	4603      	mov	r3, r0
 8002d22:	461a      	mov	r2, r3
 8002d24:	4b0d      	ldr	r3, [pc, #52]	; (8002d5c <AS7341init+0xfc>)
 8002d26:	701a      	strb	r2, [r3, #0]
	return errAS7341;
 8002d28:	4b0c      	ldr	r3, [pc, #48]	; (8002d5c <AS7341init+0xfc>)
 8002d2a:	f993 3000 	ldrsb.w	r3, [r3]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	bf14      	ite	ne
 8002d32:	2301      	movne	r3, #1
 8002d34:	2300      	moveq	r3, #0
 8002d36:	b2db      	uxtb	r3, r3
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002d40:	b004      	add	sp, #16
 8002d42:	4770      	bx	lr
 8002d44:	f3af 8000 	nop.w
 8002d48:	a3d70a3d 	.word	0xa3d70a3d
 8002d4c:	40063d70 	.word	0x40063d70
 8002d50:	20008d28 	.word	0x20008d28
 8002d54:	408f4000 	.word	0x408f4000
 8002d58:	20000645 	.word	0x20000645
 8002d5c:	20000644 	.word	0x20000644

08002d60 <setASTEP>:
//TESTED
as7341_ReturnError_t setASTEP(uint16_t  astep_value) {
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	4603      	mov	r3, r0
 8002d68:	80fb      	strh	r3, [r7, #6]
	//make sure ASTEP is between 0 and 65534
	if(astep_value<0 || astep_value>=65535){
 8002d6a:	88fb      	ldrh	r3, [r7, #6]
 8002d6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d102      	bne.n	8002d7a <setASTEP+0x1a>
		return AS7341_ERROR_ASTEP_OUT_OF_RANGE;
 8002d74:	f04f 33ff 	mov.w	r3, #4294967295
 8002d78:	e01c      	b.n	8002db4 <setASTEP+0x54>
	}

	//write to the LSB astep_value
	errAS7341 = writeRegister(AS7341_ASTEP_L, astep_value);
 8002d7a:	88fb      	ldrh	r3, [r7, #6]
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	4619      	mov	r1, r3
 8002d80:	20ca      	movs	r0, #202	; 0xca
 8002d82:	f000 fb59 	bl	8003438 <writeRegister>
 8002d86:	4603      	mov	r3, r0
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4b0c      	ldr	r3, [pc, #48]	; (8002dbc <setASTEP+0x5c>)
 8002d8c:	701a      	strb	r2, [r3, #0]
	//write to the MSB astep_value
	errAS7341 = writeRegister(AS7341_ASTEP_H, astep_value>>8);
 8002d8e:	88fb      	ldrh	r3, [r7, #6]
 8002d90:	0a1b      	lsrs	r3, r3, #8
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	4619      	mov	r1, r3
 8002d98:	20cb      	movs	r0, #203	; 0xcb
 8002d9a:	f000 fb4d 	bl	8003438 <writeRegister>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	461a      	mov	r2, r3
 8002da2:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <setASTEP+0x5c>)
 8002da4:	701a      	strb	r2, [r3, #0]
	//copy value to register stm32 if everything is ok
	as7341.astep.value = astep_value;
 8002da6:	4a06      	ldr	r2, [pc, #24]	; (8002dc0 <setASTEP+0x60>)
 8002da8:	88fb      	ldrh	r3, [r7, #6]
 8002daa:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50

	return errAS7341;
 8002dae:	4b03      	ldr	r3, [pc, #12]	; (8002dbc <setASTEP+0x5c>)
 8002db0:	f993 3000 	ldrsb.w	r3, [r3]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3708      	adds	r7, #8
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	20000644 	.word	0x20000644
 8002dc0:	20008d28 	.word	0x20008d28

08002dc4 <setATIME>:

//TESTED
as7341_ReturnError_t setATIME(uint8_t atime_value) {
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b082      	sub	sp, #8
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	4603      	mov	r3, r0
 8002dcc:	71fb      	strb	r3, [r7, #7]
	//make sure ATIME is between 0 and 255
	if(atime_value<0 || atime_value>=255){
 8002dce:	79fb      	ldrb	r3, [r7, #7]
 8002dd0:	2bff      	cmp	r3, #255	; 0xff
 8002dd2:	d102      	bne.n	8002dda <setATIME+0x16>
		return AS7341_ERROR_ATIME_OUT_OF_RANGE;
 8002dd4:	f06f 0301 	mvn.w	r3, #1
 8002dd8:	e010      	b.n	8002dfc <setATIME+0x38>
	}

	//uint8_t data[] = {as7341.atime.address, atime_value};
	//set atime on AS7341
	//uint8_t data[] = {AS7341_ATIME, atime_value};
	errAS7341 = writeRegister(AS7341_ATIME, atime_value);
 8002dda:	79fb      	ldrb	r3, [r7, #7]
 8002ddc:	4619      	mov	r1, r3
 8002dde:	2081      	movs	r0, #129	; 0x81
 8002de0:	f000 fb2a 	bl	8003438 <writeRegister>
 8002de4:	4603      	mov	r3, r0
 8002de6:	461a      	mov	r2, r3
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <setATIME+0x40>)
 8002dea:	701a      	strb	r2, [r3, #0]
	//status = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, data, sizeof(data), HAL_MAX_DELAY);
	//status = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);

	as7341.atime.value = atime_value;
 8002dec:	79fb      	ldrb	r3, [r7, #7]
 8002dee:	b29a      	uxth	r2, r3
 8002df0:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <setATIME+0x44>)
 8002df2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

	return errAS7341;
 8002df6:	4b03      	ldr	r3, [pc, #12]	; (8002e04 <setATIME+0x40>)
 8002df8:	f993 3000 	ldrsb.w	r3, [r3]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	20000644 	.word	0x20000644
 8002e08:	20008d28 	.word	0x20008d28

08002e0c <setGain>:

//TESTED
as7341_ReturnError_t setGain(uint8_t gain_value) {
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
	//make sure GAIN is between 0 and 10
	if(gain_value<AS7341_GAIN_0_5X || gain_value>=AS7341_GAIN_512X){
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	2b09      	cmp	r3, #9
 8002e1a:	d902      	bls.n	8002e22 <setGain+0x16>
		return AS7341_ERROR_ATIME_OUT_OF_RANGE;
 8002e1c:	f06f 0301 	mvn.w	r3, #1
 8002e20:	e00f      	b.n	8002e42 <setGain+0x36>
	}

	//uint8_t data[] = {as7341.gain.address, gain_value};
	//set gain on AS7341
	//uint8_t data[] = {as7341.gain.address, gain_value};
	errAS7341 = writeRegister(AS7341_CFG1, gain_value);
 8002e22:	79fb      	ldrb	r3, [r7, #7]
 8002e24:	4619      	mov	r1, r3
 8002e26:	20aa      	movs	r0, #170	; 0xaa
 8002e28:	f000 fb06 	bl	8003438 <writeRegister>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	461a      	mov	r2, r3
 8002e30:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <setGain+0x40>)
 8002e32:	701a      	strb	r2, [r3, #0]
	//status = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, data, sizeof(data), HAL_MAX_DELAY);
	//status = HAL_I2C_IsDeviceReady(&as7341.hi2c, as7341.writing_ID, 10, 200);

	as7341.gain.value = gain_value;
 8002e34:	4a06      	ldr	r2, [pc, #24]	; (8002e50 <setGain+0x44>)
 8002e36:	79fb      	ldrb	r3, [r7, #7]
 8002e38:	f882 3057 	strb.w	r3, [r2, #87]	; 0x57

	return errAS7341;
 8002e3c:	4b03      	ldr	r3, [pc, #12]	; (8002e4c <setGain+0x40>)
 8002e3e:	f993 3000 	ldrsb.w	r3, [r3]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000644 	.word	0x20000644
 8002e50:	20008d28 	.word	0x20008d28

08002e54 <readAllChannels>:
	  as7341.rawToBasicCounts = raw / (gain_val * (as7341.atime.value + 1) * (as7341.astep.value + 1) * 2.78 / 1000);
	  return as7341.rawToBasicCounts;
}

//TESTED
as7341_ReturnError_t readAllChannels(uint16_t *readings_buffer) {
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af02      	add	r7, sp, #8
 8002e5a:	6078      	str	r0, [r7, #4]
	uint8_t regwrite[1];

	regwrite[0]=AS7341_CH0_DATA_L;
 8002e5c:	2395      	movs	r3, #149	; 0x95
 8002e5e:	733b      	strb	r3, [r7, #12]

    errAS7341 = setSMUXLowChannels(1);        /* Configure SMUX to read low channels */
 8002e60:	2001      	movs	r0, #1
 8002e62:	f000 fb15 	bl	8003490 <setSMUXLowChannels>
 8002e66:	4603      	mov	r3, r0
 8002e68:	461a      	mov	r2, r3
 8002e6a:	4b85      	ldr	r3, [pc, #532]	; (8003080 <readAllChannels+0x22c>)
 8002e6c:	701a      	strb	r2, [r3, #0]
    if(errAS7341){return errAS7341;}
 8002e6e:	4b84      	ldr	r3, [pc, #528]	; (8003080 <readAllChannels+0x22c>)
 8002e70:	f993 3000 	ldrsb.w	r3, [r3]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d003      	beq.n	8002e80 <readAllChannels+0x2c>
 8002e78:	4b81      	ldr	r3, [pc, #516]	; (8003080 <readAllChannels+0x22c>)
 8002e7a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e7e:	e0fa      	b.n	8003076 <readAllChannels+0x222>

    errAS7341 = enableSpectralMeasurement(1); /* Start integration */
 8002e80:	2001      	movs	r0, #1
 8002e82:	f000 f9e7 	bl	8003254 <enableSpectralMeasurement>
 8002e86:	4603      	mov	r3, r0
 8002e88:	461a      	mov	r2, r3
 8002e8a:	4b7d      	ldr	r3, [pc, #500]	; (8003080 <readAllChannels+0x22c>)
 8002e8c:	701a      	strb	r2, [r3, #0]
    if(errAS7341){return errAS7341;}
 8002e8e:	4b7c      	ldr	r3, [pc, #496]	; (8003080 <readAllChannels+0x22c>)
 8002e90:	f993 3000 	ldrsb.w	r3, [r3]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d003      	beq.n	8002ea0 <readAllChannels+0x4c>
 8002e98:	4b79      	ldr	r3, [pc, #484]	; (8003080 <readAllChannels+0x22c>)
 8002e9a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e9e:	e0ea      	b.n	8003076 <readAllChannels+0x222>
    //osDelay(500); /* IMPORTANT NEED TO GIVE TIME FOR SPECTRO TO GET READY */

    errAS7341 = delayForData(0);                 /* I'll wait for you for all time */
 8002ea0:	2000      	movs	r0, #0
 8002ea2:	f000 f8f5 	bl	8003090 <delayForData>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4b75      	ldr	r3, [pc, #468]	; (8003080 <readAllChannels+0x22c>)
 8002eac:	701a      	strb	r2, [r3, #0]
    if(errAS7341){return errAS7341;}
 8002eae:	4b74      	ldr	r3, [pc, #464]	; (8003080 <readAllChannels+0x22c>)
 8002eb0:	f993 3000 	ldrsb.w	r3, [r3]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d003      	beq.n	8002ec0 <readAllChannels+0x6c>
 8002eb8:	4b71      	ldr	r3, [pc, #452]	; (8003080 <readAllChannels+0x22c>)
 8002eba:	f993 3000 	ldrsb.w	r3, [r3]
 8002ebe:	e0da      	b.n	8003076 <readAllChannels+0x222>


    errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, 1, HAL_MAX_DELAY);
 8002ec0:	4b70      	ldr	r3, [pc, #448]	; (8003084 <readAllChannels+0x230>)
 8002ec2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002ec6:	b299      	uxth	r1, r3
 8002ec8:	f107 020c 	add.w	r2, r7, #12
 8002ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	486b      	ldr	r0, [pc, #428]	; (8003084 <readAllChannels+0x230>)
 8002ed6:	f008 f86f 	bl	800afb8 <HAL_I2C_Master_Transmit>
 8002eda:	4603      	mov	r3, r0
 8002edc:	b25a      	sxtb	r2, r3
 8002ede:	4b68      	ldr	r3, [pc, #416]	; (8003080 <readAllChannels+0x22c>)
 8002ee0:	701a      	strb	r2, [r3, #0]
    errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 8002ee2:	4b68      	ldr	r3, [pc, #416]	; (8003084 <readAllChannels+0x230>)
 8002ee4:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002ee8:	b299      	uxth	r1, r3
 8002eea:	23c8      	movs	r3, #200	; 0xc8
 8002eec:	220a      	movs	r2, #10
 8002eee:	4865      	ldr	r0, [pc, #404]	; (8003084 <readAllChannels+0x230>)
 8002ef0:	f008 fa4c 	bl	800b38c <HAL_I2C_IsDeviceReady>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	b25a      	sxtb	r2, r3
 8002ef8:	4b61      	ldr	r3, [pc, #388]	; (8003080 <readAllChannels+0x22c>)
 8002efa:	701a      	strb	r2, [r3, #0]

  	errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, sizeof(regwrite), HAL_MAX_DELAY);
 8002efc:	4b61      	ldr	r3, [pc, #388]	; (8003084 <readAllChannels+0x230>)
 8002efe:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002f02:	b299      	uxth	r1, r3
 8002f04:	f107 020c 	add.w	r2, r7, #12
 8002f08:	f04f 33ff 	mov.w	r3, #4294967295
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	2301      	movs	r3, #1
 8002f10:	485c      	ldr	r0, [pc, #368]	; (8003084 <readAllChannels+0x230>)
 8002f12:	f008 f851 	bl	800afb8 <HAL_I2C_Master_Transmit>
 8002f16:	4603      	mov	r3, r0
 8002f18:	b25a      	sxtb	r2, r3
 8002f1a:	4b59      	ldr	r3, [pc, #356]	; (8003080 <readAllChannels+0x22c>)
 8002f1c:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 8002f1e:	4b59      	ldr	r3, [pc, #356]	; (8003084 <readAllChannels+0x230>)
 8002f20:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002f24:	b299      	uxth	r1, r3
 8002f26:	23c8      	movs	r3, #200	; 0xc8
 8002f28:	220a      	movs	r2, #10
 8002f2a:	4856      	ldr	r0, [pc, #344]	; (8003084 <readAllChannels+0x230>)
 8002f2c:	f008 fa2e 	bl	800b38c <HAL_I2C_IsDeviceReady>
 8002f30:	4603      	mov	r3, r0
 8002f32:	b25a      	sxtb	r2, r3
 8002f34:	4b52      	ldr	r3, [pc, #328]	; (8003080 <readAllChannels+0x22c>)
 8002f36:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, (uint8_t *)as7341._channel_readings, 12, HAL_MAX_DELAY);
 8002f38:	4b52      	ldr	r3, [pc, #328]	; (8003084 <readAllChannels+0x230>)
 8002f3a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002f3e:	b299      	uxth	r1, r3
 8002f40:	f04f 33ff 	mov.w	r3, #4294967295
 8002f44:	9300      	str	r3, [sp, #0]
 8002f46:	230c      	movs	r3, #12
 8002f48:	4a4f      	ldr	r2, [pc, #316]	; (8003088 <readAllChannels+0x234>)
 8002f4a:	484e      	ldr	r0, [pc, #312]	; (8003084 <readAllChannels+0x230>)
 8002f4c:	f008 f928 	bl	800b1a0 <HAL_I2C_Master_Receive>
 8002f50:	4603      	mov	r3, r0
 8002f52:	b25a      	sxtb	r2, r3
 8002f54:	4b4a      	ldr	r3, [pc, #296]	; (8003080 <readAllChannels+0x22c>)
 8002f56:	701a      	strb	r2, [r3, #0]

  	if(errAS7341){return errAS7341;}
 8002f58:	4b49      	ldr	r3, [pc, #292]	; (8003080 <readAllChannels+0x22c>)
 8002f5a:	f993 3000 	ldrsb.w	r3, [r3]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d003      	beq.n	8002f6a <readAllChannels+0x116>
 8002f62:	4b47      	ldr	r3, [pc, #284]	; (8003080 <readAllChannels+0x22c>)
 8002f64:	f993 3000 	ldrsb.w	r3, [r3]
 8002f68:	e085      	b.n	8003076 <readAllChannels+0x222>

  	errAS7341 = setSMUXLowChannels(0);       /* Configure SMUX to read high channels */
 8002f6a:	2000      	movs	r0, #0
 8002f6c:	f000 fa90 	bl	8003490 <setSMUXLowChannels>
 8002f70:	4603      	mov	r3, r0
 8002f72:	461a      	mov	r2, r3
 8002f74:	4b42      	ldr	r3, [pc, #264]	; (8003080 <readAllChannels+0x22c>)
 8002f76:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8002f78:	4b41      	ldr	r3, [pc, #260]	; (8003080 <readAllChannels+0x22c>)
 8002f7a:	f993 3000 	ldrsb.w	r3, [r3]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d003      	beq.n	8002f8a <readAllChannels+0x136>
 8002f82:	4b3f      	ldr	r3, [pc, #252]	; (8003080 <readAllChannels+0x22c>)
 8002f84:	f993 3000 	ldrsb.w	r3, [r3]
 8002f88:	e075      	b.n	8003076 <readAllChannels+0x222>

  	errAS7341 = enableSpectralMeasurement(1); /* Start integration */
 8002f8a:	2001      	movs	r0, #1
 8002f8c:	f000 f962 	bl	8003254 <enableSpectralMeasurement>
 8002f90:	4603      	mov	r3, r0
 8002f92:	461a      	mov	r2, r3
 8002f94:	4b3a      	ldr	r3, [pc, #232]	; (8003080 <readAllChannels+0x22c>)
 8002f96:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8002f98:	4b39      	ldr	r3, [pc, #228]	; (8003080 <readAllChannels+0x22c>)
 8002f9a:	f993 3000 	ldrsb.w	r3, [r3]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d003      	beq.n	8002faa <readAllChannels+0x156>
 8002fa2:	4b37      	ldr	r3, [pc, #220]	; (8003080 <readAllChannels+0x22c>)
 8002fa4:	f993 3000 	ldrsb.w	r3, [r3]
 8002fa8:	e065      	b.n	8003076 <readAllChannels+0x222>
  	//osDelay(500); /* IMPORTANT NEED TO GIVE TIME FOR SPECTRO TO GET READY */

  	errAS7341 = delayForData(0);                 /* I'll wait for you for all time */
 8002faa:	2000      	movs	r0, #0
 8002fac:	f000 f870 	bl	8003090 <delayForData>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	4b32      	ldr	r3, [pc, #200]	; (8003080 <readAllChannels+0x22c>)
 8002fb6:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8002fb8:	4b31      	ldr	r3, [pc, #196]	; (8003080 <readAllChannels+0x22c>)
 8002fba:	f993 3000 	ldrsb.w	r3, [r3]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <readAllChannels+0x176>
 8002fc2:	4b2f      	ldr	r3, [pc, #188]	; (8003080 <readAllChannels+0x22c>)
 8002fc4:	f993 3000 	ldrsb.w	r3, [r3]
 8002fc8:	e055      	b.n	8003076 <readAllChannels+0x222>

  	errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, 1, HAL_MAX_DELAY);
 8002fca:	4b2e      	ldr	r3, [pc, #184]	; (8003084 <readAllChannels+0x230>)
 8002fcc:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002fd0:	b299      	uxth	r1, r3
 8002fd2:	f107 020c 	add.w	r2, r7, #12
 8002fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	2301      	movs	r3, #1
 8002fde:	4829      	ldr	r0, [pc, #164]	; (8003084 <readAllChannels+0x230>)
 8002fe0:	f007 ffea 	bl	800afb8 <HAL_I2C_Master_Transmit>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	b25a      	sxtb	r2, r3
 8002fe8:	4b25      	ldr	r3, [pc, #148]	; (8003080 <readAllChannels+0x22c>)
 8002fea:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 8002fec:	4b25      	ldr	r3, [pc, #148]	; (8003084 <readAllChannels+0x230>)
 8002fee:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002ff2:	b299      	uxth	r1, r3
 8002ff4:	23c8      	movs	r3, #200	; 0xc8
 8002ff6:	220a      	movs	r2, #10
 8002ff8:	4822      	ldr	r0, [pc, #136]	; (8003084 <readAllChannels+0x230>)
 8002ffa:	f008 f9c7 	bl	800b38c <HAL_I2C_IsDeviceReady>
 8002ffe:	4603      	mov	r3, r0
 8003000:	b25a      	sxtb	r2, r3
 8003002:	4b1f      	ldr	r3, [pc, #124]	; (8003080 <readAllChannels+0x22c>)
 8003004:	701a      	strb	r2, [r3, #0]

  	errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, sizeof(regwrite), HAL_MAX_DELAY);
 8003006:	4b1f      	ldr	r3, [pc, #124]	; (8003084 <readAllChannels+0x230>)
 8003008:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800300c:	b299      	uxth	r1, r3
 800300e:	f107 020c 	add.w	r2, r7, #12
 8003012:	f04f 33ff 	mov.w	r3, #4294967295
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	2301      	movs	r3, #1
 800301a:	481a      	ldr	r0, [pc, #104]	; (8003084 <readAllChannels+0x230>)
 800301c:	f007 ffcc 	bl	800afb8 <HAL_I2C_Master_Transmit>
 8003020:	4603      	mov	r3, r0
 8003022:	b25a      	sxtb	r2, r3
 8003024:	4b16      	ldr	r3, [pc, #88]	; (8003080 <readAllChannels+0x22c>)
 8003026:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 8003028:	4b16      	ldr	r3, [pc, #88]	; (8003084 <readAllChannels+0x230>)
 800302a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800302e:	b299      	uxth	r1, r3
 8003030:	23c8      	movs	r3, #200	; 0xc8
 8003032:	220a      	movs	r2, #10
 8003034:	4813      	ldr	r0, [pc, #76]	; (8003084 <readAllChannels+0x230>)
 8003036:	f008 f9a9 	bl	800b38c <HAL_I2C_IsDeviceReady>
 800303a:	4603      	mov	r3, r0
 800303c:	b25a      	sxtb	r2, r3
 800303e:	4b10      	ldr	r3, [pc, #64]	; (8003080 <readAllChannels+0x22c>)
 8003040:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, (uint8_t *)&as7341._channel_readings[6], 12, HAL_MAX_DELAY);
 8003042:	4b10      	ldr	r3, [pc, #64]	; (8003084 <readAllChannels+0x230>)
 8003044:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8003048:	b299      	uxth	r1, r3
 800304a:	f04f 33ff 	mov.w	r3, #4294967295
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	230c      	movs	r3, #12
 8003052:	4a0e      	ldr	r2, [pc, #56]	; (800308c <readAllChannels+0x238>)
 8003054:	480b      	ldr	r0, [pc, #44]	; (8003084 <readAllChannels+0x230>)
 8003056:	f008 f8a3 	bl	800b1a0 <HAL_I2C_Master_Receive>
 800305a:	4603      	mov	r3, r0
 800305c:	b25a      	sxtb	r2, r3
 800305e:	4b08      	ldr	r3, [pc, #32]	; (8003080 <readAllChannels+0x22c>)
 8003060:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8003062:	4b07      	ldr	r3, [pc, #28]	; (8003080 <readAllChannels+0x22c>)
 8003064:	f993 3000 	ldrsb.w	r3, [r3]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d003      	beq.n	8003074 <readAllChannels+0x220>
 800306c:	4b04      	ldr	r3, [pc, #16]	; (8003080 <readAllChannels+0x22c>)
 800306e:	f993 3000 	ldrsb.w	r3, [r3]
 8003072:	e000      	b.n	8003076 <readAllChannels+0x222>

	return AS7341_ERROR_NO;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	20000644 	.word	0x20000644
 8003084:	20008d28 	.word	0x20008d28
 8003088:	20008d8c 	.word	0x20008d8c
 800308c:	20008d98 	.word	0x20008d98

08003090 <delayForData>:

//TESTED
as7341_ReturnError_t delayForData(int waitTime) {
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
	if(waitTime == 0){
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d10a      	bne.n	80030b4 <delayForData+0x24>
		while(!getIsDataReady()) {
 800309e:	bf00      	nop
 80030a0:	f000 f910 	bl	80032c4 <getIsDataReady>
 80030a4:	4603      	mov	r3, r0
 80030a6:	f083 0301 	eor.w	r3, r3, #1
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1f7      	bne.n	80030a0 <delayForData+0x10>
			/* TODO add a timeout */
		}
		return AS7341_ERROR_NO;
 80030b0:	2300      	movs	r3, #0
 80030b2:	e000      	b.n	80030b6 <delayForData+0x26>
	}

	return AS7341_ERROR_NO;
 80030b4:	2300      	movs	r3, #0
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3708      	adds	r7, #8
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}
	...

080030c0 <getChannel>:

	//as7341._channel_readings[channel] = ((as7341._channel_readings[channel] & 0x00FF) << 8) | (as7341._channel_readings[channel]>>8);
	return AS7341_ERROR_NO;
}
//TESTED
uint16_t getChannel(as7341_color_channel_t channel) {
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	4603      	mov	r3, r0
 80030c8:	71fb      	strb	r3, [r7, #7]
	/*  Swap msb and lsb  */
	return (((as7341._channel_readings[channel] & 0x00FF) << 8) | (as7341._channel_readings[channel]>>8));
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	4a0c      	ldr	r2, [pc, #48]	; (8003100 <getChannel+0x40>)
 80030ce:	3330      	adds	r3, #48	; 0x30
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	4413      	add	r3, r2
 80030d4:	889b      	ldrh	r3, [r3, #4]
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	b21a      	sxth	r2, r3
 80030da:	79fb      	ldrb	r3, [r7, #7]
 80030dc:	4908      	ldr	r1, [pc, #32]	; (8003100 <getChannel+0x40>)
 80030de:	3330      	adds	r3, #48	; 0x30
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	440b      	add	r3, r1
 80030e4:	889b      	ldrh	r3, [r3, #4]
 80030e6:	0a1b      	lsrs	r3, r3, #8
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	b21b      	sxth	r3, r3
 80030ec:	4313      	orrs	r3, r2
 80030ee:	b21b      	sxth	r3, r3
 80030f0:	b29b      	uxth	r3, r3
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	20008d28 	.word	0x20008d28

08003104 <setup_F1F4_Clear_NIR>:
	  default:
	    return 0;
	  }
}

void setup_F1F4_Clear_NIR() {
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  // SMUX Config for F1,F2,F3,F4,NIR,Clear
  writeRegister((0x00), (0x30)); // F3 left set to ADC2
 8003108:	2130      	movs	r1, #48	; 0x30
 800310a:	2000      	movs	r0, #0
 800310c:	f000 f994 	bl	8003438 <writeRegister>
  writeRegister((0x01), (0x01)); // F1 left set to ADC0
 8003110:	2101      	movs	r1, #1
 8003112:	2001      	movs	r0, #1
 8003114:	f000 f990 	bl	8003438 <writeRegister>
  writeRegister((0x02), (0x00)); // Reserved or disabled
 8003118:	2100      	movs	r1, #0
 800311a:	2002      	movs	r0, #2
 800311c:	f000 f98c 	bl	8003438 <writeRegister>
  writeRegister((0x03), (0x00)); // F8 left disabled
 8003120:	2100      	movs	r1, #0
 8003122:	2003      	movs	r0, #3
 8003124:	f000 f988 	bl	8003438 <writeRegister>
  writeRegister((0x04), (0x00)); // F6 left disabled
 8003128:	2100      	movs	r1, #0
 800312a:	2004      	movs	r0, #4
 800312c:	f000 f984 	bl	8003438 <writeRegister>
  writeRegister((0x05), (0x42)); // F4 left connected to ADC3/f2 left connected to ADC1
 8003130:	2142      	movs	r1, #66	; 0x42
 8003132:	2005      	movs	r0, #5
 8003134:	f000 f980 	bl	8003438 <writeRegister>
  writeRegister((0x06), (0x00)); // F5 left disbled
 8003138:	2100      	movs	r1, #0
 800313a:	2006      	movs	r0, #6
 800313c:	f000 f97c 	bl	8003438 <writeRegister>
  writeRegister((0x07), (0x00)); // F7 left disbled
 8003140:	2100      	movs	r1, #0
 8003142:	2007      	movs	r0, #7
 8003144:	f000 f978 	bl	8003438 <writeRegister>
  writeRegister((0x08), (0x50)); // CLEAR connected to ADC4
 8003148:	2150      	movs	r1, #80	; 0x50
 800314a:	2008      	movs	r0, #8
 800314c:	f000 f974 	bl	8003438 <writeRegister>
  writeRegister((0x09), (0x00)); // F5 right disabled
 8003150:	2100      	movs	r1, #0
 8003152:	2009      	movs	r0, #9
 8003154:	f000 f970 	bl	8003438 <writeRegister>
  writeRegister((0x0A), (0x00)); // F7 right disabled
 8003158:	2100      	movs	r1, #0
 800315a:	200a      	movs	r0, #10
 800315c:	f000 f96c 	bl	8003438 <writeRegister>
  writeRegister((0x0B), (0x00)); // Reserved or disabled
 8003160:	2100      	movs	r1, #0
 8003162:	200b      	movs	r0, #11
 8003164:	f000 f968 	bl	8003438 <writeRegister>
  writeRegister((0x0C), (0x20)); // F2 right connected to ADC1
 8003168:	2120      	movs	r1, #32
 800316a:	200c      	movs	r0, #12
 800316c:	f000 f964 	bl	8003438 <writeRegister>
  writeRegister((0x0D), (0x04)); // F4 right connected to ADC3
 8003170:	2104      	movs	r1, #4
 8003172:	200d      	movs	r0, #13
 8003174:	f000 f960 	bl	8003438 <writeRegister>
  writeRegister((0x0E), (0x00)); // F6/F8 right disabled
 8003178:	2100      	movs	r1, #0
 800317a:	200e      	movs	r0, #14
 800317c:	f000 f95c 	bl	8003438 <writeRegister>
  writeRegister((0x0F), (0x30)); // F3 right connected to AD2
 8003180:	2130      	movs	r1, #48	; 0x30
 8003182:	200f      	movs	r0, #15
 8003184:	f000 f958 	bl	8003438 <writeRegister>
  writeRegister((0x10), (0x01)); // F1 right connected to AD0
 8003188:	2101      	movs	r1, #1
 800318a:	2010      	movs	r0, #16
 800318c:	f000 f954 	bl	8003438 <writeRegister>
  writeRegister((0x11), (0x50)); // CLEAR right connected to AD4
 8003190:	2150      	movs	r1, #80	; 0x50
 8003192:	2011      	movs	r0, #17
 8003194:	f000 f950 	bl	8003438 <writeRegister>
  writeRegister((0x12), (0x00)); // Reserved or disabled
 8003198:	2100      	movs	r1, #0
 800319a:	2012      	movs	r0, #18
 800319c:	f000 f94c 	bl	8003438 <writeRegister>
  writeRegister((0x13), (0x06)); // NIR connected to ADC5
 80031a0:	2106      	movs	r1, #6
 80031a2:	2013      	movs	r0, #19
 80031a4:	f000 f948 	bl	8003438 <writeRegister>
}
 80031a8:	bf00      	nop
 80031aa:	bd80      	pop	{r7, pc}

080031ac <setup_F5F8_Clear_NIR>:

void setup_F5F8_Clear_NIR() {
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  // SMUX Config for F5,F6,F7,F8,NIR,Clear
  writeRegister((0x00), (0x00)); // F3 left disable
 80031b0:	2100      	movs	r1, #0
 80031b2:	2000      	movs	r0, #0
 80031b4:	f000 f940 	bl	8003438 <writeRegister>
  writeRegister((0x01), (0x00)); // F1 left disable
 80031b8:	2100      	movs	r1, #0
 80031ba:	2001      	movs	r0, #1
 80031bc:	f000 f93c 	bl	8003438 <writeRegister>
  writeRegister((0x02), (0x00)); // reserved/disable
 80031c0:	2100      	movs	r1, #0
 80031c2:	2002      	movs	r0, #2
 80031c4:	f000 f938 	bl	8003438 <writeRegister>
  writeRegister((0x03), (0x40)); // F8 left connected to ADC3
 80031c8:	2140      	movs	r1, #64	; 0x40
 80031ca:	2003      	movs	r0, #3
 80031cc:	f000 f934 	bl	8003438 <writeRegister>
  writeRegister((0x04), (0x02)); // F6 left connected to ADC1
 80031d0:	2102      	movs	r1, #2
 80031d2:	2004      	movs	r0, #4
 80031d4:	f000 f930 	bl	8003438 <writeRegister>
  writeRegister((0x05), (0x00)); // F4/ F2 disabled
 80031d8:	2100      	movs	r1, #0
 80031da:	2005      	movs	r0, #5
 80031dc:	f000 f92c 	bl	8003438 <writeRegister>
  writeRegister((0x06), (0x10)); // F5 left connected to ADC0
 80031e0:	2110      	movs	r1, #16
 80031e2:	2006      	movs	r0, #6
 80031e4:	f000 f928 	bl	8003438 <writeRegister>
  writeRegister((0x07), (0x03)); // F7 left connected to ADC2
 80031e8:	2103      	movs	r1, #3
 80031ea:	2007      	movs	r0, #7
 80031ec:	f000 f924 	bl	8003438 <writeRegister>
  writeRegister((0x08), (0x50)); // CLEAR Connected to ADC4
 80031f0:	2150      	movs	r1, #80	; 0x50
 80031f2:	2008      	movs	r0, #8
 80031f4:	f000 f920 	bl	8003438 <writeRegister>
  writeRegister((0x09), (0x10)); // F5 right connected to ADC0
 80031f8:	2110      	movs	r1, #16
 80031fa:	2009      	movs	r0, #9
 80031fc:	f000 f91c 	bl	8003438 <writeRegister>
  writeRegister((0x0A), (0x03)); // F7 right connected to ADC2
 8003200:	2103      	movs	r1, #3
 8003202:	200a      	movs	r0, #10
 8003204:	f000 f918 	bl	8003438 <writeRegister>
  writeRegister((0x0B), (0x00)); // Reserved or disabled
 8003208:	2100      	movs	r1, #0
 800320a:	200b      	movs	r0, #11
 800320c:	f000 f914 	bl	8003438 <writeRegister>
  writeRegister((0x0C), (0x00)); // F2 right disabled
 8003210:	2100      	movs	r1, #0
 8003212:	200c      	movs	r0, #12
 8003214:	f000 f910 	bl	8003438 <writeRegister>
  writeRegister((0x0D), (0x00)); // F4 right disabled
 8003218:	2100      	movs	r1, #0
 800321a:	200d      	movs	r0, #13
 800321c:	f000 f90c 	bl	8003438 <writeRegister>
  writeRegister((0x0E), (0x24)); // F8 right connected to ADC2/ F6 right connected to ADC1
 8003220:	2124      	movs	r1, #36	; 0x24
 8003222:	200e      	movs	r0, #14
 8003224:	f000 f908 	bl	8003438 <writeRegister>
  writeRegister((0x0F), (0x00)); // F3 right disabled
 8003228:	2100      	movs	r1, #0
 800322a:	200f      	movs	r0, #15
 800322c:	f000 f904 	bl	8003438 <writeRegister>
  writeRegister((0x10), (0x00)); // F1 right disabled
 8003230:	2100      	movs	r1, #0
 8003232:	2010      	movs	r0, #16
 8003234:	f000 f900 	bl	8003438 <writeRegister>
  writeRegister((0x11), (0x50)); // CLEAR right connected to AD4
 8003238:	2150      	movs	r1, #80	; 0x50
 800323a:	2011      	movs	r0, #17
 800323c:	f000 f8fc 	bl	8003438 <writeRegister>
  writeRegister((0x12), (0x00)); // Reserved or disabled
 8003240:	2100      	movs	r1, #0
 8003242:	2012      	movs	r0, #18
 8003244:	f000 f8f8 	bl	8003438 <writeRegister>
  writeRegister((0x13), (0x06)); // NIR connected to ADC5
 8003248:	2106      	movs	r1, #6
 800324a:	2013      	movs	r0, #19
 800324c:	f000 f8f4 	bl	8003438 <writeRegister>
}
 8003250:	bf00      	nop
 8003252:	bd80      	pop	{r7, pc}

08003254 <enableSpectralMeasurement>:
	uint8_t regWrite[] = {AS7341_ENABLE, 0x01}; //PON to 1
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regWrite, sizeof(regWrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200) != HAL_OK);
}

as7341_ReturnError_t enableSpectralMeasurement(bool enable_measurement) {
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af02      	add	r7, sp, #8
 800325a:	4603      	mov	r3, r0
 800325c:	71fb      	strb	r3, [r7, #7]
	uint8_t regwrite[2];
	regwrite[0] = AS7341_ENABLE;
 800325e:	2380      	movs	r3, #128	; 0x80
 8003260:	733b      	strb	r3, [r7, #12]

	/*
	 * 	   Changing the n_th bit to x
	 *     (number & ~(1UL << n)) will clear the nth bit and (x << n) will set the nth bit to x
	 */
	as7341_enable_reg = (as7341_enable_reg & ~(1UL << 0x01)) | (enable_measurement << 0x01); /* setting as7341_enable_reg bit 0x01 SP_EN to enable_measurement  */
 8003262:	4b16      	ldr	r3, [pc, #88]	; (80032bc <enableSpectralMeasurement+0x68>)
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	f023 0302 	bic.w	r3, r3, #2
 800326a:	b2da      	uxtb	r2, r3
 800326c:	79fb      	ldrb	r3, [r7, #7]
 800326e:	005b      	lsls	r3, r3, #1
 8003270:	b2db      	uxtb	r3, r3
 8003272:	4313      	orrs	r3, r2
 8003274:	b2da      	uxtb	r2, r3
 8003276:	4b11      	ldr	r3, [pc, #68]	; (80032bc <enableSpectralMeasurement+0x68>)
 8003278:	701a      	strb	r2, [r3, #0]
	regwrite[1] = as7341_enable_reg;
 800327a:	4b10      	ldr	r3, [pc, #64]	; (80032bc <enableSpectralMeasurement+0x68>)
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY)!=HAL_OK);
 8003280:	bf00      	nop
 8003282:	f107 020c 	add.w	r2, r7, #12
 8003286:	f04f 33ff 	mov.w	r3, #4294967295
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	2302      	movs	r3, #2
 800328e:	2172      	movs	r1, #114	; 0x72
 8003290:	480b      	ldr	r0, [pc, #44]	; (80032c0 <enableSpectralMeasurement+0x6c>)
 8003292:	f007 fe91 	bl	800afb8 <HAL_I2C_Master_Transmit>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1f2      	bne.n	8003282 <enableSpectralMeasurement+0x2e>
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
 800329c:	bf00      	nop
 800329e:	23c8      	movs	r3, #200	; 0xc8
 80032a0:	220a      	movs	r2, #10
 80032a2:	2172      	movs	r1, #114	; 0x72
 80032a4:	4806      	ldr	r0, [pc, #24]	; (80032c0 <enableSpectralMeasurement+0x6c>)
 80032a6:	f008 f871 	bl	800b38c <HAL_I2C_IsDeviceReady>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1f6      	bne.n	800329e <enableSpectralMeasurement+0x4a>

  return AS7341_ERROR_NO;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	20000645 	.word	0x20000645
 80032c0:	20008d28 	.word	0x20008d28

080032c4 <getIsDataReady>:
	uint8_t regwrite[]={AS7341_ENABLE,0x00}; //PON to 1
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
}

bool getIsDataReady(){
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af02      	add	r7, sp, #8
	uint8_t regwrite[2];
	uint8_t regRead[1];

	regwrite[0] = AS7341_STATUS2;
 80032ca:	23a3      	movs	r3, #163	; 0xa3
 80032cc:	713b      	strb	r3, [r7, #4]
	status = HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, 1, HAL_MAX_DELAY);
 80032ce:	1d3a      	adds	r2, r7, #4
 80032d0:	f04f 33ff 	mov.w	r3, #4294967295
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	2301      	movs	r3, #1
 80032d8:	2172      	movs	r1, #114	; 0x72
 80032da:	4820      	ldr	r0, [pc, #128]	; (800335c <getIsDataReady+0x98>)
 80032dc:	f007 fe6c 	bl	800afb8 <HAL_I2C_Master_Transmit>
 80032e0:	4603      	mov	r3, r0
 80032e2:	461a      	mov	r2, r3
 80032e4:	4b1e      	ldr	r3, [pc, #120]	; (8003360 <getIsDataReady+0x9c>)
 80032e6:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200);
 80032e8:	23c8      	movs	r3, #200	; 0xc8
 80032ea:	220a      	movs	r2, #10
 80032ec:	2172      	movs	r1, #114	; 0x72
 80032ee:	481b      	ldr	r0, [pc, #108]	; (800335c <getIsDataReady+0x98>)
 80032f0:	f008 f84c 	bl	800b38c <HAL_I2C_IsDeviceReady>
 80032f4:	4603      	mov	r3, r0
 80032f6:	461a      	mov	r2, r3
 80032f8:	4b19      	ldr	r3, [pc, #100]	; (8003360 <getIsDataReady+0x9c>)
 80032fa:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, regRead, sizeof(regRead), HAL_MAX_DELAY);
 80032fc:	4b17      	ldr	r3, [pc, #92]	; (800335c <getIsDataReady+0x98>)
 80032fe:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8003302:	b299      	uxth	r1, r3
 8003304:	463a      	mov	r2, r7
 8003306:	f04f 33ff 	mov.w	r3, #4294967295
 800330a:	9300      	str	r3, [sp, #0]
 800330c:	2301      	movs	r3, #1
 800330e:	4813      	ldr	r0, [pc, #76]	; (800335c <getIsDataReady+0x98>)
 8003310:	f007 ff46 	bl	800b1a0 <HAL_I2C_Master_Receive>
 8003314:	4603      	mov	r3, r0
 8003316:	461a      	mov	r2, r3
 8003318:	4b11      	ldr	r3, [pc, #68]	; (8003360 <getIsDataReady+0x9c>)
 800331a:	701a      	strb	r2, [r3, #0]
	 *  register clears that status bit. In this way, the user should read the STATUS register, handle all
	 *  indicated event(s) and then write the register value back to STATUS to clear the handled events.
	 *  Writing “0” will not clear those bits if they have a value of “1”, which means that new events that
	 *  occurred since the last read of the STATUS register will not be accidentally cleared.
	 */
	if(regRead[0]>>6){
 800331c:	783b      	ldrb	r3, [r7, #0]
 800331e:	099b      	lsrs	r3, r3, #6
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00e      	beq.n	8003344 <getIsDataReady+0x80>
    	regwrite[1] = regRead[0];
 8003326:	783b      	ldrb	r3, [r7, #0]
 8003328:	717b      	strb	r3, [r7, #5]
    	status = HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY);
 800332a:	1d3a      	adds	r2, r7, #4
 800332c:	f04f 33ff 	mov.w	r3, #4294967295
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	2302      	movs	r3, #2
 8003334:	2172      	movs	r1, #114	; 0x72
 8003336:	4809      	ldr	r0, [pc, #36]	; (800335c <getIsDataReady+0x98>)
 8003338:	f007 fe3e 	bl	800afb8 <HAL_I2C_Master_Transmit>
 800333c:	4603      	mov	r3, r0
 800333e:	461a      	mov	r2, r3
 8003340:	4b07      	ldr	r3, [pc, #28]	; (8003360 <getIsDataReady+0x9c>)
 8003342:	701a      	strb	r2, [r3, #0]
    }

    return (regRead[0]>>6);
 8003344:	783b      	ldrb	r3, [r7, #0]
 8003346:	099b      	lsrs	r3, r3, #6
 8003348:	b2db      	uxtb	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	bf14      	ite	ne
 800334e:	2301      	movne	r3, #1
 8003350:	2300      	moveq	r3, #0
 8003352:	b2db      	uxtb	r3, r3
}
 8003354:	4618      	mov	r0, r3
 8003356:	3708      	adds	r7, #8
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	20008d28 	.word	0x20008d28
 8003360:	20008da8 	.word	0x20008da8

08003364 <enableSMUX>:
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regWrite, sizeof(regWrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
	return 1;
}*/

bool enableSMUX() {
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af02      	add	r7, sp, #8

	/*
	 * 	   Changing the n_th bit to x
	 *     (number & ~(1UL << n)) will clear the nth bit and (x << n) will set the nth bit to x
	 */
	as7341_enable_reg = (as7341_enable_reg & ~(1UL << 0x04)) | (0x01 << 0x04); /* setting as7341_enable_reg bit 0x04 SMUXEN to 0x01 (activate)  */
 800336a:	4b18      	ldr	r3, [pc, #96]	; (80033cc <enableSMUX+0x68>)
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	f043 0310 	orr.w	r3, r3, #16
 8003372:	b2da      	uxtb	r2, r3
 8003374:	4b15      	ldr	r3, [pc, #84]	; (80033cc <enableSMUX+0x68>)
 8003376:	701a      	strb	r2, [r3, #0]
	status = writeRegister(AS7341_ENABLE, as7341_enable_reg);
 8003378:	4b14      	ldr	r3, [pc, #80]	; (80033cc <enableSMUX+0x68>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	4619      	mov	r1, r3
 800337e:	2080      	movs	r0, #128	; 0x80
 8003380:	f000 f85a 	bl	8003438 <writeRegister>
 8003384:	4603      	mov	r3, r0
 8003386:	b2da      	uxtb	r2, r3
 8003388:	4b11      	ldr	r3, [pc, #68]	; (80033d0 <enableSMUX+0x6c>)
 800338a:	701a      	strb	r2, [r3, #0]

	regwrite[0] = AS7341_ENABLE;
 800338c:	2380      	movs	r3, #128	; 0x80
 800338e:	713b      	strb	r3, [r7, #4]
		 * To read a register, it must be selected with an I2C write operation by sending the appropriate register pointer
		 * (Note that if you have written this register right before the read then you do not have to send again its address to the pointer register,
		 * as you have already set it during write). Then with an I2C read operation.
		 *
		 * */
		status = HAL_I2C_Master_Receive(&as7341.hi2c, 0x72, regRead, sizeof(regRead), HAL_MAX_DELAY);
 8003390:	463a      	mov	r2, r7
 8003392:	f04f 33ff 	mov.w	r3, #4294967295
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	2301      	movs	r3, #1
 800339a:	2172      	movs	r1, #114	; 0x72
 800339c:	480d      	ldr	r0, [pc, #52]	; (80033d4 <enableSMUX+0x70>)
 800339e:	f007 feff 	bl	800b1a0 <HAL_I2C_Master_Receive>
 80033a2:	4603      	mov	r3, r0
 80033a4:	461a      	mov	r2, r3
 80033a6:	4b0a      	ldr	r3, [pc, #40]	; (80033d0 <enableSMUX+0x6c>)
 80033a8:	701a      	strb	r2, [r3, #0]
	}while((regRead[0]>>4)!=0x01); /* TODO add timeout */
 80033aa:	783b      	ldrb	r3, [r7, #0]
 80033ac:	091b      	lsrs	r3, r3, #4
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d1ed      	bne.n	8003390 <enableSMUX+0x2c>

    return status;
 80033b4:	4b06      	ldr	r3, [pc, #24]	; (80033d0 <enableSMUX+0x6c>)
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	bf14      	ite	ne
 80033bc:	2301      	movne	r3, #1
 80033be:	2300      	moveq	r3, #0
 80033c0:	b2db      	uxtb	r3, r3
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	20000645 	.word	0x20000645
 80033d0:	20008da8 	.word	0x20008da8
 80033d4:	20008d28 	.word	0x20008d28

080033d8 <setSMUXCommand>:
	while(HAL_I2C_Master_Receive(&as7341.hi2c, 0x72, read, sizeof(read), HAL_MAX_DELAY)!= HAL_OK);

	return read[0];
}

bool setSMUXCommand(as7341_smux_cmd_t command) {
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af02      	add	r7, sp, #8
 80033de:	4603      	mov	r3, r0
 80033e0:	71fb      	strb	r3, [r7, #7]
	uint8_t regwrite[2];
	status = 0; /* TODO check if needs to be set to 0 */
 80033e2:	4b13      	ldr	r3, [pc, #76]	; (8003430 <setSMUXCommand+0x58>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	701a      	strb	r2, [r3, #0]

	regwrite[0] = AS7341_CFG6;
 80033e8:	23af      	movs	r3, #175	; 0xaf
 80033ea:	733b      	strb	r3, [r7, #12]
	regwrite[1] = command<<3;
 80033ec:	79fb      	ldrb	r3, [r7, #7]
 80033ee:	00db      	lsls	r3, r3, #3
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY)!=HAL_OK);
 80033f4:	bf00      	nop
 80033f6:	f107 020c 	add.w	r2, r7, #12
 80033fa:	f04f 33ff 	mov.w	r3, #4294967295
 80033fe:	9300      	str	r3, [sp, #0]
 8003400:	2302      	movs	r3, #2
 8003402:	2172      	movs	r1, #114	; 0x72
 8003404:	480b      	ldr	r0, [pc, #44]	; (8003434 <setSMUXCommand+0x5c>)
 8003406:	f007 fdd7 	bl	800afb8 <HAL_I2C_Master_Transmit>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d1f2      	bne.n	80033f6 <setSMUXCommand+0x1e>
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
 8003410:	bf00      	nop
 8003412:	23c8      	movs	r3, #200	; 0xc8
 8003414:	220a      	movs	r2, #10
 8003416:	2172      	movs	r1, #114	; 0x72
 8003418:	4806      	ldr	r0, [pc, #24]	; (8003434 <setSMUXCommand+0x5c>)
 800341a:	f007 ffb7 	bl	800b38c <HAL_I2C_IsDeviceReady>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1f6      	bne.n	8003412 <setSMUXCommand+0x3a>

	return AS7341_ERROR_NO;
 8003424:	2300      	movs	r3, #0
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	20008da8 	.word	0x20008da8
 8003434:	20008d28 	.word	0x20008d28

08003438 <writeRegister>:

as7341_ReturnError_t writeRegister(uint8_t addr, uint8_t val) {
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af02      	add	r7, sp, #8
 800343e:	4603      	mov	r3, r0
 8003440:	460a      	mov	r2, r1
 8003442:	71fb      	strb	r3, [r7, #7]
 8003444:	4613      	mov	r3, r2
 8003446:	71bb      	strb	r3, [r7, #6]
	uint8_t data[] = {addr, val};
 8003448:	79fb      	ldrb	r3, [r7, #7]
 800344a:	733b      	strb	r3, [r7, #12]
 800344c:	79bb      	ldrb	r3, [r7, #6]
 800344e:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, data, sizeof(data), HAL_MAX_DELAY) != HAL_OK);
 8003450:	bf00      	nop
 8003452:	f107 020c 	add.w	r2, r7, #12
 8003456:	f04f 33ff 	mov.w	r3, #4294967295
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	2302      	movs	r3, #2
 800345e:	2172      	movs	r1, #114	; 0x72
 8003460:	480a      	ldr	r0, [pc, #40]	; (800348c <writeRegister+0x54>)
 8003462:	f007 fda9 	bl	800afb8 <HAL_I2C_Master_Transmit>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d1f2      	bne.n	8003452 <writeRegister+0x1a>
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
 800346c:	bf00      	nop
 800346e:	23c8      	movs	r3, #200	; 0xc8
 8003470:	220a      	movs	r2, #10
 8003472:	2172      	movs	r1, #114	; 0x72
 8003474:	4805      	ldr	r0, [pc, #20]	; (800348c <writeRegister+0x54>)
 8003476:	f007 ff89 	bl	800b38c <HAL_I2C_IsDeviceReady>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d1f6      	bne.n	800346e <writeRegister+0x36>
	return AS7341_ERROR_NO;
 8003480:	2300      	movs	r3, #0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	20008d28 	.word	0x20008d28

08003490 <setSMUXLowChannels>:
	status = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, &as7341.astep.value, 1, HAL_MAX_DELAY);
	return AS7341_ERROR_NO;
}

*/
as7341_ReturnError_t setSMUXLowChannels(bool f1_f4) {
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	71fb      	strb	r3, [r7, #7]
  as7341_ReturnError_t err = AS7341_ERROR_NO;
 800349a:	2300      	movs	r3, #0
 800349c:	73fb      	strb	r3, [r7, #15]
  err = enableSpectralMeasurement(0);
 800349e:	2000      	movs	r0, #0
 80034a0:	f7ff fed8 	bl	8003254 <enableSpectralMeasurement>
 80034a4:	4603      	mov	r3, r0
 80034a6:	73fb      	strb	r3, [r7, #15]
  err = setSMUXCommand(AS7341_SMUX_CMD_WRITE);
 80034a8:	2002      	movs	r0, #2
 80034aa:	f7ff ff95 	bl	80033d8 <setSMUXCommand>
 80034ae:	4603      	mov	r3, r0
 80034b0:	73fb      	strb	r3, [r7, #15]
  if (f1_f4) {
 80034b2:	79fb      	ldrb	r3, [r7, #7]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d002      	beq.n	80034be <setSMUXLowChannels+0x2e>
    setup_F1F4_Clear_NIR();
 80034b8:	f7ff fe24 	bl	8003104 <setup_F1F4_Clear_NIR>
 80034bc:	e001      	b.n	80034c2 <setSMUXLowChannels+0x32>
  } else {
    setup_F5F8_Clear_NIR();
 80034be:	f7ff fe75 	bl	80031ac <setup_F5F8_Clear_NIR>
  }
  err = enableSMUX();
 80034c2:	f7ff ff4f 	bl	8003364 <enableSMUX>
 80034c6:	4603      	mov	r3, r0
 80034c8:	73fb      	strb	r3, [r7, #15]
  return err;
 80034ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
	...

080034d8 <CO_ODF_1003>:
 * Function for accessing _Pre-Defined Error Field_ (index 0x1003) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1003(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1003(CO_ODF_arg_t *ODF_arg){
 80034d8:	b480      	push	{r7}
 80034da:	b087      	sub	sp, #28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
    CO_EMpr_t *emPr;
    uint8_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 80034e0:	2300      	movs	r3, #0
 80034e2:	617b      	str	r3, [r7, #20]

    emPr = (CO_EMpr_t*) ODF_arg->object;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	613b      	str	r3, [r7, #16]
    value = ODF_arg->data[0];
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	73fb      	strb	r3, [r7, #15]

    if(ODF_arg->reading){
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	7ddb      	ldrb	r3, [r3, #23]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d016      	beq.n	8003528 <CO_ODF_1003+0x50>
        uint8_t noOfErrors;
        noOfErrors = emPr->preDefErrNoOfErrors;
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	7a5b      	ldrb	r3, [r3, #9]
 80034fe:	73bb      	strb	r3, [r7, #14]

        if(ODF_arg->subIndex == 0U){
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	7d9b      	ldrb	r3, [r3, #22]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d104      	bne.n	8003512 <CO_ODF_1003+0x3a>
            ODF_arg->data[0] = noOfErrors;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	7bba      	ldrb	r2, [r7, #14]
 800350e:	701a      	strb	r2, [r3, #0]
 8003510:	e01a      	b.n	8003548 <CO_ODF_1003+0x70>
        }
        else if(ODF_arg->subIndex > noOfErrors){
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	7d9b      	ldrb	r3, [r3, #22]
 8003516:	7bba      	ldrb	r2, [r7, #14]
 8003518:	429a      	cmp	r2, r3
 800351a:	d202      	bcs.n	8003522 <CO_ODF_1003+0x4a>
            ret = CO_SDO_AB_NO_DATA;
 800351c:	4b0e      	ldr	r3, [pc, #56]	; (8003558 <CO_ODF_1003+0x80>)
 800351e:	617b      	str	r3, [r7, #20]
 8003520:	e012      	b.n	8003548 <CO_ODF_1003+0x70>
        }
        else{
            ret = CO_SDO_AB_NONE;
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
 8003526:	e00f      	b.n	8003548 <CO_ODF_1003+0x70>
        }
    }
    else{
        /* only '0' may be written to subIndex 0 */
        if(ODF_arg->subIndex == 0U){
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	7d9b      	ldrb	r3, [r3, #22]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d109      	bne.n	8003544 <CO_ODF_1003+0x6c>
            if(value == 0U){
 8003530:	7bfb      	ldrb	r3, [r7, #15]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d103      	bne.n	800353e <CO_ODF_1003+0x66>
                emPr->preDefErrNoOfErrors = 0U;
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	2200      	movs	r2, #0
 800353a:	725a      	strb	r2, [r3, #9]
 800353c:	e004      	b.n	8003548 <CO_ODF_1003+0x70>
            }
            else{
                ret = CO_SDO_AB_INVALID_VALUE;
 800353e:	4b07      	ldr	r3, [pc, #28]	; (800355c <CO_ODF_1003+0x84>)
 8003540:	617b      	str	r3, [r7, #20]
 8003542:	e001      	b.n	8003548 <CO_ODF_1003+0x70>
            }
        }
        else{
            ret = CO_SDO_AB_READONLY;
 8003544:	4b06      	ldr	r3, [pc, #24]	; (8003560 <CO_ODF_1003+0x88>)
 8003546:	617b      	str	r3, [r7, #20]
        }
    }

    return ret;
 8003548:	697b      	ldr	r3, [r7, #20]
}
 800354a:	4618      	mov	r0, r3
 800354c:	371c      	adds	r7, #28
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	08000024 	.word	0x08000024
 800355c:	06090030 	.word	0x06090030
 8003560:	06010002 	.word	0x06010002

08003564 <CO_ODF_1014>:
 * Function for accessing _COB ID EMCY_ (index 0x1014) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1014(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1014(CO_ODF_arg_t *ODF_arg){
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
    uint8_t *nodeId;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 800356c:	2300      	movs	r3, #0
 800356e:	617b      	str	r3, [r7, #20]

    nodeId = (uint8_t*) ODF_arg->object;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	613b      	str	r3, [r7, #16]
    value = CO_getUint32(ODF_arg->data);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	4618      	mov	r0, r3
 800357c:	f002 f932 	bl	80057e4 <CO_getUint32>
 8003580:	60f8      	str	r0, [r7, #12]

    /* add nodeId to the value */
    if(ODF_arg->reading){
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	7ddb      	ldrb	r3, [r3, #23]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00a      	beq.n	80035a0 <CO_ODF_1014+0x3c>
        CO_setUint32(ODF_arg->data, value + *nodeId);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685a      	ldr	r2, [r3, #4]
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	4619      	mov	r1, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	440b      	add	r3, r1
 8003598:	4619      	mov	r1, r3
 800359a:	4610      	mov	r0, r2
 800359c:	f002 f939 	bl	8005812 <CO_setUint32>
    }

    return ret;
 80035a0:	697b      	ldr	r3, [r7, #20]
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3718      	adds	r7, #24
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
	...

080035ac <CO_EM_init>:
        uint32_t               *preDefErr,
        uint8_t                 preDefErrSize,
        CO_CANmodule_t         *CANdev,
        uint16_t                CANdevTxIdx,
        uint16_t                CANidTxEM)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b088      	sub	sp, #32
 80035b0:	af02      	add	r7, sp, #8
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
 80035b8:	603b      	str	r3, [r7, #0]
    uint8_t i;

    /* verify arguments */
    if(em==NULL || emPr==NULL || SDO==NULL || errorStatusBits==NULL ||
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d015      	beq.n	80035ec <CO_EM_init+0x40>
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d012      	beq.n	80035ec <CO_EM_init+0x40>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00f      	beq.n	80035ec <CO_EM_init+0x40>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00c      	beq.n	80035ec <CO_EM_init+0x40>
 80035d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80035d6:	2b05      	cmp	r3, #5
 80035d8:	d908      	bls.n	80035ec <CO_EM_init+0x40>
        errorStatusBitsSize<6U || errorRegister==NULL || preDefErr==NULL || CANdev==NULL){
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d005      	beq.n	80035ec <CO_EM_init+0x40>
 80035e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d002      	beq.n	80035ec <CO_EM_init+0x40>
 80035e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d102      	bne.n	80035f2 <CO_EM_init+0x46>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80035ec:	f04f 33ff 	mov.w	r3, #4294967295
 80035f0:	e06f      	b.n	80036d2 <CO_EM_init+0x126>
    }

    /* Configure object variables */
    em->errorStatusBits         = errorStatusBits;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	601a      	str	r2, [r3, #0]
    em->errorStatusBitsSize     = errorStatusBitsSize;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80035fe:	711a      	strb	r2, [r3, #4]
    em->bufEnd                  = em->buf + (CO_EM_INTERNAL_BUFFER_SIZE * 8);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	3305      	adds	r3, #5
 8003604:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	659a      	str	r2, [r3, #88]	; 0x58
    em->bufWritePtr             = em->buf;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	1d5a      	adds	r2, r3, #5
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	65da      	str	r2, [r3, #92]	; 0x5c
    em->bufReadPtr              = em->buf;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	1d5a      	adds	r2, r3, #5
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	661a      	str	r2, [r3, #96]	; 0x60
    em->bufFull                 = 0U;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2200      	movs	r2, #0
 8003620:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    em->wrongErrorReport        = 0U;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    em->pFunctSignal            = NULL;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	669a      	str	r2, [r3, #104]	; 0x68
    emPr->em                    = em;
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	68fa      	ldr	r2, [r7, #12]
 8003636:	60da      	str	r2, [r3, #12]
    emPr->errorRegister         = errorRegister;
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800363c:	601a      	str	r2, [r3, #0]
    emPr->preDefErr             = preDefErr;
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003642:	605a      	str	r2, [r3, #4]
    emPr->preDefErrSize         = preDefErrSize;
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800364a:	721a      	strb	r2, [r3, #8]
    emPr->preDefErrNoOfErrors   = 0U;
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2200      	movs	r2, #0
 8003650:	725a      	strb	r2, [r3, #9]
    emPr->inhibitEmTimer        = 0U;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2200      	movs	r2, #0
 8003656:	815a      	strh	r2, [r3, #10]

    /* clear error status bits */
    for(i=0U; i<errorStatusBitsSize; i++){
 8003658:	2300      	movs	r3, #0
 800365a:	75fb      	strb	r3, [r7, #23]
 800365c:	e008      	b.n	8003670 <CO_EM_init+0xc4>
        em->errorStatusBits[i] = 0U;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	7dfb      	ldrb	r3, [r7, #23]
 8003664:	4413      	add	r3, r2
 8003666:	2200      	movs	r2, #0
 8003668:	701a      	strb	r2, [r3, #0]
    for(i=0U; i<errorStatusBitsSize; i++){
 800366a:	7dfb      	ldrb	r3, [r7, #23]
 800366c:	3301      	adds	r3, #1
 800366e:	75fb      	strb	r3, [r7, #23]
 8003670:	7dfa      	ldrb	r2, [r7, #23]
 8003672:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003676:	429a      	cmp	r2, r3
 8003678:	d3f1      	bcc.n	800365e <CO_EM_init+0xb2>
    }

    /* Configure Object dictionary entry at index 0x1003 and 0x1014 */
    CO_OD_configure(SDO, OD_H1003_PREDEF_ERR_FIELD, CO_ODF_1003, (void*)emPr, 0, 0U);
 800367a:	2300      	movs	r3, #0
 800367c:	9301      	str	r3, [sp, #4]
 800367e:	2300      	movs	r3, #0
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	4a15      	ldr	r2, [pc, #84]	; (80036dc <CO_EM_init+0x130>)
 8003686:	f241 0103 	movw	r1, #4099	; 0x1003
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f002 faac 	bl	8005be8 <CO_OD_configure>
    CO_OD_configure(SDO, OD_H1014_COBID_EMERGENCY, CO_ODF_1014, (void*)&SDO->nodeId, 0, 0U);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3360      	adds	r3, #96	; 0x60
 8003694:	2200      	movs	r2, #0
 8003696:	9201      	str	r2, [sp, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	9200      	str	r2, [sp, #0]
 800369c:	4a10      	ldr	r2, [pc, #64]	; (80036e0 <CO_EM_init+0x134>)
 800369e:	f241 0114 	movw	r1, #4116	; 0x1014
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f002 faa0 	bl	8005be8 <CO_OD_configure>

    /* configure emergency message CAN transmission */
    emPr->CANdev = CANdev;
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036ac:	611a      	str	r2, [r3, #16]
    emPr->CANdev->em = (void*)em; /* update pointer inside CAN device. */
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	61da      	str	r2, [r3, #28]
    emPr->CANtxBuff = CO_CANtxBufferInit(
 80036b6:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80036b8:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 80036ba:	2300      	movs	r3, #0
 80036bc:	9301      	str	r3, [sp, #4]
 80036be:	2308      	movs	r3, #8
 80036c0:	9300      	str	r3, [sp, #0]
 80036c2:	2300      	movs	r3, #0
 80036c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80036c6:	f004 fb80 	bl	8007dca <CO_CANtxBufferInit>
 80036ca:	4602      	mov	r2, r0
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	615a      	str	r2, [r3, #20]
            CANidTxEM,          /* CAN identifier */
            0,                  /* rtr */
            8U,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */

    return CO_ERROR_NO;
 80036d0:	2300      	movs	r3, #0
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3718      	adds	r7, #24
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	080034d9 	.word	0x080034d9
 80036e0:	08003565 	.word	0x08003565

080036e4 <CO_EM_process>:
void CO_EM_process(
        CO_EMpr_t              *emPr,
        bool_t                  NMTisPreOrOperational,
        uint16_t                timeDifference_100us,
        uint16_t                emInhTime)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b088      	sub	sp, #32
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	4608      	mov	r0, r1
 80036ee:	4611      	mov	r1, r2
 80036f0:	461a      	mov	r2, r3
 80036f2:	4603      	mov	r3, r0
 80036f4:	72fb      	strb	r3, [r7, #11]
 80036f6:	460b      	mov	r3, r1
 80036f8:	813b      	strh	r3, [r7, #8]
 80036fa:	4613      	mov	r3, r2
 80036fc:	80fb      	strh	r3, [r7, #6]

    CO_EM_t *em = emPr->em;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	61bb      	str	r3, [r7, #24]
    uint8_t errorRegister;

    /* verify errors from driver and other */
    CO_CANverifyErrors(emPr->CANdev);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	4618      	mov	r0, r3
 800370a:	f004 fc58 	bl	8007fbe <CO_CANverifyErrors>
    if(em->wrongErrorReport != 0U){
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00c      	beq.n	8003732 <CO_EM_process+0x4e>
        CO_errorReport(em, CO_EM_WRONG_ERROR_REPORT, CO_EMC_SOFTWARE_INTERNAL, (uint32_t)em->wrongErrorReport);
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 800371e:	f44f 42c2 	mov.w	r2, #24832	; 0x6100
 8003722:	2128      	movs	r1, #40	; 0x28
 8003724:	69b8      	ldr	r0, [r7, #24]
 8003726:	f000 f8cf 	bl	80038c8 <CO_errorReport>
        em->wrongErrorReport = 0U;
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    }


    /* calculate Error register */
    errorRegister = 0U;
 8003732:	2300      	movs	r3, #0
 8003734:	77fb      	strb	r3, [r7, #31]
    /* generic error */
    if(em->errorStatusBits[5]){
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	3305      	adds	r3, #5
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d003      	beq.n	800374a <CO_EM_process+0x66>
        errorRegister |= CO_ERR_REG_GENERIC_ERR;
 8003742:	7ffb      	ldrb	r3, [r7, #31]
 8003744:	f043 0301 	orr.w	r3, r3, #1
 8003748:	77fb      	strb	r3, [r7, #31]
    }
    /* communication error (overrun, error state) */
    if(em->errorStatusBits[2] || em->errorStatusBits[3]){
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	3302      	adds	r3, #2
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d105      	bne.n	8003762 <CO_EM_process+0x7e>
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	3303      	adds	r3, #3
 800375c:	781b      	ldrb	r3, [r3, #0]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d003      	beq.n	800376a <CO_EM_process+0x86>
        errorRegister |= CO_ERR_REG_COMM_ERR;
 8003762:	7ffb      	ldrb	r3, [r7, #31]
 8003764:	f043 0310 	orr.w	r3, r3, #16
 8003768:	77fb      	strb	r3, [r7, #31]
    }
    *emPr->errorRegister = (*emPr->errorRegister & 0xEEU) | errorRegister;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	f023 0311 	bic.w	r3, r3, #17
 8003774:	b2d9      	uxtb	r1, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	7ffa      	ldrb	r2, [r7, #31]
 800377c:	430a      	orrs	r2, r1
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	701a      	strb	r2, [r3, #0]

    /* inhibit time */
    if(emPr->inhibitEmTimer < emInhTime){
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	895b      	ldrh	r3, [r3, #10]
 8003786:	88fa      	ldrh	r2, [r7, #6]
 8003788:	429a      	cmp	r2, r3
 800378a:	d906      	bls.n	800379a <CO_EM_process+0xb6>
        emPr->inhibitEmTimer += timeDifference_100us;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	895a      	ldrh	r2, [r3, #10]
 8003790:	893b      	ldrh	r3, [r7, #8]
 8003792:	4413      	add	r3, r2
 8003794:	b29a      	uxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	815a      	strh	r2, [r3, #10]
    }

    /* send Emergency message. */
    if(     NMTisPreOrOperational &&
 800379a:	7afb      	ldrb	r3, [r7, #11]
 800379c:	2b00      	cmp	r3, #0
 800379e:	f000 808f 	beq.w	80038c0 <CO_EM_process+0x1dc>
            !emPr->CANtxBuff->bufferFull &&
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	7b5b      	ldrb	r3, [r3, #13]
 80037a8:	b2db      	uxtb	r3, r3
    if(     NMTisPreOrOperational &&
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	f040 8088 	bne.w	80038c0 <CO_EM_process+0x1dc>
            emPr->inhibitEmTimer >= emInhTime &&
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	895b      	ldrh	r3, [r3, #10]
            !emPr->CANtxBuff->bufferFull &&
 80037b4:	88fa      	ldrh	r2, [r7, #6]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	f200 8082 	bhi.w	80038c0 <CO_EM_process+0x1dc>
            (em->bufReadPtr != em->bufWritePtr || em->bufFull))
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
            emPr->inhibitEmTimer >= emInhTime &&
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d104      	bne.n	80037d2 <CO_EM_process+0xee>
            (em->bufReadPtr != em->bufWritePtr || em->bufFull))
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d076      	beq.n	80038c0 <CO_EM_process+0x1dc>
    {
        uint32_t preDEF;    /* preDefinedErrorField */
        
        /* add error register */
        em->bufReadPtr[2] = *emPr->errorRegister;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037da:	3302      	adds	r3, #2
 80037dc:	7812      	ldrb	r2, [r2, #0]
 80037de:	701a      	strb	r2, [r3, #0]

        /* copy data to CAN emergency message */
        CO_memcpy(emPr->CANtxBuff->data, em->bufReadPtr, 8U);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	1d58      	adds	r0, r3, #5
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037ea:	2208      	movs	r2, #8
 80037ec:	4619      	mov	r1, r3
 80037ee:	f001 ffd9 	bl	80057a4 <CO_memcpy>
        CO_memcpy((uint8_t*)&preDEF, em->bufReadPtr, 4U);
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80037f6:	f107 0314 	add.w	r3, r7, #20
 80037fa:	2204      	movs	r2, #4
 80037fc:	4618      	mov	r0, r3
 80037fe:	f001 ffd1 	bl	80057a4 <CO_memcpy>
        em->bufReadPtr += 8;
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003806:	f103 0208 	add.w	r2, r3, #8
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Update read buffer pointer and reset inhibit timer */
        if(em->bufReadPtr == em->bufEnd){
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003816:	429a      	cmp	r2, r3
 8003818:	d103      	bne.n	8003822 <CO_EM_process+0x13e>
            em->bufReadPtr = em->buf;
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	1d5a      	adds	r2, r3, #5
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	661a      	str	r2, [r3, #96]	; 0x60
        }
        emPr->inhibitEmTimer = 0U;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	815a      	strh	r2, [r3, #10]

        /* verify message buffer overflow, then clear full flag */
        if(em->bufFull == 2U){
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800382e:	2b02      	cmp	r3, #2
 8003830:	d10b      	bne.n	800384a <CO_EM_process+0x166>
            em->bufFull = 0U;    /* will be updated below */
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
            CO_errorReport(em, CO_EM_EMERGENCY_BUFFER_FULL, CO_EMC_GENERIC, 0U);
 800383a:	2300      	movs	r3, #0
 800383c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003840:	2120      	movs	r1, #32
 8003842:	69b8      	ldr	r0, [r7, #24]
 8003844:	f000 f840 	bl	80038c8 <CO_errorReport>
 8003848:	e003      	b.n	8003852 <CO_EM_process+0x16e>
        }
        else{
            em->bufFull = 0;
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
        }

        /* write to 'pre-defined error field' (object dictionary, index 0x1003) */
        if(emPr->preDefErr){
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d029      	beq.n	80038ae <CO_EM_process+0x1ca>
            uint8_t i;

            if(emPr->preDefErrNoOfErrors < emPr->preDefErrSize)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	7a5a      	ldrb	r2, [r3, #9]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	7a1b      	ldrb	r3, [r3, #8]
 8003862:	429a      	cmp	r2, r3
 8003864:	d205      	bcs.n	8003872 <CO_EM_process+0x18e>
                emPr->preDefErrNoOfErrors++;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	7a5b      	ldrb	r3, [r3, #9]
 800386a:	3301      	adds	r3, #1
 800386c:	b2da      	uxtb	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	725a      	strb	r2, [r3, #9]
            for(i=emPr->preDefErrNoOfErrors-1; i>0; i--)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	7a5b      	ldrb	r3, [r3, #9]
 8003876:	3b01      	subs	r3, #1
 8003878:	77bb      	strb	r3, [r7, #30]
 800387a:	e011      	b.n	80038a0 <CO_EM_process+0x1bc>
                emPr->preDefErr[i] = emPr->preDefErr[i-1];
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	7fbb      	ldrb	r3, [r7, #30]
 8003882:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003886:	3b01      	subs	r3, #1
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	441a      	add	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6859      	ldr	r1, [r3, #4]
 8003890:	7fbb      	ldrb	r3, [r7, #30]
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	440b      	add	r3, r1
 8003896:	6812      	ldr	r2, [r2, #0]
 8003898:	601a      	str	r2, [r3, #0]
            for(i=emPr->preDefErrNoOfErrors-1; i>0; i--)
 800389a:	7fbb      	ldrb	r3, [r7, #30]
 800389c:	3b01      	subs	r3, #1
 800389e:	77bb      	strb	r3, [r7, #30]
 80038a0:	7fbb      	ldrb	r3, [r7, #30]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1ea      	bne.n	800387c <CO_EM_process+0x198>
            emPr->preDefErr[0] = preDEF;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	697a      	ldr	r2, [r7, #20]
 80038ac:	601a      	str	r2, [r3, #0]
        }

        /* send CAN message */
        CO_CANsend(emPr->CANdev, emPr->CANtxBuff);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	691a      	ldr	r2, [r3, #16]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	4619      	mov	r1, r3
 80038b8:	4610      	mov	r0, r2
 80038ba:	f004 fac9 	bl	8007e50 <CO_CANsend>
    }

    return;
 80038be:	bf00      	nop
 80038c0:	bf00      	nop
}
 80038c2:	3720      	adds	r7, #32
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <CO_errorReport>:


/******************************************************************************/
void CO_errorReport(CO_EM_t *em, const uint8_t errorBit, const uint16_t errorCode, const uint32_t infoCode){
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b08c      	sub	sp, #48	; 0x30
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	607b      	str	r3, [r7, #4]
 80038d2:	460b      	mov	r3, r1
 80038d4:	72fb      	strb	r3, [r7, #11]
 80038d6:	4613      	mov	r3, r2
 80038d8:	813b      	strh	r3, [r7, #8]
    uint8_t index = errorBit >> 3;
 80038da:	7afb      	ldrb	r3, [r7, #11]
 80038dc:	08db      	lsrs	r3, r3, #3
 80038de:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    uint8_t bitmask = 1 << (errorBit & 0x7);
 80038e2:	7afb      	ldrb	r3, [r7, #11]
 80038e4:	f003 0307 	and.w	r3, r3, #7
 80038e8:	2201      	movs	r2, #1
 80038ea:	fa02 f303 	lsl.w	r3, r2, r3
 80038ee:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    uint8_t *errorStatusBits = 0;
 80038f2:	2300      	movs	r3, #0
 80038f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool_t sendEmergency = true;
 80038f6:	2301      	movs	r3, #1
 80038f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if(em == NULL){
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d103      	bne.n	800390a <CO_errorReport+0x42>
        sendEmergency = false;
 8003902:	2300      	movs	r3, #0
 8003904:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003908:	e01e      	b.n	8003948 <CO_errorReport+0x80>
    }
    else if(index >= em->errorStatusBitsSize){
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	791b      	ldrb	r3, [r3, #4]
 800390e:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8003912:	429a      	cmp	r2, r3
 8003914:	d307      	bcc.n	8003926 <CO_errorReport+0x5e>
        /* if errorBit value not supported, send emergency 'CO_EM_WRONG_ERROR_REPORT' */
        em->wrongErrorReport = errorBit;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	7afa      	ldrb	r2, [r7, #11]
 800391a:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
        sendEmergency = false;
 800391e:	2300      	movs	r3, #0
 8003920:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003924:	e010      	b.n	8003948 <CO_errorReport+0x80>
    }
    else{
        errorStatusBits = &em->errorStatusBits[index];
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800392e:	4413      	add	r3, r2
 8003930:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* if error was already reported, do nothing */
        if((*errorStatusBits & bitmask) != 0){
 8003932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003934:	781a      	ldrb	r2, [r3, #0]
 8003936:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800393a:	4013      	ands	r3, r2
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d002      	beq.n	8003948 <CO_errorReport+0x80>
            sendEmergency = false;
 8003942:	2300      	movs	r3, #0
 8003944:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }
    }

    if(sendEmergency){
 8003948:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800394c:	2b00      	cmp	r3, #0
 800394e:	d05e      	beq.n	8003a0e <CO_errorReport+0x146>
        /* set error bit */
        if(errorBit){
 8003950:	7afb      	ldrb	r3, [r7, #11]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d007      	beq.n	8003966 <CO_errorReport+0x9e>
            /* any error except NO_ERROR */
            *errorStatusBits |= bitmask;
 8003956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003958:	781a      	ldrb	r2, [r3, #0]
 800395a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800395e:	4313      	orrs	r3, r2
 8003960:	b2da      	uxtb	r2, r3
 8003962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003964:	701a      	strb	r2, [r3, #0]
        }

        /* verify buffer full, set overflow */
        if(em->bufFull){
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800396c:	2b00      	cmp	r3, #0
 800396e:	d004      	beq.n	800397a <CO_errorReport+0xb2>
            em->bufFull = 2;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
            if(em->pFunctSignal != NULL) {
                em->pFunctSignal();
            }
        }
    }
}
 8003978:	e049      	b.n	8003a0e <CO_errorReport+0x146>
            CO_memcpySwap2(&bufCopy[0], &errorCode);
 800397a:	f107 0208 	add.w	r2, r7, #8
 800397e:	f107 0314 	add.w	r3, r7, #20
 8003982:	4611      	mov	r1, r2
 8003984:	4618      	mov	r0, r3
 8003986:	f001 ff60 	bl	800584a <CO_memcpySwap2>
            bufCopy[2] = 0; /* error register will be set later */
 800398a:	2300      	movs	r3, #0
 800398c:	75bb      	strb	r3, [r7, #22]
            bufCopy[3] = errorBit;
 800398e:	7afb      	ldrb	r3, [r7, #11]
 8003990:	75fb      	strb	r3, [r7, #23]
            CO_memcpySwap4(&bufCopy[4], &infoCode);
 8003992:	1d3a      	adds	r2, r7, #4
 8003994:	f107 0314 	add.w	r3, r7, #20
 8003998:	3304      	adds	r3, #4
 800399a:	4611      	mov	r1, r2
 800399c:	4618      	mov	r0, r3
 800399e:	f001 ff6c 	bl	800587a <CO_memcpySwap4>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039a2:	f3ef 8310 	mrs	r3, PRIMASK
 80039a6:	623b      	str	r3, [r7, #32]
  return(result);
 80039a8:	6a3b      	ldr	r3, [r7, #32]
            CO_LOCK_EMCY();
 80039aa:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 80039ac:	b672      	cpsid	i
}
 80039ae:	bf00      	nop
            CO_memcpy(em->bufWritePtr, &bufCopy[0], 8);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b4:	f107 0114 	add.w	r1, r7, #20
 80039b8:	2208      	movs	r2, #8
 80039ba:	4618      	mov	r0, r3
 80039bc:	f001 fef2 	bl	80057a4 <CO_memcpy>
            em->bufWritePtr += 8;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c4:	f103 0208 	add.w	r2, r3, #8
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufEnd) em->bufWritePtr = em->buf;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d103      	bne.n	80039e0 <CO_errorReport+0x118>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	1d5a      	adds	r2, r3, #5
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufReadPtr) em->bufFull = 1;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d103      	bne.n	80039f4 <CO_errorReport+0x12c>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 80039f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f6:	61fb      	str	r3, [r7, #28]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	f383 8810 	msr	PRIMASK, r3
}
 80039fe:	bf00      	nop
            if(em->pFunctSignal != NULL) {
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d002      	beq.n	8003a0e <CO_errorReport+0x146>
                em->pFunctSignal();
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a0c:	4798      	blx	r3
}
 8003a0e:	bf00      	nop
 8003a10:	3730      	adds	r7, #48	; 0x30
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <CO_errorReset>:


/******************************************************************************/
void CO_errorReset(CO_EM_t *em, const uint8_t errorBit, const uint32_t infoCode){
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b08c      	sub	sp, #48	; 0x30
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	60f8      	str	r0, [r7, #12]
 8003a1e:	460b      	mov	r3, r1
 8003a20:	607a      	str	r2, [r7, #4]
 8003a22:	72fb      	strb	r3, [r7, #11]
    uint8_t index = errorBit >> 3;
 8003a24:	7afb      	ldrb	r3, [r7, #11]
 8003a26:	08db      	lsrs	r3, r3, #3
 8003a28:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8003a2c:	7afb      	ldrb	r3, [r7, #11]
 8003a2e:	f003 0307 	and.w	r3, r3, #7
 8003a32:	2201      	movs	r2, #1
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    uint8_t *errorStatusBits = 0;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool_t sendEmergency = true;
 8003a40:	2301      	movs	r3, #1
 8003a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if(em == NULL){
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d103      	bne.n	8003a54 <CO_errorReset+0x3e>
        sendEmergency = false;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a52:	e01e      	b.n	8003a92 <CO_errorReset+0x7c>
    }
    else if(index >= em->errorStatusBitsSize){
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	791b      	ldrb	r3, [r3, #4]
 8003a58:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d307      	bcc.n	8003a70 <CO_errorReset+0x5a>
        /* if errorBit value not supported, send emergency 'CO_EM_WRONG_ERROR_REPORT' */
        em->wrongErrorReport = errorBit;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	7afa      	ldrb	r2, [r7, #11]
 8003a64:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
        sendEmergency = false;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a6e:	e010      	b.n	8003a92 <CO_errorReset+0x7c>
    }
    else{
        errorStatusBits = &em->errorStatusBits[index];
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003a78:	4413      	add	r3, r2
 8003a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* if error was allready cleared, do nothing */
        if((*errorStatusBits & bitmask) == 0){
 8003a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a7e:	781a      	ldrb	r2, [r3, #0]
 8003a80:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003a84:	4013      	ands	r3, r2
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d102      	bne.n	8003a92 <CO_errorReset+0x7c>
            sendEmergency = false;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }
    }

    if(sendEmergency){
 8003a92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d05b      	beq.n	8003b52 <CO_errorReset+0x13c>
        /* erase error bit */
        *errorStatusBits &= ~bitmask;
 8003a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	b25a      	sxtb	r2, r3
 8003aa0:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	b25b      	sxtb	r3, r3
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	b25b      	sxtb	r3, r3
 8003aac:	b2da      	uxtb	r2, r3
 8003aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ab0:	701a      	strb	r2, [r3, #0]

        /* verify buffer full */
        if(em->bufFull){
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d004      	beq.n	8003ac6 <CO_errorReset+0xb0>
            em->bufFull = 2;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2202      	movs	r2, #2
 8003ac0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
            if(em->pFunctSignal != NULL) {
                em->pFunctSignal();
            }
        }
    }
}
 8003ac4:	e045      	b.n	8003b52 <CO_errorReset+0x13c>
            bufCopy[0] = 0;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	753b      	strb	r3, [r7, #20]
            bufCopy[1] = 0;
 8003aca:	2300      	movs	r3, #0
 8003acc:	757b      	strb	r3, [r7, #21]
            bufCopy[2] = 0; /* error register will be set later */
 8003ace:	2300      	movs	r3, #0
 8003ad0:	75bb      	strb	r3, [r7, #22]
            bufCopy[3] = errorBit;
 8003ad2:	7afb      	ldrb	r3, [r7, #11]
 8003ad4:	75fb      	strb	r3, [r7, #23]
            CO_memcpySwap4(&bufCopy[4], &infoCode);
 8003ad6:	1d3a      	adds	r2, r7, #4
 8003ad8:	f107 0314 	add.w	r3, r7, #20
 8003adc:	3304      	adds	r3, #4
 8003ade:	4611      	mov	r1, r2
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f001 feca 	bl	800587a <CO_memcpySwap4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae6:	f3ef 8310 	mrs	r3, PRIMASK
 8003aea:	623b      	str	r3, [r7, #32]
  return(result);
 8003aec:	6a3b      	ldr	r3, [r7, #32]
            CO_LOCK_EMCY();
 8003aee:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8003af0:	b672      	cpsid	i
}
 8003af2:	bf00      	nop
            CO_memcpy(em->bufWritePtr, &bufCopy[0], 8);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af8:	f107 0114 	add.w	r1, r7, #20
 8003afc:	2208      	movs	r2, #8
 8003afe:	4618      	mov	r0, r3
 8003b00:	f001 fe50 	bl	80057a4 <CO_memcpy>
            em->bufWritePtr += 8;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b08:	f103 0208 	add.w	r2, r3, #8
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufEnd) em->bufWritePtr = em->buf;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d103      	bne.n	8003b24 <CO_errorReset+0x10e>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	1d5a      	adds	r2, r3, #5
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufReadPtr) em->bufFull = 1;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d103      	bne.n	8003b38 <CO_errorReset+0x122>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8003b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f383 8810 	msr	PRIMASK, r3
}
 8003b42:	bf00      	nop
            if(em->pFunctSignal != NULL) {
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d002      	beq.n	8003b52 <CO_errorReset+0x13c>
                em->pFunctSignal();
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b50:	4798      	blx	r3
}
 8003b52:	bf00      	nop
 8003b54:	3730      	adds	r7, #48	; 0x30
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <CO_isError>:


/******************************************************************************/
bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit){
 8003b5a:	b480      	push	{r7}
 8003b5c:	b085      	sub	sp, #20
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
 8003b62:	460b      	mov	r3, r1
 8003b64:	70fb      	strb	r3, [r7, #3]
    uint8_t index = errorBit >> 3;
 8003b66:	78fb      	ldrb	r3, [r7, #3]
 8003b68:	08db      	lsrs	r3, r3, #3
 8003b6a:	73bb      	strb	r3, [r7, #14]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8003b6c:	78fb      	ldrb	r3, [r7, #3]
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	2201      	movs	r2, #1
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	737b      	strb	r3, [r7, #13]
    bool_t ret = false;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	73fb      	strb	r3, [r7, #15]

    if(em != NULL && index < em->errorStatusBitsSize){
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d010      	beq.n	8003ba6 <CO_isError+0x4c>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	791b      	ldrb	r3, [r3, #4]
 8003b88:	7bba      	ldrb	r2, [r7, #14]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d20b      	bcs.n	8003ba6 <CO_isError+0x4c>
        if((em->errorStatusBits[index] & bitmask) != 0){
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	7bbb      	ldrb	r3, [r7, #14]
 8003b94:	4413      	add	r3, r2
 8003b96:	781a      	ldrb	r2, [r3, #0]
 8003b98:	7b7b      	ldrb	r3, [r7, #13]
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <CO_isError+0x4c>
            ret = true;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	73fb      	strb	r3, [r7, #15]
        }
    }

    return ret;
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3714      	adds	r7, #20
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <CO_HBcons_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_HBcons_receive(void *object, const CO_CANrxMsg_t *msg);
static void CO_HBcons_receive(void *object, const CO_CANrxMsg_t *msg){
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
    CO_HBconsNode_t *HBconsNode;

    HBconsNode = (CO_HBconsNode_t*) object; /* this is the correct pointer type of the first argument */
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	60fb      	str	r3, [r7, #12]

    /* verify message length */
    if(msg->DLC == 1){
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d107      	bne.n	8003bdc <CO_HBcons_receive+0x28>
        /* copy data and set 'new message' flag. */
        HBconsNode->NMTstate = msg->data[0];
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	701a      	strb	r2, [r3, #0]
        HBconsNode->CANrxNew = true;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	719a      	strb	r2, [r3, #6]
    }
}
 8003bdc:	bf00      	nop
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <CO_HBcons_monitoredNodeConfig>:
 */
static void CO_HBcons_monitoredNodeConfig(
        CO_HBconsumer_t        *HBcons,
        uint8_t                 idx,
        uint32_t                HBconsTime)
{
 8003be8:	b590      	push	{r4, r7, lr}
 8003bea:	b08b      	sub	sp, #44	; 0x2c
 8003bec:	af04      	add	r7, sp, #16
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	607a      	str	r2, [r7, #4]
 8003bf4:	72fb      	strb	r3, [r7, #11]
    uint16_t COB_ID;
    uint16_t NodeID;
    CO_HBconsNode_t *monitoredNode;

    if(idx >= HBcons->numberOfMonitoredNodes) return;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	7b1b      	ldrb	r3, [r3, #12]
 8003bfa:	7afa      	ldrb	r2, [r7, #11]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d23d      	bcs.n	8003c7c <CO_HBcons_monitoredNodeConfig+0x94>

    NodeID = (uint16_t)((HBconsTime>>16)&0xFF);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	0c1b      	lsrs	r3, r3, #16
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	82bb      	strh	r3, [r7, #20]
    monitoredNode = &HBcons->monitoredNodes[idx];
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	689a      	ldr	r2, [r3, #8]
 8003c0e:	7afb      	ldrb	r3, [r7, #11]
 8003c10:	00db      	lsls	r3, r3, #3
 8003c12:	4413      	add	r3, r2
 8003c14:	613b      	str	r3, [r7, #16]
    monitoredNode->time = (uint16_t)HBconsTime;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	809a      	strh	r2, [r3, #4]
    monitoredNode->NMTstate = 0;
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	2200      	movs	r2, #0
 8003c22:	701a      	strb	r2, [r3, #0]
    monitoredNode->monStarted = false;
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	2200      	movs	r2, #0
 8003c28:	705a      	strb	r2, [r3, #1]

    /* is channel used */
    if(NodeID && monitoredNode->time){
 8003c2a:	8abb      	ldrh	r3, [r7, #20]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d008      	beq.n	8003c42 <CO_HBcons_monitoredNodeConfig+0x5a>
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	889b      	ldrh	r3, [r3, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d004      	beq.n	8003c42 <CO_HBcons_monitoredNodeConfig+0x5a>
        COB_ID = NodeID + 0x700;
 8003c38:	8abb      	ldrh	r3, [r7, #20]
 8003c3a:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8003c3e:	82fb      	strh	r3, [r7, #22]
 8003c40:	e004      	b.n	8003c4c <CO_HBcons_monitoredNodeConfig+0x64>
    }
    else{
        COB_ID = 0;
 8003c42:	2300      	movs	r3, #0
 8003c44:	82fb      	strh	r3, [r7, #22]
        monitoredNode->time = 0;
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	809a      	strh	r2, [r3, #4]
    }

    /* configure Heartbeat consumer CAN reception */
    CO_CANrxBufferInit(
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6918      	ldr	r0, [r3, #16]
            HBcons->CANdevRx,
            HBcons->CANdevRxIdxStart + idx,
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	8a9a      	ldrh	r2, [r3, #20]
    CO_CANrxBufferInit(
 8003c54:	7afb      	ldrb	r3, [r7, #11]
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	4413      	add	r3, r2
 8003c5a:	b299      	uxth	r1, r3
            COB_ID,
            0x7FF,
            0,
            (void*)&HBcons->monitoredNodes[idx],
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	689a      	ldr	r2, [r3, #8]
 8003c60:	7afb      	ldrb	r3, [r7, #11]
 8003c62:	00db      	lsls	r3, r3, #3
 8003c64:	4413      	add	r3, r2
    CO_CANrxBufferInit(
 8003c66:	8afa      	ldrh	r2, [r7, #22]
 8003c68:	4c06      	ldr	r4, [pc, #24]	; (8003c84 <CO_HBcons_monitoredNodeConfig+0x9c>)
 8003c6a:	9402      	str	r4, [sp, #8]
 8003c6c:	9301      	str	r3, [sp, #4]
 8003c6e:	2300      	movs	r3, #0
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003c76:	f004 f824 	bl	8007cc2 <CO_CANrxBufferInit>
 8003c7a:	e000      	b.n	8003c7e <CO_HBcons_monitoredNodeConfig+0x96>
    if(idx >= HBcons->numberOfMonitoredNodes) return;
 8003c7c:	bf00      	nop
            CO_HBcons_receive);
}
 8003c7e:	371c      	adds	r7, #28
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd90      	pop	{r4, r7, pc}
 8003c84:	08003bb5 	.word	0x08003bb5

08003c88 <CO_ODF_1016>:
 * OD function for accessing _Consumer Heartbeat Time_ (index 0x1016) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1016(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1016(CO_ODF_arg_t *ODF_arg){
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b08a      	sub	sp, #40	; 0x28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
    CO_HBconsumer_t *HBcons;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8003c90:	2300      	movs	r3, #0
 8003c92:	627b      	str	r3, [r7, #36]	; 0x24

    HBcons = (CO_HBconsumer_t*) ODF_arg->object;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	61fb      	str	r3, [r7, #28]
    value = CO_getUint32(ODF_arg->data);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f001 fda0 	bl	80057e4 <CO_getUint32>
 8003ca4:	61b8      	str	r0, [r7, #24]

    if(!ODF_arg->reading){
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	7ddb      	ldrb	r3, [r3, #23]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d14d      	bne.n	8003d4a <CO_ODF_1016+0xc2>
        uint8_t NodeID;
        uint16_t HBconsTime;

        NodeID = (value >> 16U) & 0xFFU;
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	0c1b      	lsrs	r3, r3, #16
 8003cb2:	75fb      	strb	r3, [r7, #23]
        HBconsTime = value & 0xFFFFU;
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	82bb      	strh	r3, [r7, #20]

        if((value & 0xFF800000U) != 0){
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	0ddb      	lsrs	r3, r3, #23
 8003cbc:	05db      	lsls	r3, r3, #23
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d002      	beq.n	8003cc8 <CO_ODF_1016+0x40>
            ret = CO_SDO_AB_PRAM_INCOMPAT;
 8003cc2:	4b24      	ldr	r3, [pc, #144]	; (8003d54 <CO_ODF_1016+0xcc>)
 8003cc4:	627b      	str	r3, [r7, #36]	; 0x24
 8003cc6:	e034      	b.n	8003d32 <CO_ODF_1016+0xaa>
        }
        else if((HBconsTime != 0) && (NodeID != 0)){
 8003cc8:	8abb      	ldrh	r3, [r7, #20]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d02f      	beq.n	8003d2e <CO_ODF_1016+0xa6>
 8003cce:	7dfb      	ldrb	r3, [r7, #23]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d02c      	beq.n	8003d2e <CO_ODF_1016+0xa6>
            uint8_t i;
            /* there must not be more entries with same index and time different than zero */
            for(i = 0U; i<HBcons->numberOfMonitoredNodes; i++){
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003cda:	e021      	b.n	8003d20 <CO_ODF_1016+0x98>
                uint32_t objectCopy = HBcons->HBconsTime[i];
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	4413      	add	r3, r2
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	613b      	str	r3, [r7, #16]
                uint8_t NodeIDObj = (objectCopy >> 16U) & 0xFFU;
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	0c1b      	lsrs	r3, r3, #16
 8003cf0:	73fb      	strb	r3, [r7, #15]
                uint16_t HBconsTimeObj = objectCopy & 0xFFFFU;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	81bb      	strh	r3, [r7, #12]
                if(((ODF_arg->subIndex-1U) != i) && (HBconsTimeObj != 0) && (NodeID == NodeIDObj)){
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	7d9b      	ldrb	r3, [r3, #22]
 8003cfa:	1e5a      	subs	r2, r3, #1
 8003cfc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d008      	beq.n	8003d16 <CO_ODF_1016+0x8e>
 8003d04:	89bb      	ldrh	r3, [r7, #12]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d005      	beq.n	8003d16 <CO_ODF_1016+0x8e>
 8003d0a:	7dfa      	ldrb	r2, [r7, #23]
 8003d0c:	7bfb      	ldrb	r3, [r7, #15]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d101      	bne.n	8003d16 <CO_ODF_1016+0x8e>
                    ret = CO_SDO_AB_PRAM_INCOMPAT;
 8003d12:	4b10      	ldr	r3, [pc, #64]	; (8003d54 <CO_ODF_1016+0xcc>)
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24
            for(i = 0U; i<HBcons->numberOfMonitoredNodes; i++){
 8003d16:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	7b1b      	ldrb	r3, [r3, #12]
 8003d24:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d3d7      	bcc.n	8003cdc <CO_ODF_1016+0x54>
        else if((HBconsTime != 0) && (NodeID != 0)){
 8003d2c:	e001      	b.n	8003d32 <CO_ODF_1016+0xaa>
                }
            }
        }
        else{
            ret = CO_SDO_AB_NONE;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	627b      	str	r3, [r7, #36]	; 0x24
        }

        /* Configure */
        if(ret == CO_SDO_AB_NONE){
 8003d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d108      	bne.n	8003d4a <CO_ODF_1016+0xc2>
            CO_HBcons_monitoredNodeConfig(HBcons, ODF_arg->subIndex-1U, value);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	7d9b      	ldrb	r3, [r3, #22]
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	69ba      	ldr	r2, [r7, #24]
 8003d42:	4619      	mov	r1, r3
 8003d44:	69f8      	ldr	r0, [r7, #28]
 8003d46:	f7ff ff4f 	bl	8003be8 <CO_HBcons_monitoredNodeConfig>
        }
    }

    return ret;
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3728      	adds	r7, #40	; 0x28
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	06040043 	.word	0x06040043

08003d58 <CO_HBconsumer_init>:
        const uint32_t          HBconsTime[],
        CO_HBconsNode_t         monitoredNodes[],
        uint8_t                 numberOfMonitoredNodes,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdxStart)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b088      	sub	sp, #32
 8003d5c:	af02      	add	r7, sp, #8
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
 8003d64:	603b      	str	r3, [r7, #0]
    uint8_t i;

    /* verify arguments */
    if(HBcons==NULL || em==NULL || SDO==NULL || HBconsTime==NULL ||
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00e      	beq.n	8003d8a <CO_HBconsumer_init+0x32>
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00b      	beq.n	8003d8a <CO_HBconsumer_init+0x32>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d008      	beq.n	8003d8a <CO_HBconsumer_init+0x32>
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d005      	beq.n	8003d8a <CO_HBconsumer_init+0x32>
 8003d7e:	6a3b      	ldr	r3, [r7, #32]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d002      	beq.n	8003d8a <CO_HBconsumer_init+0x32>
        monitoredNodes==NULL || CANdevRx==NULL){
 8003d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d102      	bne.n	8003d90 <CO_HBconsumer_init+0x38>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8003d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d8e:	e037      	b.n	8003e00 <CO_HBconsumer_init+0xa8>
    }

    /* Configure object variables */
    HBcons->em = em;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	601a      	str	r2, [r3, #0]
    HBcons->HBconsTime = HBconsTime;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	683a      	ldr	r2, [r7, #0]
 8003d9a:	605a      	str	r2, [r3, #4]
    HBcons->monitoredNodes = monitoredNodes;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6a3a      	ldr	r2, [r7, #32]
 8003da0:	609a      	str	r2, [r3, #8]
    HBcons->numberOfMonitoredNodes = numberOfMonitoredNodes;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003da8:	731a      	strb	r2, [r3, #12]
    HBcons->allMonitoredOperational = 0;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	735a      	strb	r2, [r3, #13]
    HBcons->CANdevRx = CANdevRx;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003db4:	611a      	str	r2, [r3, #16]
    HBcons->CANdevRxIdxStart = CANdevRxIdxStart;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8003dba:	829a      	strh	r2, [r3, #20]

    for(i=0; i<HBcons->numberOfMonitoredNodes; i++)
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	75fb      	strb	r3, [r7, #23]
 8003dc0:	e00d      	b.n	8003dde <CO_HBconsumer_init+0x86>
        CO_HBcons_monitoredNodeConfig(HBcons, i, HBcons->HBconsTime[i]);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	685a      	ldr	r2, [r3, #4]
 8003dc6:	7dfb      	ldrb	r3, [r7, #23]
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	4413      	add	r3, r2
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	7dfb      	ldrb	r3, [r7, #23]
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f7ff ff08 	bl	8003be8 <CO_HBcons_monitoredNodeConfig>
    for(i=0; i<HBcons->numberOfMonitoredNodes; i++)
 8003dd8:	7dfb      	ldrb	r3, [r7, #23]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	75fb      	strb	r3, [r7, #23]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	7b1b      	ldrb	r3, [r3, #12]
 8003de2:	7dfa      	ldrb	r2, [r7, #23]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d3ec      	bcc.n	8003dc2 <CO_HBconsumer_init+0x6a>

    /* Configure Object dictionary entry at index 0x1016 */
    CO_OD_configure(SDO, OD_H1016_CONSUMER_HB_TIME, CO_ODF_1016, (void*)HBcons, 0, 0);
 8003de8:	2300      	movs	r3, #0
 8003dea:	9301      	str	r3, [sp, #4]
 8003dec:	2300      	movs	r3, #0
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4a05      	ldr	r2, [pc, #20]	; (8003e08 <CO_HBconsumer_init+0xb0>)
 8003df4:	f241 0116 	movw	r1, #4118	; 0x1016
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f001 fef5 	bl	8005be8 <CO_OD_configure>

    return CO_ERROR_NO;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3718      	adds	r7, #24
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	08003c89 	.word	0x08003c89

08003e0c <CO_HBconsumer_process>:
/******************************************************************************/
void CO_HBconsumer_process(
        CO_HBconsumer_t        *HBcons,
        bool_t                  NMTisPreOrOperational,
        uint16_t                timeDifference_ms)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	460b      	mov	r3, r1
 8003e16:	70fb      	strb	r3, [r7, #3]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	803b      	strh	r3, [r7, #0]
    uint8_t i;
    uint8_t AllMonitoredOperationalCopy;
    CO_HBconsNode_t *monitoredNode;

    AllMonitoredOperationalCopy = 5;
 8003e1c:	2305      	movs	r3, #5
 8003e1e:	73bb      	strb	r3, [r7, #14]
    monitoredNode = &HBcons->monitoredNodes[0];
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	60bb      	str	r3, [r7, #8]

    if(NMTisPreOrOperational){
 8003e26:	78fb      	ldrb	r3, [r7, #3]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d05a      	beq.n	8003ee2 <CO_HBconsumer_process+0xd6>
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	73fb      	strb	r3, [r7, #15]
 8003e30:	e051      	b.n	8003ed6 <CO_HBconsumer_process+0xca>
            if(monitoredNode->time){/* is node monitored */
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	889b      	ldrh	r3, [r3, #4]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d047      	beq.n	8003eca <CO_HBconsumer_process+0xbe>
                /* Verify if new Consumer Heartbeat message received */
                if(monitoredNode->CANrxNew){
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	799b      	ldrb	r3, [r3, #6]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00e      	beq.n	8003e60 <CO_HBconsumer_process+0x54>
                    if(monitoredNode->NMTstate){
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d007      	beq.n	8003e5a <CO_HBconsumer_process+0x4e>
                        /* not a bootup message */
                        monitoredNode->monStarted = true;
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	705a      	strb	r2, [r3, #1]
                        monitoredNode->timeoutTimer = 0;  /* reset timer */
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	2200      	movs	r2, #0
 8003e54:	805a      	strh	r2, [r3, #2]
                        timeDifference_ms = 0;
 8003e56:	2300      	movs	r3, #0
 8003e58:	803b      	strh	r3, [r7, #0]
                    }
                    monitoredNode->CANrxNew = false;
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	719a      	strb	r2, [r3, #6]
                }
                /* Verify timeout */
                if(monitoredNode->timeoutTimer < monitoredNode->time) monitoredNode->timeoutTimer += timeDifference_ms;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	885a      	ldrh	r2, [r3, #2]
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	889b      	ldrh	r3, [r3, #4]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d206      	bcs.n	8003e7a <CO_HBconsumer_process+0x6e>
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	885a      	ldrh	r2, [r3, #2]
 8003e70:	883b      	ldrh	r3, [r7, #0]
 8003e72:	4413      	add	r3, r2
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	805a      	strh	r2, [r3, #2]

                if(monitoredNode->monStarted){
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	785b      	ldrb	r3, [r3, #1]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d01d      	beq.n	8003ebe <CO_HBconsumer_process+0xb2>
                    if(monitoredNode->timeoutTimer >= monitoredNode->time){
 8003e82:	68bb      	ldr	r3, [r7, #8]
 8003e84:	885a      	ldrh	r2, [r3, #2]
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	889b      	ldrh	r3, [r3, #4]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d30b      	bcc.n	8003ea6 <CO_HBconsumer_process+0x9a>
                        CO_errorReport(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, CO_EMC_HEARTBEAT, i);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6818      	ldr	r0, [r3, #0]
 8003e92:	7bfb      	ldrb	r3, [r7, #15]
 8003e94:	f248 1230 	movw	r2, #33072	; 0x8130
 8003e98:	211b      	movs	r1, #27
 8003e9a:	f7ff fd15 	bl	80038c8 <CO_errorReport>
                        monitoredNode->NMTstate = 0;
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	701a      	strb	r2, [r3, #0]
 8003ea4:	e00b      	b.n	8003ebe <CO_HBconsumer_process+0xb2>
                    }
                    else if(monitoredNode->NMTstate == 0){
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d107      	bne.n	8003ebe <CO_HBconsumer_process+0xb2>
                        /* there was a bootup message */
                        CO_errorReport(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, CO_EMC_HEARTBEAT, i);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6818      	ldr	r0, [r3, #0]
 8003eb2:	7bfb      	ldrb	r3, [r7, #15]
 8003eb4:	f248 1230 	movw	r2, #33072	; 0x8130
 8003eb8:	211c      	movs	r1, #28
 8003eba:	f7ff fd05 	bl	80038c8 <CO_errorReport>
                    }
                }
                if(monitoredNode->NMTstate != CO_NMT_OPERATIONAL)
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	2b05      	cmp	r3, #5
 8003ec4:	d001      	beq.n	8003eca <CO_HBconsumer_process+0xbe>
                    AllMonitoredOperationalCopy = 0;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	73bb      	strb	r3, [r7, #14]
            }
            monitoredNode++;
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	3308      	adds	r3, #8
 8003ece:	60bb      	str	r3, [r7, #8]
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 8003ed0:	7bfb      	ldrb	r3, [r7, #15]
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	73fb      	strb	r3, [r7, #15]
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	7b1b      	ldrb	r3, [r3, #12]
 8003eda:	7bfa      	ldrb	r2, [r7, #15]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d3a8      	bcc.n	8003e32 <CO_HBconsumer_process+0x26>
 8003ee0:	e018      	b.n	8003f14 <CO_HBconsumer_process+0x108>
        }
    }
    else{ /* not in (pre)operational state */
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	73fb      	strb	r3, [r7, #15]
 8003ee6:	e00e      	b.n	8003f06 <CO_HBconsumer_process+0xfa>
            monitoredNode->NMTstate = 0;
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	2200      	movs	r2, #0
 8003eec:	701a      	strb	r2, [r3, #0]
            monitoredNode->CANrxNew = false;
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	719a      	strb	r2, [r3, #6]
            monitoredNode->monStarted = false;
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	705a      	strb	r2, [r3, #1]
            monitoredNode++;
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	3308      	adds	r3, #8
 8003efe:	60bb      	str	r3, [r7, #8]
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 8003f00:	7bfb      	ldrb	r3, [r7, #15]
 8003f02:	3301      	adds	r3, #1
 8003f04:	73fb      	strb	r3, [r7, #15]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	7b1b      	ldrb	r3, [r3, #12]
 8003f0a:	7bfa      	ldrb	r2, [r7, #15]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d3eb      	bcc.n	8003ee8 <CO_HBconsumer_process+0xdc>
        }
        AllMonitoredOperationalCopy = 0;
 8003f10:	2300      	movs	r3, #0
 8003f12:	73bb      	strb	r3, [r7, #14]
    }
    HBcons->allMonitoredOperational = AllMonitoredOperationalCopy;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	7bba      	ldrb	r2, [r7, #14]
 8003f18:	735a      	strb	r2, [r3, #13]
}
 8003f1a:	bf00      	nop
 8003f1c:	3710      	adds	r7, #16
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <CO_NMT_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_NMT_receive(void *object, const CO_CANrxMsg_t *msg){
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b084      	sub	sp, #16
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
 8003f2a:	6039      	str	r1, [r7, #0]
    CO_NMT_t *NMT;
    uint8_t nodeId;

    NMT = (CO_NMT_t*)object;   /* this is the correct pointer type of the first argument */
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	60fb      	str	r3, [r7, #12]

    nodeId = msg->data[1];
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003f36:	72fb      	strb	r3, [r7, #11]

    if((msg->DLC == 2) && ((nodeId == 0) || (nodeId == NMT->nodeId))){
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d14a      	bne.n	8003fd8 <CO_NMT_receive+0xb6>
 8003f42:	7afb      	ldrb	r3, [r7, #11]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d004      	beq.n	8003f52 <CO_NMT_receive+0x30>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	7a9b      	ldrb	r3, [r3, #10]
 8003f4c:	7afa      	ldrb	r2, [r7, #11]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d142      	bne.n	8003fd8 <CO_NMT_receive+0xb6>
        uint8_t command = msg->data[0];
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f58:	72bb      	strb	r3, [r7, #10]
        uint8_t currentOperatingState = NMT->operatingState;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	727b      	strb	r3, [r7, #9]

        switch(command){
 8003f60:	7abb      	ldrb	r3, [r7, #10]
 8003f62:	2b82      	cmp	r3, #130	; 0x82
 8003f64:	d024      	beq.n	8003fb0 <CO_NMT_receive+0x8e>
 8003f66:	2b82      	cmp	r3, #130	; 0x82
 8003f68:	dc27      	bgt.n	8003fba <CO_NMT_receive+0x98>
 8003f6a:	2b81      	cmp	r3, #129	; 0x81
 8003f6c:	d01c      	beq.n	8003fa8 <CO_NMT_receive+0x86>
 8003f6e:	2b81      	cmp	r3, #129	; 0x81
 8003f70:	dc23      	bgt.n	8003fba <CO_NMT_receive+0x98>
 8003f72:	2b80      	cmp	r3, #128	; 0x80
 8003f74:	d014      	beq.n	8003fa0 <CO_NMT_receive+0x7e>
 8003f76:	2b80      	cmp	r3, #128	; 0x80
 8003f78:	dc1f      	bgt.n	8003fba <CO_NMT_receive+0x98>
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d002      	beq.n	8003f84 <CO_NMT_receive+0x62>
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d00a      	beq.n	8003f98 <CO_NMT_receive+0x76>
 8003f82:	e01a      	b.n	8003fba <CO_NMT_receive+0x98>
            case CO_NMT_ENTER_OPERATIONAL:
                if((*NMT->emPr->errorRegister) == 0U){
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d113      	bne.n	8003fb8 <CO_NMT_receive+0x96>
                    NMT->operatingState = CO_NMT_OPERATIONAL;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2205      	movs	r2, #5
 8003f94:	701a      	strb	r2, [r3, #0]
                }
                break;
 8003f96:	e00f      	b.n	8003fb8 <CO_NMT_receive+0x96>
            case CO_NMT_ENTER_STOPPED:
                NMT->operatingState = CO_NMT_STOPPED;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2204      	movs	r2, #4
 8003f9c:	701a      	strb	r2, [r3, #0]
                break;
 8003f9e:	e00c      	b.n	8003fba <CO_NMT_receive+0x98>
            case CO_NMT_ENTER_PRE_OPERATIONAL:
                NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	227f      	movs	r2, #127	; 0x7f
 8003fa4:	701a      	strb	r2, [r3, #0]
                break;
 8003fa6:	e008      	b.n	8003fba <CO_NMT_receive+0x98>
            case CO_NMT_RESET_NODE:
                NMT->resetCommand = CO_RESET_APP;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2202      	movs	r2, #2
 8003fac:	725a      	strb	r2, [r3, #9]
                break;
 8003fae:	e004      	b.n	8003fba <CO_NMT_receive+0x98>
            case CO_NMT_RESET_COMMUNICATION:
                NMT->resetCommand = CO_RESET_COMM;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	725a      	strb	r2, [r3, #9]
                break;
 8003fb6:	e000      	b.n	8003fba <CO_NMT_receive+0x98>
                break;
 8003fb8:	bf00      	nop
        }

        if(NMT->pFunctNMT!=NULL && currentOperatingState!=NMT->operatingState){
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00a      	beq.n	8003fd8 <CO_NMT_receive+0xb6>
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	7a7a      	ldrb	r2, [r7, #9]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d005      	beq.n	8003fd8 <CO_NMT_receive+0xb6>
            NMT->pFunctNMT(NMT->operatingState);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	7812      	ldrb	r2, [r2, #0]
 8003fd4:	4610      	mov	r0, r2
 8003fd6:	4798      	blx	r3
        }
    }
}
 8003fd8:	bf00      	nop
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <CO_NMT_init>:
        uint16_t                NMT_rxIdx,
        uint16_t                CANidRxNMT,
        CO_CANmodule_t         *HB_CANdev,
        uint16_t                HB_txIdx,
        uint16_t                CANidTxHB)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b088      	sub	sp, #32
 8003fe4:	af04      	add	r7, sp, #16
 8003fe6:	60f8      	str	r0, [r7, #12]
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	4611      	mov	r1, r2
 8003fec:	461a      	mov	r2, r3
 8003fee:	460b      	mov	r3, r1
 8003ff0:	71fb      	strb	r3, [r7, #7]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	80bb      	strh	r3, [r7, #4]
    /* verify arguments */
    if(NMT==NULL || emPr==NULL || NMT_CANdev==NULL || HB_CANdev==NULL){
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d008      	beq.n	800400e <CO_NMT_init+0x2e>
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d005      	beq.n	800400e <CO_NMT_init+0x2e>
 8004002:	69bb      	ldr	r3, [r7, #24]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d002      	beq.n	800400e <CO_NMT_init+0x2e>
 8004008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400a:	2b00      	cmp	r3, #0
 800400c:	d102      	bne.n	8004014 <CO_NMT_init+0x34>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800400e:	f04f 33ff 	mov.w	r3, #4294967295
 8004012:	e04b      	b.n	80040ac <CO_NMT_init+0xcc>
    }

    /* blinking bytes */
    NMT->LEDflickering          = 0;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	705a      	strb	r2, [r3, #1]
    NMT->LEDblinking            = 0;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	709a      	strb	r2, [r3, #2]
    NMT->LEDsingleFlash         = 0;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	70da      	strb	r2, [r3, #3]
    NMT->LEDdoubleFlash         = 0;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	711a      	strb	r2, [r3, #4]
    NMT->LEDtripleFlash         = 0;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	715a      	strb	r2, [r3, #5]
    NMT->LEDquadrupleFlash      = 0;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	719a      	strb	r2, [r3, #6]

    /* Configure object variables */
    NMT->operatingState         = CO_NMT_INITIALIZING;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	701a      	strb	r2, [r3, #0]
    NMT->LEDgreenRun            = -1;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	22ff      	movs	r2, #255	; 0xff
 8004042:	71da      	strb	r2, [r3, #7]
    NMT->LEDredError            = 1;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2201      	movs	r2, #1
 8004048:	721a      	strb	r2, [r3, #8]
    NMT->nodeId                 = nodeId;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	79fa      	ldrb	r2, [r7, #7]
 800404e:	729a      	strb	r2, [r3, #10]
    NMT->firstHBTime            = firstHBTime;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	88ba      	ldrh	r2, [r7, #4]
 8004054:	81da      	strh	r2, [r3, #14]
    NMT->resetCommand           = 0;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	725a      	strb	r2, [r3, #9]
    NMT->HBproducerTimer        = 0xFFFF;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004062:	819a      	strh	r2, [r3, #12]
    NMT->emPr                   = emPr;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	68ba      	ldr	r2, [r7, #8]
 8004068:	611a      	str	r2, [r3, #16]
    NMT->pFunctNMT              = NULL;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	619a      	str	r2, [r3, #24]

    /* configure NMT CAN reception */
    CO_CANrxBufferInit(
 8004070:	8c3a      	ldrh	r2, [r7, #32]
 8004072:	8bb9      	ldrh	r1, [r7, #28]
 8004074:	4b0f      	ldr	r3, [pc, #60]	; (80040b4 <CO_NMT_init+0xd4>)
 8004076:	9302      	str	r3, [sp, #8]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	9301      	str	r3, [sp, #4]
 800407c:	2300      	movs	r3, #0
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8004084:	69b8      	ldr	r0, [r7, #24]
 8004086:	f003 fe1c 	bl	8007cc2 <CO_CANrxBufferInit>
            0,                  /* rtr */
            (void*)NMT,         /* object passed to receive function */
            CO_NMT_receive);    /* this function will process received message */

    /* configure HB CAN transmission */
    NMT->HB_CANdev = HB_CANdev;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800408e:	615a      	str	r2, [r3, #20]
    NMT->HB_TXbuff = CO_CANtxBufferInit(
 8004090:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8004092:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8004094:	2300      	movs	r3, #0
 8004096:	9301      	str	r3, [sp, #4]
 8004098:	2301      	movs	r3, #1
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	2300      	movs	r3, #0
 800409e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80040a0:	f003 fe93 	bl	8007dca <CO_CANtxBufferInit>
 80040a4:	4602      	mov	r2, r0
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	61da      	str	r2, [r3, #28]
            CANidTxHB,          /* CAN identifier */
            0,                  /* rtr */
            1,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */

    return CO_ERROR_NO;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	08003f23 	.word	0x08003f23

080040b8 <CO_NMT_blinkingProcess50ms>:
    }
}


/******************************************************************************/
void CO_NMT_blinkingProcess50ms(CO_NMT_t *NMT){
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]

    if(++NMT->LEDflickering >= 1) NMT->LEDflickering = -1;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	3301      	adds	r3, #1
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	b25a      	sxtb	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	705a      	strb	r2, [r3, #1]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	dd02      	ble.n	80040e2 <CO_NMT_blinkingProcess50ms+0x2a>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	22ff      	movs	r2, #255	; 0xff
 80040e0:	705a      	strb	r2, [r3, #1]

    if(++NMT->LEDblinking >= 4) NMT->LEDblinking = -4;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	3301      	adds	r3, #1
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	b25a      	sxtb	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	709a      	strb	r2, [r3, #2]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80040fa:	2b03      	cmp	r3, #3
 80040fc:	dd02      	ble.n	8004104 <CO_NMT_blinkingProcess50ms+0x4c>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	22fc      	movs	r2, #252	; 0xfc
 8004102:	709a      	strb	r2, [r3, #2]

    if(++NMT->LEDsingleFlash >= 4) NMT->LEDsingleFlash = -20;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800410a:	b2db      	uxtb	r3, r3
 800410c:	3301      	adds	r3, #1
 800410e:	b2db      	uxtb	r3, r3
 8004110:	b25a      	sxtb	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	70da      	strb	r2, [r3, #3]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800411c:	2b03      	cmp	r3, #3
 800411e:	dd02      	ble.n	8004126 <CO_NMT_blinkingProcess50ms+0x6e>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	22ec      	movs	r2, #236	; 0xec
 8004124:	70da      	strb	r2, [r3, #3]

    switch(++NMT->LEDdoubleFlash){
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800412c:	b2db      	uxtb	r3, r3
 800412e:	3301      	adds	r3, #1
 8004130:	b2db      	uxtb	r3, r3
 8004132:	b25a      	sxtb	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	711a      	strb	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800413e:	2b68      	cmp	r3, #104	; 0x68
 8004140:	d00e      	beq.n	8004160 <CO_NMT_blinkingProcess50ms+0xa8>
 8004142:	2b68      	cmp	r3, #104	; 0x68
 8004144:	dc10      	bgt.n	8004168 <CO_NMT_blinkingProcess50ms+0xb0>
 8004146:	f113 0f64 	cmn.w	r3, #100	; 0x64
 800414a:	d005      	beq.n	8004158 <CO_NMT_blinkingProcess50ms+0xa0>
 800414c:	2b04      	cmp	r3, #4
 800414e:	d10b      	bne.n	8004168 <CO_NMT_blinkingProcess50ms+0xb0>
        case    4:  NMT->LEDdoubleFlash = -104; break;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2298      	movs	r2, #152	; 0x98
 8004154:	711a      	strb	r2, [r3, #4]
 8004156:	e007      	b.n	8004168 <CO_NMT_blinkingProcess50ms+0xb0>
        case -100:  NMT->LEDdoubleFlash =  100; break;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2264      	movs	r2, #100	; 0x64
 800415c:	711a      	strb	r2, [r3, #4]
 800415e:	e003      	b.n	8004168 <CO_NMT_blinkingProcess50ms+0xb0>
        case  104:  NMT->LEDdoubleFlash =  -20; break;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	22ec      	movs	r2, #236	; 0xec
 8004164:	711a      	strb	r2, [r3, #4]
 8004166:	bf00      	nop
    }

    switch(++NMT->LEDtripleFlash){
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800416e:	b2db      	uxtb	r3, r3
 8004170:	3301      	adds	r3, #1
 8004172:	b2db      	uxtb	r3, r3
 8004174:	b25a      	sxtb	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	715a      	strb	r2, [r3, #5]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8004180:	2b72      	cmp	r3, #114	; 0x72
 8004182:	d020      	beq.n	80041c6 <CO_NMT_blinkingProcess50ms+0x10e>
 8004184:	2b72      	cmp	r3, #114	; 0x72
 8004186:	dc22      	bgt.n	80041ce <CO_NMT_blinkingProcess50ms+0x116>
 8004188:	2b68      	cmp	r3, #104	; 0x68
 800418a:	d014      	beq.n	80041b6 <CO_NMT_blinkingProcess50ms+0xfe>
 800418c:	2b68      	cmp	r3, #104	; 0x68
 800418e:	dc1e      	bgt.n	80041ce <CO_NMT_blinkingProcess50ms+0x116>
 8004190:	2b04      	cmp	r3, #4
 8004192:	d008      	beq.n	80041a6 <CO_NMT_blinkingProcess50ms+0xee>
 8004194:	2b04      	cmp	r3, #4
 8004196:	dc1a      	bgt.n	80041ce <CO_NMT_blinkingProcess50ms+0x116>
 8004198:	f113 0f6e 	cmn.w	r3, #110	; 0x6e
 800419c:	d00f      	beq.n	80041be <CO_NMT_blinkingProcess50ms+0x106>
 800419e:	f113 0f64 	cmn.w	r3, #100	; 0x64
 80041a2:	d004      	beq.n	80041ae <CO_NMT_blinkingProcess50ms+0xf6>
 80041a4:	e013      	b.n	80041ce <CO_NMT_blinkingProcess50ms+0x116>
        case    4:  NMT->LEDtripleFlash = -104; break;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2298      	movs	r2, #152	; 0x98
 80041aa:	715a      	strb	r2, [r3, #5]
 80041ac:	e00f      	b.n	80041ce <CO_NMT_blinkingProcess50ms+0x116>
        case -100:  NMT->LEDtripleFlash =  100; break;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2264      	movs	r2, #100	; 0x64
 80041b2:	715a      	strb	r2, [r3, #5]
 80041b4:	e00b      	b.n	80041ce <CO_NMT_blinkingProcess50ms+0x116>
        case  104:  NMT->LEDtripleFlash = -114; break;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	228e      	movs	r2, #142	; 0x8e
 80041ba:	715a      	strb	r2, [r3, #5]
 80041bc:	e007      	b.n	80041ce <CO_NMT_blinkingProcess50ms+0x116>
        case -110:  NMT->LEDtripleFlash =  110; break;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	226e      	movs	r2, #110	; 0x6e
 80041c2:	715a      	strb	r2, [r3, #5]
 80041c4:	e003      	b.n	80041ce <CO_NMT_blinkingProcess50ms+0x116>
        case  114:  NMT->LEDtripleFlash =  -20; break;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	22ec      	movs	r2, #236	; 0xec
 80041ca:	715a      	strb	r2, [r3, #5]
 80041cc:	bf00      	nop
    }

    switch(++NMT->LEDquadrupleFlash){
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	3301      	adds	r3, #1
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	b25a      	sxtb	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	719a      	strb	r2, [r3, #6]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80041e6:	2b7c      	cmp	r3, #124	; 0x7c
 80041e8:	d032      	beq.n	8004250 <CO_NMT_blinkingProcess50ms+0x198>
 80041ea:	2b7c      	cmp	r3, #124	; 0x7c
 80041ec:	dc34      	bgt.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
 80041ee:	2b72      	cmp	r3, #114	; 0x72
 80041f0:	d026      	beq.n	8004240 <CO_NMT_blinkingProcess50ms+0x188>
 80041f2:	2b72      	cmp	r3, #114	; 0x72
 80041f4:	dc30      	bgt.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
 80041f6:	2b68      	cmp	r3, #104	; 0x68
 80041f8:	d01a      	beq.n	8004230 <CO_NMT_blinkingProcess50ms+0x178>
 80041fa:	2b68      	cmp	r3, #104	; 0x68
 80041fc:	dc2c      	bgt.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
 80041fe:	2b04      	cmp	r3, #4
 8004200:	d00e      	beq.n	8004220 <CO_NMT_blinkingProcess50ms+0x168>
 8004202:	2b04      	cmp	r3, #4
 8004204:	dc28      	bgt.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
 8004206:	f113 0f64 	cmn.w	r3, #100	; 0x64
 800420a:	d00d      	beq.n	8004228 <CO_NMT_blinkingProcess50ms+0x170>
 800420c:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8004210:	dc22      	bgt.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
 8004212:	f113 0f78 	cmn.w	r3, #120	; 0x78
 8004216:	d017      	beq.n	8004248 <CO_NMT_blinkingProcess50ms+0x190>
 8004218:	f113 0f6e 	cmn.w	r3, #110	; 0x6e
 800421c:	d00c      	beq.n	8004238 <CO_NMT_blinkingProcess50ms+0x180>
        case -110:  NMT->LEDquadrupleFlash =  110; break;
        case  114:  NMT->LEDquadrupleFlash = -124; break;
        case -120:  NMT->LEDquadrupleFlash =  120; break;
        case  124:  NMT->LEDquadrupleFlash =  -20; break;
    }
}
 800421e:	e01b      	b.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
        case    4:  NMT->LEDquadrupleFlash = -104; break;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2298      	movs	r2, #152	; 0x98
 8004224:	719a      	strb	r2, [r3, #6]
 8004226:	e017      	b.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
        case -100:  NMT->LEDquadrupleFlash =  100; break;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2264      	movs	r2, #100	; 0x64
 800422c:	719a      	strb	r2, [r3, #6]
 800422e:	e013      	b.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
        case  104:  NMT->LEDquadrupleFlash = -114; break;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	228e      	movs	r2, #142	; 0x8e
 8004234:	719a      	strb	r2, [r3, #6]
 8004236:	e00f      	b.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
        case -110:  NMT->LEDquadrupleFlash =  110; break;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	226e      	movs	r2, #110	; 0x6e
 800423c:	719a      	strb	r2, [r3, #6]
 800423e:	e00b      	b.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
        case  114:  NMT->LEDquadrupleFlash = -124; break;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2284      	movs	r2, #132	; 0x84
 8004244:	719a      	strb	r2, [r3, #6]
 8004246:	e007      	b.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
        case -120:  NMT->LEDquadrupleFlash =  120; break;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2278      	movs	r2, #120	; 0x78
 800424c:	719a      	strb	r2, [r3, #6]
 800424e:	e003      	b.n	8004258 <CO_NMT_blinkingProcess50ms+0x1a0>
        case  124:  NMT->LEDquadrupleFlash =  -20; break;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	22ec      	movs	r2, #236	; 0xec
 8004254:	719a      	strb	r2, [r3, #6]
 8004256:	bf00      	nop
}
 8004258:	bf00      	nop
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <CO_NMT_process>:
        uint16_t                HBtime,
        uint32_t                NMTstartup,
        uint8_t                 errorRegister,
        const uint8_t           errorBehavior[],
        uint16_t               *timerNext_ms)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	607b      	str	r3, [r7, #4]
 800426e:	460b      	mov	r3, r1
 8004270:	817b      	strh	r3, [r7, #10]
 8004272:	4613      	mov	r3, r2
 8004274:	813b      	strh	r3, [r7, #8]
    uint8_t CANpassive;

    uint8_t currentOperatingState = NMT->operatingState;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	75bb      	strb	r3, [r7, #22]

    NMT->HBproducerTimer += timeDifference_ms;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	899a      	ldrh	r2, [r3, #12]
 8004280:	897b      	ldrh	r3, [r7, #10]
 8004282:	4413      	add	r3, r2
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	819a      	strh	r2, [r3, #12]

    /* Heartbeat producer message & Bootup message */
    if((HBtime != 0 && NMT->HBproducerTimer >= HBtime) || NMT->operatingState == CO_NMT_INITIALIZING){
 800428a:	893b      	ldrh	r3, [r7, #8]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d004      	beq.n	800429a <CO_NMT_process+0x36>
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	899b      	ldrh	r3, [r3, #12]
 8004294:	893a      	ldrh	r2, [r7, #8]
 8004296:	429a      	cmp	r2, r3
 8004298:	d903      	bls.n	80042a2 <CO_NMT_process+0x3e>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d12f      	bne.n	8004302 <CO_NMT_process+0x9e>

        /* Start from the beginning. If OS is slow, time sliding may occur. However, heartbeat is
         * not for synchronization, it is for health report. */
        NMT->HBproducerTimer = 0;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	819a      	strh	r2, [r3, #12]

        NMT->HB_TXbuff->data[0] = NMT->operatingState;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	69db      	ldr	r3, [r3, #28]
 80042ac:	68fa      	ldr	r2, [r7, #12]
 80042ae:	7812      	ldrb	r2, [r2, #0]
 80042b0:	715a      	strb	r2, [r3, #5]
        CO_CANsend(NMT->HB_CANdev, NMT->HB_TXbuff);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	695a      	ldr	r2, [r3, #20]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	4619      	mov	r1, r3
 80042bc:	4610      	mov	r0, r2
 80042be:	f003 fdc7 	bl	8007e50 <CO_CANsend>

        if(NMT->operatingState == CO_NMT_INITIALIZING){
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d11b      	bne.n	8004302 <CO_NMT_process+0x9e>
            if(HBtime > NMT->firstHBTime) NMT->HBproducerTimer = HBtime - NMT->firstHBTime;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	89db      	ldrh	r3, [r3, #14]
 80042ce:	893a      	ldrh	r2, [r7, #8]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d907      	bls.n	80042e4 <CO_NMT_process+0x80>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	89db      	ldrh	r3, [r3, #14]
 80042d8:	893a      	ldrh	r2, [r7, #8]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	b29a      	uxth	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	819a      	strh	r2, [r3, #12]
 80042e2:	e002      	b.n	80042ea <CO_NMT_process+0x86>
            else                          NMT->HBproducerTimer = 0;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	819a      	strh	r2, [r3, #12]

            if((NMTstartup & 0x04) == 0) NMT->operatingState = CO_NMT_OPERATIONAL;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f003 0304 	and.w	r3, r3, #4
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d103      	bne.n	80042fc <CO_NMT_process+0x98>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2205      	movs	r2, #5
 80042f8:	701a      	strb	r2, [r3, #0]
 80042fa:	e002      	b.n	8004302 <CO_NMT_process+0x9e>
            else                         NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	227f      	movs	r2, #127	; 0x7f
 8004300:	701a      	strb	r2, [r3, #0]
        }
    }


    /* Calculate, when next Heartbeat needs to be send and lower timerNext_ms if necessary. */
    if(HBtime != 0 && timerNext_ms != NULL){
 8004302:	893b      	ldrh	r3, [r7, #8]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d018      	beq.n	800433a <CO_NMT_process+0xd6>
 8004308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800430a:	2b00      	cmp	r3, #0
 800430c:	d015      	beq.n	800433a <CO_NMT_process+0xd6>
        if(NMT->HBproducerTimer < HBtime){
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	899b      	ldrh	r3, [r3, #12]
 8004312:	893a      	ldrh	r2, [r7, #8]
 8004314:	429a      	cmp	r2, r3
 8004316:	d90d      	bls.n	8004334 <CO_NMT_process+0xd0>
            uint16_t diff = HBtime - NMT->HBproducerTimer;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	899b      	ldrh	r3, [r3, #12]
 800431c:	893a      	ldrh	r2, [r7, #8]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	82bb      	strh	r3, [r7, #20]
            if(*timerNext_ms > diff){
 8004322:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004324:	881b      	ldrh	r3, [r3, #0]
 8004326:	8aba      	ldrh	r2, [r7, #20]
 8004328:	429a      	cmp	r2, r3
 800432a:	d206      	bcs.n	800433a <CO_NMT_process+0xd6>
                *timerNext_ms = diff;
 800432c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800432e:	8aba      	ldrh	r2, [r7, #20]
 8004330:	801a      	strh	r2, [r3, #0]
 8004332:	e002      	b.n	800433a <CO_NMT_process+0xd6>
            }
        }else{
            *timerNext_ms = 0;
 8004334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004336:	2200      	movs	r2, #0
 8004338:	801a      	strh	r2, [r3, #0]
        }
    }


    /* CAN passive flag */
    CANpassive = 0;
 800433a:	2300      	movs	r3, #0
 800433c:	75fb      	strb	r3, [r7, #23]
    if(CO_isError(NMT->emPr->em, CO_EM_CAN_TX_BUS_PASSIVE) || CO_isError(NMT->emPr->em, CO_EM_CAN_RX_BUS_PASSIVE))
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	2107      	movs	r1, #7
 8004346:	4618      	mov	r0, r3
 8004348:	f7ff fc07 	bl	8003b5a <CO_isError>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d109      	bne.n	8004366 <CO_NMT_process+0x102>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	2106      	movs	r1, #6
 800435a:	4618      	mov	r0, r3
 800435c:	f7ff fbfd 	bl	8003b5a <CO_isError>
 8004360:	4603      	mov	r3, r0
 8004362:	2b00      	cmp	r3, #0
 8004364:	d001      	beq.n	800436a <CO_NMT_process+0x106>
        CANpassive = 1;
 8004366:	2301      	movs	r3, #1
 8004368:	75fb      	strb	r3, [r7, #23]


    /* CANopen green RUN LED (DR 303-3) */
    switch(NMT->operatingState){
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	2b7f      	cmp	r3, #127	; 0x7f
 8004370:	d00c      	beq.n	800438c <CO_NMT_process+0x128>
 8004372:	2b7f      	cmp	r3, #127	; 0x7f
 8004374:	dc14      	bgt.n	80043a0 <CO_NMT_process+0x13c>
 8004376:	2b04      	cmp	r3, #4
 8004378:	d002      	beq.n	8004380 <CO_NMT_process+0x11c>
 800437a:	2b05      	cmp	r3, #5
 800437c:	d00c      	beq.n	8004398 <CO_NMT_process+0x134>
 800437e:	e00f      	b.n	80043a0 <CO_NMT_process+0x13c>
        case CO_NMT_STOPPED:          NMT->LEDgreenRun = NMT->LEDsingleFlash;   break;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	71da      	strb	r2, [r3, #7]
 800438a:	e009      	b.n	80043a0 <CO_NMT_process+0x13c>
        case CO_NMT_PRE_OPERATIONAL:  NMT->LEDgreenRun = NMT->LEDblinking;      break;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	71da      	strb	r2, [r3, #7]
 8004396:	e003      	b.n	80043a0 <CO_NMT_process+0x13c>
        case CO_NMT_OPERATIONAL:      NMT->LEDgreenRun = 1;                     break;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2201      	movs	r2, #1
 800439c:	71da      	strb	r2, [r3, #7]
 800439e:	bf00      	nop
    }


    /* CANopen red ERROR LED (DR 303-3) */
    if(CO_isError(NMT->emPr->em, CO_EM_CAN_TX_BUS_OFF))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	2112      	movs	r1, #18
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7ff fbd6 	bl	8003b5a <CO_isError>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <CO_NMT_process+0x158>
        NMT->LEDredError = 1;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2201      	movs	r2, #1
 80043b8:	721a      	strb	r2, [r3, #8]
 80043ba:	e04f      	b.n	800445c <CO_NMT_process+0x1f8>

    else if(CO_isError(NMT->emPr->em, CO_EM_SYNC_TIME_OUT))
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	2118      	movs	r1, #24
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7ff fbc8 	bl	8003b5a <CO_isError>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d005      	beq.n	80043dc <CO_NMT_process+0x178>
        NMT->LEDredError = NMT->LEDtripleFlash;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f993 2005 	ldrsb.w	r2, [r3, #5]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	721a      	strb	r2, [r3, #8]
 80043da:	e03f      	b.n	800445c <CO_NMT_process+0x1f8>

    else if(CO_isError(NMT->emPr->em, CO_EM_HEARTBEAT_CONSUMER) || CO_isError(NMT->emPr->em, CO_EM_HB_CONSUMER_REMOTE_RESET))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	691b      	ldr	r3, [r3, #16]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	211b      	movs	r1, #27
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff fbb8 	bl	8003b5a <CO_isError>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d109      	bne.n	8004404 <CO_NMT_process+0x1a0>
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	211c      	movs	r1, #28
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7ff fbae 	bl	8003b5a <CO_isError>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d005      	beq.n	8004410 <CO_NMT_process+0x1ac>
        NMT->LEDredError = NMT->LEDdoubleFlash;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	721a      	strb	r2, [r3, #8]
 800440e:	e025      	b.n	800445c <CO_NMT_process+0x1f8>

    else if(CANpassive || CO_isError(NMT->emPr->em, CO_EM_CAN_BUS_WARNING))
 8004410:	7dfb      	ldrb	r3, [r7, #23]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d109      	bne.n	800442a <CO_NMT_process+0x1c6>
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	2101      	movs	r1, #1
 800441e:	4618      	mov	r0, r3
 8004420:	f7ff fb9b 	bl	8003b5a <CO_isError>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d005      	beq.n	8004436 <CO_NMT_process+0x1d2>
        NMT->LEDredError = NMT->LEDsingleFlash;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	721a      	strb	r2, [r3, #8]
 8004434:	e012      	b.n	800445c <CO_NMT_process+0x1f8>

    else if(errorRegister)
 8004436:	f897 3020 	ldrb.w	r3, [r7, #32]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d00b      	beq.n	8004456 <CO_NMT_process+0x1f2>
        NMT->LEDredError = (NMT->LEDblinking>=0)?-1:1;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004444:	2b00      	cmp	r3, #0
 8004446:	db02      	blt.n	800444e <CO_NMT_process+0x1ea>
 8004448:	f04f 32ff 	mov.w	r2, #4294967295
 800444c:	e000      	b.n	8004450 <CO_NMT_process+0x1ec>
 800444e:	2201      	movs	r2, #1
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	721a      	strb	r2, [r3, #8]
 8004454:	e002      	b.n	800445c <CO_NMT_process+0x1f8>

    else
        NMT->LEDredError = -1;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	22ff      	movs	r2, #255	; 0xff
 800445a:	721a      	strb	r2, [r3, #8]


    /* in case of error enter pre-operational state */
    if(errorBehavior && (NMT->operatingState == CO_NMT_OPERATIONAL)){
 800445c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445e:	2b00      	cmp	r3, #0
 8004460:	f000 80ac 	beq.w	80045bc <CO_NMT_process+0x358>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	2b05      	cmp	r3, #5
 800446a:	f040 80a7 	bne.w	80045bc <CO_NMT_process+0x358>
        if(CANpassive && (errorBehavior[2] == 0 || errorBehavior[2] == 2)) errorRegister |= 0x10;
 800446e:	7dfb      	ldrb	r3, [r7, #23]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d00f      	beq.n	8004494 <CO_NMT_process+0x230>
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	3302      	adds	r3, #2
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d004      	beq.n	8004488 <CO_NMT_process+0x224>
 800447e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004480:	3302      	adds	r3, #2
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	2b02      	cmp	r3, #2
 8004486:	d105      	bne.n	8004494 <CO_NMT_process+0x230>
 8004488:	f897 3020 	ldrb.w	r3, [r7, #32]
 800448c:	f043 0310 	orr.w	r3, r3, #16
 8004490:	f887 3020 	strb.w	r3, [r7, #32]

        if(errorRegister){
 8004494:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004498:	2b00      	cmp	r3, #0
 800449a:	f000 808f 	beq.w	80045bc <CO_NMT_process+0x358>
            /* Communication error */
            if(errorRegister & CO_ERR_REG_COMM_ERR){
 800449e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80044a2:	f003 0310 	and.w	r3, r3, #16
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d03e      	beq.n	8004528 <CO_NMT_process+0x2c4>
                if(errorBehavior[1] == 0){
 80044aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ac:	3301      	adds	r3, #1
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d103      	bne.n	80044bc <CO_NMT_process+0x258>
                    NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	227f      	movs	r2, #127	; 0x7f
 80044b8:	701a      	strb	r2, [r3, #0]
 80044ba:	e035      	b.n	8004528 <CO_NMT_process+0x2c4>
                }
                else if(errorBehavior[1] == 2){
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	3301      	adds	r3, #1
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d103      	bne.n	80044ce <CO_NMT_process+0x26a>
                    NMT->operatingState = CO_NMT_STOPPED;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2204      	movs	r2, #4
 80044ca:	701a      	strb	r2, [r3, #0]
 80044cc:	e02c      	b.n	8004528 <CO_NMT_process+0x2c4>
                }
                else if(CO_isError(NMT->emPr->em, CO_EM_CAN_TX_BUS_OFF)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	2112      	movs	r1, #18
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7ff fb3f 	bl	8003b5a <CO_isError>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d113      	bne.n	800450a <CO_NMT_process+0x2a6>
                     || CO_isError(NMT->emPr->em, CO_EM_HEARTBEAT_CONSUMER)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	211b      	movs	r1, #27
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff fb35 	bl	8003b5a <CO_isError>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d109      	bne.n	800450a <CO_NMT_process+0x2a6>
                     || CO_isError(NMT->emPr->em, CO_EM_HB_CONSUMER_REMOTE_RESET))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	68db      	ldr	r3, [r3, #12]
 80044fc:	211c      	movs	r1, #28
 80044fe:	4618      	mov	r0, r3
 8004500:	f7ff fb2b 	bl	8003b5a <CO_isError>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00e      	beq.n	8004528 <CO_NMT_process+0x2c4>
                {
                    if(errorBehavior[0] == 0){
 800450a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d103      	bne.n	800451a <CO_NMT_process+0x2b6>
                        NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	227f      	movs	r2, #127	; 0x7f
 8004516:	701a      	strb	r2, [r3, #0]
 8004518:	e006      	b.n	8004528 <CO_NMT_process+0x2c4>
                    }
                    else if(errorBehavior[0] == 2){
 800451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	2b02      	cmp	r3, #2
 8004520:	d102      	bne.n	8004528 <CO_NMT_process+0x2c4>
                        NMT->operatingState = CO_NMT_STOPPED;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2204      	movs	r2, #4
 8004526:	701a      	strb	r2, [r3, #0]
                    }
                }
            }

            /* Generic error */
            if(errorRegister & CO_ERR_REG_GENERIC_ERR){
 8004528:	f897 3020 	ldrb.w	r3, [r7, #32]
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	2b00      	cmp	r3, #0
 8004532:	d010      	beq.n	8004556 <CO_NMT_process+0x2f2>
                if      (errorBehavior[3] == 0) NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004536:	3303      	adds	r3, #3
 8004538:	781b      	ldrb	r3, [r3, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d103      	bne.n	8004546 <CO_NMT_process+0x2e2>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	227f      	movs	r2, #127	; 0x7f
 8004542:	701a      	strb	r2, [r3, #0]
 8004544:	e007      	b.n	8004556 <CO_NMT_process+0x2f2>
                else if (errorBehavior[3] == 2) NMT->operatingState = CO_NMT_STOPPED;
 8004546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004548:	3303      	adds	r3, #3
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	2b02      	cmp	r3, #2
 800454e:	d102      	bne.n	8004556 <CO_NMT_process+0x2f2>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2204      	movs	r2, #4
 8004554:	701a      	strb	r2, [r3, #0]
            }

            /* Device profile error */
            if(errorRegister & CO_ERR_REG_DEV_PROFILE){
 8004556:	f897 3020 	ldrb.w	r3, [r7, #32]
 800455a:	f003 0320 	and.w	r3, r3, #32
 800455e:	2b00      	cmp	r3, #0
 8004560:	d010      	beq.n	8004584 <CO_NMT_process+0x320>
                if      (errorBehavior[4] == 0) NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004564:	3304      	adds	r3, #4
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d103      	bne.n	8004574 <CO_NMT_process+0x310>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	227f      	movs	r2, #127	; 0x7f
 8004570:	701a      	strb	r2, [r3, #0]
 8004572:	e007      	b.n	8004584 <CO_NMT_process+0x320>
                else if (errorBehavior[4] == 2) NMT->operatingState = CO_NMT_STOPPED;
 8004574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004576:	3304      	adds	r3, #4
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	2b02      	cmp	r3, #2
 800457c:	d102      	bne.n	8004584 <CO_NMT_process+0x320>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2204      	movs	r2, #4
 8004582:	701a      	strb	r2, [r3, #0]
            }

            /* Manufacturer specific error */
            if(errorRegister & CO_ERR_REG_MANUFACTURER){
 8004584:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8004588:	2b00      	cmp	r3, #0
 800458a:	da10      	bge.n	80045ae <CO_NMT_process+0x34a>
                if      (errorBehavior[5] == 0) NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458e:	3305      	adds	r3, #5
 8004590:	781b      	ldrb	r3, [r3, #0]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d103      	bne.n	800459e <CO_NMT_process+0x33a>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	227f      	movs	r2, #127	; 0x7f
 800459a:	701a      	strb	r2, [r3, #0]
 800459c:	e007      	b.n	80045ae <CO_NMT_process+0x34a>
                else if (errorBehavior[5] == 2) NMT->operatingState = CO_NMT_STOPPED;
 800459e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a0:	3305      	adds	r3, #5
 80045a2:	781b      	ldrb	r3, [r3, #0]
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d102      	bne.n	80045ae <CO_NMT_process+0x34a>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2204      	movs	r2, #4
 80045ac:	701a      	strb	r2, [r3, #0]
            }

            /* if operational state is lost, send HB immediately. */
            if(NMT->operatingState != CO_NMT_OPERATIONAL)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	2b05      	cmp	r3, #5
 80045b4:	d002      	beq.n	80045bc <CO_NMT_process+0x358>
                NMT->HBproducerTimer = HBtime;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	893a      	ldrh	r2, [r7, #8]
 80045ba:	819a      	strh	r2, [r3, #12]
        }
    }

    if(NMT->pFunctNMT!=NULL && currentOperatingState!=NMT->operatingState){
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00a      	beq.n	80045da <CO_NMT_process+0x376>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	7dba      	ldrb	r2, [r7, #22]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d005      	beq.n	80045da <CO_NMT_process+0x376>
        NMT->pFunctNMT(NMT->operatingState);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	7812      	ldrb	r2, [r2, #0]
 80045d6:	4610      	mov	r0, r2
 80045d8:	4798      	blx	r3
    }

    return NMT->resetCommand;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	7a5b      	ldrb	r3, [r3, #9]
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3718      	adds	r7, #24
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}

080045e6 <CO_PDO_receive>:
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 * If new message arrives and previous message wasn't processed yet, then
 * previous message will be lost and overwritten by new message. That's OK with PDOs.
 */
static void CO_PDO_receive(void *object, const CO_CANrxMsg_t *msg){
 80045e6:	b480      	push	{r7}
 80045e8:	b085      	sub	sp, #20
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
 80045ee:	6039      	str	r1, [r7, #0]
    CO_RPDO_t *RPDO;

    RPDO = (CO_RPDO_t*)object;   /* this is the correct pointer type of the first argument */
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	60fb      	str	r3, [r7, #12]

    if( (RPDO->valid) &&
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	7f5b      	ldrb	r3, [r3, #29]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d07d      	beq.n	80046f8 <CO_PDO_receive+0x112>
        (*RPDO->operatingState == CO_NMT_OPERATIONAL) &&
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	695b      	ldr	r3, [r3, #20]
 8004600:	781b      	ldrb	r3, [r3, #0]
    if( (RPDO->valid) &&
 8004602:	2b05      	cmp	r3, #5
 8004604:	d178      	bne.n	80046f8 <CO_PDO_receive+0x112>
        (msg->DLC >= RPDO->dataLength))
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	f893 2020 	ldrb.w	r2, [r3, #32]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	7fdb      	ldrb	r3, [r3, #31]
        (*RPDO->operatingState == CO_NMT_OPERATIONAL) &&
 8004610:	429a      	cmp	r2, r3
 8004612:	d371      	bcc.n	80046f8 <CO_PDO_receive+0x112>
    {
        if(RPDO->synchronous && RPDO->SYNC->CANrxToggle) {
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	7f9b      	ldrb	r3, [r3, #30]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d039      	beq.n	8004690 <CO_PDO_receive+0xaa>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	7ddb      	ldrb	r3, [r3, #23]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d034      	beq.n	8004690 <CO_PDO_receive+0xaa>
            /* copy data into second buffer and set 'new message' flag */
            RPDO->CANrxData[1][0] = msg->data[0];
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
            RPDO->CANrxData[1][1] = msg->data[1];
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
            RPDO->CANrxData[1][2] = msg->data[2];
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            RPDO->CANrxData[1][3] = msg->data[3];
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
            RPDO->CANrxData[1][4] = msg->data[4];
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
            RPDO->CANrxData[1][5] = msg->data[5];
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
            RPDO->CANrxData[1][6] = msg->data[6];
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            RPDO->CANrxData[1][7] = msg->data[7];
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

            RPDO->CANrxNew[1] = true;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            RPDO->CANrxData[0][7] = msg->data[7];

            RPDO->CANrxNew[0] = true;
        }
    }
}
 800468e:	e033      	b.n	80046f8 <CO_PDO_receive+0x112>
            RPDO->CANrxData[0][0] = msg->data[0];
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            RPDO->CANrxData[0][1] = msg->data[1];
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
            RPDO->CANrxData[0][2] = msg->data[2];
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            RPDO->CANrxData[0][3] = msg->data[3];
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            RPDO->CANrxData[0][4] = msg->data[4];
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
            RPDO->CANrxData[0][5] = msg->data[5];
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
            RPDO->CANrxData[0][6] = msg->data[6];
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
            RPDO->CANrxData[0][7] = msg->data[7];
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
            RPDO->CANrxNew[0] = true;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80046f8:	bf00      	nop
 80046fa:	3714      	adds	r7, #20
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <CO_RPDOconfigCom>:
 *
 * @param RPDO RPDO object.
 * @param COB_IDUsedByRPDO _RPDO communication parameter_, _COB-ID for PDO_ variable
 * from Object dictionary (index 0x1400+, subindex 1).
 */
static void CO_RPDOconfigCom(CO_RPDO_t* RPDO, uint32_t COB_IDUsedByRPDO){
 8004704:	b580      	push	{r7, lr}
 8004706:	b088      	sub	sp, #32
 8004708:	af04      	add	r7, sp, #16
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
    uint16_t ID;
    CO_ReturnError_t r;

    ID = (uint16_t)COB_IDUsedByRPDO;
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	81fb      	strh	r3, [r7, #14]

    /* is RPDO used? */
    if((COB_IDUsedByRPDO & 0xBFFFF800L) == 0 && RPDO->dataLength && ID){
 8004712:	683a      	ldr	r2, [r7, #0]
 8004714:	4b2c      	ldr	r3, [pc, #176]	; (80047c8 <CO_RPDOconfigCom+0xc4>)
 8004716:	4013      	ands	r3, r2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d120      	bne.n	800475e <CO_RPDOconfigCom+0x5a>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	7fdb      	ldrb	r3, [r3, #31]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d01c      	beq.n	800475e <CO_RPDOconfigCom+0x5a>
 8004724:	89fb      	ldrh	r3, [r7, #14]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d019      	beq.n	800475e <CO_RPDOconfigCom+0x5a>
        /* is used default COB-ID? */
        if(ID == RPDO->defaultCOB_ID) ID += RPDO->nodeId;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	8b5b      	ldrh	r3, [r3, #26]
 800472e:	89fa      	ldrh	r2, [r7, #14]
 8004730:	429a      	cmp	r2, r3
 8004732:	d105      	bne.n	8004740 <CO_RPDOconfigCom+0x3c>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	7e1b      	ldrb	r3, [r3, #24]
 8004738:	b29a      	uxth	r2, r3
 800473a:	89fb      	ldrh	r3, [r7, #14]
 800473c:	4413      	add	r3, r2
 800473e:	81fb      	strh	r3, [r7, #14]
        RPDO->valid = true;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	775a      	strb	r2, [r3, #29]
        RPDO->synchronous = (RPDO->RPDOCommPar->transmissionType <= 240) ? true : false;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	7a1b      	ldrb	r3, [r3, #8]
 800474c:	2bf0      	cmp	r3, #240	; 0xf0
 800474e:	bf94      	ite	ls
 8004750:	2301      	movls	r3, #1
 8004752:	2300      	movhi	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	461a      	mov	r2, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	779a      	strb	r2, [r3, #30]
 800475c:	e00d      	b.n	800477a <CO_RPDOconfigCom+0x76>
    }
    else{
        ID = 0;
 800475e:	2300      	movs	r3, #0
 8004760:	81fb      	strh	r3, [r7, #14]
        RPDO->valid = false;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	775a      	strb	r2, [r3, #29]
        RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 8004768:	2100      	movs	r1, #0
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	460a      	mov	r2, r1
 800476e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	460a      	mov	r2, r1
 8004776:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }
    r = CO_CANrxBufferInit(
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f8b3 1058 	ldrh.w	r1, [r3, #88]	; 0x58
 8004784:	89fa      	ldrh	r2, [r7, #14]
 8004786:	4b11      	ldr	r3, [pc, #68]	; (80047cc <CO_RPDOconfigCom+0xc8>)
 8004788:	9302      	str	r3, [sp, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	9301      	str	r3, [sp, #4]
 800478e:	2300      	movs	r3, #0
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8004796:	f003 fa94 	bl	8007cc2 <CO_CANrxBufferInit>
 800479a:	4603      	mov	r3, r0
 800479c:	737b      	strb	r3, [r7, #13]
            ID,                     /* CAN identifier */
            0x7FF,                  /* mask */
            0,                      /* rtr */
            (void*)RPDO,            /* object passed to receive function */
            CO_PDO_receive);        /* this function will process received message */
    if(r != CO_ERROR_NO){
 800479e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00b      	beq.n	80047be <CO_RPDOconfigCom+0xba>
        RPDO->valid = false;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	775a      	strb	r2, [r3, #29]
        RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 80047ac:	2100      	movs	r1, #0
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	460a      	mov	r2, r1
 80047b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	460a      	mov	r2, r1
 80047ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }
}
 80047be:	bf00      	nop
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	bffff800 	.word	0xbffff800
 80047cc:	080045e7 	.word	0x080045e7

080047d0 <CO_TPDOconfigCom>:
 * @param TPDO TPDO object.
 * @param COB_IDUsedByTPDO _TPDO communication parameter_, _COB-ID for PDO_ variable
 * from Object dictionary (index 0x1400+, subindex 1).
 * @param syncFlag Indicate, if TPDO is synchronous.
 */
static void CO_TPDOconfigCom(CO_TPDO_t* TPDO, uint32_t COB_IDUsedByTPDO, uint8_t syncFlag){
 80047d0:	b590      	push	{r4, r7, lr}
 80047d2:	b089      	sub	sp, #36	; 0x24
 80047d4:	af02      	add	r7, sp, #8
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	4613      	mov	r3, r2
 80047dc:	71fb      	strb	r3, [r7, #7]
    uint16_t ID;

    ID = (uint16_t)COB_IDUsedByTPDO;
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	82fb      	strh	r3, [r7, #22]

    /* is TPDO used? */
    if((COB_IDUsedByTPDO & 0xBFFFF800L) == 0 && TPDO->dataLength && ID){
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	4b1d      	ldr	r3, [pc, #116]	; (800485c <CO_TPDOconfigCom+0x8c>)
 80047e6:	4013      	ands	r3, r2
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d115      	bne.n	8004818 <CO_TPDOconfigCom+0x48>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	7e9b      	ldrb	r3, [r3, #26]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d011      	beq.n	8004818 <CO_TPDOconfigCom+0x48>
 80047f4:	8afb      	ldrh	r3, [r7, #22]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00e      	beq.n	8004818 <CO_TPDOconfigCom+0x48>
        /* is used default COB-ID? */
        if(ID == TPDO->defaultCOB_ID) ID += TPDO->nodeId;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	8adb      	ldrh	r3, [r3, #22]
 80047fe:	8afa      	ldrh	r2, [r7, #22]
 8004800:	429a      	cmp	r2, r3
 8004802:	d105      	bne.n	8004810 <CO_TPDOconfigCom+0x40>
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	7d1b      	ldrb	r3, [r3, #20]
 8004808:	b29a      	uxth	r2, r3
 800480a:	8afb      	ldrh	r3, [r7, #22]
 800480c:	4413      	add	r3, r2
 800480e:	82fb      	strh	r3, [r7, #22]
        TPDO->valid = true;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2201      	movs	r2, #1
 8004814:	765a      	strb	r2, [r3, #25]
 8004816:	e004      	b.n	8004822 <CO_TPDOconfigCom+0x52>
    }
    else{
        ID = 0;
 8004818:	2300      	movs	r3, #0
 800481a:	82fb      	strh	r3, [r7, #22]
        TPDO->valid = false;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	765a      	strb	r2, [r3, #25]
    }

    TPDO->CANtxBuff = CO_CANtxBufferInit(
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	7e9b      	ldrb	r3, [r3, #26]
 8004830:	8afc      	ldrh	r4, [r7, #22]
 8004832:	79fa      	ldrb	r2, [r7, #7]
 8004834:	9201      	str	r2, [sp, #4]
 8004836:	9300      	str	r3, [sp, #0]
 8004838:	2300      	movs	r3, #0
 800483a:	4622      	mov	r2, r4
 800483c:	f003 fac5 	bl	8007dca <CO_CANtxBufferInit>
 8004840:	4602      	mov	r2, r0
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	64da      	str	r2, [r3, #76]	; 0x4c
            ID,                        /* CAN identifier */
            0,                         /* rtr */
            TPDO->dataLength,          /* number of data bytes */
            syncFlag);                 /* synchronous message flag bit */

    if(TPDO->CANtxBuff == 0){
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800484a:	2b00      	cmp	r3, #0
 800484c:	d102      	bne.n	8004854 <CO_TPDOconfigCom+0x84>
        TPDO->valid = false;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	765a      	strb	r2, [r3, #25]
    }
}
 8004854:	bf00      	nop
 8004856:	371c      	adds	r7, #28
 8004858:	46bd      	mov	sp, r7
 800485a:	bd90      	pop	{r4, r7, pc}
 800485c:	bffff800 	.word	0xbffff800

08004860 <CO_PDOfindMap>:
        uint8_t                 R_T,
        uint8_t               **ppData,
        uint8_t                *pLength,
        uint8_t                *pSendIfCOSFlags,
        uint8_t                *pIsMultibyteVar)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	603b      	str	r3, [r7, #0]
 800486c:	4613      	mov	r3, r2
 800486e:	71fb      	strb	r3, [r7, #7]
    uint8_t subIndex;
    uint8_t dataLen;
    uint8_t objectLen;
    uint8_t attr;

    index = (uint16_t)(map>>16);
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	0c1b      	lsrs	r3, r3, #16
 8004874:	837b      	strh	r3, [r7, #26]
    subIndex = (uint8_t)(map>>8);
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	0a1b      	lsrs	r3, r3, #8
 800487a:	767b      	strb	r3, [r7, #25]
    dataLen = (uint8_t) map;   /* data length in bits */
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	763b      	strb	r3, [r7, #24]

    /* data length must be byte aligned */
    if(dataLen&0x07) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 8004880:	7e3b      	ldrb	r3, [r7, #24]
 8004882:	f003 0307 	and.w	r3, r3, #7
 8004886:	2b00      	cmp	r3, #0
 8004888:	d001      	beq.n	800488e <CO_PDOfindMap+0x2e>
 800488a:	4b66      	ldr	r3, [pc, #408]	; (8004a24 <CO_PDOfindMap+0x1c4>)
 800488c:	e0c5      	b.n	8004a1a <CO_PDOfindMap+0x1ba>

    dataLen >>= 3;    /* new data length is in bytes */
 800488e:	7e3b      	ldrb	r3, [r7, #24]
 8004890:	08db      	lsrs	r3, r3, #3
 8004892:	763b      	strb	r3, [r7, #24]
    *pLength += dataLen;
 8004894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004896:	781a      	ldrb	r2, [r3, #0]
 8004898:	7e3b      	ldrb	r3, [r7, #24]
 800489a:	4413      	add	r3, r2
 800489c:	b2da      	uxtb	r2, r3
 800489e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a0:	701a      	strb	r2, [r3, #0]

    /* total PDO length can not be more than 8 bytes */
    if(*pLength > 8) return CO_SDO_AB_MAP_LEN;  /* The number and length of the objects to be mapped would exceed PDO length. */
 80048a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	2b08      	cmp	r3, #8
 80048a8:	d901      	bls.n	80048ae <CO_PDOfindMap+0x4e>
 80048aa:	4b5f      	ldr	r3, [pc, #380]	; (8004a28 <CO_PDOfindMap+0x1c8>)
 80048ac:	e0b5      	b.n	8004a1a <CO_PDOfindMap+0x1ba>

    /* is there a reference to dummy entries */
    if(index <=7 && subIndex == 0){
 80048ae:	8b7b      	ldrh	r3, [r7, #26]
 80048b0:	2b07      	cmp	r3, #7
 80048b2:	d82d      	bhi.n	8004910 <CO_PDOfindMap+0xb0>
 80048b4:	7e7b      	ldrb	r3, [r7, #25]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d12a      	bne.n	8004910 <CO_PDOfindMap+0xb0>
        static uint32_t dummyTX = 0;
        static uint32_t dummyRX;
        uint8_t dummySize = 4;
 80048ba:	2304      	movs	r3, #4
 80048bc:	77fb      	strb	r3, [r7, #31]

        if(index<2) dummySize = 0;
 80048be:	8b7b      	ldrh	r3, [r7, #26]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d802      	bhi.n	80048ca <CO_PDOfindMap+0x6a>
 80048c4:	2300      	movs	r3, #0
 80048c6:	77fb      	strb	r3, [r7, #31]
 80048c8:	e010      	b.n	80048ec <CO_PDOfindMap+0x8c>
        else if(index==2 || index==5) dummySize = 1;
 80048ca:	8b7b      	ldrh	r3, [r7, #26]
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d002      	beq.n	80048d6 <CO_PDOfindMap+0x76>
 80048d0:	8b7b      	ldrh	r3, [r7, #26]
 80048d2:	2b05      	cmp	r3, #5
 80048d4:	d102      	bne.n	80048dc <CO_PDOfindMap+0x7c>
 80048d6:	2301      	movs	r3, #1
 80048d8:	77fb      	strb	r3, [r7, #31]
 80048da:	e007      	b.n	80048ec <CO_PDOfindMap+0x8c>
        else if(index==3 || index==6) dummySize = 2;
 80048dc:	8b7b      	ldrh	r3, [r7, #26]
 80048de:	2b03      	cmp	r3, #3
 80048e0:	d002      	beq.n	80048e8 <CO_PDOfindMap+0x88>
 80048e2:	8b7b      	ldrh	r3, [r7, #26]
 80048e4:	2b06      	cmp	r3, #6
 80048e6:	d101      	bne.n	80048ec <CO_PDOfindMap+0x8c>
 80048e8:	2302      	movs	r3, #2
 80048ea:	77fb      	strb	r3, [r7, #31]

        /* is size of variable big enough for map */
        if(dummySize < dataLen) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 80048ec:	7ffa      	ldrb	r2, [r7, #31]
 80048ee:	7e3b      	ldrb	r3, [r7, #24]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d201      	bcs.n	80048f8 <CO_PDOfindMap+0x98>
 80048f4:	4b4b      	ldr	r3, [pc, #300]	; (8004a24 <CO_PDOfindMap+0x1c4>)
 80048f6:	e090      	b.n	8004a1a <CO_PDOfindMap+0x1ba>

        /* Data and ODE pointer */
        if(R_T == 0) *ppData = (uint8_t*) &dummyRX;
 80048f8:	79fb      	ldrb	r3, [r7, #7]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d103      	bne.n	8004906 <CO_PDOfindMap+0xa6>
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	4a4a      	ldr	r2, [pc, #296]	; (8004a2c <CO_PDOfindMap+0x1cc>)
 8004902:	601a      	str	r2, [r3, #0]
 8004904:	e002      	b.n	800490c <CO_PDOfindMap+0xac>
        else         *ppData = (uint8_t*) &dummyTX;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	4a49      	ldr	r2, [pc, #292]	; (8004a30 <CO_PDOfindMap+0x1d0>)
 800490a:	601a      	str	r2, [r3, #0]

        return 0;
 800490c:	2300      	movs	r3, #0
 800490e:	e084      	b.n	8004a1a <CO_PDOfindMap+0x1ba>
    }

    /* find object in Object Dictionary */
    entryNo = CO_OD_find(SDO, index);
 8004910:	8b7b      	ldrh	r3, [r7, #26]
 8004912:	4619      	mov	r1, r3
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f001 f9bd 	bl	8005c94 <CO_OD_find>
 800491a:	4603      	mov	r3, r0
 800491c:	82fb      	strh	r3, [r7, #22]

    /* Does object exist in OD? */
    if(entryNo == 0xFFFF || subIndex > SDO->OD[entryNo].maxSubIndex)
 800491e:	8afb      	ldrh	r3, [r7, #22]
 8004920:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004924:	4293      	cmp	r3, r2
 8004926:	d00b      	beq.n	8004940 <CO_PDOfindMap+0xe0>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800492c:	8afa      	ldrh	r2, [r7, #22]
 800492e:	4613      	mov	r3, r2
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	4413      	add	r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	440b      	add	r3, r1
 8004938:	789b      	ldrb	r3, [r3, #2]
 800493a:	7e7a      	ldrb	r2, [r7, #25]
 800493c:	429a      	cmp	r2, r3
 800493e:	d901      	bls.n	8004944 <CO_PDOfindMap+0xe4>
        return CO_SDO_AB_NOT_EXIST;   /* Object does not exist in the object dictionary. */
 8004940:	4b3c      	ldr	r3, [pc, #240]	; (8004a34 <CO_PDOfindMap+0x1d4>)
 8004942:	e06a      	b.n	8004a1a <CO_PDOfindMap+0x1ba>

    attr = CO_OD_getAttribute(SDO, entryNo, subIndex);
 8004944:	7e7a      	ldrb	r2, [r7, #25]
 8004946:	8afb      	ldrh	r3, [r7, #22]
 8004948:	4619      	mov	r1, r3
 800494a:	68f8      	ldr	r0, [r7, #12]
 800494c:	f001 fa44 	bl	8005dd8 <CO_OD_getAttribute>
 8004950:	4603      	mov	r3, r0
 8004952:	757b      	strb	r3, [r7, #21]
    /* Is object Mappable for RPDO? */
    if(R_T==0 && !((attr&CO_ODA_RPDO_MAPABLE) && (attr&CO_ODA_WRITEABLE))) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 8004954:	79fb      	ldrb	r3, [r7, #7]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d10b      	bne.n	8004972 <CO_PDOfindMap+0x112>
 800495a:	7d7b      	ldrb	r3, [r7, #21]
 800495c:	f003 0310 	and.w	r3, r3, #16
 8004960:	2b00      	cmp	r3, #0
 8004962:	d004      	beq.n	800496e <CO_PDOfindMap+0x10e>
 8004964:	7d7b      	ldrb	r3, [r7, #21]
 8004966:	f003 0308 	and.w	r3, r3, #8
 800496a:	2b00      	cmp	r3, #0
 800496c:	d101      	bne.n	8004972 <CO_PDOfindMap+0x112>
 800496e:	4b2d      	ldr	r3, [pc, #180]	; (8004a24 <CO_PDOfindMap+0x1c4>)
 8004970:	e053      	b.n	8004a1a <CO_PDOfindMap+0x1ba>
    /* Is object Mappable for TPDO? */
    if(R_T!=0 && !((attr&CO_ODA_TPDO_MAPABLE) && (attr&CO_ODA_READABLE))) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 8004972:	79fb      	ldrb	r3, [r7, #7]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00b      	beq.n	8004990 <CO_PDOfindMap+0x130>
 8004978:	7d7b      	ldrb	r3, [r7, #21]
 800497a:	f003 0320 	and.w	r3, r3, #32
 800497e:	2b00      	cmp	r3, #0
 8004980:	d004      	beq.n	800498c <CO_PDOfindMap+0x12c>
 8004982:	7d7b      	ldrb	r3, [r7, #21]
 8004984:	f003 0304 	and.w	r3, r3, #4
 8004988:	2b00      	cmp	r3, #0
 800498a:	d101      	bne.n	8004990 <CO_PDOfindMap+0x130>
 800498c:	4b25      	ldr	r3, [pc, #148]	; (8004a24 <CO_PDOfindMap+0x1c4>)
 800498e:	e044      	b.n	8004a1a <CO_PDOfindMap+0x1ba>

    /* is size of variable big enough for map */
    objectLen = CO_OD_getLength(SDO, entryNo, subIndex);
 8004990:	7e7a      	ldrb	r2, [r7, #25]
 8004992:	8afb      	ldrh	r3, [r7, #22]
 8004994:	4619      	mov	r1, r3
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f001 f9d1 	bl	8005d3e <CO_OD_getLength>
 800499c:	4603      	mov	r3, r0
 800499e:	753b      	strb	r3, [r7, #20]
    if(objectLen < dataLen) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 80049a0:	7d3a      	ldrb	r2, [r7, #20]
 80049a2:	7e3b      	ldrb	r3, [r7, #24]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d201      	bcs.n	80049ac <CO_PDOfindMap+0x14c>
 80049a8:	4b1e      	ldr	r3, [pc, #120]	; (8004a24 <CO_PDOfindMap+0x1c4>)
 80049aa:	e036      	b.n	8004a1a <CO_PDOfindMap+0x1ba>

    /* mark multibyte variable */
    *pIsMultibyteVar = (attr&CO_ODA_MB_VALUE) ? 1 : 0;
 80049ac:	7d7b      	ldrb	r3, [r7, #21]
 80049ae:	09db      	lsrs	r3, r3, #7
 80049b0:	b2da      	uxtb	r2, r3
 80049b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b4:	701a      	strb	r2, [r3, #0]

    /* pointer to data */
    *ppData = (uint8_t*) CO_OD_getDataPointer(SDO, entryNo, subIndex);
 80049b6:	7e7a      	ldrb	r2, [r7, #25]
 80049b8:	8afb      	ldrh	r3, [r7, #22]
 80049ba:	4619      	mov	r1, r3
 80049bc:	68f8      	ldr	r0, [r7, #12]
 80049be:	f001 fa5e 	bl	8005e7e <CO_OD_getDataPointer>
 80049c2:	4602      	mov	r2, r0
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	601a      	str	r2, [r3, #0]
        *ppData += objectLen - dataLen;
    }
#endif

    /* setup change of state flags */
    if(attr&CO_ODA_TPDO_DETECT_COS){
 80049c8:	7d7b      	ldrb	r3, [r7, #21]
 80049ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d022      	beq.n	8004a18 <CO_PDOfindMap+0x1b8>
        int16_t i;
        for(i=*pLength-dataLen; i<*pLength; i++){
 80049d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	7e3b      	ldrb	r3, [r7, #24]
 80049da:	b29b      	uxth	r3, r3
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	b29b      	uxth	r3, r3
 80049e0:	83bb      	strh	r3, [r7, #28]
 80049e2:	e013      	b.n	8004a0c <CO_PDOfindMap+0x1ac>
            *pSendIfCOSFlags |= 1<<i;
 80049e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	b25a      	sxtb	r2, r3
 80049ea:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80049ee:	2101      	movs	r1, #1
 80049f0:	fa01 f303 	lsl.w	r3, r1, r3
 80049f4:	b25b      	sxtb	r3, r3
 80049f6:	4313      	orrs	r3, r2
 80049f8:	b25b      	sxtb	r3, r3
 80049fa:	b2da      	uxtb	r2, r3
 80049fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049fe:	701a      	strb	r2, [r3, #0]
        for(i=*pLength-dataLen; i<*pLength; i++){
 8004a00:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	3301      	adds	r3, #1
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	83bb      	strh	r3, [r7, #28]
 8004a0c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004a10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004a12:	7812      	ldrb	r2, [r2, #0]
 8004a14:	4293      	cmp	r3, r2
 8004a16:	dbe5      	blt.n	80049e4 <CO_PDOfindMap+0x184>
        }
    }

    return 0;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3720      	adds	r7, #32
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	06040041 	.word	0x06040041
 8004a28:	06040042 	.word	0x06040042
 8004a2c:	20000648 	.word	0x20000648
 8004a30:	2000064c 	.word	0x2000064c
 8004a34:	06020000 	.word	0x06020000

08004a38 <CO_RPDOconfigMap>:
 * @param RPDO RPDO object.
 * @param noOfMappedObjects Number of mapped object (from OD).
 *
 * @return 0 on success, otherwise SDO abort code.
 */
static uint32_t CO_RPDOconfigMap(CO_RPDO_t* RPDO, uint8_t noOfMappedObjects){
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b08e      	sub	sp, #56	; 0x38
 8004a3c:	af04      	add	r7, sp, #16
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	460b      	mov	r3, r1
 8004a42:	70fb      	strb	r3, [r7, #3]
    int16_t i;
    uint8_t length = 0;
 8004a44:	2300      	movs	r3, #0
 8004a46:	74fb      	strb	r3, [r7, #19]
    uint32_t ret = 0;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	623b      	str	r3, [r7, #32]
    const uint32_t* pMap = &RPDO->RPDOMapPar->mappedObject1;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	3304      	adds	r3, #4
 8004a52:	61fb      	str	r3, [r7, #28]

    for(i=noOfMappedObjects; i>0; i--){
 8004a54:	78fb      	ldrb	r3, [r7, #3]
 8004a56:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004a58:	e046      	b.n	8004ae8 <CO_RPDOconfigMap+0xb0>
        int16_t j;
        uint8_t* pData;
        uint8_t dummy = 0;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	72fb      	strb	r3, [r7, #11]
        uint8_t prevLength = length;
 8004a5e:	7cfb      	ldrb	r3, [r7, #19]
 8004a60:	767b      	strb	r3, [r7, #25]
        uint8_t MBvar;
        uint32_t map = *(pMap++);
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	1d1a      	adds	r2, r3, #4
 8004a66:	61fa      	str	r2, [r7, #28]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	617b      	str	r3, [r7, #20]

        /* function do much checking of errors in map */
        ret = CO_PDOfindMap(
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6858      	ldr	r0, [r3, #4]
 8004a70:	f107 020c 	add.w	r2, r7, #12
 8004a74:	f107 030a 	add.w	r3, r7, #10
 8004a78:	9302      	str	r3, [sp, #8]
 8004a7a:	f107 030b 	add.w	r3, r7, #11
 8004a7e:	9301      	str	r3, [sp, #4]
 8004a80:	f107 0313 	add.w	r3, r7, #19
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	4613      	mov	r3, r2
 8004a88:	2200      	movs	r2, #0
 8004a8a:	6979      	ldr	r1, [r7, #20]
 8004a8c:	f7ff fee8 	bl	8004860 <CO_PDOfindMap>
 8004a90:	6238      	str	r0, [r7, #32]
                0,
                &pData,
                &length,
                &dummy,
                &MBvar);
        if(ret){
 8004a92:	6a3b      	ldr	r3, [r7, #32]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d00a      	beq.n	8004aae <CO_RPDOconfigMap+0x76>
            length = 0;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	74fb      	strb	r3, [r7, #19]
            CO_errorReport(RPDO->em, CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR, map);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6818      	ldr	r0, [r3, #0]
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8004aa6:	211a      	movs	r1, #26
 8004aa8:	f7fe ff0e 	bl	80038c8 <CO_errorReport>
 8004aac:	e020      	b.n	8004af0 <CO_RPDOconfigMap+0xb8>
        else{
            for(j=prevLength; j<length; j++)
                RPDO->mapPointer[j] = pData++;
        }
#else
        for(j=prevLength; j<length; j++){
 8004aae:	7e7b      	ldrb	r3, [r7, #25]
 8004ab0:	837b      	strh	r3, [r7, #26]
 8004ab2:	e00e      	b.n	8004ad2 <CO_RPDOconfigMap+0x9a>
            RPDO->mapPointer[j] = pData++;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	60fa      	str	r2, [r7, #12]
 8004aba:	f9b7 101a 	ldrsh.w	r1, [r7, #26]
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	3108      	adds	r1, #8
 8004ac2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        for(j=prevLength; j<length; j++){
 8004ac6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	3301      	adds	r3, #1
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	837b      	strh	r3, [r7, #26]
 8004ad2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004ad6:	7cfa      	ldrb	r2, [r7, #19]
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	dbeb      	blt.n	8004ab4 <CO_RPDOconfigMap+0x7c>
    for(i=noOfMappedObjects; i>0; i--){
 8004adc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004ae8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	dcb4      	bgt.n	8004a5a <CO_RPDOconfigMap+0x22>
        }
#endif

    }

    RPDO->dataLength = length;
 8004af0:	7cfa      	ldrb	r2, [r7, #19]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	77da      	strb	r2, [r3, #31]

    return ret;
 8004af6:	6a3b      	ldr	r3, [r7, #32]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3728      	adds	r7, #40	; 0x28
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}

08004b00 <CO_TPDOconfigMap>:
 * @param TPDO TPDO object.
 * @param noOfMappedObjects Number of mapped object (from OD).
 *
 * @return 0 on success, otherwise SDO abort code.
 */
static uint32_t CO_TPDOconfigMap(CO_TPDO_t* TPDO, uint8_t noOfMappedObjects){
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b08e      	sub	sp, #56	; 0x38
 8004b04:	af04      	add	r7, sp, #16
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	460b      	mov	r3, r1
 8004b0a:	70fb      	strb	r3, [r7, #3]
    int16_t i;
    uint8_t length = 0;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	74fb      	strb	r3, [r7, #19]
    uint32_t ret = 0;
 8004b10:	2300      	movs	r3, #0
 8004b12:	623b      	str	r3, [r7, #32]
    const uint32_t* pMap = &TPDO->TPDOMapPar->mappedObject1;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	3304      	adds	r3, #4
 8004b1a:	61fb      	str	r3, [r7, #28]

    TPDO->sendIfCOSFlags = 0;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    for(i=noOfMappedObjects; i>0; i--){
 8004b24:	78fb      	ldrb	r3, [r7, #3]
 8004b26:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004b28:	e045      	b.n	8004bb6 <CO_TPDOconfigMap+0xb6>
        int16_t j;
        uint8_t* pData;
        uint8_t prevLength = length;
 8004b2a:	7cfb      	ldrb	r3, [r7, #19]
 8004b2c:	767b      	strb	r3, [r7, #25]
        uint8_t MBvar;
        uint32_t map = *(pMap++);
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	1d1a      	adds	r2, r3, #4
 8004b32:	61fa      	str	r2, [r7, #28]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	617b      	str	r3, [r7, #20]

        /* function do much checking of errors in map */
        ret = CO_PDOfindMap(
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6858      	ldr	r0, [r3, #4]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	333c      	adds	r3, #60	; 0x3c
 8004b40:	f107 010c 	add.w	r1, r7, #12
 8004b44:	f107 020b 	add.w	r2, r7, #11
 8004b48:	9202      	str	r2, [sp, #8]
 8004b4a:	9301      	str	r3, [sp, #4]
 8004b4c:	f107 0313 	add.w	r3, r7, #19
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	460b      	mov	r3, r1
 8004b54:	2201      	movs	r2, #1
 8004b56:	6979      	ldr	r1, [r7, #20]
 8004b58:	f7ff fe82 	bl	8004860 <CO_PDOfindMap>
 8004b5c:	6238      	str	r0, [r7, #32]
                1,
                &pData,
                &length,
                &TPDO->sendIfCOSFlags,
                &MBvar);
        if(ret){
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00a      	beq.n	8004b7a <CO_TPDOconfigMap+0x7a>
            length = 0;
 8004b64:	2300      	movs	r3, #0
 8004b66:	74fb      	strb	r3, [r7, #19]
            CO_errorReport(TPDO->em, CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR, map);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6818      	ldr	r0, [r3, #0]
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 8004b72:	211a      	movs	r1, #26
 8004b74:	f7fe fea8 	bl	80038c8 <CO_errorReport>
 8004b78:	e021      	b.n	8004bbe <CO_TPDOconfigMap+0xbe>
        else{
            for(j=prevLength; j<length; j++)
                TPDO->mapPointer[j] = pData++;
        }
#else
        for(j=prevLength; j<length; j++){
 8004b7a:	7e7b      	ldrb	r3, [r7, #25]
 8004b7c:	837b      	strh	r3, [r7, #26]
 8004b7e:	e00f      	b.n	8004ba0 <CO_TPDOconfigMap+0xa0>
            TPDO->mapPointer[j] = pData++;
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	1c53      	adds	r3, r2, #1
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004b8a:	6879      	ldr	r1, [r7, #4]
 8004b8c:	3306      	adds	r3, #6
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	440b      	add	r3, r1
 8004b92:	605a      	str	r2, [r3, #4]
        for(j=prevLength; j<length; j++){
 8004b94:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	3301      	adds	r3, #1
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	837b      	strh	r3, [r7, #26]
 8004ba0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004ba4:	7cfa      	ldrb	r2, [r7, #19]
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	dbea      	blt.n	8004b80 <CO_TPDOconfigMap+0x80>
    for(i=noOfMappedObjects; i>0; i--){
 8004baa:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004bb6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	dcb5      	bgt.n	8004b2a <CO_TPDOconfigMap+0x2a>
        }
#endif

    }

    TPDO->dataLength = length;
 8004bbe:	7cfa      	ldrb	r2, [r7, #19]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	769a      	strb	r2, [r3, #26]

    return ret;
 8004bc4:	6a3b      	ldr	r3, [r7, #32]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3728      	adds	r7, #40	; 0x28
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
	...

08004bd0 <CO_ODF_RPDOcom>:
/*
 * Function for accessing _RPDO communication parameter_ (index 0x1400+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_RPDOcom(CO_ODF_arg_t *ODF_arg){
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b088      	sub	sp, #32
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
    CO_RPDO_t *RPDO;

    RPDO = (CO_RPDO_t*) ODF_arg->object;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	61fb      	str	r3, [r7, #28]

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	7ddb      	ldrb	r3, [r3, #23]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d024      	beq.n	8004c30 <CO_ODF_RPDOcom+0x60>
        if(ODF_arg->subIndex == 1){
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	7d9b      	ldrb	r3, [r3, #22]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d11e      	bne.n	8004c2c <CO_ODF_RPDOcom+0x5c>
            uint32_t *value = (uint32_t*) ODF_arg->data;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	60fb      	str	r3, [r7, #12]

            /* if default COB ID is used, write default value here */
            if(((*value)&0xFFFF) == RPDO->defaultCOB_ID && RPDO->defaultCOB_ID)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	69fa      	ldr	r2, [r7, #28]
 8004bfc:	8b52      	ldrh	r2, [r2, #26]
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d10a      	bne.n	8004c18 <CO_ODF_RPDOcom+0x48>
 8004c02:	69fb      	ldr	r3, [r7, #28]
 8004c04:	8b5b      	ldrh	r3, [r3, #26]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d006      	beq.n	8004c18 <CO_ODF_RPDOcom+0x48>
                *value += RPDO->nodeId;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	69fa      	ldr	r2, [r7, #28]
 8004c10:	7e12      	ldrb	r2, [r2, #24]
 8004c12:	441a      	add	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	601a      	str	r2, [r3, #0]

            /* If PDO is not valid, set bit 31 */
            if(!RPDO->valid) *value |= 0x80000000L;
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	7f5b      	ldrb	r3, [r3, #29]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d105      	bne.n	8004c2c <CO_ODF_RPDOcom+0x5c>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	601a      	str	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	e07a      	b.n	8004d26 <CO_ODF_RPDOcom+0x156>
    }

    /* Writing Object Dictionary variable */
    if(RPDO->restrictionFlags & 0x04)
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	7f1b      	ldrb	r3, [r3, #28]
 8004c34:	f003 0304 	and.w	r3, r3, #4
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d001      	beq.n	8004c40 <CO_ODF_RPDOcom+0x70>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8004c3c:	4b3c      	ldr	r3, [pc, #240]	; (8004d30 <CO_ODF_RPDOcom+0x160>)
 8004c3e:	e072      	b.n	8004d26 <CO_ODF_RPDOcom+0x156>
    if(*RPDO->operatingState == CO_NMT_OPERATIONAL && (RPDO->restrictionFlags & 0x01))
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	695b      	ldr	r3, [r3, #20]
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	2b05      	cmp	r3, #5
 8004c48:	d107      	bne.n	8004c5a <CO_ODF_RPDOcom+0x8a>
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	7f1b      	ldrb	r3, [r3, #28]
 8004c4e:	f003 0301 	and.w	r3, r3, #1
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <CO_ODF_RPDOcom+0x8a>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8004c56:	4b37      	ldr	r3, [pc, #220]	; (8004d34 <CO_ODF_RPDOcom+0x164>)
 8004c58:	e065      	b.n	8004d26 <CO_ODF_RPDOcom+0x156>

    if(ODF_arg->subIndex == 1){   /* COB_ID */
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	7d9b      	ldrb	r3, [r3, #22]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d139      	bne.n	8004cd6 <CO_ODF_RPDOcom+0x106>
        uint32_t *value = (uint32_t*) ODF_arg->data;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	613b      	str	r3, [r7, #16]

        /* bits 11...29 must be zero */
        if(*value & 0x3FFF8000L)
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	4b32      	ldr	r3, [pc, #200]	; (8004d38 <CO_ODF_RPDOcom+0x168>)
 8004c6e:	4013      	ands	r3, r2
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <CO_ODF_RPDOcom+0xa8>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004c74:	4b31      	ldr	r3, [pc, #196]	; (8004d3c <CO_ODF_RPDOcom+0x16c>)
 8004c76:	e056      	b.n	8004d26 <CO_ODF_RPDOcom+0x156>

        /* if default COB-ID is being written, write defaultCOB_ID without nodeId */
        if(((*value)&0xFFFF) == (RPDO->defaultCOB_ID + RPDO->nodeId)){
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	69fa      	ldr	r2, [r7, #28]
 8004c80:	8b52      	ldrh	r2, [r2, #26]
 8004c82:	4611      	mov	r1, r2
 8004c84:	69fa      	ldr	r2, [r7, #28]
 8004c86:	7e12      	ldrb	r2, [r2, #24]
 8004c88:	440a      	add	r2, r1
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d10c      	bne.n	8004ca8 <CO_ODF_RPDOcom+0xd8>
            *value &= 0xC0000000L;
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	601a      	str	r2, [r3, #0]
            *value += RPDO->defaultCOB_ID;
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	69fa      	ldr	r2, [r7, #28]
 8004ca0:	8b52      	ldrh	r2, [r2, #26]
 8004ca2:	441a      	add	r2, r3
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	601a      	str	r2, [r3, #0]
        }

        /* if PDO is valid, bits 0..29 can not be changed */
        if(RPDO->valid && ((*value ^ RPDO->RPDOCommPar->COB_IDUsedByRPDO) & 0x3FFFFFFFL))
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	7f5b      	ldrb	r3, [r3, #29]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00b      	beq.n	8004cc8 <CO_ODF_RPDOcom+0xf8>
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	4053      	eors	r3, r2
 8004cbc:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d001      	beq.n	8004cc8 <CO_ODF_RPDOcom+0xf8>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004cc4:	4b1d      	ldr	r3, [pc, #116]	; (8004d3c <CO_ODF_RPDOcom+0x16c>)
 8004cc6:	e02e      	b.n	8004d26 <CO_ODF_RPDOcom+0x156>

        /* configure RPDO */
        CO_RPDOconfigCom(RPDO, *value);
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4619      	mov	r1, r3
 8004cce:	69f8      	ldr	r0, [r7, #28]
 8004cd0:	f7ff fd18 	bl	8004704 <CO_RPDOconfigCom>
 8004cd4:	e026      	b.n	8004d24 <CO_ODF_RPDOcom+0x154>
    }
    else if(ODF_arg->subIndex == 2){   /* Transmission_type */
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	7d9b      	ldrb	r3, [r3, #22]
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d122      	bne.n	8004d24 <CO_ODF_RPDOcom+0x154>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	61bb      	str	r3, [r7, #24]
        bool_t synchronousPrev = RPDO->synchronous;
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	7f9b      	ldrb	r3, [r3, #30]
 8004ce8:	75fb      	strb	r3, [r7, #23]

        /* values from 241...253 are not valid */
        if(*value >= 241 && *value <= 253)
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	2bf0      	cmp	r3, #240	; 0xf0
 8004cf0:	d905      	bls.n	8004cfe <CO_ODF_RPDOcom+0x12e>
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	2bfd      	cmp	r3, #253	; 0xfd
 8004cf8:	d801      	bhi.n	8004cfe <CO_ODF_RPDOcom+0x12e>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004cfa:	4b10      	ldr	r3, [pc, #64]	; (8004d3c <CO_ODF_RPDOcom+0x16c>)
 8004cfc:	e013      	b.n	8004d26 <CO_ODF_RPDOcom+0x156>

        RPDO->synchronous = (*value <= 240) ? true : false;
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	2bf0      	cmp	r3, #240	; 0xf0
 8004d04:	bf94      	ite	ls
 8004d06:	2301      	movls	r3, #1
 8004d08:	2300      	movhi	r3, #0
 8004d0a:	b2db      	uxtb	r3, r3
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	779a      	strb	r2, [r3, #30]

        /* Remove old message from second buffer. */
        if(RPDO->synchronous != synchronousPrev) {
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	7f9b      	ldrb	r3, [r3, #30]
 8004d16:	7dfa      	ldrb	r2, [r7, #23]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d003      	beq.n	8004d24 <CO_ODF_RPDOcom+0x154>
            RPDO->CANrxNew[1] = false;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        }
    }

    return CO_SDO_AB_NONE;
 8004d24:	2300      	movs	r3, #0
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3720      	adds	r7, #32
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
 8004d2e:	bf00      	nop
 8004d30:	06010002 	.word	0x06010002
 8004d34:	08000022 	.word	0x08000022
 8004d38:	3fff8000 	.word	0x3fff8000
 8004d3c:	06090030 	.word	0x06090030

08004d40 <CO_ODF_TPDOcom>:
/*
 * Function for accessing _TPDO communication parameter_ (index 0x1800+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_TPDOcom(CO_ODF_arg_t *ODF_arg){
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b088      	sub	sp, #32
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
    CO_TPDO_t *TPDO;

    TPDO = (CO_TPDO_t*) ODF_arg->object;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	61fb      	str	r3, [r7, #28]

    if(ODF_arg->subIndex == 4) return CO_SDO_AB_SUB_UNKNOWN;  /* Sub-index does not exist. */
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	7d9b      	ldrb	r3, [r3, #22]
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d101      	bne.n	8004d5a <CO_ODF_TPDOcom+0x1a>
 8004d56:	4b6e      	ldr	r3, [pc, #440]	; (8004f10 <CO_ODF_TPDOcom+0x1d0>)
 8004d58:	e0d6      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	7ddb      	ldrb	r3, [r3, #23]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d024      	beq.n	8004dac <CO_ODF_TPDOcom+0x6c>
        if(ODF_arg->subIndex == 1){   /* COB_ID */
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	7d9b      	ldrb	r3, [r3, #22]
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d11e      	bne.n	8004da8 <CO_ODF_TPDOcom+0x68>
            uint32_t *value = (uint32_t*) ODF_arg->data;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	60bb      	str	r3, [r7, #8]

            /* if default COB ID is used, write default value here */
            if(((*value)&0xFFFF) == TPDO->defaultCOB_ID && TPDO->defaultCOB_ID)
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	69fa      	ldr	r2, [r7, #28]
 8004d78:	8ad2      	ldrh	r2, [r2, #22]
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d10a      	bne.n	8004d94 <CO_ODF_TPDOcom+0x54>
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	8adb      	ldrh	r3, [r3, #22]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d006      	beq.n	8004d94 <CO_ODF_TPDOcom+0x54>
                *value += TPDO->nodeId;
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	69fa      	ldr	r2, [r7, #28]
 8004d8c:	7d12      	ldrb	r2, [r2, #20]
 8004d8e:	441a      	add	r2, r3
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	601a      	str	r2, [r3, #0]

            /* If PDO is not valid, set bit 31 */
            if(!TPDO->valid) *value |= 0x80000000L;
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	7e5b      	ldrb	r3, [r3, #25]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d105      	bne.n	8004da8 <CO_ODF_TPDOcom+0x68>
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	601a      	str	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8004da8:	2300      	movs	r3, #0
 8004daa:	e0ad      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>
    }

    /* Writing Object Dictionary variable */
    if(TPDO->restrictionFlags & 0x04)
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	7e1b      	ldrb	r3, [r3, #24]
 8004db0:	f003 0304 	and.w	r3, r3, #4
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <CO_ODF_TPDOcom+0x7c>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8004db8:	4b56      	ldr	r3, [pc, #344]	; (8004f14 <CO_ODF_TPDOcom+0x1d4>)
 8004dba:	e0a5      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>
    if(*TPDO->operatingState == CO_NMT_OPERATIONAL && (TPDO->restrictionFlags & 0x01))
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	2b05      	cmp	r3, #5
 8004dc4:	d107      	bne.n	8004dd6 <CO_ODF_TPDOcom+0x96>
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	7e1b      	ldrb	r3, [r3, #24]
 8004dca:	f003 0301 	and.w	r3, r3, #1
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <CO_ODF_TPDOcom+0x96>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8004dd2:	4b51      	ldr	r3, [pc, #324]	; (8004f18 <CO_ODF_TPDOcom+0x1d8>)
 8004dd4:	e098      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>

    if(ODF_arg->subIndex == 1){   /* COB_ID */
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	7d9b      	ldrb	r3, [r3, #22]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d141      	bne.n	8004e62 <CO_ODF_TPDOcom+0x122>
        uint32_t *value = (uint32_t*) ODF_arg->data;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	60fb      	str	r3, [r7, #12]

        /* bits 11...29 must be zero */
        if(*value & 0x3FFF8000L)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	4b4c      	ldr	r3, [pc, #304]	; (8004f1c <CO_ODF_TPDOcom+0x1dc>)
 8004dea:	4013      	ands	r3, r2
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d001      	beq.n	8004df4 <CO_ODF_TPDOcom+0xb4>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004df0:	4b4b      	ldr	r3, [pc, #300]	; (8004f20 <CO_ODF_TPDOcom+0x1e0>)
 8004df2:	e089      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>

        /* if default COB-ID is being written, write defaultCOB_ID without nodeId */
        if(((*value)&0xFFFF) == (TPDO->defaultCOB_ID + TPDO->nodeId)){
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	69fa      	ldr	r2, [r7, #28]
 8004dfc:	8ad2      	ldrh	r2, [r2, #22]
 8004dfe:	4611      	mov	r1, r2
 8004e00:	69fa      	ldr	r2, [r7, #28]
 8004e02:	7d12      	ldrb	r2, [r2, #20]
 8004e04:	440a      	add	r2, r1
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d10c      	bne.n	8004e24 <CO_ODF_TPDOcom+0xe4>
            *value &= 0xC0000000L;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	601a      	str	r2, [r3, #0]
            *value += TPDO->defaultCOB_ID;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	69fa      	ldr	r2, [r7, #28]
 8004e1c:	8ad2      	ldrh	r2, [r2, #22]
 8004e1e:	441a      	add	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	601a      	str	r2, [r3, #0]
        }

        /* if PDO is valid, bits 0..29 can not be changed */
        if(TPDO->valid && ((*value ^ TPDO->TPDOCommPar->COB_IDUsedByTPDO) & 0x3FFFFFFFL))
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	7e5b      	ldrb	r3, [r3, #25]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00b      	beq.n	8004e44 <CO_ODF_TPDOcom+0x104>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	4053      	eors	r3, r2
 8004e38:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d001      	beq.n	8004e44 <CO_ODF_TPDOcom+0x104>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004e40:	4b37      	ldr	r3, [pc, #220]	; (8004f20 <CO_ODF_TPDOcom+0x1e0>)
 8004e42:	e061      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>

        /* configure TPDO */
        CO_TPDOconfigCom(TPDO, *value, TPDO->CANtxBuff->syncFlag);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6819      	ldr	r1, [r3, #0]
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e4c:	7b9b      	ldrb	r3, [r3, #14]
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	461a      	mov	r2, r3
 8004e52:	69f8      	ldr	r0, [r7, #28]
 8004e54:	f7ff fcbc 	bl	80047d0 <CO_TPDOconfigCom>
        TPDO->syncCounter = 255;
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	22ff      	movs	r2, #255	; 0xff
 8004e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004e60:	e051      	b.n	8004f06 <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 2){   /* Transmission_type */
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	7d9b      	ldrb	r3, [r3, #22]
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d11b      	bne.n	8004ea2 <CO_ODF_TPDOcom+0x162>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	613b      	str	r3, [r7, #16]

        /* values from 241...253 are not valid */
        if(*value >= 241 && *value <= 253)
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	781b      	ldrb	r3, [r3, #0]
 8004e74:	2bf0      	cmp	r3, #240	; 0xf0
 8004e76:	d905      	bls.n	8004e84 <CO_ODF_TPDOcom+0x144>
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	2bfd      	cmp	r3, #253	; 0xfd
 8004e7e:	d801      	bhi.n	8004e84 <CO_ODF_TPDOcom+0x144>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004e80:	4b27      	ldr	r3, [pc, #156]	; (8004f20 <CO_ODF_TPDOcom+0x1e0>)
 8004e82:	e041      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>
        TPDO->CANtxBuff->syncFlag = (*value <= 240) ? 1 : 0;
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	2bf0      	cmp	r3, #240	; 0xf0
 8004e8a:	bf94      	ite	ls
 8004e8c:	2301      	movls	r3, #1
 8004e8e:	2300      	movhi	r3, #0
 8004e90:	b2da      	uxtb	r2, r3
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e96:	739a      	strb	r2, [r3, #14]
        TPDO->syncCounter = 255;
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	22ff      	movs	r2, #255	; 0xff
 8004e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004ea0:	e031      	b.n	8004f06 <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 3){   /* Inhibit_Time */
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	7d9b      	ldrb	r3, [r3, #22]
 8004ea6:	2b03      	cmp	r3, #3
 8004ea8:	d109      	bne.n	8004ebe <CO_ODF_TPDOcom+0x17e>
        /* if PDO is valid, value can not be changed */
        if(TPDO->valid)
 8004eaa:	69fb      	ldr	r3, [r7, #28]
 8004eac:	7e5b      	ldrb	r3, [r3, #25]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <CO_ODF_TPDOcom+0x176>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004eb2:	4b1b      	ldr	r3, [pc, #108]	; (8004f20 <CO_ODF_TPDOcom+0x1e0>)
 8004eb4:	e028      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>

        TPDO->inhibitTimer = 0;
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	641a      	str	r2, [r3, #64]	; 0x40
 8004ebc:	e023      	b.n	8004f06 <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 5){   /* Event_Timer */
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	7d9b      	ldrb	r3, [r3, #22]
 8004ec2:	2b05      	cmp	r3, #5
 8004ec4:	d10c      	bne.n	8004ee0 <CO_ODF_TPDOcom+0x1a0>
        uint16_t *value = (uint16_t*) ODF_arg->data;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	617b      	str	r3, [r7, #20]

        TPDO->eventTimer = ((uint32_t) *value) * 1000;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	881b      	ldrh	r3, [r3, #0]
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004ed6:	fb03 f202 	mul.w	r2, r3, r2
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	645a      	str	r2, [r3, #68]	; 0x44
 8004ede:	e012      	b.n	8004f06 <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 6){   /* SYNC start value */
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	7d9b      	ldrb	r3, [r3, #22]
 8004ee4:	2b06      	cmp	r3, #6
 8004ee6:	d10e      	bne.n	8004f06 <CO_ODF_TPDOcom+0x1c6>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	61bb      	str	r3, [r7, #24]

        /* if PDO is valid, value can not be changed */
        if(TPDO->valid)
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	7e5b      	ldrb	r3, [r3, #25]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <CO_ODF_TPDOcom+0x1ba>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004ef6:	4b0a      	ldr	r3, [pc, #40]	; (8004f20 <CO_ODF_TPDOcom+0x1e0>)
 8004ef8:	e006      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>

        /* values from 240...255 are not valid */
        if(*value > 240)
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	2bf0      	cmp	r3, #240	; 0xf0
 8004f00:	d901      	bls.n	8004f06 <CO_ODF_TPDOcom+0x1c6>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004f02:	4b07      	ldr	r3, [pc, #28]	; (8004f20 <CO_ODF_TPDOcom+0x1e0>)
 8004f04:	e000      	b.n	8004f08 <CO_ODF_TPDOcom+0x1c8>
    }

    return CO_SDO_AB_NONE;
 8004f06:	2300      	movs	r3, #0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3720      	adds	r7, #32
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	06090011 	.word	0x06090011
 8004f14:	06010002 	.word	0x06010002
 8004f18:	08000022 	.word	0x08000022
 8004f1c:	3fff8000 	.word	0x3fff8000
 8004f20:	06090030 	.word	0x06090030

08004f24 <CO_ODF_RPDOmap>:
/*
 * Function for accessing _RPDO mapping parameter_ (index 0x1600+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_RPDOmap(CO_ODF_arg_t *ODF_arg){
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b08c      	sub	sp, #48	; 0x30
 8004f28:	af04      	add	r7, sp, #16
 8004f2a:	6078      	str	r0, [r7, #4]
    CO_RPDO_t *RPDO;

    RPDO = (CO_RPDO_t*) ODF_arg->object;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	61fb      	str	r3, [r7, #28]

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	7ddb      	ldrb	r3, [r3, #23]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00f      	beq.n	8004f5a <CO_ODF_RPDOmap+0x36>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	613b      	str	r3, [r7, #16]

        if(ODF_arg->subIndex == 0){
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	7d9b      	ldrb	r3, [r3, #22]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d106      	bne.n	8004f56 <CO_ODF_RPDOmap+0x32>
            /* If there is error in mapping, dataLength is 0, so numberOfMappedObjects is 0. */
            if(!RPDO->dataLength) *value = 0;
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	7fdb      	ldrb	r3, [r3, #31]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d102      	bne.n	8004f56 <CO_ODF_RPDOmap+0x32>
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	2200      	movs	r2, #0
 8004f54:	701a      	strb	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8004f56:	2300      	movs	r3, #0
 8004f58:	e050      	b.n	8004ffc <CO_ODF_RPDOmap+0xd8>
    }

    /* Writing Object Dictionary variable */
    if(RPDO->restrictionFlags & 0x08)
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	7f1b      	ldrb	r3, [r3, #28]
 8004f5e:	f003 0308 	and.w	r3, r3, #8
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <CO_ODF_RPDOmap+0x46>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8004f66:	4b27      	ldr	r3, [pc, #156]	; (8005004 <CO_ODF_RPDOmap+0xe0>)
 8004f68:	e048      	b.n	8004ffc <CO_ODF_RPDOmap+0xd8>
    if(*RPDO->operatingState == CO_NMT_OPERATIONAL && (RPDO->restrictionFlags & 0x02))
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	2b05      	cmp	r3, #5
 8004f72:	d107      	bne.n	8004f84 <CO_ODF_RPDOmap+0x60>
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	7f1b      	ldrb	r3, [r3, #28]
 8004f78:	f003 0302 	and.w	r3, r3, #2
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <CO_ODF_RPDOmap+0x60>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8004f80:	4b21      	ldr	r3, [pc, #132]	; (8005008 <CO_ODF_RPDOmap+0xe4>)
 8004f82:	e03b      	b.n	8004ffc <CO_ODF_RPDOmap+0xd8>
    if(RPDO->valid)
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	7f5b      	ldrb	r3, [r3, #29]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d001      	beq.n	8004f90 <CO_ODF_RPDOmap+0x6c>
        return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 8004f8c:	4b1f      	ldr	r3, [pc, #124]	; (800500c <CO_ODF_RPDOmap+0xe8>)
 8004f8e:	e035      	b.n	8004ffc <CO_ODF_RPDOmap+0xd8>

    /* numberOfMappedObjects */
    if(ODF_arg->subIndex == 0){
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	7d9b      	ldrb	r3, [r3, #22]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d110      	bne.n	8004fba <CO_ODF_RPDOmap+0x96>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	617b      	str	r3, [r7, #20]

        if(*value > 8)
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	2b08      	cmp	r3, #8
 8004fa4:	d901      	bls.n	8004faa <CO_ODF_RPDOmap+0x86>
            return CO_SDO_AB_MAP_LEN;  /* Number and length of object to be mapped exceeds PDO length. */
 8004fa6:	4b1a      	ldr	r3, [pc, #104]	; (8005010 <CO_ODF_RPDOmap+0xec>)
 8004fa8:	e028      	b.n	8004ffc <CO_ODF_RPDOmap+0xd8>

        /* configure mapping */
        return CO_RPDOconfigMap(RPDO, *value);
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	4619      	mov	r1, r3
 8004fb0:	69f8      	ldr	r0, [r7, #28]
 8004fb2:	f7ff fd41 	bl	8004a38 <CO_RPDOconfigMap>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	e020      	b.n	8004ffc <CO_ODF_RPDOmap+0xd8>
    }

    /* mappedObject */
    else{
        uint32_t *value = (uint32_t*) ODF_arg->data;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	61bb      	str	r3, [r7, #24]
        uint8_t* pData;
        uint8_t length = 0;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	72fb      	strb	r3, [r7, #11]
        uint8_t dummy = 0;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	72bb      	strb	r3, [r7, #10]
        uint8_t MBvar;

        if(RPDO->dataLength)
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	7fdb      	ldrb	r3, [r3, #31]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d001      	beq.n	8004fd4 <CO_ODF_RPDOmap+0xb0>
            return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 8004fd0:	4b0e      	ldr	r3, [pc, #56]	; (800500c <CO_ODF_RPDOmap+0xe8>)
 8004fd2:	e013      	b.n	8004ffc <CO_ODF_RPDOmap+0xd8>

        /* verify if mapping is correct */
        return CO_PDOfindMap(
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	6858      	ldr	r0, [r3, #4]
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	6819      	ldr	r1, [r3, #0]
 8004fdc:	f107 020c 	add.w	r2, r7, #12
 8004fe0:	f107 0309 	add.w	r3, r7, #9
 8004fe4:	9302      	str	r3, [sp, #8]
 8004fe6:	f107 030a 	add.w	r3, r7, #10
 8004fea:	9301      	str	r3, [sp, #4]
 8004fec:	f107 030b 	add.w	r3, r7, #11
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f7ff fc33 	bl	8004860 <CO_PDOfindMap>
 8004ffa:	4603      	mov	r3, r0
               &dummy,
               &MBvar);
    }

    return CO_SDO_AB_NONE;
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3720      	adds	r7, #32
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	06010002 	.word	0x06010002
 8005008:	08000022 	.word	0x08000022
 800500c:	06010000 	.word	0x06010000
 8005010:	06040042 	.word	0x06040042

08005014 <CO_ODF_TPDOmap>:
/*
 * Function for accessing _TPDO mapping parameter_ (index 0x1A00+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_TPDOmap(CO_ODF_arg_t *ODF_arg){
 8005014:	b580      	push	{r7, lr}
 8005016:	b08c      	sub	sp, #48	; 0x30
 8005018:	af04      	add	r7, sp, #16
 800501a:	6078      	str	r0, [r7, #4]
    CO_TPDO_t *TPDO;

    TPDO = (CO_TPDO_t*) ODF_arg->object;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	61fb      	str	r3, [r7, #28]

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	7ddb      	ldrb	r3, [r3, #23]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00f      	beq.n	800504a <CO_ODF_TPDOmap+0x36>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	613b      	str	r3, [r7, #16]

        if(ODF_arg->subIndex == 0){
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	7d9b      	ldrb	r3, [r3, #22]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d106      	bne.n	8005046 <CO_ODF_TPDOmap+0x32>
            /* If there is error in mapping, dataLength is 0, so numberOfMappedObjects is 0. */
            if(!TPDO->dataLength) *value = 0;
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	7e9b      	ldrb	r3, [r3, #26]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d102      	bne.n	8005046 <CO_ODF_TPDOmap+0x32>
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	2200      	movs	r2, #0
 8005044:	701a      	strb	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8005046:	2300      	movs	r3, #0
 8005048:	e050      	b.n	80050ec <CO_ODF_TPDOmap+0xd8>
    }

    /* Writing Object Dictionary variable */
    if(TPDO->restrictionFlags & 0x08)
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	7e1b      	ldrb	r3, [r3, #24]
 800504e:	f003 0308 	and.w	r3, r3, #8
 8005052:	2b00      	cmp	r3, #0
 8005054:	d001      	beq.n	800505a <CO_ODF_TPDOmap+0x46>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8005056:	4b27      	ldr	r3, [pc, #156]	; (80050f4 <CO_ODF_TPDOmap+0xe0>)
 8005058:	e048      	b.n	80050ec <CO_ODF_TPDOmap+0xd8>
    if(*TPDO->operatingState == CO_NMT_OPERATIONAL && (TPDO->restrictionFlags & 0x02))
 800505a:	69fb      	ldr	r3, [r7, #28]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	781b      	ldrb	r3, [r3, #0]
 8005060:	2b05      	cmp	r3, #5
 8005062:	d107      	bne.n	8005074 <CO_ODF_TPDOmap+0x60>
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	7e1b      	ldrb	r3, [r3, #24]
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <CO_ODF_TPDOmap+0x60>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8005070:	4b21      	ldr	r3, [pc, #132]	; (80050f8 <CO_ODF_TPDOmap+0xe4>)
 8005072:	e03b      	b.n	80050ec <CO_ODF_TPDOmap+0xd8>
    if(TPDO->valid)
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	7e5b      	ldrb	r3, [r3, #25]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d001      	beq.n	8005080 <CO_ODF_TPDOmap+0x6c>
        return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 800507c:	4b1f      	ldr	r3, [pc, #124]	; (80050fc <CO_ODF_TPDOmap+0xe8>)
 800507e:	e035      	b.n	80050ec <CO_ODF_TPDOmap+0xd8>

    /* numberOfMappedObjects */
    if(ODF_arg->subIndex == 0){
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	7d9b      	ldrb	r3, [r3, #22]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d110      	bne.n	80050aa <CO_ODF_TPDOmap+0x96>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	617b      	str	r3, [r7, #20]

        if(*value > 8)
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	2b08      	cmp	r3, #8
 8005094:	d901      	bls.n	800509a <CO_ODF_TPDOmap+0x86>
            return CO_SDO_AB_MAP_LEN;  /* Number and length of object to be mapped exceeds PDO length. */
 8005096:	4b1a      	ldr	r3, [pc, #104]	; (8005100 <CO_ODF_TPDOmap+0xec>)
 8005098:	e028      	b.n	80050ec <CO_ODF_TPDOmap+0xd8>

        /* configure mapping */
        return CO_TPDOconfigMap(TPDO, *value);
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	4619      	mov	r1, r3
 80050a0:	69f8      	ldr	r0, [r7, #28]
 80050a2:	f7ff fd2d 	bl	8004b00 <CO_TPDOconfigMap>
 80050a6:	4603      	mov	r3, r0
 80050a8:	e020      	b.n	80050ec <CO_ODF_TPDOmap+0xd8>
    }

    /* mappedObject */
    else{
        uint32_t *value = (uint32_t*) ODF_arg->data;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	61bb      	str	r3, [r7, #24]
        uint8_t* pData;
        uint8_t length = 0;
 80050b0:	2300      	movs	r3, #0
 80050b2:	72fb      	strb	r3, [r7, #11]
        uint8_t dummy = 0;
 80050b4:	2300      	movs	r3, #0
 80050b6:	72bb      	strb	r3, [r7, #10]
        uint8_t MBvar;

        if(TPDO->dataLength)
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	7e9b      	ldrb	r3, [r3, #26]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d001      	beq.n	80050c4 <CO_ODF_TPDOmap+0xb0>
            return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 80050c0:	4b0e      	ldr	r3, [pc, #56]	; (80050fc <CO_ODF_TPDOmap+0xe8>)
 80050c2:	e013      	b.n	80050ec <CO_ODF_TPDOmap+0xd8>

        /* verify if mapping is correct */
        return CO_PDOfindMap(
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	6858      	ldr	r0, [r3, #4]
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	6819      	ldr	r1, [r3, #0]
 80050cc:	f107 020c 	add.w	r2, r7, #12
 80050d0:	f107 0309 	add.w	r3, r7, #9
 80050d4:	9302      	str	r3, [sp, #8]
 80050d6:	f107 030a 	add.w	r3, r7, #10
 80050da:	9301      	str	r3, [sp, #4]
 80050dc:	f107 030b 	add.w	r3, r7, #11
 80050e0:	9300      	str	r3, [sp, #0]
 80050e2:	4613      	mov	r3, r2
 80050e4:	2201      	movs	r2, #1
 80050e6:	f7ff fbbb 	bl	8004860 <CO_PDOfindMap>
 80050ea:	4603      	mov	r3, r0
               &dummy,
               &MBvar);
    }

    return CO_SDO_AB_NONE;
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3720      	adds	r7, #32
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	06010002 	.word	0x06010002
 80050f8:	08000022 	.word	0x08000022
 80050fc:	06010000 	.word	0x06010000
 8005100:	06040042 	.word	0x06040042

08005104 <CO_RPDO_init>:
        const CO_RPDOMapPar_t  *RPDOMapPar,
        uint16_t                idx_RPDOCommPar,
        uint16_t                idx_RPDOMapPar,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdx)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b086      	sub	sp, #24
 8005108:	af02      	add	r7, sp, #8
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	603b      	str	r3, [r7, #0]
    /* verify arguments */
    if(RPDO==NULL || em==NULL || SDO==NULL || SYNC==NULL || operatingState==NULL ||
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d014      	beq.n	8005142 <CO_RPDO_init+0x3e>
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d011      	beq.n	8005142 <CO_RPDO_init+0x3e>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d00e      	beq.n	8005142 <CO_RPDO_init+0x3e>
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00b      	beq.n	8005142 <CO_RPDO_init+0x3e>
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d008      	beq.n	8005142 <CO_RPDO_init+0x3e>
 8005130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005132:	2b00      	cmp	r3, #0
 8005134:	d005      	beq.n	8005142 <CO_RPDO_init+0x3e>
        RPDOCommPar==NULL || RPDOMapPar==NULL || CANdevRx==NULL){
 8005136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <CO_RPDO_init+0x3e>
 800513c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800513e:	2b00      	cmp	r3, #0
 8005140:	d102      	bne.n	8005148 <CO_RPDO_init+0x44>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005142:	f04f 33ff 	mov.w	r3, #4294967295
 8005146:	e04c      	b.n	80051e2 <CO_RPDO_init+0xde>
    }

    /* Configure object variables */
    RPDO->em = em;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	601a      	str	r2, [r3, #0]
    RPDO->SDO = SDO;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	605a      	str	r2, [r3, #4]
    RPDO->SYNC = SYNC;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	683a      	ldr	r2, [r7, #0]
 8005158:	609a      	str	r2, [r3, #8]
    RPDO->RPDOCommPar = RPDOCommPar;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800515e:	60da      	str	r2, [r3, #12]
    RPDO->RPDOMapPar = RPDOMapPar;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005164:	611a      	str	r2, [r3, #16]
    RPDO->operatingState = operatingState;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	69ba      	ldr	r2, [r7, #24]
 800516a:	615a      	str	r2, [r3, #20]
    RPDO->nodeId = nodeId;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	7f3a      	ldrb	r2, [r7, #28]
 8005170:	761a      	strb	r2, [r3, #24]
    RPDO->defaultCOB_ID = defaultCOB_ID;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8c3a      	ldrh	r2, [r7, #32]
 8005176:	835a      	strh	r2, [r3, #26]
    RPDO->restrictionFlags = restrictionFlags;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800517e:	771a      	strb	r2, [r3, #28]

    /* Configure Object dictionary entry at index 0x1400+ and 0x1600+ */
    CO_OD_configure(SDO, idx_RPDOCommPar, CO_ODF_RPDOcom, (void*)RPDO, 0, 0);
 8005180:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 8005182:	2300      	movs	r3, #0
 8005184:	9301      	str	r3, [sp, #4]
 8005186:	2300      	movs	r3, #0
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	4a17      	ldr	r2, [pc, #92]	; (80051ec <CO_RPDO_init+0xe8>)
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 fd2a 	bl	8005be8 <CO_OD_configure>
    CO_OD_configure(SDO, idx_RPDOMapPar, CO_ODF_RPDOmap, (void*)RPDO, 0, 0);
 8005194:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8005196:	2300      	movs	r3, #0
 8005198:	9301      	str	r3, [sp, #4]
 800519a:	2300      	movs	r3, #0
 800519c:	9300      	str	r3, [sp, #0]
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	4a13      	ldr	r2, [pc, #76]	; (80051f0 <CO_RPDO_init+0xec>)
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 fd20 	bl	8005be8 <CO_OD_configure>

    /* configure communication and mapping */
    RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 80051a8:	2100      	movs	r1, #0
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	460a      	mov	r2, r1
 80051ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	460a      	mov	r2, r1
 80051b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    RPDO->CANdevRx = CANdevRx;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051be:	655a      	str	r2, [r3, #84]	; 0x54
    RPDO->CANdevRxIdx = CANdevRxIdx;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80051c4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    CO_RPDOconfigMap(RPDO, RPDOMapPar->numberOfMappedObjects);
 80051c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	4619      	mov	r1, r3
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f7ff fc32 	bl	8004a38 <CO_RPDOconfigMap>
    CO_RPDOconfigCom(RPDO, RPDOCommPar->COB_IDUsedByRPDO);
 80051d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	4619      	mov	r1, r3
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f7ff fa92 	bl	8004704 <CO_RPDOconfigCom>

    return CO_ERROR_NO;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3710      	adds	r7, #16
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	08004bd1 	.word	0x08004bd1
 80051f0:	08004f25 	.word	0x08004f25

080051f4 <CO_TPDO_init>:
        const CO_TPDOMapPar_t  *TPDOMapPar,
        uint16_t                idx_TPDOCommPar,
        uint16_t                idx_TPDOMapPar,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af02      	add	r7, sp, #8
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
 8005200:	603b      	str	r3, [r7, #0]
    /* verify arguments */
    if(TPDO==NULL || em==NULL || SDO==NULL || operatingState==NULL ||
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d011      	beq.n	800522c <CO_TPDO_init+0x38>
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00e      	beq.n	800522c <CO_TPDO_init+0x38>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00b      	beq.n	800522c <CO_TPDO_init+0x38>
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d008      	beq.n	800522c <CO_TPDO_init+0x38>
 800521a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521c:	2b00      	cmp	r3, #0
 800521e:	d005      	beq.n	800522c <CO_TPDO_init+0x38>
        TPDOCommPar==NULL || TPDOMapPar==NULL || CANdevTx==NULL){
 8005220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005222:	2b00      	cmp	r3, #0
 8005224:	d002      	beq.n	800522c <CO_TPDO_init+0x38>
 8005226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005228:	2b00      	cmp	r3, #0
 800522a:	d102      	bne.n	8005232 <CO_TPDO_init+0x3e>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800522c:	f04f 33ff 	mov.w	r3, #4294967295
 8005230:	e06d      	b.n	800530e <CO_TPDO_init+0x11a>
    }

    /* Configure object variables */
    TPDO->em = em;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	68ba      	ldr	r2, [r7, #8]
 8005236:	601a      	str	r2, [r3, #0]
    TPDO->SDO = SDO;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	605a      	str	r2, [r3, #4]
    TPDO->TPDOCommPar = TPDOCommPar;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005242:	609a      	str	r2, [r3, #8]
    TPDO->TPDOMapPar = TPDOMapPar;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005248:	60da      	str	r2, [r3, #12]
    TPDO->operatingState = operatingState;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	683a      	ldr	r2, [r7, #0]
 800524e:	611a      	str	r2, [r3, #16]
    TPDO->nodeId = nodeId;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	7e3a      	ldrb	r2, [r7, #24]
 8005254:	751a      	strb	r2, [r3, #20]
    TPDO->defaultCOB_ID = defaultCOB_ID;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8bba      	ldrh	r2, [r7, #28]
 800525a:	82da      	strh	r2, [r3, #22]
    TPDO->restrictionFlags = restrictionFlags;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005262:	761a      	strb	r2, [r3, #24]

    /* Configure Object dictionary entry at index 0x1800+ and 0x1A00+ */
    CO_OD_configure(SDO, idx_TPDOCommPar, CO_ODF_TPDOcom, (void*)TPDO, 0, 0);
 8005264:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8005266:	2300      	movs	r3, #0
 8005268:	9301      	str	r3, [sp, #4]
 800526a:	2300      	movs	r3, #0
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	4a29      	ldr	r2, [pc, #164]	; (8005318 <CO_TPDO_init+0x124>)
 8005272:	6878      	ldr	r0, [r7, #4]
 8005274:	f000 fcb8 	bl	8005be8 <CO_OD_configure>
    CO_OD_configure(SDO, idx_TPDOMapPar, CO_ODF_TPDOmap, (void*)TPDO, 0, 0);
 8005278:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 800527a:	2300      	movs	r3, #0
 800527c:	9301      	str	r3, [sp, #4]
 800527e:	2300      	movs	r3, #0
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	4a25      	ldr	r2, [pc, #148]	; (800531c <CO_TPDO_init+0x128>)
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 fcae 	bl	8005be8 <CO_OD_configure>

    /* configure communication and mapping */
    TPDO->CANdevTx = CANdevTx;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005290:	649a      	str	r2, [r3, #72]	; 0x48
    TPDO->CANdevTxIdx = CANdevTxIdx;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005296:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    TPDO->syncCounter = 255;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	22ff      	movs	r2, #255	; 0xff
 800529e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    TPDO->inhibitTimer = 0;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	641a      	str	r2, [r3, #64]	; 0x40
    TPDO->eventTimer = ((uint32_t) TPDOCommPar->eventTimer) * 1000;
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	89db      	ldrh	r3, [r3, #14]
 80052ac:	461a      	mov	r2, r3
 80052ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052b2:	fb03 f202 	mul.w	r2, r3, r2
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	645a      	str	r2, [r3, #68]	; 0x44
    if(TPDOCommPar->transmissionType>=254) TPDO->sendRequest = 1;
 80052ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052bc:	7a1b      	ldrb	r3, [r3, #8]
 80052be:	2bfd      	cmp	r3, #253	; 0xfd
 80052c0:	d902      	bls.n	80052c8 <CO_TPDO_init+0xd4>
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2201      	movs	r2, #1
 80052c6:	76da      	strb	r2, [r3, #27]

    CO_TPDOconfigMap(TPDO, TPDOMapPar->numberOfMappedObjects);
 80052c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	4619      	mov	r1, r3
 80052ce:	68f8      	ldr	r0, [r7, #12]
 80052d0:	f7ff fc16 	bl	8004b00 <CO_TPDOconfigMap>
    CO_TPDOconfigCom(TPDO, TPDOCommPar->COB_IDUsedByTPDO, ((TPDOCommPar->transmissionType<=240) ? 1 : 0));
 80052d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d6:	6859      	ldr	r1, [r3, #4]
 80052d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052da:	7a1b      	ldrb	r3, [r3, #8]
 80052dc:	2bf0      	cmp	r3, #240	; 0xf0
 80052de:	bf94      	ite	ls
 80052e0:	2301      	movls	r3, #1
 80052e2:	2300      	movhi	r3, #0
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	461a      	mov	r2, r3
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f7ff fa71 	bl	80047d0 <CO_TPDOconfigCom>

    if((TPDOCommPar->transmissionType>240 &&
 80052ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f0:	7a1b      	ldrb	r3, [r3, #8]
 80052f2:	2bf0      	cmp	r3, #240	; 0xf0
 80052f4:	d903      	bls.n	80052fe <CO_TPDO_init+0x10a>
         TPDOCommPar->transmissionType<254) ||
 80052f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f8:	7a1b      	ldrb	r3, [r3, #8]
    if((TPDOCommPar->transmissionType>240 &&
 80052fa:	2bfd      	cmp	r3, #253	; 0xfd
 80052fc:	d903      	bls.n	8005306 <CO_TPDO_init+0x112>
         TPDOCommPar->SYNCStartValue>240){
 80052fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005300:	7c1b      	ldrb	r3, [r3, #16]
         TPDOCommPar->transmissionType<254) ||
 8005302:	2bf0      	cmp	r3, #240	; 0xf0
 8005304:	d902      	bls.n	800530c <CO_TPDO_init+0x118>
            TPDO->valid = false;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	765a      	strb	r2, [r3, #25]
    }

    return CO_ERROR_NO;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3710      	adds	r7, #16
 8005312:	46bd      	mov	sp, r7
 8005314:	bd80      	pop	{r7, pc}
 8005316:	bf00      	nop
 8005318:	08004d41 	.word	0x08004d41
 800531c:	08005015 	.word	0x08005015

08005320 <CO_TPDOisCOS>:


/******************************************************************************/
uint8_t CO_TPDOisCOS(CO_TPDO_t *TPDO){
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]

    /* Prepare TPDO data automatically from Object Dictionary variables */
    uint8_t* pPDOdataByte;
    uint8_t** ppODdataByte;

    pPDOdataByte = &TPDO->CANtxBuff->data[TPDO->dataLength];
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	7e92      	ldrb	r2, [r2, #26]
 8005330:	4413      	add	r3, r2
 8005332:	3305      	adds	r3, #5
 8005334:	60fb      	str	r3, [r7, #12]
    ppODdataByte = &TPDO->mapPointer[TPDO->dataLength];
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	7e9b      	ldrb	r3, [r3, #26]
 800533a:	3306      	adds	r3, #6
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	4413      	add	r3, r2
 8005342:	3304      	adds	r3, #4
 8005344:	60bb      	str	r3, [r7, #8]

    switch(TPDO->dataLength){
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	7e9b      	ldrb	r3, [r3, #26]
 800534a:	3b01      	subs	r3, #1
 800534c:	2b07      	cmp	r3, #7
 800534e:	f200 80c2 	bhi.w	80054d6 <CO_TPDOisCOS+0x1b6>
 8005352:	a201      	add	r2, pc, #4	; (adr r2, 8005358 <CO_TPDOisCOS+0x38>)
 8005354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005358:	080054ab 	.word	0x080054ab
 800535c:	0800547f 	.word	0x0800547f
 8005360:	08005453 	.word	0x08005453
 8005364:	08005427 	.word	0x08005427
 8005368:	080053fb 	.word	0x080053fb
 800536c:	080053cf 	.word	0x080053cf
 8005370:	080053a3 	.word	0x080053a3
 8005374:	08005379 	.word	0x08005379
        case 8: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x80)) return 1;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	3b01      	subs	r3, #1
 800537c:	60fb      	str	r3, [r7, #12]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	781a      	ldrb	r2, [r3, #0]
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	3b04      	subs	r3, #4
 8005386:	60bb      	str	r3, [r7, #8]
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	429a      	cmp	r2, r3
 8005390:	d007      	beq.n	80053a2 <CO_TPDOisCOS+0x82>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005398:	b25b      	sxtb	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	da01      	bge.n	80053a2 <CO_TPDOisCOS+0x82>
 800539e:	2301      	movs	r3, #1
 80053a0:	e09a      	b.n	80054d8 <CO_TPDOisCOS+0x1b8>
        case 7: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x40)) return 1;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	3b01      	subs	r3, #1
 80053a6:	60fb      	str	r3, [r7, #12]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	781a      	ldrb	r2, [r3, #0]
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	3b04      	subs	r3, #4
 80053b0:	60bb      	str	r3, [r7, #8]
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d008      	beq.n	80053ce <CO_TPDOisCOS+0xae>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <CO_TPDOisCOS+0xae>
 80053ca:	2301      	movs	r3, #1
 80053cc:	e084      	b.n	80054d8 <CO_TPDOisCOS+0x1b8>
        case 6: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x20)) return 1;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	3b01      	subs	r3, #1
 80053d2:	60fb      	str	r3, [r7, #12]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	781a      	ldrb	r2, [r3, #0]
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	3b04      	subs	r3, #4
 80053dc:	60bb      	str	r3, [r7, #8]
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d008      	beq.n	80053fa <CO_TPDOisCOS+0xda>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053ee:	f003 0320 	and.w	r3, r3, #32
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <CO_TPDOisCOS+0xda>
 80053f6:	2301      	movs	r3, #1
 80053f8:	e06e      	b.n	80054d8 <CO_TPDOisCOS+0x1b8>
        case 5: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x10)) return 1;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	3b01      	subs	r3, #1
 80053fe:	60fb      	str	r3, [r7, #12]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	781a      	ldrb	r2, [r3, #0]
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	3b04      	subs	r3, #4
 8005408:	60bb      	str	r3, [r7, #8]
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	429a      	cmp	r2, r3
 8005412:	d008      	beq.n	8005426 <CO_TPDOisCOS+0x106>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800541a:	f003 0310 	and.w	r3, r3, #16
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <CO_TPDOisCOS+0x106>
 8005422:	2301      	movs	r3, #1
 8005424:	e058      	b.n	80054d8 <CO_TPDOisCOS+0x1b8>
        case 4: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x08)) return 1;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	3b01      	subs	r3, #1
 800542a:	60fb      	str	r3, [r7, #12]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	781a      	ldrb	r2, [r3, #0]
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	3b04      	subs	r3, #4
 8005434:	60bb      	str	r3, [r7, #8]
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	429a      	cmp	r2, r3
 800543e:	d008      	beq.n	8005452 <CO_TPDOisCOS+0x132>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <CO_TPDOisCOS+0x132>
 800544e:	2301      	movs	r3, #1
 8005450:	e042      	b.n	80054d8 <CO_TPDOisCOS+0x1b8>
        case 3: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x04)) return 1;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	3b01      	subs	r3, #1
 8005456:	60fb      	str	r3, [r7, #12]
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	781a      	ldrb	r2, [r3, #0]
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	3b04      	subs	r3, #4
 8005460:	60bb      	str	r3, [r7, #8]
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	429a      	cmp	r2, r3
 800546a:	d008      	beq.n	800547e <CO_TPDOisCOS+0x15e>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005472:	f003 0304 	and.w	r3, r3, #4
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <CO_TPDOisCOS+0x15e>
 800547a:	2301      	movs	r3, #1
 800547c:	e02c      	b.n	80054d8 <CO_TPDOisCOS+0x1b8>
        case 2: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x02)) return 1;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	3b01      	subs	r3, #1
 8005482:	60fb      	str	r3, [r7, #12]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	781a      	ldrb	r2, [r3, #0]
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	3b04      	subs	r3, #4
 800548c:	60bb      	str	r3, [r7, #8]
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	429a      	cmp	r2, r3
 8005496:	d008      	beq.n	80054aa <CO_TPDOisCOS+0x18a>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <CO_TPDOisCOS+0x18a>
 80054a6:	2301      	movs	r3, #1
 80054a8:	e016      	b.n	80054d8 <CO_TPDOisCOS+0x1b8>
        case 1: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x01)) return 1;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	3b01      	subs	r3, #1
 80054ae:	60fb      	str	r3, [r7, #12]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	781a      	ldrb	r2, [r3, #0]
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	3b04      	subs	r3, #4
 80054b8:	60bb      	str	r3, [r7, #8]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	781b      	ldrb	r3, [r3, #0]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d008      	beq.n	80054d6 <CO_TPDOisCOS+0x1b6>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054ca:	f003 0301 	and.w	r3, r3, #1
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <CO_TPDOisCOS+0x1b6>
 80054d2:	2301      	movs	r3, #1
 80054d4:	e000      	b.n	80054d8 <CO_TPDOisCOS+0x1b8>
    }

    return 0;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3714      	adds	r7, #20
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <CO_TPDOsend>:

//#define TPDO_CALLS_EXTENSION
/******************************************************************************/
int16_t CO_TPDOsend(CO_TPDO_t *TPDO){
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
            ODF_arg.dataLength = CO_OD_getLength(pSDO, entryNo, subIndex);
            ext->pODFunc(&ODF_arg);
        }
    }
#endif
    i = TPDO->dataLength;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	7e9b      	ldrb	r3, [r3, #26]
 80054f0:	82fb      	strh	r3, [r7, #22]
    pPDOdataByte = &TPDO->CANtxBuff->data[0];
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054f6:	3305      	adds	r3, #5
 80054f8:	613b      	str	r3, [r7, #16]
    ppODdataByte = &TPDO->mapPointer[0];
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	331c      	adds	r3, #28
 80054fe:	60fb      	str	r3, [r7, #12]

    /* Copy data from Object dictionary. */
    for(; i>0; i--) {
 8005500:	e00e      	b.n	8005520 <CO_TPDOsend+0x3c>
        *(pPDOdataByte++) = **(ppODdataByte++);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	1d1a      	adds	r2, r3, #4
 8005506:	60fa      	str	r2, [r7, #12]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	1c59      	adds	r1, r3, #1
 800550e:	6139      	str	r1, [r7, #16]
 8005510:	7812      	ldrb	r2, [r2, #0]
 8005512:	701a      	strb	r2, [r3, #0]
    for(; i>0; i--) {
 8005514:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005518:	b29b      	uxth	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	b29b      	uxth	r3, r3
 800551e:	82fb      	strh	r3, [r7, #22]
 8005520:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005524:	2b00      	cmp	r3, #0
 8005526:	dcec      	bgt.n	8005502 <CO_TPDOsend+0x1e>
    }

    TPDO->sendRequest = 0;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	76da      	strb	r2, [r3, #27]

    return CO_CANsend(TPDO->CANdevTx, TPDO->CANtxBuff);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005536:	4619      	mov	r1, r3
 8005538:	4610      	mov	r0, r2
 800553a:	f002 fc89 	bl	8007e50 <CO_CANsend>
 800553e:	4603      	mov	r3, r0
 8005540:	b21b      	sxth	r3, r3
}
 8005542:	4618      	mov	r0, r3
 8005544:	3718      	adds	r7, #24
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <CO_RPDO_process>:

//#define RPDO_CALLS_EXTENSION
/******************************************************************************/
void CO_RPDO_process(CO_RPDO_t *RPDO, bool_t syncWas){
 800554a:	b480      	push	{r7}
 800554c:	b087      	sub	sp, #28
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
 8005552:	460b      	mov	r3, r1
 8005554:	70fb      	strb	r3, [r7, #3]

    if(!RPDO->valid || !(*RPDO->operatingState == CO_NMT_OPERATIONAL))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	7f5b      	ldrb	r3, [r3, #29]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d004      	beq.n	8005568 <CO_RPDO_process+0x1e>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	2b05      	cmp	r3, #5
 8005566:	d009      	beq.n	800557c <CO_RPDO_process+0x32>
    {
        RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 8005568:	2100      	movs	r1, #0
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	460a      	mov	r2, r1
 800556e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	460a      	mov	r2, r1
 8005576:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                }
            }
#endif
        }
    }
}
 800557a:	e043      	b.n	8005604 <CO_RPDO_process+0xba>
    else if(!RPDO->synchronous || syncWas)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	7f9b      	ldrb	r3, [r3, #30]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d002      	beq.n	800558a <CO_RPDO_process+0x40>
 8005584:	78fb      	ldrb	r3, [r7, #3]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d03c      	beq.n	8005604 <CO_RPDO_process+0xba>
        uint8_t bufNo = 0;
 800558a:	2300      	movs	r3, #0
 800558c:	75fb      	strb	r3, [r7, #23]
        if(RPDO->synchronous && !RPDO->SYNC->CANrxToggle) {
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	7f9b      	ldrb	r3, [r3, #30]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d02e      	beq.n	80055f4 <CO_RPDO_process+0xaa>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	7ddb      	ldrb	r3, [r3, #23]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d129      	bne.n	80055f4 <CO_RPDO_process+0xaa>
            bufNo = 1;
 80055a0:	2301      	movs	r3, #1
 80055a2:	75fb      	strb	r3, [r7, #23]
        while(RPDO->CANrxNew[bufNo]){
 80055a4:	e026      	b.n	80055f4 <CO_RPDO_process+0xaa>
            i = RPDO->dataLength;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	7fdb      	ldrb	r3, [r3, #31]
 80055aa:	82bb      	strh	r3, [r7, #20]
            pPDOdataByte = &RPDO->CANrxData[bufNo][0];
 80055ac:	7dfb      	ldrb	r3, [r7, #23]
 80055ae:	3308      	adds	r3, #8
 80055b0:	00db      	lsls	r3, r3, #3
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	4413      	add	r3, r2
 80055b6:	3302      	adds	r3, #2
 80055b8:	613b      	str	r3, [r7, #16]
            ppODdataByte = &RPDO->mapPointer[0];
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	3320      	adds	r3, #32
 80055be:	60fb      	str	r3, [r7, #12]
            RPDO->CANrxNew[bufNo] = false;
 80055c0:	7dfb      	ldrb	r3, [r7, #23]
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	4413      	add	r3, r2
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            for(; i>0; i--) {
 80055cc:	e00e      	b.n	80055ec <CO_RPDO_process+0xa2>
                **(ppODdataByte++) = *(pPDOdataByte++);
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	1c5a      	adds	r2, r3, #1
 80055d2:	613a      	str	r2, [r7, #16]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	1d11      	adds	r1, r2, #4
 80055d8:	60f9      	str	r1, [r7, #12]
 80055da:	6812      	ldr	r2, [r2, #0]
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	7013      	strb	r3, [r2, #0]
            for(; i>0; i--) {
 80055e0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	3b01      	subs	r3, #1
 80055e8:	b29b      	uxth	r3, r3
 80055ea:	82bb      	strh	r3, [r7, #20]
 80055ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	dcec      	bgt.n	80055ce <CO_RPDO_process+0x84>
        while(RPDO->CANrxNew[bufNo]){
 80055f4:	7dfb      	ldrb	r3, [r7, #23]
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	4413      	add	r3, r2
 80055fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1d0      	bne.n	80055a6 <CO_RPDO_process+0x5c>
}
 8005604:	bf00      	nop
 8005606:	371c      	adds	r7, #28
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <CO_TPDO_process>:
void CO_TPDO_process(
        CO_TPDO_t              *TPDO,
        CO_SYNC_t              *SYNC,
        bool_t                  syncWas,
        uint32_t                timeDifference_us)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	603b      	str	r3, [r7, #0]
 800561c:	4613      	mov	r3, r2
 800561e:	71fb      	strb	r3, [r7, #7]
    if(TPDO->valid && *TPDO->operatingState == CO_NMT_OPERATIONAL){
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	7e5b      	ldrb	r3, [r3, #25]
 8005624:	2b00      	cmp	r3, #0
 8005626:	f000 8091 	beq.w	800574c <CO_TPDO_process+0x13c>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	691b      	ldr	r3, [r3, #16]
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	2b05      	cmp	r3, #5
 8005632:	f040 808b 	bne.w	800574c <CO_TPDO_process+0x13c>

        /* Send PDO by application request or by Event timer */
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	7a1b      	ldrb	r3, [r3, #8]
 800563c:	2bfc      	cmp	r3, #252	; 0xfc
 800563e:	d92c      	bls.n	800569a <CO_TPDO_process+0x8a>
            if(TPDO->inhibitTimer == 0 && (TPDO->sendRequest || (TPDO->TPDOCommPar->eventTimer && TPDO->eventTimer == 0))){
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005644:	2b00      	cmp	r3, #0
 8005646:	f040 808e 	bne.w	8005766 <CO_TPDO_process+0x156>
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	7edb      	ldrb	r3, [r3, #27]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d109      	bne.n	8005666 <CO_TPDO_process+0x56>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	89db      	ldrh	r3, [r3, #14]
 8005658:	2b00      	cmp	r3, #0
 800565a:	f000 8084 	beq.w	8005766 <CO_TPDO_process+0x156>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005662:	2b00      	cmp	r3, #0
 8005664:	d17f      	bne.n	8005766 <CO_TPDO_process+0x156>
                if(CO_TPDOsend(TPDO) == CO_ERROR_NO){
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f7ff ff3c 	bl	80054e4 <CO_TPDOsend>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d179      	bne.n	8005766 <CO_TPDO_process+0x156>
                    /* successfully sent */
                    TPDO->inhibitTimer = ((uint32_t) TPDO->TPDOCommPar->inhibitTime) * 100;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	895b      	ldrh	r3, [r3, #10]
 8005678:	461a      	mov	r2, r3
 800567a:	2364      	movs	r3, #100	; 0x64
 800567c:	fb03 f202 	mul.w	r2, r3, r2
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	641a      	str	r2, [r3, #64]	; 0x40
                    TPDO->eventTimer = ((uint32_t) TPDO->TPDOCommPar->eventTimer) * 1000;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	89db      	ldrh	r3, [r3, #14]
 800568a:	461a      	mov	r2, r3
 800568c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005690:	fb03 f202 	mul.w	r2, r3, r2
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	645a      	str	r2, [r3, #68]	; 0x44
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005698:	e065      	b.n	8005766 <CO_TPDO_process+0x156>
                }
            }
        }

        /* Synchronous PDOs */
        else if(SYNC && syncWas){
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d062      	beq.n	8005766 <CO_TPDO_process+0x156>
 80056a0:	79fb      	ldrb	r3, [r7, #7]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d05f      	beq.n	8005766 <CO_TPDO_process+0x156>
            /* send synchronous acyclic PDO */
            if(TPDO->TPDOCommPar->transmissionType == 0){
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	7a1b      	ldrb	r3, [r3, #8]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d107      	bne.n	80056c0 <CO_TPDO_process+0xb0>
                if(TPDO->sendRequest) CO_TPDOsend(TPDO);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	7edb      	ldrb	r3, [r3, #27]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d056      	beq.n	8005766 <CO_TPDO_process+0x156>
 80056b8:	68f8      	ldr	r0, [r7, #12]
 80056ba:	f7ff ff13 	bl	80054e4 <CO_TPDOsend>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 80056be:	e052      	b.n	8005766 <CO_TPDO_process+0x156>
            }
            /* send synchronous cyclic PDO */
            else{
                /* is the start of synchronous TPDO transmission */
                if(TPDO->syncCounter == 255){
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056c6:	2bff      	cmp	r3, #255	; 0xff
 80056c8:	d113      	bne.n	80056f2 <CO_TPDO_process+0xe2>
                    if(SYNC->counterOverflowValue && TPDO->TPDOCommPar->SYNCStartValue)
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	7d1b      	ldrb	r3, [r3, #20]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d009      	beq.n	80056e6 <CO_TPDO_process+0xd6>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	7c1b      	ldrb	r3, [r3, #16]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d004      	beq.n	80056e6 <CO_TPDO_process+0xd6>
                        TPDO->syncCounter = 254;   /* SYNCStartValue is in use */
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	22fe      	movs	r2, #254	; 0xfe
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80056e4:	e005      	b.n	80056f2 <CO_TPDO_process+0xe2>
                    else
                        TPDO->syncCounter = TPDO->TPDOCommPar->transmissionType;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	7a1a      	ldrb	r2, [r3, #8]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                }
                /* if the SYNCStartValue is in use, start first TPDO after SYNC with matched SYNCStartValue. */
                if(TPDO->syncCounter == 254){
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056f8:	2bfe      	cmp	r3, #254	; 0xfe
 80056fa:	d110      	bne.n	800571e <CO_TPDO_process+0x10e>
                    if(SYNC->counter == TPDO->TPDOCommPar->SYNCStartValue){
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	7e1a      	ldrb	r2, [r3, #24]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	7c1b      	ldrb	r3, [r3, #16]
 8005706:	429a      	cmp	r2, r3
 8005708:	d12d      	bne.n	8005766 <CO_TPDO_process+0x156>
                        TPDO->syncCounter = TPDO->TPDOCommPar->transmissionType;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	7a1a      	ldrb	r2, [r3, #8]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                        CO_TPDOsend(TPDO);
 8005716:	68f8      	ldr	r0, [r7, #12]
 8005718:	f7ff fee4 	bl	80054e4 <CO_TPDOsend>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 800571c:	e023      	b.n	8005766 <CO_TPDO_process+0x156>
                    }
                }
                /* Send PDO after every N-th Sync */
                else if(--TPDO->syncCounter == 0){
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005724:	3b01      	subs	r3, #1
 8005726:	b2da      	uxtb	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005734:	2b00      	cmp	r3, #0
 8005736:	d116      	bne.n	8005766 <CO_TPDO_process+0x156>
                    TPDO->syncCounter = TPDO->TPDOCommPar->transmissionType;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	7a1a      	ldrb	r2, [r3, #8]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                    CO_TPDOsend(TPDO);
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f7ff fecd 	bl	80054e4 <CO_TPDOsend>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 800574a:	e00c      	b.n	8005766 <CO_TPDO_process+0x156>
        }

    }
    else{
        /* Not operational or valid. Force TPDO first send after operational or valid. */
        if(TPDO->TPDOCommPar->transmissionType>=254) TPDO->sendRequest = 1;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	7a1b      	ldrb	r3, [r3, #8]
 8005752:	2bfd      	cmp	r3, #253	; 0xfd
 8005754:	d903      	bls.n	800575e <CO_TPDO_process+0x14e>
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2201      	movs	r2, #1
 800575a:	76da      	strb	r2, [r3, #27]
 800575c:	e004      	b.n	8005768 <CO_TPDO_process+0x158>
        else                                         TPDO->sendRequest = 0;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	76da      	strb	r2, [r3, #27]
 8005764:	e000      	b.n	8005768 <CO_TPDO_process+0x158>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005766:	bf00      	nop
    }

    /* update timers */
    TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us) ? (TPDO->inhibitTimer - timeDifference_us) : 0;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576c:	683a      	ldr	r2, [r7, #0]
 800576e:	429a      	cmp	r2, r3
 8005770:	d204      	bcs.n	800577c <CO_TPDO_process+0x16c>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	e000      	b.n	800577e <CO_TPDO_process+0x16e>
 800577c:	2300      	movs	r3, #0
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	6413      	str	r3, [r2, #64]	; 0x40
    TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us) ? (TPDO->eventTimer - timeDifference_us) : 0;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005786:	683a      	ldr	r2, [r7, #0]
 8005788:	429a      	cmp	r2, r3
 800578a:	d204      	bcs.n	8005796 <CO_TPDO_process+0x186>
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	e000      	b.n	8005798 <CO_TPDO_process+0x188>
 8005796:	2300      	movs	r3, #0
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800579c:	bf00      	nop
 800579e:	3710      	adds	r7, #16
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <CO_memcpy>:
    #error CO_SDO_BUFFER_SIZE must be greater than 7
#endif


/* Helper functions. **********************************************************/
void CO_memcpy(uint8_t dest[], const uint8_t src[], const uint16_t size){
 80057a4:	b480      	push	{r7}
 80057a6:	b087      	sub	sp, #28
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	4613      	mov	r3, r2
 80057b0:	80fb      	strh	r3, [r7, #6]
    uint16_t i;
    for(i = 0; i < size; i++){
 80057b2:	2300      	movs	r3, #0
 80057b4:	82fb      	strh	r3, [r7, #22]
 80057b6:	e00a      	b.n	80057ce <CO_memcpy+0x2a>
        dest[i] = src[i];
 80057b8:	8afb      	ldrh	r3, [r7, #22]
 80057ba:	68ba      	ldr	r2, [r7, #8]
 80057bc:	441a      	add	r2, r3
 80057be:	8afb      	ldrh	r3, [r7, #22]
 80057c0:	68f9      	ldr	r1, [r7, #12]
 80057c2:	440b      	add	r3, r1
 80057c4:	7812      	ldrb	r2, [r2, #0]
 80057c6:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < size; i++){
 80057c8:	8afb      	ldrh	r3, [r7, #22]
 80057ca:	3301      	adds	r3, #1
 80057cc:	82fb      	strh	r3, [r7, #22]
 80057ce:	8afa      	ldrh	r2, [r7, #22]
 80057d0:	88fb      	ldrh	r3, [r7, #6]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d3f0      	bcc.n	80057b8 <CO_memcpy+0x14>
    }
}
 80057d6:	bf00      	nop
 80057d8:	bf00      	nop
 80057da:	371c      	adds	r7, #28
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <CO_getUint32>:
    b.u8[0] = data[0];
    b.u8[1] = data[1];
    return b.u16[0];
}

uint32_t CO_getUint32(const uint8_t data[]){
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
    CO_bytes_t b;
    b.u8[0] = data[0];
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	723b      	strb	r3, [r7, #8]
    b.u8[1] = data[1];
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	785b      	ldrb	r3, [r3, #1]
 80057f6:	727b      	strb	r3, [r7, #9]
    b.u8[2] = data[2];
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	789b      	ldrb	r3, [r3, #2]
 80057fc:	72bb      	strb	r3, [r7, #10]
    b.u8[3] = data[3];
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	78db      	ldrb	r3, [r3, #3]
 8005802:	72fb      	strb	r3, [r7, #11]
    return b.u32[0];
 8005804:	68bb      	ldr	r3, [r7, #8]
}
 8005806:	4618      	mov	r0, r3
 8005808:	3714      	adds	r7, #20
 800580a:	46bd      	mov	sp, r7
 800580c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005810:	4770      	bx	lr

08005812 <CO_setUint32>:
    b.u16[0] = value;
    data[0] = b.u8[0];
    data[1] = b.u8[1];
}

void CO_setUint32(uint8_t data[], const uint32_t value){
 8005812:	b480      	push	{r7}
 8005814:	b085      	sub	sp, #20
 8005816:	af00      	add	r7, sp, #0
 8005818:	6078      	str	r0, [r7, #4]
 800581a:	6039      	str	r1, [r7, #0]
    CO_bytes_t b;
    b.u32[0] = value;
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	60bb      	str	r3, [r7, #8]
    data[0] = b.u8[0];
 8005820:	7a3a      	ldrb	r2, [r7, #8]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	701a      	strb	r2, [r3, #0]
    data[1] = b.u8[1];
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	3301      	adds	r3, #1
 800582a:	7a7a      	ldrb	r2, [r7, #9]
 800582c:	701a      	strb	r2, [r3, #0]
    data[2] = b.u8[2];
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	3302      	adds	r3, #2
 8005832:	7aba      	ldrb	r2, [r7, #10]
 8005834:	701a      	strb	r2, [r3, #0]
    data[3] = b.u8[3];
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	3303      	adds	r3, #3
 800583a:	7afa      	ldrb	r2, [r7, #11]
 800583c:	701a      	strb	r2, [r3, #0]
}
 800583e:	bf00      	nop
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <CO_memcpySwap2>:

#ifdef CO_LITTLE_ENDIAN
void CO_memcpySwap2(void* dest, const void* src){
 800584a:	b480      	push	{r7}
 800584c:	b085      	sub	sp, #20
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
 8005852:	6039      	str	r1, [r7, #0]
    char *cdest;
    char *csrc;
    cdest = (char *) dest;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	60fb      	str	r3, [r7, #12]
    csrc = (char *) src;
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	60bb      	str	r3, [r7, #8]
    cdest[0] = csrc[0];
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	781a      	ldrb	r2, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	701a      	strb	r2, [r3, #0]
    cdest[1] = csrc[1];
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	3301      	adds	r3, #1
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	7852      	ldrb	r2, [r2, #1]
 800586c:	701a      	strb	r2, [r3, #0]
}
 800586e:	bf00      	nop
 8005870:	3714      	adds	r7, #20
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <CO_memcpySwap4>:
void CO_memcpySwap4(void* dest, const void* src){
 800587a:	b480      	push	{r7}
 800587c:	b085      	sub	sp, #20
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
 8005882:	6039      	str	r1, [r7, #0]
    char *cdest;
    char *csrc;
    cdest = (char *) dest;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	60fb      	str	r3, [r7, #12]
    csrc = (char *) src;
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	60bb      	str	r3, [r7, #8]
    cdest[0] = csrc[0];
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	781a      	ldrb	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	701a      	strb	r2, [r3, #0]
    cdest[1] = csrc[1];
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	3301      	adds	r3, #1
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	7852      	ldrb	r2, [r2, #1]
 800589c:	701a      	strb	r2, [r3, #0]
    cdest[2] = csrc[2];
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	3302      	adds	r3, #2
 80058a2:	68ba      	ldr	r2, [r7, #8]
 80058a4:	7892      	ldrb	r2, [r2, #2]
 80058a6:	701a      	strb	r2, [r3, #0]
    cdest[3] = csrc[3];
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	3303      	adds	r3, #3
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	78d2      	ldrb	r2, [r2, #3]
 80058b0:	701a      	strb	r2, [r3, #0]
}
 80058b2:	bf00      	nop
 80058b4:	3714      	adds	r7, #20
 80058b6:	46bd      	mov	sp, r7
 80058b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058bc:	4770      	bx	lr

080058be <CO_SDO_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SDO_receive(void *object, const CO_CANrxMsg_t *msg);
static void CO_SDO_receive(void *object, const CO_CANrxMsg_t *msg){
 80058be:	b590      	push	{r4, r7, lr}
 80058c0:	b087      	sub	sp, #28
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
 80058c6:	6039      	str	r1, [r7, #0]
    CO_SDO_t *SDO;

    SDO = (CO_SDO_t*)object;   /* this is the correct pointer type of the first argument */
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	613b      	str	r3, [r7, #16]
     * starting another SDO request, this request is dropped. Especially if
     * processing function has slow response.
     * See: https://github.com/CANopenNode/CANopenNode/issues/39 */

    /* verify message length and message overflow (previous message was not processed yet) */
    if((msg->DLC == 8U) && (!SDO->CANrxNew)){
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058d2:	2b08      	cmp	r3, #8
 80058d4:	f040 80af 	bne.w	8005a36 <CO_SDO_receive+0x178>
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80058de:	2b00      	cmp	r3, #0
 80058e0:	f040 80a9 	bne.w	8005a36 <CO_SDO_receive+0x178>
        if(SDO->state != CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK) {
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80058ea:	2b15      	cmp	r3, #21
 80058ec:	d02c      	beq.n	8005948 <CO_SDO_receive+0x8a>
            /* copy data and set 'new message' flag */
            SDO->CANrxData[0] = msg->data[0];
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	701a      	strb	r2, [r3, #0]
            SDO->CANrxData[1] = msg->data[1];
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	705a      	strb	r2, [r3, #1]
            SDO->CANrxData[2] = msg->data[2];
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	709a      	strb	r2, [r3, #2]
            SDO->CANrxData[3] = msg->data[3];
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	70da      	strb	r2, [r3, #3]
            SDO->CANrxData[4] = msg->data[4];
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	711a      	strb	r2, [r3, #4]
            SDO->CANrxData[5] = msg->data[5];
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	715a      	strb	r2, [r3, #5]
            SDO->CANrxData[6] = msg->data[6];
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	719a      	strb	r2, [r3, #6]
            SDO->CANrxData[7] = msg->data[7];
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	71da      	strb	r2, [r3, #7]

            SDO->CANrxNew = true;
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8005946:	e06a      	b.n	8005a1e <CO_SDO_receive+0x160>
        }
        else {
            /* block download, copy data directly */
            uint8_t seqno;

            SDO->CANrxData[0] = msg->data[0];
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	701a      	strb	r2, [r3, #0]
            seqno = SDO->CANrxData[0] & 0x7fU;
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800595a:	73fb      	strb	r3, [r7, #15]
            SDO->timeoutTimer = 0;
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	2200      	movs	r2, #0
 8005960:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

            /* check correct sequence number. */
            if(seqno == (SDO->sequence + 1U)) {
 8005964:	7bfa      	ldrb	r2, [r7, #15]
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800596c:	3301      	adds	r3, #1
 800596e:	429a      	cmp	r2, r3
 8005970:	d142      	bne.n	80059f8 <CO_SDO_receive+0x13a>
                /* sequence is correct */
                uint8_t i;

                SDO->sequence++;
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8005978:	3301      	adds	r3, #1
 800597a:	b2da      	uxtb	r2, r3
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

                /* copy data */
                for(i=1; i<8; i++) {
 8005982:	2301      	movs	r3, #1
 8005984:	75fb      	strb	r3, [r7, #23]
 8005986:	e01e      	b.n	80059c6 <CO_SDO_receive+0x108>
                    SDO->ODF_arg.data[SDO->bufferOffset++] = msg->data[i]; //SDO->ODF_arg.data is equal as SDO->databuffer
 8005988:	7dfa      	ldrb	r2, [r7, #23]
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8005992:	1c58      	adds	r0, r3, #1
 8005994:	b284      	uxth	r4, r0
 8005996:	6938      	ldr	r0, [r7, #16]
 8005998:	8704      	strh	r4, [r0, #56]	; 0x38
 800599a:	440b      	add	r3, r1
 800599c:	6839      	ldr	r1, [r7, #0]
 800599e:	440a      	add	r2, r1
 80059a0:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80059a4:	701a      	strb	r2, [r3, #0]
                    if(SDO->bufferOffset >= CO_SDO_BUFFER_SIZE) {
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80059aa:	2b1f      	cmp	r3, #31
 80059ac:	d908      	bls.n	80059c0 <CO_SDO_receive+0x102>
                        /* buffer full, break reception */
                        SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	2216      	movs	r2, #22
 80059b2:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                        SDO->CANrxNew = true;
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
                        break;
 80059be:	e005      	b.n	80059cc <CO_SDO_receive+0x10e>
                for(i=1; i<8; i++) {
 80059c0:	7dfb      	ldrb	r3, [r7, #23]
 80059c2:	3301      	adds	r3, #1
 80059c4:	75fb      	strb	r3, [r7, #23]
 80059c6:	7dfb      	ldrb	r3, [r7, #23]
 80059c8:	2b07      	cmp	r3, #7
 80059ca:	d9dd      	bls.n	8005988 <CO_SDO_receive+0xca>
                    }
                }

                /* break reception if last segment or block sequence is too large */
                if(((SDO->CANrxData[0] & 0x80U) == 0x80U) || (SDO->sequence >= SDO->blksize)) {
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	b25b      	sxtb	r3, r3
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	db07      	blt.n	80059e6 <CO_SDO_receive+0x128>
 80059d6:	693b      	ldr	r3, [r7, #16]
 80059d8:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d31b      	bcc.n	8005a1e <CO_SDO_receive+0x160>
                    SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	2216      	movs	r2, #22
 80059ea:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                    SDO->CANrxNew = true;
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 80059f6:	e012      	b.n	8005a1e <CO_SDO_receive+0x160>
                }
            }
            else if((seqno == SDO->sequence) || (SDO->sequence == 0U)){
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80059fe:	7bfa      	ldrb	r2, [r7, #15]
 8005a00:	429a      	cmp	r2, r3
 8005a02:	d00c      	beq.n	8005a1e <CO_SDO_receive+0x160>
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d007      	beq.n	8005a1e <CO_SDO_receive+0x160>
                /* Ignore message, if it is duplicate or if sequence didn't started yet. */
            }
            else {
                /* seqno is totally wrong, break reception. */
                SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	2216      	movs	r2, #22
 8005a12:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                SDO->CANrxNew = true;
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            }
        }

        /* Optional signal to RTOS, which can resume task, which handles SDO server. */
        if(SDO->CANrxNew && SDO->pFunctSignal != NULL) {
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d006      	beq.n	8005a36 <CO_SDO_receive+0x178>
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <CO_SDO_receive+0x178>
            SDO->pFunctSignal();
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a34:	4798      	blx	r3
        }
    }
}
 8005a36:	bf00      	nop
 8005a38:	371c      	adds	r7, #28
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd90      	pop	{r4, r7, pc}

08005a3e <CO_ODF_1200>:
 * from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1200(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1200(CO_ODF_arg_t *ODF_arg){
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b086      	sub	sp, #24
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
    uint8_t *nodeId;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8005a46:	2300      	movs	r3, #0
 8005a48:	617b      	str	r3, [r7, #20]

    nodeId = (uint8_t*) ODF_arg->object;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	613b      	str	r3, [r7, #16]
    value = CO_getUint32(ODF_arg->data);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	4618      	mov	r0, r3
 8005a56:	f7ff fec5 	bl	80057e4 <CO_getUint32>
 8005a5a:	60f8      	str	r0, [r7, #12]

    /* if SDO reading Object dictionary 0x1200, add nodeId to the value */
    if((ODF_arg->reading) && (ODF_arg->subIndex > 0U)){
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	7ddb      	ldrb	r3, [r3, #23]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00e      	beq.n	8005a82 <CO_ODF_1200+0x44>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	7d9b      	ldrb	r3, [r3, #22]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d00a      	beq.n	8005a82 <CO_ODF_1200+0x44>
        CO_setUint32(ODF_arg->data, value + *nodeId);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	781b      	ldrb	r3, [r3, #0]
 8005a74:	4619      	mov	r1, r3
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	440b      	add	r3, r1
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	4610      	mov	r0, r2
 8005a7e:	f7ff fec8 	bl	8005812 <CO_setUint32>
    }

    return ret;
 8005a82:	697b      	ldr	r3, [r7, #20]
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3718      	adds	r7, #24
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <CO_SDO_init>:
        uint8_t                 nodeId,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdx,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b08a      	sub	sp, #40	; 0x28
 8005a90:	af04      	add	r7, sp, #16
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
 8005a98:	807b      	strh	r3, [r7, #2]
    /* verify arguments */
    if(SDO==NULL || CANdevRx==NULL || CANdevTx==NULL){
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d005      	beq.n	8005aac <CO_SDO_init+0x20>
 8005aa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d002      	beq.n	8005aac <CO_SDO_init+0x20>
 8005aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d102      	bne.n	8005ab2 <CO_SDO_init+0x26>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005aac:	f04f 33ff 	mov.w	r3, #4294967295
 8005ab0:	e092      	b.n	8005bd8 <CO_SDO_init+0x14c>
    }

    /* configure own object dictionary */
    if(parentSDO == NULL){
 8005ab2:	6a3b      	ldr	r3, [r7, #32]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d135      	bne.n	8005b24 <CO_SDO_init+0x98>
        uint16_t i;

        SDO->ownOD = true;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        SDO->OD = OD;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ac4:	62da      	str	r2, [r3, #44]	; 0x2c
        SDO->ODSize = ODSize;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005aca:	861a      	strh	r2, [r3, #48]	; 0x30
        SDO->ODExtensions = ODExtensions;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ad0:	635a      	str	r2, [r3, #52]	; 0x34

        /* clear pointers in ODExtensions */
        for(i=0U; i<ODSize; i++){
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	82fb      	strh	r3, [r7, #22]
 8005ad6:	e020      	b.n	8005b1a <CO_SDO_init+0x8e>
            SDO->ODExtensions[i].pODFunc = NULL;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005adc:	8afa      	ldrh	r2, [r7, #22]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	005b      	lsls	r3, r3, #1
 8005ae2:	4413      	add	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	440b      	add	r3, r1
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]
            SDO->ODExtensions[i].object = NULL;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005af0:	8afa      	ldrh	r2, [r7, #22]
 8005af2:	4613      	mov	r3, r2
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	4413      	add	r3, r2
 8005af8:	009b      	lsls	r3, r3, #2
 8005afa:	440b      	add	r3, r1
 8005afc:	2200      	movs	r2, #0
 8005afe:	605a      	str	r2, [r3, #4]
            SDO->ODExtensions[i].flags = NULL;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005b04:	8afa      	ldrh	r2, [r7, #22]
 8005b06:	4613      	mov	r3, r2
 8005b08:	005b      	lsls	r3, r3, #1
 8005b0a:	4413      	add	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	440b      	add	r3, r1
 8005b10:	2200      	movs	r2, #0
 8005b12:	609a      	str	r2, [r3, #8]
        for(i=0U; i<ODSize; i++){
 8005b14:	8afb      	ldrh	r3, [r7, #22]
 8005b16:	3301      	adds	r3, #1
 8005b18:	82fb      	strh	r3, [r7, #22]
 8005b1a:	8afa      	ldrh	r2, [r7, #22]
 8005b1c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d3da      	bcc.n	8005ad8 <CO_SDO_init+0x4c>
 8005b22:	e00f      	b.n	8005b44 <CO_SDO_init+0xb8>
        }
    }
    /* copy object dictionary from parent */
    else{
        SDO->ownOD = false;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        SDO->OD = parentSDO->OD;
 8005b2c:	6a3b      	ldr	r3, [r7, #32]
 8005b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	62da      	str	r2, [r3, #44]	; 0x2c
        SDO->ODSize = parentSDO->ODSize;
 8005b34:	6a3b      	ldr	r3, [r7, #32]
 8005b36:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	861a      	strh	r2, [r3, #48]	; 0x30
        SDO->ODExtensions = parentSDO->ODExtensions;
 8005b3c:	6a3b      	ldr	r3, [r7, #32]
 8005b3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	635a      	str	r2, [r3, #52]	; 0x34
    }

    /* Configure object variables */
    SDO->nodeId = nodeId;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8005b4a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    SDO->state = CO_SDO_ST_IDLE;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    SDO->CANrxNew = false;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    SDO->pFunctSignal = NULL;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	671a      	str	r2, [r3, #112]	; 0x70


    /* Configure Object dictionary entry at index 0x1200 */
    if(ObjDictIndex_SDOServerParameter == OD_H1200_SDO_SERVER_PARAM){
 8005b64:	887b      	ldrh	r3, [r7, #2]
 8005b66:	f5b3 5f90 	cmp.w	r3, #4608	; 0x1200
 8005b6a:	d10a      	bne.n	8005b82 <CO_SDO_init+0xf6>
        CO_OD_configure(SDO, ObjDictIndex_SDOServerParameter, CO_ODF_1200, (void*)&SDO->nodeId, 0U, 0U);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	3360      	adds	r3, #96	; 0x60
 8005b70:	8879      	ldrh	r1, [r7, #2]
 8005b72:	2200      	movs	r2, #0
 8005b74:	9201      	str	r2, [sp, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	9200      	str	r2, [sp, #0]
 8005b7a:	4a19      	ldr	r2, [pc, #100]	; (8005be0 <CO_SDO_init+0x154>)
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 f833 	bl	8005be8 <CO_OD_configure>
    }

    if((COB_IDClientToServer & 0x80000000) != 0 || (COB_IDServerToClient & 0x80000000) != 0 ){
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	db02      	blt.n	8005b8e <CO_SDO_init+0x102>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	da03      	bge.n	8005b96 <CO_SDO_init+0x10a>
        // SDO is invalid
        COB_IDClientToServer = 0;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	60bb      	str	r3, [r7, #8]
        COB_IDServerToClient = 0;
 8005b92:	2300      	movs	r3, #0
 8005b94:	607b      	str	r3, [r7, #4]
    }
    /* configure SDO server CAN reception */
    CO_CANrxBufferInit(
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	b29a      	uxth	r2, r3
 8005b9a:	8f39      	ldrh	r1, [r7, #56]	; 0x38
 8005b9c:	4b11      	ldr	r3, [pc, #68]	; (8005be4 <CO_SDO_init+0x158>)
 8005b9e:	9302      	str	r3, [sp, #8]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	9301      	str	r3, [sp, #4]
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8005bac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005bae:	f002 f888 	bl	8007cc2 <CO_CANrxBufferInit>
            0,                      /* rtr */
            (void*)SDO,             /* object passed to receive function */
            CO_SDO_receive);        /* this function will process received message */

    /* configure SDO server CAN transmission */
    SDO->CANdevTx = CANdevTx;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005bb6:	675a      	str	r2, [r3, #116]	; 0x74
    SDO->CANtxBuff = CO_CANtxBufferInit(
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	9301      	str	r3, [sp, #4]
 8005bc4:	2308      	movs	r3, #8
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	2300      	movs	r3, #0
 8005bca:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005bcc:	f002 f8fd 	bl	8007dca <CO_CANtxBufferInit>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	679a      	str	r2, [r3, #120]	; 0x78
            COB_IDServerToClient,   /* CAN identifier */
            0,                      /* rtr */
            8,                      /* number of data bytes */
            0);                     /* synchronous message flag bit */

    return CO_ERROR_NO;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	08005a3f 	.word	0x08005a3f
 8005be4:	080058bf 	.word	0x080058bf

08005be8 <CO_OD_configure>:
        uint16_t                index,
        CO_SDO_abortCode_t    (*pODFunc)(CO_ODF_arg_t *ODF_arg),
        void                   *object,
        uint8_t                *flags,
        uint8_t                 flagsSize)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b088      	sub	sp, #32
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	607a      	str	r2, [r7, #4]
 8005bf2:	603b      	str	r3, [r7, #0]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	817b      	strh	r3, [r7, #10]
    uint16_t entryNo;

    entryNo = CO_OD_find(SDO, index);
 8005bf8:	897b      	ldrh	r3, [r7, #10]
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f000 f849 	bl	8005c94 <CO_OD_find>
 8005c02:	4603      	mov	r3, r0
 8005c04:	83bb      	strh	r3, [r7, #28]
    if(entryNo < 0xFFFFU){
 8005c06:	8bbb      	ldrh	r3, [r7, #28]
 8005c08:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d03d      	beq.n	8005c8c <CO_OD_configure+0xa4>
        CO_OD_extension_t *ext = &SDO->ODExtensions[entryNo];
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005c14:	8bba      	ldrh	r2, [r7, #28]
 8005c16:	4613      	mov	r3, r2
 8005c18:	005b      	lsls	r3, r3, #1
 8005c1a:	4413      	add	r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	440b      	add	r3, r1
 8005c20:	61bb      	str	r3, [r7, #24]
        uint8_t maxSubIndex = SDO->OD[entryNo].maxSubIndex;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c26:	8bba      	ldrh	r2, [r7, #28]
 8005c28:	4613      	mov	r3, r2
 8005c2a:	005b      	lsls	r3, r3, #1
 8005c2c:	4413      	add	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	440b      	add	r3, r1
 8005c32:	789b      	ldrb	r3, [r3, #2]
 8005c34:	75fb      	strb	r3, [r7, #23]

        ext->pODFunc = pODFunc;
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	601a      	str	r2, [r3, #0]
        ext->object = object;
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	605a      	str	r2, [r3, #4]
        if((flags != NULL) && (flagsSize != 0U) && (flagsSize == maxSubIndex)){
 8005c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d01d      	beq.n	8005c84 <CO_OD_configure+0x9c>
 8005c48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d019      	beq.n	8005c84 <CO_OD_configure+0x9c>
 8005c50:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8005c54:	7dfb      	ldrb	r3, [r7, #23]
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d114      	bne.n	8005c84 <CO_OD_configure+0x9c>
            uint16_t i;
            ext->flags = flags;
 8005c5a:	69bb      	ldr	r3, [r7, #24]
 8005c5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c5e:	609a      	str	r2, [r3, #8]
            for(i=0U; i<=maxSubIndex; i++){
 8005c60:	2300      	movs	r3, #0
 8005c62:	83fb      	strh	r3, [r7, #30]
 8005c64:	e008      	b.n	8005c78 <CO_OD_configure+0x90>
                ext->flags[i] = 0U;
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	689a      	ldr	r2, [r3, #8]
 8005c6a:	8bfb      	ldrh	r3, [r7, #30]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	2200      	movs	r2, #0
 8005c70:	701a      	strb	r2, [r3, #0]
            for(i=0U; i<=maxSubIndex; i++){
 8005c72:	8bfb      	ldrh	r3, [r7, #30]
 8005c74:	3301      	adds	r3, #1
 8005c76:	83fb      	strh	r3, [r7, #30]
 8005c78:	7dfb      	ldrb	r3, [r7, #23]
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	8bfa      	ldrh	r2, [r7, #30]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d9f1      	bls.n	8005c66 <CO_OD_configure+0x7e>
        if((flags != NULL) && (flagsSize != 0U) && (flagsSize == maxSubIndex)){
 8005c82:	e003      	b.n	8005c8c <CO_OD_configure+0xa4>
            }
        }
        else{
            ext->flags = NULL;
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	2200      	movs	r2, #0
 8005c88:	609a      	str	r2, [r3, #8]
        }
    }
}
 8005c8a:	e7ff      	b.n	8005c8c <CO_OD_configure+0xa4>
 8005c8c:	bf00      	nop
 8005c8e:	3720      	adds	r7, #32
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <CO_OD_find>:


/******************************************************************************/
uint16_t CO_OD_find(CO_SDO_t *SDO, uint16_t index){
 8005c94:	b480      	push	{r7}
 8005c96:	b087      	sub	sp, #28
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	807b      	strh	r3, [r7, #2]
    /* Fast search in ordered Object Dictionary. If indexes are mixed, this won't work. */
    /* If Object Dictionary has up to 2^N entries, then N is max number of loop passes. */
    uint16_t cur, min, max;
    const CO_OD_entry_t* object;

    min = 0U;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	82fb      	strh	r3, [r7, #22]
    max = SDO->ODSize - 1U;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	82bb      	strh	r3, [r7, #20]
    while(min < max){
 8005cac:	e027      	b.n	8005cfe <CO_OD_find+0x6a>
        cur = (min + max) / 2;
 8005cae:	8afa      	ldrh	r2, [r7, #22]
 8005cb0:	8abb      	ldrh	r3, [r7, #20]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	0fda      	lsrs	r2, r3, #31
 8005cb6:	4413      	add	r3, r2
 8005cb8:	105b      	asrs	r3, r3, #1
 8005cba:	81fb      	strh	r3, [r7, #14]
        object = &SDO->OD[cur];
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005cc0:	89fa      	ldrh	r2, [r7, #14]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	4413      	add	r3, r2
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	440b      	add	r3, r1
 8005ccc:	613b      	str	r3, [r7, #16]
        /* Is object matched */
        if(index == object->index){
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	881b      	ldrh	r3, [r3, #0]
 8005cd2:	887a      	ldrh	r2, [r7, #2]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d101      	bne.n	8005cdc <CO_OD_find+0x48>
            return cur;
 8005cd8:	89fb      	ldrh	r3, [r7, #14]
 8005cda:	e02a      	b.n	8005d32 <CO_OD_find+0x9e>
        }
        if(index < object->index){
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	881b      	ldrh	r3, [r3, #0]
 8005ce0:	887a      	ldrh	r2, [r7, #2]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	d208      	bcs.n	8005cf8 <CO_OD_find+0x64>
            max = cur;
 8005ce6:	89fb      	ldrh	r3, [r7, #14]
 8005ce8:	82bb      	strh	r3, [r7, #20]
            if(max) max--;
 8005cea:	8abb      	ldrh	r3, [r7, #20]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d006      	beq.n	8005cfe <CO_OD_find+0x6a>
 8005cf0:	8abb      	ldrh	r3, [r7, #20]
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	82bb      	strh	r3, [r7, #20]
 8005cf6:	e002      	b.n	8005cfe <CO_OD_find+0x6a>
        }
        else
            min = cur + 1U;
 8005cf8:	89fb      	ldrh	r3, [r7, #14]
 8005cfa:	3301      	adds	r3, #1
 8005cfc:	82fb      	strh	r3, [r7, #22]
    while(min < max){
 8005cfe:	8afa      	ldrh	r2, [r7, #22]
 8005d00:	8abb      	ldrh	r3, [r7, #20]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d3d3      	bcc.n	8005cae <CO_OD_find+0x1a>
    }

    if(min == max){
 8005d06:	8afa      	ldrh	r2, [r7, #22]
 8005d08:	8abb      	ldrh	r3, [r7, #20]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d10f      	bne.n	8005d2e <CO_OD_find+0x9a>
        object = &SDO->OD[min];
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005d12:	8afa      	ldrh	r2, [r7, #22]
 8005d14:	4613      	mov	r3, r2
 8005d16:	005b      	lsls	r3, r3, #1
 8005d18:	4413      	add	r3, r2
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	440b      	add	r3, r1
 8005d1e:	613b      	str	r3, [r7, #16]
        /* Is object matched */
        if(index == object->index){
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	881b      	ldrh	r3, [r3, #0]
 8005d24:	887a      	ldrh	r2, [r7, #2]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d101      	bne.n	8005d2e <CO_OD_find+0x9a>
            return min;
 8005d2a:	8afb      	ldrh	r3, [r7, #22]
 8005d2c:	e001      	b.n	8005d32 <CO_OD_find+0x9e>
        }
    }

    return 0xFFFFU;  /* object does not exist in OD */
 8005d2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	371c      	adds	r7, #28
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr

08005d3e <CO_OD_getLength>:


/******************************************************************************/
uint16_t CO_OD_getLength(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 8005d3e:	b480      	push	{r7}
 8005d40:	b085      	sub	sp, #20
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
 8005d46:	460b      	mov	r3, r1
 8005d48:	807b      	strh	r3, [r7, #2]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	707b      	strb	r3, [r7, #1]
    const CO_OD_entry_t* object = &SDO->OD[entryNo];
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005d52:	887a      	ldrh	r2, [r7, #2]
 8005d54:	4613      	mov	r3, r2
 8005d56:	005b      	lsls	r3, r3, #1
 8005d58:	4413      	add	r3, r2
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	440b      	add	r3, r1
 8005d5e:	60fb      	str	r3, [r7, #12]

    if(entryNo == 0xFFFFU){
 8005d60:	887b      	ldrh	r3, [r7, #2]
 8005d62:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d101      	bne.n	8005d6e <CO_OD_getLength+0x30>
        return 0U;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	e02e      	b.n	8005dcc <CO_OD_getLength+0x8e>
    }

    if(object->maxSubIndex == 0U){    /* Object type is Var */
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	789b      	ldrb	r3, [r3, #2]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d108      	bne.n	8005d88 <CO_OD_getLength+0x4a>
        if(object->pData == 0){ /* data type is domain */
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <CO_OD_getLength+0x44>
            return CO_SDO_BUFFER_SIZE;
 8005d7e:	2320      	movs	r3, #32
 8005d80:	e024      	b.n	8005dcc <CO_OD_getLength+0x8e>
        }
        else{
            return object->length;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	88db      	ldrh	r3, [r3, #6]
 8005d86:	e021      	b.n	8005dcc <CO_OD_getLength+0x8e>
        }
    }
    else if(object->attribute != 0U){ /* Object type is Array */
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	889b      	ldrh	r3, [r3, #4]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d00d      	beq.n	8005dac <CO_OD_getLength+0x6e>
        if(subIndex == 0U){
 8005d90:	787b      	ldrb	r3, [r7, #1]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d101      	bne.n	8005d9a <CO_OD_getLength+0x5c>
            return 1U;
 8005d96:	2301      	movs	r3, #1
 8005d98:	e018      	b.n	8005dcc <CO_OD_getLength+0x8e>
        }
        else if(object->pData == 0){
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d101      	bne.n	8005da6 <CO_OD_getLength+0x68>
            /* data type is domain */
            return CO_SDO_BUFFER_SIZE;
 8005da2:	2320      	movs	r3, #32
 8005da4:	e012      	b.n	8005dcc <CO_OD_getLength+0x8e>
        }
        else{
            return object->length;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	88db      	ldrh	r3, [r3, #6]
 8005daa:	e00f      	b.n	8005dcc <CO_OD_getLength+0x8e>
        }
    }
    else{                            /* Object type is Record */
        if(((const CO_OD_entryRecord_t*)(object->pData))[subIndex].pData == 0){
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	689a      	ldr	r2, [r3, #8]
 8005db0:	787b      	ldrb	r3, [r7, #1]
 8005db2:	00db      	lsls	r3, r3, #3
 8005db4:	4413      	add	r3, r2
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d101      	bne.n	8005dc0 <CO_OD_getLength+0x82>
            /* data type is domain */
            return CO_SDO_BUFFER_SIZE;
 8005dbc:	2320      	movs	r3, #32
 8005dbe:	e005      	b.n	8005dcc <CO_OD_getLength+0x8e>
        }
        else{
            return ((const CO_OD_entryRecord_t*)(object->pData))[subIndex].length;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	689a      	ldr	r2, [r3, #8]
 8005dc4:	787b      	ldrb	r3, [r7, #1]
 8005dc6:	00db      	lsls	r3, r3, #3
 8005dc8:	4413      	add	r3, r2
 8005dca:	88db      	ldrh	r3, [r3, #6]
        }
    }
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3714      	adds	r7, #20
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <CO_OD_getAttribute>:


/******************************************************************************/
uint16_t CO_OD_getAttribute(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	460b      	mov	r3, r1
 8005de2:	807b      	strh	r3, [r7, #2]
 8005de4:	4613      	mov	r3, r2
 8005de6:	707b      	strb	r3, [r7, #1]
    const CO_OD_entry_t* object = &SDO->OD[entryNo];
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005dec:	887a      	ldrh	r2, [r7, #2]
 8005dee:	4613      	mov	r3, r2
 8005df0:	005b      	lsls	r3, r3, #1
 8005df2:	4413      	add	r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	440b      	add	r3, r1
 8005df8:	60bb      	str	r3, [r7, #8]

    if(entryNo == 0xFFFFU){
 8005dfa:	887b      	ldrh	r3, [r7, #2]
 8005dfc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d101      	bne.n	8005e08 <CO_OD_getAttribute+0x30>
        return 0U;
 8005e04:	2300      	movs	r3, #0
 8005e06:	e034      	b.n	8005e72 <CO_OD_getAttribute+0x9a>
    }

    if(object->maxSubIndex == 0U){   /* Object type is Var */
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	789b      	ldrb	r3, [r3, #2]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d102      	bne.n	8005e16 <CO_OD_getAttribute+0x3e>
        return object->attribute;
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	889b      	ldrh	r3, [r3, #4]
 8005e14:	e02d      	b.n	8005e72 <CO_OD_getAttribute+0x9a>
    }
    else if(object->attribute != 0U){/* Object type is Array */
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	889b      	ldrh	r3, [r3, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d023      	beq.n	8005e66 <CO_OD_getAttribute+0x8e>
        bool_t exception_1003 = false;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	73fb      	strb	r3, [r7, #15]
        uint16_t attr = object->attribute;
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	889b      	ldrh	r3, [r3, #4]
 8005e26:	81bb      	strh	r3, [r7, #12]

        /* Special exception: Object 1003,00 should be writable */
        if(object->index == 0x1003 && subIndex == 0) {
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	881b      	ldrh	r3, [r3, #0]
 8005e2c:	f241 0203 	movw	r2, #4099	; 0x1003
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d108      	bne.n	8005e46 <CO_OD_getAttribute+0x6e>
 8005e34:	787b      	ldrb	r3, [r7, #1]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d105      	bne.n	8005e46 <CO_OD_getAttribute+0x6e>
            exception_1003 = true;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	73fb      	strb	r3, [r7, #15]
            attr |= CO_ODA_WRITEABLE;
 8005e3e:	89bb      	ldrh	r3, [r7, #12]
 8005e40:	f043 0308 	orr.w	r3, r3, #8
 8005e44:	81bb      	strh	r3, [r7, #12]
        }

        if(subIndex == 0U  && exception_1003 == false){
 8005e46:	787b      	ldrb	r3, [r7, #1]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d10a      	bne.n	8005e62 <CO_OD_getAttribute+0x8a>
 8005e4c:	7bfb      	ldrb	r3, [r7, #15]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d107      	bne.n	8005e62 <CO_OD_getAttribute+0x8a>
            /* First subIndex is readonly */
            attr &= ~(CO_ODA_WRITEABLE | CO_ODA_RPDO_MAPABLE);
 8005e52:	89bb      	ldrh	r3, [r7, #12]
 8005e54:	f023 0318 	bic.w	r3, r3, #24
 8005e58:	81bb      	strh	r3, [r7, #12]
            attr |= CO_ODA_READABLE;
 8005e5a:	89bb      	ldrh	r3, [r7, #12]
 8005e5c:	f043 0304 	orr.w	r3, r3, #4
 8005e60:	81bb      	strh	r3, [r7, #12]
        }
        return attr;
 8005e62:	89bb      	ldrh	r3, [r7, #12]
 8005e64:	e005      	b.n	8005e72 <CO_OD_getAttribute+0x9a>
    }
    else{                            /* Object type is Record */
        return ((const CO_OD_entryRecord_t*)(object->pData))[subIndex].attribute;
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	689a      	ldr	r2, [r3, #8]
 8005e6a:	787b      	ldrb	r3, [r7, #1]
 8005e6c:	00db      	lsls	r3, r3, #3
 8005e6e:	4413      	add	r3, r2
 8005e70:	889b      	ldrh	r3, [r3, #4]
    }
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3714      	adds	r7, #20
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr

08005e7e <CO_OD_getDataPointer>:


/******************************************************************************/
void* CO_OD_getDataPointer(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 8005e7e:	b480      	push	{r7}
 8005e80:	b085      	sub	sp, #20
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
 8005e86:	460b      	mov	r3, r1
 8005e88:	807b      	strh	r3, [r7, #2]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	707b      	strb	r3, [r7, #1]
    const CO_OD_entry_t* object = &SDO->OD[entryNo];
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e92:	887a      	ldrh	r2, [r7, #2]
 8005e94:	4613      	mov	r3, r2
 8005e96:	005b      	lsls	r3, r3, #1
 8005e98:	4413      	add	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	440b      	add	r3, r1
 8005e9e:	60fb      	str	r3, [r7, #12]

    if(entryNo == 0xFFFFU){
 8005ea0:	887b      	ldrh	r3, [r7, #2]
 8005ea2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d101      	bne.n	8005eae <CO_OD_getDataPointer+0x30>
        return 0;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	e026      	b.n	8005efc <CO_OD_getDataPointer+0x7e>
    }

    if(object->maxSubIndex == 0U){   /* Object type is Var */
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	789b      	ldrb	r3, [r3, #2]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d102      	bne.n	8005ebc <CO_OD_getDataPointer+0x3e>
        return object->pData;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	e01f      	b.n	8005efc <CO_OD_getDataPointer+0x7e>
    }
    else if(object->attribute != 0U){/* Object type is Array */
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	889b      	ldrh	r3, [r3, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d015      	beq.n	8005ef0 <CO_OD_getDataPointer+0x72>
        if(subIndex==0){
 8005ec4:	787b      	ldrb	r3, [r7, #1]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d102      	bne.n	8005ed0 <CO_OD_getDataPointer+0x52>
            /* this is the data, for the subIndex 0 in the array */
            return (void*) &object->maxSubIndex;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	3302      	adds	r3, #2
 8005ece:	e015      	b.n	8005efc <CO_OD_getDataPointer+0x7e>
        }
        else if(object->pData == 0){
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	689b      	ldr	r3, [r3, #8]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d101      	bne.n	8005edc <CO_OD_getDataPointer+0x5e>
            /* data type is domain */
            return 0;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	e00f      	b.n	8005efc <CO_OD_getDataPointer+0x7e>
        }
        else{
            return (void*)(((int8_t*)object->pData) + ((subIndex-1) * object->length));
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	787a      	ldrb	r2, [r7, #1]
 8005ee2:	3a01      	subs	r2, #1
 8005ee4:	68f9      	ldr	r1, [r7, #12]
 8005ee6:	88c9      	ldrh	r1, [r1, #6]
 8005ee8:	fb01 f202 	mul.w	r2, r1, r2
 8005eec:	4413      	add	r3, r2
 8005eee:	e005      	b.n	8005efc <CO_OD_getDataPointer+0x7e>
        }
    }
    else{                            /* Object Type is Record */
        return ((const CO_OD_entryRecord_t*)(object->pData))[subIndex].pData;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	689a      	ldr	r2, [r3, #8]
 8005ef4:	787b      	ldrb	r3, [r7, #1]
 8005ef6:	00db      	lsls	r3, r3, #3
 8005ef8:	4413      	add	r3, r2
 8005efa:	681b      	ldr	r3, [r3, #0]
    }
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3714      	adds	r7, #20
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <CO_OD_getFlagsPointer>:


/******************************************************************************/
uint8_t* CO_OD_getFlagsPointer(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
 8005f10:	460b      	mov	r3, r1
 8005f12:	807b      	strh	r3, [r7, #2]
 8005f14:	4613      	mov	r3, r2
 8005f16:	707b      	strb	r3, [r7, #1]
    CO_OD_extension_t* ext;

    if((entryNo == 0xFFFFU) || (SDO->ODExtensions == 0)){
 8005f18:	887b      	ldrh	r3, [r7, #2]
 8005f1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d003      	beq.n	8005f2a <CO_OD_getFlagsPointer+0x22>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d101      	bne.n	8005f2e <CO_OD_getFlagsPointer+0x26>
        return 0;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	e00c      	b.n	8005f48 <CO_OD_getFlagsPointer+0x40>
    }

    ext = &SDO->ODExtensions[entryNo];
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005f32:	887a      	ldrh	r2, [r7, #2]
 8005f34:	4613      	mov	r3, r2
 8005f36:	005b      	lsls	r3, r3, #1
 8005f38:	4413      	add	r3, r2
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	440b      	add	r3, r1
 8005f3e:	60fb      	str	r3, [r7, #12]

    return &ext->flags[subIndex];
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	787b      	ldrb	r3, [r7, #1]
 8005f46:	4413      	add	r3, r2
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3714      	adds	r7, #20
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <CO_SDO_initTransfer>:


/******************************************************************************/
uint32_t CO_SDO_initTransfer(CO_SDO_t *SDO, uint16_t index, uint8_t subIndex){
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	460b      	mov	r3, r1
 8005f5e:	807b      	strh	r3, [r7, #2]
 8005f60:	4613      	mov	r3, r2
 8005f62:	707b      	strb	r3, [r7, #1]

    SDO->ODF_arg.index = index;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	887a      	ldrh	r2, [r7, #2]
 8005f68:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    SDO->ODF_arg.subIndex = subIndex;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	787a      	ldrb	r2, [r7, #1]
 8005f70:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

    /* find object in Object Dictionary */
    SDO->entryNo = CO_OD_find(SDO, index);
 8005f74:	887b      	ldrh	r3, [r7, #2]
 8005f76:	4619      	mov	r1, r3
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f7ff fe8b 	bl	8005c94 <CO_OD_find>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	461a      	mov	r2, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	875a      	strh	r2, [r3, #58]	; 0x3a
    if(SDO->entryNo == 0xFFFFU){
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005f8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d101      	bne.n	8005f96 <CO_SDO_initTransfer+0x42>
        return CO_SDO_AB_NOT_EXIST ;     /* object does not exist in OD */
 8005f92:	4b44      	ldr	r3, [pc, #272]	; (80060a4 <CO_SDO_initTransfer+0x150>)
 8005f94:	e082      	b.n	800609c <CO_SDO_initTransfer+0x148>
    }

    /* verify existance of subIndex */
    if(subIndex > SDO->OD[SDO->entryNo].maxSubIndex &&
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	440b      	add	r3, r1
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	4413      	add	r3, r2
 8005faa:	789b      	ldrb	r3, [r3, #2]
 8005fac:	787a      	ldrb	r2, [r7, #1]
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d90e      	bls.n	8005fd0 <CO_SDO_initTransfer+0x7c>
            SDO->OD[SDO->entryNo].pData != NULL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005fba:	4619      	mov	r1, r3
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	005b      	lsls	r3, r3, #1
 8005fc0:	440b      	add	r3, r1
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	4413      	add	r3, r2
 8005fc6:	689b      	ldr	r3, [r3, #8]
    if(subIndex > SDO->OD[SDO->entryNo].maxSubIndex &&
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d001      	beq.n	8005fd0 <CO_SDO_initTransfer+0x7c>
    {
        return CO_SDO_AB_SUB_UNKNOWN;     /* Sub-index does not exist. */
 8005fcc:	4b36      	ldr	r3, [pc, #216]	; (80060a8 <CO_SDO_initTransfer+0x154>)
 8005fce:	e065      	b.n	800609c <CO_SDO_initTransfer+0x148>
    }

    /* pointer to data in Object dictionary */
    SDO->ODF_arg.ODdataStorage = CO_OD_getDataPointer(SDO, SDO->entryNo, subIndex);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005fd4:	787a      	ldrb	r2, [r7, #1]
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f7ff ff50 	bl	8005e7e <CO_OD_getDataPointer>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	645a      	str	r2, [r3, #68]	; 0x44

    /* fill ODF_arg */
    SDO->ODF_arg.object = NULL;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	63da      	str	r2, [r3, #60]	; 0x3c
    if(SDO->ODExtensions){
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00e      	beq.n	8006010 <CO_SDO_initTransfer+0xbc>
        CO_OD_extension_t *ext = &SDO->ODExtensions[SDO->entryNo];
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	005b      	lsls	r3, r3, #1
 8006000:	440b      	add	r3, r1
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	4413      	add	r3, r2
 8006006:	60fb      	str	r3, [r7, #12]
        SDO->ODF_arg.object = ext->object;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	685a      	ldr	r2, [r3, #4]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    SDO->ODF_arg.data = SDO->databuffer;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f103 0208 	add.w	r2, r3, #8
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	641a      	str	r2, [r3, #64]	; 0x40
    SDO->ODF_arg.dataLength = CO_OD_getLength(SDO, SDO->entryNo, subIndex);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800601e:	787a      	ldrb	r2, [r7, #1]
 8006020:	4619      	mov	r1, r3
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7ff fe8b 	bl	8005d3e <CO_OD_getLength>
 8006028:	4603      	mov	r3, r0
 800602a:	461a      	mov	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    SDO->ODF_arg.attribute = CO_OD_getAttribute(SDO, SDO->entryNo, subIndex);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006036:	787a      	ldrb	r2, [r7, #1]
 8006038:	4619      	mov	r1, r3
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f7ff fecc 	bl	8005dd8 <CO_OD_getAttribute>
 8006040:	4603      	mov	r3, r0
 8006042:	461a      	mov	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    SDO->ODF_arg.pFlags = CO_OD_getFlagsPointer(SDO, SDO->entryNo, subIndex);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800604e:	787a      	ldrb	r2, [r7, #1]
 8006050:	4619      	mov	r1, r3
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff ff58 	bl	8005f08 <CO_OD_getFlagsPointer>
 8006058:	4602      	mov	r2, r0
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	64da      	str	r2, [r3, #76]	; 0x4c

    SDO->ODF_arg.firstSegment = true;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    SDO->ODF_arg.lastSegment = true;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

    /* indicate total data length, if not domain */
    SDO->ODF_arg.dataLengthTotal = (SDO->ODF_arg.ODdataStorage) ? SDO->ODF_arg.dataLength : 0U;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006072:	2b00      	cmp	r3, #0
 8006074:	d004      	beq.n	8006080 <CO_SDO_initTransfer+0x12c>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800607c:	461a      	mov	r2, r3
 800607e:	e000      	b.n	8006082 <CO_SDO_initTransfer+0x12e>
 8006080:	2200      	movs	r2, #0
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	659a      	str	r2, [r3, #88]	; 0x58

    SDO->ODF_arg.offset = 0U;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* verify length */
    if(SDO->ODF_arg.dataLength > CO_SDO_BUFFER_SIZE){
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006092:	2b20      	cmp	r3, #32
 8006094:	d901      	bls.n	800609a <CO_SDO_initTransfer+0x146>
        return CO_SDO_AB_DEVICE_INCOMPAT;     /* general internal incompatibility in the device */
 8006096:	4b05      	ldr	r3, [pc, #20]	; (80060ac <CO_SDO_initTransfer+0x158>)
 8006098:	e000      	b.n	800609c <CO_SDO_initTransfer+0x148>
    }

    return 0U;
 800609a:	2300      	movs	r3, #0
}
 800609c:	4618      	mov	r0, r3
 800609e:	3710      	adds	r7, #16
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	06020000 	.word	0x06020000
 80060a8:	06090011 	.word	0x06090011
 80060ac:	06040047 	.word	0x06040047

080060b0 <CO_SDO_readOD>:


/******************************************************************************/
uint32_t CO_SDO_readOD(CO_SDO_t *SDO, uint16_t SDOBufferSize){
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b08a      	sub	sp, #40	; 0x28
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	460b      	mov	r3, r1
 80060ba:	807b      	strh	r3, [r7, #2]
    uint8_t *SDObuffer = SDO->ODF_arg.data;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c0:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t *ODdata = (uint8_t*)SDO->ODF_arg.ODdataStorage;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060c6:	623b      	str	r3, [r7, #32]
    uint16_t length = SDO->ODF_arg.dataLength;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80060ce:	83fb      	strh	r3, [r7, #30]
    CO_OD_extension_t *ext = 0;
 80060d0:	2300      	movs	r3, #0
 80060d2:	61bb      	str	r3, [r7, #24]

    /* is object readable? */
    if((SDO->ODF_arg.attribute & CO_ODA_READABLE) == 0)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80060da:	f003 0304 	and.w	r3, r3, #4
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d101      	bne.n	80060e6 <CO_SDO_readOD+0x36>
        return CO_SDO_AB_WRITEONLY;     /* attempt to read a write-only object */
 80060e2:	4b33      	ldr	r3, [pc, #204]	; (80061b0 <CO_SDO_readOD+0x100>)
 80060e4:	e060      	b.n	80061a8 <CO_SDO_readOD+0xf8>

    /* find extension */
    if(SDO->ODExtensions != NULL){
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00a      	beq.n	8006104 <CO_SDO_readOD+0x54>
        ext = &SDO->ODExtensions[SDO->entryNo];
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80060f6:	4619      	mov	r1, r3
 80060f8:	460b      	mov	r3, r1
 80060fa:	005b      	lsls	r3, r3, #1
 80060fc:	440b      	add	r3, r1
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	4413      	add	r3, r2
 8006102:	61bb      	str	r3, [r7, #24]
    }

    /* copy data from OD to SDO buffer if not domain */
    if(ODdata != NULL){
 8006104:	6a3b      	ldr	r3, [r7, #32]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d01a      	beq.n	8006140 <CO_SDO_readOD+0x90>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800610a:	f3ef 8310 	mrs	r3, PRIMASK
 800610e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006110:	68fb      	ldr	r3, [r7, #12]
        CO_LOCK_OD();
 8006112:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8006114:	b672      	cpsid	i
}
 8006116:	bf00      	nop
        while(length--) *(SDObuffer++) = *(ODdata++);
 8006118:	e007      	b.n	800612a <CO_SDO_readOD+0x7a>
 800611a:	6a3a      	ldr	r2, [r7, #32]
 800611c:	1c53      	adds	r3, r2, #1
 800611e:	623b      	str	r3, [r7, #32]
 8006120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006122:	1c59      	adds	r1, r3, #1
 8006124:	6279      	str	r1, [r7, #36]	; 0x24
 8006126:	7812      	ldrb	r2, [r2, #0]
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	8bfb      	ldrh	r3, [r7, #30]
 800612c:	1e5a      	subs	r2, r3, #1
 800612e:	83fa      	strh	r2, [r7, #30]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d1f2      	bne.n	800611a <CO_SDO_readOD+0x6a>
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	f383 8810 	msr	PRIMASK, r3
}
 800613e:	e005      	b.n	800614c <CO_SDO_readOD+0x9c>
        CO_UNLOCK_OD();
    }
    /* if domain, Object dictionary function MUST exist */
    else{
        if(ext->pODFunc == NULL){
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <CO_SDO_readOD+0x9c>
            return CO_SDO_AB_DEVICE_INCOMPAT;     /* general internal incompatibility in the device */
 8006148:	4b1a      	ldr	r3, [pc, #104]	; (80061b4 <CO_SDO_readOD+0x104>)
 800614a:	e02d      	b.n	80061a8 <CO_SDO_readOD+0xf8>
        }
    }

    /* call Object dictionary function if registered */
    SDO->ODF_arg.reading = true;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
    if(ext->pODFunc != NULL){
 8006154:	69bb      	ldr	r3, [r7, #24]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d018      	beq.n	800618e <CO_SDO_readOD+0xde>
        uint32_t abortCode = ext->pODFunc(&SDO->ODF_arg);
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	323c      	adds	r2, #60	; 0x3c
 8006164:	4610      	mov	r0, r2
 8006166:	4798      	blx	r3
 8006168:	6138      	str	r0, [r7, #16]
        if(abortCode != 0U){
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d001      	beq.n	8006174 <CO_SDO_readOD+0xc4>
            return abortCode;
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	e019      	b.n	80061a8 <CO_SDO_readOD+0xf8>
        }

        /* dataLength (upadted by pODFunc) must be inside limits */
        if((SDO->ODF_arg.dataLength == 0U) || (SDO->ODF_arg.dataLength > SDOBufferSize)){
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800617a:	2b00      	cmp	r3, #0
 800617c:	d005      	beq.n	800618a <CO_SDO_readOD+0xda>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006184:	887a      	ldrh	r2, [r7, #2]
 8006186:	429a      	cmp	r2, r3
 8006188:	d201      	bcs.n	800618e <CO_SDO_readOD+0xde>
            return CO_SDO_AB_DEVICE_INCOMPAT;     /* general internal incompatibility in the device */
 800618a:	4b0a      	ldr	r3, [pc, #40]	; (80061b4 <CO_SDO_readOD+0x104>)
 800618c:	e00c      	b.n	80061a8 <CO_SDO_readOD+0xf8>
        }
    }
    SDO->ODF_arg.offset += SDO->ODF_arg.dataLength;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8006198:	441a      	add	r2, r3
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	65da      	str	r2, [r3, #92]	; 0x5c
    SDO->ODF_arg.firstSegment = false;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            *(buf2--) = b;
        }
    }
#endif

    return 0U;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3728      	adds	r7, #40	; 0x28
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}
 80061b0:	06010001 	.word	0x06010001
 80061b4:	06040047 	.word	0x06040047

080061b8 <CO_SDO_writeOD>:


/******************************************************************************/
uint32_t CO_SDO_writeOD(CO_SDO_t *SDO, uint16_t length){
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b08a      	sub	sp, #40	; 0x28
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	460b      	mov	r3, r1
 80061c2:	807b      	strh	r3, [r7, #2]
    uint8_t *SDObuffer = SDO->ODF_arg.data;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c8:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t *ODdata = (uint8_t*)SDO->ODF_arg.ODdataStorage;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ce:	623b      	str	r3, [r7, #32]
    bool_t exception_1003 = false;
 80061d0:	2300      	movs	r3, #0
 80061d2:	77fb      	strb	r3, [r7, #31]

    /* is object writeable? */
    if((SDO->ODF_arg.attribute & CO_ODA_WRITEABLE) == 0){
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80061da:	f003 0308 	and.w	r3, r3, #8
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d101      	bne.n	80061e6 <CO_SDO_writeOD+0x2e>
        return CO_SDO_AB_READONLY;     /* attempt to write a read-only object */
 80061e2:	4b3a      	ldr	r3, [pc, #232]	; (80062cc <CO_SDO_writeOD+0x114>)
 80061e4:	e06e      	b.n	80062c4 <CO_SDO_writeOD+0x10c>
    }

    /* length of domain data is application specific and not verified */
    if(ODdata == 0){
 80061e6:	6a3b      	ldr	r3, [r7, #32]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d104      	bne.n	80061f6 <CO_SDO_writeOD+0x3e>
        SDO->ODF_arg.dataLength = length;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	887a      	ldrh	r2, [r7, #2]
 80061f0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80061f4:	e007      	b.n	8006206 <CO_SDO_writeOD+0x4e>
    }

    /* verify length except for domain data type */
    else if(SDO->ODF_arg.dataLength != length){
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80061fc:	887a      	ldrh	r2, [r7, #2]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d001      	beq.n	8006206 <CO_SDO_writeOD+0x4e>
        return CO_SDO_AB_TYPE_MISMATCH;     /* Length of service parameter does not match */
 8006202:	4b33      	ldr	r3, [pc, #204]	; (80062d0 <CO_SDO_writeOD+0x118>)
 8006204:	e05e      	b.n	80062c4 <CO_SDO_writeOD+0x10c>
        }
    }
#endif

    /* call Object dictionary function if registered */
    SDO->ODF_arg.reading = false;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
    if(SDO->ODExtensions != NULL){
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006212:	2b00      	cmp	r3, #0
 8006214:	d01a      	beq.n	800624c <CO_SDO_writeOD+0x94>
        CO_OD_extension_t *ext = &SDO->ODExtensions[SDO->entryNo];
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800621e:	4619      	mov	r1, r3
 8006220:	460b      	mov	r3, r1
 8006222:	005b      	lsls	r3, r3, #1
 8006224:	440b      	add	r3, r1
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4413      	add	r3, r2
 800622a:	61bb      	str	r3, [r7, #24]

        if(ext->pODFunc != NULL){
 800622c:	69bb      	ldr	r3, [r7, #24]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00b      	beq.n	800624c <CO_SDO_writeOD+0x94>
            uint32_t abortCode = ext->pODFunc(&SDO->ODF_arg);
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	323c      	adds	r2, #60	; 0x3c
 800623c:	4610      	mov	r0, r2
 800623e:	4798      	blx	r3
 8006240:	6178      	str	r0, [r7, #20]
            if(abortCode != 0U){
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d001      	beq.n	800624c <CO_SDO_writeOD+0x94>
                return abortCode;
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	e03b      	b.n	80062c4 <CO_SDO_writeOD+0x10c>
            }
        }
    }
    SDO->ODF_arg.offset += SDO->ODF_arg.dataLength;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8006256:	441a      	add	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	65da      	str	r2, [r3, #92]	; 0x5c
    SDO->ODF_arg.firstSegment = false;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Special exception: 1003,00 is writable from network, but not in OD  */
    if(SDO->ODF_arg.index == 0x1003 && SDO->ODF_arg.subIndex == 0) {
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800626a:	f241 0203 	movw	r2, #4099	; 0x1003
 800626e:	4293      	cmp	r3, r2
 8006270:	d106      	bne.n	8006280 <CO_SDO_writeOD+0xc8>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <CO_SDO_writeOD+0xc8>
        exception_1003 = true;
 800627c:	2301      	movs	r3, #1
 800627e:	77fb      	strb	r3, [r7, #31]
    }

    /* copy data from SDO buffer to OD if not domain */
    if(ODdata != NULL && exception_1003 == false){
 8006280:	6a3b      	ldr	r3, [r7, #32]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d01d      	beq.n	80062c2 <CO_SDO_writeOD+0x10a>
 8006286:	7ffb      	ldrb	r3, [r7, #31]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d11a      	bne.n	80062c2 <CO_SDO_writeOD+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800628c:	f3ef 8310 	mrs	r3, PRIMASK
 8006290:	60fb      	str	r3, [r7, #12]
  return(result);
 8006292:	68fb      	ldr	r3, [r7, #12]
        CO_LOCK_OD();
 8006294:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8006296:	b672      	cpsid	i
}
 8006298:	bf00      	nop
        while(length--){
 800629a:	e007      	b.n	80062ac <CO_SDO_writeOD+0xf4>
            *(ODdata++) = *(SDObuffer++);
 800629c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800629e:	1c53      	adds	r3, r2, #1
 80062a0:	627b      	str	r3, [r7, #36]	; 0x24
 80062a2:	6a3b      	ldr	r3, [r7, #32]
 80062a4:	1c59      	adds	r1, r3, #1
 80062a6:	6239      	str	r1, [r7, #32]
 80062a8:	7812      	ldrb	r2, [r2, #0]
 80062aa:	701a      	strb	r2, [r3, #0]
        while(length--){
 80062ac:	887b      	ldrh	r3, [r7, #2]
 80062ae:	1e5a      	subs	r2, r3, #1
 80062b0:	807a      	strh	r2, [r7, #2]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1f2      	bne.n	800629c <CO_SDO_writeOD+0xe4>
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	f383 8810 	msr	PRIMASK, r3
}
 80062c0:	bf00      	nop
        }
        CO_UNLOCK_OD();
    }

    return 0;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3728      	adds	r7, #40	; 0x28
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	06010002 	.word	0x06010002
 80062d0:	06070010 	.word	0x06070010

080062d4 <CO_SDO_abort>:


/******************************************************************************/
static void CO_SDO_abort(CO_SDO_t *SDO, uint32_t code){
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]
    SDO->CANtxBuff->data[0] = 0x80;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062e2:	2280      	movs	r2, #128	; 0x80
 80062e4:	715a      	strb	r2, [r3, #5]
    SDO->CANtxBuff->data[1] = SDO->ODF_arg.index & 0xFF;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062f0:	b2d2      	uxtb	r2, r2
 80062f2:	719a      	strb	r2, [r3, #6]
    SDO->CANtxBuff->data[2] = (SDO->ODF_arg.index>>8) & 0xFF;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062fa:	0a1b      	lsrs	r3, r3, #8
 80062fc:	b29a      	uxth	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006302:	b2d2      	uxtb	r2, r2
 8006304:	71da      	strb	r2, [r3, #7]
    SDO->CANtxBuff->data[3] = SDO->ODF_arg.subIndex;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8006310:	721a      	strb	r2, [r3, #8]
    CO_memcpySwap4(&SDO->CANtxBuff->data[4], &code);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006316:	3309      	adds	r3, #9
 8006318:	463a      	mov	r2, r7
 800631a:	4611      	mov	r1, r2
 800631c:	4618      	mov	r0, r3
 800631e:	f7ff faac 	bl	800587a <CO_memcpySwap4>
    SDO->state = CO_SDO_ST_IDLE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    SDO->CANrxNew = false;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800633a:	4619      	mov	r1, r3
 800633c:	4610      	mov	r0, r2
 800633e:	f001 fd87 	bl	8007e50 <CO_CANsend>
}
 8006342:	bf00      	nop
 8006344:	3708      	adds	r7, #8
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
	...

0800634c <CO_SDO_process>:
        CO_SDO_t               *SDO,
        bool_t                  NMTisPreOrOperational,
        uint16_t                timeDifference_ms,
        uint16_t                SDOtimeoutTime,
        uint16_t               *timerNext_ms)
{
 800634c:	b590      	push	{r4, r7, lr}
 800634e:	b093      	sub	sp, #76	; 0x4c
 8006350:	af00      	add	r7, sp, #0
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	4608      	mov	r0, r1
 8006356:	4611      	mov	r1, r2
 8006358:	461a      	mov	r2, r3
 800635a:	4603      	mov	r3, r0
 800635c:	72fb      	strb	r3, [r7, #11]
 800635e:	460b      	mov	r3, r1
 8006360:	813b      	strh	r3, [r7, #8]
 8006362:	4613      	mov	r3, r2
 8006364:	80fb      	strh	r3, [r7, #6]
    CO_SDO_state_t state = CO_SDO_ST_IDLE;
 8006366:	2300      	movs	r3, #0
 8006368:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    bool_t timeoutSubblockDownolad = false;
 800636c:	2300      	movs	r3, #0
 800636e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    bool_t sendResponse = false;
 8006372:	2300      	movs	r3, #0
 8006374:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

    /* return if idle */
    if((SDO->state == CO_SDO_ST_IDLE) && (!SDO->CANrxNew)){
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800637e:	2b00      	cmp	r3, #0
 8006380:	d107      	bne.n	8006392 <CO_SDO_process+0x46>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8006388:	2b00      	cmp	r3, #0
 800638a:	d102      	bne.n	8006392 <CO_SDO_process+0x46>
        return 0;
 800638c:	2300      	movs	r3, #0
 800638e:	f001 b83e 	b.w	800740e <CO_SDO_process+0x10c2>
    }

    /* SDO is allowed to work only in operational or pre-operational NMT state */
    if(!NMTisPreOrOperational){
 8006392:	7afb      	ldrb	r3, [r7, #11]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d10a      	bne.n	80063ae <CO_SDO_process+0x62>
        SDO->state = CO_SDO_ST_IDLE;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
        SDO->CANrxNew = false;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
        return 0;
 80063a8:	2300      	movs	r3, #0
 80063aa:	f001 b830 	b.w	800740e <CO_SDO_process+0x10c2>
    }

    /* Is something new to process? */
    if((!SDO->CANtxBuff->bufferFull) && ((SDO->CANrxNew) || (SDO->state == CO_SDO_ST_UPLOAD_BL_SUBBLOCK))){
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063b2:	7b5b      	ldrb	r3, [r3, #13]
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f040 80d6 	bne.w	8006568 <CO_SDO_process+0x21c>
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d105      	bne.n	80063d2 <CO_SDO_process+0x86>
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80063cc:	2b26      	cmp	r3, #38	; 0x26
 80063ce:	f040 80cb 	bne.w	8006568 <CO_SDO_process+0x21c>
        uint8_t CCS = SDO->CANrxData[0] >> 5;   /* Client command specifier */
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	781b      	ldrb	r3, [r3, #0]
 80063d6:	095b      	lsrs	r3, r3, #5
 80063d8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

        /* reset timeout */
        if(SDO->state != CO_SDO_ST_UPLOAD_BL_SUBBLOCK)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80063e2:	2b26      	cmp	r3, #38	; 0x26
 80063e4:	d003      	beq.n	80063ee <CO_SDO_process+0xa2>
            SDO->timeoutTimer = 0;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

        /* clear response buffer */
        SDO->CANtxBuff->data[0] = SDO->CANtxBuff->data[1] = SDO->CANtxBuff->data[2] = SDO->CANtxBuff->data[3] = 0;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80063f2:	2200      	movs	r2, #0
 80063f4:	721a      	strb	r2, [r3, #8]
 80063f6:	68fa      	ldr	r2, [r7, #12]
 80063f8:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80063fa:	7a1b      	ldrb	r3, [r3, #8]
 80063fc:	71d3      	strb	r3, [r2, #7]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006402:	79d2      	ldrb	r2, [r2, #7]
 8006404:	719a      	strb	r2, [r3, #6]
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800640a:	799b      	ldrb	r3, [r3, #6]
 800640c:	7153      	strb	r3, [r2, #5]
        SDO->CANtxBuff->data[4] = SDO->CANtxBuff->data[5] = SDO->CANtxBuff->data[6] = SDO->CANtxBuff->data[7] = 0;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006412:	2200      	movs	r2, #0
 8006414:	731a      	strb	r2, [r3, #12]
 8006416:	68fa      	ldr	r2, [r7, #12]
 8006418:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800641a:	7b1b      	ldrb	r3, [r3, #12]
 800641c:	72d3      	strb	r3, [r2, #11]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006422:	7ad2      	ldrb	r2, [r2, #11]
 8006424:	729a      	strb	r2, [r3, #10]
 8006426:	68fa      	ldr	r2, [r7, #12]
 8006428:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800642a:	7a9b      	ldrb	r3, [r3, #10]
 800642c:	7253      	strb	r3, [r2, #9]

        /* Is abort from client? */
        if((SDO->CANrxNew) && (SDO->CANrxData[0] == CCS_ABORT)){
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8006434:	2b00      	cmp	r3, #0
 8006436:	d00f      	beq.n	8006458 <CO_SDO_process+0x10c>
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	2b80      	cmp	r3, #128	; 0x80
 800643e:	d10b      	bne.n	8006458 <CO_SDO_process+0x10c>
            SDO->state = CO_SDO_ST_IDLE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            SDO->CANrxNew = false;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            return -1;
 8006450:	f04f 33ff 	mov.w	r3, #4294967295
 8006454:	f000 bfdb 	b.w	800740e <CO_SDO_process+0x10c2>
        }

        /* continue with previous SDO communication or start new */
        if(SDO->state != CO_SDO_ST_IDLE){
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800645e:	2b00      	cmp	r3, #0
 8006460:	d005      	beq.n	800646e <CO_SDO_process+0x122>
            state = SDO->state;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006468:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800646c:	e07c      	b.n	8006568 <CO_SDO_process+0x21c>
        else{
            uint32_t abortCode;
            uint16_t index;

            /* Is client command specifier valid */
            if((CCS != CCS_DOWNLOAD_INITIATE) && (CCS != CCS_UPLOAD_INITIATE) &&
 800646e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006472:	2b01      	cmp	r3, #1
 8006474:	d013      	beq.n	800649e <CO_SDO_process+0x152>
 8006476:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800647a:	2b02      	cmp	r3, #2
 800647c:	d00f      	beq.n	800649e <CO_SDO_process+0x152>
 800647e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006482:	2b06      	cmp	r3, #6
 8006484:	d00b      	beq.n	800649e <CO_SDO_process+0x152>
                (CCS != CCS_DOWNLOAD_BLOCK) && (CCS != CCS_UPLOAD_BLOCK)){
 8006486:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800648a:	2b05      	cmp	r3, #5
 800648c:	d007      	beq.n	800649e <CO_SDO_process+0x152>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 800648e:	49b3      	ldr	r1, [pc, #716]	; (800675c <CO_SDO_process+0x410>)
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f7ff ff1f 	bl	80062d4 <CO_SDO_abort>
                return -1;
 8006496:	f04f 33ff 	mov.w	r3, #4294967295
 800649a:	f000 bfb8 	b.w	800740e <CO_SDO_process+0x10c2>
            }

            /* init ODF_arg */
            index = SDO->CANrxData[2];
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	789b      	ldrb	r3, [r3, #2]
 80064a2:	877b      	strh	r3, [r7, #58]	; 0x3a
            index = index << 8 | SDO->CANrxData[1];
 80064a4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80064a6:	021b      	lsls	r3, r3, #8
 80064a8:	b21a      	sxth	r2, r3
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	785b      	ldrb	r3, [r3, #1]
 80064ae:	b21b      	sxth	r3, r3
 80064b0:	4313      	orrs	r3, r2
 80064b2:	b21b      	sxth	r3, r3
 80064b4:	877b      	strh	r3, [r7, #58]	; 0x3a
            abortCode = CO_SDO_initTransfer(SDO, index, SDO->CANrxData[3]);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	78da      	ldrb	r2, [r3, #3]
 80064ba:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80064bc:	4619      	mov	r1, r3
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f7ff fd48 	bl	8005f54 <CO_SDO_initTransfer>
 80064c4:	6378      	str	r0, [r7, #52]	; 0x34
            if(abortCode != 0U){
 80064c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d007      	beq.n	80064dc <CO_SDO_process+0x190>
                CO_SDO_abort(SDO, abortCode);
 80064cc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f7ff ff00 	bl	80062d4 <CO_SDO_abort>
                return -1;
 80064d4:	f04f 33ff 	mov.w	r3, #4294967295
 80064d8:	f000 bf99 	b.w	800740e <CO_SDO_process+0x10c2>
            }

            /* download */
            if((CCS == CCS_DOWNLOAD_INITIATE) || (CCS == CCS_DOWNLOAD_BLOCK)){
 80064dc:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d003      	beq.n	80064ec <CO_SDO_process+0x1a0>
 80064e4:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80064e8:	2b06      	cmp	r3, #6
 80064ea:	d11a      	bne.n	8006522 <CO_SDO_process+0x1d6>
                if((SDO->ODF_arg.attribute & CO_ODA_WRITEABLE) == 0U){
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80064f2:	f003 0308 	and.w	r3, r3, #8
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d107      	bne.n	800650a <CO_SDO_process+0x1be>
                    CO_SDO_abort(SDO, CO_SDO_AB_READONLY); /* attempt to write a read-only object */
 80064fa:	4999      	ldr	r1, [pc, #612]	; (8006760 <CO_SDO_process+0x414>)
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	f7ff fee9 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 8006502:	f04f 33ff 	mov.w	r3, #4294967295
 8006506:	f000 bf82 	b.w	800740e <CO_SDO_process+0x10c2>
                }

                /* set state machine to normal or block download */
                if(CCS == CCS_DOWNLOAD_INITIATE){
 800650a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800650e:	2b01      	cmp	r3, #1
 8006510:	d103      	bne.n	800651a <CO_SDO_process+0x1ce>
                    state = CO_SDO_ST_DOWNLOAD_INITIATE;
 8006512:	2311      	movs	r3, #17
 8006514:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                if(CCS == CCS_DOWNLOAD_INITIATE){
 8006518:	e026      	b.n	8006568 <CO_SDO_process+0x21c>
                }
                else{
                    state = CO_SDO_ST_DOWNLOAD_BL_INITIATE;
 800651a:	2314      	movs	r3, #20
 800651c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                if(CCS == CCS_DOWNLOAD_INITIATE){
 8006520:	e022      	b.n	8006568 <CO_SDO_process+0x21c>
                }
            }

            /* upload */
            else{
                abortCode = CO_SDO_readOD(SDO, CO_SDO_BUFFER_SIZE);
 8006522:	2120      	movs	r1, #32
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f7ff fdc3 	bl	80060b0 <CO_SDO_readOD>
 800652a:	6378      	str	r0, [r7, #52]	; 0x34
                if(abortCode != 0U){
 800652c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800652e:	2b00      	cmp	r3, #0
 8006530:	d007      	beq.n	8006542 <CO_SDO_process+0x1f6>
                    CO_SDO_abort(SDO, abortCode);
 8006532:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f7ff fecd 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 800653a:	f04f 33ff 	mov.w	r3, #4294967295
 800653e:	f000 bf66 	b.w	800740e <CO_SDO_process+0x10c2>
                }

                /* if data size is large enough set state machine to block upload, otherwise set to normal transfer */
                if((CCS == CCS_UPLOAD_BLOCK) && (SDO->ODF_arg.dataLength > SDO->CANrxData[5])){
 8006542:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006546:	2b05      	cmp	r3, #5
 8006548:	d10b      	bne.n	8006562 <CO_SDO_process+0x216>
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	795b      	ldrb	r3, [r3, #5]
 8006554:	b29b      	uxth	r3, r3
 8006556:	429a      	cmp	r2, r3
 8006558:	d903      	bls.n	8006562 <CO_SDO_process+0x216>
                    state = CO_SDO_ST_UPLOAD_BL_INITIATE;
 800655a:	2324      	movs	r3, #36	; 0x24
 800655c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8006560:	e002      	b.n	8006568 <CO_SDO_process+0x21c>
                }
                else{
                    state = CO_SDO_ST_UPLOAD_INITIATE;
 8006562:	2321      	movs	r3, #33	; 0x21
 8006564:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            }
        }
    }

    /* verify SDO timeout */
    if(SDO->timeoutTimer < SDOtimeoutTime){
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800656e:	88fa      	ldrh	r2, [r7, #6]
 8006570:	429a      	cmp	r2, r3
 8006572:	d908      	bls.n	8006586 <CO_SDO_process+0x23a>
        SDO->timeoutTimer += timeDifference_ms;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800657a:	893b      	ldrh	r3, [r7, #8]
 800657c:	4413      	add	r3, r2
 800657e:	b29a      	uxth	r2, r3
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    }
    if(SDO->timeoutTimer >= SDOtimeoutTime){
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800658c:	88fa      	ldrh	r2, [r7, #6]
 800658e:	429a      	cmp	r2, r3
 8006590:	d81e      	bhi.n	80065d0 <CO_SDO_process+0x284>
        if((SDO->state == CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK) && (SDO->sequence != 0) && (!SDO->CANtxBuff->bufferFull)){
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006598:	2b15      	cmp	r3, #21
 800659a:	d111      	bne.n	80065c0 <CO_SDO_process+0x274>
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d00c      	beq.n	80065c0 <CO_SDO_process+0x274>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065aa:	7b5b      	ldrb	r3, [r3, #13]
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d106      	bne.n	80065c0 <CO_SDO_process+0x274>
            timeoutSubblockDownolad = true;
 80065b2:	2301      	movs	r3, #1
 80065b4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 80065b8:	2316      	movs	r3, #22
 80065ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80065be:	e007      	b.n	80065d0 <CO_SDO_process+0x284>
        }
        else{
            CO_SDO_abort(SDO, CO_SDO_AB_TIMEOUT); /* SDO protocol timed out */
 80065c0:	4968      	ldr	r1, [pc, #416]	; (8006764 <CO_SDO_process+0x418>)
 80065c2:	68f8      	ldr	r0, [r7, #12]
 80065c4:	f7ff fe86 	bl	80062d4 <CO_SDO_abort>
            return -1;
 80065c8:	f04f 33ff 	mov.w	r3, #4294967295
 80065cc:	f000 bf1f 	b.w	800740e <CO_SDO_process+0x10c2>
        }
    }

    /* return immediately if still idle */
    if(state == CO_SDO_ST_IDLE){
 80065d0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d102      	bne.n	80065de <CO_SDO_process+0x292>
        return 0;
 80065d8:	2300      	movs	r3, #0
 80065da:	f000 bf18 	b.w	800740e <CO_SDO_process+0x10c2>
    }

    /* state machine (buffer is freed (SDO->CANrxNew = 0;) at the end) */
    switch(state){
 80065de:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80065e2:	3b11      	subs	r3, #17
 80065e4:	2b16      	cmp	r3, #22
 80065e6:	f200 86f2 	bhi.w	80073ce <CO_SDO_process+0x1082>
 80065ea:	a201      	add	r2, pc, #4	; (adr r2, 80065f0 <CO_SDO_process+0x2a4>)
 80065ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f0:	0800664d 	.word	0x0800664d
 80065f4:	0800678d 	.word	0x0800678d
 80065f8:	080073cf 	.word	0x080073cf
 80065fc:	0800690b 	.word	0x0800690b
 8006600:	080073dd 	.word	0x080073dd
 8006604:	080069e5 	.word	0x080069e5
 8006608:	08006b2b 	.word	0x08006b2b
 800660c:	080073cf 	.word	0x080073cf
 8006610:	080073cf 	.word	0x080073cf
 8006614:	080073cf 	.word	0x080073cf
 8006618:	080073cf 	.word	0x080073cf
 800661c:	080073cf 	.word	0x080073cf
 8006620:	080073cf 	.word	0x080073cf
 8006624:	080073cf 	.word	0x080073cf
 8006628:	080073cf 	.word	0x080073cf
 800662c:	080073cf 	.word	0x080073cf
 8006630:	08006c03 	.word	0x08006c03
 8006634:	08006ce5 	.word	0x08006ce5
 8006638:	080073cf 	.word	0x080073cf
 800663c:	08006f05 	.word	0x08006f05
 8006640:	08007011 	.word	0x08007011
 8006644:	08007051 	.word	0x08007051
 8006648:	080073ab 	.word	0x080073ab
        uint16_t len, i;
        bool_t lastSegmentInSubblock;

        case CO_SDO_ST_DOWNLOAD_INITIATE:{
            /* default response */
            SDO->CANtxBuff->data[0] = 0x60;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006650:	2260      	movs	r2, #96	; 0x60
 8006652:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	7852      	ldrb	r2, [r2, #1]
 800665c:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	7892      	ldrb	r2, [r2, #2]
 8006666:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	78d2      	ldrb	r2, [r2, #3]
 8006670:	721a      	strb	r2, [r3, #8]

            /* Expedited transfer */
            if((SDO->CANrxData[0] & 0x02U) != 0U){
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	f003 0302 	and.w	r3, r3, #2
 800667a:	2b00      	cmp	r3, #0
 800667c:	d049      	beq.n	8006712 <CO_SDO_process+0x3c6>
                /* is size indicated? Get message length */
                if((SDO->CANrxData[0] & 0x01U) != 0U){
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00c      	beq.n	80066a4 <CO_SDO_process+0x358>
                    len = 4U - ((SDO->CANrxData[0] >> 2U) & 0x03U);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	089b      	lsrs	r3, r3, #2
 8006690:	b2db      	uxtb	r3, r3
 8006692:	b29b      	uxth	r3, r3
 8006694:	f003 0303 	and.w	r3, r3, #3
 8006698:	b29b      	uxth	r3, r3
 800669a:	f1c3 0304 	rsb	r3, r3, #4
 800669e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80066a2:	e004      	b.n	80066ae <CO_SDO_process+0x362>
                }
                else{
                    len = SDO->ODF_arg.dataLength;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80066aa:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
                }

                /* copy data to SDO buffer */
                SDO->ODF_arg.data[0] = SDO->CANrxData[4];
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b2:	68fa      	ldr	r2, [r7, #12]
 80066b4:	7912      	ldrb	r2, [r2, #4]
 80066b6:	701a      	strb	r2, [r3, #0]
                SDO->ODF_arg.data[1] = SDO->CANrxData[5];
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066bc:	3301      	adds	r3, #1
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	7952      	ldrb	r2, [r2, #5]
 80066c2:	701a      	strb	r2, [r3, #0]
                SDO->ODF_arg.data[2] = SDO->CANrxData[6];
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c8:	3302      	adds	r3, #2
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	7992      	ldrb	r2, [r2, #6]
 80066ce:	701a      	strb	r2, [r3, #0]
                SDO->ODF_arg.data[3] = SDO->CANrxData[7];
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d4:	3303      	adds	r3, #3
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	79d2      	ldrb	r2, [r2, #7]
 80066da:	701a      	strb	r2, [r3, #0]

                /* write data to the Object dictionary */
                abortCode = CO_SDO_writeOD(SDO, len);
 80066dc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80066e0:	4619      	mov	r1, r3
 80066e2:	68f8      	ldr	r0, [r7, #12]
 80066e4:	f7ff fd68 	bl	80061b8 <CO_SDO_writeOD>
 80066e8:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 80066ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d007      	beq.n	8006700 <CO_SDO_process+0x3b4>
                    CO_SDO_abort(SDO, abortCode);
 80066f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f7ff fdee 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 80066f8:	f04f 33ff 	mov.w	r3, #4294967295
 80066fc:	f000 be87 	b.w	800740e <CO_SDO_process+0x10c2>
                }

                /* finish the communication */
                SDO->state = CO_SDO_ST_IDLE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                sendResponse = true;
 8006708:	2301      	movs	r3, #1
 800670a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                SDO->bufferOffset = 0;
                SDO->sequence = 0;
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENTED;
                sendResponse = true;
            }
            break;
 800670e:	f000 be66 	b.w	80073de <CO_SDO_process+0x1092>
                if((SDO->CANrxData[0]&0x01) != 0){
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	f003 0301 	and.w	r3, r3, #1
 800671a:	2b00      	cmp	r3, #0
 800671c:	d026      	beq.n	800676c <CO_SDO_process+0x420>
                    CO_memcpySwap4(&lenRx, &SDO->CANrxData[4]);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	1d1a      	adds	r2, r3, #4
 8006722:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006726:	4611      	mov	r1, r2
 8006728:	4618      	mov	r0, r3
 800672a:	f7ff f8a6 	bl	800587a <CO_memcpySwap4>
                    SDO->ODF_arg.dataLengthTotal = lenRx;
 800672e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	659a      	str	r2, [r3, #88]	; 0x58
                    if((lenRx != SDO->ODF_arg.dataLength) && (SDO->ODF_arg.ODdataStorage != 0)){
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800673a:	461a      	mov	r2, r3
 800673c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673e:	429a      	cmp	r2, r3
 8006740:	d014      	beq.n	800676c <CO_SDO_process+0x420>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006746:	2b00      	cmp	r3, #0
 8006748:	d010      	beq.n	800676c <CO_SDO_process+0x420>
                        CO_SDO_abort(SDO, CO_SDO_AB_TYPE_MISMATCH);  /* Length of service parameter does not match */
 800674a:	4907      	ldr	r1, [pc, #28]	; (8006768 <CO_SDO_process+0x41c>)
 800674c:	68f8      	ldr	r0, [r7, #12]
 800674e:	f7ff fdc1 	bl	80062d4 <CO_SDO_abort>
                        return -1;
 8006752:	f04f 33ff 	mov.w	r3, #4294967295
 8006756:	f000 be5a 	b.w	800740e <CO_SDO_process+0x10c2>
 800675a:	bf00      	nop
 800675c:	05040001 	.word	0x05040001
 8006760:	06010002 	.word	0x06010002
 8006764:	05040000 	.word	0x05040000
 8006768:	06070010 	.word	0x06070010
                SDO->bufferOffset = 0;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	871a      	strh	r2, [r3, #56]	; 0x38
                SDO->sequence = 0;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENTED;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2212      	movs	r2, #18
 800677e:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                sendResponse = true;
 8006782:	2301      	movs	r3, #1
 8006784:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006788:	f000 be29 	b.w	80073de <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_SEGMENTED:{
            /* verify client command specifier */
            if((SDO->CANrxData[0]&0xE0) != 0x00U){
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d007      	beq.n	80067a8 <CO_SDO_process+0x45c>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006798:	4998      	ldr	r1, [pc, #608]	; (80069fc <CO_SDO_process+0x6b0>)
 800679a:	68f8      	ldr	r0, [r7, #12]
 800679c:	f7ff fd9a 	bl	80062d4 <CO_SDO_abort>
                return -1;
 80067a0:	f04f 33ff 	mov.w	r3, #4294967295
 80067a4:	f000 be33 	b.w	800740e <CO_SDO_process+0x10c2>
            }

            /* verify toggle bit */
            i = (SDO->CANrxData[0]&0x10U) ? 1U : 0U;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	091b      	lsrs	r3, r3, #4
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            if(i != SDO->sequence){
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80067be:	b29b      	uxth	r3, r3
 80067c0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d007      	beq.n	80067d8 <CO_SDO_process+0x48c>
                CO_SDO_abort(SDO, CO_SDO_AB_TOGGLE_BIT);/* toggle bit not alternated */
 80067c8:	498d      	ldr	r1, [pc, #564]	; (8006a00 <CO_SDO_process+0x6b4>)
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	f7ff fd82 	bl	80062d4 <CO_SDO_abort>
                return -1;
 80067d0:	f04f 33ff 	mov.w	r3, #4294967295
 80067d4:	f000 be1b 	b.w	800740e <CO_SDO_process+0x10c2>
            }

            /* get size of data in message */
            len = 7U - ((SDO->CANrxData[0] >> 1U) & 0x07U);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	085b      	lsrs	r3, r3, #1
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	43db      	mvns	r3, r3
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	f003 0307 	and.w	r3, r3, #7
 80067ea:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

            /* verify length. Domain data type enables length larger than SDO buffer size */
            if((SDO->bufferOffset + len) > SDO->ODF_arg.dataLength){
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80067f2:	461a      	mov	r2, r3
 80067f4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80067f8:	4413      	add	r3, r2
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8006800:	4293      	cmp	r3, r2
 8006802:	dd28      	ble.n	8006856 <CO_SDO_process+0x50a>
                if(SDO->ODF_arg.ODdataStorage != 0){
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006808:	2b00      	cmp	r3, #0
 800680a:	d007      	beq.n	800681c <CO_SDO_process+0x4d0>
                    CO_SDO_abort(SDO, CO_SDO_AB_DATA_LONG);  /* Length of service parameter too high */
 800680c:	497d      	ldr	r1, [pc, #500]	; (8006a04 <CO_SDO_process+0x6b8>)
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	f7ff fd60 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 8006814:	f04f 33ff 	mov.w	r3, #4294967295
 8006818:	f000 bdf9 	b.w	800740e <CO_SDO_process+0x10c2>
                }
                else{
                    /* empty buffer in domain data type */
                    SDO->ODF_arg.lastSegment = false;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                    abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006828:	4619      	mov	r1, r3
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f7ff fcc4 	bl	80061b8 <CO_SDO_writeOD>
 8006830:	62f8      	str	r0, [r7, #44]	; 0x2c
                    if(abortCode != 0U){
 8006832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006834:	2b00      	cmp	r3, #0
 8006836:	d007      	beq.n	8006848 <CO_SDO_process+0x4fc>
                        CO_SDO_abort(SDO, abortCode);
 8006838:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800683a:	68f8      	ldr	r0, [r7, #12]
 800683c:	f7ff fd4a 	bl	80062d4 <CO_SDO_abort>
                        return -1;
 8006840:	f04f 33ff 	mov.w	r3, #4294967295
 8006844:	f000 bde3 	b.w	800740e <CO_SDO_process+0x10c2>
                    }

                    SDO->ODF_arg.dataLength = CO_SDO_BUFFER_SIZE;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2220      	movs	r2, #32
 800684c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                    SDO->bufferOffset = 0;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2200      	movs	r2, #0
 8006854:	871a      	strh	r2, [r3, #56]	; 0x38
                }
            }

            /* copy data to buffer */
            for(i=0U; i<len; i++)
 8006856:	2300      	movs	r3, #0
 8006858:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800685c:	e013      	b.n	8006886 <CO_SDO_process+0x53a>
                SDO->ODF_arg.data[SDO->bufferOffset++] = SDO->CANrxData[i+1];
 800685e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006862:	1c5a      	adds	r2, r3, #1
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800686c:	1c58      	adds	r0, r3, #1
 800686e:	b284      	uxth	r4, r0
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	8704      	strh	r4, [r0, #56]	; 0x38
 8006874:	440b      	add	r3, r1
 8006876:	68f9      	ldr	r1, [r7, #12]
 8006878:	5c8a      	ldrb	r2, [r1, r2]
 800687a:	701a      	strb	r2, [r3, #0]
            for(i=0U; i<len; i++)
 800687c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006880:	3301      	adds	r3, #1
 8006882:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006886:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800688a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800688e:	429a      	cmp	r2, r3
 8006890:	d3e5      	bcc.n	800685e <CO_SDO_process+0x512>

            /* If no more segments to be downloaded, write data to the Object dictionary */
            if((SDO->CANrxData[0] & 0x01U) != 0U){
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	781b      	ldrb	r3, [r3, #0]
 8006896:	f003 0301 	and.w	r3, r3, #1
 800689a:	2b00      	cmp	r3, #0
 800689c:	d019      	beq.n	80068d2 <CO_SDO_process+0x586>
                SDO->ODF_arg.lastSegment = true;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80068aa:	4619      	mov	r1, r3
 80068ac:	68f8      	ldr	r0, [r7, #12]
 80068ae:	f7ff fc83 	bl	80061b8 <CO_SDO_writeOD>
 80068b2:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 80068b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d007      	beq.n	80068ca <CO_SDO_process+0x57e>
                    CO_SDO_abort(SDO, abortCode);
 80068ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80068bc:	68f8      	ldr	r0, [r7, #12]
 80068be:	f7ff fd09 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 80068c2:	f04f 33ff 	mov.w	r3, #4294967295
 80068c6:	f000 bda2 	b.w	800740e <CO_SDO_process+0x10c2>
                }

                /* finish */
                SDO->state = CO_SDO_ST_IDLE;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2200      	movs	r2, #0
 80068ce:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            }

            /* download segment response and alternate toggle bit */
            SDO->CANtxBuff->data[0] = 0x20 | (SDO->sequence ? 0x10 : 0x00);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d001      	beq.n	80068e0 <CO_SDO_process+0x594>
 80068dc:	2230      	movs	r2, #48	; 0x30
 80068de:	e000      	b.n	80068e2 <CO_SDO_process+0x596>
 80068e0:	2220      	movs	r2, #32
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80068e6:	715a      	strb	r2, [r3, #5]
            SDO->sequence = (SDO->sequence) ? 0 : 1;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	bf0c      	ite	eq
 80068f2:	2301      	moveq	r3, #1
 80068f4:	2300      	movne	r3, #0
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	461a      	mov	r2, r3
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
            sendResponse = true;
 8006900:	2301      	movs	r3, #1
 8006902:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006906:	f000 bd6a 	b.w	80073de <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_BL_INITIATE:{
            /* verify client command specifier and subcommand */
            if((SDO->CANrxData[0]&0xE1U) != 0xC0U){
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	781b      	ldrb	r3, [r3, #0]
 800690e:	f003 03e1 	and.w	r3, r3, #225	; 0xe1
 8006912:	2bc0      	cmp	r3, #192	; 0xc0
 8006914:	d007      	beq.n	8006926 <CO_SDO_process+0x5da>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006916:	4939      	ldr	r1, [pc, #228]	; (80069fc <CO_SDO_process+0x6b0>)
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f7ff fcdb 	bl	80062d4 <CO_SDO_abort>
                return -1;
 800691e:	f04f 33ff 	mov.w	r3, #4294967295
 8006922:	f000 bd74 	b.w	800740e <CO_SDO_process+0x10c2>
            }

            /* prepare response */
            SDO->CANtxBuff->data[0] = 0xA4;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800692a:	22a4      	movs	r2, #164	; 0xa4
 800692c:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	7852      	ldrb	r2, [r2, #1]
 8006936:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	7892      	ldrb	r2, [r2, #2]
 8006940:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	78d2      	ldrb	r2, [r2, #3]
 800694a:	721a      	strb	r2, [r3, #8]

            /* blksize */
            SDO->blksize = (CO_SDO_BUFFER_SIZE > (7*127)) ? 127 : (CO_SDO_BUFFER_SIZE / 7);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2204      	movs	r2, #4
 8006950:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
            SDO->CANtxBuff->data[4] = SDO->blksize;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 800695e:	725a      	strb	r2, [r3, #9]

            /* is CRC enabled */
            SDO->crcEnabled = (SDO->CANrxData[0] & 0x04) ? true : false;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	109b      	asrs	r3, r3, #2
 8006966:	b2db      	uxtb	r3, r3
 8006968:	f003 0301 	and.w	r3, r3, #1
 800696c:	b2da      	uxtb	r2, r3
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
            SDO->crc = 0;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2200      	movs	r2, #0
 8006978:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

            /* verify length if size is indicated */
            if((SDO->CANrxData[0]&0x02) != 0U){
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	f003 0302 	and.w	r3, r3, #2
 8006984:	2b00      	cmp	r3, #0
 8006986:	d01d      	beq.n	80069c4 <CO_SDO_process+0x678>
                uint32_t lenRx;
                CO_memcpySwap4(&lenRx, &SDO->CANrxData[4]);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	1d1a      	adds	r2, r3, #4
 800698c:	f107 0320 	add.w	r3, r7, #32
 8006990:	4611      	mov	r1, r2
 8006992:	4618      	mov	r0, r3
 8006994:	f7fe ff71 	bl	800587a <CO_memcpySwap4>
                SDO->ODF_arg.dataLengthTotal = lenRx;
 8006998:	6a3a      	ldr	r2, [r7, #32]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	659a      	str	r2, [r3, #88]	; 0x58

                /* verify length except for domain data type */
                if((lenRx != SDO->ODF_arg.dataLength) && (SDO->ODF_arg.ODdataStorage != 0)){
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80069a4:	461a      	mov	r2, r3
 80069a6:	6a3b      	ldr	r3, [r7, #32]
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d00b      	beq.n	80069c4 <CO_SDO_process+0x678>
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d007      	beq.n	80069c4 <CO_SDO_process+0x678>
                    CO_SDO_abort(SDO, CO_SDO_AB_TYPE_MISMATCH);  /* Length of service parameter does not match */
 80069b4:	4914      	ldr	r1, [pc, #80]	; (8006a08 <CO_SDO_process+0x6bc>)
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f7ff fc8c 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 80069bc:	f04f 33ff 	mov.w	r3, #4294967295
 80069c0:	f000 bd25 	b.w	800740e <CO_SDO_process+0x10c2>
                }
            }

            SDO->bufferOffset = 0;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	871a      	strh	r2, [r3, #56]	; 0x38
            SDO->sequence = 0;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
            SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2215      	movs	r2, #21
 80069d6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

            /* send response */
            sendResponse = true;
 80069da:	2301      	movs	r3, #1
 80069dc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 80069e0:	f000 bcfd 	b.w	80073de <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_BL_SUB_RESP:{
            /* no new message received, SDO timeout occured, try to response */
            lastSegmentInSubblock = (!timeoutSubblockDownolad &&
                        ((SDO->CANrxData[0] & 0x80U) == 0x80U)) ? true : false;
 80069e4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10f      	bne.n	8006a0c <CO_SDO_process+0x6c0>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	b25b      	sxtb	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	da0a      	bge.n	8006a0c <CO_SDO_process+0x6c0>
 80069f6:	2301      	movs	r3, #1
 80069f8:	e009      	b.n	8006a0e <CO_SDO_process+0x6c2>
 80069fa:	bf00      	nop
 80069fc:	05040001 	.word	0x05040001
 8006a00:	05030000 	.word	0x05030000
 8006a04:	06070012 	.word	0x06070012
 8006a08:	06070010 	.word	0x06070010
 8006a0c:	2300      	movs	r3, #0
            lastSegmentInSubblock = (!timeoutSubblockDownolad &&
 8006a0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

            /* prepare response */
            SDO->CANtxBuff->data[0] = 0xA2;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a16:	22a2      	movs	r2, #162	; 0xa2
 8006a18:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = SDO->sequence;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	f892 2062 	ldrb.w	r2, [r2, #98]	; 0x62
 8006a24:	719a      	strb	r2, [r3, #6]
            SDO->sequence = 0;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

            /* empty buffer in domain data type if not last segment */
            if((SDO->ODF_arg.ODdataStorage == 0) && (SDO->bufferOffset != 0) && !lastSegmentInSubblock){
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d139      	bne.n	8006aaa <CO_SDO_process+0x75e>
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d035      	beq.n	8006aaa <CO_SDO_process+0x75e>
 8006a3e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d131      	bne.n	8006aaa <CO_SDO_process+0x75e>
                /* calculate CRC on next bytes, if enabled */
                if(SDO->crcEnabled){
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d00f      	beq.n	8006a70 <CO_SDO_process+0x724>
                    SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->bufferOffset, SDO->crc);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006a58:	4619      	mov	r1, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006a60:	461a      	mov	r2, r3
 8006a62:	f001 fbcb 	bl	80081fc <crc16_ccitt>
 8006a66:	4603      	mov	r3, r0
 8006a68:	461a      	mov	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
                }

                /* write data to the Object dictionary */
                SDO->ODF_arg.lastSegment = false;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	68f8      	ldr	r0, [r7, #12]
 8006a80:	f7ff fb9a 	bl	80061b8 <CO_SDO_writeOD>
 8006a84:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 8006a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d007      	beq.n	8006a9c <CO_SDO_process+0x750>
                    CO_SDO_abort(SDO, abortCode);
 8006a8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a8e:	68f8      	ldr	r0, [r7, #12]
 8006a90:	f7ff fc20 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 8006a94:	f04f 33ff 	mov.w	r3, #4294967295
 8006a98:	f000 bcb9 	b.w	800740e <CO_SDO_process+0x10c2>
                }

                SDO->ODF_arg.dataLength = CO_SDO_BUFFER_SIZE;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                SDO->bufferOffset = 0;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	871a      	strh	r2, [r3, #56]	; 0x38
            }

            /* blksize */
            len = CO_SDO_BUFFER_SIZE - SDO->bufferOffset;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006aae:	f1c3 0320 	rsb	r3, r3, #32
 8006ab2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            SDO->blksize = (len > (7*127)) ? 127 : (len / 7);
 8006ab6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006aba:	f240 3279 	movw	r2, #889	; 0x379
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d80b      	bhi.n	8006ada <CO_SDO_process+0x78e>
 8006ac2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8006ac6:	4ba9      	ldr	r3, [pc, #676]	; (8006d6c <CO_SDO_process+0xa20>)
 8006ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8006acc:	1ad2      	subs	r2, r2, r3
 8006ace:	0852      	lsrs	r2, r2, #1
 8006ad0:	4413      	add	r3, r2
 8006ad2:	089b      	lsrs	r3, r3, #2
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	b2da      	uxtb	r2, r3
 8006ad8:	e000      	b.n	8006adc <CO_SDO_process+0x790>
 8006ada:	227f      	movs	r2, #127	; 0x7f
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
            SDO->CANtxBuff->data[2] = SDO->blksize;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ae6:	68fa      	ldr	r2, [r7, #12]
 8006ae8:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 8006aec:	71da      	strb	r2, [r3, #7]

            /* set next state */
            if(lastSegmentInSubblock) {
 8006aee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d004      	beq.n	8006b00 <CO_SDO_process+0x7b4>
                SDO->state = CO_SDO_ST_DOWNLOAD_BL_END;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2217      	movs	r2, #23
 8006afa:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8006afe:	e00f      	b.n	8006b20 <CO_SDO_process+0x7d4>
            }
            else if(SDO->bufferOffset >= CO_SDO_BUFFER_SIZE) {
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006b04:	2b1f      	cmp	r3, #31
 8006b06:	d907      	bls.n	8006b18 <CO_SDO_process+0x7cc>
                CO_SDO_abort(SDO, CO_SDO_AB_DEVICE_INCOMPAT);
 8006b08:	4999      	ldr	r1, [pc, #612]	; (8006d70 <CO_SDO_process+0xa24>)
 8006b0a:	68f8      	ldr	r0, [r7, #12]
 8006b0c:	f7ff fbe2 	bl	80062d4 <CO_SDO_abort>
                return -1;
 8006b10:	f04f 33ff 	mov.w	r3, #4294967295
 8006b14:	f000 bc7b 	b.w	800740e <CO_SDO_process+0x10c2>
            }
            else {
                SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2215      	movs	r2, #21
 8006b1c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            }

            /* send response */
            sendResponse = true;
 8006b20:	2301      	movs	r3, #1
 8006b22:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

            break;
 8006b26:	f000 bc5a 	b.w	80073de <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_BL_END:{
            /* verify client command specifier and subcommand */
            if((SDO->CANrxData[0]&0xE1U) != 0xC1U){
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	f003 03e1 	and.w	r3, r3, #225	; 0xe1
 8006b32:	2bc1      	cmp	r3, #193	; 0xc1
 8006b34:	d007      	beq.n	8006b46 <CO_SDO_process+0x7fa>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006b36:	498f      	ldr	r1, [pc, #572]	; (8006d74 <CO_SDO_process+0xa28>)
 8006b38:	68f8      	ldr	r0, [r7, #12]
 8006b3a:	f7ff fbcb 	bl	80062d4 <CO_SDO_abort>
                return -1;
 8006b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b42:	f000 bc64 	b.w	800740e <CO_SDO_process+0x10c2>
            }

            /* number of bytes in the last segment of the last block that do not contain data. */
            len = (SDO->CANrxData[0]>>2U) & 0x07U;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	089b      	lsrs	r3, r3, #2
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	f003 0307 	and.w	r3, r3, #7
 8006b54:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            SDO->bufferOffset -= len;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8006b5c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006b60:	1ad3      	subs	r3, r2, r3
 8006b62:	b29a      	uxth	r2, r3
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	871a      	strh	r2, [r3, #56]	; 0x38

            /* calculate and verify CRC, if enabled */
            if(SDO->crcEnabled){
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d025      	beq.n	8006bbe <CO_SDO_process+0x872>
                uint16_t crc;
                SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->bufferOffset, SDO->crc);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006b7a:	4619      	mov	r1, r3
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006b82:	461a      	mov	r2, r3
 8006b84:	f001 fb3a 	bl	80081fc <crc16_ccitt>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

                CO_memcpySwap2(&crc, &SDO->CANrxData[1]);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	1c5a      	adds	r2, r3, #1
 8006b96:	f107 031e 	add.w	r3, r7, #30
 8006b9a:	4611      	mov	r1, r2
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7fe fe54 	bl	800584a <CO_memcpySwap2>

                if(SDO->crc != crc){
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	f8b3 2068 	ldrh.w	r2, [r3, #104]	; 0x68
 8006ba8:	8bfb      	ldrh	r3, [r7, #30]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d007      	beq.n	8006bbe <CO_SDO_process+0x872>
                    CO_SDO_abort(SDO, CO_SDO_AB_CRC);   /* CRC error (block mode only). */
 8006bae:	4972      	ldr	r1, [pc, #456]	; (8006d78 <CO_SDO_process+0xa2c>)
 8006bb0:	68f8      	ldr	r0, [r7, #12]
 8006bb2:	f7ff fb8f 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 8006bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8006bba:	f000 bc28 	b.w	800740e <CO_SDO_process+0x10c2>
                }
            }

            /* write data to the Object dictionary */
            SDO->ODF_arg.lastSegment = true;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
            abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006bca:	4619      	mov	r1, r3
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f7ff faf3 	bl	80061b8 <CO_SDO_writeOD>
 8006bd2:	62f8      	str	r0, [r7, #44]	; 0x2c
            if(abortCode != 0U){
 8006bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d007      	beq.n	8006bea <CO_SDO_process+0x89e>
                CO_SDO_abort(SDO, abortCode);
 8006bda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f7ff fb79 	bl	80062d4 <CO_SDO_abort>
                return -1;
 8006be2:	f04f 33ff 	mov.w	r3, #4294967295
 8006be6:	f000 bc12 	b.w	800740e <CO_SDO_process+0x10c2>
            }

            /* send response */
            SDO->CANtxBuff->data[0] = 0xA1;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006bee:	22a1      	movs	r2, #161	; 0xa1
 8006bf0:	715a      	strb	r2, [r3, #5]
            SDO->state = CO_SDO_ST_IDLE;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            sendResponse = true;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006c00:	e3ed      	b.n	80073de <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_INITIATE:{
            /* default response */
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c06:	68fa      	ldr	r2, [r7, #12]
 8006c08:	7852      	ldrb	r2, [r2, #1]
 8006c0a:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	7892      	ldrb	r2, [r2, #2]
 8006c14:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	78d2      	ldrb	r2, [r2, #3]
 8006c1e:	721a      	strb	r2, [r3, #8]

            /* Expedited transfer */
            if(SDO->ODF_arg.dataLength <= 4U){
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006c26:	2b04      	cmp	r3, #4
 8006c28:	d834      	bhi.n	8006c94 <CO_SDO_process+0x948>
                for(i=0U; i<SDO->ODF_arg.dataLength; i++)
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006c30:	e012      	b.n	8006c58 <CO_SDO_process+0x90c>
                    SDO->CANtxBuff->data[4U+i] = SDO->ODF_arg.data[i];
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c36:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006c3a:	18d1      	adds	r1, r2, r3
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8006c40:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006c44:	3304      	adds	r3, #4
 8006c46:	7809      	ldrb	r1, [r1, #0]
 8006c48:	4413      	add	r3, r2
 8006c4a:	460a      	mov	r2, r1
 8006c4c:	715a      	strb	r2, [r3, #5]
                for(i=0U; i<SDO->ODF_arg.dataLength; i++)
 8006c4e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006c52:	3301      	adds	r3, #1
 8006c54:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006c5e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d3e5      	bcc.n	8006c32 <CO_SDO_process+0x8e6>

                SDO->CANtxBuff->data[0] = 0x43U | ((4U-SDO->ODF_arg.dataLength) << 2U);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	f1c3 0304 	rsb	r3, r3, #4
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	b2da      	uxtb	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c7c:	f042 0243 	orr.w	r2, r2, #67	; 0x43
 8006c80:	b2d2      	uxtb	r2, r2
 8006c82:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

                sendResponse = true;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                }

                /* send response */
                sendResponse = true;
            }
            break;
 8006c92:	e3a4      	b.n	80073de <CO_SDO_process+0x1092>
                SDO->bufferOffset = 0U;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	871a      	strh	r2, [r3, #56]	; 0x38
                SDO->sequence = 0U;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENTED;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2222      	movs	r2, #34	; 0x22
 8006ca6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                if(SDO->ODF_arg.dataLengthTotal != 0U){
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d010      	beq.n	8006cd4 <CO_SDO_process+0x988>
                    uint32_t len = SDO->ODF_arg.dataLengthTotal;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cb6:	61bb      	str	r3, [r7, #24]
                    CO_memcpySwap4(&SDO->CANtxBuff->data[4], &len);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cbc:	3309      	adds	r3, #9
 8006cbe:	f107 0218 	add.w	r2, r7, #24
 8006cc2:	4611      	mov	r1, r2
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f7fe fdd8 	bl	800587a <CO_memcpySwap4>
                    SDO->CANtxBuff->data[0] = 0x41U;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cce:	2241      	movs	r2, #65	; 0x41
 8006cd0:	715a      	strb	r2, [r3, #5]
 8006cd2:	e003      	b.n	8006cdc <CO_SDO_process+0x990>
                    SDO->CANtxBuff->data[0] = 0x40U;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cd8:	2240      	movs	r2, #64	; 0x40
 8006cda:	715a      	strb	r2, [r3, #5]
                sendResponse = true;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006ce2:	e37c      	b.n	80073de <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_SEGMENTED:{
            /* verify client command specifier */
            if((SDO->CANrxData[0]&0xE0U) != 0x60U){
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8006cec:	2b60      	cmp	r3, #96	; 0x60
 8006cee:	d006      	beq.n	8006cfe <CO_SDO_process+0x9b2>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006cf0:	4920      	ldr	r1, [pc, #128]	; (8006d74 <CO_SDO_process+0xa28>)
 8006cf2:	68f8      	ldr	r0, [r7, #12]
 8006cf4:	f7ff faee 	bl	80062d4 <CO_SDO_abort>
                return -1;
 8006cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8006cfc:	e387      	b.n	800740e <CO_SDO_process+0x10c2>
            }

            /* verify toggle bit */
            i = ((SDO->CANrxData[0]&0x10U) != 0) ? 1U : 0U;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	091b      	lsrs	r3, r3, #4
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	f003 0301 	and.w	r3, r3, #1
 8006d0a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            if(i != SDO->sequence){
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d006      	beq.n	8006d2c <CO_SDO_process+0x9e0>
                CO_SDO_abort(SDO, CO_SDO_AB_TOGGLE_BIT);/* toggle bit not alternated */
 8006d1e:	4917      	ldr	r1, [pc, #92]	; (8006d7c <CO_SDO_process+0xa30>)
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f7ff fad7 	bl	80062d4 <CO_SDO_abort>
                return -1;
 8006d26:	f04f 33ff 	mov.w	r3, #4294967295
 8006d2a:	e370      	b.n	800740e <CO_SDO_process+0x10c2>
            }

            /* calculate length to be sent */
            len = SDO->ODF_arg.dataLength - SDO->bufferOffset;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            if(len > 7U) len = 7U;
 8006d3c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006d40:	2b07      	cmp	r3, #7
 8006d42:	d902      	bls.n	8006d4a <CO_SDO_process+0x9fe>
 8006d44:	2307      	movs	r3, #7
 8006d46:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

            /* If data type is domain, re-fill the data buffer if neccessary and indicated so. */
            if((SDO->ODF_arg.ODdataStorage == 0) && (len < 7U) && (!SDO->ODF_arg.lastSegment)){
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d17a      	bne.n	8006e48 <CO_SDO_process+0xafc>
 8006d52:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006d56:	2b06      	cmp	r3, #6
 8006d58:	d876      	bhi.n	8006e48 <CO_SDO_process+0xafc>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d171      	bne.n	8006e48 <CO_SDO_process+0xafc>
                /* copy previous data to the beginning */
                for(i=0U; i<len; i++){
 8006d64:	2300      	movs	r3, #0
 8006d66:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006d6a:	e01e      	b.n	8006daa <CO_SDO_process+0xa5e>
 8006d6c:	24924925 	.word	0x24924925
 8006d70:	06040047 	.word	0x06040047
 8006d74:	05040001 	.word	0x05040001
 8006d78:	05040004 	.word	0x05040004
 8006d7c:	05030000 	.word	0x05030000
                    SDO->ODF_arg.data[i] = SDO->ODF_arg.data[SDO->bufferOffset+i];
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	8f12      	ldrh	r2, [r2, #56]	; 0x38
 8006d88:	4611      	mov	r1, r2
 8006d8a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006d8e:	440a      	add	r2, r1
 8006d90:	441a      	add	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006d96:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006d9a:	440b      	add	r3, r1
 8006d9c:	7812      	ldrb	r2, [r2, #0]
 8006d9e:	701a      	strb	r2, [r3, #0]
                for(i=0U; i<len; i++){
 8006da0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006da4:	3301      	adds	r3, #1
 8006da6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006daa:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006dae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d3e4      	bcc.n	8006d80 <CO_SDO_process+0xa34>
                }

                /* move the beginning of the data buffer */
                SDO->ODF_arg.data += len;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006dba:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006dbe:	441a      	add	r2, r3
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	641a      	str	r2, [r3, #64]	; 0x40
                SDO->ODF_arg.dataLength = CO_OD_getLength(SDO, SDO->entryNo, SDO->ODF_arg.subIndex) - len;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8006dce:	461a      	mov	r2, r3
 8006dd0:	68f8      	ldr	r0, [r7, #12]
 8006dd2:	f7fe ffb4 	bl	8005d3e <CO_OD_getLength>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	461a      	mov	r2, r3
 8006dda:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006dde:	1ad3      	subs	r3, r2, r3
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

                /* read next data from Object dictionary function */
                abortCode = CO_SDO_readOD(SDO, CO_SDO_BUFFER_SIZE);
 8006de8:	2120      	movs	r1, #32
 8006dea:	68f8      	ldr	r0, [r7, #12]
 8006dec:	f7ff f960 	bl	80060b0 <CO_SDO_readOD>
 8006df0:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 8006df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d006      	beq.n	8006e06 <CO_SDO_process+0xaba>
                    CO_SDO_abort(SDO, abortCode);
 8006df8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006dfa:	68f8      	ldr	r0, [r7, #12]
 8006dfc:	f7ff fa6a 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 8006e00:	f04f 33ff 	mov.w	r3, #4294967295
 8006e04:	e303      	b.n	800740e <CO_SDO_process+0x10c2>
                }

                /* return to the original data buffer */
                SDO->ODF_arg.data -= len;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e0a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e0e:	425b      	negs	r3, r3
 8006e10:	441a      	add	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	641a      	str	r2, [r3, #64]	; 0x40
                SDO->ODF_arg.dataLength +=  len;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8006e1c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e20:	4413      	add	r3, r2
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                SDO->bufferOffset = 0;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	871a      	strh	r2, [r3, #56]	; 0x38

                /* re-calculate the length */
                len = SDO->ODF_arg.dataLength;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006e36:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
                if(len > 7U) len = 7U;
 8006e3a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e3e:	2b07      	cmp	r3, #7
 8006e40:	d902      	bls.n	8006e48 <CO_SDO_process+0xafc>
 8006e42:	2307      	movs	r3, #7
 8006e44:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            }

            /* fill response data bytes */
            for(i=0U; i<len; i++)
 8006e48:	2300      	movs	r3, #0
 8006e4a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006e4e:	e016      	b.n	8006e7e <CO_SDO_process+0xb32>
                SDO->CANtxBuff->data[i+1] = SDO->ODF_arg.data[SDO->bufferOffset++];
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006e58:	1c59      	adds	r1, r3, #1
 8006e5a:	b288      	uxth	r0, r1
 8006e5c:	68f9      	ldr	r1, [r7, #12]
 8006e5e:	8708      	strh	r0, [r1, #56]	; 0x38
 8006e60:	18d1      	adds	r1, r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8006e66:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	7809      	ldrb	r1, [r1, #0]
 8006e6e:	4413      	add	r3, r2
 8006e70:	460a      	mov	r2, r1
 8006e72:	715a      	strb	r2, [r3, #5]
            for(i=0U; i<len; i++)
 8006e74:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006e78:	3301      	adds	r3, #1
 8006e7a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006e7e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006e82:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d3e2      	bcc.n	8006e50 <CO_SDO_process+0xb04>

            /* first response byte */
            SDO->CANtxBuff->data[0] = 0x00 | (SDO->sequence ? 0x10 : 0x00) | ((7-len)<<1);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d001      	beq.n	8006e98 <CO_SDO_process+0xb4c>
 8006e94:	2210      	movs	r2, #16
 8006e96:	e000      	b.n	8006e9a <CO_SDO_process+0xb4e>
 8006e98:	2200      	movs	r2, #0
 8006e9a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e9e:	f1c3 0307 	rsb	r3, r3, #7
 8006ea2:	005b      	lsls	r3, r3, #1
 8006ea4:	b25b      	sxtb	r3, r3
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	b25a      	sxtb	r2, r3
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006eae:	b2d2      	uxtb	r2, r2
 8006eb0:	715a      	strb	r2, [r3, #5]
            SDO->sequence = (SDO->sequence) ? 0 : 1;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	bf0c      	ite	eq
 8006ebc:	2301      	moveq	r3, #1
 8006ebe:	2300      	movne	r3, #0
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

            /* verify end of transfer */
            if((SDO->bufferOffset == SDO->ODF_arg.dataLength) && (SDO->ODF_arg.lastSegment)){
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d111      	bne.n	8006efc <CO_SDO_process+0xbb0>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00c      	beq.n	8006efc <CO_SDO_process+0xbb0>
                SDO->CANtxBuff->data[0] |= 0x01;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ee6:	795a      	ldrb	r2, [r3, #5]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006eec:	f042 0201 	orr.w	r2, r2, #1
 8006ef0:	b2d2      	uxtb	r2, r2
 8006ef2:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            }

            /* send response */
            sendResponse = true;
 8006efc:	2301      	movs	r3, #1
 8006efe:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006f02:	e26c      	b.n	80073de <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_BL_INITIATE:{
            /* default response */
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	7852      	ldrb	r2, [r2, #1]
 8006f0c:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f12:	68fa      	ldr	r2, [r7, #12]
 8006f14:	7892      	ldrb	r2, [r2, #2]
 8006f16:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	78d2      	ldrb	r2, [r2, #3]
 8006f20:	721a      	strb	r2, [r3, #8]

            /* calculate CRC, if enabled */
            if((SDO->CANrxData[0] & 0x04U) != 0U){
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	f003 0304 	and.w	r3, r3, #4
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d012      	beq.n	8006f54 <CO_SDO_process+0xc08>
                SDO->crcEnabled = true;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
                SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->ODF_arg.dataLength, 0);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006f40:	2200      	movs	r2, #0
 8006f42:	4619      	mov	r1, r3
 8006f44:	f001 f95a 	bl	80081fc <crc16_ccitt>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8006f52:	e007      	b.n	8006f64 <CO_SDO_process+0xc18>
            }
            else{
                SDO->crcEnabled = false;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
                SDO->crc = 0;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
            }

            /* Number of segments per block */
            SDO->blksize = SDO->CANrxData[4];
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	791a      	ldrb	r2, [r3, #4]
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66

            /* verify client subcommand */
            if((SDO->CANrxData[0]&0x03U) != 0x00U){
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	f003 0303 	and.w	r3, r3, #3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d006      	beq.n	8006f88 <CO_SDO_process+0xc3c>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006f7a:	499e      	ldr	r1, [pc, #632]	; (80071f4 <CO_SDO_process+0xea8>)
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f7ff f9a9 	bl	80062d4 <CO_SDO_abort>
                return -1;
 8006f82:	f04f 33ff 	mov.w	r3, #4294967295
 8006f86:	e242      	b.n	800740e <CO_SDO_process+0x10c2>
            }

            /* verify blksize and if SDO data buffer is large enough */
            if((SDO->blksize < 1U) || (SDO->blksize > 127U) ||
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d016      	beq.n	8006fc0 <CO_SDO_process+0xc74>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006f98:	b25b      	sxtb	r3, r3
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	db10      	blt.n	8006fc0 <CO_SDO_process+0xc74>
               (((SDO->blksize*7U) > SDO->ODF_arg.dataLength) && (!SDO->ODF_arg.lastSegment))){
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	00db      	lsls	r3, r3, #3
 8006faa:	1a9b      	subs	r3, r3, r2
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
            if((SDO->blksize < 1U) || (SDO->blksize > 127U) ||
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d90b      	bls.n	8006fce <CO_SDO_process+0xc82>
               (((SDO->blksize*7U) > SDO->ODF_arg.dataLength) && (!SDO->ODF_arg.lastSegment))){
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d106      	bne.n	8006fce <CO_SDO_process+0xc82>
                CO_SDO_abort(SDO, CO_SDO_AB_BLOCK_SIZE); /* Invalid block size (block mode only). */
 8006fc0:	498d      	ldr	r1, [pc, #564]	; (80071f8 <CO_SDO_process+0xeac>)
 8006fc2:	68f8      	ldr	r0, [r7, #12]
 8006fc4:	f7ff f986 	bl	80062d4 <CO_SDO_abort>
                return -1;
 8006fc8:	f04f 33ff 	mov.w	r3, #4294967295
 8006fcc:	e21f      	b.n	800740e <CO_SDO_process+0x10c2>
            }

            /* indicate data size, if known */
            if(SDO->ODF_arg.dataLengthTotal != 0U){
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d010      	beq.n	8006ff8 <CO_SDO_process+0xcac>
                uint32_t len = SDO->ODF_arg.dataLengthTotal;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fda:	617b      	str	r3, [r7, #20]
                CO_memcpySwap4(&SDO->CANtxBuff->data[4], &len);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fe0:	3309      	adds	r3, #9
 8006fe2:	f107 0214 	add.w	r2, r7, #20
 8006fe6:	4611      	mov	r1, r2
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f7fe fc46 	bl	800587a <CO_memcpySwap4>
                SDO->CANtxBuff->data[0] = 0xC6U;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ff2:	22c6      	movs	r2, #198	; 0xc6
 8006ff4:	715a      	strb	r2, [r3, #5]
 8006ff6:	e003      	b.n	8007000 <CO_SDO_process+0xcb4>
            }
            else{
                SDO->CANtxBuff->data[0] = 0xC4U;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ffc:	22c4      	movs	r2, #196	; 0xc4
 8006ffe:	715a      	strb	r2, [r3, #5]
            }

            /* send response */
            SDO->state = CO_SDO_ST_UPLOAD_BL_INITIATE_2;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2225      	movs	r2, #37	; 0x25
 8007004:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            sendResponse = true;
 8007008:	2301      	movs	r3, #1
 800700a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 800700e:	e1e6      	b.n	80073de <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_BL_INITIATE_2:{
            /* verify client command specifier and subcommand */
            if((SDO->CANrxData[0]&0xE3U) != 0xA3U){
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	f003 03e3 	and.w	r3, r3, #227	; 0xe3
 8007018:	2ba3      	cmp	r3, #163	; 0xa3
 800701a:	d006      	beq.n	800702a <CO_SDO_process+0xcde>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 800701c:	4975      	ldr	r1, [pc, #468]	; (80071f4 <CO_SDO_process+0xea8>)
 800701e:	68f8      	ldr	r0, [r7, #12]
 8007020:	f7ff f958 	bl	80062d4 <CO_SDO_abort>
                return -1;
 8007024:	f04f 33ff 	mov.w	r3, #4294967295
 8007028:	e1f1      	b.n	800740e <CO_SDO_process+0x10c2>
            }

            SDO->bufferOffset = 0;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	871a      	strh	r2, [r3, #56]	; 0x38
            SDO->sequence = 0;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
            SDO->endOfTransfer = false;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
            SDO->CANrxNew = false;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2200      	movs	r2, #0
 8007044:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            SDO->state = CO_SDO_ST_UPLOAD_BL_SUBBLOCK;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2226      	movs	r2, #38	; 0x26
 800704c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            /* continue in next case */
        }

        case CO_SDO_ST_UPLOAD_BL_SUBBLOCK:{
            /* is block confirmation received */
            if(SDO->CANrxNew){
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8007056:	2b00      	cmp	r3, #0
 8007058:	f000 8121 	beq.w	800729e <CO_SDO_process+0xf52>
                uint8_t ackseq;
                uint16_t j;

                /* verify client command specifier and subcommand */
                if((SDO->CANrxData[0]&0xE3U) != 0xA2U){
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	f003 03e3 	and.w	r3, r3, #227	; 0xe3
 8007064:	2ba2      	cmp	r3, #162	; 0xa2
 8007066:	d006      	beq.n	8007076 <CO_SDO_process+0xd2a>
                    CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8007068:	4962      	ldr	r1, [pc, #392]	; (80071f4 <CO_SDO_process+0xea8>)
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f7ff f932 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 8007070:	f04f 33ff 	mov.w	r3, #4294967295
 8007074:	e1cb      	b.n	800740e <CO_SDO_process+0x10c2>
                }

                ackseq = SDO->CANrxData[1];   /* sequence number of the last segment, that was received correctly. */
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	785b      	ldrb	r3, [r3, #1]
 800707a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

                /* verify if response is too early */
                if(ackseq > SDO->sequence){
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8007084:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8007088:	429a      	cmp	r2, r3
 800708a:	d906      	bls.n	800709a <CO_SDO_process+0xd4e>
                    CO_SDO_abort(SDO, CO_SDO_AB_SEQ_NUM); /* Invalid sequence */
 800708c:	495b      	ldr	r1, [pc, #364]	; (80071fc <CO_SDO_process+0xeb0>)
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f7ff f920 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 8007094:	f04f 33ff 	mov.w	r3, #4294967295
 8007098:	e1b9      	b.n	800740e <CO_SDO_process+0x10c2>
                }

                /* end of transfer */
                if((SDO->endOfTransfer) && (ackseq == SDO->blksize)){
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d02a      	beq.n	80070fa <CO_SDO_process+0xdae>
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 80070aa:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d123      	bne.n	80070fa <CO_SDO_process+0xdae>
                    /* first response byte */
                    SDO->CANtxBuff->data[0] = 0xC1 | ((7 - SDO->lastLen) << 2);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 80070b8:	f1c3 0307 	rsb	r3, r3, #7
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	b25b      	sxtb	r3, r3
 80070c0:	f063 033e 	orn	r3, r3, #62	; 0x3e
 80070c4:	b25a      	sxtb	r2, r3
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070ca:	b2d2      	uxtb	r2, r2
 80070cc:	715a      	strb	r2, [r3, #5]

                    /* CRC */
                    if(SDO->crcEnabled)
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d008      	beq.n	80070ea <CO_SDO_process+0xd9e>
                        CO_memcpySwap2(&SDO->CANtxBuff->data[1], &SDO->crc);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070dc:	1d9a      	adds	r2, r3, #6
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	3368      	adds	r3, #104	; 0x68
 80070e2:	4619      	mov	r1, r3
 80070e4:	4610      	mov	r0, r2
 80070e6:	f7fe fbb0 	bl	800584a <CO_memcpySwap2>

                    SDO->state = CO_SDO_ST_UPLOAD_BL_END;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2227      	movs	r2, #39	; 0x27
 80070ee:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

                    /* send response */
                    sendResponse = true;
 80070f2:	2301      	movs	r3, #1
 80070f4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                    break;
 80070f8:	e171      	b.n	80073de <CO_SDO_process+0x1092>
                }

                /* move remaining data to the beginning */
                for(i=ackseq*7, j=0; i<SDO->ODF_arg.dataLength; i++, j++)
 80070fa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80070fe:	b29b      	uxth	r3, r3
 8007100:	461a      	mov	r2, r3
 8007102:	00d2      	lsls	r2, r2, #3
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800710a:	2300      	movs	r3, #0
 800710c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800710e:	e012      	b.n	8007136 <CO_SDO_process+0xdea>
                    SDO->ODF_arg.data[j] = SDO->ODF_arg.data[i];
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007114:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007118:	441a      	add	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800711e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007120:	440b      	add	r3, r1
 8007122:	7812      	ldrb	r2, [r2, #0]
 8007124:	701a      	strb	r2, [r3, #0]
                for(i=ackseq*7, j=0; i<SDO->ODF_arg.dataLength; i++, j++)
 8007126:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800712a:	3301      	adds	r3, #1
 800712c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007130:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007132:	3301      	adds	r3, #1
 8007134:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800713c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8007140:	429a      	cmp	r2, r3
 8007142:	d3e5      	bcc.n	8007110 <CO_SDO_process+0xdc4>

                /* set remaining data length in buffer */
                SDO->ODF_arg.dataLength -= ackseq * 7U;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800714a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800714e:	b29b      	uxth	r3, r3
 8007150:	4619      	mov	r1, r3
 8007152:	00c9      	lsls	r1, r1, #3
 8007154:	1acb      	subs	r3, r1, r3
 8007156:	b29b      	uxth	r3, r3
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	b29a      	uxth	r2, r3
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

                /* new block size */
                SDO->blksize = SDO->CANrxData[2];
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	789a      	ldrb	r2, [r3, #2]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66

                /* If data type is domain, re-fill the data buffer if necessary and indicated so. */
                if((SDO->ODF_arg.ODdataStorage == 0) && (SDO->ODF_arg.dataLength < (SDO->blksize*7U)) && (!SDO->ODF_arg.lastSegment)){
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007170:	2b00      	cmp	r3, #0
 8007172:	d16d      	bne.n	8007250 <CO_SDO_process+0xf04>
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800717a:	4619      	mov	r1, r3
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8007182:	461a      	mov	r2, r3
 8007184:	4613      	mov	r3, r2
 8007186:	00db      	lsls	r3, r3, #3
 8007188:	1a9b      	subs	r3, r3, r2
 800718a:	4299      	cmp	r1, r3
 800718c:	d260      	bcs.n	8007250 <CO_SDO_process+0xf04>
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8007194:	2b00      	cmp	r3, #0
 8007196:	d15b      	bne.n	8007250 <CO_SDO_process+0xf04>
                    /* move the beginning of the data buffer */
                    len = SDO->ODF_arg.dataLength; /* length of valid data in buffer */
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800719e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
                    SDO->ODF_arg.data += len;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80071aa:	441a      	add	r2, r3
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	641a      	str	r2, [r3, #64]	; 0x40
                    SDO->ODF_arg.dataLength = CO_OD_getLength(SDO, SDO->entryNo, SDO->ODF_arg.subIndex) - len;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 80071ba:	461a      	mov	r2, r3
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f7fe fdbe 	bl	8005d3e <CO_OD_getLength>
 80071c2:	4603      	mov	r3, r0
 80071c4:	461a      	mov	r2, r3
 80071c6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

                    /* read next data from Object dictionary function */
                    abortCode = CO_SDO_readOD(SDO, CO_SDO_BUFFER_SIZE);
 80071d4:	2120      	movs	r1, #32
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f7fe ff6a 	bl	80060b0 <CO_SDO_readOD>
 80071dc:	62f8      	str	r0, [r7, #44]	; 0x2c
                    if(abortCode != 0U){
 80071de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d00d      	beq.n	8007200 <CO_SDO_process+0xeb4>
                        CO_SDO_abort(SDO, abortCode);
 80071e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80071e6:	68f8      	ldr	r0, [r7, #12]
 80071e8:	f7ff f874 	bl	80062d4 <CO_SDO_abort>
                        return -1;
 80071ec:	f04f 33ff 	mov.w	r3, #4294967295
 80071f0:	e10d      	b.n	800740e <CO_SDO_process+0x10c2>
 80071f2:	bf00      	nop
 80071f4:	05040001 	.word	0x05040001
 80071f8:	05040002 	.word	0x05040002
 80071fc:	05040003 	.word	0x05040003
                    }

                    /* calculate CRC on next bytes, if enabled */
                    if(SDO->crcEnabled){
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8007206:	2b00      	cmp	r3, #0
 8007208:	d010      	beq.n	800722c <CO_SDO_process+0xee0>
                        SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->ODF_arg.dataLength, SDO->crc);
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8007214:	4619      	mov	r1, r3
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800721c:	461a      	mov	r2, r3
 800721e:	f000 ffed 	bl	80081fc <crc16_ccitt>
 8007222:	4603      	mov	r3, r0
 8007224:	461a      	mov	r2, r3
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
                    }

                  /* return to the original data buffer */
                    SDO->ODF_arg.data -= len;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007230:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007234:	425b      	negs	r3, r3
 8007236:	441a      	add	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	641a      	str	r2, [r3, #64]	; 0x40
                    SDO->ODF_arg.dataLength +=  len;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8007242:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007246:	4413      	add	r3, r2
 8007248:	b29a      	uxth	r2, r3
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                }

                /* verify if SDO data buffer is large enough */
                if(((SDO->blksize*7U) > SDO->ODF_arg.dataLength) && (!SDO->ODF_arg.lastSegment)){
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8007256:	461a      	mov	r2, r3
 8007258:	4613      	mov	r3, r2
 800725a:	00db      	lsls	r3, r3, #3
 800725c:	1a9b      	subs	r3, r3, r2
 800725e:	68fa      	ldr	r2, [r7, #12]
 8007260:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8007264:	4293      	cmp	r3, r2
 8007266:	d90b      	bls.n	8007280 <CO_SDO_process+0xf34>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800726e:	2b00      	cmp	r3, #0
 8007270:	d106      	bne.n	8007280 <CO_SDO_process+0xf34>
                    CO_SDO_abort(SDO, CO_SDO_AB_BLOCK_SIZE); /* Invalid block size (block mode only). */
 8007272:	4969      	ldr	r1, [pc, #420]	; (8007418 <CO_SDO_process+0x10cc>)
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f7ff f82d 	bl	80062d4 <CO_SDO_abort>
                    return -1;
 800727a:	f04f 33ff 	mov.w	r3, #4294967295
 800727e:	e0c6      	b.n	800740e <CO_SDO_process+0x10c2>
                }

                SDO->bufferOffset = 0U;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2200      	movs	r2, #0
 8007284:	871a      	strh	r2, [r3, #56]	; 0x38
                SDO->sequence = 0U;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
                SDO->endOfTransfer = false;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b

                /* clear flag here */
                SDO->CANrxNew = false;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2200      	movs	r2, #0
 800729a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            }

            /* return, if all segments was already transfered or on end of transfer */
            if((SDO->sequence == SDO->blksize) || (SDO->endOfTransfer)){
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d004      	beq.n	80072b8 <CO_SDO_process+0xf6c>
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d001      	beq.n	80072bc <CO_SDO_process+0xf70>
                return 1;/* don't clear the SDO->CANrxNew flag, so return directly */
 80072b8:	2301      	movs	r3, #1
 80072ba:	e0a8      	b.n	800740e <CO_SDO_process+0x10c2>
            }

            /* reset timeout */
            SDO->timeoutTimer = 0;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

            /* calculate length to be sent */
            len = SDO->ODF_arg.dataLength - SDO->bufferOffset;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            if(len > 7U){
 80072d4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80072d8:	2b07      	cmp	r3, #7
 80072da:	d902      	bls.n	80072e2 <CO_SDO_process+0xf96>
                len = 7U;
 80072dc:	2307      	movs	r3, #7
 80072de:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            }

            /* fill response data bytes */
            for(i=0U; i<len; i++){
 80072e2:	2300      	movs	r3, #0
 80072e4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80072e8:	e016      	b.n	8007318 <CO_SDO_process+0xfcc>
                SDO->CANtxBuff->data[i+1] = SDO->ODF_arg.data[SDO->bufferOffset++];
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80072f2:	1c59      	adds	r1, r3, #1
 80072f4:	b288      	uxth	r0, r1
 80072f6:	68f9      	ldr	r1, [r7, #12]
 80072f8:	8708      	strh	r0, [r1, #56]	; 0x38
 80072fa:	18d1      	adds	r1, r2, r3
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8007300:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007304:	3301      	adds	r3, #1
 8007306:	7809      	ldrb	r1, [r1, #0]
 8007308:	4413      	add	r3, r2
 800730a:	460a      	mov	r2, r1
 800730c:	715a      	strb	r2, [r3, #5]
            for(i=0U; i<len; i++){
 800730e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007312:	3301      	adds	r3, #1
 8007314:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007318:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800731c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007320:	429a      	cmp	r2, r3
 8007322:	d3e2      	bcc.n	80072ea <CO_SDO_process+0xf9e>
            }

            /* first response byte */
            SDO->CANtxBuff->data[0] = ++SDO->sequence;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800732a:	3301      	adds	r3, #1
 800732c:	b2da      	uxtb	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007338:	68fa      	ldr	r2, [r7, #12]
 800733a:	f892 2062 	ldrb.w	r2, [r2, #98]	; 0x62
 800733e:	715a      	strb	r2, [r3, #5]

            /* verify end of transfer */
            if((SDO->bufferOffset == SDO->ODF_arg.dataLength) && (SDO->ODF_arg.lastSegment)){
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800734a:	429a      	cmp	r2, r3
 800734c:	d11d      	bne.n	800738a <CO_SDO_process+0x103e>
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8007354:	2b00      	cmp	r3, #0
 8007356:	d018      	beq.n	800738a <CO_SDO_process+0x103e>
                SDO->CANtxBuff->data[0] |= 0x80;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800735c:	795a      	ldrb	r2, [r3, #5]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007362:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007366:	b2d2      	uxtb	r2, r2
 8007368:	715a      	strb	r2, [r3, #5]
                SDO->lastLen = len;
 800736a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800736e:	b2da      	uxtb	r2, r3
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
                SDO->blksize = SDO->sequence;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
                SDO->endOfTransfer = true;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2201      	movs	r2, #1
 8007386:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
            }

            /* send response */
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007392:	4619      	mov	r1, r3
 8007394:	4610      	mov	r0, r2
 8007396:	f000 fd5b 	bl	8007e50 <CO_CANsend>

            /* Set timerNext_ms to 0 to inform OS to call this function again without delay. */
            if(timerNext_ms != NULL){
 800739a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800739c:	2b00      	cmp	r3, #0
 800739e:	d002      	beq.n	80073a6 <CO_SDO_process+0x105a>
                *timerNext_ms = 0;
 80073a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073a2:	2200      	movs	r2, #0
 80073a4:	801a      	strh	r2, [r3, #0]
            }

            /* don't clear the SDO->CANrxNew flag, so return directly */
            return 1;
 80073a6:	2301      	movs	r3, #1
 80073a8:	e031      	b.n	800740e <CO_SDO_process+0x10c2>
        }

        case CO_SDO_ST_UPLOAD_BL_END:{
            /* verify client command specifier */
            if((SDO->CANrxData[0]&0xE1U) != 0xA1U){
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	781b      	ldrb	r3, [r3, #0]
 80073ae:	f003 03e1 	and.w	r3, r3, #225	; 0xe1
 80073b2:	2ba1      	cmp	r3, #161	; 0xa1
 80073b4:	d006      	beq.n	80073c4 <CO_SDO_process+0x1078>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 80073b6:	4919      	ldr	r1, [pc, #100]	; (800741c <CO_SDO_process+0x10d0>)
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f7fe ff8b 	bl	80062d4 <CO_SDO_abort>
                return -1;
 80073be:	f04f 33ff 	mov.w	r3, #4294967295
 80073c2:	e024      	b.n	800740e <CO_SDO_process+0x10c2>
            }

            SDO->state = CO_SDO_ST_IDLE;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            break;
 80073cc:	e007      	b.n	80073de <CO_SDO_process+0x1092>
        }

        default:{
            CO_SDO_abort(SDO, CO_SDO_AB_DEVICE_INCOMPAT);/* general internal incompatibility in the device */
 80073ce:	4914      	ldr	r1, [pc, #80]	; (8007420 <CO_SDO_process+0x10d4>)
 80073d0:	68f8      	ldr	r0, [r7, #12]
 80073d2:	f7fe ff7f 	bl	80062d4 <CO_SDO_abort>
            return -1;
 80073d6:	f04f 33ff 	mov.w	r3, #4294967295
 80073da:	e018      	b.n	800740e <CO_SDO_process+0x10c2>
            break;
 80073dc:	bf00      	nop
        }
    }

    /* free buffer and send message */
    SDO->CANrxNew = false;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2200      	movs	r2, #0
 80073e2:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    if(sendResponse) {
 80073e6:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d007      	beq.n	80073fe <CO_SDO_process+0x10b2>
        CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80073f6:	4619      	mov	r1, r3
 80073f8:	4610      	mov	r0, r2
 80073fa:	f000 fd29 	bl	8007e50 <CO_CANsend>
    }

    if(SDO->state != CO_SDO_ST_IDLE){
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8007404:	2b00      	cmp	r3, #0
 8007406:	d001      	beq.n	800740c <CO_SDO_process+0x10c0>
        return 1;
 8007408:	2301      	movs	r3, #1
 800740a:	e000      	b.n	800740e <CO_SDO_process+0x10c2>
    }

    return 0;
 800740c:	2300      	movs	r3, #0
}
 800740e:	4618      	mov	r0, r3
 8007410:	374c      	adds	r7, #76	; 0x4c
 8007412:	46bd      	mov	sp, r7
 8007414:	bd90      	pop	{r4, r7, pc}
 8007416:	bf00      	nop
 8007418:	05040002 	.word	0x05040002
 800741c:	05040001 	.word	0x05040001
 8007420:	06040047 	.word	0x06040047

08007424 <CO_SYNC_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SYNC_receive(void *object, const CO_CANrxMsg_t *msg){
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	6039      	str	r1, [r7, #0]
    CO_SYNC_t *SYNC;
    uint8_t operState;

    SYNC = (CO_SYNC_t*)object;   /* this is the correct pointer type of the first argument */
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	60fb      	str	r3, [r7, #12]
    operState = *SYNC->operatingState;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	685b      	ldr	r3, [r3, #4]
 8007436:	781b      	ldrb	r3, [r3, #0]
 8007438:	72fb      	strb	r3, [r7, #11]

    if((operState == CO_NMT_OPERATIONAL) || (operState == CO_NMT_PRE_OPERATIONAL)){
 800743a:	7afb      	ldrb	r3, [r7, #11]
 800743c:	2b05      	cmp	r3, #5
 800743e:	d002      	beq.n	8007446 <CO_SYNC_receive+0x22>
 8007440:	7afb      	ldrb	r3, [r7, #11]
 8007442:	2b7f      	cmp	r3, #127	; 0x7f
 8007444:	d13b      	bne.n	80074be <CO_SYNC_receive+0x9a>
        if(SYNC->counterOverflowValue == 0){
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	7d1b      	ldrb	r3, [r3, #20]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d112      	bne.n	8007474 <CO_SYNC_receive+0x50>
            if(msg->DLC == 0U){
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d103      	bne.n	8007460 <CO_SYNC_receive+0x3c>
                SYNC->CANrxNew = true;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2201      	movs	r2, #1
 800745c:	759a      	strb	r2, [r3, #22]
 800745e:	e020      	b.n	80074a2 <CO_SYNC_receive+0x7e>
            }
            else{
                SYNC->receiveError = (uint16_t)msg->DLC | 0x0100U;
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007466:	b29b      	uxth	r3, r3
 8007468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800746c:	b29a      	uxth	r2, r3
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	841a      	strh	r2, [r3, #32]
 8007472:	e016      	b.n	80074a2 <CO_SYNC_receive+0x7e>
            }
        }
        else{
            if(msg->DLC == 1U){
 8007474:	683b      	ldr	r3, [r7, #0]
 8007476:	f893 3020 	ldrb.w	r3, [r3, #32]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d108      	bne.n	8007490 <CO_SYNC_receive+0x6c>
                SYNC->counter = msg->data[0];
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	761a      	strb	r2, [r3, #24]
                SYNC->CANrxNew = true;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2201      	movs	r2, #1
 800748c:	759a      	strb	r2, [r3, #22]
 800748e:	e008      	b.n	80074a2 <CO_SYNC_receive+0x7e>
            }
            else{
                SYNC->receiveError = (uint16_t)msg->DLC | 0x0200U;
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007496:	b29b      	uxth	r3, r3
 8007498:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800749c:	b29a      	uxth	r2, r3
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	841a      	strh	r2, [r3, #32]
            }
        }
        if(SYNC->CANrxNew) {
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	7d9b      	ldrb	r3, [r3, #22]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d009      	beq.n	80074be <CO_SYNC_receive+0x9a>
            SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	7ddb      	ldrb	r3, [r3, #23]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	bf0c      	ite	eq
 80074b2:	2301      	moveq	r3, #1
 80074b4:	2300      	movne	r3, #0
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	461a      	mov	r2, r3
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	75da      	strb	r2, [r3, #23]
        }
    }
}
 80074be:	bf00      	nop
 80074c0:	3714      	adds	r7, #20
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr
	...

080074cc <CO_ODF_1005>:
/*
 * Function for accessing _COB ID SYNC Message_ (index 0x1005) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1005(CO_ODF_arg_t *ODF_arg){
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b08a      	sub	sp, #40	; 0x28
 80074d0:	af04      	add	r7, sp, #16
 80074d2:	6078      	str	r0, [r7, #4]
    CO_SYNC_t *SYNC;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 80074d4:	2300      	movs	r3, #0
 80074d6:	617b      	str	r3, [r7, #20]

    SYNC = (CO_SYNC_t*) ODF_arg->object;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	60fb      	str	r3, [r7, #12]
    value = CO_getUint32(ODF_arg->data);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7fe f97e 	bl	80057e4 <CO_getUint32>
 80074e8:	60b8      	str	r0, [r7, #8]

    if(!ODF_arg->reading){
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	7ddb      	ldrb	r3, [r3, #23]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d159      	bne.n	80075a6 <CO_ODF_1005+0xda>
        uint8_t configureSyncProducer = 0;
 80074f2:	2300      	movs	r3, #0
 80074f4:	74fb      	strb	r3, [r7, #19]

        /* only 11-bit CAN identifier is supported */
        if(value & 0x20000000UL){
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d002      	beq.n	8007506 <CO_ODF_1005+0x3a>
            ret = CO_SDO_AB_INVALID_VALUE;
 8007500:	4b2b      	ldr	r3, [pc, #172]	; (80075b0 <CO_ODF_1005+0xe4>)
 8007502:	617b      	str	r3, [r7, #20]
 8007504:	e00d      	b.n	8007522 <CO_ODF_1005+0x56>
        }
        else{
            /* is 'generate Sync messge' bit set? */
            if(value & 0x40000000UL){
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800750c:	2b00      	cmp	r3, #0
 800750e:	d008      	beq.n	8007522 <CO_ODF_1005+0x56>
                /* if bit was set before, value can not be changed */
                if(SYNC->isProducer){
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	7a1b      	ldrb	r3, [r3, #8]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d002      	beq.n	800751e <CO_ODF_1005+0x52>
                    ret = CO_SDO_AB_DATA_DEV_STATE;
 8007518:	4b26      	ldr	r3, [pc, #152]	; (80075b4 <CO_ODF_1005+0xe8>)
 800751a:	617b      	str	r3, [r7, #20]
 800751c:	e001      	b.n	8007522 <CO_ODF_1005+0x56>
                }
                else{
                    configureSyncProducer = 1;
 800751e:	2301      	movs	r3, #1
 8007520:	74fb      	strb	r3, [r7, #19]
                }
            }
        }

        /* configure sync producer and consumer */
        if(ret == CO_SDO_AB_NONE){
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d13e      	bne.n	80075a6 <CO_ODF_1005+0xda>
            SYNC->COB_ID = (uint16_t)(value & 0x7FFU);
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	b29b      	uxth	r3, r3
 800752c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007530:	b29a      	uxth	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	815a      	strh	r2, [r3, #10]

            if(configureSyncProducer){
 8007536:	7cfb      	ldrb	r3, [r7, #19]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d021      	beq.n	8007580 <CO_ODF_1005+0xb4>
                uint8_t len = 0U;
 800753c:	2300      	movs	r3, #0
 800753e:	74bb      	strb	r3, [r7, #18]
                if(SYNC->counterOverflowValue != 0U){
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	7d1b      	ldrb	r3, [r3, #20]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d007      	beq.n	8007558 <CO_ODF_1005+0x8c>
                    len = 1U;
 8007548:	2301      	movs	r3, #1
 800754a:	74bb      	strb	r3, [r7, #18]
                    SYNC->counter = 0U;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2200      	movs	r2, #0
 8007550:	761a      	strb	r2, [r3, #24]
                    SYNC->timer = 0U;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	61da      	str	r2, [r3, #28]
                }
                SYNC->CANtxBuff = CO_CANtxBufferInit(
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	895a      	ldrh	r2, [r3, #10]
 8007564:	2300      	movs	r3, #0
 8007566:	9301      	str	r3, [sp, #4]
 8007568:	7cbb      	ldrb	r3, [r7, #18]
 800756a:	9300      	str	r3, [sp, #0]
 800756c:	2300      	movs	r3, #0
 800756e:	f000 fc2c 	bl	8007dca <CO_CANtxBufferInit>
 8007572:	4602      	mov	r2, r0
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	631a      	str	r2, [r3, #48]	; 0x30
                        SYNC->CANdevTxIdx,      /* index of specific buffer inside CAN module */
                        SYNC->COB_ID,           /* CAN identifier */
                        0,                      /* rtr */
                        len,                    /* number of data bytes */
                        0);                     /* synchronous message flag bit */
                SYNC->isProducer = true;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2201      	movs	r2, #1
 800757c:	721a      	strb	r2, [r3, #8]
 800757e:	e002      	b.n	8007586 <CO_ODF_1005+0xba>
            }
            else{
                SYNC->isProducer = false;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2200      	movs	r2, #0
 8007584:	721a      	strb	r2, [r3, #8]
            }

            CO_CANrxBufferInit(
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	895a      	ldrh	r2, [r3, #10]
 8007592:	4b09      	ldr	r3, [pc, #36]	; (80075b8 <CO_ODF_1005+0xec>)
 8007594:	9302      	str	r3, [sp, #8]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	9301      	str	r3, [sp, #4]
 800759a:	2300      	movs	r3, #0
 800759c:	9300      	str	r3, [sp, #0]
 800759e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80075a2:	f000 fb8e 	bl	8007cc2 <CO_CANrxBufferInit>
                    (void*)SYNC,            /* object passed to receive function */
                    CO_SYNC_receive);       /* this function will process received message */
        }
    }

    return ret;
 80075a6:	697b      	ldr	r3, [r7, #20]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3718      	adds	r7, #24
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	06090030 	.word	0x06090030
 80075b4:	08000022 	.word	0x08000022
 80075b8:	08007425 	.word	0x08007425

080075bc <CO_ODF_1006>:
/*
 * Function for accessing _Communication cycle period_ (index 0x1006) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1006(CO_ODF_arg_t *ODF_arg){
 80075bc:	b580      	push	{r7, lr}
 80075be:	b086      	sub	sp, #24
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
    CO_SYNC_t *SYNC;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 80075c4:	2300      	movs	r3, #0
 80075c6:	617b      	str	r3, [r7, #20]

    SYNC = (CO_SYNC_t*) ODF_arg->object;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	613b      	str	r3, [r7, #16]
    value = CO_getUint32(ODF_arg->data);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	685b      	ldr	r3, [r3, #4]
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7fe f906 	bl	80057e4 <CO_getUint32>
 80075d8:	60f8      	str	r0, [r7, #12]

    if(!ODF_arg->reading){
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	7ddb      	ldrb	r3, [r3, #23]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d11f      	bne.n	8007622 <CO_ODF_1006+0x66>
        /* period transition from 0 to something */
        if((SYNC->periodTime == 0) && (value != 0)){
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d105      	bne.n	80075f6 <CO_ODF_1006+0x3a>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d002      	beq.n	80075f6 <CO_ODF_1006+0x3a>
            SYNC->counter = 0;
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	2200      	movs	r2, #0
 80075f4:	761a      	strb	r2, [r3, #24]
        }

        SYNC->periodTime = value;
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	68fa      	ldr	r2, [r7, #12]
 80075fa:	60da      	str	r2, [r3, #12]
        SYNC->periodTimeoutTime = (value / 2U) * 3U;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	085a      	lsrs	r2, r3, #1
 8007600:	4613      	mov	r3, r2
 8007602:	005b      	lsls	r3, r3, #1
 8007604:	441a      	add	r2, r3
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	611a      	str	r2, [r3, #16]
        /* overflow? */
        if(SYNC->periodTimeoutTime < value){
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	691b      	ldr	r3, [r3, #16]
 800760e:	68fa      	ldr	r2, [r7, #12]
 8007610:	429a      	cmp	r2, r3
 8007612:	d903      	bls.n	800761c <CO_ODF_1006+0x60>
            SYNC->periodTimeoutTime = 0xFFFFFFFFUL;
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	f04f 32ff 	mov.w	r2, #4294967295
 800761a:	611a      	str	r2, [r3, #16]
        }

        SYNC->timer = 0;
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	2200      	movs	r2, #0
 8007620:	61da      	str	r2, [r3, #28]
    }

    return ret;
 8007622:	697b      	ldr	r3, [r7, #20]
}
 8007624:	4618      	mov	r0, r3
 8007626:	3718      	adds	r7, #24
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <CO_ODF_1019>:
/**
 * Function for accessing _Synchronous counter overflow value_ (index 0x1019) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1019(CO_ODF_arg_t *ODF_arg){
 800762c:	b580      	push	{r7, lr}
 800762e:	b088      	sub	sp, #32
 8007630:	af02      	add	r7, sp, #8
 8007632:	6078      	str	r0, [r7, #4]
    CO_SYNC_t *SYNC;
    uint8_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8007634:	2300      	movs	r3, #0
 8007636:	617b      	str	r3, [r7, #20]

    SYNC = (CO_SYNC_t*) ODF_arg->object;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	60fb      	str	r3, [r7, #12]
    value = ODF_arg->data[0];
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	72fb      	strb	r3, [r7, #11]

    if(!ODF_arg->reading){
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	7ddb      	ldrb	r3, [r3, #23]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d129      	bne.n	80076a2 <CO_ODF_1019+0x76>
        uint8_t len = 0U;
 800764e:	2300      	movs	r3, #0
 8007650:	74fb      	strb	r3, [r7, #19]

        if(SYNC->periodTime){
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d002      	beq.n	8007660 <CO_ODF_1019+0x34>
            ret = CO_SDO_AB_DATA_DEV_STATE;
 800765a:	4b14      	ldr	r3, [pc, #80]	; (80076ac <CO_ODF_1019+0x80>)
 800765c:	617b      	str	r3, [r7, #20]
 800765e:	e020      	b.n	80076a2 <CO_ODF_1019+0x76>
        }
        else if((value == 1) || (value > 240 && value <= 255)){
 8007660:	7afb      	ldrb	r3, [r7, #11]
 8007662:	2b01      	cmp	r3, #1
 8007664:	d002      	beq.n	800766c <CO_ODF_1019+0x40>
 8007666:	7afb      	ldrb	r3, [r7, #11]
 8007668:	2bf0      	cmp	r3, #240	; 0xf0
 800766a:	d902      	bls.n	8007672 <CO_ODF_1019+0x46>
            ret = CO_SDO_AB_INVALID_VALUE;
 800766c:	4b10      	ldr	r3, [pc, #64]	; (80076b0 <CO_ODF_1019+0x84>)
 800766e:	617b      	str	r3, [r7, #20]
 8007670:	e017      	b.n	80076a2 <CO_ODF_1019+0x76>
        }
        else{
            SYNC->counterOverflowValue = value;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	7afa      	ldrb	r2, [r7, #11]
 8007676:	751a      	strb	r2, [r3, #20]
            if(value != 0){
 8007678:	7afb      	ldrb	r3, [r7, #11]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d001      	beq.n	8007682 <CO_ODF_1019+0x56>
                len = 1U;
 800767e:	2301      	movs	r3, #1
 8007680:	74fb      	strb	r3, [r7, #19]
            }

            SYNC->CANtxBuff = CO_CANtxBufferInit(
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	895a      	ldrh	r2, [r3, #10]
 800768e:	2300      	movs	r3, #0
 8007690:	9301      	str	r3, [sp, #4]
 8007692:	7cfb      	ldrb	r3, [r7, #19]
 8007694:	9300      	str	r3, [sp, #0]
 8007696:	2300      	movs	r3, #0
 8007698:	f000 fb97 	bl	8007dca <CO_CANtxBufferInit>
 800769c:	4602      	mov	r2, r0
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	631a      	str	r2, [r3, #48]	; 0x30
                    len,                    /* number of data bytes */
                    0);                     /* synchronous message flag bit */
        }
    }

    return ret;
 80076a2:	697b      	ldr	r3, [r7, #20]
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3718      	adds	r7, #24
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	08000022 	.word	0x08000022
 80076b0:	06090030 	.word	0x06090030

080076b4 <CO_SYNC_init>:
        uint8_t                 synchronousCounterOverflowValue,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdx,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b08a      	sub	sp, #40	; 0x28
 80076b8:	af04      	add	r7, sp, #16
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
 80076c0:	603b      	str	r3, [r7, #0]
    uint8_t len = 0;
 80076c2:	2300      	movs	r3, #0
 80076c4:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if(SYNC==NULL || em==NULL || SDO==NULL || operatingState==NULL ||
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d00e      	beq.n	80076ea <CO_SYNC_init+0x36>
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00b      	beq.n	80076ea <CO_SYNC_init+0x36>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d008      	beq.n	80076ea <CO_SYNC_init+0x36>
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d005      	beq.n	80076ea <CO_SYNC_init+0x36>
 80076de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d002      	beq.n	80076ea <CO_SYNC_init+0x36>
        CANdevRx==NULL || CANdevTx==NULL){
 80076e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d102      	bne.n	80076f0 <CO_SYNC_init+0x3c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80076ea:	f04f 33ff 	mov.w	r3, #4294967295
 80076ee:	e08d      	b.n	800780c <CO_SYNC_init+0x158>
    }

    /* Configure object variables */
    SYNC->isProducer = (COB_ID_SYNCMessage&0x40000000L) ? true : false;
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	0f9b      	lsrs	r3, r3, #30
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	f003 0301 	and.w	r3, r3, #1
 80076fa:	b2da      	uxtb	r2, r3
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	721a      	strb	r2, [r3, #8]
    SYNC->COB_ID = COB_ID_SYNCMessage&0x7FF;
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	b29b      	uxth	r3, r3
 8007704:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007708:	b29a      	uxth	r2, r3
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	815a      	strh	r2, [r3, #10]

    SYNC->periodTime = communicationCyclePeriod;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007712:	60da      	str	r2, [r3, #12]
    SYNC->periodTimeoutTime = communicationCyclePeriod / 2 * 3;
 8007714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007716:	085a      	lsrs	r2, r3, #1
 8007718:	4613      	mov	r3, r2
 800771a:	005b      	lsls	r3, r3, #1
 800771c:	441a      	add	r2, r3
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	611a      	str	r2, [r3, #16]
    /* overflow? */
    if(SYNC->periodTimeoutTime < communicationCyclePeriod) SYNC->periodTimeoutTime = 0xFFFFFFFFL;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	691b      	ldr	r3, [r3, #16]
 8007726:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007728:	429a      	cmp	r2, r3
 800772a:	d903      	bls.n	8007734 <CO_SYNC_init+0x80>
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f04f 32ff 	mov.w	r2, #4294967295
 8007732:	611a      	str	r2, [r3, #16]

    SYNC->counterOverflowValue = synchronousCounterOverflowValue;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800773a:	751a      	strb	r2, [r3, #20]
    if(synchronousCounterOverflowValue) len = 1;
 800773c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007740:	2b00      	cmp	r3, #0
 8007742:	d001      	beq.n	8007748 <CO_SYNC_init+0x94>
 8007744:	2301      	movs	r3, #1
 8007746:	75fb      	strb	r3, [r7, #23]

    SYNC->curentSyncTimeIsInsideWindow = true;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2201      	movs	r2, #1
 800774c:	755a      	strb	r2, [r3, #21]

    SYNC->CANrxNew = false;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2200      	movs	r2, #0
 8007752:	759a      	strb	r2, [r3, #22]
    SYNC->CANrxToggle = false;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2200      	movs	r2, #0
 8007758:	75da      	strb	r2, [r3, #23]
    SYNC->timer = 0;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	61da      	str	r2, [r3, #28]
    SYNC->counter = 0;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2200      	movs	r2, #0
 8007764:	761a      	strb	r2, [r3, #24]
    SYNC->receiveError = 0U;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2200      	movs	r2, #0
 800776a:	841a      	strh	r2, [r3, #32]

    SYNC->em = em;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	68ba      	ldr	r2, [r7, #8]
 8007770:	601a      	str	r2, [r3, #0]
    SYNC->operatingState = operatingState;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	683a      	ldr	r2, [r7, #0]
 8007776:	605a      	str	r2, [r3, #4]

    SYNC->CANdevRx = CANdevRx;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800777c:	625a      	str	r2, [r3, #36]	; 0x24
    SYNC->CANdevRxIdx = CANdevRxIdx;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8007782:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Configure Object dictionary entry at index 0x1005, 0x1006 and 0x1019 */
    CO_OD_configure(SDO, OD_H1005_COBID_SYNC,        CO_ODF_1005, (void*)SYNC, 0, 0);
 8007784:	2300      	movs	r3, #0
 8007786:	9301      	str	r3, [sp, #4]
 8007788:	2300      	movs	r3, #0
 800778a:	9300      	str	r3, [sp, #0]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	4a21      	ldr	r2, [pc, #132]	; (8007814 <CO_SYNC_init+0x160>)
 8007790:	f241 0105 	movw	r1, #4101	; 0x1005
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f7fe fa27 	bl	8005be8 <CO_OD_configure>
    CO_OD_configure(SDO, OD_H1006_COMM_CYCL_PERIOD,  CO_ODF_1006, (void*)SYNC, 0, 0);
 800779a:	2300      	movs	r3, #0
 800779c:	9301      	str	r3, [sp, #4]
 800779e:	2300      	movs	r3, #0
 80077a0:	9300      	str	r3, [sp, #0]
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	4a1c      	ldr	r2, [pc, #112]	; (8007818 <CO_SYNC_init+0x164>)
 80077a6:	f241 0106 	movw	r1, #4102	; 0x1006
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f7fe fa1c 	bl	8005be8 <CO_OD_configure>
    CO_OD_configure(SDO, OD_H1019_SYNC_CNT_OVERFLOW, CO_ODF_1019, (void*)SYNC, 0, 0);
 80077b0:	2300      	movs	r3, #0
 80077b2:	9301      	str	r3, [sp, #4]
 80077b4:	2300      	movs	r3, #0
 80077b6:	9300      	str	r3, [sp, #0]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	4a18      	ldr	r2, [pc, #96]	; (800781c <CO_SYNC_init+0x168>)
 80077bc:	f241 0119 	movw	r1, #4121	; 0x1019
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f7fe fa11 	bl	8005be8 <CO_OD_configure>

    /* configure SYNC CAN reception */
    CO_CANrxBufferInit(
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	895a      	ldrh	r2, [r3, #10]
 80077ca:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 80077cc:	4b14      	ldr	r3, [pc, #80]	; (8007820 <CO_SYNC_init+0x16c>)
 80077ce:	9302      	str	r3, [sp, #8]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	9301      	str	r3, [sp, #4]
 80077d4:	2300      	movs	r3, #0
 80077d6:	9300      	str	r3, [sp, #0]
 80077d8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80077dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80077de:	f000 fa70 	bl	8007cc2 <CO_CANrxBufferInit>
            0,                      /* rtr */
            (void*)SYNC,            /* object passed to receive function */
            CO_SYNC_receive);       /* this function will process received message */

    /* configure SYNC CAN transmission */
    SYNC->CANdevTx = CANdevTx;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80077e6:	62da      	str	r2, [r3, #44]	; 0x2c
    SYNC->CANdevTxIdx = CANdevTxIdx;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80077ec:	869a      	strh	r2, [r3, #52]	; 0x34
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	895a      	ldrh	r2, [r3, #10]
 80077f2:	8f39      	ldrh	r1, [r7, #56]	; 0x38
 80077f4:	2300      	movs	r3, #0
 80077f6:	9301      	str	r3, [sp, #4]
 80077f8:	7dfb      	ldrb	r3, [r7, #23]
 80077fa:	9300      	str	r3, [sp, #0]
 80077fc:	2300      	movs	r3, #0
 80077fe:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007800:	f000 fae3 	bl	8007dca <CO_CANtxBufferInit>
 8007804:	4602      	mov	r2, r0
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	631a      	str	r2, [r3, #48]	; 0x30
            SYNC->COB_ID,           /* CAN identifier */
            0,                      /* rtr */
            len,                    /* number of data bytes */
            0);                     /* synchronous message flag bit */

    return CO_ERROR_NO;
 800780a:	2300      	movs	r3, #0
}
 800780c:	4618      	mov	r0, r3
 800780e:	3718      	adds	r7, #24
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}
 8007814:	080074cd 	.word	0x080074cd
 8007818:	080075bd 	.word	0x080075bd
 800781c:	0800762d 	.word	0x0800762d
 8007820:	08007425 	.word	0x08007425

08007824 <CO_SYNC_process>:
/******************************************************************************/
uint8_t CO_SYNC_process(
        CO_SYNC_t              *SYNC,
        uint32_t                timeDifference_us,
        uint32_t                ObjDict_synchronousWindowLength)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b086      	sub	sp, #24
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	607a      	str	r2, [r7, #4]
    uint8_t ret = 0;
 8007830:	2300      	movs	r3, #0
 8007832:	75fb      	strb	r3, [r7, #23]
    uint32_t timerNew;

    if(*SYNC->operatingState == CO_NMT_OPERATIONAL || *SYNC->operatingState == CO_NMT_PRE_OPERATIONAL){
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	685b      	ldr	r3, [r3, #4]
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	2b05      	cmp	r3, #5
 800783c:	d005      	beq.n	800784a <CO_SYNC_process+0x26>
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	2b7f      	cmp	r3, #127	; 0x7f
 8007846:	f040 8084 	bne.w	8007952 <CO_SYNC_process+0x12e>
        /* update sync timer, no overflow */
        timerNew = SYNC->timer + timeDifference_us;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	69db      	ldr	r3, [r3, #28]
 800784e:	68ba      	ldr	r2, [r7, #8]
 8007850:	4413      	add	r3, r2
 8007852:	613b      	str	r3, [r7, #16]
        if(timerNew > SYNC->timer) SYNC->timer = timerNew;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	69db      	ldr	r3, [r3, #28]
 8007858:	693a      	ldr	r2, [r7, #16]
 800785a:	429a      	cmp	r2, r3
 800785c:	d902      	bls.n	8007864 <CO_SYNC_process+0x40>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	693a      	ldr	r2, [r7, #16]
 8007862:	61da      	str	r2, [r3, #28]

        /* was SYNC just received */
        if(SYNC->CANrxNew){
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	7d9b      	ldrb	r3, [r3, #22]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d007      	beq.n	800787c <CO_SYNC_process+0x58>
            SYNC->timer = 0;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2200      	movs	r2, #0
 8007870:	61da      	str	r2, [r3, #28]
            ret = 1;
 8007872:	2301      	movs	r3, #1
 8007874:	75fb      	strb	r3, [r7, #23]
            SYNC->CANrxNew = false;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	759a      	strb	r2, [r3, #22]
        }

        /* SYNC producer */
        if(SYNC->isProducer && SYNC->periodTime){
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	7a1b      	ldrb	r3, [r3, #8]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d034      	beq.n	80078ee <CO_SYNC_process+0xca>
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d030      	beq.n	80078ee <CO_SYNC_process+0xca>
            if(SYNC->timer >= SYNC->periodTime){
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	69da      	ldr	r2, [r3, #28]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	429a      	cmp	r2, r3
 8007896:	d32a      	bcc.n	80078ee <CO_SYNC_process+0xca>
                if(++SYNC->counter > SYNC->counterOverflowValue) SYNC->counter = 1;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	7e1b      	ldrb	r3, [r3, #24]
 800789c:	3301      	adds	r3, #1
 800789e:	b2da      	uxtb	r2, r3
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	761a      	strb	r2, [r3, #24]
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	7e1a      	ldrb	r2, [r3, #24]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	7d1b      	ldrb	r3, [r3, #20]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d902      	bls.n	80078b6 <CO_SYNC_process+0x92>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2201      	movs	r2, #1
 80078b4:	761a      	strb	r2, [r3, #24]
                SYNC->timer = 0;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	61da      	str	r2, [r3, #28]
                ret = 1;
 80078bc:	2301      	movs	r3, #1
 80078be:	75fb      	strb	r3, [r7, #23]
                SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	7ddb      	ldrb	r3, [r3, #23]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	bf0c      	ite	eq
 80078c8:	2301      	moveq	r3, #1
 80078ca:	2300      	movne	r3, #0
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	461a      	mov	r2, r3
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	75da      	strb	r2, [r3, #23]
                SYNC->CANtxBuff->data[0] = SYNC->counter;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	7e12      	ldrb	r2, [r2, #24]
 80078dc:	715a      	strb	r2, [r3, #5]
                CO_CANsend(SYNC->CANdevTx, SYNC->CANtxBuff);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078e6:	4619      	mov	r1, r3
 80078e8:	4610      	mov	r0, r2
 80078ea:	f000 fab1 	bl	8007e50 <CO_CANsend>
            }
        }

        /* Synchronous PDOs are allowed only inside time window */
        if(ObjDict_synchronousWindowLength){
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d012      	beq.n	800791a <CO_SYNC_process+0xf6>
            if(SYNC->timer > ObjDict_synchronousWindowLength){
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	69db      	ldr	r3, [r3, #28]
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d209      	bcs.n	8007912 <CO_SYNC_process+0xee>
                if(SYNC->curentSyncTimeIsInsideWindow){
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	7d5b      	ldrb	r3, [r3, #21]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d001      	beq.n	800790a <CO_SYNC_process+0xe6>
                    ret = 2;
 8007906:	2302      	movs	r3, #2
 8007908:	75fb      	strb	r3, [r7, #23]
                }
                SYNC->curentSyncTimeIsInsideWindow = false;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2200      	movs	r2, #0
 800790e:	755a      	strb	r2, [r3, #21]
 8007910:	e006      	b.n	8007920 <CO_SYNC_process+0xfc>
            }
            else{
                SYNC->curentSyncTimeIsInsideWindow = true;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2201      	movs	r2, #1
 8007916:	755a      	strb	r2, [r3, #21]
 8007918:	e002      	b.n	8007920 <CO_SYNC_process+0xfc>
            }
        }
        else{
            SYNC->curentSyncTimeIsInsideWindow = true;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2201      	movs	r2, #1
 800791e:	755a      	strb	r2, [r3, #21]
        }

        /* Verify timeout of SYNC */
        if(SYNC->periodTime && SYNC->timer > SYNC->periodTimeoutTime && *SYNC->operatingState == CO_NMT_OPERATIONAL)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d018      	beq.n	800795a <CO_SYNC_process+0x136>
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	69da      	ldr	r2, [r3, #28]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	691b      	ldr	r3, [r3, #16]
 8007930:	429a      	cmp	r2, r3
 8007932:	d912      	bls.n	800795a <CO_SYNC_process+0x136>
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	781b      	ldrb	r3, [r3, #0]
 800793a:	2b05      	cmp	r3, #5
 800793c:	d10d      	bne.n	800795a <CO_SYNC_process+0x136>
            CO_errorReport(SYNC->em, CO_EM_SYNC_TIME_OUT, CO_EMC_COMMUNICATION, SYNC->timer);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6818      	ldr	r0, [r3, #0]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	69db      	ldr	r3, [r3, #28]
 8007946:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800794a:	2118      	movs	r1, #24
 800794c:	f7fb ffbc 	bl	80038c8 <CO_errorReport>
        if(SYNC->periodTime && SYNC->timer > SYNC->periodTimeoutTime && *SYNC->operatingState == CO_NMT_OPERATIONAL)
 8007950:	e003      	b.n	800795a <CO_SYNC_process+0x136>
    }
    else {
        SYNC->CANrxNew = false;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2200      	movs	r2, #0
 8007956:	759a      	strb	r2, [r3, #22]
 8007958:	e000      	b.n	800795c <CO_SYNC_process+0x138>
        if(SYNC->periodTime && SYNC->timer > SYNC->periodTimeoutTime && *SYNC->operatingState == CO_NMT_OPERATIONAL)
 800795a:	bf00      	nop
    }

    /* verify error from receive function */
    if(SYNC->receiveError != 0U){
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	8c1b      	ldrh	r3, [r3, #32]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00b      	beq.n	800797c <CO_SYNC_process+0x158>
        CO_errorReport(SYNC->em, CO_EM_SYNC_LENGTH, CO_EMC_SYNC_DATA_LENGTH, (uint32_t)SYNC->receiveError);
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6818      	ldr	r0, [r3, #0]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	8c1b      	ldrh	r3, [r3, #32]
 800796c:	f248 2240 	movw	r2, #33344	; 0x8240
 8007970:	2119      	movs	r1, #25
 8007972:	f7fb ffa9 	bl	80038c8 <CO_errorReport>
        SYNC->receiveError = 0U;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2200      	movs	r2, #0
 800797a:	841a      	strh	r2, [r3, #32]
    }

    return ret;
 800797c:	7dfb      	ldrb	r3, [r7, #23]
}
 800797e:	4618      	mov	r0, r3
 8007980:	3718      	adds	r7, #24
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}

08007986 <prepareTxHeader>:
 * \param [in]	buffer ponyer to CO_CANtx_t with CANopen configuration data
 *
 * \ingroup CO_driver
 ******************************************************************************/
void prepareTxHeader(CAN_TxHeaderTypeDef *TxHeader, CO_CANtx_t *buffer)
{
 8007986:	b480      	push	{r7}
 8007988:	b083      	sub	sp, #12
 800798a:	af00      	add	r7, sp, #0
 800798c:	6078      	str	r0, [r7, #4]
 800798e:	6039      	str	r1, [r7, #0]
	/* Map buffer data to the HAL CAN tx header data*/
	TxHeader->ExtId = 0u;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	605a      	str	r2, [r3, #4]
	TxHeader->IDE = 0;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	609a      	str	r2, [r3, #8]
	TxHeader->DLC = buffer->DLC;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	791b      	ldrb	r3, [r3, #4]
 80079a0:	461a      	mov	r2, r3
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	611a      	str	r2, [r3, #16]
	TxHeader->StdId = ( buffer->ident >> 2 );
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	089a      	lsrs	r2, r3, #2
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	601a      	str	r2, [r3, #0]
	TxHeader->RTR = ( buffer->ident & 0x2 );
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f003 0202 	and.w	r2, r3, #2
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	60da      	str	r2, [r3, #12]
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* \brief 	Cube MX callbacks for Fifo0 and Fifo1
 * \details It is assumed that only one CANmodule is (CO->CANmodule[0]) is used.
 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
	if(RxFifo_Callback_CanModule_p != NULL)
 80079d0:	4b06      	ldr	r3, [pc, #24]	; (80079ec <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d004      	beq.n	80079e2 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	{
		CO_CANinterrupt_Rx(RxFifo_Callback_CanModule_p);
 80079d8:	4b04      	ldr	r3, [pc, #16]	; (80079ec <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4618      	mov	r0, r3
 80079de:	f000 fb59 	bl	8008094 <CO_CANinterrupt_Rx>
		 *but for some reason interrupts get activated as soon as HAL_NVIC_EnableIRQ is called.
		 *According to Cube CAN docs HAL_CAN_ActivateNotification should be executed to
		 *activate callbacks.
		 */
	}
}
 80079e2:	bf00      	nop
 80079e4:	3708      	adds	r7, #8
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	20000650 	.word	0x20000650

080079f0 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
	if(RxFifo_Callback_CanModule_p != NULL)
 80079f8:	4b06      	ldr	r3, [pc, #24]	; (8007a14 <HAL_CAN_RxFifo1MsgPendingCallback+0x24>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d004      	beq.n	8007a0a <HAL_CAN_RxFifo1MsgPendingCallback+0x1a>
	{
		CO_CANinterrupt_Rx(RxFifo_Callback_CanModule_p);
 8007a00:	4b04      	ldr	r3, [pc, #16]	; (8007a14 <HAL_CAN_RxFifo1MsgPendingCallback+0x24>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4618      	mov	r0, r3
 8007a06:	f000 fb45 	bl	8008094 <CO_CANinterrupt_Rx>
	}
	else
	{
		;//TODO add assert here
	}
}
 8007a0a:	bf00      	nop
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	20000650 	.word	0x20000650

08007a18 <CO_CANsetConfigurationMode>:

void CO_CANsetConfigurationMode(int32_t CANbaseAddress){
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
	/* Put CAN module in configuration mode */
	/* HAL is responsible for that */
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <CO_CANsetNormalMode>:

/******************************************************************************/
CO_ReturnError_t CO_CANsetNormalMode(CO_CANmodule_t *CANmodule){
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
	/* Put CAN module in normal mode */

	CO_ReturnError_t Error = CO_ERROR_NO;
 8007a34:	2300      	movs	r3, #0
 8007a36:	73fb      	strb	r3, [r7, #15]
	if(HAL_CAN_Start(CANmodule->CANbaseAddress) != HAL_OK)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f002 f80c 	bl	8009a5a <HAL_CAN_Start>
 8007a42:	4603      	mov	r3, r0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d001      	beq.n	8007a4c <CO_CANsetNormalMode+0x20>
	{
		/* Start Error */
		Error = CO_ERROR_HAL;
 8007a48:	23f1      	movs	r3, #241	; 0xf1
 8007a4a:	73fb      	strb	r3, [r7, #15]
	}

	/* Enable CAN interrupts */

	   HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	2101      	movs	r1, #1
 8007a50:	2013      	movs	r0, #19
 8007a52:	f002 fdff 	bl	800a654 <HAL_NVIC_SetPriority>
	   HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8007a56:	2013      	movs	r0, #19
 8007a58:	f002 fe18 	bl	800a68c <HAL_NVIC_EnableIRQ>
	   HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	2101      	movs	r1, #1
 8007a60:	2014      	movs	r0, #20
 8007a62:	f002 fdf7 	bl	800a654 <HAL_NVIC_SetPriority>
	   HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8007a66:	2014      	movs	r0, #20
 8007a68:	f002 fe10 	bl	800a68c <HAL_NVIC_EnableIRQ>
	   HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	2101      	movs	r1, #1
 8007a70:	2015      	movs	r0, #21
 8007a72:	f002 fdef 	bl	800a654 <HAL_NVIC_SetPriority>
	   HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8007a76:	2015      	movs	r0, #21
 8007a78:	f002 fe08 	bl	800a68c <HAL_NVIC_EnableIRQ>

	if(HAL_CAN_ActivateNotification( CANmodule->CANbaseAddress,
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	2113      	movs	r1, #19
 8007a82:	4618      	mov	r0, r3
 8007a84:	f002 fa98 	bl	8009fb8 <HAL_CAN_ActivateNotification>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d001      	beq.n	8007a92 <CO_CANsetNormalMode+0x66>
			CAN_IT_RX_FIFO1_MSG_PENDING |
			CAN_IT_TX_MAILBOX_EMPTY)
			!= HAL_OK)
	{
		/* Notification Error */
		Error = CO_ERROR_HAL;
 8007a8e:	23f1      	movs	r3, #241	; 0xf1
 8007a90:	73fb      	strb	r3, [r7, #15]
	}

	CANmodule->CANnormal = true;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2201      	movs	r2, #1
 8007a96:	749a      	strb	r2, [r3, #18]
	return Error;
 8007a98:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3710      	adds	r7, #16
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <CO_CANmodule_init>:
		CO_CANrx_t              rxArray[],
		uint16_t                rxSize,
		CO_CANtx_t              txArray[],
		uint16_t                txSize,
		uint16_t                CANbitRate)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b086      	sub	sp, #24
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	60f8      	str	r0, [r7, #12]
 8007aac:	60b9      	str	r1, [r7, #8]
 8007aae:	607a      	str	r2, [r7, #4]
 8007ab0:	807b      	strh	r3, [r7, #2]
	uint16_t i;

	/* verify arguments */
	if(CANmodule==NULL || rxArray==NULL || txArray==NULL)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d005      	beq.n	8007ac4 <CO_CANmodule_init+0x20>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d002      	beq.n	8007ac4 <CO_CANmodule_init+0x20>
 8007abe:	6a3b      	ldr	r3, [r7, #32]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d102      	bne.n	8007aca <CO_CANmodule_init+0x26>
	{
		return CO_ERROR_ILLEGAL_ARGUMENT;
 8007ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8007ac8:	e0e0      	b.n	8007c8c <CO_CANmodule_init+0x1e8>
	else
	{
		;//do nothing
	}

	RxFifo_Callback_CanModule_p = CANmodule;
 8007aca:	4a72      	ldr	r2, [pc, #456]	; (8007c94 <CO_CANmodule_init+0x1f0>)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	6013      	str	r3, [r2, #0]

	/* Configure object variables */
	CANmodule->CANbaseAddress = (CAN_HandleTypeDef*)HALCanObject;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	601a      	str	r2, [r3, #0]
	CANmodule->rxArray = rxArray;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	605a      	str	r2, [r3, #4]
	CANmodule->rxSize = rxSize;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	887a      	ldrh	r2, [r7, #2]
 8007ae0:	811a      	strh	r2, [r3, #8]
	CANmodule->txArray = txArray;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	6a3a      	ldr	r2, [r7, #32]
 8007ae6:	60da      	str	r2, [r3, #12]
	CANmodule->txSize = txSize;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007aec:	821a      	strh	r2, [r3, #16]
	CANmodule->CANnormal = false;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2200      	movs	r2, #0
 8007af2:	749a      	strb	r2, [r3, #18]
	CANmodule->useCANrxFilters = false;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	74da      	strb	r2, [r3, #19]
	CANmodule->bufferInhibitFlag = false;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	751a      	strb	r2, [r3, #20]
	CANmodule->firstCANtxMessage = true;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2201      	movs	r2, #1
 8007b04:	755a      	strb	r2, [r3, #21]
	CANmodule->CANtxCount = 0U;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	82da      	strh	r2, [r3, #22]
	CANmodule->errOld = 0U;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	619a      	str	r2, [r3, #24]
	CANmodule->em = NULL;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2200      	movs	r2, #0
 8007b16:	61da      	str	r2, [r3, #28]

	for(i=0U; i<rxSize; i++)
 8007b18:	2300      	movs	r3, #0
 8007b1a:	82fb      	strh	r3, [r7, #22]
 8007b1c:	e016      	b.n	8007b4c <CO_CANmodule_init+0xa8>
	{
		rxArray[i].ident = 0U;
 8007b1e:	8afa      	ldrh	r2, [r7, #22]
 8007b20:	4613      	mov	r3, r2
 8007b22:	005b      	lsls	r3, r3, #1
 8007b24:	4413      	add	r3, r2
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	461a      	mov	r2, r3
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4413      	add	r3, r2
 8007b2e:	2200      	movs	r2, #0
 8007b30:	801a      	strh	r2, [r3, #0]
		rxArray[i].pFunct = NULL;
 8007b32:	8afa      	ldrh	r2, [r7, #22]
 8007b34:	4613      	mov	r3, r2
 8007b36:	005b      	lsls	r3, r3, #1
 8007b38:	4413      	add	r3, r2
 8007b3a:	009b      	lsls	r3, r3, #2
 8007b3c:	461a      	mov	r2, r3
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4413      	add	r3, r2
 8007b42:	2200      	movs	r2, #0
 8007b44:	609a      	str	r2, [r3, #8]
	for(i=0U; i<rxSize; i++)
 8007b46:	8afb      	ldrh	r3, [r7, #22]
 8007b48:	3301      	adds	r3, #1
 8007b4a:	82fb      	strh	r3, [r7, #22]
 8007b4c:	8afa      	ldrh	r2, [r7, #22]
 8007b4e:	887b      	ldrh	r3, [r7, #2]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d3e4      	bcc.n	8007b1e <CO_CANmodule_init+0x7a>
	}

	for(i=0U; i<txSize; i++)
 8007b54:	2300      	movs	r3, #0
 8007b56:	82fb      	strh	r3, [r7, #22]
 8007b58:	e008      	b.n	8007b6c <CO_CANmodule_init+0xc8>
	{
		txArray[i].bufferFull = false;
 8007b5a:	8afb      	ldrh	r3, [r7, #22]
 8007b5c:	011b      	lsls	r3, r3, #4
 8007b5e:	6a3a      	ldr	r2, [r7, #32]
 8007b60:	4413      	add	r3, r2
 8007b62:	2200      	movs	r2, #0
 8007b64:	735a      	strb	r2, [r3, #13]
	for(i=0U; i<txSize; i++)
 8007b66:	8afb      	ldrh	r3, [r7, #22]
 8007b68:	3301      	adds	r3, #1
 8007b6a:	82fb      	strh	r3, [r7, #22]
 8007b6c:	8afa      	ldrh	r2, [r7, #22]
 8007b6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d3f2      	bcc.n	8007b5a <CO_CANmodule_init+0xb6>
	}

	/* Configure CAN module registers */
	/* Configuration is handled by CubeMX HAL*/
	CO_CANmodule_disable(CANmodule);
 8007b74:	68f8      	ldr	r0, [r7, #12]
 8007b76:	f000 f891 	bl	8007c9c <CO_CANmodule_disable>
	HAL_CAN_MspDeInit(CANmodule->CANbaseAddress);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f7f9 fc58 	bl	8001434 <HAL_CAN_MspDeInit>
	HAL_CAN_MspInit(CANmodule->CANbaseAddress); /* NVIC and GPIO */
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7f9 fbff 	bl	800138c <HAL_CAN_MspInit>

	CANmodule->CANbaseAddress->Instance = CAN1;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a41      	ldr	r2, [pc, #260]	; (8007c98 <CO_CANmodule_init+0x1f4>)
 8007b94:	601a      	str	r2, [r3, #0]
	CANmodule->CANbaseAddress->Init.Mode = CAN_MODE_NORMAL;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	609a      	str	r2, [r3, #8]
	CANmodule->CANbaseAddress->Init.SyncJumpWidth = CAN_SJW_1TQ;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	60da      	str	r2, [r3, #12]
	CANmodule->CANbaseAddress->Init.TimeTriggeredMode = DISABLE;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	2200      	movs	r2, #0
 8007bac:	761a      	strb	r2, [r3, #24]
	CANmodule->CANbaseAddress->Init.AutoBusOff = DISABLE;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	765a      	strb	r2, [r3, #25]
	CANmodule->CANbaseAddress->Init.AutoWakeUp = DISABLE;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	769a      	strb	r2, [r3, #26]
	CANmodule->CANbaseAddress->Init.AutoRetransmission = ENABLE;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	76da      	strb	r2, [r3, #27]
	CANmodule->CANbaseAddress->Init.ReceiveFifoLocked = DISABLE;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	771a      	strb	r2, [r3, #28]
	CANmodule->CANbaseAddress->Init.TransmitFifoPriority = DISABLE;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	775a      	strb	r2, [r3, #29]
	CANmodule->CANbaseAddress->Init.TimeSeg2 = CAN_BS2_2TQ;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007bde:	615a      	str	r2, [r3, #20]
	CANmodule->CANbaseAddress->Init.TimeSeg1 = CAN_BS1_2TQ;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007be8:	611a      	str	r2, [r3, #16]
    50 		 	0.0000		100			16				13		2		87.5		  0x001c0063
    20 		 	0.0000		250			16				13		2		87.5		  0x0007018f
    10 		 	0.0000		500			16				13		2		87.5		  0x001c01f3
	 */

	uint32_t Prescaler = 500;
 8007bea:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007bee:	613b      	str	r3, [r7, #16]

	switch(CANbitRate) {
 8007bf0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007bf2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bf6:	d01d      	beq.n	8007c34 <CO_CANmodule_init+0x190>
 8007bf8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bfc:	dc33      	bgt.n	8007c66 <CO_CANmodule_init+0x1c2>
 8007bfe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007c02:	d01a      	beq.n	8007c3a <CO_CANmodule_init+0x196>
 8007c04:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007c08:	dc2d      	bgt.n	8007c66 <CO_CANmodule_init+0x1c2>
 8007c0a:	2bfa      	cmp	r3, #250	; 0xfa
 8007c0c:	d018      	beq.n	8007c40 <CO_CANmodule_init+0x19c>
 8007c0e:	2bfa      	cmp	r3, #250	; 0xfa
 8007c10:	dc29      	bgt.n	8007c66 <CO_CANmodule_init+0x1c2>
 8007c12:	2b7d      	cmp	r3, #125	; 0x7d
 8007c14:	d017      	beq.n	8007c46 <CO_CANmodule_init+0x1a2>
 8007c16:	2b7d      	cmp	r3, #125	; 0x7d
 8007c18:	dc25      	bgt.n	8007c66 <CO_CANmodule_init+0x1c2>
 8007c1a:	2b64      	cmp	r3, #100	; 0x64
 8007c1c:	d016      	beq.n	8007c4c <CO_CANmodule_init+0x1a8>
 8007c1e:	2b64      	cmp	r3, #100	; 0x64
 8007c20:	dc21      	bgt.n	8007c66 <CO_CANmodule_init+0x1c2>
 8007c22:	2b32      	cmp	r3, #50	; 0x32
 8007c24:	d015      	beq.n	8007c52 <CO_CANmodule_init+0x1ae>
 8007c26:	2b32      	cmp	r3, #50	; 0x32
 8007c28:	dc1d      	bgt.n	8007c66 <CO_CANmodule_init+0x1c2>
 8007c2a:	2b0a      	cmp	r3, #10
 8007c2c:	d017      	beq.n	8007c5e <CO_CANmodule_init+0x1ba>
 8007c2e:	2b14      	cmp	r3, #20
 8007c30:	d012      	beq.n	8007c58 <CO_CANmodule_init+0x1b4>
 8007c32:	e018      	b.n	8007c66 <CO_CANmodule_init+0x1c2>
	case 1000:
		Prescaler = 5;
 8007c34:	2305      	movs	r3, #5
 8007c36:	613b      	str	r3, [r7, #16]
		break;
 8007c38:	e018      	b.n	8007c6c <CO_CANmodule_init+0x1c8>
	case 500:
		Prescaler = 10;
 8007c3a:	230a      	movs	r3, #10
 8007c3c:	613b      	str	r3, [r7, #16]
		break;
 8007c3e:	e015      	b.n	8007c6c <CO_CANmodule_init+0x1c8>
	case 250:
		Prescaler = 20;
 8007c40:	2314      	movs	r3, #20
 8007c42:	613b      	str	r3, [r7, #16]
		break;
 8007c44:	e012      	b.n	8007c6c <CO_CANmodule_init+0x1c8>
	case 125:
		Prescaler = 40;
 8007c46:	2328      	movs	r3, #40	; 0x28
 8007c48:	613b      	str	r3, [r7, #16]
		break;
 8007c4a:	e00f      	b.n	8007c6c <CO_CANmodule_init+0x1c8>
	case 100:
		Prescaler = 50;
 8007c4c:	2332      	movs	r3, #50	; 0x32
 8007c4e:	613b      	str	r3, [r7, #16]
		break;
 8007c50:	e00c      	b.n	8007c6c <CO_CANmodule_init+0x1c8>
	case 50:
		Prescaler = 100;
 8007c52:	2364      	movs	r3, #100	; 0x64
 8007c54:	613b      	str	r3, [r7, #16]
		break;
 8007c56:	e009      	b.n	8007c6c <CO_CANmodule_init+0x1c8>
	case 20:
		Prescaler = 250;
 8007c58:	23fa      	movs	r3, #250	; 0xfa
 8007c5a:	613b      	str	r3, [r7, #16]
		break;
 8007c5c:	e006      	b.n	8007c6c <CO_CANmodule_init+0x1c8>
	case 10:
		Prescaler = 500;
 8007c5e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8007c62:	613b      	str	r3, [r7, #16]
		break;
 8007c64:	e002      	b.n	8007c6c <CO_CANmodule_init+0x1c8>

	default :
		return  CO_ERROR_ILLEGAL_BAUDRATE;
 8007c66:	f06f 0303 	mvn.w	r3, #3
 8007c6a:	e00f      	b.n	8007c8c <CO_CANmodule_init+0x1e8>
	}

	CANmodule->CANbaseAddress->Init.Prescaler = 1;//Prescaler;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2201      	movs	r2, #1
 8007c72:	605a      	str	r2, [r3, #4]

	if (HAL_CAN_Init(CANmodule->CANbaseAddress) != HAL_OK)
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f001 fd29 	bl	80096d0 <HAL_CAN_Init>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d002      	beq.n	8007c8a <CO_CANmodule_init+0x1e6>
	{
		//_Error_Handler(__FILE__, __LINE__);
		return CO_ERROR_HAL;
 8007c84:	f06f 030e 	mvn.w	r3, #14
 8007c88:	e000      	b.n	8007c8c <CO_CANmodule_init+0x1e8>
	}

	return CO_ERROR_NO;
 8007c8a:	2300      	movs	r3, #0
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3718      	adds	r7, #24
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	20000650 	.word	0x20000650
 8007c98:	40006400 	.word	0x40006400

08007c9c <CO_CANmodule_disable>:


/******************************************************************************/
void CO_CANmodule_disable(CO_CANmodule_t *CANmodule){
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b082      	sub	sp, #8
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
	/* turn off the module */
	/* handled by CubeMX HAL*/
	HAL_CAN_DeactivateNotification(CANmodule->CANbaseAddress ,
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2113      	movs	r1, #19
 8007caa:	4618      	mov	r0, r3
 8007cac:	f002 f9aa 	bl	800a004 <HAL_CAN_DeactivateNotification>
			CAN_IT_RX_FIFO0_MSG_PENDING |
			CAN_IT_RX_FIFO1_MSG_PENDING |
			CAN_IT_TX_MAILBOX_EMPTY);
	HAL_CAN_Stop(CANmodule->CANbaseAddress);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f001 ff14 	bl	8009ae2 <HAL_CAN_Stop>
}
 8007cba:	bf00      	nop
 8007cbc:	3708      	adds	r7, #8
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}

08007cc2 <CO_CANrxBufferInit>:
		uint16_t                ident,
		uint16_t                mask,
		bool_t                  rtr,
		void                   *object,
		void                  (*pFunct)(void *object, const CO_CANrxMsg_t *message))
{
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b090      	sub	sp, #64	; 0x40
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	60f8      	str	r0, [r7, #12]
 8007cca:	4608      	mov	r0, r1
 8007ccc:	4611      	mov	r1, r2
 8007cce:	461a      	mov	r2, r3
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	817b      	strh	r3, [r7, #10]
 8007cd4:	460b      	mov	r3, r1
 8007cd6:	813b      	strh	r3, [r7, #8]
 8007cd8:	4613      	mov	r3, r2
 8007cda:	80fb      	strh	r3, [r7, #6]
	CO_ReturnError_t ret = CO_ERROR_NO;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if((CANmodule!=NULL) && (object!=NULL) && (pFunct!=NULL) && (index < CANmodule->rxSize)){
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d065      	beq.n	8007db4 <CO_CANrxBufferInit+0xf2>
 8007ce8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d062      	beq.n	8007db4 <CO_CANrxBufferInit+0xf2>
 8007cee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d05f      	beq.n	8007db4 <CO_CANrxBufferInit+0xf2>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	891b      	ldrh	r3, [r3, #8]
 8007cf8:	897a      	ldrh	r2, [r7, #10]
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d25a      	bcs.n	8007db4 <CO_CANrxBufferInit+0xf2>
		/* buffer, which will be configured */
		CO_CANrx_t *buffer = &CANmodule->rxArray[index];
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	6859      	ldr	r1, [r3, #4]
 8007d02:	897a      	ldrh	r2, [r7, #10]
 8007d04:	4613      	mov	r3, r2
 8007d06:	005b      	lsls	r3, r3, #1
 8007d08:	4413      	add	r3, r2
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	440b      	add	r3, r1
 8007d0e:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Configure object variables */
		buffer->object = object;
 8007d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d12:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007d14:	605a      	str	r2, [r3, #4]
		buffer->pFunct = pFunct;
 8007d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d18:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007d1a:	609a      	str	r2, [r3, #8]

		/* CAN identifier and CAN mask, bit aligned with CAN module. Different on different microcontrollers. */
		buffer->ident = (ident & 0x07FF) << 2;
 8007d1c:	893b      	ldrh	r3, [r7, #8]
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	b29a      	uxth	r2, r3
 8007d22:	f641 73fc 	movw	r3, #8188	; 0x1ffc
 8007d26:	4013      	ands	r3, r2
 8007d28:	b29a      	uxth	r2, r3
 8007d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d2c:	801a      	strh	r2, [r3, #0]
		if (rtr)
 8007d2e:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d006      	beq.n	8007d44 <CO_CANrxBufferInit+0x82>
		{
			buffer->ident |= 0x02;
 8007d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d38:	881b      	ldrh	r3, [r3, #0]
 8007d3a:	f043 0302 	orr.w	r3, r3, #2
 8007d3e:	b29a      	uxth	r2, r3
 8007d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d42:	801a      	strh	r2, [r3, #0]
		}
		buffer->mask = (mask & 0x07FF) << 2;
 8007d44:	88fb      	ldrh	r3, [r7, #6]
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	b29a      	uxth	r2, r3
 8007d4a:	f641 73fc 	movw	r3, #8188	; 0x1ffc
 8007d4e:	4013      	ands	r3, r2
 8007d50:	b29a      	uxth	r2, r3
 8007d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d54:	805a      	strh	r2, [r3, #2]
		buffer->mask |= 0x02;
 8007d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d58:	885b      	ldrh	r3, [r3, #2]
 8007d5a:	f043 0302 	orr.w	r3, r3, #2
 8007d5e:	b29a      	uxth	r2, r3
 8007d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d62:	805a      	strh	r2, [r3, #2]

		/* Set CAN hardware module filter and mask. */
		if(CANmodule->useCANrxFilters)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	7cdb      	ldrb	r3, [r3, #19]
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d126      	bne.n	8007dbc <CO_CANrxBufferInit+0xfa>
		else
		{
			/*no hardware filters*/
			CAN_FilterTypeDef FilterConfig;

			FilterConfig.FilterBank = 0;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	627b      	str	r3, [r7, #36]	; 0x24
			FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8007d72:	2300      	movs	r3, #0
 8007d74:	62bb      	str	r3, [r7, #40]	; 0x28
			FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8007d76:	2301      	movs	r3, #1
 8007d78:	62fb      	str	r3, [r7, #44]	; 0x2c
			FilterConfig.FilterIdHigh = 0x033<<5;
 8007d7a:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8007d7e:	613b      	str	r3, [r7, #16]
			FilterConfig.FilterIdLow = 0x0;
 8007d80:	2300      	movs	r3, #0
 8007d82:	617b      	str	r3, [r7, #20]
			FilterConfig.FilterMaskIdHigh = 0x0;
 8007d84:	2300      	movs	r3, #0
 8007d86:	61bb      	str	r3, [r7, #24]
			FilterConfig.FilterMaskIdLow = 0x0;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	61fb      	str	r3, [r7, #28]
			FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	623b      	str	r3, [r7, #32]
			FilterConfig.FilterActivation = ENABLE;
 8007d90:	2301      	movs	r3, #1
 8007d92:	633b      	str	r3, [r7, #48]	; 0x30
			FilterConfig.SlaveStartFilterBank = 14;
 8007d94:	230e      	movs	r3, #14
 8007d96:	637b      	str	r3, [r7, #52]	; 0x34

			if(HAL_CAN_ConfigFilter(CANmodule->CANbaseAddress, &FilterConfig)!=HAL_OK)
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f107 0210 	add.w	r2, r7, #16
 8007da0:	4611      	mov	r1, r2
 8007da2:	4618      	mov	r0, r3
 8007da4:	f001 fd8f 	bl	80098c6 <HAL_CAN_ConfigFilter>
 8007da8:	4603      	mov	r3, r0
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d006      	beq.n	8007dbc <CO_CANrxBufferInit+0xfa>
			{
				return CO_ERROR_HAL;
 8007dae:	f06f 030e 	mvn.w	r3, #14
 8007db2:	e006      	b.n	8007dc2 <CO_CANrxBufferInit+0x100>
			}
		}
	}
	else
	{
		ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8007db4:	23ff      	movs	r3, #255	; 0xff
 8007db6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8007dba:	e000      	b.n	8007dbe <CO_CANrxBufferInit+0xfc>
	if((CANmodule!=NULL) && (object!=NULL) && (pFunct!=NULL) && (index < CANmodule->rxSize)){
 8007dbc:	bf00      	nop
	}
	return ret;
 8007dbe:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3740      	adds	r7, #64	; 0x40
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}

08007dca <CO_CANtxBufferInit>:
		uint16_t                index,
		uint16_t                ident,
		bool_t                  rtr,
		uint8_t                 noOfBytes,
		bool_t                  syncFlag)
{
 8007dca:	b480      	push	{r7}
 8007dcc:	b087      	sub	sp, #28
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	60f8      	str	r0, [r7, #12]
 8007dd2:	4608      	mov	r0, r1
 8007dd4:	4611      	mov	r1, r2
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	4603      	mov	r3, r0
 8007dda:	817b      	strh	r3, [r7, #10]
 8007ddc:	460b      	mov	r3, r1
 8007dde:	813b      	strh	r3, [r7, #8]
 8007de0:	4613      	mov	r3, r2
 8007de2:	71fb      	strb	r3, [r7, #7]
	CO_CANtx_t *buffer = NULL;
 8007de4:	2300      	movs	r3, #0
 8007de6:	617b      	str	r3, [r7, #20]

	if((CANmodule != NULL) && (index < CANmodule->txSize)){
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d029      	beq.n	8007e42 <CO_CANtxBufferInit+0x78>
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	8a1b      	ldrh	r3, [r3, #16]
 8007df2:	897a      	ldrh	r2, [r7, #10]
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d224      	bcs.n	8007e42 <CO_CANtxBufferInit+0x78>
		/* get specific buffer */
		buffer = &CANmodule->txArray[index];
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	68da      	ldr	r2, [r3, #12]
 8007dfc:	897b      	ldrh	r3, [r7, #10]
 8007dfe:	011b      	lsls	r3, r3, #4
 8007e00:	4413      	add	r3, r2
 8007e02:	617b      	str	r3, [r7, #20]

		/* CAN identifier, DLC and rtr, bit aligned with CAN module transmit buffer.*/

		buffer->ident &= 0x7FF;
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	601a      	str	r2, [r3, #0]
		buffer->ident = ident << 2;
 8007e10:	893b      	ldrh	r3, [r7, #8]
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	461a      	mov	r2, r3
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	601a      	str	r2, [r3, #0]
		if (rtr) buffer->ident |= 0x02;
 8007e1a:	79fb      	ldrb	r3, [r7, #7]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d005      	beq.n	8007e2c <CO_CANtxBufferInit+0x62>
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f043 0202 	orr.w	r2, r3, #2
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	601a      	str	r2, [r3, #0]

		buffer->DLC = noOfBytes;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007e32:	711a      	strb	r2, [r3, #4]
		buffer->bufferFull = false;
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	2200      	movs	r2, #0
 8007e38:	735a      	strb	r2, [r3, #13]
		buffer->syncFlag = syncFlag;
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8007e40:	739a      	strb	r2, [r3, #14]
	}

	return buffer;
 8007e42:	697b      	ldr	r3, [r7, #20]
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	371c      	adds	r7, #28
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <CO_CANsend>:

/******************************************************************************/
CO_ReturnError_t CO_CANsend(CO_CANmodule_t *CANmodule, CO_CANtx_t *buffer)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b088      	sub	sp, #32
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
 8007e58:	6039      	str	r1, [r7, #0]
	CO_ReturnError_t err = CO_ERROR_NO;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	77fb      	strb	r3, [r7, #31]

	/* Verify overflow */
	if(buffer->bufferFull){
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	7b5b      	ldrb	r3, [r3, #13]
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00f      	beq.n	8007e88 <CO_CANsend+0x38>
		if(!CANmodule->firstCANtxMessage){
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	7d5b      	ldrb	r3, [r3, #21]
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d108      	bne.n	8007e84 <CO_CANsend+0x34>
			/* don't set error, if bootup message is still on buffers */
			CO_errorReport((CO_EM_t*)CANmodule->em, CO_EM_CAN_TX_OVERFLOW, CO_EMC_CAN_OVERRUN, buffer->ident);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	69d8      	ldr	r0, [r3, #28]
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f248 1210 	movw	r2, #33040	; 0x8110
 8007e7e:	2114      	movs	r1, #20
 8007e80:	f7fb fd22 	bl	80038c8 <CO_errorReport>
		}
		err = CO_ERROR_TX_OVERFLOW;
 8007e84:	23f7      	movs	r3, #247	; 0xf7
 8007e86:	77fb      	strb	r3, [r7, #31]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e88:	f3ef 8310 	mrs	r3, PRIMASK
 8007e8c:	617b      	str	r3, [r7, #20]
  return(result);
 8007e8e:	697b      	ldr	r3, [r7, #20]
	}

	uint32_t TxMailboxNum;
	/* if CAN TX buffer is free, send message */
	CO_LOCK_CAN_SEND();
 8007e90:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8007e92:	b672      	cpsid	i
}
 8007e94:	bf00      	nop

	prepareTxHeader(&TxHeader, buffer);
 8007e96:	6839      	ldr	r1, [r7, #0]
 8007e98:	481c      	ldr	r0, [pc, #112]	; (8007f0c <CO_CANsend+0xbc>)
 8007e9a:	f7ff fd74 	bl	8007986 <prepareTxHeader>

	if ((CANmodule->CANtxCount == 0) &&
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	8adb      	ldrh	r3, [r3, #22]
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d11b      	bne.n	8007ee0 <CO_CANsend+0x90>
			(HAL_CAN_GetTxMailboxesFreeLevel(CANmodule->CANbaseAddress) > 0 )) {
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4618      	mov	r0, r3
 8007eae:	f001 ff3c 	bl	8009d2a <HAL_CAN_GetTxMailboxesFreeLevel>
 8007eb2:	4603      	mov	r3, r0
	if ((CANmodule->CANtxCount == 0) &&
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d013      	beq.n	8007ee0 <CO_CANsend+0x90>
		CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	7b9b      	ldrb	r3, [r3, #14]
 8007ebc:	b2da      	uxtb	r2, r3
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	751a      	strb	r2, [r3, #20]

		if( HAL_CAN_AddTxMessage(CANmodule->CANbaseAddress,
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6818      	ldr	r0, [r3, #0]
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	1d5a      	adds	r2, r3, #5
 8007eca:	f107 030c 	add.w	r3, r7, #12
 8007ece:	490f      	ldr	r1, [pc, #60]	; (8007f0c <CO_CANsend+0xbc>)
 8007ed0:	f001 fe50 	bl	8009b74 <HAL_CAN_AddTxMessage>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d00c      	beq.n	8007ef4 <CO_CANsend+0xa4>
				&TxHeader,
				&buffer->data[0],
				&TxMailboxNum)
				!= HAL_OK)
		{
			err = CO_ERROR_HAL;
 8007eda:	23f1      	movs	r3, #241	; 0xf1
 8007edc:	77fb      	strb	r3, [r7, #31]
		if( HAL_CAN_AddTxMessage(CANmodule->CANbaseAddress,
 8007ede:	e009      	b.n	8007ef4 <CO_CANsend+0xa4>
		}
	}
	/* if no buffer is free, message will be sent in the task */
	else
	{
		buffer->bufferFull = true;
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	735a      	strb	r2, [r3, #13]
		CANmodule->CANtxCount++;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	8adb      	ldrh	r3, [r3, #22]
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	3301      	adds	r3, #1
 8007eee:	b29a      	uxth	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	82da      	strh	r2, [r3, #22]
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	f383 8810 	msr	PRIMASK, r3
}
 8007efe:	bf00      	nop
	}
	CO_UNLOCK_CAN_SEND();

	return err;
 8007f00:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	3720      	adds	r7, #32
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	20000654 	.word	0x20000654

08007f10 <CO_CANclearPendingSyncPDOs>:


/******************************************************************************/
void CO_CANclearPendingSyncPDOs(CO_CANmodule_t *CANmodule)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b088      	sub	sp, #32
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
	uint32_t tpdoDeleted = 0U;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8007f20:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f22:	68fb      	ldr	r3, [r7, #12]

	CO_LOCK_CAN_SEND();
 8007f24:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007f26:	b672      	cpsid	i
}
 8007f28:	bf00      	nop
      {
    	HAL_CAN_AbortTxRequest(CANmodule->);
      }
	 */

	if(/*messageIsOnCanBuffer && */CANmodule->bufferInhibitFlag){
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	7d1b      	ldrb	r3, [r3, #20]
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d004      	beq.n	8007f3e <CO_CANclearPendingSyncPDOs+0x2e>
		/* clear TXREQ */
		CANmodule->bufferInhibitFlag = false;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	751a      	strb	r2, [r3, #20]
		tpdoDeleted = 1U;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	61fb      	str	r3, [r7, #28]
	}
	/* delete also pending synchronous TPDOs in TX buffers */
	if(CANmodule->CANtxCount != 0U){
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	8adb      	ldrh	r3, [r3, #22]
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d025      	beq.n	8007f94 <CO_CANclearPendingSyncPDOs+0x84>
		uint16_t i;
		CO_CANtx_t *buffer = &CANmodule->txArray[0];
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	68db      	ldr	r3, [r3, #12]
 8007f4c:	617b      	str	r3, [r7, #20]
		for(i = CANmodule->txSize; i > 0U; i--){
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	8a1b      	ldrh	r3, [r3, #16]
 8007f52:	837b      	strh	r3, [r7, #26]
 8007f54:	e01b      	b.n	8007f8e <CO_CANclearPendingSyncPDOs+0x7e>
			if(buffer->bufferFull){
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	7b5b      	ldrb	r3, [r3, #13]
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d010      	beq.n	8007f82 <CO_CANclearPendingSyncPDOs+0x72>
				if(buffer->syncFlag){
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	7b9b      	ldrb	r3, [r3, #14]
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00b      	beq.n	8007f82 <CO_CANclearPendingSyncPDOs+0x72>
					buffer->bufferFull = false;
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	735a      	strb	r2, [r3, #13]
					CANmodule->CANtxCount--;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	8adb      	ldrh	r3, [r3, #22]
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	3b01      	subs	r3, #1
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	82da      	strh	r2, [r3, #22]
					tpdoDeleted = 2U;
 8007f7e:	2302      	movs	r3, #2
 8007f80:	61fb      	str	r3, [r7, #28]
				}
			}
			buffer++;
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	3310      	adds	r3, #16
 8007f86:	617b      	str	r3, [r7, #20]
		for(i = CANmodule->txSize; i > 0U; i--){
 8007f88:	8b7b      	ldrh	r3, [r7, #26]
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	837b      	strh	r3, [r7, #26]
 8007f8e:	8b7b      	ldrh	r3, [r7, #26]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1e0      	bne.n	8007f56 <CO_CANclearPendingSyncPDOs+0x46>
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	f383 8810 	msr	PRIMASK, r3
}
 8007f9e:	bf00      	nop
		}
	}
	CO_UNLOCK_CAN_SEND();


	if(tpdoDeleted != 0U){
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d007      	beq.n	8007fb6 <CO_CANclearPendingSyncPDOs+0xa6>
		CO_errorReport((CO_EM_t*)CANmodule->em, CO_EM_TPDO_OUTSIDE_WINDOW, CO_EMC_COMMUNICATION, tpdoDeleted);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	69d8      	ldr	r0, [r3, #28]
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8007fb0:	2115      	movs	r1, #21
 8007fb2:	f7fb fc89 	bl	80038c8 <CO_errorReport>
	}
}
 8007fb6:	bf00      	nop
 8007fb8:	3720      	adds	r7, #32
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}

08007fbe <CO_CANverifyErrors>:


/******************************************************************************/
void CO_CANverifyErrors(CO_CANmodule_t *CANmodule){
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b086      	sub	sp, #24
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	6078      	str	r0, [r7, #4]
	CO_EM_t* em = (CO_EM_t*)CANmodule->em;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	69db      	ldr	r3, [r3, #28]
 8007fca:	617b      	str	r3, [r7, #20]
	uint32_t HalCanErrorCode = CANmodule->CANbaseAddress->ErrorCode;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd2:	613b      	str	r3, [r7, #16]

	if(CANmodule->errOld != HalCanErrorCode)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	699b      	ldr	r3, [r3, #24]
 8007fd8:	693a      	ldr	r2, [r7, #16]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d055      	beq.n	800808a <CO_CANverifyErrors+0xcc>
	{
		CANmodule->errOld = HalCanErrorCode;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	693a      	ldr	r2, [r7, #16]
 8007fe2:	619a      	str	r2, [r3, #24]
		if(HalCanErrorCode & HAL_CAN_ERROR_BOF)
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	f003 0304 	and.w	r3, r3, #4
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d007      	beq.n	8007ffe <CO_CANverifyErrors+0x40>
		{                               /* bus off */
			CO_errorReport(em, CO_EM_CAN_TX_BUS_OFF, CO_EMC_BUS_OFF_RECOVERED, HalCanErrorCode);
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	f248 1240 	movw	r2, #33088	; 0x8140
 8007ff4:	2112      	movs	r1, #18
 8007ff6:	6978      	ldr	r0, [r7, #20]
 8007ff8:	f7fb fc66 	bl	80038c8 <CO_errorReport>
 8007ffc:	e034      	b.n	8008068 <CO_CANverifyErrors+0xaa>
		}
		else{                                               /* not bus off */
			CO_errorReset(em, CO_EM_CAN_TX_BUS_OFF, HalCanErrorCode);
 8007ffe:	693a      	ldr	r2, [r7, #16]
 8008000:	2112      	movs	r1, #18
 8008002:	6978      	ldr	r0, [r7, #20]
 8008004:	f7fb fd07 	bl	8003a16 <CO_errorReset>

			if(HalCanErrorCode & HAL_CAN_ERROR_EWG)
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	f003 0301 	and.w	r3, r3, #1
 800800e:	2b00      	cmp	r3, #0
 8008010:	d005      	beq.n	800801e <CO_CANverifyErrors+0x60>
			{     											/* bus warning */
				CO_errorReport(em, CO_EM_CAN_BUS_WARNING, CO_EMC_NO_ERROR, HalCanErrorCode);
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	2200      	movs	r2, #0
 8008016:	2101      	movs	r1, #1
 8008018:	6978      	ldr	r0, [r7, #20]
 800801a:	f7fb fc55 	bl	80038c8 <CO_errorReport>
			}
			else
			{
				//do nothing
			}
			if(HalCanErrorCode & HAL_CAN_ERROR_EPV)
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	f003 0302 	and.w	r3, r3, #2
 8008024:	2b00      	cmp	r3, #0
 8008026:	d00c      	beq.n	8008042 <CO_CANverifyErrors+0x84>
			{      											/* TX/RX bus passive */
				if(!CANmodule->firstCANtxMessage)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	7d5b      	ldrb	r3, [r3, #21]
 800802c:	b2db      	uxtb	r3, r3
 800802e:	2b00      	cmp	r3, #0
 8008030:	d11a      	bne.n	8008068 <CO_CANverifyErrors+0xaa>
				{
					CO_errorReport(em, CO_EM_CAN_TX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, HalCanErrorCode);
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	f248 1220 	movw	r2, #33056	; 0x8120
 8008038:	2107      	movs	r1, #7
 800803a:	6978      	ldr	r0, [r7, #20]
 800803c:	f7fb fc44 	bl	80038c8 <CO_errorReport>
 8008040:	e012      	b.n	8008068 <CO_CANverifyErrors+0xaa>
				{
					//do nothing
				}
			}
			else{
				bool_t isError = CO_isError(em, CO_EM_CAN_TX_BUS_PASSIVE);
 8008042:	2107      	movs	r1, #7
 8008044:	6978      	ldr	r0, [r7, #20]
 8008046:	f7fb fd88 	bl	8003b5a <CO_isError>
 800804a:	4603      	mov	r3, r0
 800804c:	73fb      	strb	r3, [r7, #15]
				if(isError)
 800804e:	7bfb      	ldrb	r3, [r7, #15]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d009      	beq.n	8008068 <CO_CANverifyErrors+0xaa>
				{
					CO_errorReset(em, CO_EM_CAN_TX_BUS_PASSIVE, HalCanErrorCode);
 8008054:	693a      	ldr	r2, [r7, #16]
 8008056:	2107      	movs	r1, #7
 8008058:	6978      	ldr	r0, [r7, #20]
 800805a:	f7fb fcdc 	bl	8003a16 <CO_errorReset>
					CO_errorReset(em, CO_EM_CAN_TX_OVERFLOW, HalCanErrorCode);
 800805e:	693a      	ldr	r2, [r7, #16]
 8008060:	2114      	movs	r1, #20
 8008062:	6978      	ldr	r0, [r7, #20]
 8008064:	f7fb fcd7 	bl	8003a16 <CO_errorReset>
				//do nothing
			}

		}

		if((HalCanErrorCode & HAL_CAN_ERROR_RX_FOV0) || (HalCanErrorCode & HAL_CAN_ERROR_RX_FOV1))
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800806e:	2b00      	cmp	r3, #0
 8008070:	d104      	bne.n	800807c <CO_CANverifyErrors+0xbe>
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008078:	2b00      	cmp	r3, #0
 800807a:	d006      	beq.n	800808a <CO_CANverifyErrors+0xcc>
		{                                 					/* CAN RX bus overflow */
			CO_errorReport(em, CO_EM_CAN_RXB_OVERFLOW, CO_EMC_CAN_OVERRUN, HalCanErrorCode);
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	f248 1210 	movw	r2, #33040	; 0x8110
 8008082:	2113      	movs	r1, #19
 8008084:	6978      	ldr	r0, [r7, #20]
 8008086:	f7fb fc1f 	bl	80038c8 <CO_errorReport>
		else
		{
			//do nothing
		}
	}
}
 800808a:	bf00      	nop
 800808c:	3718      	adds	r7, #24
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
	...

08008094 <CO_CANinterrupt_Rx>:

/*Interrupt handlers*/
/******************************************************************************/
void CO_CANinterrupt_Rx(const CO_CANmodule_t *CANmodule)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
	/* receive interrupt */

	static CO_CANrxMsg_t CANmessage;
	bool_t msgMatched = false;
 800809c:	2300      	movs	r3, #0
 800809e:	75fb      	strb	r3, [r7, #23]
	CO_CANrx_t *MsgBuff = CANmodule->rxArray; /* receive message buffer from CO_CANmodule_t object. */
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	613b      	str	r3, [r7, #16]
	HAL_CAN_GetRxMessage(CANmodule->CANbaseAddress, CAN_RX_FIFO0, &CANmessage.RxHeader, &CANmessage.data[0]);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6818      	ldr	r0, [r3, #0]
 80080aa:	4b25      	ldr	r3, [pc, #148]	; (8008140 <CO_CANinterrupt_Rx+0xac>)
 80080ac:	4a25      	ldr	r2, [pc, #148]	; (8008144 <CO_CANinterrupt_Rx+0xb0>)
 80080ae:	2100      	movs	r1, #0
 80080b0:	f001 fe70 	bl	8009d94 <HAL_CAN_GetRxMessage>

	/*dirty hack, consider change to a pointer here*/
	CANmessage.DLC = (uint8_t)CANmessage.RxHeader.DLC;
 80080b4:	4b23      	ldr	r3, [pc, #140]	; (8008144 <CO_CANinterrupt_Rx+0xb0>)
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	b2da      	uxtb	r2, r3
 80080ba:	4b22      	ldr	r3, [pc, #136]	; (8008144 <CO_CANinterrupt_Rx+0xb0>)
 80080bc:	f883 2020 	strb.w	r2, [r3, #32]
	CANmessage.ident = CANmessage.RxHeader.StdId;
 80080c0:	4b20      	ldr	r3, [pc, #128]	; (8008144 <CO_CANinterrupt_Rx+0xb0>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a1f      	ldr	r2, [pc, #124]	; (8008144 <CO_CANinterrupt_Rx+0xb0>)
 80080c6:	61d3      	str	r3, [r2, #28]

	uint32_t index;
	/* Search rxArray form CANmodule for the same CAN-ID. */
	for (index = 0; index < CANmodule->rxSize; index++)
 80080c8:	2300      	movs	r3, #0
 80080ca:	60fb      	str	r3, [r7, #12]
 80080cc:	e01d      	b.n	800810a <CO_CANinterrupt_Rx+0x76>
	{
		uint16_t msg = (((uint16_t)(CANmessage.RxHeader.StdId << 2)) | (uint16_t)(CANmessage.RxHeader.RTR));
 80080ce:	4b1d      	ldr	r3, [pc, #116]	; (8008144 <CO_CANinterrupt_Rx+0xb0>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	b29a      	uxth	r2, r3
 80080d8:	4b1a      	ldr	r3, [pc, #104]	; (8008144 <CO_CANinterrupt_Rx+0xb0>)
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	b29b      	uxth	r3, r3
 80080de:	4313      	orrs	r3, r2
 80080e0:	817b      	strh	r3, [r7, #10]
		if (((msg ^ MsgBuff->ident) & MsgBuff->mask) == 0)
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	881a      	ldrh	r2, [r3, #0]
 80080e6:	897b      	ldrh	r3, [r7, #10]
 80080e8:	4053      	eors	r3, r2
 80080ea:	b29a      	uxth	r2, r3
 80080ec:	693b      	ldr	r3, [r7, #16]
 80080ee:	885b      	ldrh	r3, [r3, #2]
 80080f0:	4013      	ands	r3, r2
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d102      	bne.n	80080fe <CO_CANinterrupt_Rx+0x6a>
		{
			msgMatched = true;
 80080f8:	2301      	movs	r3, #1
 80080fa:	75fb      	strb	r3, [r7, #23]
			break;
 80080fc:	e00b      	b.n	8008116 <CO_CANinterrupt_Rx+0x82>
		}
		MsgBuff++;
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	330c      	adds	r3, #12
 8008102:	613b      	str	r3, [r7, #16]
	for (index = 0; index < CANmodule->rxSize; index++)
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	3301      	adds	r3, #1
 8008108:	60fb      	str	r3, [r7, #12]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	891b      	ldrh	r3, [r3, #8]
 800810e:	461a      	mov	r2, r3
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	4293      	cmp	r3, r2
 8008114:	d3db      	bcc.n	80080ce <CO_CANinterrupt_Rx+0x3a>
	}

	/* Call specific function, which will process the message */
	if(msgMatched && (MsgBuff != NULL) && (MsgBuff->pFunct != NULL))
 8008116:	7dfb      	ldrb	r3, [r7, #23]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00d      	beq.n	8008138 <CO_CANinterrupt_Rx+0xa4>
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d00a      	beq.n	8008138 <CO_CANinterrupt_Rx+0xa4>
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d006      	beq.n	8008138 <CO_CANinterrupt_Rx+0xa4>
	{
		MsgBuff->pFunct(MsgBuff->object, &CANmessage);
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	693a      	ldr	r2, [r7, #16]
 8008130:	6852      	ldr	r2, [r2, #4]
 8008132:	4904      	ldr	r1, [pc, #16]	; (8008144 <CO_CANinterrupt_Rx+0xb0>)
 8008134:	4610      	mov	r0, r2
 8008136:	4798      	blx	r3
	//                buffer++;
	//            }
	//        }

	/*CubeMx HAL is responsible for clearing interrupt flags and all the dirty work. */
}
 8008138:	bf00      	nop
 800813a:	3718      	adds	r7, #24
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}
 8008140:	2000068d 	.word	0x2000068d
 8008144:	2000066c 	.word	0x2000066c

08008148 <CO_CANpolling_Tx>:


void CO_CANpolling_Tx(CO_CANmodule_t *CANmodule)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b086      	sub	sp, #24
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetTxMailboxesFreeLevel((CAN_HandleTypeDef*)CANmodule->CANbaseAddress) > 0)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4618      	mov	r0, r3
 8008156:	f001 fde8 	bl	8009d2a <HAL_CAN_GetTxMailboxesFreeLevel>
 800815a:	4603      	mov	r3, r0
 800815c:	2b00      	cmp	r3, #0
 800815e:	d047      	beq.n	80081f0 <CO_CANpolling_Tx+0xa8>
	{
		/* First CAN message (bootup) was sent successfully */
		CANmodule->firstCANtxMessage = false;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2200      	movs	r2, #0
 8008164:	755a      	strb	r2, [r3, #21]
		/* Clear flag from previous message */
		CANmodule->bufferInhibitFlag = false;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	751a      	strb	r2, [r3, #20]
		/* Are there any new messages waiting to be send */
		if(CANmodule->CANtxCount > 0U)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	8adb      	ldrh	r3, [r3, #22]
 8008170:	b29b      	uxth	r3, r3
 8008172:	2b00      	cmp	r3, #0
 8008174:	d03c      	beq.n	80081f0 <CO_CANpolling_Tx+0xa8>
		{
			uint16_t i;             /* index of transmitting message */

			/* first buffer */
			CO_CANtx_t *buffer = &CANmodule->txArray[0];
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	68db      	ldr	r3, [r3, #12]
 800817a:	613b      	str	r3, [r7, #16]
			/* search through whole array of pointers to transmit message buffers. */
			for(i = CANmodule->txSize; i > 0U; i--)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	8a1b      	ldrh	r3, [r3, #16]
 8008180:	82fb      	strh	r3, [r7, #22]
 8008182:	e02a      	b.n	80081da <CO_CANpolling_Tx+0x92>
			{
				/* if message buffer is full, send it. */
				if(buffer->bufferFull)
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	7b5b      	ldrb	r3, [r3, #13]
 8008188:	b2db      	uxtb	r3, r3
 800818a:	2b00      	cmp	r3, #0
 800818c:	d01f      	beq.n	80081ce <CO_CANpolling_Tx+0x86>
				{

					/* Copy message to CAN buffer */
					CANmodule->bufferInhibitFlag = buffer->syncFlag;
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	7b9b      	ldrb	r3, [r3, #14]
 8008192:	b2da      	uxtb	r2, r3
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	751a      	strb	r2, [r3, #20]

					uint32_t TxMailboxNum;

					prepareTxHeader(&TxHeader, buffer);
 8008198:	6939      	ldr	r1, [r7, #16]
 800819a:	4817      	ldr	r0, [pc, #92]	; (80081f8 <CO_CANpolling_Tx+0xb0>)
 800819c:	f7ff fbf3 	bl	8007986 <prepareTxHeader>
					if( HAL_CAN_AddTxMessage(CANmodule->CANbaseAddress,
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6818      	ldr	r0, [r3, #0]
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	1d5a      	adds	r2, r3, #5
 80081a8:	f107 030c 	add.w	r3, r7, #12
 80081ac:	4912      	ldr	r1, [pc, #72]	; (80081f8 <CO_CANpolling_Tx+0xb0>)
 80081ae:	f001 fce1 	bl	8009b74 <HAL_CAN_AddTxMessage>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d114      	bne.n	80081e2 <CO_CANpolling_Tx+0x9a>
					{
						;//do nothing
					}
					else
					{
						buffer->bufferFull = false;
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	2200      	movs	r2, #0
 80081bc:	735a      	strb	r2, [r3, #13]
						CANmodule->CANtxCount--;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	8adb      	ldrh	r3, [r3, #22]
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	3b01      	subs	r3, #1
 80081c6:	b29a      	uxth	r2, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	82da      	strh	r2, [r3, #22]
					}

					break;                      /* exit for loop */
 80081cc:	e009      	b.n	80081e2 <CO_CANpolling_Tx+0x9a>
				}
				else
				{
					/*do nothing*/;
				}
				buffer++;
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	3310      	adds	r3, #16
 80081d2:	613b      	str	r3, [r7, #16]
			for(i = CANmodule->txSize; i > 0U; i--)
 80081d4:	8afb      	ldrh	r3, [r7, #22]
 80081d6:	3b01      	subs	r3, #1
 80081d8:	82fb      	strh	r3, [r7, #22]
 80081da:	8afb      	ldrh	r3, [r7, #22]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d1d1      	bne.n	8008184 <CO_CANpolling_Tx+0x3c>
 80081e0:	e000      	b.n	80081e4 <CO_CANpolling_Tx+0x9c>
					break;                      /* exit for loop */
 80081e2:	bf00      	nop
			}/* end of for loop */

			/* Clear counter if no more messages */
			if(i == 0U)
 80081e4:	8afb      	ldrh	r3, [r7, #22]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d102      	bne.n	80081f0 <CO_CANpolling_Tx+0xa8>
			{
				CANmodule->CANtxCount = 0U;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	82da      	strh	r2, [r3, #22]
			{
				/*do nothing*/;
			}
		}
	}
}
 80081f0:	bf00      	nop
 80081f2:	3718      	adds	r7, #24
 80081f4:	46bd      	mov	sp, r7
 80081f6:	bd80      	pop	{r7, pc}
 80081f8:	20000654 	.word	0x20000654

080081fc <crc16_ccitt>:
/******************************************************************************/
unsigned short crc16_ccitt(
        const unsigned char     block[],
        unsigned int            blockLength,
        unsigned short          crc)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b087      	sub	sp, #28
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	4613      	mov	r3, r2
 8008208:	80fb      	strh	r3, [r7, #6]
    unsigned int i;

    for(i=0U; i<blockLength; i++){
 800820a:	2300      	movs	r3, #0
 800820c:	617b      	str	r3, [r7, #20]
 800820e:	e015      	b.n	800823c <crc16_ccitt+0x40>
        unsigned short tmp = (crc >> 8) ^ (unsigned short) block[i];
 8008210:	88fb      	ldrh	r3, [r7, #6]
 8008212:	0a1b      	lsrs	r3, r3, #8
 8008214:	b29a      	uxth	r2, r3
 8008216:	68f9      	ldr	r1, [r7, #12]
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	440b      	add	r3, r1
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	b29b      	uxth	r3, r3
 8008220:	4053      	eors	r3, r2
 8008222:	827b      	strh	r3, [r7, #18]
        crc = ((unsigned short)(crc << 8U)) ^ crc16_ccitt_table[tmp];
 8008224:	88fb      	ldrh	r3, [r7, #6]
 8008226:	021b      	lsls	r3, r3, #8
 8008228:	b29a      	uxth	r2, r3
 800822a:	8a7b      	ldrh	r3, [r7, #18]
 800822c:	4909      	ldr	r1, [pc, #36]	; (8008254 <crc16_ccitt+0x58>)
 800822e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8008232:	4053      	eors	r3, r2
 8008234:	80fb      	strh	r3, [r7, #6]
    for(i=0U; i<blockLength; i++){
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	3301      	adds	r3, #1
 800823a:	617b      	str	r3, [r7, #20]
 800823c:	697a      	ldr	r2, [r7, #20]
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	429a      	cmp	r2, r3
 8008242:	d3e5      	bcc.n	8008210 <crc16_ccitt+0x14>
    }
    return crc;
 8008244:	88fb      	ldrh	r3, [r7, #6]
}
 8008246:	4618      	mov	r0, r3
 8008248:	371c      	adds	r7, #28
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	08014a28 	.word	0x08014a28

08008258 <PCM9600begin>:
#include <stdint.h>
#include <stdbool.h>
#include <main.h>
#include <MCP9600.h>

bool PCM9600begin(PCM9600_t *module, I2C_HandleTypeDef hi2c1){
 8008258:	b084      	sub	sp, #16
 800825a:	b580      	push	{r7, lr}
 800825c:	b082      	sub	sp, #8
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
 8008262:	f107 0014 	add.w	r0, r7, #20
 8008266:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	module->hi2c = hi2c1;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4618      	mov	r0, r3
 800826e:	f107 0314 	add.w	r3, r7, #20
 8008272:	224c      	movs	r2, #76	; 0x4c
 8008274:	4619      	mov	r1, r3
 8008276:	f009 fb23 	bl	80118c0 <memcpy>
	module->sensor_ID = 0x80;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2280      	movs	r2, #128	; 0x80
 800827e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return 0;
 8008282:	2300      	movs	r3, #0
}
 8008284:	4618      	mov	r0, r3
 8008286:	3708      	adds	r7, #8
 8008288:	46bd      	mov	sp, r7
 800828a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800828e:	b004      	add	sp, #16
 8008290:	4770      	bx	lr

08008292 <getThermocoupleTemp>:
}

/*----------------------------- Sensor Measurements ---------------------*/

uint8_t getThermocoupleTemp(PCM9600_t *module, bool units)
{
 8008292:	b580      	push	{r7, lr}
 8008294:	b084      	sub	sp, #16
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
 800829a:	460b      	mov	r3, r1
 800829c:	70fb      	strb	r3, [r7, #3]
  int16_t raw = readDoubleRegister(module, HOT_JUNC_TEMP);
 800829e:	2100      	movs	r1, #0
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	f000 f822 	bl	80082ea <readDoubleRegister>
 80082a6:	4603      	mov	r3, r0
 80082a8:	81fb      	strh	r3, [r7, #14]
  uint8_t LSB = raw & 0x00FF;
 80082aa:	89fb      	ldrh	r3, [r7, #14]
 80082ac:	737b      	strb	r3, [r7, #13]
  uint8_t MSB = raw>>8;
 80082ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80082b2:	121b      	asrs	r3, r3, #8
 80082b4:	b21b      	sxth	r3, r3
 80082b6:	733b      	strb	r3, [r7, #12]

  if((MSB & 0x80) == 0x80){
 80082b8:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	da08      	bge.n	80082d2 <getThermocoupleTemp+0x40>
	  return(((MSB*16)+(LSB/16))-4096);
 80082c0:	7b3b      	ldrb	r3, [r7, #12]
 80082c2:	011b      	lsls	r3, r3, #4
 80082c4:	b2da      	uxtb	r2, r3
 80082c6:	7b7b      	ldrb	r3, [r7, #13]
 80082c8:	091b      	lsrs	r3, r3, #4
 80082ca:	b2db      	uxtb	r3, r3
 80082cc:	4413      	add	r3, r2
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	e007      	b.n	80082e2 <getThermocoupleTemp+0x50>
  }
  else{
	  return(((MSB*16)+(LSB/16)));
 80082d2:	7b3b      	ldrb	r3, [r7, #12]
 80082d4:	011b      	lsls	r3, r3, #4
 80082d6:	b2da      	uxtb	r2, r3
 80082d8:	7b7b      	ldrb	r3, [r7, #13]
 80082da:	091b      	lsrs	r3, r3, #4
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	4413      	add	r3, r2
 80082e0:	b2db      	uxtb	r3, r3
  }
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}

080082ea <readDoubleRegister>:
  return read8bits;

}

uint16_t readDoubleRegister(PCM9600_t *module, MCP9600_Register reg)
{
 80082ea:	b580      	push	{r7, lr}
 80082ec:	b086      	sub	sp, #24
 80082ee:	af02      	add	r7, sp, #8
 80082f0:	6078      	str	r0, [r7, #4]
 80082f2:	460b      	mov	r3, r1
 80082f4:	70fb      	strb	r3, [r7, #3]
  //Attempt to read the register until we exit with no error code
  //This attempts to fix the bug where clock stretching sometimes failes, as
  //described in the MCP9600 eratta
	uint8_t read[2]={0,0};
 80082f6:	2300      	movs	r3, #0
 80082f8:	81bb      	strh	r3, [r7, #12]
	uint16_t read16bits = 0;
 80082fa:	2300      	movs	r3, #0
 80082fc:	81fb      	strh	r3, [r7, #14]

	while(HAL_I2C_Master_Transmit(&module->hi2c, 0xCE, &reg, 1, HAL_MAX_DELAY) != HAL_OK);
 80082fe:	bf00      	nop
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	1cfa      	adds	r2, r7, #3
 8008304:	f04f 33ff 	mov.w	r3, #4294967295
 8008308:	9300      	str	r3, [sp, #0]
 800830a:	2301      	movs	r3, #1
 800830c:	21ce      	movs	r1, #206	; 0xce
 800830e:	f002 fe53 	bl	800afb8 <HAL_I2C_Master_Transmit>
 8008312:	4603      	mov	r3, r0
 8008314:	2b00      	cmp	r3, #0
 8008316:	d1f3      	bne.n	8008300 <readDoubleRegister+0x16>
	while(HAL_I2C_IsDeviceReady(&module->hi2c,0xCE,10,200)!=HAL_OK);
 8008318:	bf00      	nop
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	23c8      	movs	r3, #200	; 0xc8
 800831e:	220a      	movs	r2, #10
 8008320:	21ce      	movs	r1, #206	; 0xce
 8008322:	f003 f833 	bl	800b38c <HAL_I2C_IsDeviceReady>
 8008326:	4603      	mov	r3, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	d1f6      	bne.n	800831a <readDoubleRegister+0x30>
	while(HAL_I2C_Master_Receive(&module->hi2c, 0XCF, read, sizeof(read), HAL_MAX_DELAY)!= HAL_OK);
 800832c:	bf00      	nop
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f107 020c 	add.w	r2, r7, #12
 8008334:	f04f 33ff 	mov.w	r3, #4294967295
 8008338:	9300      	str	r3, [sp, #0]
 800833a:	2302      	movs	r3, #2
 800833c:	21cf      	movs	r1, #207	; 0xcf
 800833e:	f002 ff2f 	bl	800b1a0 <HAL_I2C_Master_Receive>
 8008342:	4603      	mov	r3, r0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1f2      	bne.n	800832e <readDoubleRegister+0x44>
	read16bits = (read[0] << 8) | read[1];
 8008348:	7b3b      	ldrb	r3, [r7, #12]
 800834a:	021b      	lsls	r3, r3, #8
 800834c:	b21a      	sxth	r2, r3
 800834e:	7b7b      	ldrb	r3, [r7, #13]
 8008350:	b21b      	sxth	r3, r3
 8008352:	4313      	orrs	r3, r2
 8008354:	b21b      	sxth	r3, r3
 8008356:	81fb      	strh	r3, [r7, #14]
	return read16bits;
 8008358:	89fb      	ldrh	r3, [r7, #14]


}
 800835a:	4618      	mov	r0, r3
 800835c:	3710      	adds	r7, #16
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}

08008362 <PCA9685begin>:
#include <main.h>
#include <PCA9685.h>

PCA9685_ReturnError_t errPCA9685 = 0;

bool PCA9685begin(PCA9685_t *module, I2C_HandleTypeDef hi2c1, uint8_t prescale){
 8008362:	b084      	sub	sp, #16
 8008364:	b580      	push	{r7, lr}
 8008366:	b082      	sub	sp, #8
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	f107 0014 	add.w	r0, r7, #20
 8008370:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	module->hi2c = hi2c1;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	4618      	mov	r0, r3
 8008378:	f107 0314 	add.w	r3, r7, #20
 800837c:	224c      	movs	r2, #76	; 0x4c
 800837e:	4619      	mov	r1, r3
 8008380:	f009 fa9e 	bl	80118c0 <memcpy>
	module->sensor_ID = 0x80;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2280      	movs	r2, #128	; 0x80
 8008388:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return 0;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3708      	adds	r7, #8
 8008392:	46bd      	mov	sp, r7
 8008394:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008398:	b004      	add	sp, #16
 800839a:	4770      	bx	lr

0800839c <pca9685_init>:
	//HAL_I2C_Master_Receive(hi2c,address,res,1,1);
	return res;
}

void pca9685_init(PCA9685_t *module)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af02      	add	r7, sp, #8
 80083a2:	6078      	str	r0, [r7, #4]
 uint8_t initStruct[2];
 uint8_t prescale = 0x03; // hardcoded
 80083a4:	2303      	movs	r3, #3
 80083a6:	73fb      	strb	r3, [r7, #15]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, 0x80, PCA9685_MODE1, 1, 1);
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	2301      	movs	r3, #1
 80083ac:	9300      	str	r3, [sp, #0]
 80083ae:	2301      	movs	r3, #1
 80083b0:	2200      	movs	r2, #0
 80083b2:	2180      	movs	r1, #128	; 0x80
 80083b4:	f002 fe00 	bl	800afb8 <HAL_I2C_Master_Transmit>
 80083b8:	4603      	mov	r3, r0
 80083ba:	461a      	mov	r2, r3
 80083bc:	4b32      	ldr	r3, [pc, #200]	; (8008488 <pca9685_init+0xec>)
 80083be:	701a      	strb	r2, [r3, #0]
 uint8_t oldmode = 0x00; // hardcoded
 80083c0:	2300      	movs	r3, #0
 80083c2:	73bb      	strb	r3, [r7, #14]
 //uint8_t oldmode = PCA9685_read(hi2c,address,PCA9685_MODE1);
 // HAL_I2C_Master_Receive(hi2c, address, &oldmode, 1, 1);
 uint8_t newmode = ((oldmode & 0x7F) | 0x10);
 80083c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083c8:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 80083cc:	b25b      	sxtb	r3, r3
 80083ce:	f043 0310 	orr.w	r3, r3, #16
 80083d2:	b25b      	sxtb	r3, r3
 80083d4:	737b      	strb	r3, [r7, #13]
 initStruct[0] = PCA9685_MODE1;
 80083d6:	2300      	movs	r3, #0
 80083d8:	723b      	strb	r3, [r7, #8]
 initStruct[1] = newmode;
 80083da:	7b7b      	ldrb	r3, [r7, #13]
 80083dc:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80083e6:	b299      	uxth	r1, r3
 80083e8:	f107 0208 	add.w	r2, r7, #8
 80083ec:	2301      	movs	r3, #1
 80083ee:	9300      	str	r3, [sp, #0]
 80083f0:	2302      	movs	r3, #2
 80083f2:	f002 fde1 	bl	800afb8 <HAL_I2C_Master_Transmit>
 80083f6:	4603      	mov	r3, r0
 80083f8:	461a      	mov	r2, r3
 80083fa:	4b23      	ldr	r3, [pc, #140]	; (8008488 <pca9685_init+0xec>)
 80083fc:	701a      	strb	r2, [r3, #0]
 //initStruct[0] = 0xFE;
 initStruct[1] = prescale;
 80083fe:	7bfb      	ldrb	r3, [r7, #15]
 8008400:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800840a:	b299      	uxth	r1, r3
 800840c:	f107 0208 	add.w	r2, r7, #8
 8008410:	2301      	movs	r3, #1
 8008412:	9300      	str	r3, [sp, #0]
 8008414:	2302      	movs	r3, #2
 8008416:	f002 fdcf 	bl	800afb8 <HAL_I2C_Master_Transmit>
 800841a:	4603      	mov	r3, r0
 800841c:	461a      	mov	r2, r3
 800841e:	4b1a      	ldr	r3, [pc, #104]	; (8008488 <pca9685_init+0xec>)
 8008420:	701a      	strb	r2, [r3, #0]
 //initStruct[0] = PCA9685_MODE1;
 initStruct[1] = oldmode;
 8008422:	7bbb      	ldrb	r3, [r7, #14]
 8008424:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800842e:	b299      	uxth	r1, r3
 8008430:	f107 0208 	add.w	r2, r7, #8
 8008434:	2301      	movs	r3, #1
 8008436:	9300      	str	r3, [sp, #0]
 8008438:	2302      	movs	r3, #2
 800843a:	f002 fdbd 	bl	800afb8 <HAL_I2C_Master_Transmit>
 800843e:	4603      	mov	r3, r0
 8008440:	461a      	mov	r2, r3
 8008442:	4b11      	ldr	r3, [pc, #68]	; (8008488 <pca9685_init+0xec>)
 8008444:	701a      	strb	r2, [r3, #0]
 //osDelay(5);
 initStruct[1] = (oldmode | 0xA1);
 8008446:	7bbb      	ldrb	r3, [r7, #14]
 8008448:	f063 035e 	orn	r3, r3, #94	; 0x5e
 800844c:	b2db      	uxtb	r3, r3
 800844e:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008458:	b299      	uxth	r1, r3
 800845a:	f107 0208 	add.w	r2, r7, #8
 800845e:	2301      	movs	r3, #1
 8008460:	9300      	str	r3, [sp, #0]
 8008462:	2302      	movs	r3, #2
 8008464:	f002 fda8 	bl	800afb8 <HAL_I2C_Master_Transmit>
 8008468:	4603      	mov	r3, r0
 800846a:	461a      	mov	r2, r3
 800846c:	4b06      	ldr	r3, [pc, #24]	; (8008488 <pca9685_init+0xec>)
 800846e:	701a      	strb	r2, [r3, #0]
 //turn off all LED
 //all_led_off(address);
 if(errPCA9685){
 8008470:	4b05      	ldr	r3, [pc, #20]	; (8008488 <pca9685_init+0xec>)
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d002      	beq.n	800847e <pca9685_init+0xe2>
	 errPCA9685=0;
 8008478:	4b03      	ldr	r3, [pc, #12]	; (8008488 <pca9685_init+0xec>)
 800847a:	2200      	movs	r2, #0
 800847c:	701a      	strb	r2, [r3, #0]
 }
}
 800847e:	bf00      	nop
 8008480:	3710      	adds	r7, #16
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
 8008486:	bf00      	nop
 8008488:	20000698 	.word	0x20000698

0800848c <pca9685_pwm>:

void pca9685_pwm(PCA9685_t *module, uint8_t num, uint16_t on, uint16_t off)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b088      	sub	sp, #32
 8008490:	af02      	add	r7, sp, #8
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	4608      	mov	r0, r1
 8008496:	4611      	mov	r1, r2
 8008498:	461a      	mov	r2, r3
 800849a:	4603      	mov	r3, r0
 800849c:	72fb      	strb	r3, [r7, #11]
 800849e:	460b      	mov	r3, r1
 80084a0:	813b      	strh	r3, [r7, #8]
 80084a2:	4613      	mov	r3, r2
 80084a4:	80fb      	strh	r3, [r7, #6]
	uint8_t outputBuffer[] = {0x06 + 4*num, on, (on >> 8), off, (off >> 8)};
 80084a6:	7afb      	ldrb	r3, [r7, #11]
 80084a8:	009b      	lsls	r3, r3, #2
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	3306      	adds	r3, #6
 80084ae:	b2db      	uxtb	r3, r3
 80084b0:	743b      	strb	r3, [r7, #16]
 80084b2:	893b      	ldrh	r3, [r7, #8]
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	747b      	strb	r3, [r7, #17]
 80084b8:	893b      	ldrh	r3, [r7, #8]
 80084ba:	0a1b      	lsrs	r3, r3, #8
 80084bc:	b29b      	uxth	r3, r3
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	74bb      	strb	r3, [r7, #18]
 80084c2:	88fb      	ldrh	r3, [r7, #6]
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	74fb      	strb	r3, [r7, #19]
 80084c8:	88fb      	ldrh	r3, [r7, #6]
 80084ca:	0a1b      	lsrs	r3, r3, #8
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	753b      	strb	r3, [r7, #20]
	HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, outputBuffer, sizeof(outputBuffer), 1);
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80084da:	b299      	uxth	r1, r3
 80084dc:	f107 0210 	add.w	r2, r7, #16
 80084e0:	2301      	movs	r3, #1
 80084e2:	9300      	str	r3, [sp, #0]
 80084e4:	2305      	movs	r3, #5
 80084e6:	f002 fd67 	bl	800afb8 <HAL_I2C_Master_Transmit>
}
 80084ea:	bf00      	nop
 80084ec:	3718      	adds	r7, #24
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	0000      	movs	r0, r0
 80084f4:	0000      	movs	r0, r0
	...

080084f8 <PID>:
 *    reliable defaults, so we need to have the user set them.
 ***************************************************************************/

void PID(PID_t *pid,double* Input, double* Output, double* Setpoint,
        double Kp, double Ki, double Kd, int POn, int ControllerDirection)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b08a      	sub	sp, #40	; 0x28
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6278      	str	r0, [r7, #36]	; 0x24
 8008500:	6239      	str	r1, [r7, #32]
 8008502:	61fa      	str	r2, [r7, #28]
 8008504:	61bb      	str	r3, [r7, #24]
 8008506:	ed87 0b04 	vstr	d0, [r7, #16]
 800850a:	ed87 1b02 	vstr	d1, [r7, #8]
 800850e:	ed87 2b00 	vstr	d2, [r7]

	pid->myOutput = Output;
 8008512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008514:	69fa      	ldr	r2, [r7, #28]
 8008516:	63da      	str	r2, [r3, #60]	; 0x3c
	pid->myInput = Input;
 8008518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800851a:	6a3a      	ldr	r2, [r7, #32]
 800851c:	639a      	str	r2, [r3, #56]	; 0x38
	pid->mySetpoint = Setpoint;
 800851e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008520:	69ba      	ldr	r2, [r7, #24]
 8008522:	641a      	str	r2, [r3, #64]	; 0x40
    inAuto = false;
 8008524:	4b18      	ldr	r3, [pc, #96]	; (8008588 <PID+0x90>)
 8008526:	2200      	movs	r2, #0
 8008528:	701a      	strb	r2, [r3, #0]

    SetOutputLimits(pid, 0, 65535);				//default output limit corresponds to
 800852a:	ed9f 1b13 	vldr	d1, [pc, #76]	; 8008578 <PID+0x80>
 800852e:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8008580 <PID+0x88>
 8008532:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008534:	f000 f8d2 	bl	80086dc <SetOutputLimits>
												//the arduino pwm limits

    pid->SampleTime = 100;							//default Controller Sample Time is 0.1 seconds
 8008538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853a:	2264      	movs	r2, #100	; 0x64
 800853c:	659a      	str	r2, [r3, #88]	; 0x58

    SetControllerDirection(pid, ControllerDirection);
 800853e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008540:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008542:	f000 f997 	bl	8008874 <SetControllerDirection>
    SetTunings(pid, Kp, Ki, Kd, POn);
 8008546:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008548:	ed97 2b00 	vldr	d2, [r7]
 800854c:	ed97 1b02 	vldr	d1, [r7, #8]
 8008550:	ed97 0b04 	vldr	d0, [r7, #16]
 8008554:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008556:	f000 f819 	bl	800858c <SetTunings>

    pid->lastTime = xTaskGetTickCount()-pid->SampleTime;
 800855a:	f007 fec7 	bl	80102ec <xTaskGetTickCount>
 800855e:	4603      	mov	r3, r0
 8008560:	461a      	mov	r2, r3
 8008562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008566:	1ad2      	subs	r2, r2, r3
 8008568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800856a:	645a      	str	r2, [r3, #68]	; 0x44
}
 800856c:	bf00      	nop
 800856e:	3728      	adds	r7, #40	; 0x28
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}
 8008574:	f3af 8000 	nop.w
 8008578:	00000000 	.word	0x00000000
 800857c:	40efffe0 	.word	0x40efffe0
	...
 8008588:	20008aac 	.word	0x20008aac

0800858c <SetTunings>:
 * This function allows the controller's dynamic performance to be adjusted.
 * it's called automatically from the constructor, but tunings can also
 * be adjusted on the fly during normal operation
 ******************************************************************************/
void SetTunings(PID_t *pid,double Kp, double Ki, double Kd, int POn)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b08a      	sub	sp, #40	; 0x28
 8008590:	af00      	add	r7, sp, #0
 8008592:	61f8      	str	r0, [r7, #28]
 8008594:	ed87 0b04 	vstr	d0, [r7, #16]
 8008598:	ed87 1b02 	vstr	d1, [r7, #8]
 800859c:	ed87 2b00 	vstr	d2, [r7]
 80085a0:	61b9      	str	r1, [r7, #24]
   if (Kp<0 || Ki<0 || Kd<0) return;
 80085a2:	f04f 0200 	mov.w	r2, #0
 80085a6:	f04f 0300 	mov.w	r3, #0
 80085aa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80085ae:	f7f8 fa95 	bl	8000adc <__aeabi_dcmplt>
 80085b2:	4603      	mov	r3, r0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f040 8088 	bne.w	80086ca <SetTunings+0x13e>
 80085ba:	f04f 0200 	mov.w	r2, #0
 80085be:	f04f 0300 	mov.w	r3, #0
 80085c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80085c6:	f7f8 fa89 	bl	8000adc <__aeabi_dcmplt>
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d17c      	bne.n	80086ca <SetTunings+0x13e>
 80085d0:	f04f 0200 	mov.w	r2, #0
 80085d4:	f04f 0300 	mov.w	r3, #0
 80085d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80085dc:	f7f8 fa7e 	bl	8000adc <__aeabi_dcmplt>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d171      	bne.n	80086ca <SetTunings+0x13e>

   pid->pOn = POn;
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	69ba      	ldr	r2, [r7, #24]
 80085ea:	635a      	str	r2, [r3, #52]	; 0x34
   pOnE = POn == P_ON_E;
 80085ec:	69bb      	ldr	r3, [r7, #24]
 80085ee:	2b01      	cmp	r3, #1
 80085f0:	bf0c      	ite	eq
 80085f2:	2301      	moveq	r3, #1
 80085f4:	2300      	movne	r3, #0
 80085f6:	b2da      	uxtb	r2, r3
 80085f8:	4b36      	ldr	r3, [pc, #216]	; (80086d4 <SetTunings+0x148>)
 80085fa:	701a      	strb	r2, [r3, #0]

   pid->dispKp = Kp; pid->dispKi = Ki; pid->dispKd = Kd;
 80085fc:	69f9      	ldr	r1, [r7, #28]
 80085fe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008602:	e9c1 2300 	strd	r2, r3, [r1]
 8008606:	69f9      	ldr	r1, [r7, #28]
 8008608:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800860c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8008610:	69f9      	ldr	r1, [r7, #28]
 8008612:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008616:	e9c1 2304 	strd	r2, r3, [r1, #16]

   double SampleTimeInSec = ((double)pid->SampleTime)/1000;
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800861e:	4618      	mov	r0, r3
 8008620:	f7f7 ff70 	bl	8000504 <__aeabi_ui2d>
 8008624:	f04f 0200 	mov.w	r2, #0
 8008628:	4b2b      	ldr	r3, [pc, #172]	; (80086d8 <SetTunings+0x14c>)
 800862a:	f7f8 f90f 	bl	800084c <__aeabi_ddiv>
 800862e:	4602      	mov	r2, r0
 8008630:	460b      	mov	r3, r1
 8008632:	e9c7 2308 	strd	r2, r3, [r7, #32]
   pid->kp = Kp;
 8008636:	69f9      	ldr	r1, [r7, #28]
 8008638:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800863c:	e9c1 2306 	strd	r2, r3, [r1, #24]
   pid->ki = Ki * SampleTimeInSec;
 8008640:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008644:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008648:	f7f7 ffd6 	bl	80005f8 <__aeabi_dmul>
 800864c:	4602      	mov	r2, r0
 800864e:	460b      	mov	r3, r1
 8008650:	69f9      	ldr	r1, [r7, #28]
 8008652:	e9c1 2308 	strd	r2, r3, [r1, #32]
   pid->kd = Kd / SampleTimeInSec;
 8008656:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800865a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800865e:	f7f8 f8f5 	bl	800084c <__aeabi_ddiv>
 8008662:	4602      	mov	r2, r0
 8008664:	460b      	mov	r3, r1
 8008666:	69f9      	ldr	r1, [r7, #28]
 8008668:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

  if(pid->controllerDirection ==REVERSE)
 800866c:	69fb      	ldr	r3, [r7, #28]
 800866e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008670:	2b01      	cmp	r3, #1
 8008672:	d12b      	bne.n	80086cc <SetTunings+0x140>
   {
	  pid->kp = (0 - pid->kp);
 8008674:	69fb      	ldr	r3, [r7, #28]
 8008676:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800867a:	f04f 0000 	mov.w	r0, #0
 800867e:	f04f 0100 	mov.w	r1, #0
 8008682:	f7f7 fe01 	bl	8000288 <__aeabi_dsub>
 8008686:	4602      	mov	r2, r0
 8008688:	460b      	mov	r3, r1
 800868a:	69f9      	ldr	r1, [r7, #28]
 800868c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	  pid->ki = (0 - pid->ki);
 8008690:	69fb      	ldr	r3, [r7, #28]
 8008692:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008696:	f04f 0000 	mov.w	r0, #0
 800869a:	f04f 0100 	mov.w	r1, #0
 800869e:	f7f7 fdf3 	bl	8000288 <__aeabi_dsub>
 80086a2:	4602      	mov	r2, r0
 80086a4:	460b      	mov	r3, r1
 80086a6:	69f9      	ldr	r1, [r7, #28]
 80086a8:	e9c1 2308 	strd	r2, r3, [r1, #32]
	  pid->kd = (0 - pid->kd);
 80086ac:	69fb      	ldr	r3, [r7, #28]
 80086ae:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80086b2:	f04f 0000 	mov.w	r0, #0
 80086b6:	f04f 0100 	mov.w	r1, #0
 80086ba:	f7f7 fde5 	bl	8000288 <__aeabi_dsub>
 80086be:	4602      	mov	r2, r0
 80086c0:	460b      	mov	r3, r1
 80086c2:	69f9      	ldr	r1, [r7, #28]
 80086c4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 80086c8:	e000      	b.n	80086cc <SetTunings+0x140>
   if (Kp<0 || Ki<0 || Kd<0) return;
 80086ca:	bf00      	nop
   }
}
 80086cc:	3728      	adds	r7, #40	; 0x28
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	20008a5a 	.word	0x20008a5a
 80086d8:	408f4000 	.word	0x408f4000

080086dc <SetOutputLimits>:
 *  be doing a time window and will need 0-8000 or something.  or maybe they'll
 *  want to clamp it from 0-125.  who knows.  at any rate, that can all be done
 *  here.
 **************************************************************************/
void SetOutputLimits(PID_t *pid,double Min, double Max)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	b086      	sub	sp, #24
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6178      	str	r0, [r7, #20]
 80086e4:	ed87 0b02 	vstr	d0, [r7, #8]
 80086e8:	ed87 1b00 	vstr	d1, [r7]
   if(Min >= Max) return;
 80086ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086f0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80086f4:	f7f8 fa06 	bl	8000b04 <__aeabi_dcmpge>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d158      	bne.n	80087b0 <SetOutputLimits+0xd4>
   pid->outMin = Min;
 80086fe:	6979      	ldr	r1, [r7, #20]
 8008700:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008704:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
   pid->outMax = Max;
 8008708:	6979      	ldr	r1, [r7, #20]
 800870a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800870e:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

   if(inAuto)
 8008712:	4b29      	ldr	r3, [pc, #164]	; (80087b8 <SetOutputLimits+0xdc>)
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d04b      	beq.n	80087b2 <SetOutputLimits+0xd6>
   {
	   if(*pid->myOutput > pid->outMax) *pid->myOutput = pid->outMax;
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800871e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008728:	f7f8 f9f6 	bl	8000b18 <__aeabi_dcmpgt>
 800872c:	4603      	mov	r3, r0
 800872e:	2b00      	cmp	r3, #0
 8008730:	d007      	beq.n	8008742 <SetOutputLimits+0x66>
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800873c:	e9c1 2300 	strd	r2, r3, [r1]
 8008740:	e012      	b.n	8008768 <SetOutputLimits+0x8c>
	   else if(*pid->myOutput < pid->outMin) *pid->myOutput = pid->outMin;
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008746:	e9d3 0100 	ldrd	r0, r1, [r3]
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008750:	f7f8 f9c4 	bl	8000adc <__aeabi_dcmplt>
 8008754:	4603      	mov	r3, r0
 8008756:	2b00      	cmp	r3, #0
 8008758:	d006      	beq.n	8008768 <SetOutputLimits+0x8c>
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008764:	e9c1 2300 	strd	r2, r3, [r1]

	   if(pid->outputSum > pid->outMax) pid->outputSum= pid->outMax;
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008774:	f7f8 f9d0 	bl	8000b18 <__aeabi_dcmpgt>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d006      	beq.n	800878c <SetOutputLimits+0xb0>
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008784:	6979      	ldr	r1, [r7, #20]
 8008786:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 800878a:	e012      	b.n	80087b2 <SetOutputLimits+0xd6>
	   else if(pid->outputSum < pid->outMin) pid->outputSum= pid->outMin;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008798:	f7f8 f9a0 	bl	8000adc <__aeabi_dcmplt>
 800879c:	4603      	mov	r3, r0
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d007      	beq.n	80087b2 <SetOutputLimits+0xd6>
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80087a8:	6979      	ldr	r1, [r7, #20]
 80087aa:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 80087ae:	e000      	b.n	80087b2 <SetOutputLimits+0xd6>
   if(Min >= Max) return;
 80087b0:	bf00      	nop
   }
}
 80087b2:	3718      	adds	r7, #24
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	20008aac 	.word	0x20008aac

080087bc <SetMode>:
 * Allows the controller Mode to be set to manual (0) or Automatic (non-zero)
 * when the transition from manual to auto occurs, the controller is
 * automatically initialized
 ******************************************************************************/
void SetMode(PID_t *pid, int Mode)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b084      	sub	sp, #16
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
    bool newAuto = (Mode == AUTOMATIC);
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	bf0c      	ite	eq
 80087cc:	2301      	moveq	r3, #1
 80087ce:	2300      	movne	r3, #0
 80087d0:	73fb      	strb	r3, [r7, #15]
    if(newAuto && !inAuto)
 80087d2:	7bfb      	ldrb	r3, [r7, #15]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d009      	beq.n	80087ec <SetMode+0x30>
 80087d8:	4b08      	ldr	r3, [pc, #32]	; (80087fc <SetMode+0x40>)
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	f083 0301 	eor.w	r3, r3, #1
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d002      	beq.n	80087ec <SetMode+0x30>
    {  /*we just went from manual to auto*/
        Initialize(pid);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 f80a 	bl	8008800 <Initialize>
    }
    inAuto = newAuto;
 80087ec:	4a03      	ldr	r2, [pc, #12]	; (80087fc <SetMode+0x40>)
 80087ee:	7bfb      	ldrb	r3, [r7, #15]
 80087f0:	7013      	strb	r3, [r2, #0]
}
 80087f2:	bf00      	nop
 80087f4:	3710      	adds	r7, #16
 80087f6:	46bd      	mov	sp, r7
 80087f8:	bd80      	pop	{r7, pc}
 80087fa:	bf00      	nop
 80087fc:	20008aac 	.word	0x20008aac

08008800 <Initialize>:
/* Initialize()****************************************************************
 *	does all the things that need to happen to ensure a bumpless transfer
 *  from manual to automatic mode.
 ******************************************************************************/
void Initialize(PID_t *pid)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b082      	sub	sp, #8
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
	pid->outputSum = *pid->myOutput;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800880c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008810:	6879      	ldr	r1, [r7, #4]
 8008812:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	pid->lastInput = *pid->myInput;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881e:	6879      	ldr	r1, [r7, #4]
 8008820:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
   if(pid->outputSum > pid->outMax) pid->outputSum = pid->outMax;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008830:	f7f8 f972 	bl	8000b18 <__aeabi_dcmpgt>
 8008834:	4603      	mov	r3, r0
 8008836:	2b00      	cmp	r3, #0
 8008838:	d006      	beq.n	8008848 <Initialize+0x48>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8008840:	6879      	ldr	r1, [r7, #4]
 8008842:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
   else if(pid->outputSum < pid->outMin) pid->outputSum = pid->outMin;
}
 8008846:	e011      	b.n	800886c <Initialize+0x6c>
   else if(pid->outputSum < pid->outMin) pid->outputSum = pid->outMin;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008854:	f7f8 f942 	bl	8000adc <__aeabi_dcmplt>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d100      	bne.n	8008860 <Initialize+0x60>
}
 800885e:	e005      	b.n	800886c <Initialize+0x6c>
   else if(pid->outputSum < pid->outMin) pid->outputSum = pid->outMin;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8008866:	6879      	ldr	r1, [r7, #4]
 8008868:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
}
 800886c:	bf00      	nop
 800886e:	3708      	adds	r7, #8
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}

08008874 <SetControllerDirection>:
 * to +Input) or a REVERSE acting process(+Output leads to -Input.)  we need to
 * know which one, because otherwise we may increase the output when we should
 * be decreasing.  This is called from the constructor.
 ******************************************************************************/
void SetControllerDirection(PID_t *pid,int Direction)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b082      	sub	sp, #8
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
 800887c:	6039      	str	r1, [r7, #0]
   if(inAuto && Direction !=pid->controllerDirection)
 800887e:	4b1d      	ldr	r3, [pc, #116]	; (80088f4 <SetControllerDirection+0x80>)
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d02e      	beq.n	80088e4 <SetControllerDirection+0x70>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800888a:	683a      	ldr	r2, [r7, #0]
 800888c:	429a      	cmp	r2, r3
 800888e:	d029      	beq.n	80088e4 <SetControllerDirection+0x70>
   {
	   pid->kp = (0 - pid->kp);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8008896:	f04f 0000 	mov.w	r0, #0
 800889a:	f04f 0100 	mov.w	r1, #0
 800889e:	f7f7 fcf3 	bl	8000288 <__aeabi_dsub>
 80088a2:	4602      	mov	r2, r0
 80088a4:	460b      	mov	r3, r1
 80088a6:	6879      	ldr	r1, [r7, #4]
 80088a8:	e9c1 2306 	strd	r2, r3, [r1, #24]
	   pid->ki = (0 - pid->ki);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088b2:	f04f 0000 	mov.w	r0, #0
 80088b6:	f04f 0100 	mov.w	r1, #0
 80088ba:	f7f7 fce5 	bl	8000288 <__aeabi_dsub>
 80088be:	4602      	mov	r2, r0
 80088c0:	460b      	mov	r3, r1
 80088c2:	6879      	ldr	r1, [r7, #4]
 80088c4:	e9c1 2308 	strd	r2, r3, [r1, #32]
	   pid->kd = (0 - pid->kd);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80088ce:	f04f 0000 	mov.w	r0, #0
 80088d2:	f04f 0100 	mov.w	r1, #0
 80088d6:	f7f7 fcd7 	bl	8000288 <__aeabi_dsub>
 80088da:	4602      	mov	r2, r0
 80088dc:	460b      	mov	r3, r1
 80088de:	6879      	ldr	r1, [r7, #4]
 80088e0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
   }
   pid->controllerDirection = Direction;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	683a      	ldr	r2, [r7, #0]
 80088e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80088ea:	bf00      	nop
 80088ec:	3708      	adds	r7, #8
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
 80088f2:	bf00      	nop
 80088f4:	20008aac 	.word	0x20008aac

080088f8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80088fe:	2300      	movs	r3, #0
 8008900:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008902:	2003      	movs	r0, #3
 8008904:	f001 fe9b 	bl	800a63e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008908:	2000      	movs	r0, #0
 800890a:	f7f9 fd35 	bl	8002378 <HAL_InitTick>
 800890e:	4603      	mov	r3, r0
 8008910:	2b00      	cmp	r3, #0
 8008912:	d002      	beq.n	800891a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008914:	2301      	movs	r3, #1
 8008916:	71fb      	strb	r3, [r7, #7]
 8008918:	e001      	b.n	800891e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800891a:	f7f9 fd05 	bl	8002328 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800891e:	79fb      	ldrb	r3, [r7, #7]
}
 8008920:	4618      	mov	r0, r3
 8008922:	3708      	adds	r7, #8
 8008924:	46bd      	mov	sp, r7
 8008926:	bd80      	pop	{r7, pc}

08008928 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008928:	b480      	push	{r7}
 800892a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800892c:	4b06      	ldr	r3, [pc, #24]	; (8008948 <HAL_IncTick+0x20>)
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	461a      	mov	r2, r3
 8008932:	4b06      	ldr	r3, [pc, #24]	; (800894c <HAL_IncTick+0x24>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4413      	add	r3, r2
 8008938:	4a04      	ldr	r2, [pc, #16]	; (800894c <HAL_IncTick+0x24>)
 800893a:	6013      	str	r3, [r2, #0]
}
 800893c:	bf00      	nop
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr
 8008946:	bf00      	nop
 8008948:	200003ec 	.word	0x200003ec
 800894c:	20008dac 	.word	0x20008dac

08008950 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008950:	b480      	push	{r7}
 8008952:	af00      	add	r7, sp, #0
  return uwTick;
 8008954:	4b03      	ldr	r3, [pc, #12]	; (8008964 <HAL_GetTick+0x14>)
 8008956:	681b      	ldr	r3, [r3, #0]
}
 8008958:	4618      	mov	r0, r3
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop
 8008964:	20008dac 	.word	0x20008dac

08008968 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008968:	b480      	push	{r7}
 800896a:	b083      	sub	sp, #12
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	689b      	ldr	r3, [r3, #8]
 8008976:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	431a      	orrs	r2, r3
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	609a      	str	r2, [r3, #8]
}
 8008982:	bf00      	nop
 8008984:	370c      	adds	r7, #12
 8008986:	46bd      	mov	sp, r7
 8008988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898c:	4770      	bx	lr

0800898e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800898e:	b480      	push	{r7}
 8008990:	b083      	sub	sp, #12
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
 8008996:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	431a      	orrs	r2, r3
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	609a      	str	r2, [r3, #8]
}
 80089a8:	bf00      	nop
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b083      	sub	sp, #12
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	370c      	adds	r7, #12
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr

080089d0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b087      	sub	sp, #28
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	60f8      	str	r0, [r7, #12]
 80089d8:	60b9      	str	r1, [r7, #8]
 80089da:	607a      	str	r2, [r7, #4]
 80089dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	3360      	adds	r3, #96	; 0x60
 80089e2:	461a      	mov	r2, r3
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4413      	add	r3, r2
 80089ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	4b08      	ldr	r3, [pc, #32]	; (8008a14 <LL_ADC_SetOffset+0x44>)
 80089f2:	4013      	ands	r3, r2
 80089f4:	687a      	ldr	r2, [r7, #4]
 80089f6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	430a      	orrs	r2, r1
 80089fe:	4313      	orrs	r3, r2
 8008a00:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008a08:	bf00      	nop
 8008a0a:	371c      	adds	r7, #28
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr
 8008a14:	03fff000 	.word	0x03fff000

08008a18 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b085      	sub	sp, #20
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	3360      	adds	r3, #96	; 0x60
 8008a26:	461a      	mov	r2, r3
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	009b      	lsls	r3, r3, #2
 8008a2c:	4413      	add	r3, r2
 8008a2e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3714      	adds	r7, #20
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b087      	sub	sp, #28
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	3360      	adds	r3, #96	; 0x60
 8008a54:	461a      	mov	r2, r3
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	009b      	lsls	r3, r3, #2
 8008a5a:	4413      	add	r3, r2
 8008a5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	431a      	orrs	r2, r3
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008a6e:	bf00      	nop
 8008a70:	371c      	adds	r7, #28
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr

08008a7a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8008a7a:	b480      	push	{r7}
 8008a7c:	b087      	sub	sp, #28
 8008a7e:	af00      	add	r7, sp, #0
 8008a80:	60f8      	str	r0, [r7, #12]
 8008a82:	60b9      	str	r1, [r7, #8]
 8008a84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	3330      	adds	r3, #48	; 0x30
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	0a1b      	lsrs	r3, r3, #8
 8008a90:	009b      	lsls	r3, r3, #2
 8008a92:	f003 030c 	and.w	r3, r3, #12
 8008a96:	4413      	add	r3, r2
 8008a98:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	f003 031f 	and.w	r3, r3, #31
 8008aa4:	211f      	movs	r1, #31
 8008aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8008aaa:	43db      	mvns	r3, r3
 8008aac:	401a      	ands	r2, r3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	0e9b      	lsrs	r3, r3, #26
 8008ab2:	f003 011f 	and.w	r1, r3, #31
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	f003 031f 	and.w	r3, r3, #31
 8008abc:	fa01 f303 	lsl.w	r3, r1, r3
 8008ac0:	431a      	orrs	r2, r3
 8008ac2:	697b      	ldr	r3, [r7, #20]
 8008ac4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008ac6:	bf00      	nop
 8008ac8:	371c      	adds	r7, #28
 8008aca:	46bd      	mov	sp, r7
 8008acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad0:	4770      	bx	lr

08008ad2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008ad2:	b480      	push	{r7}
 8008ad4:	b087      	sub	sp, #28
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	60f8      	str	r0, [r7, #12]
 8008ada:	60b9      	str	r1, [r7, #8]
 8008adc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	3314      	adds	r3, #20
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	0e5b      	lsrs	r3, r3, #25
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	f003 0304 	and.w	r3, r3, #4
 8008aee:	4413      	add	r3, r2
 8008af0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008af2:	697b      	ldr	r3, [r7, #20]
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	0d1b      	lsrs	r3, r3, #20
 8008afa:	f003 031f 	and.w	r3, r3, #31
 8008afe:	2107      	movs	r1, #7
 8008b00:	fa01 f303 	lsl.w	r3, r1, r3
 8008b04:	43db      	mvns	r3, r3
 8008b06:	401a      	ands	r2, r3
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	0d1b      	lsrs	r3, r3, #20
 8008b0c:	f003 031f 	and.w	r3, r3, #31
 8008b10:	6879      	ldr	r1, [r7, #4]
 8008b12:	fa01 f303 	lsl.w	r3, r1, r3
 8008b16:	431a      	orrs	r2, r3
 8008b18:	697b      	ldr	r3, [r7, #20]
 8008b1a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8008b1c:	bf00      	nop
 8008b1e:	371c      	adds	r7, #28
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b085      	sub	sp, #20
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	60f8      	str	r0, [r7, #12]
 8008b30:	60b9      	str	r1, [r7, #8]
 8008b32:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b40:	43db      	mvns	r3, r3
 8008b42:	401a      	ands	r2, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f003 0318 	and.w	r3, r3, #24
 8008b4a:	4908      	ldr	r1, [pc, #32]	; (8008b6c <LL_ADC_SetChannelSingleDiff+0x44>)
 8008b4c:	40d9      	lsrs	r1, r3
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	400b      	ands	r3, r1
 8008b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b56:	431a      	orrs	r2, r3
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8008b5e:	bf00      	nop
 8008b60:	3714      	adds	r7, #20
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr
 8008b6a:	bf00      	nop
 8008b6c:	0007ffff 	.word	0x0007ffff

08008b70 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008b80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	6093      	str	r3, [r2, #8]
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	689b      	ldr	r3, [r3, #8]
 8008ba0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008ba4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008ba8:	d101      	bne.n	8008bae <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008baa:	2301      	movs	r3, #1
 8008bac:	e000      	b.n	8008bb0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008bae:	2300      	movs	r3, #0
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8008bcc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008bd0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008bd8:	bf00      	nop
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008bf4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008bf8:	d101      	bne.n	8008bfe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	e000      	b.n	8008c00 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008bfe:	2300      	movs	r3, #0
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	689b      	ldr	r3, [r3, #8]
 8008c18:	f003 0301 	and.w	r3, r3, #1
 8008c1c:	2b01      	cmp	r3, #1
 8008c1e:	d101      	bne.n	8008c24 <LL_ADC_IsEnabled+0x18>
 8008c20:	2301      	movs	r3, #1
 8008c22:	e000      	b.n	8008c26 <LL_ADC_IsEnabled+0x1a>
 8008c24:	2300      	movs	r3, #0
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	370c      	adds	r7, #12
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr

08008c32 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008c32:	b480      	push	{r7}
 8008c34:	b083      	sub	sp, #12
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	f003 0304 	and.w	r3, r3, #4
 8008c42:	2b04      	cmp	r3, #4
 8008c44:	d101      	bne.n	8008c4a <LL_ADC_REG_IsConversionOngoing+0x18>
 8008c46:	2301      	movs	r3, #1
 8008c48:	e000      	b.n	8008c4c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	370c      	adds	r7, #12
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr

08008c58 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b083      	sub	sp, #12
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	f003 0308 	and.w	r3, r3, #8
 8008c68:	2b08      	cmp	r3, #8
 8008c6a:	d101      	bne.n	8008c70 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	e000      	b.n	8008c72 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	370c      	adds	r7, #12
 8008c76:	46bd      	mov	sp, r7
 8008c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7c:	4770      	bx	lr
	...

08008c80 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b088      	sub	sp, #32
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d101      	bne.n	8008c9a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008c96:	2301      	movs	r3, #1
 8008c98:	e12c      	b.n	8008ef4 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	691b      	ldr	r3, [r3, #16]
 8008c9e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d109      	bne.n	8008cbc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f7f8 f97d 	bl	8000fa8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7ff ff67 	bl	8008b94 <LL_ADC_IsDeepPowerDownEnabled>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d004      	beq.n	8008cd6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f7ff ff4d 	bl	8008b70 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7ff ff82 	bl	8008be4 <LL_ADC_IsInternalRegulatorEnabled>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d115      	bne.n	8008d12 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4618      	mov	r0, r3
 8008cec:	f7ff ff66 	bl	8008bbc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008cf0:	4b82      	ldr	r3, [pc, #520]	; (8008efc <HAL_ADC_Init+0x27c>)
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	099b      	lsrs	r3, r3, #6
 8008cf6:	4a82      	ldr	r2, [pc, #520]	; (8008f00 <HAL_ADC_Init+0x280>)
 8008cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8008cfc:	099b      	lsrs	r3, r3, #6
 8008cfe:	3301      	adds	r3, #1
 8008d00:	005b      	lsls	r3, r3, #1
 8008d02:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008d04:	e002      	b.n	8008d0c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	3b01      	subs	r3, #1
 8008d0a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d1f9      	bne.n	8008d06 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4618      	mov	r0, r3
 8008d18:	f7ff ff64 	bl	8008be4 <LL_ADC_IsInternalRegulatorEnabled>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d10d      	bne.n	8008d3e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d26:	f043 0210 	orr.w	r2, r3, #16
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d32:	f043 0201 	orr.w	r2, r3, #1
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4618      	mov	r0, r3
 8008d44:	f7ff ff75 	bl	8008c32 <LL_ADC_REG_IsConversionOngoing>
 8008d48:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d4e:	f003 0310 	and.w	r3, r3, #16
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	f040 80c5 	bne.w	8008ee2 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f040 80c1 	bne.w	8008ee2 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d64:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008d68:	f043 0202 	orr.w	r2, r3, #2
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4618      	mov	r0, r3
 8008d76:	f7ff ff49 	bl	8008c0c <LL_ADC_IsEnabled>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d10b      	bne.n	8008d98 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008d80:	4860      	ldr	r0, [pc, #384]	; (8008f04 <HAL_ADC_Init+0x284>)
 8008d82:	f7ff ff43 	bl	8008c0c <LL_ADC_IsEnabled>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d105      	bne.n	8008d98 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	4619      	mov	r1, r3
 8008d92:	485d      	ldr	r0, [pc, #372]	; (8008f08 <HAL_ADC_Init+0x288>)
 8008d94:	f7ff fde8 	bl	8008968 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	7e5b      	ldrb	r3, [r3, #25]
 8008d9c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008da2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8008da8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8008dae:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008db6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008db8:	4313      	orrs	r3, r2
 8008dba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d106      	bne.n	8008dd4 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	045b      	lsls	r3, r3, #17
 8008dce:	69ba      	ldr	r2, [r7, #24]
 8008dd0:	4313      	orrs	r3, r2
 8008dd2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d009      	beq.n	8008df0 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008de0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008dea:	69ba      	ldr	r2, [r7, #24]
 8008dec:	4313      	orrs	r3, r2
 8008dee:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	68da      	ldr	r2, [r3, #12]
 8008df6:	4b45      	ldr	r3, [pc, #276]	; (8008f0c <HAL_ADC_Init+0x28c>)
 8008df8:	4013      	ands	r3, r2
 8008dfa:	687a      	ldr	r2, [r7, #4]
 8008dfc:	6812      	ldr	r2, [r2, #0]
 8008dfe:	69b9      	ldr	r1, [r7, #24]
 8008e00:	430b      	orrs	r3, r1
 8008e02:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f7ff ff12 	bl	8008c32 <LL_ADC_REG_IsConversionOngoing>
 8008e0e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4618      	mov	r0, r3
 8008e16:	f7ff ff1f 	bl	8008c58 <LL_ADC_INJ_IsConversionOngoing>
 8008e1a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d13d      	bne.n	8008e9e <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d13a      	bne.n	8008e9e <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008e2c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008e34:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008e36:	4313      	orrs	r3, r2
 8008e38:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68db      	ldr	r3, [r3, #12]
 8008e40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e44:	f023 0302 	bic.w	r3, r3, #2
 8008e48:	687a      	ldr	r2, [r7, #4]
 8008e4a:	6812      	ldr	r2, [r2, #0]
 8008e4c:	69b9      	ldr	r1, [r7, #24]
 8008e4e:	430b      	orrs	r3, r1
 8008e50:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008e58:	2b01      	cmp	r3, #1
 8008e5a:	d118      	bne.n	8008e8e <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	691b      	ldr	r3, [r3, #16]
 8008e62:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008e66:	f023 0304 	bic.w	r3, r3, #4
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8008e6e:	687a      	ldr	r2, [r7, #4]
 8008e70:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008e72:	4311      	orrs	r1, r2
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008e78:	4311      	orrs	r1, r2
 8008e7a:	687a      	ldr	r2, [r7, #4]
 8008e7c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008e7e:	430a      	orrs	r2, r1
 8008e80:	431a      	orrs	r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f042 0201 	orr.w	r2, r2, #1
 8008e8a:	611a      	str	r2, [r3, #16]
 8008e8c:	e007      	b.n	8008e9e <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	691a      	ldr	r2, [r3, #16]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f022 0201 	bic.w	r2, r2, #1
 8008e9c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	691b      	ldr	r3, [r3, #16]
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d10c      	bne.n	8008ec0 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eac:	f023 010f 	bic.w	r1, r3, #15
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	69db      	ldr	r3, [r3, #28]
 8008eb4:	1e5a      	subs	r2, r3, #1
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	430a      	orrs	r2, r1
 8008ebc:	631a      	str	r2, [r3, #48]	; 0x30
 8008ebe:	e007      	b.n	8008ed0 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f022 020f 	bic.w	r2, r2, #15
 8008ece:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ed4:	f023 0303 	bic.w	r3, r3, #3
 8008ed8:	f043 0201 	orr.w	r2, r3, #1
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	655a      	str	r2, [r3, #84]	; 0x54
 8008ee0:	e007      	b.n	8008ef2 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ee6:	f043 0210 	orr.w	r2, r3, #16
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008ef2:	7ffb      	ldrb	r3, [r7, #31]
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3720      	adds	r7, #32
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}
 8008efc:	200003e4 	.word	0x200003e4
 8008f00:	053e2d63 	.word	0x053e2d63
 8008f04:	50040000 	.word	0x50040000
 8008f08:	50040300 	.word	0x50040300
 8008f0c:	fff0c007 	.word	0xfff0c007

08008f10 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b0b6      	sub	sp, #216	; 0xd8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
 8008f18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008f20:	2300      	movs	r3, #0
 8008f22:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d101      	bne.n	8008f32 <HAL_ADC_ConfigChannel+0x22>
 8008f2e:	2302      	movs	r3, #2
 8008f30:	e3b9      	b.n	80096a6 <HAL_ADC_ConfigChannel+0x796>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2201      	movs	r2, #1
 8008f36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f7ff fe77 	bl	8008c32 <LL_ADC_REG_IsConversionOngoing>
 8008f44:	4603      	mov	r3, r0
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f040 839e 	bne.w	8009688 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	2b05      	cmp	r3, #5
 8008f52:	d824      	bhi.n	8008f9e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	3b02      	subs	r3, #2
 8008f5a:	2b03      	cmp	r3, #3
 8008f5c:	d81b      	bhi.n	8008f96 <HAL_ADC_ConfigChannel+0x86>
 8008f5e:	a201      	add	r2, pc, #4	; (adr r2, 8008f64 <HAL_ADC_ConfigChannel+0x54>)
 8008f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f64:	08008f75 	.word	0x08008f75
 8008f68:	08008f7d 	.word	0x08008f7d
 8008f6c:	08008f85 	.word	0x08008f85
 8008f70:	08008f8d 	.word	0x08008f8d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	220c      	movs	r2, #12
 8008f78:	605a      	str	r2, [r3, #4]
          break;
 8008f7a:	e011      	b.n	8008fa0 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	2212      	movs	r2, #18
 8008f80:	605a      	str	r2, [r3, #4]
          break;
 8008f82:	e00d      	b.n	8008fa0 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	2218      	movs	r2, #24
 8008f88:	605a      	str	r2, [r3, #4]
          break;
 8008f8a:	e009      	b.n	8008fa0 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008f92:	605a      	str	r2, [r3, #4]
          break;
 8008f94:	e004      	b.n	8008fa0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	2206      	movs	r2, #6
 8008f9a:	605a      	str	r2, [r3, #4]
          break;
 8008f9c:	e000      	b.n	8008fa0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8008f9e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6818      	ldr	r0, [r3, #0]
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	6859      	ldr	r1, [r3, #4]
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	461a      	mov	r2, r3
 8008fae:	f7ff fd64 	bl	8008a7a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f7ff fe3b 	bl	8008c32 <LL_ADC_REG_IsConversionOngoing>
 8008fbc:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f7ff fe47 	bl	8008c58 <LL_ADC_INJ_IsConversionOngoing>
 8008fca:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008fce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	f040 81a6 	bne.w	8009324 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008fd8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	f040 81a1 	bne.w	8009324 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6818      	ldr	r0, [r3, #0]
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	6819      	ldr	r1, [r3, #0]
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	461a      	mov	r2, r3
 8008ff0:	f7ff fd6f 	bl	8008ad2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	695a      	ldr	r2, [r3, #20]
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	68db      	ldr	r3, [r3, #12]
 8008ffe:	08db      	lsrs	r3, r3, #3
 8009000:	f003 0303 	and.w	r3, r3, #3
 8009004:	005b      	lsls	r3, r3, #1
 8009006:	fa02 f303 	lsl.w	r3, r2, r3
 800900a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	691b      	ldr	r3, [r3, #16]
 8009012:	2b04      	cmp	r3, #4
 8009014:	d00a      	beq.n	800902c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6818      	ldr	r0, [r3, #0]
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	6919      	ldr	r1, [r3, #16]
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009026:	f7ff fcd3 	bl	80089d0 <LL_ADC_SetOffset>
 800902a:	e17b      	b.n	8009324 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	2100      	movs	r1, #0
 8009032:	4618      	mov	r0, r3
 8009034:	f7ff fcf0 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 8009038:	4603      	mov	r3, r0
 800903a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800903e:	2b00      	cmp	r3, #0
 8009040:	d10a      	bne.n	8009058 <HAL_ADC_ConfigChannel+0x148>
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	2100      	movs	r1, #0
 8009048:	4618      	mov	r0, r3
 800904a:	f7ff fce5 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 800904e:	4603      	mov	r3, r0
 8009050:	0e9b      	lsrs	r3, r3, #26
 8009052:	f003 021f 	and.w	r2, r3, #31
 8009056:	e01e      	b.n	8009096 <HAL_ADC_ConfigChannel+0x186>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	2100      	movs	r1, #0
 800905e:	4618      	mov	r0, r3
 8009060:	f7ff fcda 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 8009064:	4603      	mov	r3, r0
 8009066:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800906a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800906e:	fa93 f3a3 	rbit	r3, r3
 8009072:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8009076:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800907a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800907e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009082:	2b00      	cmp	r3, #0
 8009084:	d101      	bne.n	800908a <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8009086:	2320      	movs	r3, #32
 8009088:	e004      	b.n	8009094 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800908a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800908e:	fab3 f383 	clz	r3, r3
 8009092:	b2db      	uxtb	r3, r3
 8009094:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d105      	bne.n	80090ae <HAL_ADC_ConfigChannel+0x19e>
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	0e9b      	lsrs	r3, r3, #26
 80090a8:	f003 031f 	and.w	r3, r3, #31
 80090ac:	e018      	b.n	80090e0 <HAL_ADC_ConfigChannel+0x1d0>
 80090ae:	683b      	ldr	r3, [r7, #0]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80090b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80090ba:	fa93 f3a3 	rbit	r3, r3
 80090be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80090c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80090c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80090ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d101      	bne.n	80090d6 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80090d2:	2320      	movs	r3, #32
 80090d4:	e004      	b.n	80090e0 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80090d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80090da:	fab3 f383 	clz	r3, r3
 80090de:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d106      	bne.n	80090f2 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	2200      	movs	r2, #0
 80090ea:	2100      	movs	r1, #0
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7ff fca9 	bl	8008a44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	2101      	movs	r1, #1
 80090f8:	4618      	mov	r0, r3
 80090fa:	f7ff fc8d 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 80090fe:	4603      	mov	r3, r0
 8009100:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009104:	2b00      	cmp	r3, #0
 8009106:	d10a      	bne.n	800911e <HAL_ADC_ConfigChannel+0x20e>
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2101      	movs	r1, #1
 800910e:	4618      	mov	r0, r3
 8009110:	f7ff fc82 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 8009114:	4603      	mov	r3, r0
 8009116:	0e9b      	lsrs	r3, r3, #26
 8009118:	f003 021f 	and.w	r2, r3, #31
 800911c:	e01e      	b.n	800915c <HAL_ADC_ConfigChannel+0x24c>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	2101      	movs	r1, #1
 8009124:	4618      	mov	r0, r3
 8009126:	f7ff fc77 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 800912a:	4603      	mov	r3, r0
 800912c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009130:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009134:	fa93 f3a3 	rbit	r3, r3
 8009138:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800913c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009140:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8009144:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009148:	2b00      	cmp	r3, #0
 800914a:	d101      	bne.n	8009150 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 800914c:	2320      	movs	r3, #32
 800914e:	e004      	b.n	800915a <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8009150:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009154:	fab3 f383 	clz	r3, r3
 8009158:	b2db      	uxtb	r3, r3
 800915a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009164:	2b00      	cmp	r3, #0
 8009166:	d105      	bne.n	8009174 <HAL_ADC_ConfigChannel+0x264>
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	0e9b      	lsrs	r3, r3, #26
 800916e:	f003 031f 	and.w	r3, r3, #31
 8009172:	e018      	b.n	80091a6 <HAL_ADC_ConfigChannel+0x296>
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800917c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009180:	fa93 f3a3 	rbit	r3, r3
 8009184:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8009188:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800918c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8009190:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009194:	2b00      	cmp	r3, #0
 8009196:	d101      	bne.n	800919c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8009198:	2320      	movs	r3, #32
 800919a:	e004      	b.n	80091a6 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 800919c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80091a0:	fab3 f383 	clz	r3, r3
 80091a4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d106      	bne.n	80091b8 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	2200      	movs	r2, #0
 80091b0:	2101      	movs	r1, #1
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7ff fc46 	bl	8008a44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	2102      	movs	r1, #2
 80091be:	4618      	mov	r0, r3
 80091c0:	f7ff fc2a 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 80091c4:	4603      	mov	r3, r0
 80091c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d10a      	bne.n	80091e4 <HAL_ADC_ConfigChannel+0x2d4>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2102      	movs	r1, #2
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7ff fc1f 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 80091da:	4603      	mov	r3, r0
 80091dc:	0e9b      	lsrs	r3, r3, #26
 80091de:	f003 021f 	and.w	r2, r3, #31
 80091e2:	e01e      	b.n	8009222 <HAL_ADC_ConfigChannel+0x312>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	2102      	movs	r1, #2
 80091ea:	4618      	mov	r0, r3
 80091ec:	f7ff fc14 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 80091f0:	4603      	mov	r3, r0
 80091f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80091f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80091fa:	fa93 f3a3 	rbit	r3, r3
 80091fe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8009202:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009206:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800920a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800920e:	2b00      	cmp	r3, #0
 8009210:	d101      	bne.n	8009216 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8009212:	2320      	movs	r3, #32
 8009214:	e004      	b.n	8009220 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8009216:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800921a:	fab3 f383 	clz	r3, r3
 800921e:	b2db      	uxtb	r3, r3
 8009220:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800922a:	2b00      	cmp	r3, #0
 800922c:	d105      	bne.n	800923a <HAL_ADC_ConfigChannel+0x32a>
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	0e9b      	lsrs	r3, r3, #26
 8009234:	f003 031f 	and.w	r3, r3, #31
 8009238:	e016      	b.n	8009268 <HAL_ADC_ConfigChannel+0x358>
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009242:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009246:	fa93 f3a3 	rbit	r3, r3
 800924a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800924c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800924e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8009252:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009256:	2b00      	cmp	r3, #0
 8009258:	d101      	bne.n	800925e <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800925a:	2320      	movs	r3, #32
 800925c:	e004      	b.n	8009268 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 800925e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009262:	fab3 f383 	clz	r3, r3
 8009266:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8009268:	429a      	cmp	r2, r3
 800926a:	d106      	bne.n	800927a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2200      	movs	r2, #0
 8009272:	2102      	movs	r1, #2
 8009274:	4618      	mov	r0, r3
 8009276:	f7ff fbe5 	bl	8008a44 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2103      	movs	r1, #3
 8009280:	4618      	mov	r0, r3
 8009282:	f7ff fbc9 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 8009286:	4603      	mov	r3, r0
 8009288:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800928c:	2b00      	cmp	r3, #0
 800928e:	d10a      	bne.n	80092a6 <HAL_ADC_ConfigChannel+0x396>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	2103      	movs	r1, #3
 8009296:	4618      	mov	r0, r3
 8009298:	f7ff fbbe 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 800929c:	4603      	mov	r3, r0
 800929e:	0e9b      	lsrs	r3, r3, #26
 80092a0:	f003 021f 	and.w	r2, r3, #31
 80092a4:	e017      	b.n	80092d6 <HAL_ADC_ConfigChannel+0x3c6>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2103      	movs	r1, #3
 80092ac:	4618      	mov	r0, r3
 80092ae:	f7ff fbb3 	bl	8008a18 <LL_ADC_GetOffsetChannel>
 80092b2:	4603      	mov	r3, r0
 80092b4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80092b8:	fa93 f3a3 	rbit	r3, r3
 80092bc:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80092be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80092c0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80092c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d101      	bne.n	80092cc <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80092c8:	2320      	movs	r3, #32
 80092ca:	e003      	b.n	80092d4 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80092cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80092ce:	fab3 f383 	clz	r3, r3
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d105      	bne.n	80092ee <HAL_ADC_ConfigChannel+0x3de>
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	0e9b      	lsrs	r3, r3, #26
 80092e8:	f003 031f 	and.w	r3, r3, #31
 80092ec:	e011      	b.n	8009312 <HAL_ADC_ConfigChannel+0x402>
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80092f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80092f6:	fa93 f3a3 	rbit	r3, r3
 80092fa:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80092fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092fe:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8009300:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009302:	2b00      	cmp	r3, #0
 8009304:	d101      	bne.n	800930a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8009306:	2320      	movs	r3, #32
 8009308:	e003      	b.n	8009312 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800930a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800930c:	fab3 f383 	clz	r3, r3
 8009310:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8009312:	429a      	cmp	r2, r3
 8009314:	d106      	bne.n	8009324 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	2200      	movs	r2, #0
 800931c:	2103      	movs	r1, #3
 800931e:	4618      	mov	r0, r3
 8009320:	f7ff fb90 	bl	8008a44 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4618      	mov	r0, r3
 800932a:	f7ff fc6f 	bl	8008c0c <LL_ADC_IsEnabled>
 800932e:	4603      	mov	r3, r0
 8009330:	2b00      	cmp	r3, #0
 8009332:	f040 813f 	bne.w	80095b4 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6818      	ldr	r0, [r3, #0]
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	6819      	ldr	r1, [r3, #0]
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	461a      	mov	r2, r3
 8009344:	f7ff fbf0 	bl	8008b28 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	68db      	ldr	r3, [r3, #12]
 800934c:	4a8e      	ldr	r2, [pc, #568]	; (8009588 <HAL_ADC_ConfigChannel+0x678>)
 800934e:	4293      	cmp	r3, r2
 8009350:	f040 8130 	bne.w	80095b4 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009360:	2b00      	cmp	r3, #0
 8009362:	d10b      	bne.n	800937c <HAL_ADC_ConfigChannel+0x46c>
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	0e9b      	lsrs	r3, r3, #26
 800936a:	3301      	adds	r3, #1
 800936c:	f003 031f 	and.w	r3, r3, #31
 8009370:	2b09      	cmp	r3, #9
 8009372:	bf94      	ite	ls
 8009374:	2301      	movls	r3, #1
 8009376:	2300      	movhi	r3, #0
 8009378:	b2db      	uxtb	r3, r3
 800937a:	e019      	b.n	80093b0 <HAL_ADC_ConfigChannel+0x4a0>
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009382:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009384:	fa93 f3a3 	rbit	r3, r3
 8009388:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800938a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800938c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800938e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009390:	2b00      	cmp	r3, #0
 8009392:	d101      	bne.n	8009398 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8009394:	2320      	movs	r3, #32
 8009396:	e003      	b.n	80093a0 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8009398:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800939a:	fab3 f383 	clz	r3, r3
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	3301      	adds	r3, #1
 80093a2:	f003 031f 	and.w	r3, r3, #31
 80093a6:	2b09      	cmp	r3, #9
 80093a8:	bf94      	ite	ls
 80093aa:	2301      	movls	r3, #1
 80093ac:	2300      	movhi	r3, #0
 80093ae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d079      	beq.n	80094a8 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d107      	bne.n	80093d0 <HAL_ADC_ConfigChannel+0x4c0>
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	0e9b      	lsrs	r3, r3, #26
 80093c6:	3301      	adds	r3, #1
 80093c8:	069b      	lsls	r3, r3, #26
 80093ca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80093ce:	e015      	b.n	80093fc <HAL_ADC_ConfigChannel+0x4ec>
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80093d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80093d8:	fa93 f3a3 	rbit	r3, r3
 80093dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80093de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093e0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80093e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d101      	bne.n	80093ec <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80093e8:	2320      	movs	r3, #32
 80093ea:	e003      	b.n	80093f4 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80093ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80093ee:	fab3 f383 	clz	r3, r3
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	3301      	adds	r3, #1
 80093f6:	069b      	lsls	r3, r3, #26
 80093f8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009404:	2b00      	cmp	r3, #0
 8009406:	d109      	bne.n	800941c <HAL_ADC_ConfigChannel+0x50c>
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	0e9b      	lsrs	r3, r3, #26
 800940e:	3301      	adds	r3, #1
 8009410:	f003 031f 	and.w	r3, r3, #31
 8009414:	2101      	movs	r1, #1
 8009416:	fa01 f303 	lsl.w	r3, r1, r3
 800941a:	e017      	b.n	800944c <HAL_ADC_ConfigChannel+0x53c>
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009422:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009424:	fa93 f3a3 	rbit	r3, r3
 8009428:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800942a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800942c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800942e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009430:	2b00      	cmp	r3, #0
 8009432:	d101      	bne.n	8009438 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8009434:	2320      	movs	r3, #32
 8009436:	e003      	b.n	8009440 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8009438:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800943a:	fab3 f383 	clz	r3, r3
 800943e:	b2db      	uxtb	r3, r3
 8009440:	3301      	adds	r3, #1
 8009442:	f003 031f 	and.w	r3, r3, #31
 8009446:	2101      	movs	r1, #1
 8009448:	fa01 f303 	lsl.w	r3, r1, r3
 800944c:	ea42 0103 	orr.w	r1, r2, r3
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009458:	2b00      	cmp	r3, #0
 800945a:	d10a      	bne.n	8009472 <HAL_ADC_ConfigChannel+0x562>
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	0e9b      	lsrs	r3, r3, #26
 8009462:	3301      	adds	r3, #1
 8009464:	f003 021f 	and.w	r2, r3, #31
 8009468:	4613      	mov	r3, r2
 800946a:	005b      	lsls	r3, r3, #1
 800946c:	4413      	add	r3, r2
 800946e:	051b      	lsls	r3, r3, #20
 8009470:	e018      	b.n	80094a4 <HAL_ADC_ConfigChannel+0x594>
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800947a:	fa93 f3a3 	rbit	r3, r3
 800947e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8009480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009482:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8009484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009486:	2b00      	cmp	r3, #0
 8009488:	d101      	bne.n	800948e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800948a:	2320      	movs	r3, #32
 800948c:	e003      	b.n	8009496 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 800948e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009490:	fab3 f383 	clz	r3, r3
 8009494:	b2db      	uxtb	r3, r3
 8009496:	3301      	adds	r3, #1
 8009498:	f003 021f 	and.w	r2, r3, #31
 800949c:	4613      	mov	r3, r2
 800949e:	005b      	lsls	r3, r3, #1
 80094a0:	4413      	add	r3, r2
 80094a2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80094a4:	430b      	orrs	r3, r1
 80094a6:	e080      	b.n	80095aa <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d107      	bne.n	80094c4 <HAL_ADC_ConfigChannel+0x5b4>
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	0e9b      	lsrs	r3, r3, #26
 80094ba:	3301      	adds	r3, #1
 80094bc:	069b      	lsls	r3, r3, #26
 80094be:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80094c2:	e015      	b.n	80094f0 <HAL_ADC_ConfigChannel+0x5e0>
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80094ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094cc:	fa93 f3a3 	rbit	r3, r3
 80094d0:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80094d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094d4:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80094d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d101      	bne.n	80094e0 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80094dc:	2320      	movs	r3, #32
 80094de:	e003      	b.n	80094e8 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80094e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094e2:	fab3 f383 	clz	r3, r3
 80094e6:	b2db      	uxtb	r3, r3
 80094e8:	3301      	adds	r3, #1
 80094ea:	069b      	lsls	r3, r3, #26
 80094ec:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d109      	bne.n	8009510 <HAL_ADC_ConfigChannel+0x600>
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	0e9b      	lsrs	r3, r3, #26
 8009502:	3301      	adds	r3, #1
 8009504:	f003 031f 	and.w	r3, r3, #31
 8009508:	2101      	movs	r1, #1
 800950a:	fa01 f303 	lsl.w	r3, r1, r3
 800950e:	e017      	b.n	8009540 <HAL_ADC_ConfigChannel+0x630>
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009516:	6a3b      	ldr	r3, [r7, #32]
 8009518:	fa93 f3a3 	rbit	r3, r3
 800951c:	61fb      	str	r3, [r7, #28]
  return result;
 800951e:	69fb      	ldr	r3, [r7, #28]
 8009520:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8009522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009524:	2b00      	cmp	r3, #0
 8009526:	d101      	bne.n	800952c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8009528:	2320      	movs	r3, #32
 800952a:	e003      	b.n	8009534 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 800952c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800952e:	fab3 f383 	clz	r3, r3
 8009532:	b2db      	uxtb	r3, r3
 8009534:	3301      	adds	r3, #1
 8009536:	f003 031f 	and.w	r3, r3, #31
 800953a:	2101      	movs	r1, #1
 800953c:	fa01 f303 	lsl.w	r3, r1, r3
 8009540:	ea42 0103 	orr.w	r1, r2, r3
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800954c:	2b00      	cmp	r3, #0
 800954e:	d10d      	bne.n	800956c <HAL_ADC_ConfigChannel+0x65c>
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	0e9b      	lsrs	r3, r3, #26
 8009556:	3301      	adds	r3, #1
 8009558:	f003 021f 	and.w	r2, r3, #31
 800955c:	4613      	mov	r3, r2
 800955e:	005b      	lsls	r3, r3, #1
 8009560:	4413      	add	r3, r2
 8009562:	3b1e      	subs	r3, #30
 8009564:	051b      	lsls	r3, r3, #20
 8009566:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800956a:	e01d      	b.n	80095a8 <HAL_ADC_ConfigChannel+0x698>
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	fa93 f3a3 	rbit	r3, r3
 8009578:	613b      	str	r3, [r7, #16]
  return result;
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800957e:	69bb      	ldr	r3, [r7, #24]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d103      	bne.n	800958c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8009584:	2320      	movs	r3, #32
 8009586:	e005      	b.n	8009594 <HAL_ADC_ConfigChannel+0x684>
 8009588:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800958c:	69bb      	ldr	r3, [r7, #24]
 800958e:	fab3 f383 	clz	r3, r3
 8009592:	b2db      	uxtb	r3, r3
 8009594:	3301      	adds	r3, #1
 8009596:	f003 021f 	and.w	r2, r3, #31
 800959a:	4613      	mov	r3, r2
 800959c:	005b      	lsls	r3, r3, #1
 800959e:	4413      	add	r3, r2
 80095a0:	3b1e      	subs	r3, #30
 80095a2:	051b      	lsls	r3, r3, #20
 80095a4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80095a8:	430b      	orrs	r3, r1
 80095aa:	683a      	ldr	r2, [r7, #0]
 80095ac:	6892      	ldr	r2, [r2, #8]
 80095ae:	4619      	mov	r1, r3
 80095b0:	f7ff fa8f 	bl	8008ad2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	4b3d      	ldr	r3, [pc, #244]	; (80096b0 <HAL_ADC_ConfigChannel+0x7a0>)
 80095ba:	4013      	ands	r3, r2
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d06c      	beq.n	800969a <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80095c0:	483c      	ldr	r0, [pc, #240]	; (80096b4 <HAL_ADC_ConfigChannel+0x7a4>)
 80095c2:	f7ff f9f7 	bl	80089b4 <LL_ADC_GetCommonPathInternalCh>
 80095c6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a3a      	ldr	r2, [pc, #232]	; (80096b8 <HAL_ADC_ConfigChannel+0x7a8>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d127      	bne.n	8009624 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80095d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80095d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d121      	bne.n	8009624 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a35      	ldr	r2, [pc, #212]	; (80096bc <HAL_ADC_ConfigChannel+0x7ac>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d157      	bne.n	800969a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80095ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80095ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80095f2:	4619      	mov	r1, r3
 80095f4:	482f      	ldr	r0, [pc, #188]	; (80096b4 <HAL_ADC_ConfigChannel+0x7a4>)
 80095f6:	f7ff f9ca 	bl	800898e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80095fa:	4b31      	ldr	r3, [pc, #196]	; (80096c0 <HAL_ADC_ConfigChannel+0x7b0>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	099b      	lsrs	r3, r3, #6
 8009600:	4a30      	ldr	r2, [pc, #192]	; (80096c4 <HAL_ADC_ConfigChannel+0x7b4>)
 8009602:	fba2 2303 	umull	r2, r3, r2, r3
 8009606:	099b      	lsrs	r3, r3, #6
 8009608:	1c5a      	adds	r2, r3, #1
 800960a:	4613      	mov	r3, r2
 800960c:	005b      	lsls	r3, r3, #1
 800960e:	4413      	add	r3, r2
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8009614:	e002      	b.n	800961c <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	3b01      	subs	r3, #1
 800961a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d1f9      	bne.n	8009616 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8009622:	e03a      	b.n	800969a <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	4a27      	ldr	r2, [pc, #156]	; (80096c8 <HAL_ADC_ConfigChannel+0x7b8>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d113      	bne.n	8009656 <HAL_ADC_ConfigChannel+0x746>
 800962e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009632:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009636:	2b00      	cmp	r3, #0
 8009638:	d10d      	bne.n	8009656 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	4a1f      	ldr	r2, [pc, #124]	; (80096bc <HAL_ADC_ConfigChannel+0x7ac>)
 8009640:	4293      	cmp	r3, r2
 8009642:	d12a      	bne.n	800969a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009644:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009648:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800964c:	4619      	mov	r1, r3
 800964e:	4819      	ldr	r0, [pc, #100]	; (80096b4 <HAL_ADC_ConfigChannel+0x7a4>)
 8009650:	f7ff f99d 	bl	800898e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8009654:	e021      	b.n	800969a <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a1c      	ldr	r2, [pc, #112]	; (80096cc <HAL_ADC_ConfigChannel+0x7bc>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d11c      	bne.n	800969a <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8009660:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009664:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009668:	2b00      	cmp	r3, #0
 800966a:	d116      	bne.n	800969a <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a12      	ldr	r2, [pc, #72]	; (80096bc <HAL_ADC_ConfigChannel+0x7ac>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d111      	bne.n	800969a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8009676:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800967a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800967e:	4619      	mov	r1, r3
 8009680:	480c      	ldr	r0, [pc, #48]	; (80096b4 <HAL_ADC_ConfigChannel+0x7a4>)
 8009682:	f7ff f984 	bl	800898e <LL_ADC_SetCommonPathInternalCh>
 8009686:	e008      	b.n	800969a <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800968c:	f043 0220 	orr.w	r2, r3, #32
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8009694:	2301      	movs	r3, #1
 8009696:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80096a2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	37d8      	adds	r7, #216	; 0xd8
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	80080000 	.word	0x80080000
 80096b4:	50040300 	.word	0x50040300
 80096b8:	c7520000 	.word	0xc7520000
 80096bc:	50040000 	.word	0x50040000
 80096c0:	200003e4 	.word	0x200003e4
 80096c4:	053e2d63 	.word	0x053e2d63
 80096c8:	cb840000 	.word	0xcb840000
 80096cc:	80000001 	.word	0x80000001

080096d0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b084      	sub	sp, #16
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d101      	bne.n	80096e2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80096de:	2301      	movs	r3, #1
 80096e0:	e0ed      	b.n	80098be <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80096e8:	b2db      	uxtb	r3, r3
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d102      	bne.n	80096f4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80096ee:	6878      	ldr	r0, [r7, #4]
 80096f0:	f7f7 fe4c 	bl	800138c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f022 0202 	bic.w	r2, r2, #2
 8009702:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009704:	f7ff f924 	bl	8008950 <HAL_GetTick>
 8009708:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800970a:	e012      	b.n	8009732 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800970c:	f7ff f920 	bl	8008950 <HAL_GetTick>
 8009710:	4602      	mov	r2, r0
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	1ad3      	subs	r3, r2, r3
 8009716:	2b0a      	cmp	r3, #10
 8009718:	d90b      	bls.n	8009732 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800971e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2205      	movs	r2, #5
 800972a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	e0c5      	b.n	80098be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	f003 0302 	and.w	r3, r3, #2
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1e5      	bne.n	800970c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f042 0201 	orr.w	r2, r2, #1
 800974e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009750:	f7ff f8fe 	bl	8008950 <HAL_GetTick>
 8009754:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009756:	e012      	b.n	800977e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009758:	f7ff f8fa 	bl	8008950 <HAL_GetTick>
 800975c:	4602      	mov	r2, r0
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	1ad3      	subs	r3, r2, r3
 8009762:	2b0a      	cmp	r3, #10
 8009764:	d90b      	bls.n	800977e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800976a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2205      	movs	r2, #5
 8009776:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800977a:	2301      	movs	r3, #1
 800977c:	e09f      	b.n	80098be <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	f003 0301 	and.w	r3, r3, #1
 8009788:	2b00      	cmp	r3, #0
 800978a:	d0e5      	beq.n	8009758 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	7e1b      	ldrb	r3, [r3, #24]
 8009790:	2b01      	cmp	r3, #1
 8009792:	d108      	bne.n	80097a6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80097a2:	601a      	str	r2, [r3, #0]
 80097a4:	e007      	b.n	80097b6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681a      	ldr	r2, [r3, #0]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80097b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	7e5b      	ldrb	r3, [r3, #25]
 80097ba:	2b01      	cmp	r3, #1
 80097bc:	d108      	bne.n	80097d0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097cc:	601a      	str	r2, [r3, #0]
 80097ce:	e007      	b.n	80097e0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097de:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	7e9b      	ldrb	r3, [r3, #26]
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d108      	bne.n	80097fa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f042 0220 	orr.w	r2, r2, #32
 80097f6:	601a      	str	r2, [r3, #0]
 80097f8:	e007      	b.n	800980a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	681a      	ldr	r2, [r3, #0]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f022 0220 	bic.w	r2, r2, #32
 8009808:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	7edb      	ldrb	r3, [r3, #27]
 800980e:	2b01      	cmp	r3, #1
 8009810:	d108      	bne.n	8009824 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	681a      	ldr	r2, [r3, #0]
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f022 0210 	bic.w	r2, r2, #16
 8009820:	601a      	str	r2, [r3, #0]
 8009822:	e007      	b.n	8009834 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	681a      	ldr	r2, [r3, #0]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f042 0210 	orr.w	r2, r2, #16
 8009832:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	7f1b      	ldrb	r3, [r3, #28]
 8009838:	2b01      	cmp	r3, #1
 800983a:	d108      	bne.n	800984e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	681a      	ldr	r2, [r3, #0]
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f042 0208 	orr.w	r2, r2, #8
 800984a:	601a      	str	r2, [r3, #0]
 800984c:	e007      	b.n	800985e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f022 0208 	bic.w	r2, r2, #8
 800985c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	7f5b      	ldrb	r3, [r3, #29]
 8009862:	2b01      	cmp	r3, #1
 8009864:	d108      	bne.n	8009878 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	681a      	ldr	r2, [r3, #0]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f042 0204 	orr.w	r2, r2, #4
 8009874:	601a      	str	r2, [r3, #0]
 8009876:	e007      	b.n	8009888 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	681a      	ldr	r2, [r3, #0]
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	f022 0204 	bic.w	r2, r2, #4
 8009886:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	689a      	ldr	r2, [r3, #8]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	68db      	ldr	r3, [r3, #12]
 8009890:	431a      	orrs	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	691b      	ldr	r3, [r3, #16]
 8009896:	431a      	orrs	r2, r3
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	695b      	ldr	r3, [r3, #20]
 800989c:	ea42 0103 	orr.w	r1, r2, r3
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	1e5a      	subs	r2, r3, #1
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	430a      	orrs	r2, r1
 80098ac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2200      	movs	r2, #0
 80098b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2201      	movs	r2, #1
 80098b8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80098bc:	2300      	movs	r3, #0
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3710      	adds	r7, #16
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}

080098c6 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80098c6:	b480      	push	{r7}
 80098c8:	b087      	sub	sp, #28
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	6078      	str	r0, [r7, #4]
 80098ce:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80098dc:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80098de:	7cfb      	ldrb	r3, [r7, #19]
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d003      	beq.n	80098ec <HAL_CAN_ConfigFilter+0x26>
 80098e4:	7cfb      	ldrb	r3, [r7, #19]
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	f040 80aa 	bne.w	8009a40 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80098f2:	f043 0201 	orr.w	r2, r3, #1
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	695b      	ldr	r3, [r3, #20]
 8009900:	f003 031f 	and.w	r3, r3, #31
 8009904:	2201      	movs	r2, #1
 8009906:	fa02 f303 	lsl.w	r3, r2, r3
 800990a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800990c:	697b      	ldr	r3, [r7, #20]
 800990e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	43db      	mvns	r3, r3
 8009916:	401a      	ands	r2, r3
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	69db      	ldr	r3, [r3, #28]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d123      	bne.n	800996e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	43db      	mvns	r3, r3
 8009930:	401a      	ands	r2, r3
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	68db      	ldr	r3, [r3, #12]
 800993c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009944:	683a      	ldr	r2, [r7, #0]
 8009946:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8009948:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	3248      	adds	r2, #72	; 0x48
 800994e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009962:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009964:	6979      	ldr	r1, [r7, #20]
 8009966:	3348      	adds	r3, #72	; 0x48
 8009968:	00db      	lsls	r3, r3, #3
 800996a:	440b      	add	r3, r1
 800996c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	69db      	ldr	r3, [r3, #28]
 8009972:	2b01      	cmp	r3, #1
 8009974:	d122      	bne.n	80099bc <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	431a      	orrs	r2, r3
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009992:	683a      	ldr	r2, [r7, #0]
 8009994:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009996:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	3248      	adds	r2, #72	; 0x48
 800999c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80099b0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80099b2:	6979      	ldr	r1, [r7, #20]
 80099b4:	3348      	adds	r3, #72	; 0x48
 80099b6:	00db      	lsls	r3, r3, #3
 80099b8:	440b      	add	r3, r1
 80099ba:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	699b      	ldr	r3, [r3, #24]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d109      	bne.n	80099d8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	43db      	mvns	r3, r3
 80099ce:	401a      	ands	r2, r3
 80099d0:	697b      	ldr	r3, [r7, #20]
 80099d2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80099d6:	e007      	b.n	80099e8 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80099d8:	697b      	ldr	r3, [r7, #20]
 80099da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	431a      	orrs	r2, r3
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	691b      	ldr	r3, [r3, #16]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d109      	bne.n	8009a04 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	43db      	mvns	r3, r3
 80099fa:	401a      	ands	r2, r3
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8009a02:	e007      	b.n	8009a14 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	431a      	orrs	r2, r3
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	6a1b      	ldr	r3, [r3, #32]
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d107      	bne.n	8009a2c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	431a      	orrs	r2, r3
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009a32:	f023 0201 	bic.w	r2, r3, #1
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	e006      	b.n	8009a4e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a44:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009a4c:	2301      	movs	r3, #1
  }
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	371c      	adds	r7, #28
 8009a52:	46bd      	mov	sp, r7
 8009a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a58:	4770      	bx	lr

08009a5a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8009a5a:	b580      	push	{r7, lr}
 8009a5c:	b084      	sub	sp, #16
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d12e      	bne.n	8009acc <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2202      	movs	r2, #2
 8009a72:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f022 0201 	bic.w	r2, r2, #1
 8009a84:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009a86:	f7fe ff63 	bl	8008950 <HAL_GetTick>
 8009a8a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009a8c:	e012      	b.n	8009ab4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009a8e:	f7fe ff5f 	bl	8008950 <HAL_GetTick>
 8009a92:	4602      	mov	r2, r0
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	1ad3      	subs	r3, r2, r3
 8009a98:	2b0a      	cmp	r3, #10
 8009a9a:	d90b      	bls.n	8009ab4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2205      	movs	r2, #5
 8009aac:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	e012      	b.n	8009ada <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	f003 0301 	and.w	r3, r3, #1
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d1e5      	bne.n	8009a8e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	e006      	b.n	8009ada <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ad0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009ad8:	2301      	movs	r3, #1
  }
}
 8009ada:	4618      	mov	r0, r3
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}

08009ae2 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	b084      	sub	sp, #16
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009af0:	b2db      	uxtb	r3, r3
 8009af2:	2b02      	cmp	r3, #2
 8009af4:	d133      	bne.n	8009b5e <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	681a      	ldr	r2, [r3, #0]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f042 0201 	orr.w	r2, r2, #1
 8009b04:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009b06:	f7fe ff23 	bl	8008950 <HAL_GetTick>
 8009b0a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009b0c:	e012      	b.n	8009b34 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009b0e:	f7fe ff1f 	bl	8008950 <HAL_GetTick>
 8009b12:	4602      	mov	r2, r0
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	1ad3      	subs	r3, r2, r3
 8009b18:	2b0a      	cmp	r3, #10
 8009b1a:	d90b      	bls.n	8009b34 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b20:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2205      	movs	r2, #5
 8009b2c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	e01b      	b.n	8009b6c <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	f003 0301 	and.w	r3, r3, #1
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d0e5      	beq.n	8009b0e <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	681a      	ldr	r2, [r3, #0]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f022 0202 	bic.w	r2, r2, #2
 8009b50:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2201      	movs	r2, #1
 8009b56:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	e006      	b.n	8009b6c <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b62:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009b6a:	2301      	movs	r3, #1
  }
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3710      	adds	r7, #16
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b089      	sub	sp, #36	; 0x24
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	60f8      	str	r0, [r7, #12]
 8009b7c:	60b9      	str	r1, [r7, #8]
 8009b7e:	607a      	str	r2, [r7, #4]
 8009b80:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009b88:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	689b      	ldr	r3, [r3, #8]
 8009b90:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8009b92:	7ffb      	ldrb	r3, [r7, #31]
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d003      	beq.n	8009ba0 <HAL_CAN_AddTxMessage+0x2c>
 8009b98:	7ffb      	ldrb	r3, [r7, #31]
 8009b9a:	2b02      	cmp	r3, #2
 8009b9c:	f040 80b8 	bne.w	8009d10 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d10a      	bne.n	8009bc0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009baa:	69bb      	ldr	r3, [r7, #24]
 8009bac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d105      	bne.n	8009bc0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	f000 80a0 	beq.w	8009d00 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8009bc0:	69bb      	ldr	r3, [r7, #24]
 8009bc2:	0e1b      	lsrs	r3, r3, #24
 8009bc4:	f003 0303 	and.w	r3, r3, #3
 8009bc8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	2b02      	cmp	r3, #2
 8009bce:	d907      	bls.n	8009be0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bd4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	e09e      	b.n	8009d1e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8009be0:	2201      	movs	r2, #1
 8009be2:	697b      	ldr	r3, [r7, #20]
 8009be4:	409a      	lsls	r2, r3
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d10d      	bne.n	8009c0e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8009bfc:	68f9      	ldr	r1, [r7, #12]
 8009bfe:	6809      	ldr	r1, [r1, #0]
 8009c00:	431a      	orrs	r2, r3
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	3318      	adds	r3, #24
 8009c06:	011b      	lsls	r3, r3, #4
 8009c08:	440b      	add	r3, r1
 8009c0a:	601a      	str	r2, [r3, #0]
 8009c0c:	e00f      	b.n	8009c2e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009c18:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009c1e:	68f9      	ldr	r1, [r7, #12]
 8009c20:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8009c22:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	3318      	adds	r3, #24
 8009c28:	011b      	lsls	r3, r3, #4
 8009c2a:	440b      	add	r3, r1
 8009c2c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	6819      	ldr	r1, [r3, #0]
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	691a      	ldr	r2, [r3, #16]
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	3318      	adds	r3, #24
 8009c3a:	011b      	lsls	r3, r3, #4
 8009c3c:	440b      	add	r3, r1
 8009c3e:	3304      	adds	r3, #4
 8009c40:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	7d1b      	ldrb	r3, [r3, #20]
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d111      	bne.n	8009c6e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681a      	ldr	r2, [r3, #0]
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	3318      	adds	r3, #24
 8009c52:	011b      	lsls	r3, r3, #4
 8009c54:	4413      	add	r3, r2
 8009c56:	3304      	adds	r3, #4
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	68fa      	ldr	r2, [r7, #12]
 8009c5c:	6811      	ldr	r1, [r2, #0]
 8009c5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	3318      	adds	r3, #24
 8009c66:	011b      	lsls	r3, r3, #4
 8009c68:	440b      	add	r3, r1
 8009c6a:	3304      	adds	r3, #4
 8009c6c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	3307      	adds	r3, #7
 8009c72:	781b      	ldrb	r3, [r3, #0]
 8009c74:	061a      	lsls	r2, r3, #24
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	3306      	adds	r3, #6
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	041b      	lsls	r3, r3, #16
 8009c7e:	431a      	orrs	r2, r3
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	3305      	adds	r3, #5
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	021b      	lsls	r3, r3, #8
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	3204      	adds	r2, #4
 8009c8e:	7812      	ldrb	r2, [r2, #0]
 8009c90:	4610      	mov	r0, r2
 8009c92:	68fa      	ldr	r2, [r7, #12]
 8009c94:	6811      	ldr	r1, [r2, #0]
 8009c96:	ea43 0200 	orr.w	r2, r3, r0
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	011b      	lsls	r3, r3, #4
 8009c9e:	440b      	add	r3, r1
 8009ca0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8009ca4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	3303      	adds	r3, #3
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	061a      	lsls	r2, r3, #24
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	3302      	adds	r3, #2
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	041b      	lsls	r3, r3, #16
 8009cb6:	431a      	orrs	r2, r3
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	3301      	adds	r3, #1
 8009cbc:	781b      	ldrb	r3, [r3, #0]
 8009cbe:	021b      	lsls	r3, r3, #8
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	687a      	ldr	r2, [r7, #4]
 8009cc4:	7812      	ldrb	r2, [r2, #0]
 8009cc6:	4610      	mov	r0, r2
 8009cc8:	68fa      	ldr	r2, [r7, #12]
 8009cca:	6811      	ldr	r1, [r2, #0]
 8009ccc:	ea43 0200 	orr.w	r2, r3, r0
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	011b      	lsls	r3, r3, #4
 8009cd4:	440b      	add	r3, r1
 8009cd6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8009cda:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681a      	ldr	r2, [r3, #0]
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	3318      	adds	r3, #24
 8009ce4:	011b      	lsls	r3, r3, #4
 8009ce6:	4413      	add	r3, r2
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	68fa      	ldr	r2, [r7, #12]
 8009cec:	6811      	ldr	r1, [r2, #0]
 8009cee:	f043 0201 	orr.w	r2, r3, #1
 8009cf2:	697b      	ldr	r3, [r7, #20]
 8009cf4:	3318      	adds	r3, #24
 8009cf6:	011b      	lsls	r3, r3, #4
 8009cf8:	440b      	add	r3, r1
 8009cfa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	e00e      	b.n	8009d1e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d04:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e006      	b.n	8009d1e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d14:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009d1c:	2301      	movs	r3, #1
  }
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	3724      	adds	r7, #36	; 0x24
 8009d22:	46bd      	mov	sp, r7
 8009d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d28:	4770      	bx	lr

08009d2a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8009d2a:	b480      	push	{r7}
 8009d2c:	b085      	sub	sp, #20
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8009d32:	2300      	movs	r3, #0
 8009d34:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009d3c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8009d3e:	7afb      	ldrb	r3, [r7, #11]
 8009d40:	2b01      	cmp	r3, #1
 8009d42:	d002      	beq.n	8009d4a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8009d44:	7afb      	ldrb	r3, [r7, #11]
 8009d46:	2b02      	cmp	r3, #2
 8009d48:	d11d      	bne.n	8009d86 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	689b      	ldr	r3, [r3, #8]
 8009d50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d002      	beq.n	8009d5e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	689b      	ldr	r3, [r3, #8]
 8009d64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d002      	beq.n	8009d72 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	3301      	adds	r3, #1
 8009d70:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d002      	beq.n	8009d86 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	3301      	adds	r3, #1
 8009d84:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8009d86:	68fb      	ldr	r3, [r7, #12]
}
 8009d88:	4618      	mov	r0, r3
 8009d8a:	3714      	adds	r7, #20
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8009d94:	b480      	push	{r7}
 8009d96:	b087      	sub	sp, #28
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	60f8      	str	r0, [r7, #12]
 8009d9c:	60b9      	str	r1, [r7, #8]
 8009d9e:	607a      	str	r2, [r7, #4]
 8009da0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009da8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8009daa:	7dfb      	ldrb	r3, [r7, #23]
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d003      	beq.n	8009db8 <HAL_CAN_GetRxMessage+0x24>
 8009db0:	7dfb      	ldrb	r3, [r7, #23]
 8009db2:	2b02      	cmp	r3, #2
 8009db4:	f040 80f3 	bne.w	8009f9e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10e      	bne.n	8009ddc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	68db      	ldr	r3, [r3, #12]
 8009dc4:	f003 0303 	and.w	r3, r3, #3
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d116      	bne.n	8009dfa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dd0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009dd8:	2301      	movs	r3, #1
 8009dda:	e0e7      	b.n	8009fac <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	691b      	ldr	r3, [r3, #16]
 8009de2:	f003 0303 	and.w	r3, r3, #3
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d107      	bne.n	8009dfa <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009df6:	2301      	movs	r3, #1
 8009df8:	e0d8      	b.n	8009fac <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681a      	ldr	r2, [r3, #0]
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	331b      	adds	r3, #27
 8009e02:	011b      	lsls	r3, r3, #4
 8009e04:	4413      	add	r3, r2
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f003 0204 	and.w	r2, r3, #4
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d10c      	bne.n	8009e32 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	681a      	ldr	r2, [r3, #0]
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	331b      	adds	r3, #27
 8009e20:	011b      	lsls	r3, r3, #4
 8009e22:	4413      	add	r3, r2
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	0d5b      	lsrs	r3, r3, #21
 8009e28:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	601a      	str	r2, [r3, #0]
 8009e30:	e00b      	b.n	8009e4a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681a      	ldr	r2, [r3, #0]
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	331b      	adds	r3, #27
 8009e3a:	011b      	lsls	r3, r3, #4
 8009e3c:	4413      	add	r3, r2
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	08db      	lsrs	r3, r3, #3
 8009e42:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681a      	ldr	r2, [r3, #0]
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	331b      	adds	r3, #27
 8009e52:	011b      	lsls	r3, r3, #4
 8009e54:	4413      	add	r3, r2
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f003 0202 	and.w	r2, r3, #2
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	331b      	adds	r3, #27
 8009e68:	011b      	lsls	r3, r3, #4
 8009e6a:	4413      	add	r3, r2
 8009e6c:	3304      	adds	r3, #4
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f003 020f 	and.w	r2, r3, #15
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681a      	ldr	r2, [r3, #0]
 8009e7c:	68bb      	ldr	r3, [r7, #8]
 8009e7e:	331b      	adds	r3, #27
 8009e80:	011b      	lsls	r3, r3, #4
 8009e82:	4413      	add	r3, r2
 8009e84:	3304      	adds	r3, #4
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	0a1b      	lsrs	r3, r3, #8
 8009e8a:	b2da      	uxtb	r2, r3
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681a      	ldr	r2, [r3, #0]
 8009e94:	68bb      	ldr	r3, [r7, #8]
 8009e96:	331b      	adds	r3, #27
 8009e98:	011b      	lsls	r3, r3, #4
 8009e9a:	4413      	add	r3, r2
 8009e9c:	3304      	adds	r3, #4
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	0c1b      	lsrs	r3, r3, #16
 8009ea2:	b29a      	uxth	r2, r3
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681a      	ldr	r2, [r3, #0]
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	011b      	lsls	r3, r3, #4
 8009eb0:	4413      	add	r3, r2
 8009eb2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	b2da      	uxtb	r2, r3
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681a      	ldr	r2, [r3, #0]
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	011b      	lsls	r3, r3, #4
 8009ec6:	4413      	add	r3, r2
 8009ec8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	0a1a      	lsrs	r2, r3, #8
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	b2d2      	uxtb	r2, r2
 8009ed6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681a      	ldr	r2, [r3, #0]
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	011b      	lsls	r3, r3, #4
 8009ee0:	4413      	add	r3, r2
 8009ee2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	0c1a      	lsrs	r2, r3, #16
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	3302      	adds	r3, #2
 8009eee:	b2d2      	uxtb	r2, r2
 8009ef0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681a      	ldr	r2, [r3, #0]
 8009ef6:	68bb      	ldr	r3, [r7, #8]
 8009ef8:	011b      	lsls	r3, r3, #4
 8009efa:	4413      	add	r3, r2
 8009efc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	0e1a      	lsrs	r2, r3, #24
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	3303      	adds	r3, #3
 8009f08:	b2d2      	uxtb	r2, r2
 8009f0a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681a      	ldr	r2, [r3, #0]
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	011b      	lsls	r3, r3, #4
 8009f14:	4413      	add	r3, r2
 8009f16:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	3304      	adds	r3, #4
 8009f20:	b2d2      	uxtb	r2, r2
 8009f22:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	011b      	lsls	r3, r3, #4
 8009f2c:	4413      	add	r3, r2
 8009f2e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	0a1a      	lsrs	r2, r3, #8
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	3305      	adds	r3, #5
 8009f3a:	b2d2      	uxtb	r2, r2
 8009f3c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681a      	ldr	r2, [r3, #0]
 8009f42:	68bb      	ldr	r3, [r7, #8]
 8009f44:	011b      	lsls	r3, r3, #4
 8009f46:	4413      	add	r3, r2
 8009f48:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	0c1a      	lsrs	r2, r3, #16
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	3306      	adds	r3, #6
 8009f54:	b2d2      	uxtb	r2, r2
 8009f56:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681a      	ldr	r2, [r3, #0]
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	011b      	lsls	r3, r3, #4
 8009f60:	4413      	add	r3, r2
 8009f62:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	0e1a      	lsrs	r2, r3, #24
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	3307      	adds	r3, #7
 8009f6e:	b2d2      	uxtb	r2, r2
 8009f70:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d108      	bne.n	8009f8a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	68da      	ldr	r2, [r3, #12]
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f042 0220 	orr.w	r2, r2, #32
 8009f86:	60da      	str	r2, [r3, #12]
 8009f88:	e007      	b.n	8009f9a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	691a      	ldr	r2, [r3, #16]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f042 0220 	orr.w	r2, r2, #32
 8009f98:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	e006      	b.n	8009fac <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fa2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009faa:	2301      	movs	r3, #1
  }
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	371c      	adds	r7, #28
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb6:	4770      	bx	lr

08009fb8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b085      	sub	sp, #20
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009fc8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009fca:	7bfb      	ldrb	r3, [r7, #15]
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d002      	beq.n	8009fd6 <HAL_CAN_ActivateNotification+0x1e>
 8009fd0:	7bfb      	ldrb	r3, [r7, #15]
 8009fd2:	2b02      	cmp	r3, #2
 8009fd4:	d109      	bne.n	8009fea <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	6959      	ldr	r1, [r3, #20]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	683a      	ldr	r2, [r7, #0]
 8009fe2:	430a      	orrs	r2, r1
 8009fe4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	e006      	b.n	8009ff8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009ff6:	2301      	movs	r3, #1
  }
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3714      	adds	r7, #20
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 800a004:	b480      	push	{r7}
 800a006:	b085      	sub	sp, #20
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
 800a00c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a014:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800a016:	7bfb      	ldrb	r3, [r7, #15]
 800a018:	2b01      	cmp	r3, #1
 800a01a:	d002      	beq.n	800a022 <HAL_CAN_DeactivateNotification+0x1e>
 800a01c:	7bfb      	ldrb	r3, [r7, #15]
 800a01e:	2b02      	cmp	r3, #2
 800a020:	d10a      	bne.n	800a038 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	6959      	ldr	r1, [r3, #20]
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	43da      	mvns	r2, r3
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	400a      	ands	r2, r1
 800a032:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800a034:	2300      	movs	r3, #0
 800a036:	e006      	b.n	800a046 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a03c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800a044:	2301      	movs	r3, #1
  }
}
 800a046:	4618      	mov	r0, r3
 800a048:	3714      	adds	r7, #20
 800a04a:	46bd      	mov	sp, r7
 800a04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a050:	4770      	bx	lr

0800a052 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b08a      	sub	sp, #40	; 0x28
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800a05a:	2300      	movs	r3, #0
 800a05c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	695b      	ldr	r3, [r3, #20]
 800a064:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	68db      	ldr	r3, [r3, #12]
 800a07c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	691b      	ldr	r3, [r3, #16]
 800a084:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	699b      	ldr	r3, [r3, #24]
 800a08c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800a08e:	6a3b      	ldr	r3, [r7, #32]
 800a090:	f003 0301 	and.w	r3, r3, #1
 800a094:	2b00      	cmp	r3, #0
 800a096:	d07c      	beq.n	800a192 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	f003 0301 	and.w	r3, r3, #1
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d023      	beq.n	800a0ea <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800a0aa:	69bb      	ldr	r3, [r7, #24]
 800a0ac:	f003 0302 	and.w	r3, r3, #2
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d003      	beq.n	800a0bc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f000 f983 	bl	800a3c0 <HAL_CAN_TxMailbox0CompleteCallback>
 800a0ba:	e016      	b.n	800a0ea <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800a0bc:	69bb      	ldr	r3, [r7, #24]
 800a0be:	f003 0304 	and.w	r3, r3, #4
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d004      	beq.n	800a0d0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800a0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a0cc:	627b      	str	r3, [r7, #36]	; 0x24
 800a0ce:	e00c      	b.n	800a0ea <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800a0d0:	69bb      	ldr	r3, [r7, #24]
 800a0d2:	f003 0308 	and.w	r3, r3, #8
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d004      	beq.n	800a0e4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800a0da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a0e0:	627b      	str	r3, [r7, #36]	; 0x24
 800a0e2:	e002      	b.n	800a0ea <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f000 f989 	bl	800a3fc <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d024      	beq.n	800a13e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a0fc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800a0fe:	69bb      	ldr	r3, [r7, #24]
 800a100:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a104:	2b00      	cmp	r3, #0
 800a106:	d003      	beq.n	800a110 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f000 f963 	bl	800a3d4 <HAL_CAN_TxMailbox1CompleteCallback>
 800a10e:	e016      	b.n	800a13e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a116:	2b00      	cmp	r3, #0
 800a118:	d004      	beq.n	800a124 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800a11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a11c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a120:	627b      	str	r3, [r7, #36]	; 0x24
 800a122:	e00c      	b.n	800a13e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800a124:	69bb      	ldr	r3, [r7, #24]
 800a126:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d004      	beq.n	800a138 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800a12e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a130:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a134:	627b      	str	r3, [r7, #36]	; 0x24
 800a136:	e002      	b.n	800a13e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f969 	bl	800a410 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a144:	2b00      	cmp	r3, #0
 800a146:	d024      	beq.n	800a192 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a150:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800a152:	69bb      	ldr	r3, [r7, #24]
 800a154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d003      	beq.n	800a164 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	f000 f943 	bl	800a3e8 <HAL_CAN_TxMailbox2CompleteCallback>
 800a162:	e016      	b.n	800a192 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800a164:	69bb      	ldr	r3, [r7, #24]
 800a166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d004      	beq.n	800a178 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800a16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a170:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a174:	627b      	str	r3, [r7, #36]	; 0x24
 800a176:	e00c      	b.n	800a192 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800a178:	69bb      	ldr	r3, [r7, #24]
 800a17a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d004      	beq.n	800a18c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800a182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a184:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a188:	627b      	str	r3, [r7, #36]	; 0x24
 800a18a:	e002      	b.n	800a192 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 f949 	bl	800a424 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800a192:	6a3b      	ldr	r3, [r7, #32]
 800a194:	f003 0308 	and.w	r3, r3, #8
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d00c      	beq.n	800a1b6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	f003 0310 	and.w	r3, r3, #16
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d007      	beq.n	800a1b6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800a1a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a1ac:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2210      	movs	r2, #16
 800a1b4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800a1b6:	6a3b      	ldr	r3, [r7, #32]
 800a1b8:	f003 0304 	and.w	r3, r3, #4
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d00b      	beq.n	800a1d8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	f003 0308 	and.w	r3, r3, #8
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d006      	beq.n	800a1d8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	2208      	movs	r2, #8
 800a1d0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 f930 	bl	800a438 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800a1d8:	6a3b      	ldr	r3, [r7, #32]
 800a1da:	f003 0302 	and.w	r3, r3, #2
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d009      	beq.n	800a1f6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	f003 0303 	and.w	r3, r3, #3
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d002      	beq.n	800a1f6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f7fd fbe9 	bl	80079c8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800a1f6:	6a3b      	ldr	r3, [r7, #32]
 800a1f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d00c      	beq.n	800a21a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	f003 0310 	and.w	r3, r3, #16
 800a206:	2b00      	cmp	r3, #0
 800a208:	d007      	beq.n	800a21a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800a20a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a20c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a210:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2210      	movs	r2, #16
 800a218:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800a21a:	6a3b      	ldr	r3, [r7, #32]
 800a21c:	f003 0320 	and.w	r3, r3, #32
 800a220:	2b00      	cmp	r3, #0
 800a222:	d00b      	beq.n	800a23c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	f003 0308 	and.w	r3, r3, #8
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d006      	beq.n	800a23c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	2208      	movs	r2, #8
 800a234:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f000 f908 	bl	800a44c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800a23c:	6a3b      	ldr	r3, [r7, #32]
 800a23e:	f003 0310 	and.w	r3, r3, #16
 800a242:	2b00      	cmp	r3, #0
 800a244:	d009      	beq.n	800a25a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	691b      	ldr	r3, [r3, #16]
 800a24c:	f003 0303 	and.w	r3, r3, #3
 800a250:	2b00      	cmp	r3, #0
 800a252:	d002      	beq.n	800a25a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f7fd fbcb 	bl	80079f0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800a25a:	6a3b      	ldr	r3, [r7, #32]
 800a25c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a260:	2b00      	cmp	r3, #0
 800a262:	d00b      	beq.n	800a27c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800a264:	69fb      	ldr	r3, [r7, #28]
 800a266:	f003 0310 	and.w	r3, r3, #16
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d006      	beq.n	800a27c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	2210      	movs	r2, #16
 800a274:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 f8f2 	bl	800a460 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800a27c:	6a3b      	ldr	r3, [r7, #32]
 800a27e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a282:	2b00      	cmp	r3, #0
 800a284:	d00b      	beq.n	800a29e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800a286:	69fb      	ldr	r3, [r7, #28]
 800a288:	f003 0308 	and.w	r3, r3, #8
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d006      	beq.n	800a29e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	2208      	movs	r2, #8
 800a296:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 f8eb 	bl	800a474 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800a29e:	6a3b      	ldr	r3, [r7, #32]
 800a2a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d07b      	beq.n	800a3a0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800a2a8:	69fb      	ldr	r3, [r7, #28]
 800a2aa:	f003 0304 	and.w	r3, r3, #4
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d072      	beq.n	800a398 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a2b2:	6a3b      	ldr	r3, [r7, #32]
 800a2b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d008      	beq.n	800a2ce <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d003      	beq.n	800a2ce <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800a2c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2c8:	f043 0301 	orr.w	r3, r3, #1
 800a2cc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a2ce:	6a3b      	ldr	r3, [r7, #32]
 800a2d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d008      	beq.n	800a2ea <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d003      	beq.n	800a2ea <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800a2e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2e4:	f043 0302 	orr.w	r3, r3, #2
 800a2e8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a2ea:	6a3b      	ldr	r3, [r7, #32]
 800a2ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d008      	beq.n	800a306 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d003      	beq.n	800a306 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800a2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a300:	f043 0304 	orr.w	r3, r3, #4
 800a304:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a306:	6a3b      	ldr	r3, [r7, #32]
 800a308:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d043      	beq.n	800a398 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a316:	2b00      	cmp	r3, #0
 800a318:	d03e      	beq.n	800a398 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a320:	2b60      	cmp	r3, #96	; 0x60
 800a322:	d02b      	beq.n	800a37c <HAL_CAN_IRQHandler+0x32a>
 800a324:	2b60      	cmp	r3, #96	; 0x60
 800a326:	d82e      	bhi.n	800a386 <HAL_CAN_IRQHandler+0x334>
 800a328:	2b50      	cmp	r3, #80	; 0x50
 800a32a:	d022      	beq.n	800a372 <HAL_CAN_IRQHandler+0x320>
 800a32c:	2b50      	cmp	r3, #80	; 0x50
 800a32e:	d82a      	bhi.n	800a386 <HAL_CAN_IRQHandler+0x334>
 800a330:	2b40      	cmp	r3, #64	; 0x40
 800a332:	d019      	beq.n	800a368 <HAL_CAN_IRQHandler+0x316>
 800a334:	2b40      	cmp	r3, #64	; 0x40
 800a336:	d826      	bhi.n	800a386 <HAL_CAN_IRQHandler+0x334>
 800a338:	2b30      	cmp	r3, #48	; 0x30
 800a33a:	d010      	beq.n	800a35e <HAL_CAN_IRQHandler+0x30c>
 800a33c:	2b30      	cmp	r3, #48	; 0x30
 800a33e:	d822      	bhi.n	800a386 <HAL_CAN_IRQHandler+0x334>
 800a340:	2b10      	cmp	r3, #16
 800a342:	d002      	beq.n	800a34a <HAL_CAN_IRQHandler+0x2f8>
 800a344:	2b20      	cmp	r3, #32
 800a346:	d005      	beq.n	800a354 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800a348:	e01d      	b.n	800a386 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800a34a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a34c:	f043 0308 	orr.w	r3, r3, #8
 800a350:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a352:	e019      	b.n	800a388 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800a354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a356:	f043 0310 	orr.w	r3, r3, #16
 800a35a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a35c:	e014      	b.n	800a388 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800a35e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a360:	f043 0320 	orr.w	r3, r3, #32
 800a364:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a366:	e00f      	b.n	800a388 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800a368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a36a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a36e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a370:	e00a      	b.n	800a388 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800a372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a378:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a37a:	e005      	b.n	800a388 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800a37c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a37e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a382:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a384:	e000      	b.n	800a388 <HAL_CAN_IRQHandler+0x336>
            break;
 800a386:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	699a      	ldr	r2, [r3, #24]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a396:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	2204      	movs	r2, #4
 800a39e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800a3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d008      	beq.n	800a3b8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a3aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ac:	431a      	orrs	r2, r3
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 f868 	bl	800a488 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800a3b8:	bf00      	nop
 800a3ba:	3728      	adds	r7, #40	; 0x28
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800a3c8:	bf00      	nop
 800a3ca:	370c      	adds	r7, #12
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr

0800a3d4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b083      	sub	sp, #12
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800a3dc:	bf00      	nop
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800a3f0:	bf00      	nop
 800a3f2:	370c      	adds	r7, #12
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fa:	4770      	bx	lr

0800a3fc <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a3fc:	b480      	push	{r7}
 800a3fe:	b083      	sub	sp, #12
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800a404:	bf00      	nop
 800a406:	370c      	adds	r7, #12
 800a408:	46bd      	mov	sp, r7
 800a40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40e:	4770      	bx	lr

0800a410 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800a418:	bf00      	nop
 800a41a:	370c      	adds	r7, #12
 800a41c:	46bd      	mov	sp, r7
 800a41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a422:	4770      	bx	lr

0800a424 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800a42c:	bf00      	nop
 800a42e:	370c      	adds	r7, #12
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800a438:	b480      	push	{r7}
 800a43a:	b083      	sub	sp, #12
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800a440:	bf00      	nop
 800a442:	370c      	adds	r7, #12
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr

0800a44c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b083      	sub	sp, #12
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800a454:	bf00      	nop
 800a456:	370c      	adds	r7, #12
 800a458:	46bd      	mov	sp, r7
 800a45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45e:	4770      	bx	lr

0800a460 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800a460:	b480      	push	{r7}
 800a462:	b083      	sub	sp, #12
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800a468:	bf00      	nop
 800a46a:	370c      	adds	r7, #12
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr

0800a474 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800a474:	b480      	push	{r7}
 800a476:	b083      	sub	sp, #12
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800a47c:	bf00      	nop
 800a47e:	370c      	adds	r7, #12
 800a480:	46bd      	mov	sp, r7
 800a482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a486:	4770      	bx	lr

0800a488 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800a488:	b480      	push	{r7}
 800a48a:	b083      	sub	sp, #12
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800a490:	bf00      	nop
 800a492:	370c      	adds	r7, #12
 800a494:	46bd      	mov	sp, r7
 800a496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49a:	4770      	bx	lr

0800a49c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b085      	sub	sp, #20
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f003 0307 	and.w	r3, r3, #7
 800a4aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a4ac:	4b0c      	ldr	r3, [pc, #48]	; (800a4e0 <__NVIC_SetPriorityGrouping+0x44>)
 800a4ae:	68db      	ldr	r3, [r3, #12]
 800a4b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a4b2:	68ba      	ldr	r2, [r7, #8]
 800a4b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a4b8:	4013      	ands	r3, r2
 800a4ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a4c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a4c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a4cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a4ce:	4a04      	ldr	r2, [pc, #16]	; (800a4e0 <__NVIC_SetPriorityGrouping+0x44>)
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	60d3      	str	r3, [r2, #12]
}
 800a4d4:	bf00      	nop
 800a4d6:	3714      	adds	r7, #20
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4de:	4770      	bx	lr
 800a4e0:	e000ed00 	.word	0xe000ed00

0800a4e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a4e4:	b480      	push	{r7}
 800a4e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a4e8:	4b04      	ldr	r3, [pc, #16]	; (800a4fc <__NVIC_GetPriorityGrouping+0x18>)
 800a4ea:	68db      	ldr	r3, [r3, #12]
 800a4ec:	0a1b      	lsrs	r3, r3, #8
 800a4ee:	f003 0307 	and.w	r3, r3, #7
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr
 800a4fc:	e000ed00 	.word	0xe000ed00

0800a500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a500:	b480      	push	{r7}
 800a502:	b083      	sub	sp, #12
 800a504:	af00      	add	r7, sp, #0
 800a506:	4603      	mov	r3, r0
 800a508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a50a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	db0b      	blt.n	800a52a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a512:	79fb      	ldrb	r3, [r7, #7]
 800a514:	f003 021f 	and.w	r2, r3, #31
 800a518:	4907      	ldr	r1, [pc, #28]	; (800a538 <__NVIC_EnableIRQ+0x38>)
 800a51a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a51e:	095b      	lsrs	r3, r3, #5
 800a520:	2001      	movs	r0, #1
 800a522:	fa00 f202 	lsl.w	r2, r0, r2
 800a526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a52a:	bf00      	nop
 800a52c:	370c      	adds	r7, #12
 800a52e:	46bd      	mov	sp, r7
 800a530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a534:	4770      	bx	lr
 800a536:	bf00      	nop
 800a538:	e000e100 	.word	0xe000e100

0800a53c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b083      	sub	sp, #12
 800a540:	af00      	add	r7, sp, #0
 800a542:	4603      	mov	r3, r0
 800a544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	db12      	blt.n	800a574 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a54e:	79fb      	ldrb	r3, [r7, #7]
 800a550:	f003 021f 	and.w	r2, r3, #31
 800a554:	490a      	ldr	r1, [pc, #40]	; (800a580 <__NVIC_DisableIRQ+0x44>)
 800a556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a55a:	095b      	lsrs	r3, r3, #5
 800a55c:	2001      	movs	r0, #1
 800a55e:	fa00 f202 	lsl.w	r2, r0, r2
 800a562:	3320      	adds	r3, #32
 800a564:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a568:	f3bf 8f4f 	dsb	sy
}
 800a56c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a56e:	f3bf 8f6f 	isb	sy
}
 800a572:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800a574:	bf00      	nop
 800a576:	370c      	adds	r7, #12
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr
 800a580:	e000e100 	.word	0xe000e100

0800a584 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	4603      	mov	r3, r0
 800a58c:	6039      	str	r1, [r7, #0]
 800a58e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a594:	2b00      	cmp	r3, #0
 800a596:	db0a      	blt.n	800a5ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	b2da      	uxtb	r2, r3
 800a59c:	490c      	ldr	r1, [pc, #48]	; (800a5d0 <__NVIC_SetPriority+0x4c>)
 800a59e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5a2:	0112      	lsls	r2, r2, #4
 800a5a4:	b2d2      	uxtb	r2, r2
 800a5a6:	440b      	add	r3, r1
 800a5a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a5ac:	e00a      	b.n	800a5c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	b2da      	uxtb	r2, r3
 800a5b2:	4908      	ldr	r1, [pc, #32]	; (800a5d4 <__NVIC_SetPriority+0x50>)
 800a5b4:	79fb      	ldrb	r3, [r7, #7]
 800a5b6:	f003 030f 	and.w	r3, r3, #15
 800a5ba:	3b04      	subs	r3, #4
 800a5bc:	0112      	lsls	r2, r2, #4
 800a5be:	b2d2      	uxtb	r2, r2
 800a5c0:	440b      	add	r3, r1
 800a5c2:	761a      	strb	r2, [r3, #24]
}
 800a5c4:	bf00      	nop
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr
 800a5d0:	e000e100 	.word	0xe000e100
 800a5d4:	e000ed00 	.word	0xe000ed00

0800a5d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b089      	sub	sp, #36	; 0x24
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	60f8      	str	r0, [r7, #12]
 800a5e0:	60b9      	str	r1, [r7, #8]
 800a5e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	f003 0307 	and.w	r3, r3, #7
 800a5ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a5ec:	69fb      	ldr	r3, [r7, #28]
 800a5ee:	f1c3 0307 	rsb	r3, r3, #7
 800a5f2:	2b04      	cmp	r3, #4
 800a5f4:	bf28      	it	cs
 800a5f6:	2304      	movcs	r3, #4
 800a5f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a5fa:	69fb      	ldr	r3, [r7, #28]
 800a5fc:	3304      	adds	r3, #4
 800a5fe:	2b06      	cmp	r3, #6
 800a600:	d902      	bls.n	800a608 <NVIC_EncodePriority+0x30>
 800a602:	69fb      	ldr	r3, [r7, #28]
 800a604:	3b03      	subs	r3, #3
 800a606:	e000      	b.n	800a60a <NVIC_EncodePriority+0x32>
 800a608:	2300      	movs	r3, #0
 800a60a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a60c:	f04f 32ff 	mov.w	r2, #4294967295
 800a610:	69bb      	ldr	r3, [r7, #24]
 800a612:	fa02 f303 	lsl.w	r3, r2, r3
 800a616:	43da      	mvns	r2, r3
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	401a      	ands	r2, r3
 800a61c:	697b      	ldr	r3, [r7, #20]
 800a61e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a620:	f04f 31ff 	mov.w	r1, #4294967295
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	fa01 f303 	lsl.w	r3, r1, r3
 800a62a:	43d9      	mvns	r1, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a630:	4313      	orrs	r3, r2
         );
}
 800a632:	4618      	mov	r0, r3
 800a634:	3724      	adds	r7, #36	; 0x24
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr

0800a63e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a63e:	b580      	push	{r7, lr}
 800a640:	b082      	sub	sp, #8
 800a642:	af00      	add	r7, sp, #0
 800a644:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f7ff ff28 	bl	800a49c <__NVIC_SetPriorityGrouping>
}
 800a64c:	bf00      	nop
 800a64e:	3708      	adds	r7, #8
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}

0800a654 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b086      	sub	sp, #24
 800a658:	af00      	add	r7, sp, #0
 800a65a:	4603      	mov	r3, r0
 800a65c:	60b9      	str	r1, [r7, #8]
 800a65e:	607a      	str	r2, [r7, #4]
 800a660:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800a662:	2300      	movs	r3, #0
 800a664:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a666:	f7ff ff3d 	bl	800a4e4 <__NVIC_GetPriorityGrouping>
 800a66a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	68b9      	ldr	r1, [r7, #8]
 800a670:	6978      	ldr	r0, [r7, #20]
 800a672:	f7ff ffb1 	bl	800a5d8 <NVIC_EncodePriority>
 800a676:	4602      	mov	r2, r0
 800a678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a67c:	4611      	mov	r1, r2
 800a67e:	4618      	mov	r0, r3
 800a680:	f7ff ff80 	bl	800a584 <__NVIC_SetPriority>
}
 800a684:	bf00      	nop
 800a686:	3718      	adds	r7, #24
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	4603      	mov	r3, r0
 800a694:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a69a:	4618      	mov	r0, r3
 800a69c:	f7ff ff30 	bl	800a500 <__NVIC_EnableIRQ>
}
 800a6a0:	bf00      	nop
 800a6a2:	3708      	adds	r7, #8
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}

0800a6a8 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b082      	sub	sp, #8
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800a6b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f7ff ff40 	bl	800a53c <__NVIC_DisableIRQ>
}
 800a6bc:	bf00      	nop
 800a6be:	3708      	adds	r7, #8
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b085      	sub	sp, #20
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d101      	bne.n	800a6d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	e098      	b.n	800a808 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	461a      	mov	r2, r3
 800a6dc:	4b4d      	ldr	r3, [pc, #308]	; (800a814 <HAL_DMA_Init+0x150>)
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	d80f      	bhi.n	800a702 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	461a      	mov	r2, r3
 800a6e8:	4b4b      	ldr	r3, [pc, #300]	; (800a818 <HAL_DMA_Init+0x154>)
 800a6ea:	4413      	add	r3, r2
 800a6ec:	4a4b      	ldr	r2, [pc, #300]	; (800a81c <HAL_DMA_Init+0x158>)
 800a6ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a6f2:	091b      	lsrs	r3, r3, #4
 800a6f4:	009a      	lsls	r2, r3, #2
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	4a48      	ldr	r2, [pc, #288]	; (800a820 <HAL_DMA_Init+0x15c>)
 800a6fe:	641a      	str	r2, [r3, #64]	; 0x40
 800a700:	e00e      	b.n	800a720 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	461a      	mov	r2, r3
 800a708:	4b46      	ldr	r3, [pc, #280]	; (800a824 <HAL_DMA_Init+0x160>)
 800a70a:	4413      	add	r3, r2
 800a70c:	4a43      	ldr	r2, [pc, #268]	; (800a81c <HAL_DMA_Init+0x158>)
 800a70e:	fba2 2303 	umull	r2, r3, r2, r3
 800a712:	091b      	lsrs	r3, r3, #4
 800a714:	009a      	lsls	r2, r3, #2
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	4a42      	ldr	r2, [pc, #264]	; (800a828 <HAL_DMA_Init+0x164>)
 800a71e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2202      	movs	r2, #2
 800a724:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a73a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a744:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	691b      	ldr	r3, [r3, #16]
 800a74a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a750:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	699b      	ldr	r3, [r3, #24]
 800a756:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a75c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6a1b      	ldr	r3, [r3, #32]
 800a762:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a764:	68fa      	ldr	r2, [r7, #12]
 800a766:	4313      	orrs	r3, r2
 800a768:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	68fa      	ldr	r2, [r7, #12]
 800a770:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	689b      	ldr	r3, [r3, #8]
 800a776:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a77a:	d039      	beq.n	800a7f0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a780:	4a27      	ldr	r2, [pc, #156]	; (800a820 <HAL_DMA_Init+0x15c>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d11a      	bne.n	800a7bc <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800a786:	4b29      	ldr	r3, [pc, #164]	; (800a82c <HAL_DMA_Init+0x168>)
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a78e:	f003 031c 	and.w	r3, r3, #28
 800a792:	210f      	movs	r1, #15
 800a794:	fa01 f303 	lsl.w	r3, r1, r3
 800a798:	43db      	mvns	r3, r3
 800a79a:	4924      	ldr	r1, [pc, #144]	; (800a82c <HAL_DMA_Init+0x168>)
 800a79c:	4013      	ands	r3, r2
 800a79e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800a7a0:	4b22      	ldr	r3, [pc, #136]	; (800a82c <HAL_DMA_Init+0x168>)
 800a7a2:	681a      	ldr	r2, [r3, #0]
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6859      	ldr	r1, [r3, #4]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7ac:	f003 031c 	and.w	r3, r3, #28
 800a7b0:	fa01 f303 	lsl.w	r3, r1, r3
 800a7b4:	491d      	ldr	r1, [pc, #116]	; (800a82c <HAL_DMA_Init+0x168>)
 800a7b6:	4313      	orrs	r3, r2
 800a7b8:	600b      	str	r3, [r1, #0]
 800a7ba:	e019      	b.n	800a7f0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800a7bc:	4b1c      	ldr	r3, [pc, #112]	; (800a830 <HAL_DMA_Init+0x16c>)
 800a7be:	681a      	ldr	r2, [r3, #0]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7c4:	f003 031c 	and.w	r3, r3, #28
 800a7c8:	210f      	movs	r1, #15
 800a7ca:	fa01 f303 	lsl.w	r3, r1, r3
 800a7ce:	43db      	mvns	r3, r3
 800a7d0:	4917      	ldr	r1, [pc, #92]	; (800a830 <HAL_DMA_Init+0x16c>)
 800a7d2:	4013      	ands	r3, r2
 800a7d4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800a7d6:	4b16      	ldr	r3, [pc, #88]	; (800a830 <HAL_DMA_Init+0x16c>)
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6859      	ldr	r1, [r3, #4]
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7e2:	f003 031c 	and.w	r3, r3, #28
 800a7e6:	fa01 f303 	lsl.w	r3, r1, r3
 800a7ea:	4911      	ldr	r1, [pc, #68]	; (800a830 <HAL_DMA_Init+0x16c>)
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2200      	movs	r2, #0
 800a802:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a806:	2300      	movs	r3, #0
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3714      	adds	r7, #20
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr
 800a814:	40020407 	.word	0x40020407
 800a818:	bffdfff8 	.word	0xbffdfff8
 800a81c:	cccccccd 	.word	0xcccccccd
 800a820:	40020000 	.word	0x40020000
 800a824:	bffdfbf8 	.word	0xbffdfbf8
 800a828:	40020400 	.word	0x40020400
 800a82c:	400200a8 	.word	0x400200a8
 800a830:	400204a8 	.word	0x400204a8

0800a834 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a83c:	2300      	movs	r3, #0
 800a83e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a846:	b2db      	uxtb	r3, r3
 800a848:	2b02      	cmp	r3, #2
 800a84a:	d005      	beq.n	800a858 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2204      	movs	r2, #4
 800a850:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a852:	2301      	movs	r3, #1
 800a854:	73fb      	strb	r3, [r7, #15]
 800a856:	e029      	b.n	800a8ac <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	681a      	ldr	r2, [r3, #0]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	f022 020e 	bic.w	r2, r2, #14
 800a866:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	681a      	ldr	r2, [r3, #0]
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	f022 0201 	bic.w	r2, r2, #1
 800a876:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a87c:	f003 021c 	and.w	r2, r3, #28
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a884:	2101      	movs	r1, #1
 800a886:	fa01 f202 	lsl.w	r2, r1, r2
 800a88a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2201      	movs	r2, #1
 800a890:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2200      	movs	r2, #0
 800a898:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d003      	beq.n	800a8ac <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	4798      	blx	r3
    }
  }
  return status;
 800a8ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3710      	adds	r7, #16
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}

0800a8b6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a8b6:	b580      	push	{r7, lr}
 800a8b8:	b084      	sub	sp, #16
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8d2:	f003 031c 	and.w	r3, r3, #28
 800a8d6:	2204      	movs	r2, #4
 800a8d8:	409a      	lsls	r2, r3
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	4013      	ands	r3, r2
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d026      	beq.n	800a930 <HAL_DMA_IRQHandler+0x7a>
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	f003 0304 	and.w	r3, r3, #4
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d021      	beq.n	800a930 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f003 0320 	and.w	r3, r3, #32
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d107      	bne.n	800a90a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	681a      	ldr	r2, [r3, #0]
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	f022 0204 	bic.w	r2, r2, #4
 800a908:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a90e:	f003 021c 	and.w	r2, r3, #28
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a916:	2104      	movs	r1, #4
 800a918:	fa01 f202 	lsl.w	r2, r1, r2
 800a91c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a922:	2b00      	cmp	r3, #0
 800a924:	d071      	beq.n	800aa0a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800a92e:	e06c      	b.n	800aa0a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a934:	f003 031c 	and.w	r3, r3, #28
 800a938:	2202      	movs	r2, #2
 800a93a:	409a      	lsls	r2, r3
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	4013      	ands	r3, r2
 800a940:	2b00      	cmp	r3, #0
 800a942:	d02e      	beq.n	800a9a2 <HAL_DMA_IRQHandler+0xec>
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	f003 0302 	and.w	r3, r3, #2
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d029      	beq.n	800a9a2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f003 0320 	and.w	r3, r3, #32
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d10b      	bne.n	800a974 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	681a      	ldr	r2, [r3, #0]
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f022 020a 	bic.w	r2, r2, #10
 800a96a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2201      	movs	r2, #1
 800a970:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a978:	f003 021c 	and.w	r2, r3, #28
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a980:	2102      	movs	r1, #2
 800a982:	fa01 f202 	lsl.w	r2, r1, r2
 800a986:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2200      	movs	r2, #0
 800a98c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a994:	2b00      	cmp	r3, #0
 800a996:	d038      	beq.n	800aa0a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800a9a0:	e033      	b.n	800aa0a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9a6:	f003 031c 	and.w	r3, r3, #28
 800a9aa:	2208      	movs	r2, #8
 800a9ac:	409a      	lsls	r2, r3
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	4013      	ands	r3, r2
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d02a      	beq.n	800aa0c <HAL_DMA_IRQHandler+0x156>
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	f003 0308 	and.w	r3, r3, #8
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d025      	beq.n	800aa0c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	681a      	ldr	r2, [r3, #0]
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	f022 020e 	bic.w	r2, r2, #14
 800a9ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9d4:	f003 021c 	and.w	r2, r3, #28
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9dc:	2101      	movs	r1, #1
 800a9de:	fa01 f202 	lsl.w	r2, r1, r2
 800a9e2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2201      	movs	r2, #1
 800a9ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d004      	beq.n	800aa0c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800aa0a:	bf00      	nop
 800aa0c:	bf00      	nop
}
 800aa0e:	3710      	adds	r7, #16
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b083      	sub	sp, #12
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800aa22:	b2db      	uxtb	r3, r3
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	370c      	adds	r7, #12
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2e:	4770      	bx	lr

0800aa30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b087      	sub	sp, #28
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800aa3e:	e148      	b.n	800acd2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	681a      	ldr	r2, [r3, #0]
 800aa44:	2101      	movs	r1, #1
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	fa01 f303 	lsl.w	r3, r1, r3
 800aa4c:	4013      	ands	r3, r2
 800aa4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	f000 813a 	beq.w	800accc <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	685b      	ldr	r3, [r3, #4]
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d00b      	beq.n	800aa78 <HAL_GPIO_Init+0x48>
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	2b02      	cmp	r3, #2
 800aa66:	d007      	beq.n	800aa78 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800aa6c:	2b11      	cmp	r3, #17
 800aa6e:	d003      	beq.n	800aa78 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	685b      	ldr	r3, [r3, #4]
 800aa74:	2b12      	cmp	r3, #18
 800aa76:	d130      	bne.n	800aada <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	005b      	lsls	r3, r3, #1
 800aa82:	2203      	movs	r2, #3
 800aa84:	fa02 f303 	lsl.w	r3, r2, r3
 800aa88:	43db      	mvns	r3, r3
 800aa8a:	693a      	ldr	r2, [r7, #16]
 800aa8c:	4013      	ands	r3, r2
 800aa8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	68da      	ldr	r2, [r3, #12]
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	005b      	lsls	r3, r3, #1
 800aa98:	fa02 f303 	lsl.w	r3, r2, r3
 800aa9c:	693a      	ldr	r2, [r7, #16]
 800aa9e:	4313      	orrs	r3, r2
 800aaa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	693a      	ldr	r2, [r7, #16]
 800aaa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800aaae:	2201      	movs	r2, #1
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	fa02 f303 	lsl.w	r3, r2, r3
 800aab6:	43db      	mvns	r3, r3
 800aab8:	693a      	ldr	r2, [r7, #16]
 800aaba:	4013      	ands	r3, r2
 800aabc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800aabe:	683b      	ldr	r3, [r7, #0]
 800aac0:	685b      	ldr	r3, [r3, #4]
 800aac2:	091b      	lsrs	r3, r3, #4
 800aac4:	f003 0201 	and.w	r2, r3, #1
 800aac8:	697b      	ldr	r3, [r7, #20]
 800aaca:	fa02 f303 	lsl.w	r3, r2, r3
 800aace:	693a      	ldr	r2, [r7, #16]
 800aad0:	4313      	orrs	r3, r2
 800aad2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	693a      	ldr	r2, [r7, #16]
 800aad8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	68db      	ldr	r3, [r3, #12]
 800aade:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800aae0:	697b      	ldr	r3, [r7, #20]
 800aae2:	005b      	lsls	r3, r3, #1
 800aae4:	2203      	movs	r2, #3
 800aae6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaea:	43db      	mvns	r3, r3
 800aaec:	693a      	ldr	r2, [r7, #16]
 800aaee:	4013      	ands	r3, r2
 800aaf0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	689a      	ldr	r2, [r3, #8]
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	005b      	lsls	r3, r3, #1
 800aafa:	fa02 f303 	lsl.w	r3, r2, r3
 800aafe:	693a      	ldr	r2, [r7, #16]
 800ab00:	4313      	orrs	r3, r2
 800ab02:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	693a      	ldr	r2, [r7, #16]
 800ab08:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	2b02      	cmp	r3, #2
 800ab10:	d003      	beq.n	800ab1a <HAL_GPIO_Init+0xea>
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	685b      	ldr	r3, [r3, #4]
 800ab16:	2b12      	cmp	r3, #18
 800ab18:	d123      	bne.n	800ab62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	08da      	lsrs	r2, r3, #3
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	3208      	adds	r2, #8
 800ab22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	f003 0307 	and.w	r3, r3, #7
 800ab2e:	009b      	lsls	r3, r3, #2
 800ab30:	220f      	movs	r2, #15
 800ab32:	fa02 f303 	lsl.w	r3, r2, r3
 800ab36:	43db      	mvns	r3, r3
 800ab38:	693a      	ldr	r2, [r7, #16]
 800ab3a:	4013      	ands	r3, r2
 800ab3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	691a      	ldr	r2, [r3, #16]
 800ab42:	697b      	ldr	r3, [r7, #20]
 800ab44:	f003 0307 	and.w	r3, r3, #7
 800ab48:	009b      	lsls	r3, r3, #2
 800ab4a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab4e:	693a      	ldr	r2, [r7, #16]
 800ab50:	4313      	orrs	r3, r2
 800ab52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	08da      	lsrs	r2, r3, #3
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	3208      	adds	r2, #8
 800ab5c:	6939      	ldr	r1, [r7, #16]
 800ab5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	005b      	lsls	r3, r3, #1
 800ab6c:	2203      	movs	r2, #3
 800ab6e:	fa02 f303 	lsl.w	r3, r2, r3
 800ab72:	43db      	mvns	r3, r3
 800ab74:	693a      	ldr	r2, [r7, #16]
 800ab76:	4013      	ands	r3, r2
 800ab78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	685b      	ldr	r3, [r3, #4]
 800ab7e:	f003 0203 	and.w	r2, r3, #3
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	005b      	lsls	r3, r3, #1
 800ab86:	fa02 f303 	lsl.w	r3, r2, r3
 800ab8a:	693a      	ldr	r2, [r7, #16]
 800ab8c:	4313      	orrs	r3, r2
 800ab8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	693a      	ldr	r2, [r7, #16]
 800ab94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	685b      	ldr	r3, [r3, #4]
 800ab9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	f000 8094 	beq.w	800accc <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800aba4:	4b52      	ldr	r3, [pc, #328]	; (800acf0 <HAL_GPIO_Init+0x2c0>)
 800aba6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aba8:	4a51      	ldr	r2, [pc, #324]	; (800acf0 <HAL_GPIO_Init+0x2c0>)
 800abaa:	f043 0301 	orr.w	r3, r3, #1
 800abae:	6613      	str	r3, [r2, #96]	; 0x60
 800abb0:	4b4f      	ldr	r3, [pc, #316]	; (800acf0 <HAL_GPIO_Init+0x2c0>)
 800abb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abb4:	f003 0301 	and.w	r3, r3, #1
 800abb8:	60bb      	str	r3, [r7, #8]
 800abba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800abbc:	4a4d      	ldr	r2, [pc, #308]	; (800acf4 <HAL_GPIO_Init+0x2c4>)
 800abbe:	697b      	ldr	r3, [r7, #20]
 800abc0:	089b      	lsrs	r3, r3, #2
 800abc2:	3302      	adds	r3, #2
 800abc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800abc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	f003 0303 	and.w	r3, r3, #3
 800abd0:	009b      	lsls	r3, r3, #2
 800abd2:	220f      	movs	r2, #15
 800abd4:	fa02 f303 	lsl.w	r3, r2, r3
 800abd8:	43db      	mvns	r3, r3
 800abda:	693a      	ldr	r2, [r7, #16]
 800abdc:	4013      	ands	r3, r2
 800abde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800abe6:	d00d      	beq.n	800ac04 <HAL_GPIO_Init+0x1d4>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	4a43      	ldr	r2, [pc, #268]	; (800acf8 <HAL_GPIO_Init+0x2c8>)
 800abec:	4293      	cmp	r3, r2
 800abee:	d007      	beq.n	800ac00 <HAL_GPIO_Init+0x1d0>
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	4a42      	ldr	r2, [pc, #264]	; (800acfc <HAL_GPIO_Init+0x2cc>)
 800abf4:	4293      	cmp	r3, r2
 800abf6:	d101      	bne.n	800abfc <HAL_GPIO_Init+0x1cc>
 800abf8:	2302      	movs	r3, #2
 800abfa:	e004      	b.n	800ac06 <HAL_GPIO_Init+0x1d6>
 800abfc:	2307      	movs	r3, #7
 800abfe:	e002      	b.n	800ac06 <HAL_GPIO_Init+0x1d6>
 800ac00:	2301      	movs	r3, #1
 800ac02:	e000      	b.n	800ac06 <HAL_GPIO_Init+0x1d6>
 800ac04:	2300      	movs	r3, #0
 800ac06:	697a      	ldr	r2, [r7, #20]
 800ac08:	f002 0203 	and.w	r2, r2, #3
 800ac0c:	0092      	lsls	r2, r2, #2
 800ac0e:	4093      	lsls	r3, r2
 800ac10:	693a      	ldr	r2, [r7, #16]
 800ac12:	4313      	orrs	r3, r2
 800ac14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800ac16:	4937      	ldr	r1, [pc, #220]	; (800acf4 <HAL_GPIO_Init+0x2c4>)
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	089b      	lsrs	r3, r3, #2
 800ac1c:	3302      	adds	r3, #2
 800ac1e:	693a      	ldr	r2, [r7, #16]
 800ac20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800ac24:	4b36      	ldr	r3, [pc, #216]	; (800ad00 <HAL_GPIO_Init+0x2d0>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	43db      	mvns	r3, r3
 800ac2e:	693a      	ldr	r2, [r7, #16]
 800ac30:	4013      	ands	r3, r2
 800ac32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d003      	beq.n	800ac48 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800ac40:	693a      	ldr	r2, [r7, #16]
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	4313      	orrs	r3, r2
 800ac46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800ac48:	4a2d      	ldr	r2, [pc, #180]	; (800ad00 <HAL_GPIO_Init+0x2d0>)
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800ac4e:	4b2c      	ldr	r3, [pc, #176]	; (800ad00 <HAL_GPIO_Init+0x2d0>)
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	43db      	mvns	r3, r3
 800ac58:	693a      	ldr	r2, [r7, #16]
 800ac5a:	4013      	ands	r3, r2
 800ac5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	685b      	ldr	r3, [r3, #4]
 800ac62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d003      	beq.n	800ac72 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800ac6a:	693a      	ldr	r2, [r7, #16]
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ac72:	4a23      	ldr	r2, [pc, #140]	; (800ad00 <HAL_GPIO_Init+0x2d0>)
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ac78:	4b21      	ldr	r3, [pc, #132]	; (800ad00 <HAL_GPIO_Init+0x2d0>)
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	43db      	mvns	r3, r3
 800ac82:	693a      	ldr	r2, [r7, #16]
 800ac84:	4013      	ands	r3, r2
 800ac86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d003      	beq.n	800ac9c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800ac94:	693a      	ldr	r2, [r7, #16]
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	4313      	orrs	r3, r2
 800ac9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ac9c:	4a18      	ldr	r2, [pc, #96]	; (800ad00 <HAL_GPIO_Init+0x2d0>)
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800aca2:	4b17      	ldr	r3, [pc, #92]	; (800ad00 <HAL_GPIO_Init+0x2d0>)
 800aca4:	68db      	ldr	r3, [r3, #12]
 800aca6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	43db      	mvns	r3, r3
 800acac:	693a      	ldr	r2, [r7, #16]
 800acae:	4013      	ands	r3, r2
 800acb0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	685b      	ldr	r3, [r3, #4]
 800acb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d003      	beq.n	800acc6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800acbe:	693a      	ldr	r2, [r7, #16]
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	4313      	orrs	r3, r2
 800acc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800acc6:	4a0e      	ldr	r2, [pc, #56]	; (800ad00 <HAL_GPIO_Init+0x2d0>)
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	3301      	adds	r3, #1
 800acd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	681a      	ldr	r2, [r3, #0]
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	fa22 f303 	lsr.w	r3, r2, r3
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f47f aeaf 	bne.w	800aa40 <HAL_GPIO_Init+0x10>
  }
}
 800ace2:	bf00      	nop
 800ace4:	bf00      	nop
 800ace6:	371c      	adds	r7, #28
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr
 800acf0:	40021000 	.word	0x40021000
 800acf4:	40010000 	.word	0x40010000
 800acf8:	48000400 	.word	0x48000400
 800acfc:	48000800 	.word	0x48000800
 800ad00:	40010400 	.word	0x40010400

0800ad04 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800ad04:	b480      	push	{r7}
 800ad06:	b087      	sub	sp, #28
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
 800ad0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800ad12:	e0ab      	b.n	800ae6c <HAL_GPIO_DeInit+0x168>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800ad14:	2201      	movs	r2, #1
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	fa02 f303 	lsl.w	r3, r2, r3
 800ad1c:	683a      	ldr	r2, [r7, #0]
 800ad1e:	4013      	ands	r3, r2
 800ad20:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800ad22:	693b      	ldr	r3, [r7, #16]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	f000 809e 	beq.w	800ae66 <HAL_GPIO_DeInit+0x162>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800ad2a:	4a57      	ldr	r2, [pc, #348]	; (800ae88 <HAL_GPIO_DeInit+0x184>)
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	089b      	lsrs	r3, r3, #2
 800ad30:	3302      	adds	r3, #2
 800ad32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad36:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	f003 0303 	and.w	r3, r3, #3
 800ad3e:	009b      	lsls	r3, r3, #2
 800ad40:	220f      	movs	r2, #15
 800ad42:	fa02 f303 	lsl.w	r3, r2, r3
 800ad46:	68fa      	ldr	r2, [r7, #12]
 800ad48:	4013      	ands	r3, r2
 800ad4a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800ad52:	d00d      	beq.n	800ad70 <HAL_GPIO_DeInit+0x6c>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	4a4d      	ldr	r2, [pc, #308]	; (800ae8c <HAL_GPIO_DeInit+0x188>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d007      	beq.n	800ad6c <HAL_GPIO_DeInit+0x68>
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	4a4c      	ldr	r2, [pc, #304]	; (800ae90 <HAL_GPIO_DeInit+0x18c>)
 800ad60:	4293      	cmp	r3, r2
 800ad62:	d101      	bne.n	800ad68 <HAL_GPIO_DeInit+0x64>
 800ad64:	2302      	movs	r3, #2
 800ad66:	e004      	b.n	800ad72 <HAL_GPIO_DeInit+0x6e>
 800ad68:	2307      	movs	r3, #7
 800ad6a:	e002      	b.n	800ad72 <HAL_GPIO_DeInit+0x6e>
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	e000      	b.n	800ad72 <HAL_GPIO_DeInit+0x6e>
 800ad70:	2300      	movs	r3, #0
 800ad72:	697a      	ldr	r2, [r7, #20]
 800ad74:	f002 0203 	and.w	r2, r2, #3
 800ad78:	0092      	lsls	r2, r2, #2
 800ad7a:	4093      	lsls	r3, r2
 800ad7c:	68fa      	ldr	r2, [r7, #12]
 800ad7e:	429a      	cmp	r2, r3
 800ad80:	d132      	bne.n	800ade8 <HAL_GPIO_DeInit+0xe4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800ad82:	4b44      	ldr	r3, [pc, #272]	; (800ae94 <HAL_GPIO_DeInit+0x190>)
 800ad84:	681a      	ldr	r2, [r3, #0]
 800ad86:	693b      	ldr	r3, [r7, #16]
 800ad88:	43db      	mvns	r3, r3
 800ad8a:	4942      	ldr	r1, [pc, #264]	; (800ae94 <HAL_GPIO_DeInit+0x190>)
 800ad8c:	4013      	ands	r3, r2
 800ad8e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800ad90:	4b40      	ldr	r3, [pc, #256]	; (800ae94 <HAL_GPIO_DeInit+0x190>)
 800ad92:	685a      	ldr	r2, [r3, #4]
 800ad94:	693b      	ldr	r3, [r7, #16]
 800ad96:	43db      	mvns	r3, r3
 800ad98:	493e      	ldr	r1, [pc, #248]	; (800ae94 <HAL_GPIO_DeInit+0x190>)
 800ad9a:	4013      	ands	r3, r2
 800ad9c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800ad9e:	4b3d      	ldr	r3, [pc, #244]	; (800ae94 <HAL_GPIO_DeInit+0x190>)
 800ada0:	689a      	ldr	r2, [r3, #8]
 800ada2:	693b      	ldr	r3, [r7, #16]
 800ada4:	43db      	mvns	r3, r3
 800ada6:	493b      	ldr	r1, [pc, #236]	; (800ae94 <HAL_GPIO_DeInit+0x190>)
 800ada8:	4013      	ands	r3, r2
 800adaa:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800adac:	4b39      	ldr	r3, [pc, #228]	; (800ae94 <HAL_GPIO_DeInit+0x190>)
 800adae:	68da      	ldr	r2, [r3, #12]
 800adb0:	693b      	ldr	r3, [r7, #16]
 800adb2:	43db      	mvns	r3, r3
 800adb4:	4937      	ldr	r1, [pc, #220]	; (800ae94 <HAL_GPIO_DeInit+0x190>)
 800adb6:	4013      	ands	r3, r2
 800adb8:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800adba:	697b      	ldr	r3, [r7, #20]
 800adbc:	f003 0303 	and.w	r3, r3, #3
 800adc0:	009b      	lsls	r3, r3, #2
 800adc2:	220f      	movs	r2, #15
 800adc4:	fa02 f303 	lsl.w	r3, r2, r3
 800adc8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800adca:	4a2f      	ldr	r2, [pc, #188]	; (800ae88 <HAL_GPIO_DeInit+0x184>)
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	089b      	lsrs	r3, r3, #2
 800add0:	3302      	adds	r3, #2
 800add2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	43da      	mvns	r2, r3
 800adda:	482b      	ldr	r0, [pc, #172]	; (800ae88 <HAL_GPIO_DeInit+0x184>)
 800addc:	697b      	ldr	r3, [r7, #20]
 800adde:	089b      	lsrs	r3, r3, #2
 800ade0:	400a      	ands	r2, r1
 800ade2:	3302      	adds	r3, #2
 800ade4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681a      	ldr	r2, [r3, #0]
 800adec:	697b      	ldr	r3, [r7, #20]
 800adee:	005b      	lsls	r3, r3, #1
 800adf0:	2103      	movs	r1, #3
 800adf2:	fa01 f303 	lsl.w	r3, r1, r3
 800adf6:	431a      	orrs	r2, r3
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	08da      	lsrs	r2, r3, #3
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	3208      	adds	r2, #8
 800ae04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	f003 0307 	and.w	r3, r3, #7
 800ae0e:	009b      	lsls	r3, r3, #2
 800ae10:	220f      	movs	r2, #15
 800ae12:	fa02 f303 	lsl.w	r3, r2, r3
 800ae16:	43db      	mvns	r3, r3
 800ae18:	697a      	ldr	r2, [r7, #20]
 800ae1a:	08d2      	lsrs	r2, r2, #3
 800ae1c:	4019      	ands	r1, r3
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	3208      	adds	r2, #8
 800ae22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	689a      	ldr	r2, [r3, #8]
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	005b      	lsls	r3, r3, #1
 800ae2e:	2103      	movs	r1, #3
 800ae30:	fa01 f303 	lsl.w	r3, r1, r3
 800ae34:	43db      	mvns	r3, r3
 800ae36:	401a      	ands	r2, r3
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	685a      	ldr	r2, [r3, #4]
 800ae40:	2101      	movs	r1, #1
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	fa01 f303 	lsl.w	r3, r1, r3
 800ae48:	43db      	mvns	r3, r3
 800ae4a:	401a      	ands	r2, r3
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	68da      	ldr	r2, [r3, #12]
 800ae54:	697b      	ldr	r3, [r7, #20]
 800ae56:	005b      	lsls	r3, r3, #1
 800ae58:	2103      	movs	r1, #3
 800ae5a:	fa01 f303 	lsl.w	r3, r1, r3
 800ae5e:	43db      	mvns	r3, r3
 800ae60:	401a      	ands	r2, r3
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800ae66:	697b      	ldr	r3, [r7, #20]
 800ae68:	3301      	adds	r3, #1
 800ae6a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800ae6c:	683a      	ldr	r2, [r7, #0]
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	fa22 f303 	lsr.w	r3, r2, r3
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	f47f af4d 	bne.w	800ad14 <HAL_GPIO_DeInit+0x10>
  }
}
 800ae7a:	bf00      	nop
 800ae7c:	bf00      	nop
 800ae7e:	371c      	adds	r7, #28
 800ae80:	46bd      	mov	sp, r7
 800ae82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae86:	4770      	bx	lr
 800ae88:	40010000 	.word	0x40010000
 800ae8c:	48000400 	.word	0x48000400
 800ae90:	48000800 	.word	0x48000800
 800ae94:	40010400 	.word	0x40010400

0800ae98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b082      	sub	sp, #8
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d101      	bne.n	800aeaa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800aea6:	2301      	movs	r3, #1
 800aea8:	e081      	b.n	800afae <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aeb0:	b2db      	uxtb	r3, r3
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d106      	bne.n	800aec4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2200      	movs	r2, #0
 800aeba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f7f7 f912 	bl	80020e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2224      	movs	r2, #36	; 0x24
 800aec8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	681a      	ldr	r2, [r3, #0]
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f022 0201 	bic.w	r2, r2, #1
 800aeda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	685a      	ldr	r2, [r3, #4]
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800aee8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	689a      	ldr	r2, [r3, #8]
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800aef8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	68db      	ldr	r3, [r3, #12]
 800aefe:	2b01      	cmp	r3, #1
 800af00:	d107      	bne.n	800af12 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	689a      	ldr	r2, [r3, #8]
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800af0e:	609a      	str	r2, [r3, #8]
 800af10:	e006      	b.n	800af20 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	689a      	ldr	r2, [r3, #8]
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800af1e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	68db      	ldr	r3, [r3, #12]
 800af24:	2b02      	cmp	r3, #2
 800af26:	d104      	bne.n	800af32 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800af30:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	685b      	ldr	r3, [r3, #4]
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	6812      	ldr	r2, [r2, #0]
 800af3c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800af40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af44:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	68da      	ldr	r2, [r3, #12]
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800af54:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	691a      	ldr	r2, [r3, #16]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	695b      	ldr	r3, [r3, #20]
 800af5e:	ea42 0103 	orr.w	r1, r2, r3
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	699b      	ldr	r3, [r3, #24]
 800af66:	021a      	lsls	r2, r3, #8
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	430a      	orrs	r2, r1
 800af6e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	69d9      	ldr	r1, [r3, #28]
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6a1a      	ldr	r2, [r3, #32]
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	430a      	orrs	r2, r1
 800af7e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	681a      	ldr	r2, [r3, #0]
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	f042 0201 	orr.w	r2, r2, #1
 800af8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2200      	movs	r2, #0
 800af94:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2220      	movs	r2, #32
 800af9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2200      	movs	r2, #0
 800afa2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800afac:	2300      	movs	r3, #0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3708      	adds	r7, #8
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}
	...

0800afb8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b088      	sub	sp, #32
 800afbc:	af02      	add	r7, sp, #8
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	607a      	str	r2, [r7, #4]
 800afc2:	461a      	mov	r2, r3
 800afc4:	460b      	mov	r3, r1
 800afc6:	817b      	strh	r3, [r7, #10]
 800afc8:	4613      	mov	r3, r2
 800afca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800afd2:	b2db      	uxtb	r3, r3
 800afd4:	2b20      	cmp	r3, #32
 800afd6:	f040 80da 	bne.w	800b18e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d101      	bne.n	800afe8 <HAL_I2C_Master_Transmit+0x30>
 800afe4:	2302      	movs	r3, #2
 800afe6:	e0d3      	b.n	800b190 <HAL_I2C_Master_Transmit+0x1d8>
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2201      	movs	r2, #1
 800afec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800aff0:	f7fd fcae 	bl	8008950 <HAL_GetTick>
 800aff4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	9300      	str	r3, [sp, #0]
 800affa:	2319      	movs	r3, #25
 800affc:	2201      	movs	r2, #1
 800affe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b002:	68f8      	ldr	r0, [r7, #12]
 800b004:	f001 f803 	bl	800c00e <I2C_WaitOnFlagUntilTimeout>
 800b008:	4603      	mov	r3, r0
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d001      	beq.n	800b012 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b00e:	2301      	movs	r3, #1
 800b010:	e0be      	b.n	800b190 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2221      	movs	r2, #33	; 0x21
 800b016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	2210      	movs	r2, #16
 800b01e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	2200      	movs	r2, #0
 800b026:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	687a      	ldr	r2, [r7, #4]
 800b02c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	893a      	ldrh	r2, [r7, #8]
 800b032:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	2200      	movs	r2, #0
 800b038:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b03e:	b29b      	uxth	r3, r3
 800b040:	2bff      	cmp	r3, #255	; 0xff
 800b042:	d90e      	bls.n	800b062 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	22ff      	movs	r2, #255	; 0xff
 800b048:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b04e:	b2da      	uxtb	r2, r3
 800b050:	8979      	ldrh	r1, [r7, #10]
 800b052:	4b51      	ldr	r3, [pc, #324]	; (800b198 <HAL_I2C_Master_Transmit+0x1e0>)
 800b054:	9300      	str	r3, [sp, #0]
 800b056:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b05a:	68f8      	ldr	r0, [r7, #12]
 800b05c:	f001 f966 	bl	800c32c <I2C_TransferConfig>
 800b060:	e06c      	b.n	800b13c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b066:	b29a      	uxth	r2, r3
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b070:	b2da      	uxtb	r2, r3
 800b072:	8979      	ldrh	r1, [r7, #10]
 800b074:	4b48      	ldr	r3, [pc, #288]	; (800b198 <HAL_I2C_Master_Transmit+0x1e0>)
 800b076:	9300      	str	r3, [sp, #0]
 800b078:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b07c:	68f8      	ldr	r0, [r7, #12]
 800b07e:	f001 f955 	bl	800c32c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800b082:	e05b      	b.n	800b13c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b084:	697a      	ldr	r2, [r7, #20]
 800b086:	6a39      	ldr	r1, [r7, #32]
 800b088:	68f8      	ldr	r0, [r7, #12]
 800b08a:	f001 f800 	bl	800c08e <I2C_WaitOnTXISFlagUntilTimeout>
 800b08e:	4603      	mov	r3, r0
 800b090:	2b00      	cmp	r3, #0
 800b092:	d001      	beq.n	800b098 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800b094:	2301      	movs	r3, #1
 800b096:	e07b      	b.n	800b190 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b09c:	781a      	ldrb	r2, [r3, #0]
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0a8:	1c5a      	adds	r2, r3, #1
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0b2:	b29b      	uxth	r3, r3
 800b0b4:	3b01      	subs	r3, #1
 800b0b6:	b29a      	uxth	r2, r3
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b0c0:	3b01      	subs	r3, #1
 800b0c2:	b29a      	uxth	r2, r3
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d034      	beq.n	800b13c <HAL_I2C_Master_Transmit+0x184>
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d130      	bne.n	800b13c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b0da:	697b      	ldr	r3, [r7, #20]
 800b0dc:	9300      	str	r3, [sp, #0]
 800b0de:	6a3b      	ldr	r3, [r7, #32]
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	2180      	movs	r1, #128	; 0x80
 800b0e4:	68f8      	ldr	r0, [r7, #12]
 800b0e6:	f000 ff92 	bl	800c00e <I2C_WaitOnFlagUntilTimeout>
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d001      	beq.n	800b0f4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800b0f0:	2301      	movs	r3, #1
 800b0f2:	e04d      	b.n	800b190 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b0f8:	b29b      	uxth	r3, r3
 800b0fa:	2bff      	cmp	r3, #255	; 0xff
 800b0fc:	d90e      	bls.n	800b11c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	22ff      	movs	r2, #255	; 0xff
 800b102:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b108:	b2da      	uxtb	r2, r3
 800b10a:	8979      	ldrh	r1, [r7, #10]
 800b10c:	2300      	movs	r3, #0
 800b10e:	9300      	str	r3, [sp, #0]
 800b110:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b114:	68f8      	ldr	r0, [r7, #12]
 800b116:	f001 f909 	bl	800c32c <I2C_TransferConfig>
 800b11a:	e00f      	b.n	800b13c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b120:	b29a      	uxth	r2, r3
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b12a:	b2da      	uxtb	r2, r3
 800b12c:	8979      	ldrh	r1, [r7, #10]
 800b12e:	2300      	movs	r3, #0
 800b130:	9300      	str	r3, [sp, #0]
 800b132:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b136:	68f8      	ldr	r0, [r7, #12]
 800b138:	f001 f8f8 	bl	800c32c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b140:	b29b      	uxth	r3, r3
 800b142:	2b00      	cmp	r3, #0
 800b144:	d19e      	bne.n	800b084 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b146:	697a      	ldr	r2, [r7, #20]
 800b148:	6a39      	ldr	r1, [r7, #32]
 800b14a:	68f8      	ldr	r0, [r7, #12]
 800b14c:	f000 ffdf 	bl	800c10e <I2C_WaitOnSTOPFlagUntilTimeout>
 800b150:	4603      	mov	r3, r0
 800b152:	2b00      	cmp	r3, #0
 800b154:	d001      	beq.n	800b15a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800b156:	2301      	movs	r3, #1
 800b158:	e01a      	b.n	800b190 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2220      	movs	r2, #32
 800b160:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	6859      	ldr	r1, [r3, #4]
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	681a      	ldr	r2, [r3, #0]
 800b16c:	4b0b      	ldr	r3, [pc, #44]	; (800b19c <HAL_I2C_Master_Transmit+0x1e4>)
 800b16e:	400b      	ands	r3, r1
 800b170:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	2220      	movs	r2, #32
 800b176:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	2200      	movs	r2, #0
 800b17e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2200      	movs	r2, #0
 800b186:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b18a:	2300      	movs	r3, #0
 800b18c:	e000      	b.n	800b190 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800b18e:	2302      	movs	r3, #2
  }
}
 800b190:	4618      	mov	r0, r3
 800b192:	3718      	adds	r7, #24
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}
 800b198:	80002000 	.word	0x80002000
 800b19c:	fe00e800 	.word	0xfe00e800

0800b1a0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b088      	sub	sp, #32
 800b1a4:	af02      	add	r7, sp, #8
 800b1a6:	60f8      	str	r0, [r7, #12]
 800b1a8:	607a      	str	r2, [r7, #4]
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	460b      	mov	r3, r1
 800b1ae:	817b      	strh	r3, [r7, #10]
 800b1b0:	4613      	mov	r3, r2
 800b1b2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b1ba:	b2db      	uxtb	r3, r3
 800b1bc:	2b20      	cmp	r3, #32
 800b1be:	f040 80db 	bne.w	800b378 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b1c8:	2b01      	cmp	r3, #1
 800b1ca:	d101      	bne.n	800b1d0 <HAL_I2C_Master_Receive+0x30>
 800b1cc:	2302      	movs	r3, #2
 800b1ce:	e0d4      	b.n	800b37a <HAL_I2C_Master_Receive+0x1da>
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b1d8:	f7fd fbba 	bl	8008950 <HAL_GetTick>
 800b1dc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	9300      	str	r3, [sp, #0]
 800b1e2:	2319      	movs	r3, #25
 800b1e4:	2201      	movs	r2, #1
 800b1e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b1ea:	68f8      	ldr	r0, [r7, #12]
 800b1ec:	f000 ff0f 	bl	800c00e <I2C_WaitOnFlagUntilTimeout>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d001      	beq.n	800b1fa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b1f6:	2301      	movs	r3, #1
 800b1f8:	e0bf      	b.n	800b37a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	2222      	movs	r2, #34	; 0x22
 800b1fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2210      	movs	r2, #16
 800b206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	2200      	movs	r2, #0
 800b20e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	687a      	ldr	r2, [r7, #4]
 800b214:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	893a      	ldrh	r2, [r7, #8]
 800b21a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2200      	movs	r2, #0
 800b220:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b226:	b29b      	uxth	r3, r3
 800b228:	2bff      	cmp	r3, #255	; 0xff
 800b22a:	d90e      	bls.n	800b24a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	22ff      	movs	r2, #255	; 0xff
 800b230:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b236:	b2da      	uxtb	r2, r3
 800b238:	8979      	ldrh	r1, [r7, #10]
 800b23a:	4b52      	ldr	r3, [pc, #328]	; (800b384 <HAL_I2C_Master_Receive+0x1e4>)
 800b23c:	9300      	str	r3, [sp, #0]
 800b23e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b242:	68f8      	ldr	r0, [r7, #12]
 800b244:	f001 f872 	bl	800c32c <I2C_TransferConfig>
 800b248:	e06d      	b.n	800b326 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b24e:	b29a      	uxth	r2, r3
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b258:	b2da      	uxtb	r2, r3
 800b25a:	8979      	ldrh	r1, [r7, #10]
 800b25c:	4b49      	ldr	r3, [pc, #292]	; (800b384 <HAL_I2C_Master_Receive+0x1e4>)
 800b25e:	9300      	str	r3, [sp, #0]
 800b260:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b264:	68f8      	ldr	r0, [r7, #12]
 800b266:	f001 f861 	bl	800c32c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800b26a:	e05c      	b.n	800b326 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b26c:	697a      	ldr	r2, [r7, #20]
 800b26e:	6a39      	ldr	r1, [r7, #32]
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f000 ff89 	bl	800c188 <I2C_WaitOnRXNEFlagUntilTimeout>
 800b276:	4603      	mov	r3, r0
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d001      	beq.n	800b280 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800b27c:	2301      	movs	r3, #1
 800b27e:	e07c      	b.n	800b37a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b28a:	b2d2      	uxtb	r2, r2
 800b28c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b292:	1c5a      	adds	r2, r3, #1
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b29c:	3b01      	subs	r3, #1
 800b29e:	b29a      	uxth	r2, r3
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2a8:	b29b      	uxth	r3, r3
 800b2aa:	3b01      	subs	r3, #1
 800b2ac:	b29a      	uxth	r2, r3
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2b6:	b29b      	uxth	r3, r3
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d034      	beq.n	800b326 <HAL_I2C_Master_Receive+0x186>
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d130      	bne.n	800b326 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b2c4:	697b      	ldr	r3, [r7, #20]
 800b2c6:	9300      	str	r3, [sp, #0]
 800b2c8:	6a3b      	ldr	r3, [r7, #32]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	2180      	movs	r1, #128	; 0x80
 800b2ce:	68f8      	ldr	r0, [r7, #12]
 800b2d0:	f000 fe9d 	bl	800c00e <I2C_WaitOnFlagUntilTimeout>
 800b2d4:	4603      	mov	r3, r0
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d001      	beq.n	800b2de <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800b2da:	2301      	movs	r3, #1
 800b2dc:	e04d      	b.n	800b37a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	2bff      	cmp	r3, #255	; 0xff
 800b2e6:	d90e      	bls.n	800b306 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	22ff      	movs	r2, #255	; 0xff
 800b2ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b2f2:	b2da      	uxtb	r2, r3
 800b2f4:	8979      	ldrh	r1, [r7, #10]
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	9300      	str	r3, [sp, #0]
 800b2fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b2fe:	68f8      	ldr	r0, [r7, #12]
 800b300:	f001 f814 	bl	800c32c <I2C_TransferConfig>
 800b304:	e00f      	b.n	800b326 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b30a:	b29a      	uxth	r2, r3
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b314:	b2da      	uxtb	r2, r3
 800b316:	8979      	ldrh	r1, [r7, #10]
 800b318:	2300      	movs	r3, #0
 800b31a:	9300      	str	r3, [sp, #0]
 800b31c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b320:	68f8      	ldr	r0, [r7, #12]
 800b322:	f001 f803 	bl	800c32c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b32a:	b29b      	uxth	r3, r3
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d19d      	bne.n	800b26c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b330:	697a      	ldr	r2, [r7, #20]
 800b332:	6a39      	ldr	r1, [r7, #32]
 800b334:	68f8      	ldr	r0, [r7, #12]
 800b336:	f000 feea 	bl	800c10e <I2C_WaitOnSTOPFlagUntilTimeout>
 800b33a:	4603      	mov	r3, r0
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d001      	beq.n	800b344 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800b340:	2301      	movs	r3, #1
 800b342:	e01a      	b.n	800b37a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	2220      	movs	r2, #32
 800b34a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	6859      	ldr	r1, [r3, #4]
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	681a      	ldr	r2, [r3, #0]
 800b356:	4b0c      	ldr	r3, [pc, #48]	; (800b388 <HAL_I2C_Master_Receive+0x1e8>)
 800b358:	400b      	ands	r3, r1
 800b35a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2220      	movs	r2, #32
 800b360:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	2200      	movs	r2, #0
 800b368:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	2200      	movs	r2, #0
 800b370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b374:	2300      	movs	r3, #0
 800b376:	e000      	b.n	800b37a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800b378:	2302      	movs	r3, #2
  }
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3718      	adds	r7, #24
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}
 800b382:	bf00      	nop
 800b384:	80002400 	.word	0x80002400
 800b388:	fe00e800 	.word	0xfe00e800

0800b38c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b08a      	sub	sp, #40	; 0x28
 800b390:	af02      	add	r7, sp, #8
 800b392:	60f8      	str	r0, [r7, #12]
 800b394:	607a      	str	r2, [r7, #4]
 800b396:	603b      	str	r3, [r7, #0]
 800b398:	460b      	mov	r3, r1
 800b39a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800b39c:	2300      	movs	r3, #0
 800b39e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b3a6:	b2db      	uxtb	r3, r3
 800b3a8:	2b20      	cmp	r3, #32
 800b3aa:	f040 80f1 	bne.w	800b590 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	699b      	ldr	r3, [r3, #24]
 800b3b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b3b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b3bc:	d101      	bne.n	800b3c2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800b3be:	2302      	movs	r3, #2
 800b3c0:	e0e7      	b.n	800b592 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b3c2:	68fb      	ldr	r3, [r7, #12]
 800b3c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b3c8:	2b01      	cmp	r3, #1
 800b3ca:	d101      	bne.n	800b3d0 <HAL_I2C_IsDeviceReady+0x44>
 800b3cc:	2302      	movs	r3, #2
 800b3ce:	e0e0      	b.n	800b592 <HAL_I2C_IsDeviceReady+0x206>
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2201      	movs	r2, #1
 800b3d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	2224      	movs	r2, #36	; 0x24
 800b3dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	68db      	ldr	r3, [r3, #12]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d107      	bne.n	800b3fe <HAL_I2C_IsDeviceReady+0x72>
 800b3ee:	897b      	ldrh	r3, [r7, #10]
 800b3f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b3f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b3f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b3fc:	e004      	b.n	800b408 <HAL_I2C_IsDeviceReady+0x7c>
 800b3fe:	897b      	ldrh	r3, [r7, #10]
 800b400:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b404:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800b408:	68fa      	ldr	r2, [r7, #12]
 800b40a:	6812      	ldr	r2, [r2, #0]
 800b40c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800b40e:	f7fd fa9f 	bl	8008950 <HAL_GetTick>
 800b412:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	699b      	ldr	r3, [r3, #24]
 800b41a:	f003 0320 	and.w	r3, r3, #32
 800b41e:	2b20      	cmp	r3, #32
 800b420:	bf0c      	ite	eq
 800b422:	2301      	moveq	r3, #1
 800b424:	2300      	movne	r3, #0
 800b426:	b2db      	uxtb	r3, r3
 800b428:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	699b      	ldr	r3, [r3, #24]
 800b430:	f003 0310 	and.w	r3, r3, #16
 800b434:	2b10      	cmp	r3, #16
 800b436:	bf0c      	ite	eq
 800b438:	2301      	moveq	r3, #1
 800b43a:	2300      	movne	r3, #0
 800b43c:	b2db      	uxtb	r3, r3
 800b43e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800b440:	e034      	b.n	800b4ac <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b448:	d01a      	beq.n	800b480 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b44a:	f7fd fa81 	bl	8008950 <HAL_GetTick>
 800b44e:	4602      	mov	r2, r0
 800b450:	69bb      	ldr	r3, [r7, #24]
 800b452:	1ad3      	subs	r3, r2, r3
 800b454:	683a      	ldr	r2, [r7, #0]
 800b456:	429a      	cmp	r2, r3
 800b458:	d302      	bcc.n	800b460 <HAL_I2C_IsDeviceReady+0xd4>
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d10f      	bne.n	800b480 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	2220      	movs	r2, #32
 800b464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b46c:	f043 0220 	orr.w	r2, r3, #32
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	2200      	movs	r2, #0
 800b478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	e088      	b.n	800b592 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	699b      	ldr	r3, [r3, #24]
 800b486:	f003 0320 	and.w	r3, r3, #32
 800b48a:	2b20      	cmp	r3, #32
 800b48c:	bf0c      	ite	eq
 800b48e:	2301      	moveq	r3, #1
 800b490:	2300      	movne	r3, #0
 800b492:	b2db      	uxtb	r3, r3
 800b494:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	699b      	ldr	r3, [r3, #24]
 800b49c:	f003 0310 	and.w	r3, r3, #16
 800b4a0:	2b10      	cmp	r3, #16
 800b4a2:	bf0c      	ite	eq
 800b4a4:	2301      	moveq	r3, #1
 800b4a6:	2300      	movne	r3, #0
 800b4a8:	b2db      	uxtb	r3, r3
 800b4aa:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800b4ac:	7ffb      	ldrb	r3, [r7, #31]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d102      	bne.n	800b4b8 <HAL_I2C_IsDeviceReady+0x12c>
 800b4b2:	7fbb      	ldrb	r3, [r7, #30]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d0c4      	beq.n	800b442 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	699b      	ldr	r3, [r3, #24]
 800b4be:	f003 0310 	and.w	r3, r3, #16
 800b4c2:	2b10      	cmp	r3, #16
 800b4c4:	d01a      	beq.n	800b4fc <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b4c6:	69bb      	ldr	r3, [r7, #24]
 800b4c8:	9300      	str	r3, [sp, #0]
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	2120      	movs	r1, #32
 800b4d0:	68f8      	ldr	r0, [r7, #12]
 800b4d2:	f000 fd9c 	bl	800c00e <I2C_WaitOnFlagUntilTimeout>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d001      	beq.n	800b4e0 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	e058      	b.n	800b592 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	2220      	movs	r2, #32
 800b4e6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	2220      	movs	r2, #32
 800b4ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	e04a      	b.n	800b592 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b4fc:	69bb      	ldr	r3, [r7, #24]
 800b4fe:	9300      	str	r3, [sp, #0]
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	2200      	movs	r2, #0
 800b504:	2120      	movs	r1, #32
 800b506:	68f8      	ldr	r0, [r7, #12]
 800b508:	f000 fd81 	bl	800c00e <I2C_WaitOnFlagUntilTimeout>
 800b50c:	4603      	mov	r3, r0
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d001      	beq.n	800b516 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800b512:	2301      	movs	r3, #1
 800b514:	e03d      	b.n	800b592 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	2210      	movs	r2, #16
 800b51c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	2220      	movs	r2, #32
 800b524:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	429a      	cmp	r2, r3
 800b52c:	d118      	bne.n	800b560 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	685a      	ldr	r2, [r3, #4]
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b53c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800b53e:	69bb      	ldr	r3, [r7, #24]
 800b540:	9300      	str	r3, [sp, #0]
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	2200      	movs	r2, #0
 800b546:	2120      	movs	r1, #32
 800b548:	68f8      	ldr	r0, [r7, #12]
 800b54a:	f000 fd60 	bl	800c00e <I2C_WaitOnFlagUntilTimeout>
 800b54e:	4603      	mov	r3, r0
 800b550:	2b00      	cmp	r3, #0
 800b552:	d001      	beq.n	800b558 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800b554:	2301      	movs	r3, #1
 800b556:	e01c      	b.n	800b592 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	2220      	movs	r2, #32
 800b55e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800b560:	697b      	ldr	r3, [r7, #20]
 800b562:	3301      	adds	r3, #1
 800b564:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	687a      	ldr	r2, [r7, #4]
 800b56a:	429a      	cmp	r2, r3
 800b56c:	f63f af3b 	bhi.w	800b3e6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	2220      	movs	r2, #32
 800b574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b57c:	f043 0220 	orr.w	r2, r3, #32
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2200      	movs	r2, #0
 800b588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800b58c:	2301      	movs	r3, #1
 800b58e:	e000      	b.n	800b592 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 800b590:	2302      	movs	r3, #2
  }
}
 800b592:	4618      	mov	r0, r3
 800b594:	3720      	adds	r7, #32
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}

0800b59a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b59a:	b580      	push	{r7, lr}
 800b59c:	b084      	sub	sp, #16
 800b59e:	af00      	add	r7, sp, #0
 800b5a0:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	699b      	ldr	r3, [r3, #24]
 800b5a8:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d005      	beq.n	800b5c6 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5be:	68ba      	ldr	r2, [r7, #8]
 800b5c0:	68f9      	ldr	r1, [r7, #12]
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	4798      	blx	r3
  }
}
 800b5c6:	bf00      	nop
 800b5c8:	3710      	adds	r7, #16
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}

0800b5ce <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800b5ce:	b580      	push	{r7, lr}
 800b5d0:	b086      	sub	sp, #24
 800b5d2:	af00      	add	r7, sp, #0
 800b5d4:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	699b      	ldr	r3, [r3, #24]
 800b5dc:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	0a1b      	lsrs	r3, r3, #8
 800b5ea:	f003 0301 	and.w	r3, r3, #1
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d010      	beq.n	800b614 <HAL_I2C_ER_IRQHandler+0x46>
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	09db      	lsrs	r3, r3, #7
 800b5f6:	f003 0301 	and.w	r3, r3, #1
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d00a      	beq.n	800b614 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b602:	f043 0201 	orr.w	r2, r3, #1
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b612:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b614:	697b      	ldr	r3, [r7, #20]
 800b616:	0a9b      	lsrs	r3, r3, #10
 800b618:	f003 0301 	and.w	r3, r3, #1
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d010      	beq.n	800b642 <HAL_I2C_ER_IRQHandler+0x74>
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	09db      	lsrs	r3, r3, #7
 800b624:	f003 0301 	and.w	r3, r3, #1
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d00a      	beq.n	800b642 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b630:	f043 0208 	orr.w	r2, r3, #8
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b640:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	0a5b      	lsrs	r3, r3, #9
 800b646:	f003 0301 	and.w	r3, r3, #1
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d010      	beq.n	800b670 <HAL_I2C_ER_IRQHandler+0xa2>
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	09db      	lsrs	r3, r3, #7
 800b652:	f003 0301 	and.w	r3, r3, #1
 800b656:	2b00      	cmp	r3, #0
 800b658:	d00a      	beq.n	800b670 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b65e:	f043 0202 	orr.w	r2, r3, #2
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b66e:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b674:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	f003 030b 	and.w	r3, r3, #11
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d003      	beq.n	800b688 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800b680:	68f9      	ldr	r1, [r7, #12]
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f000 fb8a 	bl	800bd9c <I2C_ITError>
  }
}
 800b688:	bf00      	nop
 800b68a:	3718      	adds	r7, #24
 800b68c:	46bd      	mov	sp, r7
 800b68e:	bd80      	pop	{r7, pc}

0800b690 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b690:	b480      	push	{r7}
 800b692:	b083      	sub	sp, #12
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800b698:	bf00      	nop
 800b69a:	370c      	adds	r7, #12
 800b69c:	46bd      	mov	sp, r7
 800b69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a2:	4770      	bx	lr

0800b6a4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b083      	sub	sp, #12
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800b6ac:	bf00      	nop
 800b6ae:	370c      	adds	r7, #12
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b6:	4770      	bx	lr

0800b6b8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b083      	sub	sp, #12
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	70fb      	strb	r3, [r7, #3]
 800b6c4:	4613      	mov	r3, r2
 800b6c6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800b6c8:	bf00      	nop
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b083      	sub	sp, #12
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800b6dc:	bf00      	nop
 800b6de:	370c      	adds	r7, #12
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e6:	4770      	bx	lr

0800b6e8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b083      	sub	sp, #12
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800b6f0:	bf00      	nop
 800b6f2:	370c      	adds	r7, #12
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fa:	4770      	bx	lr

0800b6fc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b083      	sub	sp, #12
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800b704:	bf00      	nop
 800b706:	370c      	adds	r7, #12
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr

0800b710 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b086      	sub	sp, #24
 800b714:	af00      	add	r7, sp, #0
 800b716:	60f8      	str	r0, [r7, #12]
 800b718:	60b9      	str	r1, [r7, #8]
 800b71a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b720:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800b722:	68bb      	ldr	r3, [r7, #8]
 800b724:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b72c:	2b01      	cmp	r3, #1
 800b72e:	d101      	bne.n	800b734 <I2C_Slave_ISR_IT+0x24>
 800b730:	2302      	movs	r3, #2
 800b732:	e0ec      	b.n	800b90e <I2C_Slave_ISR_IT+0x1fe>
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	2201      	movs	r2, #1
 800b738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	095b      	lsrs	r3, r3, #5
 800b740:	f003 0301 	and.w	r3, r3, #1
 800b744:	2b00      	cmp	r3, #0
 800b746:	d009      	beq.n	800b75c <I2C_Slave_ISR_IT+0x4c>
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	095b      	lsrs	r3, r3, #5
 800b74c:	f003 0301 	and.w	r3, r3, #1
 800b750:	2b00      	cmp	r3, #0
 800b752:	d003      	beq.n	800b75c <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800b754:	6939      	ldr	r1, [r7, #16]
 800b756:	68f8      	ldr	r0, [r7, #12]
 800b758:	f000 f9c0 	bl	800badc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800b75c:	693b      	ldr	r3, [r7, #16]
 800b75e:	091b      	lsrs	r3, r3, #4
 800b760:	f003 0301 	and.w	r3, r3, #1
 800b764:	2b00      	cmp	r3, #0
 800b766:	d04d      	beq.n	800b804 <I2C_Slave_ISR_IT+0xf4>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	091b      	lsrs	r3, r3, #4
 800b76c:	f003 0301 	and.w	r3, r3, #1
 800b770:	2b00      	cmp	r3, #0
 800b772:	d047      	beq.n	800b804 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b778:	b29b      	uxth	r3, r3
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d128      	bne.n	800b7d0 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b784:	b2db      	uxtb	r3, r3
 800b786:	2b28      	cmp	r3, #40	; 0x28
 800b788:	d108      	bne.n	800b79c <I2C_Slave_ISR_IT+0x8c>
 800b78a:	697b      	ldr	r3, [r7, #20]
 800b78c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b790:	d104      	bne.n	800b79c <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b792:	6939      	ldr	r1, [r7, #16]
 800b794:	68f8      	ldr	r0, [r7, #12]
 800b796:	f000 faab 	bl	800bcf0 <I2C_ITListenCplt>
 800b79a:	e032      	b.n	800b802 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b7a2:	b2db      	uxtb	r3, r3
 800b7a4:	2b29      	cmp	r3, #41	; 0x29
 800b7a6:	d10e      	bne.n	800b7c6 <I2C_Slave_ISR_IT+0xb6>
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b7ae:	d00a      	beq.n	800b7c6 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	2210      	movs	r2, #16
 800b7b6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b7b8:	68f8      	ldr	r0, [r7, #12]
 800b7ba:	f000 fbe6 	bl	800bf8a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b7be:	68f8      	ldr	r0, [r7, #12]
 800b7c0:	f000 f92d 	bl	800ba1e <I2C_ITSlaveSeqCplt>
 800b7c4:	e01d      	b.n	800b802 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	2210      	movs	r2, #16
 800b7cc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800b7ce:	e096      	b.n	800b8fe <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	2210      	movs	r2, #16
 800b7d6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7dc:	f043 0204 	orr.w	r2, r3, #4
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d004      	beq.n	800b7f4 <I2C_Slave_ISR_IT+0xe4>
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b7f0:	f040 8085 	bne.w	800b8fe <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	68f8      	ldr	r0, [r7, #12]
 800b7fc:	f000 face 	bl	800bd9c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800b800:	e07d      	b.n	800b8fe <I2C_Slave_ISR_IT+0x1ee>
 800b802:	e07c      	b.n	800b8fe <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800b804:	693b      	ldr	r3, [r7, #16]
 800b806:	089b      	lsrs	r3, r3, #2
 800b808:	f003 0301 	and.w	r3, r3, #1
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d030      	beq.n	800b872 <I2C_Slave_ISR_IT+0x162>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	089b      	lsrs	r3, r3, #2
 800b814:	f003 0301 	and.w	r3, r3, #1
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d02a      	beq.n	800b872 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b820:	b29b      	uxth	r3, r3
 800b822:	2b00      	cmp	r3, #0
 800b824:	d018      	beq.n	800b858 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b826:	68fb      	ldr	r3, [r7, #12]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b830:	b2d2      	uxtb	r2, r2
 800b832:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b838:	1c5a      	adds	r2, r3, #1
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b842:	3b01      	subs	r3, #1
 800b844:	b29a      	uxth	r2, r3
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b84e:	b29b      	uxth	r3, r3
 800b850:	3b01      	subs	r3, #1
 800b852:	b29a      	uxth	r2, r3
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b85c:	b29b      	uxth	r3, r3
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d14f      	bne.n	800b902 <I2C_Slave_ISR_IT+0x1f2>
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800b868:	d04b      	beq.n	800b902 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800b86a:	68f8      	ldr	r0, [r7, #12]
 800b86c:	f000 f8d7 	bl	800ba1e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800b870:	e047      	b.n	800b902 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	08db      	lsrs	r3, r3, #3
 800b876:	f003 0301 	and.w	r3, r3, #1
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d00a      	beq.n	800b894 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	08db      	lsrs	r3, r3, #3
 800b882:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800b886:	2b00      	cmp	r3, #0
 800b888:	d004      	beq.n	800b894 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800b88a:	6939      	ldr	r1, [r7, #16]
 800b88c:	68f8      	ldr	r0, [r7, #12]
 800b88e:	f000 f842 	bl	800b916 <I2C_ITAddrCplt>
 800b892:	e037      	b.n	800b904 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	085b      	lsrs	r3, r3, #1
 800b898:	f003 0301 	and.w	r3, r3, #1
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d031      	beq.n	800b904 <I2C_Slave_ISR_IT+0x1f4>
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	085b      	lsrs	r3, r3, #1
 800b8a4:	f003 0301 	and.w	r3, r3, #1
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d02b      	beq.n	800b904 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8b0:	b29b      	uxth	r3, r3
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d018      	beq.n	800b8e8 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8ba:	781a      	ldrb	r2, [r3, #0]
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8c6:	1c5a      	adds	r2, r3, #1
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	3b01      	subs	r3, #1
 800b8d4:	b29a      	uxth	r2, r3
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b8de:	3b01      	subs	r3, #1
 800b8e0:	b29a      	uxth	r2, r3
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	851a      	strh	r2, [r3, #40]	; 0x28
 800b8e6:	e00d      	b.n	800b904 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b8ee:	d002      	beq.n	800b8f6 <I2C_Slave_ISR_IT+0x1e6>
 800b8f0:	697b      	ldr	r3, [r7, #20]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d106      	bne.n	800b904 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b8f6:	68f8      	ldr	r0, [r7, #12]
 800b8f8:	f000 f891 	bl	800ba1e <I2C_ITSlaveSeqCplt>
 800b8fc:	e002      	b.n	800b904 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800b8fe:	bf00      	nop
 800b900:	e000      	b.n	800b904 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800b902:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	2200      	movs	r2, #0
 800b908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800b90c:	2300      	movs	r3, #0
}
 800b90e:	4618      	mov	r0, r3
 800b910:	3718      	adds	r7, #24
 800b912:	46bd      	mov	sp, r7
 800b914:	bd80      	pop	{r7, pc}

0800b916 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b916:	b580      	push	{r7, lr}
 800b918:	b084      	sub	sp, #16
 800b91a:	af00      	add	r7, sp, #0
 800b91c:	6078      	str	r0, [r7, #4]
 800b91e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b926:	b2db      	uxtb	r3, r3
 800b928:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b92c:	2b28      	cmp	r3, #40	; 0x28
 800b92e:	d16a      	bne.n	800ba06 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	699b      	ldr	r3, [r3, #24]
 800b936:	0c1b      	lsrs	r3, r3, #16
 800b938:	b2db      	uxtb	r3, r3
 800b93a:	f003 0301 	and.w	r3, r3, #1
 800b93e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	699b      	ldr	r3, [r3, #24]
 800b946:	0c1b      	lsrs	r3, r3, #16
 800b948:	b29b      	uxth	r3, r3
 800b94a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800b94e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	689b      	ldr	r3, [r3, #8]
 800b956:	b29b      	uxth	r3, r3
 800b958:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b95c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	68db      	ldr	r3, [r3, #12]
 800b964:	b29b      	uxth	r3, r3
 800b966:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800b96a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	68db      	ldr	r3, [r3, #12]
 800b970:	2b02      	cmp	r3, #2
 800b972:	d138      	bne.n	800b9e6 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800b974:	897b      	ldrh	r3, [r7, #10]
 800b976:	09db      	lsrs	r3, r3, #7
 800b978:	b29a      	uxth	r2, r3
 800b97a:	89bb      	ldrh	r3, [r7, #12]
 800b97c:	4053      	eors	r3, r2
 800b97e:	b29b      	uxth	r3, r3
 800b980:	f003 0306 	and.w	r3, r3, #6
 800b984:	2b00      	cmp	r3, #0
 800b986:	d11c      	bne.n	800b9c2 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800b988:	897b      	ldrh	r3, [r7, #10]
 800b98a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b990:	1c5a      	adds	r2, r3, #1
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b99a:	2b02      	cmp	r3, #2
 800b99c:	d13b      	bne.n	800ba16 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	2208      	movs	r2, #8
 800b9aa:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b9b4:	89ba      	ldrh	r2, [r7, #12]
 800b9b6:	7bfb      	ldrb	r3, [r7, #15]
 800b9b8:	4619      	mov	r1, r3
 800b9ba:	6878      	ldr	r0, [r7, #4]
 800b9bc:	f7ff fe7c 	bl	800b6b8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b9c0:	e029      	b.n	800ba16 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800b9c2:	893b      	ldrh	r3, [r7, #8]
 800b9c4:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b9c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f000 fcdc 	bl	800c388 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b9d8:	89ba      	ldrh	r2, [r7, #12]
 800b9da:	7bfb      	ldrb	r3, [r7, #15]
 800b9dc:	4619      	mov	r1, r3
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f7ff fe6a 	bl	800b6b8 <HAL_I2C_AddrCallback>
}
 800b9e4:	e017      	b.n	800ba16 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b9e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f000 fccc 	bl	800c388 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b9f8:	89ba      	ldrh	r2, [r7, #12]
 800b9fa:	7bfb      	ldrb	r3, [r7, #15]
 800b9fc:	4619      	mov	r1, r3
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f7ff fe5a 	bl	800b6b8 <HAL_I2C_AddrCallback>
}
 800ba04:	e007      	b.n	800ba16 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	2208      	movs	r2, #8
 800ba0c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2200      	movs	r2, #0
 800ba12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800ba16:	bf00      	nop
 800ba18:	3710      	adds	r7, #16
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	bd80      	pop	{r7, pc}

0800ba1e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800ba1e:	b580      	push	{r7, lr}
 800ba20:	b084      	sub	sp, #16
 800ba22:	af00      	add	r7, sp, #0
 800ba24:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2200      	movs	r2, #0
 800ba32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	0b9b      	lsrs	r3, r3, #14
 800ba3a:	f003 0301 	and.w	r3, r3, #1
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d008      	beq.n	800ba54 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	681a      	ldr	r2, [r3, #0]
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ba50:	601a      	str	r2, [r3, #0]
 800ba52:	e00d      	b.n	800ba70 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	0bdb      	lsrs	r3, r3, #15
 800ba58:	f003 0301 	and.w	r3, r3, #1
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d007      	beq.n	800ba70 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	681a      	ldr	r2, [r3, #0]
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ba6e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	2b29      	cmp	r3, #41	; 0x29
 800ba7a:	d112      	bne.n	800baa2 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2228      	movs	r2, #40	; 0x28
 800ba80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2221      	movs	r2, #33	; 0x21
 800ba88:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ba8a:	2101      	movs	r1, #1
 800ba8c:	6878      	ldr	r0, [r7, #4]
 800ba8e:	f000 fc7b 	bl	800c388 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2200      	movs	r2, #0
 800ba96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	f7ff fdf8 	bl	800b690 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800baa0:	e017      	b.n	800bad2 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800baa8:	b2db      	uxtb	r3, r3
 800baaa:	2b2a      	cmp	r3, #42	; 0x2a
 800baac:	d111      	bne.n	800bad2 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	2228      	movs	r2, #40	; 0x28
 800bab2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	2222      	movs	r2, #34	; 0x22
 800baba:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800babc:	2102      	movs	r1, #2
 800babe:	6878      	ldr	r0, [r7, #4]
 800bac0:	f000 fc62 	bl	800c388 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	2200      	movs	r2, #0
 800bac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	f7ff fde9 	bl	800b6a4 <HAL_I2C_SlaveRxCpltCallback>
}
 800bad2:	bf00      	nop
 800bad4:	3710      	adds	r7, #16
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
	...

0800badc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b086      	sub	sp, #24
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
 800bae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800baf8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	2220      	movs	r2, #32
 800bb00:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800bb02:	7bfb      	ldrb	r3, [r7, #15]
 800bb04:	2b21      	cmp	r3, #33	; 0x21
 800bb06:	d002      	beq.n	800bb0e <I2C_ITSlaveCplt+0x32>
 800bb08:	7bfb      	ldrb	r3, [r7, #15]
 800bb0a:	2b29      	cmp	r3, #41	; 0x29
 800bb0c:	d108      	bne.n	800bb20 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800bb0e:	f248 0101 	movw	r1, #32769	; 0x8001
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f000 fc38 	bl	800c388 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2221      	movs	r2, #33	; 0x21
 800bb1c:	631a      	str	r2, [r3, #48]	; 0x30
 800bb1e:	e00d      	b.n	800bb3c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800bb20:	7bfb      	ldrb	r3, [r7, #15]
 800bb22:	2b22      	cmp	r3, #34	; 0x22
 800bb24:	d002      	beq.n	800bb2c <I2C_ITSlaveCplt+0x50>
 800bb26:	7bfb      	ldrb	r3, [r7, #15]
 800bb28:	2b2a      	cmp	r3, #42	; 0x2a
 800bb2a:	d107      	bne.n	800bb3c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800bb2c:	f248 0102 	movw	r1, #32770	; 0x8002
 800bb30:	6878      	ldr	r0, [r7, #4]
 800bb32:	f000 fc29 	bl	800c388 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2222      	movs	r2, #34	; 0x22
 800bb3a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	685a      	ldr	r2, [r3, #4]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bb4a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	6859      	ldr	r1, [r3, #4]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681a      	ldr	r2, [r3, #0]
 800bb56:	4b64      	ldr	r3, [pc, #400]	; (800bce8 <I2C_ITSlaveCplt+0x20c>)
 800bb58:	400b      	ands	r3, r1
 800bb5a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f000 fa14 	bl	800bf8a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800bb62:	693b      	ldr	r3, [r7, #16]
 800bb64:	0b9b      	lsrs	r3, r3, #14
 800bb66:	f003 0301 	and.w	r3, r3, #1
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d013      	beq.n	800bb96 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	681a      	ldr	r2, [r3, #0]
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800bb7c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d020      	beq.n	800bbc8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	685b      	ldr	r3, [r3, #4]
 800bb8e:	b29a      	uxth	r2, r3
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	855a      	strh	r2, [r3, #42]	; 0x2a
 800bb94:	e018      	b.n	800bbc8 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800bb96:	693b      	ldr	r3, [r7, #16]
 800bb98:	0bdb      	lsrs	r3, r3, #15
 800bb9a:	f003 0301 	and.w	r3, r3, #1
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d012      	beq.n	800bbc8 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	681a      	ldr	r2, [r3, #0]
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bbb0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d006      	beq.n	800bbc8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	685b      	ldr	r3, [r3, #4]
 800bbc2:	b29a      	uxth	r2, r3
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800bbc8:	697b      	ldr	r3, [r7, #20]
 800bbca:	089b      	lsrs	r3, r3, #2
 800bbcc:	f003 0301 	and.w	r3, r3, #1
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d020      	beq.n	800bc16 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800bbd4:	697b      	ldr	r3, [r7, #20]
 800bbd6:	f023 0304 	bic.w	r3, r3, #4
 800bbda:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbe6:	b2d2      	uxtb	r2, r2
 800bbe8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbee:	1c5a      	adds	r2, r3, #1
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d00c      	beq.n	800bc16 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc00:	3b01      	subs	r3, #1
 800bc02:	b29a      	uxth	r2, r3
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc0c:	b29b      	uxth	r3, r3
 800bc0e:	3b01      	subs	r3, #1
 800bc10:	b29a      	uxth	r2, r3
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc1a:	b29b      	uxth	r3, r3
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d005      	beq.n	800bc2c <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc24:	f043 0204 	orr.w	r2, r3, #4
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2200      	movs	r2, #0
 800bc38:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d010      	beq.n	800bc64 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc46:	4619      	mov	r1, r3
 800bc48:	6878      	ldr	r0, [r7, #4]
 800bc4a:	f000 f8a7 	bl	800bd9c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bc54:	b2db      	uxtb	r3, r3
 800bc56:	2b28      	cmp	r3, #40	; 0x28
 800bc58:	d141      	bne.n	800bcde <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800bc5a:	6979      	ldr	r1, [r7, #20]
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f000 f847 	bl	800bcf0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bc62:	e03c      	b.n	800bcde <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800bc6c:	d014      	beq.n	800bc98 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f7ff fed5 	bl	800ba1e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	4a1d      	ldr	r2, [pc, #116]	; (800bcec <I2C_ITSlaveCplt+0x210>)
 800bc78:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	2220      	movs	r2, #32
 800bc7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2200      	movs	r2, #0
 800bc86:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800bc90:	6878      	ldr	r0, [r7, #4]
 800bc92:	f7ff fd1f 	bl	800b6d4 <HAL_I2C_ListenCpltCallback>
}
 800bc96:	e022      	b.n	800bcde <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bc9e:	b2db      	uxtb	r3, r3
 800bca0:	2b22      	cmp	r3, #34	; 0x22
 800bca2:	d10e      	bne.n	800bcc2 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2220      	movs	r2, #32
 800bca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2200      	movs	r2, #0
 800bcb0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f7ff fcf2 	bl	800b6a4 <HAL_I2C_SlaveRxCpltCallback>
}
 800bcc0:	e00d      	b.n	800bcde <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2220      	movs	r2, #32
 800bcc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	2200      	movs	r2, #0
 800bcce:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800bcd8:	6878      	ldr	r0, [r7, #4]
 800bcda:	f7ff fcd9 	bl	800b690 <HAL_I2C_SlaveTxCpltCallback>
}
 800bcde:	bf00      	nop
 800bce0:	3718      	adds	r7, #24
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}
 800bce6:	bf00      	nop
 800bce8:	fe00e800 	.word	0xfe00e800
 800bcec:	ffff0000 	.word	0xffff0000

0800bcf0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b082      	sub	sp, #8
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
 800bcf8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	4a26      	ldr	r2, [pc, #152]	; (800bd98 <I2C_ITListenCplt+0xa8>)
 800bcfe:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	2200      	movs	r2, #0
 800bd04:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2220      	movs	r2, #32
 800bd0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2200      	movs	r2, #0
 800bd12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2200      	movs	r2, #0
 800bd1a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	089b      	lsrs	r3, r3, #2
 800bd20:	f003 0301 	and.w	r3, r3, #1
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d022      	beq.n	800bd6e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd32:	b2d2      	uxtb	r2, r2
 800bd34:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd3a:	1c5a      	adds	r2, r3, #1
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d012      	beq.n	800bd6e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd4c:	3b01      	subs	r3, #1
 800bd4e:	b29a      	uxth	r2, r3
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd58:	b29b      	uxth	r3, r3
 800bd5a:	3b01      	subs	r3, #1
 800bd5c:	b29a      	uxth	r2, r3
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd66:	f043 0204 	orr.w	r2, r3, #4
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800bd6e:	f248 0103 	movw	r1, #32771	; 0x8003
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f000 fb08 	bl	800c388 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	2210      	movs	r2, #16
 800bd7e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2200      	movs	r2, #0
 800bd84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800bd88:	6878      	ldr	r0, [r7, #4]
 800bd8a:	f7ff fca3 	bl	800b6d4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800bd8e:	bf00      	nop
 800bd90:	3708      	adds	r7, #8
 800bd92:	46bd      	mov	sp, r7
 800bd94:	bd80      	pop	{r7, pc}
 800bd96:	bf00      	nop
 800bd98:	ffff0000 	.word	0xffff0000

0800bd9c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b084      	sub	sp, #16
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bdac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	2200      	movs	r2, #0
 800bdb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	4a5d      	ldr	r2, [pc, #372]	; (800bf30 <I2C_ITError+0x194>)
 800bdba:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	431a      	orrs	r2, r3
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800bdce:	7bfb      	ldrb	r3, [r7, #15]
 800bdd0:	2b28      	cmp	r3, #40	; 0x28
 800bdd2:	d005      	beq.n	800bde0 <I2C_ITError+0x44>
 800bdd4:	7bfb      	ldrb	r3, [r7, #15]
 800bdd6:	2b29      	cmp	r3, #41	; 0x29
 800bdd8:	d002      	beq.n	800bde0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800bdda:	7bfb      	ldrb	r3, [r7, #15]
 800bddc:	2b2a      	cmp	r3, #42	; 0x2a
 800bdde:	d10b      	bne.n	800bdf8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800bde0:	2103      	movs	r1, #3
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 fad0 	bl	800c388 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2228      	movs	r2, #40	; 0x28
 800bdec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	4a50      	ldr	r2, [pc, #320]	; (800bf34 <I2C_ITError+0x198>)
 800bdf4:	635a      	str	r2, [r3, #52]	; 0x34
 800bdf6:	e011      	b.n	800be1c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800bdf8:	f248 0103 	movw	r1, #32771	; 0x8003
 800bdfc:	6878      	ldr	r0, [r7, #4]
 800bdfe:	f000 fac3 	bl	800c388 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800be08:	b2db      	uxtb	r3, r3
 800be0a:	2b60      	cmp	r3, #96	; 0x60
 800be0c:	d003      	beq.n	800be16 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2220      	movs	r2, #32
 800be12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	2200      	movs	r2, #0
 800be1a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be20:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be26:	2b00      	cmp	r3, #0
 800be28:	d039      	beq.n	800be9e <I2C_ITError+0x102>
 800be2a:	68bb      	ldr	r3, [r7, #8]
 800be2c:	2b11      	cmp	r3, #17
 800be2e:	d002      	beq.n	800be36 <I2C_ITError+0x9a>
 800be30:	68bb      	ldr	r3, [r7, #8]
 800be32:	2b21      	cmp	r3, #33	; 0x21
 800be34:	d133      	bne.n	800be9e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800be40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800be44:	d107      	bne.n	800be56 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	681a      	ldr	r2, [r3, #0]
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800be54:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fe fdda 	bl	800aa14 <HAL_DMA_GetState>
 800be60:	4603      	mov	r3, r0
 800be62:	2b01      	cmp	r3, #1
 800be64:	d017      	beq.n	800be96 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be6a:	4a33      	ldr	r2, [pc, #204]	; (800bf38 <I2C_ITError+0x19c>)
 800be6c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	2200      	movs	r2, #0
 800be72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7fe fcda 	bl	800a834 <HAL_DMA_Abort_IT>
 800be80:	4603      	mov	r3, r0
 800be82:	2b00      	cmp	r3, #0
 800be84:	d04d      	beq.n	800bf22 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800be90:	4610      	mov	r0, r2
 800be92:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800be94:	e045      	b.n	800bf22 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800be96:	6878      	ldr	r0, [r7, #4]
 800be98:	f000 f850 	bl	800bf3c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800be9c:	e041      	b.n	800bf22 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d039      	beq.n	800bf1a <I2C_ITError+0x17e>
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	2b12      	cmp	r3, #18
 800beaa:	d002      	beq.n	800beb2 <I2C_ITError+0x116>
 800beac:	68bb      	ldr	r3, [r7, #8]
 800beae:	2b22      	cmp	r3, #34	; 0x22
 800beb0:	d133      	bne.n	800bf1a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bebc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bec0:	d107      	bne.n	800bed2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	681a      	ldr	r2, [r3, #0]
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bed0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bed6:	4618      	mov	r0, r3
 800bed8:	f7fe fd9c 	bl	800aa14 <HAL_DMA_GetState>
 800bedc:	4603      	mov	r3, r0
 800bede:	2b01      	cmp	r3, #1
 800bee0:	d017      	beq.n	800bf12 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bee6:	4a14      	ldr	r2, [pc, #80]	; (800bf38 <I2C_ITError+0x19c>)
 800bee8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2200      	movs	r2, #0
 800beee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bef6:	4618      	mov	r0, r3
 800bef8:	f7fe fc9c 	bl	800a834 <HAL_DMA_Abort_IT>
 800befc:	4603      	mov	r3, r0
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d011      	beq.n	800bf26 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf08:	687a      	ldr	r2, [r7, #4]
 800bf0a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800bf0c:	4610      	mov	r0, r2
 800bf0e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bf10:	e009      	b.n	800bf26 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bf12:	6878      	ldr	r0, [r7, #4]
 800bf14:	f000 f812 	bl	800bf3c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bf18:	e005      	b.n	800bf26 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800bf1a:	6878      	ldr	r0, [r7, #4]
 800bf1c:	f000 f80e 	bl	800bf3c <I2C_TreatErrorCallback>
  }
}
 800bf20:	e002      	b.n	800bf28 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bf22:	bf00      	nop
 800bf24:	e000      	b.n	800bf28 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bf26:	bf00      	nop
}
 800bf28:	bf00      	nop
 800bf2a:	3710      	adds	r7, #16
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd80      	pop	{r7, pc}
 800bf30:	ffff0000 	.word	0xffff0000
 800bf34:	0800b711 	.word	0x0800b711
 800bf38:	0800bfd3 	.word	0x0800bfd3

0800bf3c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b082      	sub	sp, #8
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf4a:	b2db      	uxtb	r3, r3
 800bf4c:	2b60      	cmp	r3, #96	; 0x60
 800bf4e:	d10e      	bne.n	800bf6e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2220      	movs	r2, #32
 800bf54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	2200      	movs	r2, #0
 800bf62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f7ff fbc8 	bl	800b6fc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bf6c:	e009      	b.n	800bf82 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2200      	movs	r2, #0
 800bf72:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	2200      	movs	r2, #0
 800bf78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800bf7c:	6878      	ldr	r0, [r7, #4]
 800bf7e:	f7ff fbb3 	bl	800b6e8 <HAL_I2C_ErrorCallback>
}
 800bf82:	bf00      	nop
 800bf84:	3708      	adds	r7, #8
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bf8a:	b480      	push	{r7}
 800bf8c:	b083      	sub	sp, #12
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	699b      	ldr	r3, [r3, #24]
 800bf98:	f003 0302 	and.w	r3, r3, #2
 800bf9c:	2b02      	cmp	r3, #2
 800bf9e:	d103      	bne.n	800bfa8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	699b      	ldr	r3, [r3, #24]
 800bfae:	f003 0301 	and.w	r3, r3, #1
 800bfb2:	2b01      	cmp	r3, #1
 800bfb4:	d007      	beq.n	800bfc6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	699a      	ldr	r2, [r3, #24]
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f042 0201 	orr.w	r2, r2, #1
 800bfc4:	619a      	str	r2, [r3, #24]
  }
}
 800bfc6:	bf00      	nop
 800bfc8:	370c      	adds	r7, #12
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr

0800bfd2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800bfd2:	b580      	push	{r7, lr}
 800bfd4:	b084      	sub	sp, #16
 800bfd6:	af00      	add	r7, sp, #0
 800bfd8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bfde:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d003      	beq.n	800bff0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfec:	2200      	movs	r2, #0
 800bfee:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d003      	beq.n	800c000 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bffc:	2200      	movs	r2, #0
 800bffe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800c000:	68f8      	ldr	r0, [r7, #12]
 800c002:	f7ff ff9b 	bl	800bf3c <I2C_TreatErrorCallback>
}
 800c006:	bf00      	nop
 800c008:	3710      	adds	r7, #16
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}

0800c00e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c00e:	b580      	push	{r7, lr}
 800c010:	b084      	sub	sp, #16
 800c012:	af00      	add	r7, sp, #0
 800c014:	60f8      	str	r0, [r7, #12]
 800c016:	60b9      	str	r1, [r7, #8]
 800c018:	603b      	str	r3, [r7, #0]
 800c01a:	4613      	mov	r3, r2
 800c01c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c01e:	e022      	b.n	800c066 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c026:	d01e      	beq.n	800c066 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c028:	f7fc fc92 	bl	8008950 <HAL_GetTick>
 800c02c:	4602      	mov	r2, r0
 800c02e:	69bb      	ldr	r3, [r7, #24]
 800c030:	1ad3      	subs	r3, r2, r3
 800c032:	683a      	ldr	r2, [r7, #0]
 800c034:	429a      	cmp	r2, r3
 800c036:	d302      	bcc.n	800c03e <I2C_WaitOnFlagUntilTimeout+0x30>
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d113      	bne.n	800c066 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c042:	f043 0220 	orr.w	r2, r3, #32
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	2220      	movs	r2, #32
 800c04e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2200      	movs	r2, #0
 800c056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	2200      	movs	r2, #0
 800c05e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800c062:	2301      	movs	r3, #1
 800c064:	e00f      	b.n	800c086 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	699a      	ldr	r2, [r3, #24]
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	4013      	ands	r3, r2
 800c070:	68ba      	ldr	r2, [r7, #8]
 800c072:	429a      	cmp	r2, r3
 800c074:	bf0c      	ite	eq
 800c076:	2301      	moveq	r3, #1
 800c078:	2300      	movne	r3, #0
 800c07a:	b2db      	uxtb	r3, r3
 800c07c:	461a      	mov	r2, r3
 800c07e:	79fb      	ldrb	r3, [r7, #7]
 800c080:	429a      	cmp	r2, r3
 800c082:	d0cd      	beq.n	800c020 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c084:	2300      	movs	r3, #0
}
 800c086:	4618      	mov	r0, r3
 800c088:	3710      	adds	r7, #16
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}

0800c08e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c08e:	b580      	push	{r7, lr}
 800c090:	b084      	sub	sp, #16
 800c092:	af00      	add	r7, sp, #0
 800c094:	60f8      	str	r0, [r7, #12]
 800c096:	60b9      	str	r1, [r7, #8]
 800c098:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c09a:	e02c      	b.n	800c0f6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c09c:	687a      	ldr	r2, [r7, #4]
 800c09e:	68b9      	ldr	r1, [r7, #8]
 800c0a0:	68f8      	ldr	r0, [r7, #12]
 800c0a2:	f000 f8dd 	bl	800c260 <I2C_IsAcknowledgeFailed>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d001      	beq.n	800c0b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	e02a      	b.n	800c106 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0b6:	d01e      	beq.n	800c0f6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c0b8:	f7fc fc4a 	bl	8008950 <HAL_GetTick>
 800c0bc:	4602      	mov	r2, r0
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	1ad3      	subs	r3, r2, r3
 800c0c2:	68ba      	ldr	r2, [r7, #8]
 800c0c4:	429a      	cmp	r2, r3
 800c0c6:	d302      	bcc.n	800c0ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c0c8:	68bb      	ldr	r3, [r7, #8]
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d113      	bne.n	800c0f6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0d2:	f043 0220 	orr.w	r2, r3, #32
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	2220      	movs	r2, #32
 800c0de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c0f2:	2301      	movs	r3, #1
 800c0f4:	e007      	b.n	800c106 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	699b      	ldr	r3, [r3, #24]
 800c0fc:	f003 0302 	and.w	r3, r3, #2
 800c100:	2b02      	cmp	r3, #2
 800c102:	d1cb      	bne.n	800c09c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c104:	2300      	movs	r3, #0
}
 800c106:	4618      	mov	r0, r3
 800c108:	3710      	adds	r7, #16
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}

0800c10e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c10e:	b580      	push	{r7, lr}
 800c110:	b084      	sub	sp, #16
 800c112:	af00      	add	r7, sp, #0
 800c114:	60f8      	str	r0, [r7, #12]
 800c116:	60b9      	str	r1, [r7, #8]
 800c118:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c11a:	e028      	b.n	800c16e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c11c:	687a      	ldr	r2, [r7, #4]
 800c11e:	68b9      	ldr	r1, [r7, #8]
 800c120:	68f8      	ldr	r0, [r7, #12]
 800c122:	f000 f89d 	bl	800c260 <I2C_IsAcknowledgeFailed>
 800c126:	4603      	mov	r3, r0
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d001      	beq.n	800c130 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c12c:	2301      	movs	r3, #1
 800c12e:	e026      	b.n	800c17e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c130:	f7fc fc0e 	bl	8008950 <HAL_GetTick>
 800c134:	4602      	mov	r2, r0
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	1ad3      	subs	r3, r2, r3
 800c13a:	68ba      	ldr	r2, [r7, #8]
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d302      	bcc.n	800c146 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d113      	bne.n	800c16e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c14a:	f043 0220 	orr.w	r2, r3, #32
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2220      	movs	r2, #32
 800c156:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	2200      	movs	r2, #0
 800c15e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2200      	movs	r2, #0
 800c166:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c16a:	2301      	movs	r3, #1
 800c16c:	e007      	b.n	800c17e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	699b      	ldr	r3, [r3, #24]
 800c174:	f003 0320 	and.w	r3, r3, #32
 800c178:	2b20      	cmp	r3, #32
 800c17a:	d1cf      	bne.n	800c11c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c17c:	2300      	movs	r3, #0
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3710      	adds	r7, #16
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
	...

0800c188 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b084      	sub	sp, #16
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	60f8      	str	r0, [r7, #12]
 800c190:	60b9      	str	r1, [r7, #8]
 800c192:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c194:	e055      	b.n	800c242 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c196:	687a      	ldr	r2, [r7, #4]
 800c198:	68b9      	ldr	r1, [r7, #8]
 800c19a:	68f8      	ldr	r0, [r7, #12]
 800c19c:	f000 f860 	bl	800c260 <I2C_IsAcknowledgeFailed>
 800c1a0:	4603      	mov	r3, r0
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d001      	beq.n	800c1aa <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	e053      	b.n	800c252 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	699b      	ldr	r3, [r3, #24]
 800c1b0:	f003 0320 	and.w	r3, r3, #32
 800c1b4:	2b20      	cmp	r3, #32
 800c1b6:	d129      	bne.n	800c20c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	699b      	ldr	r3, [r3, #24]
 800c1be:	f003 0304 	and.w	r3, r3, #4
 800c1c2:	2b04      	cmp	r3, #4
 800c1c4:	d105      	bne.n	800c1d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d001      	beq.n	800c1d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	e03f      	b.n	800c252 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	2220      	movs	r2, #32
 800c1d8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	6859      	ldr	r1, [r3, #4]
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	681a      	ldr	r2, [r3, #0]
 800c1e4:	4b1d      	ldr	r3, [pc, #116]	; (800c25c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800c1e6:	400b      	ands	r3, r1
 800c1e8:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	2220      	movs	r2, #32
 800c1f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2200      	movs	r2, #0
 800c204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c208:	2301      	movs	r3, #1
 800c20a:	e022      	b.n	800c252 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c20c:	f7fc fba0 	bl	8008950 <HAL_GetTick>
 800c210:	4602      	mov	r2, r0
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	1ad3      	subs	r3, r2, r3
 800c216:	68ba      	ldr	r2, [r7, #8]
 800c218:	429a      	cmp	r2, r3
 800c21a:	d302      	bcc.n	800c222 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800c21c:	68bb      	ldr	r3, [r7, #8]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d10f      	bne.n	800c242 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c226:	f043 0220 	orr.w	r2, r3, #32
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	2220      	movs	r2, #32
 800c232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	2200      	movs	r2, #0
 800c23a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c23e:	2301      	movs	r3, #1
 800c240:	e007      	b.n	800c252 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	699b      	ldr	r3, [r3, #24]
 800c248:	f003 0304 	and.w	r3, r3, #4
 800c24c:	2b04      	cmp	r3, #4
 800c24e:	d1a2      	bne.n	800c196 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c250:	2300      	movs	r3, #0
}
 800c252:	4618      	mov	r0, r3
 800c254:	3710      	adds	r7, #16
 800c256:	46bd      	mov	sp, r7
 800c258:	bd80      	pop	{r7, pc}
 800c25a:	bf00      	nop
 800c25c:	fe00e800 	.word	0xfe00e800

0800c260 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c260:	b580      	push	{r7, lr}
 800c262:	b084      	sub	sp, #16
 800c264:	af00      	add	r7, sp, #0
 800c266:	60f8      	str	r0, [r7, #12]
 800c268:	60b9      	str	r1, [r7, #8]
 800c26a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	699b      	ldr	r3, [r3, #24]
 800c272:	f003 0310 	and.w	r3, r3, #16
 800c276:	2b10      	cmp	r3, #16
 800c278:	d151      	bne.n	800c31e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c27a:	e022      	b.n	800c2c2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c282:	d01e      	beq.n	800c2c2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c284:	f7fc fb64 	bl	8008950 <HAL_GetTick>
 800c288:	4602      	mov	r2, r0
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	1ad3      	subs	r3, r2, r3
 800c28e:	68ba      	ldr	r2, [r7, #8]
 800c290:	429a      	cmp	r2, r3
 800c292:	d302      	bcc.n	800c29a <I2C_IsAcknowledgeFailed+0x3a>
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d113      	bne.n	800c2c2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c29e:	f043 0220 	orr.w	r2, r3, #32
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2220      	movs	r2, #32
 800c2aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	2200      	movs	r2, #0
 800c2ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800c2be:	2301      	movs	r3, #1
 800c2c0:	e02e      	b.n	800c320 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	699b      	ldr	r3, [r3, #24]
 800c2c8:	f003 0320 	and.w	r3, r3, #32
 800c2cc:	2b20      	cmp	r3, #32
 800c2ce:	d1d5      	bne.n	800c27c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	2210      	movs	r2, #16
 800c2d6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	2220      	movs	r2, #32
 800c2de:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c2e0:	68f8      	ldr	r0, [r7, #12]
 800c2e2:	f7ff fe52 	bl	800bf8a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	6859      	ldr	r1, [r3, #4]
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681a      	ldr	r2, [r3, #0]
 800c2f0:	4b0d      	ldr	r3, [pc, #52]	; (800c328 <I2C_IsAcknowledgeFailed+0xc8>)
 800c2f2:	400b      	ands	r3, r1
 800c2f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c2fa:	f043 0204 	orr.w	r2, r3, #4
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	2220      	movs	r2, #32
 800c306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	2200      	movs	r2, #0
 800c30e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	2200      	movs	r2, #0
 800c316:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800c31a:	2301      	movs	r3, #1
 800c31c:	e000      	b.n	800c320 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800c31e:	2300      	movs	r3, #0
}
 800c320:	4618      	mov	r0, r3
 800c322:	3710      	adds	r7, #16
 800c324:	46bd      	mov	sp, r7
 800c326:	bd80      	pop	{r7, pc}
 800c328:	fe00e800 	.word	0xfe00e800

0800c32c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c32c:	b480      	push	{r7}
 800c32e:	b085      	sub	sp, #20
 800c330:	af00      	add	r7, sp, #0
 800c332:	60f8      	str	r0, [r7, #12]
 800c334:	607b      	str	r3, [r7, #4]
 800c336:	460b      	mov	r3, r1
 800c338:	817b      	strh	r3, [r7, #10]
 800c33a:	4613      	mov	r3, r2
 800c33c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	685a      	ldr	r2, [r3, #4]
 800c344:	69bb      	ldr	r3, [r7, #24]
 800c346:	0d5b      	lsrs	r3, r3, #21
 800c348:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800c34c:	4b0d      	ldr	r3, [pc, #52]	; (800c384 <I2C_TransferConfig+0x58>)
 800c34e:	430b      	orrs	r3, r1
 800c350:	43db      	mvns	r3, r3
 800c352:	ea02 0103 	and.w	r1, r2, r3
 800c356:	897b      	ldrh	r3, [r7, #10]
 800c358:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c35c:	7a7b      	ldrb	r3, [r7, #9]
 800c35e:	041b      	lsls	r3, r3, #16
 800c360:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c364:	431a      	orrs	r2, r3
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	431a      	orrs	r2, r3
 800c36a:	69bb      	ldr	r3, [r7, #24]
 800c36c:	431a      	orrs	r2, r3
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	430a      	orrs	r2, r1
 800c374:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800c376:	bf00      	nop
 800c378:	3714      	adds	r7, #20
 800c37a:	46bd      	mov	sp, r7
 800c37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c380:	4770      	bx	lr
 800c382:	bf00      	nop
 800c384:	03ff63ff 	.word	0x03ff63ff

0800c388 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c388:	b480      	push	{r7}
 800c38a:	b085      	sub	sp, #20
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	6078      	str	r0, [r7, #4]
 800c390:	460b      	mov	r3, r1
 800c392:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c394:	2300      	movs	r3, #0
 800c396:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c398:	887b      	ldrh	r3, [r7, #2]
 800c39a:	f003 0301 	and.w	r3, r3, #1
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d00f      	beq.n	800c3c2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800c3a8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c3b0:	b2db      	uxtb	r3, r3
 800c3b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800c3b6:	2b28      	cmp	r3, #40	; 0x28
 800c3b8:	d003      	beq.n	800c3c2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800c3c0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c3c2:	887b      	ldrh	r3, [r7, #2]
 800c3c4:	f003 0302 	and.w	r3, r3, #2
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d00f      	beq.n	800c3ec <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800c3d2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c3da:	b2db      	uxtb	r3, r3
 800c3dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800c3e0:	2b28      	cmp	r3, #40	; 0x28
 800c3e2:	d003      	beq.n	800c3ec <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800c3ea:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c3ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	da03      	bge.n	800c3fc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800c3fa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c3fc:	887b      	ldrh	r3, [r7, #2]
 800c3fe:	2b10      	cmp	r3, #16
 800c400:	d103      	bne.n	800c40a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800c408:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c40a:	887b      	ldrh	r3, [r7, #2]
 800c40c:	2b20      	cmp	r3, #32
 800c40e:	d103      	bne.n	800c418 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	f043 0320 	orr.w	r3, r3, #32
 800c416:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c418:	887b      	ldrh	r3, [r7, #2]
 800c41a:	2b40      	cmp	r3, #64	; 0x40
 800c41c:	d103      	bne.n	800c426 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c424:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	6819      	ldr	r1, [r3, #0]
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	43da      	mvns	r2, r3
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	400a      	ands	r2, r1
 800c436:	601a      	str	r2, [r3, #0]
}
 800c438:	bf00      	nop
 800c43a:	3714      	adds	r7, #20
 800c43c:	46bd      	mov	sp, r7
 800c43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c442:	4770      	bx	lr

0800c444 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c444:	b480      	push	{r7}
 800c446:	b083      	sub	sp, #12
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
 800c44c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c454:	b2db      	uxtb	r3, r3
 800c456:	2b20      	cmp	r3, #32
 800c458:	d138      	bne.n	800c4cc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c460:	2b01      	cmp	r3, #1
 800c462:	d101      	bne.n	800c468 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c464:	2302      	movs	r3, #2
 800c466:	e032      	b.n	800c4ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2201      	movs	r2, #1
 800c46c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2224      	movs	r2, #36	; 0x24
 800c474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	681a      	ldr	r2, [r3, #0]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	f022 0201 	bic.w	r2, r2, #1
 800c486:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	681a      	ldr	r2, [r3, #0]
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c496:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	6819      	ldr	r1, [r3, #0]
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	683a      	ldr	r2, [r7, #0]
 800c4a4:	430a      	orrs	r2, r1
 800c4a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	681a      	ldr	r2, [r3, #0]
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f042 0201 	orr.w	r2, r2, #1
 800c4b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2220      	movs	r2, #32
 800c4bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	e000      	b.n	800c4ce <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c4cc:	2302      	movs	r3, #2
  }
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	370c      	adds	r7, #12
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d8:	4770      	bx	lr

0800c4da <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c4da:	b480      	push	{r7}
 800c4dc:	b085      	sub	sp, #20
 800c4de:	af00      	add	r7, sp, #0
 800c4e0:	6078      	str	r0, [r7, #4]
 800c4e2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c4ea:	b2db      	uxtb	r3, r3
 800c4ec:	2b20      	cmp	r3, #32
 800c4ee:	d139      	bne.n	800c564 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c4f6:	2b01      	cmp	r3, #1
 800c4f8:	d101      	bne.n	800c4fe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c4fa:	2302      	movs	r3, #2
 800c4fc:	e033      	b.n	800c566 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	2201      	movs	r2, #1
 800c502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	2224      	movs	r2, #36	; 0x24
 800c50a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	681a      	ldr	r2, [r3, #0]
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	f022 0201 	bic.w	r2, r2, #1
 800c51c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800c52c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c52e:	683b      	ldr	r3, [r7, #0]
 800c530:	021b      	lsls	r3, r3, #8
 800c532:	68fa      	ldr	r2, [r7, #12]
 800c534:	4313      	orrs	r3, r2
 800c536:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	68fa      	ldr	r2, [r7, #12]
 800c53e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	681a      	ldr	r2, [r3, #0]
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	f042 0201 	orr.w	r2, r2, #1
 800c54e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2220      	movs	r2, #32
 800c554:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2200      	movs	r2, #0
 800c55c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c560:	2300      	movs	r3, #0
 800c562:	e000      	b.n	800c566 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c564:	2302      	movs	r3, #2
  }
}
 800c566:	4618      	mov	r0, r3
 800c568:	3714      	adds	r7, #20
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr
	...

0800c574 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800c574:	b480      	push	{r7}
 800c576:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c578:	4b05      	ldr	r3, [pc, #20]	; (800c590 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	4a04      	ldr	r2, [pc, #16]	; (800c590 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800c57e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c582:	6013      	str	r3, [r2, #0]
}
 800c584:	bf00      	nop
 800c586:	46bd      	mov	sp, r7
 800c588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58c:	4770      	bx	lr
 800c58e:	bf00      	nop
 800c590:	40007000 	.word	0x40007000

0800c594 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800c594:	b480      	push	{r7}
 800c596:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800c598:	4b04      	ldr	r3, [pc, #16]	; (800c5ac <HAL_PWREx_GetVoltageRange+0x18>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a8:	4770      	bx	lr
 800c5aa:	bf00      	nop
 800c5ac:	40007000 	.word	0x40007000

0800c5b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c5b0:	b480      	push	{r7}
 800c5b2:	b085      	sub	sp, #20
 800c5b4:	af00      	add	r7, sp, #0
 800c5b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5be:	d130      	bne.n	800c622 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800c5c0:	4b23      	ldr	r3, [pc, #140]	; (800c650 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c5c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5cc:	d038      	beq.n	800c640 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c5ce:	4b20      	ldr	r3, [pc, #128]	; (800c650 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c5d6:	4a1e      	ldr	r2, [pc, #120]	; (800c650 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c5d8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c5dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c5de:	4b1d      	ldr	r3, [pc, #116]	; (800c654 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	2232      	movs	r2, #50	; 0x32
 800c5e4:	fb02 f303 	mul.w	r3, r2, r3
 800c5e8:	4a1b      	ldr	r2, [pc, #108]	; (800c658 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800c5ea:	fba2 2303 	umull	r2, r3, r2, r3
 800c5ee:	0c9b      	lsrs	r3, r3, #18
 800c5f0:	3301      	adds	r3, #1
 800c5f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c5f4:	e002      	b.n	800c5fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	3b01      	subs	r3, #1
 800c5fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c5fc:	4b14      	ldr	r3, [pc, #80]	; (800c650 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c5fe:	695b      	ldr	r3, [r3, #20]
 800c600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c604:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c608:	d102      	bne.n	800c610 <HAL_PWREx_ControlVoltageScaling+0x60>
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d1f2      	bne.n	800c5f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c610:	4b0f      	ldr	r3, [pc, #60]	; (800c650 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c612:	695b      	ldr	r3, [r3, #20]
 800c614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c618:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c61c:	d110      	bne.n	800c640 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800c61e:	2303      	movs	r3, #3
 800c620:	e00f      	b.n	800c642 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800c622:	4b0b      	ldr	r3, [pc, #44]	; (800c650 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c62a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c62e:	d007      	beq.n	800c640 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c630:	4b07      	ldr	r3, [pc, #28]	; (800c650 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c638:	4a05      	ldr	r2, [pc, #20]	; (800c650 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c63a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c63e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800c640:	2300      	movs	r3, #0
}
 800c642:	4618      	mov	r0, r3
 800c644:	3714      	adds	r7, #20
 800c646:	46bd      	mov	sp, r7
 800c648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c64c:	4770      	bx	lr
 800c64e:	bf00      	nop
 800c650:	40007000 	.word	0x40007000
 800c654:	200003e4 	.word	0x200003e4
 800c658:	431bde83 	.word	0x431bde83

0800c65c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b088      	sub	sp, #32
 800c660:	af00      	add	r7, sp, #0
 800c662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d102      	bne.n	800c670 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800c66a:	2301      	movs	r3, #1
 800c66c:	f000 bc11 	b.w	800ce92 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c670:	4ba0      	ldr	r3, [pc, #640]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c672:	689b      	ldr	r3, [r3, #8]
 800c674:	f003 030c 	and.w	r3, r3, #12
 800c678:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c67a:	4b9e      	ldr	r3, [pc, #632]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c67c:	68db      	ldr	r3, [r3, #12]
 800c67e:	f003 0303 	and.w	r3, r3, #3
 800c682:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f003 0310 	and.w	r3, r3, #16
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	f000 80e4 	beq.w	800c85a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c692:	69bb      	ldr	r3, [r7, #24]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d007      	beq.n	800c6a8 <HAL_RCC_OscConfig+0x4c>
 800c698:	69bb      	ldr	r3, [r7, #24]
 800c69a:	2b0c      	cmp	r3, #12
 800c69c:	f040 808b 	bne.w	800c7b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800c6a0:	697b      	ldr	r3, [r7, #20]
 800c6a2:	2b01      	cmp	r3, #1
 800c6a4:	f040 8087 	bne.w	800c7b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c6a8:	4b92      	ldr	r3, [pc, #584]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	f003 0302 	and.w	r3, r3, #2
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d005      	beq.n	800c6c0 <HAL_RCC_OscConfig+0x64>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	699b      	ldr	r3, [r3, #24]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d101      	bne.n	800c6c0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800c6bc:	2301      	movs	r3, #1
 800c6be:	e3e8      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	6a1a      	ldr	r2, [r3, #32]
 800c6c4:	4b8b      	ldr	r3, [pc, #556]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	f003 0308 	and.w	r3, r3, #8
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d004      	beq.n	800c6da <HAL_RCC_OscConfig+0x7e>
 800c6d0:	4b88      	ldr	r3, [pc, #544]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c6d8:	e005      	b.n	800c6e6 <HAL_RCC_OscConfig+0x8a>
 800c6da:	4b86      	ldr	r3, [pc, #536]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c6dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c6e0:	091b      	lsrs	r3, r3, #4
 800c6e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c6e6:	4293      	cmp	r3, r2
 800c6e8:	d223      	bcs.n	800c732 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6a1b      	ldr	r3, [r3, #32]
 800c6ee:	4618      	mov	r0, r3
 800c6f0:	f000 fdaa 	bl	800d248 <RCC_SetFlashLatencyFromMSIRange>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d001      	beq.n	800c6fe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	e3c9      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c6fe:	4b7d      	ldr	r3, [pc, #500]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	4a7c      	ldr	r2, [pc, #496]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c704:	f043 0308 	orr.w	r3, r3, #8
 800c708:	6013      	str	r3, [r2, #0]
 800c70a:	4b7a      	ldr	r3, [pc, #488]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	6a1b      	ldr	r3, [r3, #32]
 800c716:	4977      	ldr	r1, [pc, #476]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c718:	4313      	orrs	r3, r2
 800c71a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c71c:	4b75      	ldr	r3, [pc, #468]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c71e:	685b      	ldr	r3, [r3, #4]
 800c720:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	69db      	ldr	r3, [r3, #28]
 800c728:	021b      	lsls	r3, r3, #8
 800c72a:	4972      	ldr	r1, [pc, #456]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c72c:	4313      	orrs	r3, r2
 800c72e:	604b      	str	r3, [r1, #4]
 800c730:	e025      	b.n	800c77e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c732:	4b70      	ldr	r3, [pc, #448]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	4a6f      	ldr	r2, [pc, #444]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c738:	f043 0308 	orr.w	r3, r3, #8
 800c73c:	6013      	str	r3, [r2, #0]
 800c73e:	4b6d      	ldr	r3, [pc, #436]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6a1b      	ldr	r3, [r3, #32]
 800c74a:	496a      	ldr	r1, [pc, #424]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c74c:	4313      	orrs	r3, r2
 800c74e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c750:	4b68      	ldr	r3, [pc, #416]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	69db      	ldr	r3, [r3, #28]
 800c75c:	021b      	lsls	r3, r3, #8
 800c75e:	4965      	ldr	r1, [pc, #404]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c760:	4313      	orrs	r3, r2
 800c762:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c764:	69bb      	ldr	r3, [r7, #24]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d109      	bne.n	800c77e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	6a1b      	ldr	r3, [r3, #32]
 800c76e:	4618      	mov	r0, r3
 800c770:	f000 fd6a 	bl	800d248 <RCC_SetFlashLatencyFromMSIRange>
 800c774:	4603      	mov	r3, r0
 800c776:	2b00      	cmp	r3, #0
 800c778:	d001      	beq.n	800c77e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800c77a:	2301      	movs	r3, #1
 800c77c:	e389      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c77e:	f000 fc6f 	bl	800d060 <HAL_RCC_GetSysClockFreq>
 800c782:	4602      	mov	r2, r0
 800c784:	4b5b      	ldr	r3, [pc, #364]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c786:	689b      	ldr	r3, [r3, #8]
 800c788:	091b      	lsrs	r3, r3, #4
 800c78a:	f003 030f 	and.w	r3, r3, #15
 800c78e:	495a      	ldr	r1, [pc, #360]	; (800c8f8 <HAL_RCC_OscConfig+0x29c>)
 800c790:	5ccb      	ldrb	r3, [r1, r3]
 800c792:	f003 031f 	and.w	r3, r3, #31
 800c796:	fa22 f303 	lsr.w	r3, r2, r3
 800c79a:	4a58      	ldr	r2, [pc, #352]	; (800c8fc <HAL_RCC_OscConfig+0x2a0>)
 800c79c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800c79e:	4b58      	ldr	r3, [pc, #352]	; (800c900 <HAL_RCC_OscConfig+0x2a4>)
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f7f5 fde8 	bl	8002378 <HAL_InitTick>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800c7ac:	7bfb      	ldrb	r3, [r7, #15]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d052      	beq.n	800c858 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800c7b2:	7bfb      	ldrb	r3, [r7, #15]
 800c7b4:	e36d      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	699b      	ldr	r3, [r3, #24]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d032      	beq.n	800c824 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800c7be:	4b4d      	ldr	r3, [pc, #308]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	4a4c      	ldr	r2, [pc, #304]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c7c4:	f043 0301 	orr.w	r3, r3, #1
 800c7c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c7ca:	f7fc f8c1 	bl	8008950 <HAL_GetTick>
 800c7ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c7d0:	e008      	b.n	800c7e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c7d2:	f7fc f8bd 	bl	8008950 <HAL_GetTick>
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	693b      	ldr	r3, [r7, #16]
 800c7da:	1ad3      	subs	r3, r2, r3
 800c7dc:	2b02      	cmp	r3, #2
 800c7de:	d901      	bls.n	800c7e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800c7e0:	2303      	movs	r3, #3
 800c7e2:	e356      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c7e4:	4b43      	ldr	r3, [pc, #268]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f003 0302 	and.w	r3, r3, #2
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d0f0      	beq.n	800c7d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c7f0:	4b40      	ldr	r3, [pc, #256]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	4a3f      	ldr	r2, [pc, #252]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c7f6:	f043 0308 	orr.w	r3, r3, #8
 800c7fa:	6013      	str	r3, [r2, #0]
 800c7fc:	4b3d      	ldr	r3, [pc, #244]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	6a1b      	ldr	r3, [r3, #32]
 800c808:	493a      	ldr	r1, [pc, #232]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c80a:	4313      	orrs	r3, r2
 800c80c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c80e:	4b39      	ldr	r3, [pc, #228]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c810:	685b      	ldr	r3, [r3, #4]
 800c812:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	69db      	ldr	r3, [r3, #28]
 800c81a:	021b      	lsls	r3, r3, #8
 800c81c:	4935      	ldr	r1, [pc, #212]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c81e:	4313      	orrs	r3, r2
 800c820:	604b      	str	r3, [r1, #4]
 800c822:	e01a      	b.n	800c85a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c824:	4b33      	ldr	r3, [pc, #204]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	4a32      	ldr	r2, [pc, #200]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c82a:	f023 0301 	bic.w	r3, r3, #1
 800c82e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c830:	f7fc f88e 	bl	8008950 <HAL_GetTick>
 800c834:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c836:	e008      	b.n	800c84a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c838:	f7fc f88a 	bl	8008950 <HAL_GetTick>
 800c83c:	4602      	mov	r2, r0
 800c83e:	693b      	ldr	r3, [r7, #16]
 800c840:	1ad3      	subs	r3, r2, r3
 800c842:	2b02      	cmp	r3, #2
 800c844:	d901      	bls.n	800c84a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800c846:	2303      	movs	r3, #3
 800c848:	e323      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c84a:	4b2a      	ldr	r3, [pc, #168]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	f003 0302 	and.w	r3, r3, #2
 800c852:	2b00      	cmp	r3, #0
 800c854:	d1f0      	bne.n	800c838 <HAL_RCC_OscConfig+0x1dc>
 800c856:	e000      	b.n	800c85a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c858:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f003 0301 	and.w	r3, r3, #1
 800c862:	2b00      	cmp	r3, #0
 800c864:	d073      	beq.n	800c94e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800c866:	69bb      	ldr	r3, [r7, #24]
 800c868:	2b08      	cmp	r3, #8
 800c86a:	d005      	beq.n	800c878 <HAL_RCC_OscConfig+0x21c>
 800c86c:	69bb      	ldr	r3, [r7, #24]
 800c86e:	2b0c      	cmp	r3, #12
 800c870:	d10e      	bne.n	800c890 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800c872:	697b      	ldr	r3, [r7, #20]
 800c874:	2b03      	cmp	r3, #3
 800c876:	d10b      	bne.n	800c890 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c878:	4b1e      	ldr	r3, [pc, #120]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c880:	2b00      	cmp	r3, #0
 800c882:	d063      	beq.n	800c94c <HAL_RCC_OscConfig+0x2f0>
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	685b      	ldr	r3, [r3, #4]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d15f      	bne.n	800c94c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800c88c:	2301      	movs	r3, #1
 800c88e:	e300      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	685b      	ldr	r3, [r3, #4]
 800c894:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c898:	d106      	bne.n	800c8a8 <HAL_RCC_OscConfig+0x24c>
 800c89a:	4b16      	ldr	r3, [pc, #88]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	4a15      	ldr	r2, [pc, #84]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c8a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8a4:	6013      	str	r3, [r2, #0]
 800c8a6:	e01d      	b.n	800c8e4 <HAL_RCC_OscConfig+0x288>
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	685b      	ldr	r3, [r3, #4]
 800c8ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c8b0:	d10c      	bne.n	800c8cc <HAL_RCC_OscConfig+0x270>
 800c8b2:	4b10      	ldr	r3, [pc, #64]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	4a0f      	ldr	r2, [pc, #60]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c8b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c8bc:	6013      	str	r3, [r2, #0]
 800c8be:	4b0d      	ldr	r3, [pc, #52]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	4a0c      	ldr	r2, [pc, #48]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c8c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8c8:	6013      	str	r3, [r2, #0]
 800c8ca:	e00b      	b.n	800c8e4 <HAL_RCC_OscConfig+0x288>
 800c8cc:	4b09      	ldr	r3, [pc, #36]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	4a08      	ldr	r2, [pc, #32]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c8d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c8d6:	6013      	str	r3, [r2, #0]
 800c8d8:	4b06      	ldr	r3, [pc, #24]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	4a05      	ldr	r2, [pc, #20]	; (800c8f4 <HAL_RCC_OscConfig+0x298>)
 800c8de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c8e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	685b      	ldr	r3, [r3, #4]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d01b      	beq.n	800c924 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c8ec:	f7fc f830 	bl	8008950 <HAL_GetTick>
 800c8f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c8f2:	e010      	b.n	800c916 <HAL_RCC_OscConfig+0x2ba>
 800c8f4:	40021000 	.word	0x40021000
 800c8f8:	080149e0 	.word	0x080149e0
 800c8fc:	200003e4 	.word	0x200003e4
 800c900:	200003e8 	.word	0x200003e8
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c904:	f7fc f824 	bl	8008950 <HAL_GetTick>
 800c908:	4602      	mov	r2, r0
 800c90a:	693b      	ldr	r3, [r7, #16]
 800c90c:	1ad3      	subs	r3, r2, r3
 800c90e:	2b64      	cmp	r3, #100	; 0x64
 800c910:	d901      	bls.n	800c916 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800c912:	2303      	movs	r3, #3
 800c914:	e2bd      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c916:	4baf      	ldr	r3, [pc, #700]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d0f0      	beq.n	800c904 <HAL_RCC_OscConfig+0x2a8>
 800c922:	e014      	b.n	800c94e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c924:	f7fc f814 	bl	8008950 <HAL_GetTick>
 800c928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c92a:	e008      	b.n	800c93e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c92c:	f7fc f810 	bl	8008950 <HAL_GetTick>
 800c930:	4602      	mov	r2, r0
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	1ad3      	subs	r3, r2, r3
 800c936:	2b64      	cmp	r3, #100	; 0x64
 800c938:	d901      	bls.n	800c93e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800c93a:	2303      	movs	r3, #3
 800c93c:	e2a9      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c93e:	4ba5      	ldr	r3, [pc, #660]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c946:	2b00      	cmp	r3, #0
 800c948:	d1f0      	bne.n	800c92c <HAL_RCC_OscConfig+0x2d0>
 800c94a:	e000      	b.n	800c94e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c94c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	f003 0302 	and.w	r3, r3, #2
 800c956:	2b00      	cmp	r3, #0
 800c958:	d060      	beq.n	800ca1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800c95a:	69bb      	ldr	r3, [r7, #24]
 800c95c:	2b04      	cmp	r3, #4
 800c95e:	d005      	beq.n	800c96c <HAL_RCC_OscConfig+0x310>
 800c960:	69bb      	ldr	r3, [r7, #24]
 800c962:	2b0c      	cmp	r3, #12
 800c964:	d119      	bne.n	800c99a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800c966:	697b      	ldr	r3, [r7, #20]
 800c968:	2b02      	cmp	r3, #2
 800c96a:	d116      	bne.n	800c99a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c96c:	4b99      	ldr	r3, [pc, #612]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c974:	2b00      	cmp	r3, #0
 800c976:	d005      	beq.n	800c984 <HAL_RCC_OscConfig+0x328>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	68db      	ldr	r3, [r3, #12]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d101      	bne.n	800c984 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800c980:	2301      	movs	r3, #1
 800c982:	e286      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c984:	4b93      	ldr	r3, [pc, #588]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c986:	685b      	ldr	r3, [r3, #4]
 800c988:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	691b      	ldr	r3, [r3, #16]
 800c990:	061b      	lsls	r3, r3, #24
 800c992:	4990      	ldr	r1, [pc, #576]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c994:	4313      	orrs	r3, r2
 800c996:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c998:	e040      	b.n	800ca1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	68db      	ldr	r3, [r3, #12]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d023      	beq.n	800c9ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c9a2:	4b8c      	ldr	r3, [pc, #560]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	4a8b      	ldr	r2, [pc, #556]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c9a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c9ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9ae:	f7fb ffcf 	bl	8008950 <HAL_GetTick>
 800c9b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c9b4:	e008      	b.n	800c9c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c9b6:	f7fb ffcb 	bl	8008950 <HAL_GetTick>
 800c9ba:	4602      	mov	r2, r0
 800c9bc:	693b      	ldr	r3, [r7, #16]
 800c9be:	1ad3      	subs	r3, r2, r3
 800c9c0:	2b02      	cmp	r3, #2
 800c9c2:	d901      	bls.n	800c9c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800c9c4:	2303      	movs	r3, #3
 800c9c6:	e264      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c9c8:	4b82      	ldr	r3, [pc, #520]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d0f0      	beq.n	800c9b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c9d4:	4b7f      	ldr	r3, [pc, #508]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c9d6:	685b      	ldr	r3, [r3, #4]
 800c9d8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	691b      	ldr	r3, [r3, #16]
 800c9e0:	061b      	lsls	r3, r3, #24
 800c9e2:	497c      	ldr	r1, [pc, #496]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c9e4:	4313      	orrs	r3, r2
 800c9e6:	604b      	str	r3, [r1, #4]
 800c9e8:	e018      	b.n	800ca1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c9ea:	4b7a      	ldr	r3, [pc, #488]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	4a79      	ldr	r2, [pc, #484]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800c9f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c9f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9f6:	f7fb ffab 	bl	8008950 <HAL_GetTick>
 800c9fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800c9fc:	e008      	b.n	800ca10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c9fe:	f7fb ffa7 	bl	8008950 <HAL_GetTick>
 800ca02:	4602      	mov	r2, r0
 800ca04:	693b      	ldr	r3, [r7, #16]
 800ca06:	1ad3      	subs	r3, r2, r3
 800ca08:	2b02      	cmp	r3, #2
 800ca0a:	d901      	bls.n	800ca10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800ca0c:	2303      	movs	r3, #3
 800ca0e:	e240      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ca10:	4b70      	ldr	r3, [pc, #448]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d1f0      	bne.n	800c9fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	f003 0308 	and.w	r3, r3, #8
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d03c      	beq.n	800caa2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	695b      	ldr	r3, [r3, #20]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d01c      	beq.n	800ca6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ca30:	4b68      	ldr	r3, [pc, #416]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800ca32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca36:	4a67      	ldr	r2, [pc, #412]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800ca38:	f043 0301 	orr.w	r3, r3, #1
 800ca3c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca40:	f7fb ff86 	bl	8008950 <HAL_GetTick>
 800ca44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ca46:	e008      	b.n	800ca5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ca48:	f7fb ff82 	bl	8008950 <HAL_GetTick>
 800ca4c:	4602      	mov	r2, r0
 800ca4e:	693b      	ldr	r3, [r7, #16]
 800ca50:	1ad3      	subs	r3, r2, r3
 800ca52:	2b02      	cmp	r3, #2
 800ca54:	d901      	bls.n	800ca5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800ca56:	2303      	movs	r3, #3
 800ca58:	e21b      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ca5a:	4b5e      	ldr	r3, [pc, #376]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800ca5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca60:	f003 0302 	and.w	r3, r3, #2
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d0ef      	beq.n	800ca48 <HAL_RCC_OscConfig+0x3ec>
 800ca68:	e01b      	b.n	800caa2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ca6a:	4b5a      	ldr	r3, [pc, #360]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800ca6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca70:	4a58      	ldr	r2, [pc, #352]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800ca72:	f023 0301 	bic.w	r3, r3, #1
 800ca76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca7a:	f7fb ff69 	bl	8008950 <HAL_GetTick>
 800ca7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ca80:	e008      	b.n	800ca94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ca82:	f7fb ff65 	bl	8008950 <HAL_GetTick>
 800ca86:	4602      	mov	r2, r0
 800ca88:	693b      	ldr	r3, [r7, #16]
 800ca8a:	1ad3      	subs	r3, r2, r3
 800ca8c:	2b02      	cmp	r3, #2
 800ca8e:	d901      	bls.n	800ca94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800ca90:	2303      	movs	r3, #3
 800ca92:	e1fe      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ca94:	4b4f      	ldr	r3, [pc, #316]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800ca96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca9a:	f003 0302 	and.w	r3, r3, #2
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d1ef      	bne.n	800ca82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	f003 0304 	and.w	r3, r3, #4
 800caaa:	2b00      	cmp	r3, #0
 800caac:	f000 80a6 	beq.w	800cbfc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cab0:	2300      	movs	r3, #0
 800cab2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800cab4:	4b47      	ldr	r3, [pc, #284]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cab6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cab8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d10d      	bne.n	800cadc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cac0:	4b44      	ldr	r3, [pc, #272]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cac4:	4a43      	ldr	r2, [pc, #268]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800caca:	6593      	str	r3, [r2, #88]	; 0x58
 800cacc:	4b41      	ldr	r3, [pc, #260]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cad4:	60bb      	str	r3, [r7, #8]
 800cad6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cad8:	2301      	movs	r3, #1
 800cada:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cadc:	4b3e      	ldr	r3, [pc, #248]	; (800cbd8 <HAL_RCC_OscConfig+0x57c>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d118      	bne.n	800cb1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cae8:	4b3b      	ldr	r3, [pc, #236]	; (800cbd8 <HAL_RCC_OscConfig+0x57c>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4a3a      	ldr	r2, [pc, #232]	; (800cbd8 <HAL_RCC_OscConfig+0x57c>)
 800caee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800caf2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800caf4:	f7fb ff2c 	bl	8008950 <HAL_GetTick>
 800caf8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cafa:	e008      	b.n	800cb0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cafc:	f7fb ff28 	bl	8008950 <HAL_GetTick>
 800cb00:	4602      	mov	r2, r0
 800cb02:	693b      	ldr	r3, [r7, #16]
 800cb04:	1ad3      	subs	r3, r2, r3
 800cb06:	2b02      	cmp	r3, #2
 800cb08:	d901      	bls.n	800cb0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800cb0a:	2303      	movs	r3, #3
 800cb0c:	e1c1      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cb0e:	4b32      	ldr	r3, [pc, #200]	; (800cbd8 <HAL_RCC_OscConfig+0x57c>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d0f0      	beq.n	800cafc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	689b      	ldr	r3, [r3, #8]
 800cb1e:	2b01      	cmp	r3, #1
 800cb20:	d108      	bne.n	800cb34 <HAL_RCC_OscConfig+0x4d8>
 800cb22:	4b2c      	ldr	r3, [pc, #176]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb28:	4a2a      	ldr	r2, [pc, #168]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb2a:	f043 0301 	orr.w	r3, r3, #1
 800cb2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb32:	e024      	b.n	800cb7e <HAL_RCC_OscConfig+0x522>
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	689b      	ldr	r3, [r3, #8]
 800cb38:	2b05      	cmp	r3, #5
 800cb3a:	d110      	bne.n	800cb5e <HAL_RCC_OscConfig+0x502>
 800cb3c:	4b25      	ldr	r3, [pc, #148]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb42:	4a24      	ldr	r2, [pc, #144]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb44:	f043 0304 	orr.w	r3, r3, #4
 800cb48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb4c:	4b21      	ldr	r3, [pc, #132]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb52:	4a20      	ldr	r2, [pc, #128]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb54:	f043 0301 	orr.w	r3, r3, #1
 800cb58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb5c:	e00f      	b.n	800cb7e <HAL_RCC_OscConfig+0x522>
 800cb5e:	4b1d      	ldr	r3, [pc, #116]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb64:	4a1b      	ldr	r2, [pc, #108]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb66:	f023 0301 	bic.w	r3, r3, #1
 800cb6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb6e:	4b19      	ldr	r3, [pc, #100]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb74:	4a17      	ldr	r2, [pc, #92]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cb76:	f023 0304 	bic.w	r3, r3, #4
 800cb7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	689b      	ldr	r3, [r3, #8]
 800cb82:	2b00      	cmp	r3, #0
 800cb84:	d016      	beq.n	800cbb4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cb86:	f7fb fee3 	bl	8008950 <HAL_GetTick>
 800cb8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cb8c:	e00a      	b.n	800cba4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cb8e:	f7fb fedf 	bl	8008950 <HAL_GetTick>
 800cb92:	4602      	mov	r2, r0
 800cb94:	693b      	ldr	r3, [r7, #16]
 800cb96:	1ad3      	subs	r3, r2, r3
 800cb98:	f241 3288 	movw	r2, #5000	; 0x1388
 800cb9c:	4293      	cmp	r3, r2
 800cb9e:	d901      	bls.n	800cba4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800cba0:	2303      	movs	r3, #3
 800cba2:	e176      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cba4:	4b0b      	ldr	r3, [pc, #44]	; (800cbd4 <HAL_RCC_OscConfig+0x578>)
 800cba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cbaa:	f003 0302 	and.w	r3, r3, #2
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d0ed      	beq.n	800cb8e <HAL_RCC_OscConfig+0x532>
 800cbb2:	e01a      	b.n	800cbea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cbb4:	f7fb fecc 	bl	8008950 <HAL_GetTick>
 800cbb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cbba:	e00f      	b.n	800cbdc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cbbc:	f7fb fec8 	bl	8008950 <HAL_GetTick>
 800cbc0:	4602      	mov	r2, r0
 800cbc2:	693b      	ldr	r3, [r7, #16]
 800cbc4:	1ad3      	subs	r3, r2, r3
 800cbc6:	f241 3288 	movw	r2, #5000	; 0x1388
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d906      	bls.n	800cbdc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800cbce:	2303      	movs	r3, #3
 800cbd0:	e15f      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
 800cbd2:	bf00      	nop
 800cbd4:	40021000 	.word	0x40021000
 800cbd8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cbdc:	4baa      	ldr	r3, [pc, #680]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cbde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cbe2:	f003 0302 	and.w	r3, r3, #2
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d1e8      	bne.n	800cbbc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cbea:	7ffb      	ldrb	r3, [r7, #31]
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	d105      	bne.n	800cbfc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cbf0:	4ba5      	ldr	r3, [pc, #660]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cbf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cbf4:	4aa4      	ldr	r2, [pc, #656]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cbf6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cbfa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	f003 0320 	and.w	r3, r3, #32
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d03c      	beq.n	800cc82 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d01c      	beq.n	800cc4a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800cc10:	4b9d      	ldr	r3, [pc, #628]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cc12:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc16:	4a9c      	ldr	r2, [pc, #624]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cc18:	f043 0301 	orr.w	r3, r3, #1
 800cc1c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc20:	f7fb fe96 	bl	8008950 <HAL_GetTick>
 800cc24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800cc26:	e008      	b.n	800cc3a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cc28:	f7fb fe92 	bl	8008950 <HAL_GetTick>
 800cc2c:	4602      	mov	r2, r0
 800cc2e:	693b      	ldr	r3, [r7, #16]
 800cc30:	1ad3      	subs	r3, r2, r3
 800cc32:	2b02      	cmp	r3, #2
 800cc34:	d901      	bls.n	800cc3a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800cc36:	2303      	movs	r3, #3
 800cc38:	e12b      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800cc3a:	4b93      	ldr	r3, [pc, #588]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cc3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc40:	f003 0302 	and.w	r3, r3, #2
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d0ef      	beq.n	800cc28 <HAL_RCC_OscConfig+0x5cc>
 800cc48:	e01b      	b.n	800cc82 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800cc4a:	4b8f      	ldr	r3, [pc, #572]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cc4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc50:	4a8d      	ldr	r2, [pc, #564]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cc52:	f023 0301 	bic.w	r3, r3, #1
 800cc56:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cc5a:	f7fb fe79 	bl	8008950 <HAL_GetTick>
 800cc5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cc60:	e008      	b.n	800cc74 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800cc62:	f7fb fe75 	bl	8008950 <HAL_GetTick>
 800cc66:	4602      	mov	r2, r0
 800cc68:	693b      	ldr	r3, [r7, #16]
 800cc6a:	1ad3      	subs	r3, r2, r3
 800cc6c:	2b02      	cmp	r3, #2
 800cc6e:	d901      	bls.n	800cc74 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800cc70:	2303      	movs	r3, #3
 800cc72:	e10e      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800cc74:	4b84      	ldr	r3, [pc, #528]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cc76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800cc7a:	f003 0302 	and.w	r3, r3, #2
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d1ef      	bne.n	800cc62 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	f000 8102 	beq.w	800ce90 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc90:	2b02      	cmp	r3, #2
 800cc92:	f040 80c5 	bne.w	800ce20 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800cc96:	4b7c      	ldr	r3, [pc, #496]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cc98:	68db      	ldr	r3, [r3, #12]
 800cc9a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800cc9c:	697b      	ldr	r3, [r7, #20]
 800cc9e:	f003 0203 	and.w	r2, r3, #3
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cca6:	429a      	cmp	r2, r3
 800cca8:	d12c      	bne.n	800cd04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccb4:	3b01      	subs	r3, #1
 800ccb6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800ccb8:	429a      	cmp	r2, r3
 800ccba:	d123      	bne.n	800cd04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ccbc:	697b      	ldr	r3, [r7, #20]
 800ccbe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccc6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	d11b      	bne.n	800cd04 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800cccc:	697b      	ldr	r3, [r7, #20]
 800ccce:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ccd6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800ccd8:	429a      	cmp	r2, r3
 800ccda:	d113      	bne.n	800cd04 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cce6:	085b      	lsrs	r3, r3, #1
 800cce8:	3b01      	subs	r3, #1
 800ccea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800ccec:	429a      	cmp	r2, r3
 800ccee:	d109      	bne.n	800cd04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccfa:	085b      	lsrs	r3, r3, #1
 800ccfc:	3b01      	subs	r3, #1
 800ccfe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cd00:	429a      	cmp	r2, r3
 800cd02:	d067      	beq.n	800cdd4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cd04:	69bb      	ldr	r3, [r7, #24]
 800cd06:	2b0c      	cmp	r3, #12
 800cd08:	d062      	beq.n	800cdd0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800cd0a:	4b5f      	ldr	r3, [pc, #380]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d001      	beq.n	800cd1a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800cd16:	2301      	movs	r3, #1
 800cd18:	e0bb      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800cd1a:	4b5b      	ldr	r3, [pc, #364]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	4a5a      	ldr	r2, [pc, #360]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cd20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cd24:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800cd26:	f7fb fe13 	bl	8008950 <HAL_GetTick>
 800cd2a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cd2c:	e008      	b.n	800cd40 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cd2e:	f7fb fe0f 	bl	8008950 <HAL_GetTick>
 800cd32:	4602      	mov	r2, r0
 800cd34:	693b      	ldr	r3, [r7, #16]
 800cd36:	1ad3      	subs	r3, r2, r3
 800cd38:	2b02      	cmp	r3, #2
 800cd3a:	d901      	bls.n	800cd40 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800cd3c:	2303      	movs	r3, #3
 800cd3e:	e0a8      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cd40:	4b51      	ldr	r3, [pc, #324]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d1f0      	bne.n	800cd2e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cd4c:	4b4e      	ldr	r3, [pc, #312]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cd4e:	68da      	ldr	r2, [r3, #12]
 800cd50:	4b4e      	ldr	r3, [pc, #312]	; (800ce8c <HAL_RCC_OscConfig+0x830>)
 800cd52:	4013      	ands	r3, r2
 800cd54:	687a      	ldr	r2, [r7, #4]
 800cd56:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800cd58:	687a      	ldr	r2, [r7, #4]
 800cd5a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cd5c:	3a01      	subs	r2, #1
 800cd5e:	0112      	lsls	r2, r2, #4
 800cd60:	4311      	orrs	r1, r2
 800cd62:	687a      	ldr	r2, [r7, #4]
 800cd64:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cd66:	0212      	lsls	r2, r2, #8
 800cd68:	4311      	orrs	r1, r2
 800cd6a:	687a      	ldr	r2, [r7, #4]
 800cd6c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800cd6e:	0852      	lsrs	r2, r2, #1
 800cd70:	3a01      	subs	r2, #1
 800cd72:	0552      	lsls	r2, r2, #21
 800cd74:	4311      	orrs	r1, r2
 800cd76:	687a      	ldr	r2, [r7, #4]
 800cd78:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800cd7a:	0852      	lsrs	r2, r2, #1
 800cd7c:	3a01      	subs	r2, #1
 800cd7e:	0652      	lsls	r2, r2, #25
 800cd80:	4311      	orrs	r1, r2
 800cd82:	687a      	ldr	r2, [r7, #4]
 800cd84:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800cd86:	06d2      	lsls	r2, r2, #27
 800cd88:	430a      	orrs	r2, r1
 800cd8a:	493f      	ldr	r1, [pc, #252]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800cd90:	4b3d      	ldr	r3, [pc, #244]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	4a3c      	ldr	r2, [pc, #240]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cd96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cd9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cd9c:	4b3a      	ldr	r3, [pc, #232]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cd9e:	68db      	ldr	r3, [r3, #12]
 800cda0:	4a39      	ldr	r2, [pc, #228]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cda2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cda6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800cda8:	f7fb fdd2 	bl	8008950 <HAL_GetTick>
 800cdac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdae:	e008      	b.n	800cdc2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cdb0:	f7fb fdce 	bl	8008950 <HAL_GetTick>
 800cdb4:	4602      	mov	r2, r0
 800cdb6:	693b      	ldr	r3, [r7, #16]
 800cdb8:	1ad3      	subs	r3, r2, r3
 800cdba:	2b02      	cmp	r3, #2
 800cdbc:	d901      	bls.n	800cdc2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800cdbe:	2303      	movs	r3, #3
 800cdc0:	e067      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdc2:	4b31      	ldr	r3, [pc, #196]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d0f0      	beq.n	800cdb0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cdce:	e05f      	b.n	800ce90 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800cdd0:	2301      	movs	r3, #1
 800cdd2:	e05e      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdd4:	4b2c      	ldr	r3, [pc, #176]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d157      	bne.n	800ce90 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800cde0:	4b29      	ldr	r3, [pc, #164]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	4a28      	ldr	r2, [pc, #160]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cde6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cdea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cdec:	4b26      	ldr	r3, [pc, #152]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cdee:	68db      	ldr	r3, [r3, #12]
 800cdf0:	4a25      	ldr	r2, [pc, #148]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800cdf2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cdf6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800cdf8:	f7fb fdaa 	bl	8008950 <HAL_GetTick>
 800cdfc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdfe:	e008      	b.n	800ce12 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce00:	f7fb fda6 	bl	8008950 <HAL_GetTick>
 800ce04:	4602      	mov	r2, r0
 800ce06:	693b      	ldr	r3, [r7, #16]
 800ce08:	1ad3      	subs	r3, r2, r3
 800ce0a:	2b02      	cmp	r3, #2
 800ce0c:	d901      	bls.n	800ce12 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800ce0e:	2303      	movs	r3, #3
 800ce10:	e03f      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ce12:	4b1d      	ldr	r3, [pc, #116]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d0f0      	beq.n	800ce00 <HAL_RCC_OscConfig+0x7a4>
 800ce1e:	e037      	b.n	800ce90 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ce20:	69bb      	ldr	r3, [r7, #24]
 800ce22:	2b0c      	cmp	r3, #12
 800ce24:	d02d      	beq.n	800ce82 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ce26:	4b18      	ldr	r3, [pc, #96]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	4a17      	ldr	r2, [pc, #92]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800ce2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ce30:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ce32:	4b15      	ldr	r3, [pc, #84]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d105      	bne.n	800ce4a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800ce3e:	4b12      	ldr	r3, [pc, #72]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800ce40:	68db      	ldr	r3, [r3, #12]
 800ce42:	4a11      	ldr	r2, [pc, #68]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800ce44:	f023 0303 	bic.w	r3, r3, #3
 800ce48:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800ce4a:	4b0f      	ldr	r3, [pc, #60]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800ce4c:	68db      	ldr	r3, [r3, #12]
 800ce4e:	4a0e      	ldr	r2, [pc, #56]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800ce50:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800ce54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ce58:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce5a:	f7fb fd79 	bl	8008950 <HAL_GetTick>
 800ce5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ce60:	e008      	b.n	800ce74 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce62:	f7fb fd75 	bl	8008950 <HAL_GetTick>
 800ce66:	4602      	mov	r2, r0
 800ce68:	693b      	ldr	r3, [r7, #16]
 800ce6a:	1ad3      	subs	r3, r2, r3
 800ce6c:	2b02      	cmp	r3, #2
 800ce6e:	d901      	bls.n	800ce74 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 800ce70:	2303      	movs	r3, #3
 800ce72:	e00e      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ce74:	4b04      	ldr	r3, [pc, #16]	; (800ce88 <HAL_RCC_OscConfig+0x82c>)
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d1f0      	bne.n	800ce62 <HAL_RCC_OscConfig+0x806>
 800ce80:	e006      	b.n	800ce90 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800ce82:	2301      	movs	r3, #1
 800ce84:	e005      	b.n	800ce92 <HAL_RCC_OscConfig+0x836>
 800ce86:	bf00      	nop
 800ce88:	40021000 	.word	0x40021000
 800ce8c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 800ce90:	2300      	movs	r3, #0
}
 800ce92:	4618      	mov	r0, r3
 800ce94:	3720      	adds	r7, #32
 800ce96:	46bd      	mov	sp, r7
 800ce98:	bd80      	pop	{r7, pc}
 800ce9a:	bf00      	nop

0800ce9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b084      	sub	sp, #16
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
 800cea4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d101      	bne.n	800ceb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ceac:	2301      	movs	r3, #1
 800ceae:	e0c8      	b.n	800d042 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ceb0:	4b66      	ldr	r3, [pc, #408]	; (800d04c <HAL_RCC_ClockConfig+0x1b0>)
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f003 0307 	and.w	r3, r3, #7
 800ceb8:	683a      	ldr	r2, [r7, #0]
 800ceba:	429a      	cmp	r2, r3
 800cebc:	d910      	bls.n	800cee0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cebe:	4b63      	ldr	r3, [pc, #396]	; (800d04c <HAL_RCC_ClockConfig+0x1b0>)
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	f023 0207 	bic.w	r2, r3, #7
 800cec6:	4961      	ldr	r1, [pc, #388]	; (800d04c <HAL_RCC_ClockConfig+0x1b0>)
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	4313      	orrs	r3, r2
 800cecc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800cece:	4b5f      	ldr	r3, [pc, #380]	; (800d04c <HAL_RCC_ClockConfig+0x1b0>)
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	f003 0307 	and.w	r3, r3, #7
 800ced6:	683a      	ldr	r2, [r7, #0]
 800ced8:	429a      	cmp	r2, r3
 800ceda:	d001      	beq.n	800cee0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800cedc:	2301      	movs	r3, #1
 800cede:	e0b0      	b.n	800d042 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	f003 0301 	and.w	r3, r3, #1
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d04c      	beq.n	800cf86 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	685b      	ldr	r3, [r3, #4]
 800cef0:	2b03      	cmp	r3, #3
 800cef2:	d107      	bne.n	800cf04 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cef4:	4b56      	ldr	r3, [pc, #344]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d121      	bne.n	800cf44 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800cf00:	2301      	movs	r3, #1
 800cf02:	e09e      	b.n	800d042 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	685b      	ldr	r3, [r3, #4]
 800cf08:	2b02      	cmp	r3, #2
 800cf0a:	d107      	bne.n	800cf1c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cf0c:	4b50      	ldr	r3, [pc, #320]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d115      	bne.n	800cf44 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800cf18:	2301      	movs	r3, #1
 800cf1a:	e092      	b.n	800d042 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	685b      	ldr	r3, [r3, #4]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d107      	bne.n	800cf34 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800cf24:	4b4a      	ldr	r3, [pc, #296]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	f003 0302 	and.w	r3, r3, #2
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d109      	bne.n	800cf44 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800cf30:	2301      	movs	r3, #1
 800cf32:	e086      	b.n	800d042 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cf34:	4b46      	ldr	r3, [pc, #280]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d101      	bne.n	800cf44 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800cf40:	2301      	movs	r3, #1
 800cf42:	e07e      	b.n	800d042 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cf44:	4b42      	ldr	r3, [pc, #264]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cf46:	689b      	ldr	r3, [r3, #8]
 800cf48:	f023 0203 	bic.w	r2, r3, #3
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	685b      	ldr	r3, [r3, #4]
 800cf50:	493f      	ldr	r1, [pc, #252]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cf52:	4313      	orrs	r3, r2
 800cf54:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf56:	f7fb fcfb 	bl	8008950 <HAL_GetTick>
 800cf5a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cf5c:	e00a      	b.n	800cf74 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cf5e:	f7fb fcf7 	bl	8008950 <HAL_GetTick>
 800cf62:	4602      	mov	r2, r0
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	1ad3      	subs	r3, r2, r3
 800cf68:	f241 3288 	movw	r2, #5000	; 0x1388
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d901      	bls.n	800cf74 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800cf70:	2303      	movs	r3, #3
 800cf72:	e066      	b.n	800d042 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cf74:	4b36      	ldr	r3, [pc, #216]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cf76:	689b      	ldr	r3, [r3, #8]
 800cf78:	f003 020c 	and.w	r2, r3, #12
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	685b      	ldr	r3, [r3, #4]
 800cf80:	009b      	lsls	r3, r3, #2
 800cf82:	429a      	cmp	r2, r3
 800cf84:	d1eb      	bne.n	800cf5e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	f003 0302 	and.w	r3, r3, #2
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d008      	beq.n	800cfa4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cf92:	4b2f      	ldr	r3, [pc, #188]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cf94:	689b      	ldr	r3, [r3, #8]
 800cf96:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	689b      	ldr	r3, [r3, #8]
 800cf9e:	492c      	ldr	r1, [pc, #176]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cfa0:	4313      	orrs	r3, r2
 800cfa2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800cfa4:	4b29      	ldr	r3, [pc, #164]	; (800d04c <HAL_RCC_ClockConfig+0x1b0>)
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	f003 0307 	and.w	r3, r3, #7
 800cfac:	683a      	ldr	r2, [r7, #0]
 800cfae:	429a      	cmp	r2, r3
 800cfb0:	d210      	bcs.n	800cfd4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cfb2:	4b26      	ldr	r3, [pc, #152]	; (800d04c <HAL_RCC_ClockConfig+0x1b0>)
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	f023 0207 	bic.w	r2, r3, #7
 800cfba:	4924      	ldr	r1, [pc, #144]	; (800d04c <HAL_RCC_ClockConfig+0x1b0>)
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	4313      	orrs	r3, r2
 800cfc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800cfc2:	4b22      	ldr	r3, [pc, #136]	; (800d04c <HAL_RCC_ClockConfig+0x1b0>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f003 0307 	and.w	r3, r3, #7
 800cfca:	683a      	ldr	r2, [r7, #0]
 800cfcc:	429a      	cmp	r2, r3
 800cfce:	d001      	beq.n	800cfd4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800cfd0:	2301      	movs	r3, #1
 800cfd2:	e036      	b.n	800d042 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	f003 0304 	and.w	r3, r3, #4
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d008      	beq.n	800cff2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800cfe0:	4b1b      	ldr	r3, [pc, #108]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cfe2:	689b      	ldr	r3, [r3, #8]
 800cfe4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	68db      	ldr	r3, [r3, #12]
 800cfec:	4918      	ldr	r1, [pc, #96]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800cfee:	4313      	orrs	r3, r2
 800cff0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	f003 0308 	and.w	r3, r3, #8
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d009      	beq.n	800d012 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800cffe:	4b14      	ldr	r3, [pc, #80]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800d000:	689b      	ldr	r3, [r3, #8]
 800d002:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	691b      	ldr	r3, [r3, #16]
 800d00a:	00db      	lsls	r3, r3, #3
 800d00c:	4910      	ldr	r1, [pc, #64]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800d00e:	4313      	orrs	r3, r2
 800d010:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d012:	f000 f825 	bl	800d060 <HAL_RCC_GetSysClockFreq>
 800d016:	4602      	mov	r2, r0
 800d018:	4b0d      	ldr	r3, [pc, #52]	; (800d050 <HAL_RCC_ClockConfig+0x1b4>)
 800d01a:	689b      	ldr	r3, [r3, #8]
 800d01c:	091b      	lsrs	r3, r3, #4
 800d01e:	f003 030f 	and.w	r3, r3, #15
 800d022:	490c      	ldr	r1, [pc, #48]	; (800d054 <HAL_RCC_ClockConfig+0x1b8>)
 800d024:	5ccb      	ldrb	r3, [r1, r3]
 800d026:	f003 031f 	and.w	r3, r3, #31
 800d02a:	fa22 f303 	lsr.w	r3, r2, r3
 800d02e:	4a0a      	ldr	r2, [pc, #40]	; (800d058 <HAL_RCC_ClockConfig+0x1bc>)
 800d030:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800d032:	4b0a      	ldr	r3, [pc, #40]	; (800d05c <HAL_RCC_ClockConfig+0x1c0>)
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	4618      	mov	r0, r3
 800d038:	f7f5 f99e 	bl	8002378 <HAL_InitTick>
 800d03c:	4603      	mov	r3, r0
 800d03e:	72fb      	strb	r3, [r7, #11]

  return status;
 800d040:	7afb      	ldrb	r3, [r7, #11]
}
 800d042:	4618      	mov	r0, r3
 800d044:	3710      	adds	r7, #16
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}
 800d04a:	bf00      	nop
 800d04c:	40022000 	.word	0x40022000
 800d050:	40021000 	.word	0x40021000
 800d054:	080149e0 	.word	0x080149e0
 800d058:	200003e4 	.word	0x200003e4
 800d05c:	200003e8 	.word	0x200003e8

0800d060 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d060:	b480      	push	{r7}
 800d062:	b089      	sub	sp, #36	; 0x24
 800d064:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800d066:	2300      	movs	r3, #0
 800d068:	61fb      	str	r3, [r7, #28]
 800d06a:	2300      	movs	r3, #0
 800d06c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d06e:	4b3e      	ldr	r3, [pc, #248]	; (800d168 <HAL_RCC_GetSysClockFreq+0x108>)
 800d070:	689b      	ldr	r3, [r3, #8]
 800d072:	f003 030c 	and.w	r3, r3, #12
 800d076:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d078:	4b3b      	ldr	r3, [pc, #236]	; (800d168 <HAL_RCC_GetSysClockFreq+0x108>)
 800d07a:	68db      	ldr	r3, [r3, #12]
 800d07c:	f003 0303 	and.w	r3, r3, #3
 800d080:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d082:	693b      	ldr	r3, [r7, #16]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d005      	beq.n	800d094 <HAL_RCC_GetSysClockFreq+0x34>
 800d088:	693b      	ldr	r3, [r7, #16]
 800d08a:	2b0c      	cmp	r3, #12
 800d08c:	d121      	bne.n	800d0d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	2b01      	cmp	r3, #1
 800d092:	d11e      	bne.n	800d0d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800d094:	4b34      	ldr	r3, [pc, #208]	; (800d168 <HAL_RCC_GetSysClockFreq+0x108>)
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	f003 0308 	and.w	r3, r3, #8
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d107      	bne.n	800d0b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800d0a0:	4b31      	ldr	r3, [pc, #196]	; (800d168 <HAL_RCC_GetSysClockFreq+0x108>)
 800d0a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d0a6:	0a1b      	lsrs	r3, r3, #8
 800d0a8:	f003 030f 	and.w	r3, r3, #15
 800d0ac:	61fb      	str	r3, [r7, #28]
 800d0ae:	e005      	b.n	800d0bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800d0b0:	4b2d      	ldr	r3, [pc, #180]	; (800d168 <HAL_RCC_GetSysClockFreq+0x108>)
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	091b      	lsrs	r3, r3, #4
 800d0b6:	f003 030f 	and.w	r3, r3, #15
 800d0ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800d0bc:	4a2b      	ldr	r2, [pc, #172]	; (800d16c <HAL_RCC_GetSysClockFreq+0x10c>)
 800d0be:	69fb      	ldr	r3, [r7, #28]
 800d0c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d0c6:	693b      	ldr	r3, [r7, #16]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d10d      	bne.n	800d0e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800d0cc:	69fb      	ldr	r3, [r7, #28]
 800d0ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d0d0:	e00a      	b.n	800d0e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800d0d2:	693b      	ldr	r3, [r7, #16]
 800d0d4:	2b04      	cmp	r3, #4
 800d0d6:	d102      	bne.n	800d0de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d0d8:	4b25      	ldr	r3, [pc, #148]	; (800d170 <HAL_RCC_GetSysClockFreq+0x110>)
 800d0da:	61bb      	str	r3, [r7, #24]
 800d0dc:	e004      	b.n	800d0e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	2b08      	cmp	r3, #8
 800d0e2:	d101      	bne.n	800d0e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d0e4:	4b22      	ldr	r3, [pc, #136]	; (800d170 <HAL_RCC_GetSysClockFreq+0x110>)
 800d0e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800d0e8:	693b      	ldr	r3, [r7, #16]
 800d0ea:	2b0c      	cmp	r3, #12
 800d0ec:	d134      	bne.n	800d158 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d0ee:	4b1e      	ldr	r3, [pc, #120]	; (800d168 <HAL_RCC_GetSysClockFreq+0x108>)
 800d0f0:	68db      	ldr	r3, [r3, #12]
 800d0f2:	f003 0303 	and.w	r3, r3, #3
 800d0f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d0f8:	68bb      	ldr	r3, [r7, #8]
 800d0fa:	2b02      	cmp	r3, #2
 800d0fc:	d003      	beq.n	800d106 <HAL_RCC_GetSysClockFreq+0xa6>
 800d0fe:	68bb      	ldr	r3, [r7, #8]
 800d100:	2b03      	cmp	r3, #3
 800d102:	d003      	beq.n	800d10c <HAL_RCC_GetSysClockFreq+0xac>
 800d104:	e005      	b.n	800d112 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800d106:	4b1a      	ldr	r3, [pc, #104]	; (800d170 <HAL_RCC_GetSysClockFreq+0x110>)
 800d108:	617b      	str	r3, [r7, #20]
      break;
 800d10a:	e005      	b.n	800d118 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800d10c:	4b18      	ldr	r3, [pc, #96]	; (800d170 <HAL_RCC_GetSysClockFreq+0x110>)
 800d10e:	617b      	str	r3, [r7, #20]
      break;
 800d110:	e002      	b.n	800d118 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800d112:	69fb      	ldr	r3, [r7, #28]
 800d114:	617b      	str	r3, [r7, #20]
      break;
 800d116:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d118:	4b13      	ldr	r3, [pc, #76]	; (800d168 <HAL_RCC_GetSysClockFreq+0x108>)
 800d11a:	68db      	ldr	r3, [r3, #12]
 800d11c:	091b      	lsrs	r3, r3, #4
 800d11e:	f003 0307 	and.w	r3, r3, #7
 800d122:	3301      	adds	r3, #1
 800d124:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800d126:	4b10      	ldr	r3, [pc, #64]	; (800d168 <HAL_RCC_GetSysClockFreq+0x108>)
 800d128:	68db      	ldr	r3, [r3, #12]
 800d12a:	0a1b      	lsrs	r3, r3, #8
 800d12c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d130:	697a      	ldr	r2, [r7, #20]
 800d132:	fb02 f203 	mul.w	r2, r2, r3
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	fbb2 f3f3 	udiv	r3, r2, r3
 800d13c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d13e:	4b0a      	ldr	r3, [pc, #40]	; (800d168 <HAL_RCC_GetSysClockFreq+0x108>)
 800d140:	68db      	ldr	r3, [r3, #12]
 800d142:	0e5b      	lsrs	r3, r3, #25
 800d144:	f003 0303 	and.w	r3, r3, #3
 800d148:	3301      	adds	r3, #1
 800d14a:	005b      	lsls	r3, r3, #1
 800d14c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800d14e:	697a      	ldr	r2, [r7, #20]
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	fbb2 f3f3 	udiv	r3, r2, r3
 800d156:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800d158:	69bb      	ldr	r3, [r7, #24]
}
 800d15a:	4618      	mov	r0, r3
 800d15c:	3724      	adds	r7, #36	; 0x24
 800d15e:	46bd      	mov	sp, r7
 800d160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d164:	4770      	bx	lr
 800d166:	bf00      	nop
 800d168:	40021000 	.word	0x40021000
 800d16c:	080149f8 	.word	0x080149f8
 800d170:	00f42400 	.word	0x00f42400

0800d174 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d174:	b480      	push	{r7}
 800d176:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d178:	4b03      	ldr	r3, [pc, #12]	; (800d188 <HAL_RCC_GetHCLKFreq+0x14>)
 800d17a:	681b      	ldr	r3, [r3, #0]
}
 800d17c:	4618      	mov	r0, r3
 800d17e:	46bd      	mov	sp, r7
 800d180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d184:	4770      	bx	lr
 800d186:	bf00      	nop
 800d188:	200003e4 	.word	0x200003e4

0800d18c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d190:	f7ff fff0 	bl	800d174 <HAL_RCC_GetHCLKFreq>
 800d194:	4602      	mov	r2, r0
 800d196:	4b06      	ldr	r3, [pc, #24]	; (800d1b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d198:	689b      	ldr	r3, [r3, #8]
 800d19a:	0a1b      	lsrs	r3, r3, #8
 800d19c:	f003 0307 	and.w	r3, r3, #7
 800d1a0:	4904      	ldr	r1, [pc, #16]	; (800d1b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d1a2:	5ccb      	ldrb	r3, [r1, r3]
 800d1a4:	f003 031f 	and.w	r3, r3, #31
 800d1a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	bd80      	pop	{r7, pc}
 800d1b0:	40021000 	.word	0x40021000
 800d1b4:	080149f0 	.word	0x080149f0

0800d1b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d1bc:	f7ff ffda 	bl	800d174 <HAL_RCC_GetHCLKFreq>
 800d1c0:	4602      	mov	r2, r0
 800d1c2:	4b06      	ldr	r3, [pc, #24]	; (800d1dc <HAL_RCC_GetPCLK2Freq+0x24>)
 800d1c4:	689b      	ldr	r3, [r3, #8]
 800d1c6:	0adb      	lsrs	r3, r3, #11
 800d1c8:	f003 0307 	and.w	r3, r3, #7
 800d1cc:	4904      	ldr	r1, [pc, #16]	; (800d1e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d1ce:	5ccb      	ldrb	r3, [r1, r3]
 800d1d0:	f003 031f 	and.w	r3, r3, #31
 800d1d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	bd80      	pop	{r7, pc}
 800d1dc:	40021000 	.word	0x40021000
 800d1e0:	080149f0 	.word	0x080149f0

0800d1e4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b083      	sub	sp, #12
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
 800d1ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	220f      	movs	r2, #15
 800d1f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800d1f4:	4b12      	ldr	r3, [pc, #72]	; (800d240 <HAL_RCC_GetClockConfig+0x5c>)
 800d1f6:	689b      	ldr	r3, [r3, #8]
 800d1f8:	f003 0203 	and.w	r2, r3, #3
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800d200:	4b0f      	ldr	r3, [pc, #60]	; (800d240 <HAL_RCC_GetClockConfig+0x5c>)
 800d202:	689b      	ldr	r3, [r3, #8]
 800d204:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800d20c:	4b0c      	ldr	r3, [pc, #48]	; (800d240 <HAL_RCC_GetClockConfig+0x5c>)
 800d20e:	689b      	ldr	r3, [r3, #8]
 800d210:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800d218:	4b09      	ldr	r3, [pc, #36]	; (800d240 <HAL_RCC_GetClockConfig+0x5c>)
 800d21a:	689b      	ldr	r3, [r3, #8]
 800d21c:	08db      	lsrs	r3, r3, #3
 800d21e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800d226:	4b07      	ldr	r3, [pc, #28]	; (800d244 <HAL_RCC_GetClockConfig+0x60>)
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	f003 0207 	and.w	r2, r3, #7
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	601a      	str	r2, [r3, #0]
}
 800d232:	bf00      	nop
 800d234:	370c      	adds	r7, #12
 800d236:	46bd      	mov	sp, r7
 800d238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d23c:	4770      	bx	lr
 800d23e:	bf00      	nop
 800d240:	40021000 	.word	0x40021000
 800d244:	40022000 	.word	0x40022000

0800d248 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b086      	sub	sp, #24
 800d24c:	af00      	add	r7, sp, #0
 800d24e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800d250:	2300      	movs	r3, #0
 800d252:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800d254:	4b2a      	ldr	r3, [pc, #168]	; (800d300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d003      	beq.n	800d268 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800d260:	f7ff f998 	bl	800c594 <HAL_PWREx_GetVoltageRange>
 800d264:	6178      	str	r0, [r7, #20]
 800d266:	e014      	b.n	800d292 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800d268:	4b25      	ldr	r3, [pc, #148]	; (800d300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d26a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d26c:	4a24      	ldr	r2, [pc, #144]	; (800d300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d26e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d272:	6593      	str	r3, [r2, #88]	; 0x58
 800d274:	4b22      	ldr	r3, [pc, #136]	; (800d300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d27c:	60fb      	str	r3, [r7, #12]
 800d27e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800d280:	f7ff f988 	bl	800c594 <HAL_PWREx_GetVoltageRange>
 800d284:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800d286:	4b1e      	ldr	r3, [pc, #120]	; (800d300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d28a:	4a1d      	ldr	r2, [pc, #116]	; (800d300 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d28c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d290:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d298:	d10b      	bne.n	800d2b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	2b80      	cmp	r3, #128	; 0x80
 800d29e:	d919      	bls.n	800d2d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	2ba0      	cmp	r3, #160	; 0xa0
 800d2a4:	d902      	bls.n	800d2ac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d2a6:	2302      	movs	r3, #2
 800d2a8:	613b      	str	r3, [r7, #16]
 800d2aa:	e013      	b.n	800d2d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d2ac:	2301      	movs	r3, #1
 800d2ae:	613b      	str	r3, [r7, #16]
 800d2b0:	e010      	b.n	800d2d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2b80      	cmp	r3, #128	; 0x80
 800d2b6:	d902      	bls.n	800d2be <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800d2b8:	2303      	movs	r3, #3
 800d2ba:	613b      	str	r3, [r7, #16]
 800d2bc:	e00a      	b.n	800d2d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	2b80      	cmp	r3, #128	; 0x80
 800d2c2:	d102      	bne.n	800d2ca <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d2c4:	2302      	movs	r3, #2
 800d2c6:	613b      	str	r3, [r7, #16]
 800d2c8:	e004      	b.n	800d2d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2b70      	cmp	r3, #112	; 0x70
 800d2ce:	d101      	bne.n	800d2d4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800d2d4:	4b0b      	ldr	r3, [pc, #44]	; (800d304 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	f023 0207 	bic.w	r2, r3, #7
 800d2dc:	4909      	ldr	r1, [pc, #36]	; (800d304 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d2de:	693b      	ldr	r3, [r7, #16]
 800d2e0:	4313      	orrs	r3, r2
 800d2e2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800d2e4:	4b07      	ldr	r3, [pc, #28]	; (800d304 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	f003 0307 	and.w	r3, r3, #7
 800d2ec:	693a      	ldr	r2, [r7, #16]
 800d2ee:	429a      	cmp	r2, r3
 800d2f0:	d001      	beq.n	800d2f6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800d2f2:	2301      	movs	r3, #1
 800d2f4:	e000      	b.n	800d2f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800d2f6:	2300      	movs	r3, #0
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3718      	adds	r7, #24
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}
 800d300:	40021000 	.word	0x40021000
 800d304:	40022000 	.word	0x40022000

0800d308 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b086      	sub	sp, #24
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d310:	2300      	movs	r3, #0
 800d312:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d314:	2300      	movs	r3, #0
 800d316:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d320:	2b00      	cmp	r3, #0
 800d322:	d031      	beq.n	800d388 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d328:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d32c:	d01a      	beq.n	800d364 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800d32e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d332:	d814      	bhi.n	800d35e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800d334:	2b00      	cmp	r3, #0
 800d336:	d009      	beq.n	800d34c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800d338:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d33c:	d10f      	bne.n	800d35e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800d33e:	4bac      	ldr	r3, [pc, #688]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d340:	68db      	ldr	r3, [r3, #12]
 800d342:	4aab      	ldr	r2, [pc, #684]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d348:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d34a:	e00c      	b.n	800d366 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	3304      	adds	r3, #4
 800d350:	2100      	movs	r1, #0
 800d352:	4618      	mov	r0, r3
 800d354:	f000 f9dc 	bl	800d710 <RCCEx_PLLSAI1_Config>
 800d358:	4603      	mov	r3, r0
 800d35a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d35c:	e003      	b.n	800d366 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800d35e:	2301      	movs	r3, #1
 800d360:	74fb      	strb	r3, [r7, #19]
      break;
 800d362:	e000      	b.n	800d366 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800d364:	bf00      	nop
    }

    if(ret == HAL_OK)
 800d366:	7cfb      	ldrb	r3, [r7, #19]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d10b      	bne.n	800d384 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d36c:	4ba0      	ldr	r3, [pc, #640]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d36e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d372:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d37a:	499d      	ldr	r1, [pc, #628]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d37c:	4313      	orrs	r3, r2
 800d37e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d382:	e001      	b.n	800d388 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d384:	7cfb      	ldrb	r3, [r7, #19]
 800d386:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d390:	2b00      	cmp	r3, #0
 800d392:	f000 8099 	beq.w	800d4c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d396:	2300      	movs	r3, #0
 800d398:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d39a:	4b95      	ldr	r3, [pc, #596]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d39c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d39e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d101      	bne.n	800d3aa <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800d3a6:	2301      	movs	r3, #1
 800d3a8:	e000      	b.n	800d3ac <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d00d      	beq.n	800d3cc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d3b0:	4b8f      	ldr	r3, [pc, #572]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d3b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3b4:	4a8e      	ldr	r2, [pc, #568]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d3b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d3ba:	6593      	str	r3, [r2, #88]	; 0x58
 800d3bc:	4b8c      	ldr	r3, [pc, #560]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d3be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d3c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d3c4:	60bb      	str	r3, [r7, #8]
 800d3c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d3cc:	4b89      	ldr	r3, [pc, #548]	; (800d5f4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	4a88      	ldr	r2, [pc, #544]	; (800d5f4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800d3d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d3d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d3d8:	f7fb faba 	bl	8008950 <HAL_GetTick>
 800d3dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d3de:	e009      	b.n	800d3f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d3e0:	f7fb fab6 	bl	8008950 <HAL_GetTick>
 800d3e4:	4602      	mov	r2, r0
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	1ad3      	subs	r3, r2, r3
 800d3ea:	2b02      	cmp	r3, #2
 800d3ec:	d902      	bls.n	800d3f4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800d3ee:	2303      	movs	r3, #3
 800d3f0:	74fb      	strb	r3, [r7, #19]
        break;
 800d3f2:	e005      	b.n	800d400 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d3f4:	4b7f      	ldr	r3, [pc, #508]	; (800d5f4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d0ef      	beq.n	800d3e0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800d400:	7cfb      	ldrb	r3, [r7, #19]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d155      	bne.n	800d4b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d406:	4b7a      	ldr	r3, [pc, #488]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d408:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d40c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d410:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d412:	697b      	ldr	r3, [r7, #20]
 800d414:	2b00      	cmp	r3, #0
 800d416:	d01e      	beq.n	800d456 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d41c:	697a      	ldr	r2, [r7, #20]
 800d41e:	429a      	cmp	r2, r3
 800d420:	d019      	beq.n	800d456 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d422:	4b73      	ldr	r3, [pc, #460]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d428:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d42c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d42e:	4b70      	ldr	r3, [pc, #448]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d434:	4a6e      	ldr	r2, [pc, #440]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d436:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d43a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d43e:	4b6c      	ldr	r3, [pc, #432]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d440:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d444:	4a6a      	ldr	r2, [pc, #424]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d44a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d44e:	4a68      	ldr	r2, [pc, #416]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d450:	697b      	ldr	r3, [r7, #20]
 800d452:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d456:	697b      	ldr	r3, [r7, #20]
 800d458:	f003 0301 	and.w	r3, r3, #1
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d016      	beq.n	800d48e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d460:	f7fb fa76 	bl	8008950 <HAL_GetTick>
 800d464:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d466:	e00b      	b.n	800d480 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d468:	f7fb fa72 	bl	8008950 <HAL_GetTick>
 800d46c:	4602      	mov	r2, r0
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	1ad3      	subs	r3, r2, r3
 800d472:	f241 3288 	movw	r2, #5000	; 0x1388
 800d476:	4293      	cmp	r3, r2
 800d478:	d902      	bls.n	800d480 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800d47a:	2303      	movs	r3, #3
 800d47c:	74fb      	strb	r3, [r7, #19]
            break;
 800d47e:	e006      	b.n	800d48e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d480:	4b5b      	ldr	r3, [pc, #364]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d486:	f003 0302 	and.w	r3, r3, #2
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d0ec      	beq.n	800d468 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800d48e:	7cfb      	ldrb	r3, [r7, #19]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d10b      	bne.n	800d4ac <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d494:	4b56      	ldr	r3, [pc, #344]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d49a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d4a2:	4953      	ldr	r1, [pc, #332]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4a4:	4313      	orrs	r3, r2
 800d4a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d4aa:	e004      	b.n	800d4b6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d4ac:	7cfb      	ldrb	r3, [r7, #19]
 800d4ae:	74bb      	strb	r3, [r7, #18]
 800d4b0:	e001      	b.n	800d4b6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d4b2:	7cfb      	ldrb	r3, [r7, #19]
 800d4b4:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d4b6:	7c7b      	ldrb	r3, [r7, #17]
 800d4b8:	2b01      	cmp	r3, #1
 800d4ba:	d105      	bne.n	800d4c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d4bc:	4b4c      	ldr	r3, [pc, #304]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d4c0:	4a4b      	ldr	r2, [pc, #300]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d4c6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	f003 0301 	and.w	r3, r3, #1
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d00a      	beq.n	800d4ea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d4d4:	4b46      	ldr	r3, [pc, #280]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4da:	f023 0203 	bic.w	r2, r3, #3
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	6a1b      	ldr	r3, [r3, #32]
 800d4e2:	4943      	ldr	r1, [pc, #268]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4e4:	4313      	orrs	r3, r2
 800d4e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	f003 0302 	and.w	r3, r3, #2
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d00a      	beq.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d4f6:	4b3e      	ldr	r3, [pc, #248]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d4f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4fc:	f023 020c 	bic.w	r2, r3, #12
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d504:	493a      	ldr	r1, [pc, #232]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d506:	4313      	orrs	r3, r2
 800d508:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	681b      	ldr	r3, [r3, #0]
 800d510:	f003 0320 	and.w	r3, r3, #32
 800d514:	2b00      	cmp	r3, #0
 800d516:	d00a      	beq.n	800d52e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d518:	4b35      	ldr	r3, [pc, #212]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d51a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d51e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d526:	4932      	ldr	r1, [pc, #200]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d528:	4313      	orrs	r3, r2
 800d52a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d536:	2b00      	cmp	r3, #0
 800d538:	d00a      	beq.n	800d550 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d53a:	4b2d      	ldr	r3, [pc, #180]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d53c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d540:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d548:	4929      	ldr	r1, [pc, #164]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d54a:	4313      	orrs	r3, r2
 800d54c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d00a      	beq.n	800d572 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d55c:	4b24      	ldr	r3, [pc, #144]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d55e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d562:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d56a:	4921      	ldr	r1, [pc, #132]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d56c:	4313      	orrs	r3, r2
 800d56e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d00a      	beq.n	800d594 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d57e:	4b1c      	ldr	r3, [pc, #112]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d584:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d58c:	4918      	ldr	r1, [pc, #96]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d58e:	4313      	orrs	r3, r2
 800d590:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d00a      	beq.n	800d5b6 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d5a0:	4b13      	ldr	r3, [pc, #76]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d5ae:	4910      	ldr	r1, [pc, #64]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5b0:	4313      	orrs	r3, r2
 800d5b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d02c      	beq.n	800d61c <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d5c2:	4b0b      	ldr	r3, [pc, #44]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5c8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5d0:	4907      	ldr	r1, [pc, #28]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5d2:	4313      	orrs	r3, r2
 800d5d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d5e0:	d10a      	bne.n	800d5f8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d5e2:	4b03      	ldr	r3, [pc, #12]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5e4:	68db      	ldr	r3, [r3, #12]
 800d5e6:	4a02      	ldr	r2, [pc, #8]	; (800d5f0 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800d5e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d5ec:	60d3      	str	r3, [r2, #12]
 800d5ee:	e015      	b.n	800d61c <HAL_RCCEx_PeriphCLKConfig+0x314>
 800d5f0:	40021000 	.word	0x40021000
 800d5f4:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d5fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d600:	d10c      	bne.n	800d61c <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	3304      	adds	r3, #4
 800d606:	2101      	movs	r1, #1
 800d608:	4618      	mov	r0, r3
 800d60a:	f000 f881 	bl	800d710 <RCCEx_PLLSAI1_Config>
 800d60e:	4603      	mov	r3, r0
 800d610:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800d612:	7cfb      	ldrb	r3, [r7, #19]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d001      	beq.n	800d61c <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 800d618:	7cfb      	ldrb	r3, [r7, #19]
 800d61a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d624:	2b00      	cmp	r3, #0
 800d626:	d028      	beq.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d628:	4b30      	ldr	r3, [pc, #192]	; (800d6ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d62a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d62e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d636:	492d      	ldr	r1, [pc, #180]	; (800d6ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d638:	4313      	orrs	r3, r2
 800d63a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d642:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d646:	d106      	bne.n	800d656 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d648:	4b28      	ldr	r3, [pc, #160]	; (800d6ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d64a:	68db      	ldr	r3, [r3, #12]
 800d64c:	4a27      	ldr	r2, [pc, #156]	; (800d6ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d64e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d652:	60d3      	str	r3, [r2, #12]
 800d654:	e011      	b.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d65a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d65e:	d10c      	bne.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	3304      	adds	r3, #4
 800d664:	2101      	movs	r1, #1
 800d666:	4618      	mov	r0, r3
 800d668:	f000 f852 	bl	800d710 <RCCEx_PLLSAI1_Config>
 800d66c:	4603      	mov	r3, r0
 800d66e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d670:	7cfb      	ldrb	r3, [r7, #19]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d001      	beq.n	800d67a <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 800d676:	7cfb      	ldrb	r3, [r7, #19]
 800d678:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d682:	2b00      	cmp	r3, #0
 800d684:	d01c      	beq.n	800d6c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d686:	4b19      	ldr	r3, [pc, #100]	; (800d6ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d68c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d694:	4915      	ldr	r1, [pc, #84]	; (800d6ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d696:	4313      	orrs	r3, r2
 800d698:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d6a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d6a4:	d10c      	bne.n	800d6c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	3304      	adds	r3, #4
 800d6aa:	2102      	movs	r1, #2
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	f000 f82f 	bl	800d710 <RCCEx_PLLSAI1_Config>
 800d6b2:	4603      	mov	r3, r0
 800d6b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d6b6:	7cfb      	ldrb	r3, [r7, #19]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d001      	beq.n	800d6c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800d6bc:	7cfb      	ldrb	r3, [r7, #19]
 800d6be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d00a      	beq.n	800d6e2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d6cc:	4b07      	ldr	r3, [pc, #28]	; (800d6ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d6ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6d2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d6da:	4904      	ldr	r1, [pc, #16]	; (800d6ec <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800d6dc:	4313      	orrs	r3, r2
 800d6de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800d6e2:	7cbb      	ldrb	r3, [r7, #18]
}
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	3718      	adds	r7, #24
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}
 800d6ec:	40021000 	.word	0x40021000

0800d6f0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800d6f0:	b480      	push	{r7}
 800d6f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800d6f4:	4b05      	ldr	r3, [pc, #20]	; (800d70c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	4a04      	ldr	r2, [pc, #16]	; (800d70c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800d6fa:	f043 0304 	orr.w	r3, r3, #4
 800d6fe:	6013      	str	r3, [r2, #0]
}
 800d700:	bf00      	nop
 800d702:	46bd      	mov	sp, r7
 800d704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d708:	4770      	bx	lr
 800d70a:	bf00      	nop
 800d70c:	40021000 	.word	0x40021000

0800d710 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b084      	sub	sp, #16
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
 800d718:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d71a:	2300      	movs	r3, #0
 800d71c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800d71e:	4b74      	ldr	r3, [pc, #464]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d720:	68db      	ldr	r3, [r3, #12]
 800d722:	f003 0303 	and.w	r3, r3, #3
 800d726:	2b00      	cmp	r3, #0
 800d728:	d018      	beq.n	800d75c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800d72a:	4b71      	ldr	r3, [pc, #452]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d72c:	68db      	ldr	r3, [r3, #12]
 800d72e:	f003 0203 	and.w	r2, r3, #3
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	429a      	cmp	r2, r3
 800d738:	d10d      	bne.n	800d756 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
       ||
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d009      	beq.n	800d756 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800d742:	4b6b      	ldr	r3, [pc, #428]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d744:	68db      	ldr	r3, [r3, #12]
 800d746:	091b      	lsrs	r3, r3, #4
 800d748:	f003 0307 	and.w	r3, r3, #7
 800d74c:	1c5a      	adds	r2, r3, #1
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	685b      	ldr	r3, [r3, #4]
       ||
 800d752:	429a      	cmp	r2, r3
 800d754:	d047      	beq.n	800d7e6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800d756:	2301      	movs	r3, #1
 800d758:	73fb      	strb	r3, [r7, #15]
 800d75a:	e044      	b.n	800d7e6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	2b03      	cmp	r3, #3
 800d762:	d018      	beq.n	800d796 <RCCEx_PLLSAI1_Config+0x86>
 800d764:	2b03      	cmp	r3, #3
 800d766:	d825      	bhi.n	800d7b4 <RCCEx_PLLSAI1_Config+0xa4>
 800d768:	2b01      	cmp	r3, #1
 800d76a:	d002      	beq.n	800d772 <RCCEx_PLLSAI1_Config+0x62>
 800d76c:	2b02      	cmp	r3, #2
 800d76e:	d009      	beq.n	800d784 <RCCEx_PLLSAI1_Config+0x74>
 800d770:	e020      	b.n	800d7b4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800d772:	4b5f      	ldr	r3, [pc, #380]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	f003 0302 	and.w	r3, r3, #2
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d11d      	bne.n	800d7ba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800d77e:	2301      	movs	r3, #1
 800d780:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d782:	e01a      	b.n	800d7ba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800d784:	4b5a      	ldr	r3, [pc, #360]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d116      	bne.n	800d7be <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800d790:	2301      	movs	r3, #1
 800d792:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800d794:	e013      	b.n	800d7be <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800d796:	4b56      	ldr	r3, [pc, #344]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d10f      	bne.n	800d7c2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800d7a2:	4b53      	ldr	r3, [pc, #332]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d109      	bne.n	800d7c2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d7b2:	e006      	b.n	800d7c2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800d7b4:	2301      	movs	r3, #1
 800d7b6:	73fb      	strb	r3, [r7, #15]
      break;
 800d7b8:	e004      	b.n	800d7c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d7ba:	bf00      	nop
 800d7bc:	e002      	b.n	800d7c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d7be:	bf00      	nop
 800d7c0:	e000      	b.n	800d7c4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800d7c2:	bf00      	nop
    }

    if(status == HAL_OK)
 800d7c4:	7bfb      	ldrb	r3, [r7, #15]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d10d      	bne.n	800d7e6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800d7ca:	4b49      	ldr	r3, [pc, #292]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d7cc:	68db      	ldr	r3, [r3, #12]
 800d7ce:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	6819      	ldr	r1, [r3, #0]
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	685b      	ldr	r3, [r3, #4]
 800d7da:	3b01      	subs	r3, #1
 800d7dc:	011b      	lsls	r3, r3, #4
 800d7de:	430b      	orrs	r3, r1
 800d7e0:	4943      	ldr	r1, [pc, #268]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d7e2:	4313      	orrs	r3, r2
 800d7e4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800d7e6:	7bfb      	ldrb	r3, [r7, #15]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d17c      	bne.n	800d8e6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800d7ec:	4b40      	ldr	r3, [pc, #256]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	4a3f      	ldr	r2, [pc, #252]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d7f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d7f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d7f8:	f7fb f8aa 	bl	8008950 <HAL_GetTick>
 800d7fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d7fe:	e009      	b.n	800d814 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d800:	f7fb f8a6 	bl	8008950 <HAL_GetTick>
 800d804:	4602      	mov	r2, r0
 800d806:	68bb      	ldr	r3, [r7, #8]
 800d808:	1ad3      	subs	r3, r2, r3
 800d80a:	2b02      	cmp	r3, #2
 800d80c:	d902      	bls.n	800d814 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800d80e:	2303      	movs	r3, #3
 800d810:	73fb      	strb	r3, [r7, #15]
        break;
 800d812:	e005      	b.n	800d820 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800d814:	4b36      	ldr	r3, [pc, #216]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d1ef      	bne.n	800d800 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800d820:	7bfb      	ldrb	r3, [r7, #15]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d15f      	bne.n	800d8e6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d110      	bne.n	800d84e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d82c:	4b30      	ldr	r3, [pc, #192]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d82e:	691b      	ldr	r3, [r3, #16]
 800d830:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800d834:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d838:	687a      	ldr	r2, [r7, #4]
 800d83a:	6892      	ldr	r2, [r2, #8]
 800d83c:	0211      	lsls	r1, r2, #8
 800d83e:	687a      	ldr	r2, [r7, #4]
 800d840:	68d2      	ldr	r2, [r2, #12]
 800d842:	06d2      	lsls	r2, r2, #27
 800d844:	430a      	orrs	r2, r1
 800d846:	492a      	ldr	r1, [pc, #168]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d848:	4313      	orrs	r3, r2
 800d84a:	610b      	str	r3, [r1, #16]
 800d84c:	e027      	b.n	800d89e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	2b01      	cmp	r3, #1
 800d852:	d112      	bne.n	800d87a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d854:	4b26      	ldr	r3, [pc, #152]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d856:	691b      	ldr	r3, [r3, #16]
 800d858:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800d85c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d860:	687a      	ldr	r2, [r7, #4]
 800d862:	6892      	ldr	r2, [r2, #8]
 800d864:	0211      	lsls	r1, r2, #8
 800d866:	687a      	ldr	r2, [r7, #4]
 800d868:	6912      	ldr	r2, [r2, #16]
 800d86a:	0852      	lsrs	r2, r2, #1
 800d86c:	3a01      	subs	r2, #1
 800d86e:	0552      	lsls	r2, r2, #21
 800d870:	430a      	orrs	r2, r1
 800d872:	491f      	ldr	r1, [pc, #124]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d874:	4313      	orrs	r3, r2
 800d876:	610b      	str	r3, [r1, #16]
 800d878:	e011      	b.n	800d89e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800d87a:	4b1d      	ldr	r3, [pc, #116]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d87c:	691b      	ldr	r3, [r3, #16]
 800d87e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800d882:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800d886:	687a      	ldr	r2, [r7, #4]
 800d888:	6892      	ldr	r2, [r2, #8]
 800d88a:	0211      	lsls	r1, r2, #8
 800d88c:	687a      	ldr	r2, [r7, #4]
 800d88e:	6952      	ldr	r2, [r2, #20]
 800d890:	0852      	lsrs	r2, r2, #1
 800d892:	3a01      	subs	r2, #1
 800d894:	0652      	lsls	r2, r2, #25
 800d896:	430a      	orrs	r2, r1
 800d898:	4915      	ldr	r1, [pc, #84]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d89a:	4313      	orrs	r3, r2
 800d89c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800d89e:	4b14      	ldr	r3, [pc, #80]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4a13      	ldr	r2, [pc, #76]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d8a8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d8aa:	f7fb f851 	bl	8008950 <HAL_GetTick>
 800d8ae:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d8b0:	e009      	b.n	800d8c6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d8b2:	f7fb f84d 	bl	8008950 <HAL_GetTick>
 800d8b6:	4602      	mov	r2, r0
 800d8b8:	68bb      	ldr	r3, [r7, #8]
 800d8ba:	1ad3      	subs	r3, r2, r3
 800d8bc:	2b02      	cmp	r3, #2
 800d8be:	d902      	bls.n	800d8c6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800d8c0:	2303      	movs	r3, #3
 800d8c2:	73fb      	strb	r3, [r7, #15]
          break;
 800d8c4:	e005      	b.n	800d8d2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800d8c6:	4b0a      	ldr	r3, [pc, #40]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d0ef      	beq.n	800d8b2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800d8d2:	7bfb      	ldrb	r3, [r7, #15]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d106      	bne.n	800d8e6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800d8d8:	4b05      	ldr	r3, [pc, #20]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8da:	691a      	ldr	r2, [r3, #16]
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	699b      	ldr	r3, [r3, #24]
 800d8e0:	4903      	ldr	r1, [pc, #12]	; (800d8f0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800d8e2:	4313      	orrs	r3, r2
 800d8e4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800d8e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3710      	adds	r7, #16
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}
 800d8f0:	40021000 	.word	0x40021000

0800d8f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d8f4:	b580      	push	{r7, lr}
 800d8f6:	b082      	sub	sp, #8
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d101      	bne.n	800d906 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d902:	2301      	movs	r3, #1
 800d904:	e049      	b.n	800d99a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d106      	bne.n	800d920 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2200      	movs	r2, #0
 800d916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f000 f841 	bl	800d9a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2202      	movs	r2, #2
 800d924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681a      	ldr	r2, [r3, #0]
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	3304      	adds	r3, #4
 800d930:	4619      	mov	r1, r3
 800d932:	4610      	mov	r0, r2
 800d934:	f000 fb42 	bl	800dfbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	2201      	movs	r2, #1
 800d93c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	2201      	movs	r2, #1
 800d944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	2201      	movs	r2, #1
 800d94c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	2201      	movs	r2, #1
 800d954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2201      	movs	r2, #1
 800d95c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2201      	movs	r2, #1
 800d964:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	2201      	movs	r2, #1
 800d96c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2201      	movs	r2, #1
 800d974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	2201      	movs	r2, #1
 800d97c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	2201      	movs	r2, #1
 800d984:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	2201      	movs	r2, #1
 800d98c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2201      	movs	r2, #1
 800d994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d998:	2300      	movs	r3, #0
}
 800d99a:	4618      	mov	r0, r3
 800d99c:	3708      	adds	r7, #8
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	bd80      	pop	{r7, pc}

0800d9a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800d9a2:	b480      	push	{r7}
 800d9a4:	b083      	sub	sp, #12
 800d9a6:	af00      	add	r7, sp, #0
 800d9a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800d9aa:	bf00      	nop
 800d9ac:	370c      	adds	r7, #12
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b4:	4770      	bx	lr
	...

0800d9b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d9b8:	b480      	push	{r7}
 800d9ba:	b085      	sub	sp, #20
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d9c6:	b2db      	uxtb	r3, r3
 800d9c8:	2b01      	cmp	r3, #1
 800d9ca:	d001      	beq.n	800d9d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	e03b      	b.n	800da48 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2202      	movs	r2, #2
 800d9d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	68da      	ldr	r2, [r3, #12]
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	f042 0201 	orr.w	r2, r2, #1
 800d9e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	4a19      	ldr	r2, [pc, #100]	; (800da54 <HAL_TIM_Base_Start_IT+0x9c>)
 800d9ee:	4293      	cmp	r3, r2
 800d9f0:	d009      	beq.n	800da06 <HAL_TIM_Base_Start_IT+0x4e>
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d9fa:	d004      	beq.n	800da06 <HAL_TIM_Base_Start_IT+0x4e>
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	4a15      	ldr	r2, [pc, #84]	; (800da58 <HAL_TIM_Base_Start_IT+0xa0>)
 800da02:	4293      	cmp	r3, r2
 800da04:	d115      	bne.n	800da32 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	689a      	ldr	r2, [r3, #8]
 800da0c:	4b13      	ldr	r3, [pc, #76]	; (800da5c <HAL_TIM_Base_Start_IT+0xa4>)
 800da0e:	4013      	ands	r3, r2
 800da10:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	2b06      	cmp	r3, #6
 800da16:	d015      	beq.n	800da44 <HAL_TIM_Base_Start_IT+0x8c>
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800da1e:	d011      	beq.n	800da44 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	681a      	ldr	r2, [r3, #0]
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f042 0201 	orr.w	r2, r2, #1
 800da2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da30:	e008      	b.n	800da44 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	681a      	ldr	r2, [r3, #0]
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	f042 0201 	orr.w	r2, r2, #1
 800da40:	601a      	str	r2, [r3, #0]
 800da42:	e000      	b.n	800da46 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da44:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800da46:	2300      	movs	r3, #0
}
 800da48:	4618      	mov	r0, r3
 800da4a:	3714      	adds	r7, #20
 800da4c:	46bd      	mov	sp, r7
 800da4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da52:	4770      	bx	lr
 800da54:	40012c00 	.word	0x40012c00
 800da58:	40014000 	.word	0x40014000
 800da5c:	00010007 	.word	0x00010007

0800da60 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800da60:	b580      	push	{r7, lr}
 800da62:	b082      	sub	sp, #8
 800da64:	af00      	add	r7, sp, #0
 800da66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d101      	bne.n	800da72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800da6e:	2301      	movs	r3, #1
 800da70:	e049      	b.n	800db06 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da78:	b2db      	uxtb	r3, r3
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d106      	bne.n	800da8c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	2200      	movs	r2, #0
 800da82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800da86:	6878      	ldr	r0, [r7, #4]
 800da88:	f7f4 ff4e 	bl	8002928 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	2202      	movs	r2, #2
 800da90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	681a      	ldr	r2, [r3, #0]
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	3304      	adds	r3, #4
 800da9c:	4619      	mov	r1, r3
 800da9e:	4610      	mov	r0, r2
 800daa0:	f000 fa8c 	bl	800dfbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	2201      	movs	r2, #1
 800daa8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	2201      	movs	r2, #1
 800dab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2201      	movs	r2, #1
 800dab8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	2201      	movs	r2, #1
 800dac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	2201      	movs	r2, #1
 800dac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2201      	movs	r2, #1
 800dad0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2201      	movs	r2, #1
 800dad8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2201      	movs	r2, #1
 800dae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	2201      	movs	r2, #1
 800dae8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	2201      	movs	r2, #1
 800daf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	2201      	movs	r2, #1
 800daf8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	2201      	movs	r2, #1
 800db00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800db04:	2300      	movs	r3, #0
}
 800db06:	4618      	mov	r0, r3
 800db08:	3708      	adds	r7, #8
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bd80      	pop	{r7, pc}

0800db0e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800db0e:	b580      	push	{r7, lr}
 800db10:	b082      	sub	sp, #8
 800db12:	af00      	add	r7, sp, #0
 800db14:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	691b      	ldr	r3, [r3, #16]
 800db1c:	f003 0302 	and.w	r3, r3, #2
 800db20:	2b02      	cmp	r3, #2
 800db22:	d122      	bne.n	800db6a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	68db      	ldr	r3, [r3, #12]
 800db2a:	f003 0302 	and.w	r3, r3, #2
 800db2e:	2b02      	cmp	r3, #2
 800db30:	d11b      	bne.n	800db6a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	f06f 0202 	mvn.w	r2, #2
 800db3a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	2201      	movs	r2, #1
 800db40:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	699b      	ldr	r3, [r3, #24]
 800db48:	f003 0303 	and.w	r3, r3, #3
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d003      	beq.n	800db58 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db50:	6878      	ldr	r0, [r7, #4]
 800db52:	f000 fa15 	bl	800df80 <HAL_TIM_IC_CaptureCallback>
 800db56:	e005      	b.n	800db64 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db58:	6878      	ldr	r0, [r7, #4]
 800db5a:	f000 fa07 	bl	800df6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db5e:	6878      	ldr	r0, [r7, #4]
 800db60:	f000 fa18 	bl	800df94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2200      	movs	r2, #0
 800db68:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	691b      	ldr	r3, [r3, #16]
 800db70:	f003 0304 	and.w	r3, r3, #4
 800db74:	2b04      	cmp	r3, #4
 800db76:	d122      	bne.n	800dbbe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	68db      	ldr	r3, [r3, #12]
 800db7e:	f003 0304 	and.w	r3, r3, #4
 800db82:	2b04      	cmp	r3, #4
 800db84:	d11b      	bne.n	800dbbe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	f06f 0204 	mvn.w	r2, #4
 800db8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	2202      	movs	r2, #2
 800db94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	699b      	ldr	r3, [r3, #24]
 800db9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d003      	beq.n	800dbac <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dba4:	6878      	ldr	r0, [r7, #4]
 800dba6:	f000 f9eb 	bl	800df80 <HAL_TIM_IC_CaptureCallback>
 800dbaa:	e005      	b.n	800dbb8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbac:	6878      	ldr	r0, [r7, #4]
 800dbae:	f000 f9dd 	bl	800df6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbb2:	6878      	ldr	r0, [r7, #4]
 800dbb4:	f000 f9ee 	bl	800df94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	2200      	movs	r2, #0
 800dbbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	691b      	ldr	r3, [r3, #16]
 800dbc4:	f003 0308 	and.w	r3, r3, #8
 800dbc8:	2b08      	cmp	r3, #8
 800dbca:	d122      	bne.n	800dc12 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	68db      	ldr	r3, [r3, #12]
 800dbd2:	f003 0308 	and.w	r3, r3, #8
 800dbd6:	2b08      	cmp	r3, #8
 800dbd8:	d11b      	bne.n	800dc12 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	f06f 0208 	mvn.w	r2, #8
 800dbe2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2204      	movs	r2, #4
 800dbe8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	69db      	ldr	r3, [r3, #28]
 800dbf0:	f003 0303 	and.w	r3, r3, #3
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d003      	beq.n	800dc00 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f000 f9c1 	bl	800df80 <HAL_TIM_IC_CaptureCallback>
 800dbfe:	e005      	b.n	800dc0c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc00:	6878      	ldr	r0, [r7, #4]
 800dc02:	f000 f9b3 	bl	800df6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f000 f9c4 	bl	800df94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2200      	movs	r2, #0
 800dc10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	691b      	ldr	r3, [r3, #16]
 800dc18:	f003 0310 	and.w	r3, r3, #16
 800dc1c:	2b10      	cmp	r3, #16
 800dc1e:	d122      	bne.n	800dc66 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	68db      	ldr	r3, [r3, #12]
 800dc26:	f003 0310 	and.w	r3, r3, #16
 800dc2a:	2b10      	cmp	r3, #16
 800dc2c:	d11b      	bne.n	800dc66 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	f06f 0210 	mvn.w	r2, #16
 800dc36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	2208      	movs	r2, #8
 800dc3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	69db      	ldr	r3, [r3, #28]
 800dc44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d003      	beq.n	800dc54 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc4c:	6878      	ldr	r0, [r7, #4]
 800dc4e:	f000 f997 	bl	800df80 <HAL_TIM_IC_CaptureCallback>
 800dc52:	e005      	b.n	800dc60 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc54:	6878      	ldr	r0, [r7, #4]
 800dc56:	f000 f989 	bl	800df6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc5a:	6878      	ldr	r0, [r7, #4]
 800dc5c:	f000 f99a 	bl	800df94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2200      	movs	r2, #0
 800dc64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	691b      	ldr	r3, [r3, #16]
 800dc6c:	f003 0301 	and.w	r3, r3, #1
 800dc70:	2b01      	cmp	r3, #1
 800dc72:	d10e      	bne.n	800dc92 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	681b      	ldr	r3, [r3, #0]
 800dc78:	68db      	ldr	r3, [r3, #12]
 800dc7a:	f003 0301 	and.w	r3, r3, #1
 800dc7e:	2b01      	cmp	r3, #1
 800dc80:	d107      	bne.n	800dc92 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	f06f 0201 	mvn.w	r2, #1
 800dc8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	f7f4 fb35 	bl	80022fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	691b      	ldr	r3, [r3, #16]
 800dc98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc9c:	2b80      	cmp	r3, #128	; 0x80
 800dc9e:	d10e      	bne.n	800dcbe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	68db      	ldr	r3, [r3, #12]
 800dca6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcaa:	2b80      	cmp	r3, #128	; 0x80
 800dcac:	d107      	bne.n	800dcbe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800dcb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dcb8:	6878      	ldr	r0, [r7, #4]
 800dcba:	f000 fd49 	bl	800e750 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	691b      	ldr	r3, [r3, #16]
 800dcc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dcc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dccc:	d10e      	bne.n	800dcec <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	68db      	ldr	r3, [r3, #12]
 800dcd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dcd8:	2b80      	cmp	r3, #128	; 0x80
 800dcda:	d107      	bne.n	800dcec <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800dce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dce6:	6878      	ldr	r0, [r7, #4]
 800dce8:	f000 fd3c 	bl	800e764 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	691b      	ldr	r3, [r3, #16]
 800dcf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcf6:	2b40      	cmp	r3, #64	; 0x40
 800dcf8:	d10e      	bne.n	800dd18 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	68db      	ldr	r3, [r3, #12]
 800dd00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd04:	2b40      	cmp	r3, #64	; 0x40
 800dd06:	d107      	bne.n	800dd18 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800dd10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dd12:	6878      	ldr	r0, [r7, #4]
 800dd14:	f000 f948 	bl	800dfa8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	691b      	ldr	r3, [r3, #16]
 800dd1e:	f003 0320 	and.w	r3, r3, #32
 800dd22:	2b20      	cmp	r3, #32
 800dd24:	d10e      	bne.n	800dd44 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	68db      	ldr	r3, [r3, #12]
 800dd2c:	f003 0320 	and.w	r3, r3, #32
 800dd30:	2b20      	cmp	r3, #32
 800dd32:	d107      	bne.n	800dd44 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	f06f 0220 	mvn.w	r2, #32
 800dd3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dd3e:	6878      	ldr	r0, [r7, #4]
 800dd40:	f000 fcfc 	bl	800e73c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dd44:	bf00      	nop
 800dd46:	3708      	adds	r7, #8
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}

0800dd4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b084      	sub	sp, #16
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	60f8      	str	r0, [r7, #12]
 800dd54:	60b9      	str	r1, [r7, #8]
 800dd56:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dd5e:	2b01      	cmp	r3, #1
 800dd60:	d101      	bne.n	800dd66 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800dd62:	2302      	movs	r3, #2
 800dd64:	e0fd      	b.n	800df62 <HAL_TIM_PWM_ConfigChannel+0x216>
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	2201      	movs	r2, #1
 800dd6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2b14      	cmp	r3, #20
 800dd72:	f200 80f0 	bhi.w	800df56 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800dd76:	a201      	add	r2, pc, #4	; (adr r2, 800dd7c <HAL_TIM_PWM_ConfigChannel+0x30>)
 800dd78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd7c:	0800ddd1 	.word	0x0800ddd1
 800dd80:	0800df57 	.word	0x0800df57
 800dd84:	0800df57 	.word	0x0800df57
 800dd88:	0800df57 	.word	0x0800df57
 800dd8c:	0800de11 	.word	0x0800de11
 800dd90:	0800df57 	.word	0x0800df57
 800dd94:	0800df57 	.word	0x0800df57
 800dd98:	0800df57 	.word	0x0800df57
 800dd9c:	0800de53 	.word	0x0800de53
 800dda0:	0800df57 	.word	0x0800df57
 800dda4:	0800df57 	.word	0x0800df57
 800dda8:	0800df57 	.word	0x0800df57
 800ddac:	0800de93 	.word	0x0800de93
 800ddb0:	0800df57 	.word	0x0800df57
 800ddb4:	0800df57 	.word	0x0800df57
 800ddb8:	0800df57 	.word	0x0800df57
 800ddbc:	0800ded5 	.word	0x0800ded5
 800ddc0:	0800df57 	.word	0x0800df57
 800ddc4:	0800df57 	.word	0x0800df57
 800ddc8:	0800df57 	.word	0x0800df57
 800ddcc:	0800df15 	.word	0x0800df15
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	68b9      	ldr	r1, [r7, #8]
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	f000 f954 	bl	800e084 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	699a      	ldr	r2, [r3, #24]
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	f042 0208 	orr.w	r2, r2, #8
 800ddea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	699a      	ldr	r2, [r3, #24]
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	f022 0204 	bic.w	r2, r2, #4
 800ddfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	6999      	ldr	r1, [r3, #24]
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	691a      	ldr	r2, [r3, #16]
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	430a      	orrs	r2, r1
 800de0c:	619a      	str	r2, [r3, #24]
      break;
 800de0e:	e0a3      	b.n	800df58 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	68b9      	ldr	r1, [r7, #8]
 800de16:	4618      	mov	r0, r3
 800de18:	f000 f9b0 	bl	800e17c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800de1c:	68fb      	ldr	r3, [r7, #12]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	699a      	ldr	r2, [r3, #24]
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800de2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	699a      	ldr	r2, [r3, #24]
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800de3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	6999      	ldr	r1, [r3, #24]
 800de42:	68bb      	ldr	r3, [r7, #8]
 800de44:	691b      	ldr	r3, [r3, #16]
 800de46:	021a      	lsls	r2, r3, #8
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	430a      	orrs	r2, r1
 800de4e:	619a      	str	r2, [r3, #24]
      break;
 800de50:	e082      	b.n	800df58 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	68b9      	ldr	r1, [r7, #8]
 800de58:	4618      	mov	r0, r3
 800de5a:	f000 fa09 	bl	800e270 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	69da      	ldr	r2, [r3, #28]
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	f042 0208 	orr.w	r2, r2, #8
 800de6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	69da      	ldr	r2, [r3, #28]
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	f022 0204 	bic.w	r2, r2, #4
 800de7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	69d9      	ldr	r1, [r3, #28]
 800de84:	68bb      	ldr	r3, [r7, #8]
 800de86:	691a      	ldr	r2, [r3, #16]
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	430a      	orrs	r2, r1
 800de8e:	61da      	str	r2, [r3, #28]
      break;
 800de90:	e062      	b.n	800df58 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	68b9      	ldr	r1, [r7, #8]
 800de98:	4618      	mov	r0, r3
 800de9a:	f000 fa61 	bl	800e360 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	69da      	ldr	r2, [r3, #28]
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800deac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	69da      	ldr	r2, [r3, #28]
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800debc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800debe:	68fb      	ldr	r3, [r7, #12]
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	69d9      	ldr	r1, [r3, #28]
 800dec4:	68bb      	ldr	r3, [r7, #8]
 800dec6:	691b      	ldr	r3, [r3, #16]
 800dec8:	021a      	lsls	r2, r3, #8
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	430a      	orrs	r2, r1
 800ded0:	61da      	str	r2, [r3, #28]
      break;
 800ded2:	e041      	b.n	800df58 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ded4:	68fb      	ldr	r3, [r7, #12]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	68b9      	ldr	r1, [r7, #8]
 800deda:	4618      	mov	r0, r3
 800dedc:	f000 fa9e 	bl	800e41c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	f042 0208 	orr.w	r2, r2, #8
 800deee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800def6:	68fb      	ldr	r3, [r7, #12]
 800def8:	681b      	ldr	r3, [r3, #0]
 800defa:	f022 0204 	bic.w	r2, r2, #4
 800defe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800df06:	68bb      	ldr	r3, [r7, #8]
 800df08:	691a      	ldr	r2, [r3, #16]
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	430a      	orrs	r2, r1
 800df10:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800df12:	e021      	b.n	800df58 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	68b9      	ldr	r1, [r7, #8]
 800df1a:	4618      	mov	r0, r3
 800df1c:	f000 fad6 	bl	800e4cc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800df2e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800df3e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800df46:	68bb      	ldr	r3, [r7, #8]
 800df48:	691b      	ldr	r3, [r3, #16]
 800df4a:	021a      	lsls	r2, r3, #8
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	430a      	orrs	r2, r1
 800df52:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800df54:	e000      	b.n	800df58 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800df56:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	2200      	movs	r2, #0
 800df5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800df60:	2300      	movs	r3, #0
}
 800df62:	4618      	mov	r0, r3
 800df64:	3710      	adds	r7, #16
 800df66:	46bd      	mov	sp, r7
 800df68:	bd80      	pop	{r7, pc}
 800df6a:	bf00      	nop

0800df6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800df6c:	b480      	push	{r7}
 800df6e:	b083      	sub	sp, #12
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800df74:	bf00      	nop
 800df76:	370c      	adds	r7, #12
 800df78:	46bd      	mov	sp, r7
 800df7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7e:	4770      	bx	lr

0800df80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800df80:	b480      	push	{r7}
 800df82:	b083      	sub	sp, #12
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800df88:	bf00      	nop
 800df8a:	370c      	adds	r7, #12
 800df8c:	46bd      	mov	sp, r7
 800df8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df92:	4770      	bx	lr

0800df94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800df94:	b480      	push	{r7}
 800df96:	b083      	sub	sp, #12
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800df9c:	bf00      	nop
 800df9e:	370c      	adds	r7, #12
 800dfa0:	46bd      	mov	sp, r7
 800dfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfa6:	4770      	bx	lr

0800dfa8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dfa8:	b480      	push	{r7}
 800dfaa:	b083      	sub	sp, #12
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dfb0:	bf00      	nop
 800dfb2:	370c      	adds	r7, #12
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfba:	4770      	bx	lr

0800dfbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800dfbc:	b480      	push	{r7}
 800dfbe:	b085      	sub	sp, #20
 800dfc0:	af00      	add	r7, sp, #0
 800dfc2:	6078      	str	r0, [r7, #4]
 800dfc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	4a2a      	ldr	r2, [pc, #168]	; (800e078 <TIM_Base_SetConfig+0xbc>)
 800dfd0:	4293      	cmp	r3, r2
 800dfd2:	d003      	beq.n	800dfdc <TIM_Base_SetConfig+0x20>
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dfda:	d108      	bne.n	800dfee <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dfe2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	685b      	ldr	r3, [r3, #4]
 800dfe8:	68fa      	ldr	r2, [r7, #12]
 800dfea:	4313      	orrs	r3, r2
 800dfec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	4a21      	ldr	r2, [pc, #132]	; (800e078 <TIM_Base_SetConfig+0xbc>)
 800dff2:	4293      	cmp	r3, r2
 800dff4:	d00b      	beq.n	800e00e <TIM_Base_SetConfig+0x52>
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dffc:	d007      	beq.n	800e00e <TIM_Base_SetConfig+0x52>
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	4a1e      	ldr	r2, [pc, #120]	; (800e07c <TIM_Base_SetConfig+0xc0>)
 800e002:	4293      	cmp	r3, r2
 800e004:	d003      	beq.n	800e00e <TIM_Base_SetConfig+0x52>
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	4a1d      	ldr	r2, [pc, #116]	; (800e080 <TIM_Base_SetConfig+0xc4>)
 800e00a:	4293      	cmp	r3, r2
 800e00c:	d108      	bne.n	800e020 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e014:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e016:	683b      	ldr	r3, [r7, #0]
 800e018:	68db      	ldr	r3, [r3, #12]
 800e01a:	68fa      	ldr	r2, [r7, #12]
 800e01c:	4313      	orrs	r3, r2
 800e01e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e026:	683b      	ldr	r3, [r7, #0]
 800e028:	695b      	ldr	r3, [r3, #20]
 800e02a:	4313      	orrs	r3, r2
 800e02c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	68fa      	ldr	r2, [r7, #12]
 800e032:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	689a      	ldr	r2, [r3, #8]
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e03c:	683b      	ldr	r3, [r7, #0]
 800e03e:	681a      	ldr	r2, [r3, #0]
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	4a0c      	ldr	r2, [pc, #48]	; (800e078 <TIM_Base_SetConfig+0xbc>)
 800e048:	4293      	cmp	r3, r2
 800e04a:	d007      	beq.n	800e05c <TIM_Base_SetConfig+0xa0>
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	4a0b      	ldr	r2, [pc, #44]	; (800e07c <TIM_Base_SetConfig+0xc0>)
 800e050:	4293      	cmp	r3, r2
 800e052:	d003      	beq.n	800e05c <TIM_Base_SetConfig+0xa0>
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	4a0a      	ldr	r2, [pc, #40]	; (800e080 <TIM_Base_SetConfig+0xc4>)
 800e058:	4293      	cmp	r3, r2
 800e05a:	d103      	bne.n	800e064 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e05c:	683b      	ldr	r3, [r7, #0]
 800e05e:	691a      	ldr	r2, [r3, #16]
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2201      	movs	r2, #1
 800e068:	615a      	str	r2, [r3, #20]
}
 800e06a:	bf00      	nop
 800e06c:	3714      	adds	r7, #20
 800e06e:	46bd      	mov	sp, r7
 800e070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e074:	4770      	bx	lr
 800e076:	bf00      	nop
 800e078:	40012c00 	.word	0x40012c00
 800e07c:	40014000 	.word	0x40014000
 800e080:	40014400 	.word	0x40014400

0800e084 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e084:	b480      	push	{r7}
 800e086:	b087      	sub	sp, #28
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
 800e08c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	6a1b      	ldr	r3, [r3, #32]
 800e092:	f023 0201 	bic.w	r2, r3, #1
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	6a1b      	ldr	r3, [r3, #32]
 800e09e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	685b      	ldr	r3, [r3, #4]
 800e0a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	699b      	ldr	r3, [r3, #24]
 800e0aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e0b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e0b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	f023 0303 	bic.w	r3, r3, #3
 800e0be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	68fa      	ldr	r2, [r7, #12]
 800e0c6:	4313      	orrs	r3, r2
 800e0c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	f023 0302 	bic.w	r3, r3, #2
 800e0d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	689b      	ldr	r3, [r3, #8]
 800e0d6:	697a      	ldr	r2, [r7, #20]
 800e0d8:	4313      	orrs	r3, r2
 800e0da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	4a24      	ldr	r2, [pc, #144]	; (800e170 <TIM_OC1_SetConfig+0xec>)
 800e0e0:	4293      	cmp	r3, r2
 800e0e2:	d007      	beq.n	800e0f4 <TIM_OC1_SetConfig+0x70>
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	4a23      	ldr	r2, [pc, #140]	; (800e174 <TIM_OC1_SetConfig+0xf0>)
 800e0e8:	4293      	cmp	r3, r2
 800e0ea:	d003      	beq.n	800e0f4 <TIM_OC1_SetConfig+0x70>
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	4a22      	ldr	r2, [pc, #136]	; (800e178 <TIM_OC1_SetConfig+0xf4>)
 800e0f0:	4293      	cmp	r3, r2
 800e0f2:	d10c      	bne.n	800e10e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e0f4:	697b      	ldr	r3, [r7, #20]
 800e0f6:	f023 0308 	bic.w	r3, r3, #8
 800e0fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	68db      	ldr	r3, [r3, #12]
 800e100:	697a      	ldr	r2, [r7, #20]
 800e102:	4313      	orrs	r3, r2
 800e104:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e106:	697b      	ldr	r3, [r7, #20]
 800e108:	f023 0304 	bic.w	r3, r3, #4
 800e10c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	4a17      	ldr	r2, [pc, #92]	; (800e170 <TIM_OC1_SetConfig+0xec>)
 800e112:	4293      	cmp	r3, r2
 800e114:	d007      	beq.n	800e126 <TIM_OC1_SetConfig+0xa2>
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	4a16      	ldr	r2, [pc, #88]	; (800e174 <TIM_OC1_SetConfig+0xf0>)
 800e11a:	4293      	cmp	r3, r2
 800e11c:	d003      	beq.n	800e126 <TIM_OC1_SetConfig+0xa2>
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	4a15      	ldr	r2, [pc, #84]	; (800e178 <TIM_OC1_SetConfig+0xf4>)
 800e122:	4293      	cmp	r3, r2
 800e124:	d111      	bne.n	800e14a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e126:	693b      	ldr	r3, [r7, #16]
 800e128:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e12c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e12e:	693b      	ldr	r3, [r7, #16]
 800e130:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e134:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	695b      	ldr	r3, [r3, #20]
 800e13a:	693a      	ldr	r2, [r7, #16]
 800e13c:	4313      	orrs	r3, r2
 800e13e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	699b      	ldr	r3, [r3, #24]
 800e144:	693a      	ldr	r2, [r7, #16]
 800e146:	4313      	orrs	r3, r2
 800e148:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	693a      	ldr	r2, [r7, #16]
 800e14e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	68fa      	ldr	r2, [r7, #12]
 800e154:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	685a      	ldr	r2, [r3, #4]
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	697a      	ldr	r2, [r7, #20]
 800e162:	621a      	str	r2, [r3, #32]
}
 800e164:	bf00      	nop
 800e166:	371c      	adds	r7, #28
 800e168:	46bd      	mov	sp, r7
 800e16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16e:	4770      	bx	lr
 800e170:	40012c00 	.word	0x40012c00
 800e174:	40014000 	.word	0x40014000
 800e178:	40014400 	.word	0x40014400

0800e17c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e17c:	b480      	push	{r7}
 800e17e:	b087      	sub	sp, #28
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
 800e184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	6a1b      	ldr	r3, [r3, #32]
 800e18a:	f023 0210 	bic.w	r2, r3, #16
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	6a1b      	ldr	r3, [r3, #32]
 800e196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	685b      	ldr	r3, [r3, #4]
 800e19c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	699b      	ldr	r3, [r3, #24]
 800e1a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e1aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e1ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e1b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	021b      	lsls	r3, r3, #8
 800e1be:	68fa      	ldr	r2, [r7, #12]
 800e1c0:	4313      	orrs	r3, r2
 800e1c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e1c4:	697b      	ldr	r3, [r7, #20]
 800e1c6:	f023 0320 	bic.w	r3, r3, #32
 800e1ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	689b      	ldr	r3, [r3, #8]
 800e1d0:	011b      	lsls	r3, r3, #4
 800e1d2:	697a      	ldr	r2, [r7, #20]
 800e1d4:	4313      	orrs	r3, r2
 800e1d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	4a22      	ldr	r2, [pc, #136]	; (800e264 <TIM_OC2_SetConfig+0xe8>)
 800e1dc:	4293      	cmp	r3, r2
 800e1de:	d10d      	bne.n	800e1fc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e1e0:	697b      	ldr	r3, [r7, #20]
 800e1e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e1e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e1e8:	683b      	ldr	r3, [r7, #0]
 800e1ea:	68db      	ldr	r3, [r3, #12]
 800e1ec:	011b      	lsls	r3, r3, #4
 800e1ee:	697a      	ldr	r2, [r7, #20]
 800e1f0:	4313      	orrs	r3, r2
 800e1f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e1f4:	697b      	ldr	r3, [r7, #20]
 800e1f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e1fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	4a19      	ldr	r2, [pc, #100]	; (800e264 <TIM_OC2_SetConfig+0xe8>)
 800e200:	4293      	cmp	r3, r2
 800e202:	d007      	beq.n	800e214 <TIM_OC2_SetConfig+0x98>
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	4a18      	ldr	r2, [pc, #96]	; (800e268 <TIM_OC2_SetConfig+0xec>)
 800e208:	4293      	cmp	r3, r2
 800e20a:	d003      	beq.n	800e214 <TIM_OC2_SetConfig+0x98>
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	4a17      	ldr	r2, [pc, #92]	; (800e26c <TIM_OC2_SetConfig+0xf0>)
 800e210:	4293      	cmp	r3, r2
 800e212:	d113      	bne.n	800e23c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e214:	693b      	ldr	r3, [r7, #16]
 800e216:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e21a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e21c:	693b      	ldr	r3, [r7, #16]
 800e21e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e222:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	695b      	ldr	r3, [r3, #20]
 800e228:	009b      	lsls	r3, r3, #2
 800e22a:	693a      	ldr	r2, [r7, #16]
 800e22c:	4313      	orrs	r3, r2
 800e22e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	699b      	ldr	r3, [r3, #24]
 800e234:	009b      	lsls	r3, r3, #2
 800e236:	693a      	ldr	r2, [r7, #16]
 800e238:	4313      	orrs	r3, r2
 800e23a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	693a      	ldr	r2, [r7, #16]
 800e240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	68fa      	ldr	r2, [r7, #12]
 800e246:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	685a      	ldr	r2, [r3, #4]
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	697a      	ldr	r2, [r7, #20]
 800e254:	621a      	str	r2, [r3, #32]
}
 800e256:	bf00      	nop
 800e258:	371c      	adds	r7, #28
 800e25a:	46bd      	mov	sp, r7
 800e25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e260:	4770      	bx	lr
 800e262:	bf00      	nop
 800e264:	40012c00 	.word	0x40012c00
 800e268:	40014000 	.word	0x40014000
 800e26c:	40014400 	.word	0x40014400

0800e270 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e270:	b480      	push	{r7}
 800e272:	b087      	sub	sp, #28
 800e274:	af00      	add	r7, sp, #0
 800e276:	6078      	str	r0, [r7, #4]
 800e278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6a1b      	ldr	r3, [r3, #32]
 800e27e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	6a1b      	ldr	r3, [r3, #32]
 800e28a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	685b      	ldr	r3, [r3, #4]
 800e290:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	69db      	ldr	r3, [r3, #28]
 800e296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e29e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e2a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	f023 0303 	bic.w	r3, r3, #3
 800e2aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	68fa      	ldr	r2, [r7, #12]
 800e2b2:	4313      	orrs	r3, r2
 800e2b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e2b6:	697b      	ldr	r3, [r7, #20]
 800e2b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e2bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	689b      	ldr	r3, [r3, #8]
 800e2c2:	021b      	lsls	r3, r3, #8
 800e2c4:	697a      	ldr	r2, [r7, #20]
 800e2c6:	4313      	orrs	r3, r2
 800e2c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	4a21      	ldr	r2, [pc, #132]	; (800e354 <TIM_OC3_SetConfig+0xe4>)
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	d10d      	bne.n	800e2ee <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e2d2:	697b      	ldr	r3, [r7, #20]
 800e2d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e2d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	68db      	ldr	r3, [r3, #12]
 800e2de:	021b      	lsls	r3, r3, #8
 800e2e0:	697a      	ldr	r2, [r7, #20]
 800e2e2:	4313      	orrs	r3, r2
 800e2e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e2e6:	697b      	ldr	r3, [r7, #20]
 800e2e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e2ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	4a18      	ldr	r2, [pc, #96]	; (800e354 <TIM_OC3_SetConfig+0xe4>)
 800e2f2:	4293      	cmp	r3, r2
 800e2f4:	d007      	beq.n	800e306 <TIM_OC3_SetConfig+0x96>
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	4a17      	ldr	r2, [pc, #92]	; (800e358 <TIM_OC3_SetConfig+0xe8>)
 800e2fa:	4293      	cmp	r3, r2
 800e2fc:	d003      	beq.n	800e306 <TIM_OC3_SetConfig+0x96>
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	4a16      	ldr	r2, [pc, #88]	; (800e35c <TIM_OC3_SetConfig+0xec>)
 800e302:	4293      	cmp	r3, r2
 800e304:	d113      	bne.n	800e32e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e306:	693b      	ldr	r3, [r7, #16]
 800e308:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e30c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e30e:	693b      	ldr	r3, [r7, #16]
 800e310:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e314:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e316:	683b      	ldr	r3, [r7, #0]
 800e318:	695b      	ldr	r3, [r3, #20]
 800e31a:	011b      	lsls	r3, r3, #4
 800e31c:	693a      	ldr	r2, [r7, #16]
 800e31e:	4313      	orrs	r3, r2
 800e320:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e322:	683b      	ldr	r3, [r7, #0]
 800e324:	699b      	ldr	r3, [r3, #24]
 800e326:	011b      	lsls	r3, r3, #4
 800e328:	693a      	ldr	r2, [r7, #16]
 800e32a:	4313      	orrs	r3, r2
 800e32c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	693a      	ldr	r2, [r7, #16]
 800e332:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	68fa      	ldr	r2, [r7, #12]
 800e338:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e33a:	683b      	ldr	r3, [r7, #0]
 800e33c:	685a      	ldr	r2, [r3, #4]
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	697a      	ldr	r2, [r7, #20]
 800e346:	621a      	str	r2, [r3, #32]
}
 800e348:	bf00      	nop
 800e34a:	371c      	adds	r7, #28
 800e34c:	46bd      	mov	sp, r7
 800e34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e352:	4770      	bx	lr
 800e354:	40012c00 	.word	0x40012c00
 800e358:	40014000 	.word	0x40014000
 800e35c:	40014400 	.word	0x40014400

0800e360 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e360:	b480      	push	{r7}
 800e362:	b087      	sub	sp, #28
 800e364:	af00      	add	r7, sp, #0
 800e366:	6078      	str	r0, [r7, #4]
 800e368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6a1b      	ldr	r3, [r3, #32]
 800e36e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	6a1b      	ldr	r3, [r3, #32]
 800e37a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	685b      	ldr	r3, [r3, #4]
 800e380:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	69db      	ldr	r3, [r3, #28]
 800e386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e38e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e39a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e39c:	683b      	ldr	r3, [r7, #0]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	021b      	lsls	r3, r3, #8
 800e3a2:	68fa      	ldr	r2, [r7, #12]
 800e3a4:	4313      	orrs	r3, r2
 800e3a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e3a8:	693b      	ldr	r3, [r7, #16]
 800e3aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e3ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	689b      	ldr	r3, [r3, #8]
 800e3b4:	031b      	lsls	r3, r3, #12
 800e3b6:	693a      	ldr	r2, [r7, #16]
 800e3b8:	4313      	orrs	r3, r2
 800e3ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	4a14      	ldr	r2, [pc, #80]	; (800e410 <TIM_OC4_SetConfig+0xb0>)
 800e3c0:	4293      	cmp	r3, r2
 800e3c2:	d007      	beq.n	800e3d4 <TIM_OC4_SetConfig+0x74>
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	4a13      	ldr	r2, [pc, #76]	; (800e414 <TIM_OC4_SetConfig+0xb4>)
 800e3c8:	4293      	cmp	r3, r2
 800e3ca:	d003      	beq.n	800e3d4 <TIM_OC4_SetConfig+0x74>
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	4a12      	ldr	r2, [pc, #72]	; (800e418 <TIM_OC4_SetConfig+0xb8>)
 800e3d0:	4293      	cmp	r3, r2
 800e3d2:	d109      	bne.n	800e3e8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e3d4:	697b      	ldr	r3, [r7, #20]
 800e3d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e3da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e3dc:	683b      	ldr	r3, [r7, #0]
 800e3de:	695b      	ldr	r3, [r3, #20]
 800e3e0:	019b      	lsls	r3, r3, #6
 800e3e2:	697a      	ldr	r2, [r7, #20]
 800e3e4:	4313      	orrs	r3, r2
 800e3e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	697a      	ldr	r2, [r7, #20]
 800e3ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	68fa      	ldr	r2, [r7, #12]
 800e3f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e3f4:	683b      	ldr	r3, [r7, #0]
 800e3f6:	685a      	ldr	r2, [r3, #4]
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	693a      	ldr	r2, [r7, #16]
 800e400:	621a      	str	r2, [r3, #32]
}
 800e402:	bf00      	nop
 800e404:	371c      	adds	r7, #28
 800e406:	46bd      	mov	sp, r7
 800e408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40c:	4770      	bx	lr
 800e40e:	bf00      	nop
 800e410:	40012c00 	.word	0x40012c00
 800e414:	40014000 	.word	0x40014000
 800e418:	40014400 	.word	0x40014400

0800e41c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e41c:	b480      	push	{r7}
 800e41e:	b087      	sub	sp, #28
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
 800e424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	6a1b      	ldr	r3, [r3, #32]
 800e42a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	6a1b      	ldr	r3, [r3, #32]
 800e436:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	685b      	ldr	r3, [r3, #4]
 800e43c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e44a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e44e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e450:	683b      	ldr	r3, [r7, #0]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	68fa      	ldr	r2, [r7, #12]
 800e456:	4313      	orrs	r3, r2
 800e458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e45a:	693b      	ldr	r3, [r7, #16]
 800e45c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800e460:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	689b      	ldr	r3, [r3, #8]
 800e466:	041b      	lsls	r3, r3, #16
 800e468:	693a      	ldr	r2, [r7, #16]
 800e46a:	4313      	orrs	r3, r2
 800e46c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	4a13      	ldr	r2, [pc, #76]	; (800e4c0 <TIM_OC5_SetConfig+0xa4>)
 800e472:	4293      	cmp	r3, r2
 800e474:	d007      	beq.n	800e486 <TIM_OC5_SetConfig+0x6a>
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	4a12      	ldr	r2, [pc, #72]	; (800e4c4 <TIM_OC5_SetConfig+0xa8>)
 800e47a:	4293      	cmp	r3, r2
 800e47c:	d003      	beq.n	800e486 <TIM_OC5_SetConfig+0x6a>
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	4a11      	ldr	r2, [pc, #68]	; (800e4c8 <TIM_OC5_SetConfig+0xac>)
 800e482:	4293      	cmp	r3, r2
 800e484:	d109      	bne.n	800e49a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e486:	697b      	ldr	r3, [r7, #20]
 800e488:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e48c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	695b      	ldr	r3, [r3, #20]
 800e492:	021b      	lsls	r3, r3, #8
 800e494:	697a      	ldr	r2, [r7, #20]
 800e496:	4313      	orrs	r3, r2
 800e498:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	697a      	ldr	r2, [r7, #20]
 800e49e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	68fa      	ldr	r2, [r7, #12]
 800e4a4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e4a6:	683b      	ldr	r3, [r7, #0]
 800e4a8:	685a      	ldr	r2, [r3, #4]
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	693a      	ldr	r2, [r7, #16]
 800e4b2:	621a      	str	r2, [r3, #32]
}
 800e4b4:	bf00      	nop
 800e4b6:	371c      	adds	r7, #28
 800e4b8:	46bd      	mov	sp, r7
 800e4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4be:	4770      	bx	lr
 800e4c0:	40012c00 	.word	0x40012c00
 800e4c4:	40014000 	.word	0x40014000
 800e4c8:	40014400 	.word	0x40014400

0800e4cc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e4cc:	b480      	push	{r7}
 800e4ce:	b087      	sub	sp, #28
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
 800e4d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	6a1b      	ldr	r3, [r3, #32]
 800e4da:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	6a1b      	ldr	r3, [r3, #32]
 800e4e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	685b      	ldr	r3, [r3, #4]
 800e4ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e4f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800e4fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e4fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e500:	683b      	ldr	r3, [r7, #0]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	021b      	lsls	r3, r3, #8
 800e506:	68fa      	ldr	r2, [r7, #12]
 800e508:	4313      	orrs	r3, r2
 800e50a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e50c:	693b      	ldr	r3, [r7, #16]
 800e50e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e512:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	689b      	ldr	r3, [r3, #8]
 800e518:	051b      	lsls	r3, r3, #20
 800e51a:	693a      	ldr	r2, [r7, #16]
 800e51c:	4313      	orrs	r3, r2
 800e51e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	4a14      	ldr	r2, [pc, #80]	; (800e574 <TIM_OC6_SetConfig+0xa8>)
 800e524:	4293      	cmp	r3, r2
 800e526:	d007      	beq.n	800e538 <TIM_OC6_SetConfig+0x6c>
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	4a13      	ldr	r2, [pc, #76]	; (800e578 <TIM_OC6_SetConfig+0xac>)
 800e52c:	4293      	cmp	r3, r2
 800e52e:	d003      	beq.n	800e538 <TIM_OC6_SetConfig+0x6c>
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	4a12      	ldr	r2, [pc, #72]	; (800e57c <TIM_OC6_SetConfig+0xb0>)
 800e534:	4293      	cmp	r3, r2
 800e536:	d109      	bne.n	800e54c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e538:	697b      	ldr	r3, [r7, #20]
 800e53a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800e53e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	695b      	ldr	r3, [r3, #20]
 800e544:	029b      	lsls	r3, r3, #10
 800e546:	697a      	ldr	r2, [r7, #20]
 800e548:	4313      	orrs	r3, r2
 800e54a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	697a      	ldr	r2, [r7, #20]
 800e550:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	68fa      	ldr	r2, [r7, #12]
 800e556:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	685a      	ldr	r2, [r3, #4]
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	693a      	ldr	r2, [r7, #16]
 800e564:	621a      	str	r2, [r3, #32]
}
 800e566:	bf00      	nop
 800e568:	371c      	adds	r7, #28
 800e56a:	46bd      	mov	sp, r7
 800e56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e570:	4770      	bx	lr
 800e572:	bf00      	nop
 800e574:	40012c00 	.word	0x40012c00
 800e578:	40014000 	.word	0x40014000
 800e57c:	40014400 	.word	0x40014400

0800e580 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e580:	b480      	push	{r7}
 800e582:	b085      	sub	sp, #20
 800e584:	af00      	add	r7, sp, #0
 800e586:	6078      	str	r0, [r7, #4]
 800e588:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e590:	2b01      	cmp	r3, #1
 800e592:	d101      	bne.n	800e598 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e594:	2302      	movs	r3, #2
 800e596:	e04f      	b.n	800e638 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	2201      	movs	r2, #1
 800e59c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	2202      	movs	r2, #2
 800e5a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	685b      	ldr	r3, [r3, #4]
 800e5ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	689b      	ldr	r3, [r3, #8]
 800e5b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	4a21      	ldr	r2, [pc, #132]	; (800e644 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800e5be:	4293      	cmp	r3, r2
 800e5c0:	d108      	bne.n	800e5d4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800e5c8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e5ca:	683b      	ldr	r3, [r7, #0]
 800e5cc:	685b      	ldr	r3, [r3, #4]
 800e5ce:	68fa      	ldr	r2, [r7, #12]
 800e5d0:	4313      	orrs	r3, r2
 800e5d2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e5da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e5dc:	683b      	ldr	r3, [r7, #0]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	68fa      	ldr	r2, [r7, #12]
 800e5e2:	4313      	orrs	r3, r2
 800e5e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	68fa      	ldr	r2, [r7, #12]
 800e5ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	4a14      	ldr	r2, [pc, #80]	; (800e644 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800e5f4:	4293      	cmp	r3, r2
 800e5f6:	d009      	beq.n	800e60c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e600:	d004      	beq.n	800e60c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	4a10      	ldr	r2, [pc, #64]	; (800e648 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d10c      	bne.n	800e626 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e60c:	68bb      	ldr	r3, [r7, #8]
 800e60e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e612:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	689b      	ldr	r3, [r3, #8]
 800e618:	68ba      	ldr	r2, [r7, #8]
 800e61a:	4313      	orrs	r3, r2
 800e61c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	68ba      	ldr	r2, [r7, #8]
 800e624:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	2201      	movs	r2, #1
 800e62a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2200      	movs	r2, #0
 800e632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e636:	2300      	movs	r3, #0
}
 800e638:	4618      	mov	r0, r3
 800e63a:	3714      	adds	r7, #20
 800e63c:	46bd      	mov	sp, r7
 800e63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e642:	4770      	bx	lr
 800e644:	40012c00 	.word	0x40012c00
 800e648:	40014000 	.word	0x40014000

0800e64c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e64c:	b480      	push	{r7}
 800e64e:	b085      	sub	sp, #20
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
 800e654:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e656:	2300      	movs	r3, #0
 800e658:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e660:	2b01      	cmp	r3, #1
 800e662:	d101      	bne.n	800e668 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e664:	2302      	movs	r3, #2
 800e666:	e060      	b.n	800e72a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	2201      	movs	r2, #1
 800e66c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	68db      	ldr	r3, [r3, #12]
 800e67a:	4313      	orrs	r3, r2
 800e67c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800e684:	683b      	ldr	r3, [r7, #0]
 800e686:	689b      	ldr	r3, [r3, #8]
 800e688:	4313      	orrs	r3, r2
 800e68a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800e692:	683b      	ldr	r3, [r7, #0]
 800e694:	685b      	ldr	r3, [r3, #4]
 800e696:	4313      	orrs	r3, r2
 800e698:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800e6a0:	683b      	ldr	r3, [r7, #0]
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	4313      	orrs	r3, r2
 800e6a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e6a8:	68fb      	ldr	r3, [r7, #12]
 800e6aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e6ae:	683b      	ldr	r3, [r7, #0]
 800e6b0:	691b      	ldr	r3, [r3, #16]
 800e6b2:	4313      	orrs	r3, r2
 800e6b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	695b      	ldr	r3, [r3, #20]
 800e6c0:	4313      	orrs	r3, r2
 800e6c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800e6ca:	683b      	ldr	r3, [r7, #0]
 800e6cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e6ce:	4313      	orrs	r3, r2
 800e6d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800e6d8:	683b      	ldr	r3, [r7, #0]
 800e6da:	699b      	ldr	r3, [r3, #24]
 800e6dc:	041b      	lsls	r3, r3, #16
 800e6de:	4313      	orrs	r3, r2
 800e6e0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	4a14      	ldr	r2, [pc, #80]	; (800e738 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800e6e8:	4293      	cmp	r3, r2
 800e6ea:	d115      	bne.n	800e718 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e6f6:	051b      	lsls	r3, r3, #20
 800e6f8:	4313      	orrs	r3, r2
 800e6fa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800e702:	683b      	ldr	r3, [r7, #0]
 800e704:	69db      	ldr	r3, [r3, #28]
 800e706:	4313      	orrs	r3, r2
 800e708:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800e710:	683b      	ldr	r3, [r7, #0]
 800e712:	6a1b      	ldr	r3, [r3, #32]
 800e714:	4313      	orrs	r3, r2
 800e716:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	68fa      	ldr	r2, [r7, #12]
 800e71e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	2200      	movs	r2, #0
 800e724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e728:	2300      	movs	r3, #0
}
 800e72a:	4618      	mov	r0, r3
 800e72c:	3714      	adds	r7, #20
 800e72e:	46bd      	mov	sp, r7
 800e730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e734:	4770      	bx	lr
 800e736:	bf00      	nop
 800e738:	40012c00 	.word	0x40012c00

0800e73c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e73c:	b480      	push	{r7}
 800e73e:	b083      	sub	sp, #12
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e744:	bf00      	nop
 800e746:	370c      	adds	r7, #12
 800e748:	46bd      	mov	sp, r7
 800e74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e74e:	4770      	bx	lr

0800e750 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e750:	b480      	push	{r7}
 800e752:	b083      	sub	sp, #12
 800e754:	af00      	add	r7, sp, #0
 800e756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e758:	bf00      	nop
 800e75a:	370c      	adds	r7, #12
 800e75c:	46bd      	mov	sp, r7
 800e75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e762:	4770      	bx	lr

0800e764 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e764:	b480      	push	{r7}
 800e766:	b083      	sub	sp, #12
 800e768:	af00      	add	r7, sp, #0
 800e76a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e76c:	bf00      	nop
 800e76e:	370c      	adds	r7, #12
 800e770:	46bd      	mov	sp, r7
 800e772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e776:	4770      	bx	lr

0800e778 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b082      	sub	sp, #8
 800e77c:	af00      	add	r7, sp, #0
 800e77e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d101      	bne.n	800e78a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e786:	2301      	movs	r3, #1
 800e788:	e040      	b.n	800e80c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d106      	bne.n	800e7a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	2200      	movs	r2, #0
 800e796:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e79a:	6878      	ldr	r0, [r7, #4]
 800e79c:	f7f4 f984 	bl	8002aa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	2224      	movs	r2, #36	; 0x24
 800e7a4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	681a      	ldr	r2, [r3, #0]
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	f022 0201 	bic.w	r2, r2, #1
 800e7b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e7b6:	6878      	ldr	r0, [r7, #4]
 800e7b8:	f000 f82c 	bl	800e814 <UART_SetConfig>
 800e7bc:	4603      	mov	r3, r0
 800e7be:	2b01      	cmp	r3, #1
 800e7c0:	d101      	bne.n	800e7c6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800e7c2:	2301      	movs	r3, #1
 800e7c4:	e022      	b.n	800e80c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d002      	beq.n	800e7d4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f000 fa2c 	bl	800ec2c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	685a      	ldr	r2, [r3, #4]
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e7e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	689a      	ldr	r2, [r3, #8]
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e7f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	681a      	ldr	r2, [r3, #0]
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	f042 0201 	orr.w	r2, r2, #1
 800e802:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e804:	6878      	ldr	r0, [r7, #4]
 800e806:	f000 fab3 	bl	800ed70 <UART_CheckIdleState>
 800e80a:	4603      	mov	r3, r0
}
 800e80c:	4618      	mov	r0, r3
 800e80e:	3708      	adds	r7, #8
 800e810:	46bd      	mov	sp, r7
 800e812:	bd80      	pop	{r7, pc}

0800e814 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e814:	b5b0      	push	{r4, r5, r7, lr}
 800e816:	b088      	sub	sp, #32
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e81c:	2300      	movs	r3, #0
 800e81e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	689a      	ldr	r2, [r3, #8]
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	691b      	ldr	r3, [r3, #16]
 800e828:	431a      	orrs	r2, r3
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	695b      	ldr	r3, [r3, #20]
 800e82e:	431a      	orrs	r2, r3
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	69db      	ldr	r3, [r3, #28]
 800e834:	4313      	orrs	r3, r2
 800e836:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	681a      	ldr	r2, [r3, #0]
 800e83e:	4baf      	ldr	r3, [pc, #700]	; (800eafc <UART_SetConfig+0x2e8>)
 800e840:	4013      	ands	r3, r2
 800e842:	687a      	ldr	r2, [r7, #4]
 800e844:	6812      	ldr	r2, [r2, #0]
 800e846:	69f9      	ldr	r1, [r7, #28]
 800e848:	430b      	orrs	r3, r1
 800e84a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	685b      	ldr	r3, [r3, #4]
 800e852:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	68da      	ldr	r2, [r3, #12]
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	430a      	orrs	r2, r1
 800e860:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	699b      	ldr	r3, [r3, #24]
 800e866:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	4aa4      	ldr	r2, [pc, #656]	; (800eb00 <UART_SetConfig+0x2ec>)
 800e86e:	4293      	cmp	r3, r2
 800e870:	d004      	beq.n	800e87c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	6a1b      	ldr	r3, [r3, #32]
 800e876:	69fa      	ldr	r2, [r7, #28]
 800e878:	4313      	orrs	r3, r2
 800e87a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	689b      	ldr	r3, [r3, #8]
 800e882:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	69fa      	ldr	r2, [r7, #28]
 800e88c:	430a      	orrs	r2, r1
 800e88e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	4a9b      	ldr	r2, [pc, #620]	; (800eb04 <UART_SetConfig+0x2f0>)
 800e896:	4293      	cmp	r3, r2
 800e898:	d121      	bne.n	800e8de <UART_SetConfig+0xca>
 800e89a:	4b9b      	ldr	r3, [pc, #620]	; (800eb08 <UART_SetConfig+0x2f4>)
 800e89c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8a0:	f003 0303 	and.w	r3, r3, #3
 800e8a4:	2b03      	cmp	r3, #3
 800e8a6:	d817      	bhi.n	800e8d8 <UART_SetConfig+0xc4>
 800e8a8:	a201      	add	r2, pc, #4	; (adr r2, 800e8b0 <UART_SetConfig+0x9c>)
 800e8aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8ae:	bf00      	nop
 800e8b0:	0800e8c1 	.word	0x0800e8c1
 800e8b4:	0800e8cd 	.word	0x0800e8cd
 800e8b8:	0800e8c7 	.word	0x0800e8c7
 800e8bc:	0800e8d3 	.word	0x0800e8d3
 800e8c0:	2301      	movs	r3, #1
 800e8c2:	76fb      	strb	r3, [r7, #27]
 800e8c4:	e070      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e8c6:	2302      	movs	r3, #2
 800e8c8:	76fb      	strb	r3, [r7, #27]
 800e8ca:	e06d      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e8cc:	2304      	movs	r3, #4
 800e8ce:	76fb      	strb	r3, [r7, #27]
 800e8d0:	e06a      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e8d2:	2308      	movs	r3, #8
 800e8d4:	76fb      	strb	r3, [r7, #27]
 800e8d6:	e067      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e8d8:	2310      	movs	r3, #16
 800e8da:	76fb      	strb	r3, [r7, #27]
 800e8dc:	e064      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	4a8a      	ldr	r2, [pc, #552]	; (800eb0c <UART_SetConfig+0x2f8>)
 800e8e4:	4293      	cmp	r3, r2
 800e8e6:	d132      	bne.n	800e94e <UART_SetConfig+0x13a>
 800e8e8:	4b87      	ldr	r3, [pc, #540]	; (800eb08 <UART_SetConfig+0x2f4>)
 800e8ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e8ee:	f003 030c 	and.w	r3, r3, #12
 800e8f2:	2b0c      	cmp	r3, #12
 800e8f4:	d828      	bhi.n	800e948 <UART_SetConfig+0x134>
 800e8f6:	a201      	add	r2, pc, #4	; (adr r2, 800e8fc <UART_SetConfig+0xe8>)
 800e8f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8fc:	0800e931 	.word	0x0800e931
 800e900:	0800e949 	.word	0x0800e949
 800e904:	0800e949 	.word	0x0800e949
 800e908:	0800e949 	.word	0x0800e949
 800e90c:	0800e93d 	.word	0x0800e93d
 800e910:	0800e949 	.word	0x0800e949
 800e914:	0800e949 	.word	0x0800e949
 800e918:	0800e949 	.word	0x0800e949
 800e91c:	0800e937 	.word	0x0800e937
 800e920:	0800e949 	.word	0x0800e949
 800e924:	0800e949 	.word	0x0800e949
 800e928:	0800e949 	.word	0x0800e949
 800e92c:	0800e943 	.word	0x0800e943
 800e930:	2300      	movs	r3, #0
 800e932:	76fb      	strb	r3, [r7, #27]
 800e934:	e038      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e936:	2302      	movs	r3, #2
 800e938:	76fb      	strb	r3, [r7, #27]
 800e93a:	e035      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e93c:	2304      	movs	r3, #4
 800e93e:	76fb      	strb	r3, [r7, #27]
 800e940:	e032      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e942:	2308      	movs	r3, #8
 800e944:	76fb      	strb	r3, [r7, #27]
 800e946:	e02f      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e948:	2310      	movs	r3, #16
 800e94a:	76fb      	strb	r3, [r7, #27]
 800e94c:	e02c      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	4a6b      	ldr	r2, [pc, #428]	; (800eb00 <UART_SetConfig+0x2ec>)
 800e954:	4293      	cmp	r3, r2
 800e956:	d125      	bne.n	800e9a4 <UART_SetConfig+0x190>
 800e958:	4b6b      	ldr	r3, [pc, #428]	; (800eb08 <UART_SetConfig+0x2f4>)
 800e95a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e95e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800e962:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e966:	d017      	beq.n	800e998 <UART_SetConfig+0x184>
 800e968:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e96c:	d817      	bhi.n	800e99e <UART_SetConfig+0x18a>
 800e96e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e972:	d00b      	beq.n	800e98c <UART_SetConfig+0x178>
 800e974:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e978:	d811      	bhi.n	800e99e <UART_SetConfig+0x18a>
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d003      	beq.n	800e986 <UART_SetConfig+0x172>
 800e97e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e982:	d006      	beq.n	800e992 <UART_SetConfig+0x17e>
 800e984:	e00b      	b.n	800e99e <UART_SetConfig+0x18a>
 800e986:	2300      	movs	r3, #0
 800e988:	76fb      	strb	r3, [r7, #27]
 800e98a:	e00d      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e98c:	2302      	movs	r3, #2
 800e98e:	76fb      	strb	r3, [r7, #27]
 800e990:	e00a      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e992:	2304      	movs	r3, #4
 800e994:	76fb      	strb	r3, [r7, #27]
 800e996:	e007      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e998:	2308      	movs	r3, #8
 800e99a:	76fb      	strb	r3, [r7, #27]
 800e99c:	e004      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e99e:	2310      	movs	r3, #16
 800e9a0:	76fb      	strb	r3, [r7, #27]
 800e9a2:	e001      	b.n	800e9a8 <UART_SetConfig+0x194>
 800e9a4:	2310      	movs	r3, #16
 800e9a6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	4a54      	ldr	r2, [pc, #336]	; (800eb00 <UART_SetConfig+0x2ec>)
 800e9ae:	4293      	cmp	r3, r2
 800e9b0:	d173      	bne.n	800ea9a <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e9b2:	7efb      	ldrb	r3, [r7, #27]
 800e9b4:	2b08      	cmp	r3, #8
 800e9b6:	d824      	bhi.n	800ea02 <UART_SetConfig+0x1ee>
 800e9b8:	a201      	add	r2, pc, #4	; (adr r2, 800e9c0 <UART_SetConfig+0x1ac>)
 800e9ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9be:	bf00      	nop
 800e9c0:	0800e9e5 	.word	0x0800e9e5
 800e9c4:	0800ea03 	.word	0x0800ea03
 800e9c8:	0800e9ed 	.word	0x0800e9ed
 800e9cc:	0800ea03 	.word	0x0800ea03
 800e9d0:	0800e9f3 	.word	0x0800e9f3
 800e9d4:	0800ea03 	.word	0x0800ea03
 800e9d8:	0800ea03 	.word	0x0800ea03
 800e9dc:	0800ea03 	.word	0x0800ea03
 800e9e0:	0800e9fb 	.word	0x0800e9fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e9e4:	f7fe fbd2 	bl	800d18c <HAL_RCC_GetPCLK1Freq>
 800e9e8:	6178      	str	r0, [r7, #20]
        break;
 800e9ea:	e00f      	b.n	800ea0c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e9ec:	4b48      	ldr	r3, [pc, #288]	; (800eb10 <UART_SetConfig+0x2fc>)
 800e9ee:	617b      	str	r3, [r7, #20]
        break;
 800e9f0:	e00c      	b.n	800ea0c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e9f2:	f7fe fb35 	bl	800d060 <HAL_RCC_GetSysClockFreq>
 800e9f6:	6178      	str	r0, [r7, #20]
        break;
 800e9f8:	e008      	b.n	800ea0c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e9fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e9fe:	617b      	str	r3, [r7, #20]
        break;
 800ea00:	e004      	b.n	800ea0c <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 800ea02:	2300      	movs	r3, #0
 800ea04:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800ea06:	2301      	movs	r3, #1
 800ea08:	76bb      	strb	r3, [r7, #26]
        break;
 800ea0a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ea0c:	697b      	ldr	r3, [r7, #20]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	f000 80fe 	beq.w	800ec10 <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	685a      	ldr	r2, [r3, #4]
 800ea18:	4613      	mov	r3, r2
 800ea1a:	005b      	lsls	r3, r3, #1
 800ea1c:	4413      	add	r3, r2
 800ea1e:	697a      	ldr	r2, [r7, #20]
 800ea20:	429a      	cmp	r2, r3
 800ea22:	d305      	bcc.n	800ea30 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	685b      	ldr	r3, [r3, #4]
 800ea28:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ea2a:	697a      	ldr	r2, [r7, #20]
 800ea2c:	429a      	cmp	r2, r3
 800ea2e:	d902      	bls.n	800ea36 <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 800ea30:	2301      	movs	r3, #1
 800ea32:	76bb      	strb	r3, [r7, #26]
 800ea34:	e0ec      	b.n	800ec10 <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ea36:	697b      	ldr	r3, [r7, #20]
 800ea38:	4618      	mov	r0, r3
 800ea3a:	f04f 0100 	mov.w	r1, #0
 800ea3e:	f04f 0200 	mov.w	r2, #0
 800ea42:	f04f 0300 	mov.w	r3, #0
 800ea46:	020b      	lsls	r3, r1, #8
 800ea48:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ea4c:	0202      	lsls	r2, r0, #8
 800ea4e:	6879      	ldr	r1, [r7, #4]
 800ea50:	6849      	ldr	r1, [r1, #4]
 800ea52:	0849      	lsrs	r1, r1, #1
 800ea54:	4608      	mov	r0, r1
 800ea56:	f04f 0100 	mov.w	r1, #0
 800ea5a:	1814      	adds	r4, r2, r0
 800ea5c:	eb43 0501 	adc.w	r5, r3, r1
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	685b      	ldr	r3, [r3, #4]
 800ea64:	461a      	mov	r2, r3
 800ea66:	f04f 0300 	mov.w	r3, #0
 800ea6a:	4620      	mov	r0, r4
 800ea6c:	4629      	mov	r1, r5
 800ea6e:	f7f2 f8bb 	bl	8000be8 <__aeabi_uldivmod>
 800ea72:	4602      	mov	r2, r0
 800ea74:	460b      	mov	r3, r1
 800ea76:	4613      	mov	r3, r2
 800ea78:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ea7a:	693b      	ldr	r3, [r7, #16]
 800ea7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ea80:	d308      	bcc.n	800ea94 <UART_SetConfig+0x280>
 800ea82:	693b      	ldr	r3, [r7, #16]
 800ea84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea88:	d204      	bcs.n	800ea94 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	693a      	ldr	r2, [r7, #16]
 800ea90:	60da      	str	r2, [r3, #12]
 800ea92:	e0bd      	b.n	800ec10 <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 800ea94:	2301      	movs	r3, #1
 800ea96:	76bb      	strb	r3, [r7, #26]
 800ea98:	e0ba      	b.n	800ec10 <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	69db      	ldr	r3, [r3, #28]
 800ea9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eaa2:	d168      	bne.n	800eb76 <UART_SetConfig+0x362>
  {
    switch (clocksource)
 800eaa4:	7efb      	ldrb	r3, [r7, #27]
 800eaa6:	2b08      	cmp	r3, #8
 800eaa8:	d834      	bhi.n	800eb14 <UART_SetConfig+0x300>
 800eaaa:	a201      	add	r2, pc, #4	; (adr r2, 800eab0 <UART_SetConfig+0x29c>)
 800eaac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eab0:	0800ead5 	.word	0x0800ead5
 800eab4:	0800eadd 	.word	0x0800eadd
 800eab8:	0800eae5 	.word	0x0800eae5
 800eabc:	0800eb15 	.word	0x0800eb15
 800eac0:	0800eaeb 	.word	0x0800eaeb
 800eac4:	0800eb15 	.word	0x0800eb15
 800eac8:	0800eb15 	.word	0x0800eb15
 800eacc:	0800eb15 	.word	0x0800eb15
 800ead0:	0800eaf3 	.word	0x0800eaf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ead4:	f7fe fb5a 	bl	800d18c <HAL_RCC_GetPCLK1Freq>
 800ead8:	6178      	str	r0, [r7, #20]
        break;
 800eada:	e020      	b.n	800eb1e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800eadc:	f7fe fb6c 	bl	800d1b8 <HAL_RCC_GetPCLK2Freq>
 800eae0:	6178      	str	r0, [r7, #20]
        break;
 800eae2:	e01c      	b.n	800eb1e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800eae4:	4b0a      	ldr	r3, [pc, #40]	; (800eb10 <UART_SetConfig+0x2fc>)
 800eae6:	617b      	str	r3, [r7, #20]
        break;
 800eae8:	e019      	b.n	800eb1e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800eaea:	f7fe fab9 	bl	800d060 <HAL_RCC_GetSysClockFreq>
 800eaee:	6178      	str	r0, [r7, #20]
        break;
 800eaf0:	e015      	b.n	800eb1e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800eaf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800eaf6:	617b      	str	r3, [r7, #20]
        break;
 800eaf8:	e011      	b.n	800eb1e <UART_SetConfig+0x30a>
 800eafa:	bf00      	nop
 800eafc:	efff69f3 	.word	0xefff69f3
 800eb00:	40008000 	.word	0x40008000
 800eb04:	40013800 	.word	0x40013800
 800eb08:	40021000 	.word	0x40021000
 800eb0c:	40004400 	.word	0x40004400
 800eb10:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800eb14:	2300      	movs	r3, #0
 800eb16:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800eb18:	2301      	movs	r3, #1
 800eb1a:	76bb      	strb	r3, [r7, #26]
        break;
 800eb1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800eb1e:	697b      	ldr	r3, [r7, #20]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d075      	beq.n	800ec10 <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800eb24:	697b      	ldr	r3, [r7, #20]
 800eb26:	005a      	lsls	r2, r3, #1
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	685b      	ldr	r3, [r3, #4]
 800eb2c:	085b      	lsrs	r3, r3, #1
 800eb2e:	441a      	add	r2, r3
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	685b      	ldr	r3, [r3, #4]
 800eb34:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb38:	b29b      	uxth	r3, r3
 800eb3a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eb3c:	693b      	ldr	r3, [r7, #16]
 800eb3e:	2b0f      	cmp	r3, #15
 800eb40:	d916      	bls.n	800eb70 <UART_SetConfig+0x35c>
 800eb42:	693b      	ldr	r3, [r7, #16]
 800eb44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb48:	d212      	bcs.n	800eb70 <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800eb4a:	693b      	ldr	r3, [r7, #16]
 800eb4c:	b29b      	uxth	r3, r3
 800eb4e:	f023 030f 	bic.w	r3, r3, #15
 800eb52:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800eb54:	693b      	ldr	r3, [r7, #16]
 800eb56:	085b      	lsrs	r3, r3, #1
 800eb58:	b29b      	uxth	r3, r3
 800eb5a:	f003 0307 	and.w	r3, r3, #7
 800eb5e:	b29a      	uxth	r2, r3
 800eb60:	89fb      	ldrh	r3, [r7, #14]
 800eb62:	4313      	orrs	r3, r2
 800eb64:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	89fa      	ldrh	r2, [r7, #14]
 800eb6c:	60da      	str	r2, [r3, #12]
 800eb6e:	e04f      	b.n	800ec10 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800eb70:	2301      	movs	r3, #1
 800eb72:	76bb      	strb	r3, [r7, #26]
 800eb74:	e04c      	b.n	800ec10 <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 800eb76:	7efb      	ldrb	r3, [r7, #27]
 800eb78:	2b08      	cmp	r3, #8
 800eb7a:	d828      	bhi.n	800ebce <UART_SetConfig+0x3ba>
 800eb7c:	a201      	add	r2, pc, #4	; (adr r2, 800eb84 <UART_SetConfig+0x370>)
 800eb7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb82:	bf00      	nop
 800eb84:	0800eba9 	.word	0x0800eba9
 800eb88:	0800ebb1 	.word	0x0800ebb1
 800eb8c:	0800ebb9 	.word	0x0800ebb9
 800eb90:	0800ebcf 	.word	0x0800ebcf
 800eb94:	0800ebbf 	.word	0x0800ebbf
 800eb98:	0800ebcf 	.word	0x0800ebcf
 800eb9c:	0800ebcf 	.word	0x0800ebcf
 800eba0:	0800ebcf 	.word	0x0800ebcf
 800eba4:	0800ebc7 	.word	0x0800ebc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800eba8:	f7fe faf0 	bl	800d18c <HAL_RCC_GetPCLK1Freq>
 800ebac:	6178      	str	r0, [r7, #20]
        break;
 800ebae:	e013      	b.n	800ebd8 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ebb0:	f7fe fb02 	bl	800d1b8 <HAL_RCC_GetPCLK2Freq>
 800ebb4:	6178      	str	r0, [r7, #20]
        break;
 800ebb6:	e00f      	b.n	800ebd8 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ebb8:	4b1b      	ldr	r3, [pc, #108]	; (800ec28 <UART_SetConfig+0x414>)
 800ebba:	617b      	str	r3, [r7, #20]
        break;
 800ebbc:	e00c      	b.n	800ebd8 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ebbe:	f7fe fa4f 	bl	800d060 <HAL_RCC_GetSysClockFreq>
 800ebc2:	6178      	str	r0, [r7, #20]
        break;
 800ebc4:	e008      	b.n	800ebd8 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ebc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ebca:	617b      	str	r3, [r7, #20]
        break;
 800ebcc:	e004      	b.n	800ebd8 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 800ebce:	2300      	movs	r3, #0
 800ebd0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800ebd2:	2301      	movs	r3, #1
 800ebd4:	76bb      	strb	r3, [r7, #26]
        break;
 800ebd6:	bf00      	nop
    }

    if (pclk != 0U)
 800ebd8:	697b      	ldr	r3, [r7, #20]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d018      	beq.n	800ec10 <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	685b      	ldr	r3, [r3, #4]
 800ebe2:	085a      	lsrs	r2, r3, #1
 800ebe4:	697b      	ldr	r3, [r7, #20]
 800ebe6:	441a      	add	r2, r3
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	685b      	ldr	r3, [r3, #4]
 800ebec:	fbb2 f3f3 	udiv	r3, r2, r3
 800ebf0:	b29b      	uxth	r3, r3
 800ebf2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ebf4:	693b      	ldr	r3, [r7, #16]
 800ebf6:	2b0f      	cmp	r3, #15
 800ebf8:	d908      	bls.n	800ec0c <UART_SetConfig+0x3f8>
 800ebfa:	693b      	ldr	r3, [r7, #16]
 800ebfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ec00:	d204      	bcs.n	800ec0c <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	693a      	ldr	r2, [r7, #16]
 800ec08:	60da      	str	r2, [r3, #12]
 800ec0a:	e001      	b.n	800ec10 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800ec0c:	2301      	movs	r3, #1
 800ec0e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2200      	movs	r2, #0
 800ec14:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	2200      	movs	r2, #0
 800ec1a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800ec1c:	7ebb      	ldrb	r3, [r7, #26]
}
 800ec1e:	4618      	mov	r0, r3
 800ec20:	3720      	adds	r7, #32
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bdb0      	pop	{r4, r5, r7, pc}
 800ec26:	bf00      	nop
 800ec28:	00f42400 	.word	0x00f42400

0800ec2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ec2c:	b480      	push	{r7}
 800ec2e:	b083      	sub	sp, #12
 800ec30:	af00      	add	r7, sp, #0
 800ec32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec38:	f003 0301 	and.w	r3, r3, #1
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d00a      	beq.n	800ec56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	685b      	ldr	r3, [r3, #4]
 800ec46:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	430a      	orrs	r2, r1
 800ec54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec5a:	f003 0302 	and.w	r3, r3, #2
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d00a      	beq.n	800ec78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	685b      	ldr	r3, [r3, #4]
 800ec68:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	681b      	ldr	r3, [r3, #0]
 800ec74:	430a      	orrs	r2, r1
 800ec76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec7c:	f003 0304 	and.w	r3, r3, #4
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d00a      	beq.n	800ec9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	685b      	ldr	r3, [r3, #4]
 800ec8a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	430a      	orrs	r2, r1
 800ec98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec9e:	f003 0308 	and.w	r3, r3, #8
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d00a      	beq.n	800ecbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	685b      	ldr	r3, [r3, #4]
 800ecac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	681b      	ldr	r3, [r3, #0]
 800ecb8:	430a      	orrs	r2, r1
 800ecba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecc0:	f003 0310 	and.w	r3, r3, #16
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	d00a      	beq.n	800ecde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	689b      	ldr	r3, [r3, #8]
 800ecce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	430a      	orrs	r2, r1
 800ecdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ece2:	f003 0320 	and.w	r3, r3, #32
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d00a      	beq.n	800ed00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	689b      	ldr	r3, [r3, #8]
 800ecf0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	430a      	orrs	r2, r1
 800ecfe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d01a      	beq.n	800ed42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	685b      	ldr	r3, [r3, #4]
 800ed12:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	430a      	orrs	r2, r1
 800ed20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ed2a:	d10a      	bne.n	800ed42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	685b      	ldr	r3, [r3, #4]
 800ed32:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	430a      	orrs	r2, r1
 800ed40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d00a      	beq.n	800ed64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	685b      	ldr	r3, [r3, #4]
 800ed54:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	430a      	orrs	r2, r1
 800ed62:	605a      	str	r2, [r3, #4]
  }
}
 800ed64:	bf00      	nop
 800ed66:	370c      	adds	r7, #12
 800ed68:	46bd      	mov	sp, r7
 800ed6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6e:	4770      	bx	lr

0800ed70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ed70:	b580      	push	{r7, lr}
 800ed72:	b086      	sub	sp, #24
 800ed74:	af02      	add	r7, sp, #8
 800ed76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	2200      	movs	r2, #0
 800ed7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ed80:	f7f9 fde6 	bl	8008950 <HAL_GetTick>
 800ed84:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	f003 0308 	and.w	r3, r3, #8
 800ed90:	2b08      	cmp	r3, #8
 800ed92:	d10e      	bne.n	800edb2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ed94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ed98:	9300      	str	r3, [sp, #0]
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800eda2:	6878      	ldr	r0, [r7, #4]
 800eda4:	f000 f82d 	bl	800ee02 <UART_WaitOnFlagUntilTimeout>
 800eda8:	4603      	mov	r3, r0
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d001      	beq.n	800edb2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800edae:	2303      	movs	r3, #3
 800edb0:	e023      	b.n	800edfa <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	681b      	ldr	r3, [r3, #0]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	f003 0304 	and.w	r3, r3, #4
 800edbc:	2b04      	cmp	r3, #4
 800edbe:	d10e      	bne.n	800edde <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800edc0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800edc4:	9300      	str	r3, [sp, #0]
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	2200      	movs	r2, #0
 800edca:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800edce:	6878      	ldr	r0, [r7, #4]
 800edd0:	f000 f817 	bl	800ee02 <UART_WaitOnFlagUntilTimeout>
 800edd4:	4603      	mov	r3, r0
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d001      	beq.n	800edde <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800edda:	2303      	movs	r3, #3
 800eddc:	e00d      	b.n	800edfa <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2220      	movs	r2, #32
 800ede2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	2220      	movs	r2, #32
 800ede8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	2200      	movs	r2, #0
 800edee:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	2200      	movs	r2, #0
 800edf4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800edf8:	2300      	movs	r3, #0
}
 800edfa:	4618      	mov	r0, r3
 800edfc:	3710      	adds	r7, #16
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ee02:	b580      	push	{r7, lr}
 800ee04:	b084      	sub	sp, #16
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	60f8      	str	r0, [r7, #12]
 800ee0a:	60b9      	str	r1, [r7, #8]
 800ee0c:	603b      	str	r3, [r7, #0]
 800ee0e:	4613      	mov	r3, r2
 800ee10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ee12:	e05e      	b.n	800eed2 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ee14:	69bb      	ldr	r3, [r7, #24]
 800ee16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee1a:	d05a      	beq.n	800eed2 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ee1c:	f7f9 fd98 	bl	8008950 <HAL_GetTick>
 800ee20:	4602      	mov	r2, r0
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	1ad3      	subs	r3, r2, r3
 800ee26:	69ba      	ldr	r2, [r7, #24]
 800ee28:	429a      	cmp	r2, r3
 800ee2a:	d302      	bcc.n	800ee32 <UART_WaitOnFlagUntilTimeout+0x30>
 800ee2c:	69bb      	ldr	r3, [r7, #24]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d11b      	bne.n	800ee6a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	681a      	ldr	r2, [r3, #0]
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ee40:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	689a      	ldr	r2, [r3, #8]
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	f022 0201 	bic.w	r2, r2, #1
 800ee50:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	2220      	movs	r2, #32
 800ee56:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	2220      	movs	r2, #32
 800ee5c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	2200      	movs	r2, #0
 800ee62:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800ee66:	2303      	movs	r3, #3
 800ee68:	e043      	b.n	800eef2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	f003 0304 	and.w	r3, r3, #4
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d02c      	beq.n	800eed2 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	69db      	ldr	r3, [r3, #28]
 800ee7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ee82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ee86:	d124      	bne.n	800eed2 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	681b      	ldr	r3, [r3, #0]
 800ee8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ee90:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	681a      	ldr	r2, [r3, #0]
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800eea0:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	689a      	ldr	r2, [r3, #8]
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	f022 0201 	bic.w	r2, r2, #1
 800eeb0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	2220      	movs	r2, #32
 800eeb6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	2220      	movs	r2, #32
 800eebc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	2220      	movs	r2, #32
 800eec2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	2200      	movs	r2, #0
 800eeca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800eece:	2303      	movs	r3, #3
 800eed0:	e00f      	b.n	800eef2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	69da      	ldr	r2, [r3, #28]
 800eed8:	68bb      	ldr	r3, [r7, #8]
 800eeda:	4013      	ands	r3, r2
 800eedc:	68ba      	ldr	r2, [r7, #8]
 800eede:	429a      	cmp	r2, r3
 800eee0:	bf0c      	ite	eq
 800eee2:	2301      	moveq	r3, #1
 800eee4:	2300      	movne	r3, #0
 800eee6:	b2db      	uxtb	r3, r3
 800eee8:	461a      	mov	r2, r3
 800eeea:	79fb      	ldrb	r3, [r7, #7]
 800eeec:	429a      	cmp	r2, r3
 800eeee:	d091      	beq.n	800ee14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800eef0:	2300      	movs	r3, #0
}
 800eef2:	4618      	mov	r0, r3
 800eef4:	3710      	adds	r7, #16
 800eef6:	46bd      	mov	sp, r7
 800eef8:	bd80      	pop	{r7, pc}
	...

0800eefc <__NVIC_SetPriority>:
{
 800eefc:	b480      	push	{r7}
 800eefe:	b083      	sub	sp, #12
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	4603      	mov	r3, r0
 800ef04:	6039      	str	r1, [r7, #0]
 800ef06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ef08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	db0a      	blt.n	800ef26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ef10:	683b      	ldr	r3, [r7, #0]
 800ef12:	b2da      	uxtb	r2, r3
 800ef14:	490c      	ldr	r1, [pc, #48]	; (800ef48 <__NVIC_SetPriority+0x4c>)
 800ef16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ef1a:	0112      	lsls	r2, r2, #4
 800ef1c:	b2d2      	uxtb	r2, r2
 800ef1e:	440b      	add	r3, r1
 800ef20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ef24:	e00a      	b.n	800ef3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ef26:	683b      	ldr	r3, [r7, #0]
 800ef28:	b2da      	uxtb	r2, r3
 800ef2a:	4908      	ldr	r1, [pc, #32]	; (800ef4c <__NVIC_SetPriority+0x50>)
 800ef2c:	79fb      	ldrb	r3, [r7, #7]
 800ef2e:	f003 030f 	and.w	r3, r3, #15
 800ef32:	3b04      	subs	r3, #4
 800ef34:	0112      	lsls	r2, r2, #4
 800ef36:	b2d2      	uxtb	r2, r2
 800ef38:	440b      	add	r3, r1
 800ef3a:	761a      	strb	r2, [r3, #24]
}
 800ef3c:	bf00      	nop
 800ef3e:	370c      	adds	r7, #12
 800ef40:	46bd      	mov	sp, r7
 800ef42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef46:	4770      	bx	lr
 800ef48:	e000e100 	.word	0xe000e100
 800ef4c:	e000ed00 	.word	0xe000ed00

0800ef50 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ef50:	b580      	push	{r7, lr}
 800ef52:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ef54:	4b05      	ldr	r3, [pc, #20]	; (800ef6c <SysTick_Handler+0x1c>)
 800ef56:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ef58:	f001 fcfe 	bl	8010958 <xTaskGetSchedulerState>
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	2b01      	cmp	r3, #1
 800ef60:	d001      	beq.n	800ef66 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ef62:	f002 fae9 	bl	8011538 <xPortSysTickHandler>
  }
}
 800ef66:	bf00      	nop
 800ef68:	bd80      	pop	{r7, pc}
 800ef6a:	bf00      	nop
 800ef6c:	e000e010 	.word	0xe000e010

0800ef70 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ef70:	b580      	push	{r7, lr}
 800ef72:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ef74:	2100      	movs	r1, #0
 800ef76:	f06f 0004 	mvn.w	r0, #4
 800ef7a:	f7ff ffbf 	bl	800eefc <__NVIC_SetPriority>
#endif
}
 800ef7e:	bf00      	nop
 800ef80:	bd80      	pop	{r7, pc}
	...

0800ef84 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ef84:	b480      	push	{r7}
 800ef86:	b083      	sub	sp, #12
 800ef88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ef8a:	f3ef 8305 	mrs	r3, IPSR
 800ef8e:	603b      	str	r3, [r7, #0]
  return(result);
 800ef90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d003      	beq.n	800ef9e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ef96:	f06f 0305 	mvn.w	r3, #5
 800ef9a:	607b      	str	r3, [r7, #4]
 800ef9c:	e00c      	b.n	800efb8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ef9e:	4b0a      	ldr	r3, [pc, #40]	; (800efc8 <osKernelInitialize+0x44>)
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d105      	bne.n	800efb2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800efa6:	4b08      	ldr	r3, [pc, #32]	; (800efc8 <osKernelInitialize+0x44>)
 800efa8:	2201      	movs	r2, #1
 800efaa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800efac:	2300      	movs	r3, #0
 800efae:	607b      	str	r3, [r7, #4]
 800efb0:	e002      	b.n	800efb8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800efb2:	f04f 33ff 	mov.w	r3, #4294967295
 800efb6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800efb8:	687b      	ldr	r3, [r7, #4]
}
 800efba:	4618      	mov	r0, r3
 800efbc:	370c      	adds	r7, #12
 800efbe:	46bd      	mov	sp, r7
 800efc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc4:	4770      	bx	lr
 800efc6:	bf00      	nop
 800efc8:	2000069c 	.word	0x2000069c

0800efcc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800efcc:	b580      	push	{r7, lr}
 800efce:	b082      	sub	sp, #8
 800efd0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800efd2:	f3ef 8305 	mrs	r3, IPSR
 800efd6:	603b      	str	r3, [r7, #0]
  return(result);
 800efd8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800efda:	2b00      	cmp	r3, #0
 800efdc:	d003      	beq.n	800efe6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800efde:	f06f 0305 	mvn.w	r3, #5
 800efe2:	607b      	str	r3, [r7, #4]
 800efe4:	e010      	b.n	800f008 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800efe6:	4b0b      	ldr	r3, [pc, #44]	; (800f014 <osKernelStart+0x48>)
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	2b01      	cmp	r3, #1
 800efec:	d109      	bne.n	800f002 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800efee:	f7ff ffbf 	bl	800ef70 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800eff2:	4b08      	ldr	r3, [pc, #32]	; (800f014 <osKernelStart+0x48>)
 800eff4:	2202      	movs	r2, #2
 800eff6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800eff8:	f001 f866 	bl	80100c8 <vTaskStartScheduler>
      stat = osOK;
 800effc:	2300      	movs	r3, #0
 800effe:	607b      	str	r3, [r7, #4]
 800f000:	e002      	b.n	800f008 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800f002:	f04f 33ff 	mov.w	r3, #4294967295
 800f006:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800f008:	687b      	ldr	r3, [r7, #4]
}
 800f00a:	4618      	mov	r0, r3
 800f00c:	3708      	adds	r7, #8
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd80      	pop	{r7, pc}
 800f012:	bf00      	nop
 800f014:	2000069c 	.word	0x2000069c

0800f018 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800f018:	b580      	push	{r7, lr}
 800f01a:	b08e      	sub	sp, #56	; 0x38
 800f01c:	af04      	add	r7, sp, #16
 800f01e:	60f8      	str	r0, [r7, #12]
 800f020:	60b9      	str	r1, [r7, #8]
 800f022:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800f024:	2300      	movs	r3, #0
 800f026:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f028:	f3ef 8305 	mrs	r3, IPSR
 800f02c:	617b      	str	r3, [r7, #20]
  return(result);
 800f02e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800f030:	2b00      	cmp	r3, #0
 800f032:	d17e      	bne.n	800f132 <osThreadNew+0x11a>
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d07b      	beq.n	800f132 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800f03a:	2380      	movs	r3, #128	; 0x80
 800f03c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800f03e:	2318      	movs	r3, #24
 800f040:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800f042:	2300      	movs	r3, #0
 800f044:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800f046:	f04f 33ff 	mov.w	r3, #4294967295
 800f04a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d045      	beq.n	800f0de <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	2b00      	cmp	r3, #0
 800f058:	d002      	beq.n	800f060 <osThreadNew+0x48>
        name = attr->name;
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	699b      	ldr	r3, [r3, #24]
 800f064:	2b00      	cmp	r3, #0
 800f066:	d002      	beq.n	800f06e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	699b      	ldr	r3, [r3, #24]
 800f06c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800f06e:	69fb      	ldr	r3, [r7, #28]
 800f070:	2b00      	cmp	r3, #0
 800f072:	d008      	beq.n	800f086 <osThreadNew+0x6e>
 800f074:	69fb      	ldr	r3, [r7, #28]
 800f076:	2b38      	cmp	r3, #56	; 0x38
 800f078:	d805      	bhi.n	800f086 <osThreadNew+0x6e>
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	685b      	ldr	r3, [r3, #4]
 800f07e:	f003 0301 	and.w	r3, r3, #1
 800f082:	2b00      	cmp	r3, #0
 800f084:	d001      	beq.n	800f08a <osThreadNew+0x72>
        return (NULL);
 800f086:	2300      	movs	r3, #0
 800f088:	e054      	b.n	800f134 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	695b      	ldr	r3, [r3, #20]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d003      	beq.n	800f09a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	695b      	ldr	r3, [r3, #20]
 800f096:	089b      	lsrs	r3, r3, #2
 800f098:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	689b      	ldr	r3, [r3, #8]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d00e      	beq.n	800f0c0 <osThreadNew+0xa8>
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	68db      	ldr	r3, [r3, #12]
 800f0a6:	2b5b      	cmp	r3, #91	; 0x5b
 800f0a8:	d90a      	bls.n	800f0c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	d006      	beq.n	800f0c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	695b      	ldr	r3, [r3, #20]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d002      	beq.n	800f0c0 <osThreadNew+0xa8>
        mem = 1;
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	61bb      	str	r3, [r7, #24]
 800f0be:	e010      	b.n	800f0e2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	689b      	ldr	r3, [r3, #8]
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d10c      	bne.n	800f0e2 <osThreadNew+0xca>
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	68db      	ldr	r3, [r3, #12]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d108      	bne.n	800f0e2 <osThreadNew+0xca>
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	691b      	ldr	r3, [r3, #16]
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d104      	bne.n	800f0e2 <osThreadNew+0xca>
          mem = 0;
 800f0d8:	2300      	movs	r3, #0
 800f0da:	61bb      	str	r3, [r7, #24]
 800f0dc:	e001      	b.n	800f0e2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800f0de:	2300      	movs	r3, #0
 800f0e0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f0e2:	69bb      	ldr	r3, [r7, #24]
 800f0e4:	2b01      	cmp	r3, #1
 800f0e6:	d110      	bne.n	800f10a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800f0ec:	687a      	ldr	r2, [r7, #4]
 800f0ee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800f0f0:	9202      	str	r2, [sp, #8]
 800f0f2:	9301      	str	r3, [sp, #4]
 800f0f4:	69fb      	ldr	r3, [r7, #28]
 800f0f6:	9300      	str	r3, [sp, #0]
 800f0f8:	68bb      	ldr	r3, [r7, #8]
 800f0fa:	6a3a      	ldr	r2, [r7, #32]
 800f0fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f0fe:	68f8      	ldr	r0, [r7, #12]
 800f100:	f000 fe0c 	bl	800fd1c <xTaskCreateStatic>
 800f104:	4603      	mov	r3, r0
 800f106:	613b      	str	r3, [r7, #16]
 800f108:	e013      	b.n	800f132 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800f10a:	69bb      	ldr	r3, [r7, #24]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	d110      	bne.n	800f132 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800f110:	6a3b      	ldr	r3, [r7, #32]
 800f112:	b29a      	uxth	r2, r3
 800f114:	f107 0310 	add.w	r3, r7, #16
 800f118:	9301      	str	r3, [sp, #4]
 800f11a:	69fb      	ldr	r3, [r7, #28]
 800f11c:	9300      	str	r3, [sp, #0]
 800f11e:	68bb      	ldr	r3, [r7, #8]
 800f120:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f122:	68f8      	ldr	r0, [r7, #12]
 800f124:	f000 fe57 	bl	800fdd6 <xTaskCreate>
 800f128:	4603      	mov	r3, r0
 800f12a:	2b01      	cmp	r3, #1
 800f12c:	d001      	beq.n	800f132 <osThreadNew+0x11a>
            hTask = NULL;
 800f12e:	2300      	movs	r3, #0
 800f130:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800f132:	693b      	ldr	r3, [r7, #16]
}
 800f134:	4618      	mov	r0, r3
 800f136:	3728      	adds	r7, #40	; 0x28
 800f138:	46bd      	mov	sp, r7
 800f13a:	bd80      	pop	{r7, pc}

0800f13c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b084      	sub	sp, #16
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f144:	f3ef 8305 	mrs	r3, IPSR
 800f148:	60bb      	str	r3, [r7, #8]
  return(result);
 800f14a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d003      	beq.n	800f158 <osDelay+0x1c>
    stat = osErrorISR;
 800f150:	f06f 0305 	mvn.w	r3, #5
 800f154:	60fb      	str	r3, [r7, #12]
 800f156:	e007      	b.n	800f168 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800f158:	2300      	movs	r3, #0
 800f15a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d002      	beq.n	800f168 <osDelay+0x2c>
      vTaskDelay(ticks);
 800f162:	6878      	ldr	r0, [r7, #4]
 800f164:	f000 ff7c 	bl	8010060 <vTaskDelay>
    }
  }

  return (stat);
 800f168:	68fb      	ldr	r3, [r7, #12]
}
 800f16a:	4618      	mov	r0, r3
 800f16c:	3710      	adds	r7, #16
 800f16e:	46bd      	mov	sp, r7
 800f170:	bd80      	pop	{r7, pc}
	...

0800f174 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f174:	b480      	push	{r7}
 800f176:	b085      	sub	sp, #20
 800f178:	af00      	add	r7, sp, #0
 800f17a:	60f8      	str	r0, [r7, #12]
 800f17c:	60b9      	str	r1, [r7, #8]
 800f17e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	4a07      	ldr	r2, [pc, #28]	; (800f1a0 <vApplicationGetIdleTaskMemory+0x2c>)
 800f184:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f186:	68bb      	ldr	r3, [r7, #8]
 800f188:	4a06      	ldr	r2, [pc, #24]	; (800f1a4 <vApplicationGetIdleTaskMemory+0x30>)
 800f18a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	2280      	movs	r2, #128	; 0x80
 800f190:	601a      	str	r2, [r3, #0]
}
 800f192:	bf00      	nop
 800f194:	3714      	adds	r7, #20
 800f196:	46bd      	mov	sp, r7
 800f198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19c:	4770      	bx	lr
 800f19e:	bf00      	nop
 800f1a0:	200006a0 	.word	0x200006a0
 800f1a4:	200006fc 	.word	0x200006fc

0800f1a8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f1a8:	b480      	push	{r7}
 800f1aa:	b085      	sub	sp, #20
 800f1ac:	af00      	add	r7, sp, #0
 800f1ae:	60f8      	str	r0, [r7, #12]
 800f1b0:	60b9      	str	r1, [r7, #8]
 800f1b2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	4a07      	ldr	r2, [pc, #28]	; (800f1d4 <vApplicationGetTimerTaskMemory+0x2c>)
 800f1b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f1ba:	68bb      	ldr	r3, [r7, #8]
 800f1bc:	4a06      	ldr	r2, [pc, #24]	; (800f1d8 <vApplicationGetTimerTaskMemory+0x30>)
 800f1be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f1c6:	601a      	str	r2, [r3, #0]
}
 800f1c8:	bf00      	nop
 800f1ca:	3714      	adds	r7, #20
 800f1cc:	46bd      	mov	sp, r7
 800f1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d2:	4770      	bx	lr
 800f1d4:	200008fc 	.word	0x200008fc
 800f1d8:	20000958 	.word	0x20000958

0800f1dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f1dc:	b480      	push	{r7}
 800f1de:	b083      	sub	sp, #12
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	f103 0208 	add.w	r2, r3, #8
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	f04f 32ff 	mov.w	r2, #4294967295
 800f1f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	f103 0208 	add.w	r2, r3, #8
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f103 0208 	add.w	r2, r3, #8
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	2200      	movs	r2, #0
 800f20e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f210:	bf00      	nop
 800f212:	370c      	adds	r7, #12
 800f214:	46bd      	mov	sp, r7
 800f216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f21a:	4770      	bx	lr

0800f21c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f21c:	b480      	push	{r7}
 800f21e:	b083      	sub	sp, #12
 800f220:	af00      	add	r7, sp, #0
 800f222:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	2200      	movs	r2, #0
 800f228:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f22a:	bf00      	nop
 800f22c:	370c      	adds	r7, #12
 800f22e:	46bd      	mov	sp, r7
 800f230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f234:	4770      	bx	lr

0800f236 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f236:	b480      	push	{r7}
 800f238:	b085      	sub	sp, #20
 800f23a:	af00      	add	r7, sp, #0
 800f23c:	6078      	str	r0, [r7, #4]
 800f23e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	685b      	ldr	r3, [r3, #4]
 800f244:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800f246:	683b      	ldr	r3, [r7, #0]
 800f248:	68fa      	ldr	r2, [r7, #12]
 800f24a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	689a      	ldr	r2, [r3, #8]
 800f250:	683b      	ldr	r3, [r7, #0]
 800f252:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	689b      	ldr	r3, [r3, #8]
 800f258:	683a      	ldr	r2, [r7, #0]
 800f25a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	683a      	ldr	r2, [r7, #0]
 800f260:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800f262:	683b      	ldr	r3, [r7, #0]
 800f264:	687a      	ldr	r2, [r7, #4]
 800f266:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	1c5a      	adds	r2, r3, #1
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	601a      	str	r2, [r3, #0]
}
 800f272:	bf00      	nop
 800f274:	3714      	adds	r7, #20
 800f276:	46bd      	mov	sp, r7
 800f278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f27c:	4770      	bx	lr

0800f27e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800f27e:	b480      	push	{r7}
 800f280:	b085      	sub	sp, #20
 800f282:	af00      	add	r7, sp, #0
 800f284:	6078      	str	r0, [r7, #4]
 800f286:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800f288:	683b      	ldr	r3, [r7, #0]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800f28e:	68bb      	ldr	r3, [r7, #8]
 800f290:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f294:	d103      	bne.n	800f29e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	691b      	ldr	r3, [r3, #16]
 800f29a:	60fb      	str	r3, [r7, #12]
 800f29c:	e00c      	b.n	800f2b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	3308      	adds	r3, #8
 800f2a2:	60fb      	str	r3, [r7, #12]
 800f2a4:	e002      	b.n	800f2ac <vListInsert+0x2e>
 800f2a6:	68fb      	ldr	r3, [r7, #12]
 800f2a8:	685b      	ldr	r3, [r3, #4]
 800f2aa:	60fb      	str	r3, [r7, #12]
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	685b      	ldr	r3, [r3, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	68ba      	ldr	r2, [r7, #8]
 800f2b4:	429a      	cmp	r2, r3
 800f2b6:	d2f6      	bcs.n	800f2a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	685a      	ldr	r2, [r3, #4]
 800f2bc:	683b      	ldr	r3, [r7, #0]
 800f2be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800f2c0:	683b      	ldr	r3, [r7, #0]
 800f2c2:	685b      	ldr	r3, [r3, #4]
 800f2c4:	683a      	ldr	r2, [r7, #0]
 800f2c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	68fa      	ldr	r2, [r7, #12]
 800f2cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	683a      	ldr	r2, [r7, #0]
 800f2d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800f2d4:	683b      	ldr	r3, [r7, #0]
 800f2d6:	687a      	ldr	r2, [r7, #4]
 800f2d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	1c5a      	adds	r2, r3, #1
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	601a      	str	r2, [r3, #0]
}
 800f2e4:	bf00      	nop
 800f2e6:	3714      	adds	r7, #20
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ee:	4770      	bx	lr

0800f2f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f2f0:	b480      	push	{r7}
 800f2f2:	b085      	sub	sp, #20
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	691b      	ldr	r3, [r3, #16]
 800f2fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	685b      	ldr	r3, [r3, #4]
 800f302:	687a      	ldr	r2, [r7, #4]
 800f304:	6892      	ldr	r2, [r2, #8]
 800f306:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	689b      	ldr	r3, [r3, #8]
 800f30c:	687a      	ldr	r2, [r7, #4]
 800f30e:	6852      	ldr	r2, [r2, #4]
 800f310:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	685b      	ldr	r3, [r3, #4]
 800f316:	687a      	ldr	r2, [r7, #4]
 800f318:	429a      	cmp	r2, r3
 800f31a:	d103      	bne.n	800f324 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	689a      	ldr	r2, [r3, #8]
 800f320:	68fb      	ldr	r3, [r7, #12]
 800f322:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	2200      	movs	r2, #0
 800f328:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	1e5a      	subs	r2, r3, #1
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	681b      	ldr	r3, [r3, #0]
}
 800f338:	4618      	mov	r0, r3
 800f33a:	3714      	adds	r7, #20
 800f33c:	46bd      	mov	sp, r7
 800f33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f342:	4770      	bx	lr

0800f344 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f344:	b580      	push	{r7, lr}
 800f346:	b084      	sub	sp, #16
 800f348:	af00      	add	r7, sp, #0
 800f34a:	6078      	str	r0, [r7, #4]
 800f34c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d10a      	bne.n	800f36e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f35c:	f383 8811 	msr	BASEPRI, r3
 800f360:	f3bf 8f6f 	isb	sy
 800f364:	f3bf 8f4f 	dsb	sy
 800f368:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f36a:	bf00      	nop
 800f36c:	e7fe      	b.n	800f36c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f36e:	f002 f851 	bl	8011414 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f372:	68fb      	ldr	r3, [r7, #12]
 800f374:	681a      	ldr	r2, [r3, #0]
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f37a:	68f9      	ldr	r1, [r7, #12]
 800f37c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f37e:	fb01 f303 	mul.w	r3, r1, r3
 800f382:	441a      	add	r2, r3
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	2200      	movs	r2, #0
 800f38c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	681a      	ldr	r2, [r3, #0]
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	681a      	ldr	r2, [r3, #0]
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f39e:	3b01      	subs	r3, #1
 800f3a0:	68f9      	ldr	r1, [r7, #12]
 800f3a2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800f3a4:	fb01 f303 	mul.w	r3, r1, r3
 800f3a8:	441a      	add	r2, r3
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	22ff      	movs	r2, #255	; 0xff
 800f3b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	22ff      	movs	r2, #255	; 0xff
 800f3ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800f3be:	683b      	ldr	r3, [r7, #0]
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d114      	bne.n	800f3ee <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	691b      	ldr	r3, [r3, #16]
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d01a      	beq.n	800f402 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	3310      	adds	r3, #16
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	f001 f903 	bl	80105dc <xTaskRemoveFromEventList>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d012      	beq.n	800f402 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f3dc:	4b0c      	ldr	r3, [pc, #48]	; (800f410 <xQueueGenericReset+0xcc>)
 800f3de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f3e2:	601a      	str	r2, [r3, #0]
 800f3e4:	f3bf 8f4f 	dsb	sy
 800f3e8:	f3bf 8f6f 	isb	sy
 800f3ec:	e009      	b.n	800f402 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	3310      	adds	r3, #16
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	f7ff fef2 	bl	800f1dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	3324      	adds	r3, #36	; 0x24
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	f7ff feed 	bl	800f1dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f402:	f002 f837 	bl	8011474 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f406:	2301      	movs	r3, #1
}
 800f408:	4618      	mov	r0, r3
 800f40a:	3710      	adds	r7, #16
 800f40c:	46bd      	mov	sp, r7
 800f40e:	bd80      	pop	{r7, pc}
 800f410:	e000ed04 	.word	0xe000ed04

0800f414 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f414:	b580      	push	{r7, lr}
 800f416:	b08e      	sub	sp, #56	; 0x38
 800f418:	af02      	add	r7, sp, #8
 800f41a:	60f8      	str	r0, [r7, #12]
 800f41c:	60b9      	str	r1, [r7, #8]
 800f41e:	607a      	str	r2, [r7, #4]
 800f420:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	2b00      	cmp	r3, #0
 800f426:	d10a      	bne.n	800f43e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800f428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f42c:	f383 8811 	msr	BASEPRI, r3
 800f430:	f3bf 8f6f 	isb	sy
 800f434:	f3bf 8f4f 	dsb	sy
 800f438:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f43a:	bf00      	nop
 800f43c:	e7fe      	b.n	800f43c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d10a      	bne.n	800f45a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800f444:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f448:	f383 8811 	msr	BASEPRI, r3
 800f44c:	f3bf 8f6f 	isb	sy
 800f450:	f3bf 8f4f 	dsb	sy
 800f454:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f456:	bf00      	nop
 800f458:	e7fe      	b.n	800f458 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d002      	beq.n	800f466 <xQueueGenericCreateStatic+0x52>
 800f460:	68bb      	ldr	r3, [r7, #8]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d001      	beq.n	800f46a <xQueueGenericCreateStatic+0x56>
 800f466:	2301      	movs	r3, #1
 800f468:	e000      	b.n	800f46c <xQueueGenericCreateStatic+0x58>
 800f46a:	2300      	movs	r3, #0
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d10a      	bne.n	800f486 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800f470:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f474:	f383 8811 	msr	BASEPRI, r3
 800f478:	f3bf 8f6f 	isb	sy
 800f47c:	f3bf 8f4f 	dsb	sy
 800f480:	623b      	str	r3, [r7, #32]
}
 800f482:	bf00      	nop
 800f484:	e7fe      	b.n	800f484 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d102      	bne.n	800f492 <xQueueGenericCreateStatic+0x7e>
 800f48c:	68bb      	ldr	r3, [r7, #8]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d101      	bne.n	800f496 <xQueueGenericCreateStatic+0x82>
 800f492:	2301      	movs	r3, #1
 800f494:	e000      	b.n	800f498 <xQueueGenericCreateStatic+0x84>
 800f496:	2300      	movs	r3, #0
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d10a      	bne.n	800f4b2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800f49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4a0:	f383 8811 	msr	BASEPRI, r3
 800f4a4:	f3bf 8f6f 	isb	sy
 800f4a8:	f3bf 8f4f 	dsb	sy
 800f4ac:	61fb      	str	r3, [r7, #28]
}
 800f4ae:	bf00      	nop
 800f4b0:	e7fe      	b.n	800f4b0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f4b2:	2350      	movs	r3, #80	; 0x50
 800f4b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f4b6:	697b      	ldr	r3, [r7, #20]
 800f4b8:	2b50      	cmp	r3, #80	; 0x50
 800f4ba:	d00a      	beq.n	800f4d2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800f4bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4c0:	f383 8811 	msr	BASEPRI, r3
 800f4c4:	f3bf 8f6f 	isb	sy
 800f4c8:	f3bf 8f4f 	dsb	sy
 800f4cc:	61bb      	str	r3, [r7, #24]
}
 800f4ce:	bf00      	nop
 800f4d0:	e7fe      	b.n	800f4d0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f4d2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f4d4:	683b      	ldr	r3, [r7, #0]
 800f4d6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800f4d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d00d      	beq.n	800f4fa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f4de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4e0:	2201      	movs	r2, #1
 800f4e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f4e6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800f4ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4ec:	9300      	str	r3, [sp, #0]
 800f4ee:	4613      	mov	r3, r2
 800f4f0:	687a      	ldr	r2, [r7, #4]
 800f4f2:	68b9      	ldr	r1, [r7, #8]
 800f4f4:	68f8      	ldr	r0, [r7, #12]
 800f4f6:	f000 f805 	bl	800f504 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f4fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800f4fc:	4618      	mov	r0, r3
 800f4fe:	3730      	adds	r7, #48	; 0x30
 800f500:	46bd      	mov	sp, r7
 800f502:	bd80      	pop	{r7, pc}

0800f504 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b084      	sub	sp, #16
 800f508:	af00      	add	r7, sp, #0
 800f50a:	60f8      	str	r0, [r7, #12]
 800f50c:	60b9      	str	r1, [r7, #8]
 800f50e:	607a      	str	r2, [r7, #4]
 800f510:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	2b00      	cmp	r3, #0
 800f516:	d103      	bne.n	800f520 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f518:	69bb      	ldr	r3, [r7, #24]
 800f51a:	69ba      	ldr	r2, [r7, #24]
 800f51c:	601a      	str	r2, [r3, #0]
 800f51e:	e002      	b.n	800f526 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f520:	69bb      	ldr	r3, [r7, #24]
 800f522:	687a      	ldr	r2, [r7, #4]
 800f524:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f526:	69bb      	ldr	r3, [r7, #24]
 800f528:	68fa      	ldr	r2, [r7, #12]
 800f52a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f52c:	69bb      	ldr	r3, [r7, #24]
 800f52e:	68ba      	ldr	r2, [r7, #8]
 800f530:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f532:	2101      	movs	r1, #1
 800f534:	69b8      	ldr	r0, [r7, #24]
 800f536:	f7ff ff05 	bl	800f344 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800f53a:	69bb      	ldr	r3, [r7, #24]
 800f53c:	78fa      	ldrb	r2, [r7, #3]
 800f53e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f542:	bf00      	nop
 800f544:	3710      	adds	r7, #16
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}
	...

0800f54c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	b08e      	sub	sp, #56	; 0x38
 800f550:	af00      	add	r7, sp, #0
 800f552:	60f8      	str	r0, [r7, #12]
 800f554:	60b9      	str	r1, [r7, #8]
 800f556:	607a      	str	r2, [r7, #4]
 800f558:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f55a:	2300      	movs	r3, #0
 800f55c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f564:	2b00      	cmp	r3, #0
 800f566:	d10a      	bne.n	800f57e <xQueueGenericSend+0x32>
	__asm volatile
 800f568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f56c:	f383 8811 	msr	BASEPRI, r3
 800f570:	f3bf 8f6f 	isb	sy
 800f574:	f3bf 8f4f 	dsb	sy
 800f578:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f57a:	bf00      	nop
 800f57c:	e7fe      	b.n	800f57c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f57e:	68bb      	ldr	r3, [r7, #8]
 800f580:	2b00      	cmp	r3, #0
 800f582:	d103      	bne.n	800f58c <xQueueGenericSend+0x40>
 800f584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d101      	bne.n	800f590 <xQueueGenericSend+0x44>
 800f58c:	2301      	movs	r3, #1
 800f58e:	e000      	b.n	800f592 <xQueueGenericSend+0x46>
 800f590:	2300      	movs	r3, #0
 800f592:	2b00      	cmp	r3, #0
 800f594:	d10a      	bne.n	800f5ac <xQueueGenericSend+0x60>
	__asm volatile
 800f596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f59a:	f383 8811 	msr	BASEPRI, r3
 800f59e:	f3bf 8f6f 	isb	sy
 800f5a2:	f3bf 8f4f 	dsb	sy
 800f5a6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f5a8:	bf00      	nop
 800f5aa:	e7fe      	b.n	800f5aa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f5ac:	683b      	ldr	r3, [r7, #0]
 800f5ae:	2b02      	cmp	r3, #2
 800f5b0:	d103      	bne.n	800f5ba <xQueueGenericSend+0x6e>
 800f5b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f5b6:	2b01      	cmp	r3, #1
 800f5b8:	d101      	bne.n	800f5be <xQueueGenericSend+0x72>
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	e000      	b.n	800f5c0 <xQueueGenericSend+0x74>
 800f5be:	2300      	movs	r3, #0
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d10a      	bne.n	800f5da <xQueueGenericSend+0x8e>
	__asm volatile
 800f5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5c8:	f383 8811 	msr	BASEPRI, r3
 800f5cc:	f3bf 8f6f 	isb	sy
 800f5d0:	f3bf 8f4f 	dsb	sy
 800f5d4:	623b      	str	r3, [r7, #32]
}
 800f5d6:	bf00      	nop
 800f5d8:	e7fe      	b.n	800f5d8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f5da:	f001 f9bd 	bl	8010958 <xTaskGetSchedulerState>
 800f5de:	4603      	mov	r3, r0
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d102      	bne.n	800f5ea <xQueueGenericSend+0x9e>
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d101      	bne.n	800f5ee <xQueueGenericSend+0xa2>
 800f5ea:	2301      	movs	r3, #1
 800f5ec:	e000      	b.n	800f5f0 <xQueueGenericSend+0xa4>
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d10a      	bne.n	800f60a <xQueueGenericSend+0xbe>
	__asm volatile
 800f5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5f8:	f383 8811 	msr	BASEPRI, r3
 800f5fc:	f3bf 8f6f 	isb	sy
 800f600:	f3bf 8f4f 	dsb	sy
 800f604:	61fb      	str	r3, [r7, #28]
}
 800f606:	bf00      	nop
 800f608:	e7fe      	b.n	800f608 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f60a:	f001 ff03 	bl	8011414 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f610:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f616:	429a      	cmp	r2, r3
 800f618:	d302      	bcc.n	800f620 <xQueueGenericSend+0xd4>
 800f61a:	683b      	ldr	r3, [r7, #0]
 800f61c:	2b02      	cmp	r3, #2
 800f61e:	d129      	bne.n	800f674 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f620:	683a      	ldr	r2, [r7, #0]
 800f622:	68b9      	ldr	r1, [r7, #8]
 800f624:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f626:	f000 fa0b 	bl	800fa40 <prvCopyDataToQueue>
 800f62a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f62c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f62e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f630:	2b00      	cmp	r3, #0
 800f632:	d010      	beq.n	800f656 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f636:	3324      	adds	r3, #36	; 0x24
 800f638:	4618      	mov	r0, r3
 800f63a:	f000 ffcf 	bl	80105dc <xTaskRemoveFromEventList>
 800f63e:	4603      	mov	r3, r0
 800f640:	2b00      	cmp	r3, #0
 800f642:	d013      	beq.n	800f66c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f644:	4b3f      	ldr	r3, [pc, #252]	; (800f744 <xQueueGenericSend+0x1f8>)
 800f646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f64a:	601a      	str	r2, [r3, #0]
 800f64c:	f3bf 8f4f 	dsb	sy
 800f650:	f3bf 8f6f 	isb	sy
 800f654:	e00a      	b.n	800f66c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d007      	beq.n	800f66c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f65c:	4b39      	ldr	r3, [pc, #228]	; (800f744 <xQueueGenericSend+0x1f8>)
 800f65e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f662:	601a      	str	r2, [r3, #0]
 800f664:	f3bf 8f4f 	dsb	sy
 800f668:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f66c:	f001 ff02 	bl	8011474 <vPortExitCritical>
				return pdPASS;
 800f670:	2301      	movs	r3, #1
 800f672:	e063      	b.n	800f73c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	2b00      	cmp	r3, #0
 800f678:	d103      	bne.n	800f682 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f67a:	f001 fefb 	bl	8011474 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f67e:	2300      	movs	r3, #0
 800f680:	e05c      	b.n	800f73c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f684:	2b00      	cmp	r3, #0
 800f686:	d106      	bne.n	800f696 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f688:	f107 0314 	add.w	r3, r7, #20
 800f68c:	4618      	mov	r0, r3
 800f68e:	f001 f809 	bl	80106a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f692:	2301      	movs	r3, #1
 800f694:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f696:	f001 feed 	bl	8011474 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f69a:	f000 fd7b 	bl	8010194 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f69e:	f001 feb9 	bl	8011414 <vPortEnterCritical>
 800f6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f6a8:	b25b      	sxtb	r3, r3
 800f6aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6ae:	d103      	bne.n	800f6b8 <xQueueGenericSend+0x16c>
 800f6b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f6b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f6be:	b25b      	sxtb	r3, r3
 800f6c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6c4:	d103      	bne.n	800f6ce <xQueueGenericSend+0x182>
 800f6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6c8:	2200      	movs	r2, #0
 800f6ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f6ce:	f001 fed1 	bl	8011474 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f6d2:	1d3a      	adds	r2, r7, #4
 800f6d4:	f107 0314 	add.w	r3, r7, #20
 800f6d8:	4611      	mov	r1, r2
 800f6da:	4618      	mov	r0, r3
 800f6dc:	f000 fff8 	bl	80106d0 <xTaskCheckForTimeOut>
 800f6e0:	4603      	mov	r3, r0
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d124      	bne.n	800f730 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f6e6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f6e8:	f000 faa2 	bl	800fc30 <prvIsQueueFull>
 800f6ec:	4603      	mov	r3, r0
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d018      	beq.n	800f724 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f6f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6f4:	3310      	adds	r3, #16
 800f6f6:	687a      	ldr	r2, [r7, #4]
 800f6f8:	4611      	mov	r1, r2
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	f000 ff1e 	bl	801053c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f700:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f702:	f000 fa2d 	bl	800fb60 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f706:	f000 fd53 	bl	80101b0 <xTaskResumeAll>
 800f70a:	4603      	mov	r3, r0
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	f47f af7c 	bne.w	800f60a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800f712:	4b0c      	ldr	r3, [pc, #48]	; (800f744 <xQueueGenericSend+0x1f8>)
 800f714:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f718:	601a      	str	r2, [r3, #0]
 800f71a:	f3bf 8f4f 	dsb	sy
 800f71e:	f3bf 8f6f 	isb	sy
 800f722:	e772      	b.n	800f60a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f724:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f726:	f000 fa1b 	bl	800fb60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f72a:	f000 fd41 	bl	80101b0 <xTaskResumeAll>
 800f72e:	e76c      	b.n	800f60a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f730:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f732:	f000 fa15 	bl	800fb60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f736:	f000 fd3b 	bl	80101b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f73a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f73c:	4618      	mov	r0, r3
 800f73e:	3738      	adds	r7, #56	; 0x38
 800f740:	46bd      	mov	sp, r7
 800f742:	bd80      	pop	{r7, pc}
 800f744:	e000ed04 	.word	0xe000ed04

0800f748 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f748:	b580      	push	{r7, lr}
 800f74a:	b090      	sub	sp, #64	; 0x40
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	60f8      	str	r0, [r7, #12]
 800f750:	60b9      	str	r1, [r7, #8]
 800f752:	607a      	str	r2, [r7, #4]
 800f754:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800f75a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d10a      	bne.n	800f776 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800f760:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f764:	f383 8811 	msr	BASEPRI, r3
 800f768:	f3bf 8f6f 	isb	sy
 800f76c:	f3bf 8f4f 	dsb	sy
 800f770:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800f772:	bf00      	nop
 800f774:	e7fe      	b.n	800f774 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f776:	68bb      	ldr	r3, [r7, #8]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d103      	bne.n	800f784 <xQueueGenericSendFromISR+0x3c>
 800f77c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f77e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f780:	2b00      	cmp	r3, #0
 800f782:	d101      	bne.n	800f788 <xQueueGenericSendFromISR+0x40>
 800f784:	2301      	movs	r3, #1
 800f786:	e000      	b.n	800f78a <xQueueGenericSendFromISR+0x42>
 800f788:	2300      	movs	r3, #0
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d10a      	bne.n	800f7a4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800f78e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f792:	f383 8811 	msr	BASEPRI, r3
 800f796:	f3bf 8f6f 	isb	sy
 800f79a:	f3bf 8f4f 	dsb	sy
 800f79e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800f7a0:	bf00      	nop
 800f7a2:	e7fe      	b.n	800f7a2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f7a4:	683b      	ldr	r3, [r7, #0]
 800f7a6:	2b02      	cmp	r3, #2
 800f7a8:	d103      	bne.n	800f7b2 <xQueueGenericSendFromISR+0x6a>
 800f7aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f7ae:	2b01      	cmp	r3, #1
 800f7b0:	d101      	bne.n	800f7b6 <xQueueGenericSendFromISR+0x6e>
 800f7b2:	2301      	movs	r3, #1
 800f7b4:	e000      	b.n	800f7b8 <xQueueGenericSendFromISR+0x70>
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d10a      	bne.n	800f7d2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800f7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7c0:	f383 8811 	msr	BASEPRI, r3
 800f7c4:	f3bf 8f6f 	isb	sy
 800f7c8:	f3bf 8f4f 	dsb	sy
 800f7cc:	623b      	str	r3, [r7, #32]
}
 800f7ce:	bf00      	nop
 800f7d0:	e7fe      	b.n	800f7d0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f7d2:	f001 ff01 	bl	80115d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f7d6:	f3ef 8211 	mrs	r2, BASEPRI
 800f7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7de:	f383 8811 	msr	BASEPRI, r3
 800f7e2:	f3bf 8f6f 	isb	sy
 800f7e6:	f3bf 8f4f 	dsb	sy
 800f7ea:	61fa      	str	r2, [r7, #28]
 800f7ec:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f7ee:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f7f0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f7f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f7f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f7fa:	429a      	cmp	r2, r3
 800f7fc:	d302      	bcc.n	800f804 <xQueueGenericSendFromISR+0xbc>
 800f7fe:	683b      	ldr	r3, [r7, #0]
 800f800:	2b02      	cmp	r3, #2
 800f802:	d12f      	bne.n	800f864 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f806:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f80a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f80e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f812:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f814:	683a      	ldr	r2, [r7, #0]
 800f816:	68b9      	ldr	r1, [r7, #8]
 800f818:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f81a:	f000 f911 	bl	800fa40 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f81e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800f822:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f826:	d112      	bne.n	800f84e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f82a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	d016      	beq.n	800f85e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f832:	3324      	adds	r3, #36	; 0x24
 800f834:	4618      	mov	r0, r3
 800f836:	f000 fed1 	bl	80105dc <xTaskRemoveFromEventList>
 800f83a:	4603      	mov	r3, r0
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d00e      	beq.n	800f85e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d00b      	beq.n	800f85e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	2201      	movs	r2, #1
 800f84a:	601a      	str	r2, [r3, #0]
 800f84c:	e007      	b.n	800f85e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f84e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800f852:	3301      	adds	r3, #1
 800f854:	b2db      	uxtb	r3, r3
 800f856:	b25a      	sxtb	r2, r3
 800f858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f85a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f85e:	2301      	movs	r3, #1
 800f860:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800f862:	e001      	b.n	800f868 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f864:	2300      	movs	r3, #0
 800f866:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f86a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f86c:	697b      	ldr	r3, [r7, #20]
 800f86e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f872:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f874:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800f876:	4618      	mov	r0, r3
 800f878:	3740      	adds	r7, #64	; 0x40
 800f87a:	46bd      	mov	sp, r7
 800f87c:	bd80      	pop	{r7, pc}
	...

0800f880 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f880:	b580      	push	{r7, lr}
 800f882:	b08c      	sub	sp, #48	; 0x30
 800f884:	af00      	add	r7, sp, #0
 800f886:	60f8      	str	r0, [r7, #12]
 800f888:	60b9      	str	r1, [r7, #8]
 800f88a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f88c:	2300      	movs	r3, #0
 800f88e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f896:	2b00      	cmp	r3, #0
 800f898:	d10a      	bne.n	800f8b0 <xQueueReceive+0x30>
	__asm volatile
 800f89a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f89e:	f383 8811 	msr	BASEPRI, r3
 800f8a2:	f3bf 8f6f 	isb	sy
 800f8a6:	f3bf 8f4f 	dsb	sy
 800f8aa:	623b      	str	r3, [r7, #32]
}
 800f8ac:	bf00      	nop
 800f8ae:	e7fe      	b.n	800f8ae <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f8b0:	68bb      	ldr	r3, [r7, #8]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d103      	bne.n	800f8be <xQueueReceive+0x3e>
 800f8b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d101      	bne.n	800f8c2 <xQueueReceive+0x42>
 800f8be:	2301      	movs	r3, #1
 800f8c0:	e000      	b.n	800f8c4 <xQueueReceive+0x44>
 800f8c2:	2300      	movs	r3, #0
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d10a      	bne.n	800f8de <xQueueReceive+0x5e>
	__asm volatile
 800f8c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8cc:	f383 8811 	msr	BASEPRI, r3
 800f8d0:	f3bf 8f6f 	isb	sy
 800f8d4:	f3bf 8f4f 	dsb	sy
 800f8d8:	61fb      	str	r3, [r7, #28]
}
 800f8da:	bf00      	nop
 800f8dc:	e7fe      	b.n	800f8dc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f8de:	f001 f83b 	bl	8010958 <xTaskGetSchedulerState>
 800f8e2:	4603      	mov	r3, r0
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d102      	bne.n	800f8ee <xQueueReceive+0x6e>
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	d101      	bne.n	800f8f2 <xQueueReceive+0x72>
 800f8ee:	2301      	movs	r3, #1
 800f8f0:	e000      	b.n	800f8f4 <xQueueReceive+0x74>
 800f8f2:	2300      	movs	r3, #0
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d10a      	bne.n	800f90e <xQueueReceive+0x8e>
	__asm volatile
 800f8f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8fc:	f383 8811 	msr	BASEPRI, r3
 800f900:	f3bf 8f6f 	isb	sy
 800f904:	f3bf 8f4f 	dsb	sy
 800f908:	61bb      	str	r3, [r7, #24]
}
 800f90a:	bf00      	nop
 800f90c:	e7fe      	b.n	800f90c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f90e:	f001 fd81 	bl	8011414 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f916:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d01f      	beq.n	800f95e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f91e:	68b9      	ldr	r1, [r7, #8]
 800f920:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f922:	f000 f8f7 	bl	800fb14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f928:	1e5a      	subs	r2, r3, #1
 800f92a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f92c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f92e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f930:	691b      	ldr	r3, [r3, #16]
 800f932:	2b00      	cmp	r3, #0
 800f934:	d00f      	beq.n	800f956 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f938:	3310      	adds	r3, #16
 800f93a:	4618      	mov	r0, r3
 800f93c:	f000 fe4e 	bl	80105dc <xTaskRemoveFromEventList>
 800f940:	4603      	mov	r3, r0
 800f942:	2b00      	cmp	r3, #0
 800f944:	d007      	beq.n	800f956 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f946:	4b3d      	ldr	r3, [pc, #244]	; (800fa3c <xQueueReceive+0x1bc>)
 800f948:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f94c:	601a      	str	r2, [r3, #0]
 800f94e:	f3bf 8f4f 	dsb	sy
 800f952:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f956:	f001 fd8d 	bl	8011474 <vPortExitCritical>
				return pdPASS;
 800f95a:	2301      	movs	r3, #1
 800f95c:	e069      	b.n	800fa32 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	2b00      	cmp	r3, #0
 800f962:	d103      	bne.n	800f96c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f964:	f001 fd86 	bl	8011474 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f968:	2300      	movs	r3, #0
 800f96a:	e062      	b.n	800fa32 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f96c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d106      	bne.n	800f980 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f972:	f107 0310 	add.w	r3, r7, #16
 800f976:	4618      	mov	r0, r3
 800f978:	f000 fe94 	bl	80106a4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f97c:	2301      	movs	r3, #1
 800f97e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f980:	f001 fd78 	bl	8011474 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f984:	f000 fc06 	bl	8010194 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f988:	f001 fd44 	bl	8011414 <vPortEnterCritical>
 800f98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f98e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f992:	b25b      	sxtb	r3, r3
 800f994:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f998:	d103      	bne.n	800f9a2 <xQueueReceive+0x122>
 800f99a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f99c:	2200      	movs	r2, #0
 800f99e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f9a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f9a8:	b25b      	sxtb	r3, r3
 800f9aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9ae:	d103      	bne.n	800f9b8 <xQueueReceive+0x138>
 800f9b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f9b8:	f001 fd5c 	bl	8011474 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f9bc:	1d3a      	adds	r2, r7, #4
 800f9be:	f107 0310 	add.w	r3, r7, #16
 800f9c2:	4611      	mov	r1, r2
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	f000 fe83 	bl	80106d0 <xTaskCheckForTimeOut>
 800f9ca:	4603      	mov	r3, r0
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d123      	bne.n	800fa18 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f9d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f9d2:	f000 f917 	bl	800fc04 <prvIsQueueEmpty>
 800f9d6:	4603      	mov	r3, r0
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d017      	beq.n	800fa0c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9de:	3324      	adds	r3, #36	; 0x24
 800f9e0:	687a      	ldr	r2, [r7, #4]
 800f9e2:	4611      	mov	r1, r2
 800f9e4:	4618      	mov	r0, r3
 800f9e6:	f000 fda9 	bl	801053c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f9ea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f9ec:	f000 f8b8 	bl	800fb60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f9f0:	f000 fbde 	bl	80101b0 <xTaskResumeAll>
 800f9f4:	4603      	mov	r3, r0
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d189      	bne.n	800f90e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800f9fa:	4b10      	ldr	r3, [pc, #64]	; (800fa3c <xQueueReceive+0x1bc>)
 800f9fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa00:	601a      	str	r2, [r3, #0]
 800fa02:	f3bf 8f4f 	dsb	sy
 800fa06:	f3bf 8f6f 	isb	sy
 800fa0a:	e780      	b.n	800f90e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800fa0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fa0e:	f000 f8a7 	bl	800fb60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fa12:	f000 fbcd 	bl	80101b0 <xTaskResumeAll>
 800fa16:	e77a      	b.n	800f90e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800fa18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fa1a:	f000 f8a1 	bl	800fb60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fa1e:	f000 fbc7 	bl	80101b0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800fa22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fa24:	f000 f8ee 	bl	800fc04 <prvIsQueueEmpty>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	f43f af6f 	beq.w	800f90e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800fa30:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800fa32:	4618      	mov	r0, r3
 800fa34:	3730      	adds	r7, #48	; 0x30
 800fa36:	46bd      	mov	sp, r7
 800fa38:	bd80      	pop	{r7, pc}
 800fa3a:	bf00      	nop
 800fa3c:	e000ed04 	.word	0xe000ed04

0800fa40 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fa40:	b580      	push	{r7, lr}
 800fa42:	b086      	sub	sp, #24
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	60f8      	str	r0, [r7, #12]
 800fa48:	60b9      	str	r1, [r7, #8]
 800fa4a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fa4c:	2300      	movs	r3, #0
 800fa4e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fa54:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d10d      	bne.n	800fa7a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d14d      	bne.n	800fb02 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	689b      	ldr	r3, [r3, #8]
 800fa6a:	4618      	mov	r0, r3
 800fa6c:	f000 ff92 	bl	8010994 <xTaskPriorityDisinherit>
 800fa70:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	2200      	movs	r2, #0
 800fa76:	609a      	str	r2, [r3, #8]
 800fa78:	e043      	b.n	800fb02 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d119      	bne.n	800fab4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	6858      	ldr	r0, [r3, #4]
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa88:	461a      	mov	r2, r3
 800fa8a:	68b9      	ldr	r1, [r7, #8]
 800fa8c:	f001 ff18 	bl	80118c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	685a      	ldr	r2, [r3, #4]
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa98:	441a      	add	r2, r3
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	685a      	ldr	r2, [r3, #4]
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	689b      	ldr	r3, [r3, #8]
 800faa6:	429a      	cmp	r2, r3
 800faa8:	d32b      	bcc.n	800fb02 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800faaa:	68fb      	ldr	r3, [r7, #12]
 800faac:	681a      	ldr	r2, [r3, #0]
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	605a      	str	r2, [r3, #4]
 800fab2:	e026      	b.n	800fb02 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	68d8      	ldr	r0, [r3, #12]
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fabc:	461a      	mov	r2, r3
 800fabe:	68b9      	ldr	r1, [r7, #8]
 800fac0:	f001 fefe 	bl	80118c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	68da      	ldr	r2, [r3, #12]
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800facc:	425b      	negs	r3, r3
 800face:	441a      	add	r2, r3
 800fad0:	68fb      	ldr	r3, [r7, #12]
 800fad2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	68da      	ldr	r2, [r3, #12]
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	429a      	cmp	r2, r3
 800fade:	d207      	bcs.n	800faf0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	689a      	ldr	r2, [r3, #8]
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fae8:	425b      	negs	r3, r3
 800faea:	441a      	add	r2, r3
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	2b02      	cmp	r3, #2
 800faf4:	d105      	bne.n	800fb02 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800faf6:	693b      	ldr	r3, [r7, #16]
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d002      	beq.n	800fb02 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fafc:	693b      	ldr	r3, [r7, #16]
 800fafe:	3b01      	subs	r3, #1
 800fb00:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fb02:	693b      	ldr	r3, [r7, #16]
 800fb04:	1c5a      	adds	r2, r3, #1
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800fb0a:	697b      	ldr	r3, [r7, #20]
}
 800fb0c:	4618      	mov	r0, r3
 800fb0e:	3718      	adds	r7, #24
 800fb10:	46bd      	mov	sp, r7
 800fb12:	bd80      	pop	{r7, pc}

0800fb14 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fb14:	b580      	push	{r7, lr}
 800fb16:	b082      	sub	sp, #8
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
 800fb1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d018      	beq.n	800fb58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	68da      	ldr	r2, [r3, #12]
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb2e:	441a      	add	r2, r3
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	68da      	ldr	r2, [r3, #12]
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	689b      	ldr	r3, [r3, #8]
 800fb3c:	429a      	cmp	r2, r3
 800fb3e:	d303      	bcc.n	800fb48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	681a      	ldr	r2, [r3, #0]
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	68d9      	ldr	r1, [r3, #12]
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb50:	461a      	mov	r2, r3
 800fb52:	6838      	ldr	r0, [r7, #0]
 800fb54:	f001 feb4 	bl	80118c0 <memcpy>
	}
}
 800fb58:	bf00      	nop
 800fb5a:	3708      	adds	r7, #8
 800fb5c:	46bd      	mov	sp, r7
 800fb5e:	bd80      	pop	{r7, pc}

0800fb60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b084      	sub	sp, #16
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fb68:	f001 fc54 	bl	8011414 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fb72:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fb74:	e011      	b.n	800fb9a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d012      	beq.n	800fba4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	3324      	adds	r3, #36	; 0x24
 800fb82:	4618      	mov	r0, r3
 800fb84:	f000 fd2a 	bl	80105dc <xTaskRemoveFromEventList>
 800fb88:	4603      	mov	r3, r0
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d001      	beq.n	800fb92 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fb8e:	f000 fe01 	bl	8010794 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fb92:	7bfb      	ldrb	r3, [r7, #15]
 800fb94:	3b01      	subs	r3, #1
 800fb96:	b2db      	uxtb	r3, r3
 800fb98:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fb9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	dce9      	bgt.n	800fb76 <prvUnlockQueue+0x16>
 800fba2:	e000      	b.n	800fba6 <prvUnlockQueue+0x46>
					break;
 800fba4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	22ff      	movs	r2, #255	; 0xff
 800fbaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800fbae:	f001 fc61 	bl	8011474 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fbb2:	f001 fc2f 	bl	8011414 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fbbc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fbbe:	e011      	b.n	800fbe4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	691b      	ldr	r3, [r3, #16]
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d012      	beq.n	800fbee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	3310      	adds	r3, #16
 800fbcc:	4618      	mov	r0, r3
 800fbce:	f000 fd05 	bl	80105dc <xTaskRemoveFromEventList>
 800fbd2:	4603      	mov	r3, r0
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d001      	beq.n	800fbdc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fbd8:	f000 fddc 	bl	8010794 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fbdc:	7bbb      	ldrb	r3, [r7, #14]
 800fbde:	3b01      	subs	r3, #1
 800fbe0:	b2db      	uxtb	r3, r3
 800fbe2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fbe4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	dce9      	bgt.n	800fbc0 <prvUnlockQueue+0x60>
 800fbec:	e000      	b.n	800fbf0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fbee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	22ff      	movs	r2, #255	; 0xff
 800fbf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800fbf8:	f001 fc3c 	bl	8011474 <vPortExitCritical>
}
 800fbfc:	bf00      	nop
 800fbfe:	3710      	adds	r7, #16
 800fc00:	46bd      	mov	sp, r7
 800fc02:	bd80      	pop	{r7, pc}

0800fc04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fc04:	b580      	push	{r7, lr}
 800fc06:	b084      	sub	sp, #16
 800fc08:	af00      	add	r7, sp, #0
 800fc0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc0c:	f001 fc02 	bl	8011414 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d102      	bne.n	800fc1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fc18:	2301      	movs	r3, #1
 800fc1a:	60fb      	str	r3, [r7, #12]
 800fc1c:	e001      	b.n	800fc22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fc1e:	2300      	movs	r3, #0
 800fc20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc22:	f001 fc27 	bl	8011474 <vPortExitCritical>

	return xReturn;
 800fc26:	68fb      	ldr	r3, [r7, #12]
}
 800fc28:	4618      	mov	r0, r3
 800fc2a:	3710      	adds	r7, #16
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	bd80      	pop	{r7, pc}

0800fc30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fc30:	b580      	push	{r7, lr}
 800fc32:	b084      	sub	sp, #16
 800fc34:	af00      	add	r7, sp, #0
 800fc36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fc38:	f001 fbec 	bl	8011414 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fc44:	429a      	cmp	r2, r3
 800fc46:	d102      	bne.n	800fc4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fc48:	2301      	movs	r3, #1
 800fc4a:	60fb      	str	r3, [r7, #12]
 800fc4c:	e001      	b.n	800fc52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fc4e:	2300      	movs	r3, #0
 800fc50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fc52:	f001 fc0f 	bl	8011474 <vPortExitCritical>

	return xReturn;
 800fc56:	68fb      	ldr	r3, [r7, #12]
}
 800fc58:	4618      	mov	r0, r3
 800fc5a:	3710      	adds	r7, #16
 800fc5c:	46bd      	mov	sp, r7
 800fc5e:	bd80      	pop	{r7, pc}

0800fc60 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fc60:	b480      	push	{r7}
 800fc62:	b085      	sub	sp, #20
 800fc64:	af00      	add	r7, sp, #0
 800fc66:	6078      	str	r0, [r7, #4]
 800fc68:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	60fb      	str	r3, [r7, #12]
 800fc6e:	e014      	b.n	800fc9a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fc70:	4a0f      	ldr	r2, [pc, #60]	; (800fcb0 <vQueueAddToRegistry+0x50>)
 800fc72:	68fb      	ldr	r3, [r7, #12]
 800fc74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d10b      	bne.n	800fc94 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fc7c:	490c      	ldr	r1, [pc, #48]	; (800fcb0 <vQueueAddToRegistry+0x50>)
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	683a      	ldr	r2, [r7, #0]
 800fc82:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fc86:	4a0a      	ldr	r2, [pc, #40]	; (800fcb0 <vQueueAddToRegistry+0x50>)
 800fc88:	68fb      	ldr	r3, [r7, #12]
 800fc8a:	00db      	lsls	r3, r3, #3
 800fc8c:	4413      	add	r3, r2
 800fc8e:	687a      	ldr	r2, [r7, #4]
 800fc90:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800fc92:	e006      	b.n	800fca2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	3301      	adds	r3, #1
 800fc98:	60fb      	str	r3, [r7, #12]
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	2b07      	cmp	r3, #7
 800fc9e:	d9e7      	bls.n	800fc70 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fca0:	bf00      	nop
 800fca2:	bf00      	nop
 800fca4:	3714      	adds	r7, #20
 800fca6:	46bd      	mov	sp, r7
 800fca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcac:	4770      	bx	lr
 800fcae:	bf00      	nop
 800fcb0:	20008db0 	.word	0x20008db0

0800fcb4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fcb4:	b580      	push	{r7, lr}
 800fcb6:	b086      	sub	sp, #24
 800fcb8:	af00      	add	r7, sp, #0
 800fcba:	60f8      	str	r0, [r7, #12]
 800fcbc:	60b9      	str	r1, [r7, #8]
 800fcbe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fcc4:	f001 fba6 	bl	8011414 <vPortEnterCritical>
 800fcc8:	697b      	ldr	r3, [r7, #20]
 800fcca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fcce:	b25b      	sxtb	r3, r3
 800fcd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcd4:	d103      	bne.n	800fcde <vQueueWaitForMessageRestricted+0x2a>
 800fcd6:	697b      	ldr	r3, [r7, #20]
 800fcd8:	2200      	movs	r2, #0
 800fcda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800fcde:	697b      	ldr	r3, [r7, #20]
 800fce0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fce4:	b25b      	sxtb	r3, r3
 800fce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcea:	d103      	bne.n	800fcf4 <vQueueWaitForMessageRestricted+0x40>
 800fcec:	697b      	ldr	r3, [r7, #20]
 800fcee:	2200      	movs	r2, #0
 800fcf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800fcf4:	f001 fbbe 	bl	8011474 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fcf8:	697b      	ldr	r3, [r7, #20]
 800fcfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d106      	bne.n	800fd0e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fd00:	697b      	ldr	r3, [r7, #20]
 800fd02:	3324      	adds	r3, #36	; 0x24
 800fd04:	687a      	ldr	r2, [r7, #4]
 800fd06:	68b9      	ldr	r1, [r7, #8]
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f000 fc3b 	bl	8010584 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fd0e:	6978      	ldr	r0, [r7, #20]
 800fd10:	f7ff ff26 	bl	800fb60 <prvUnlockQueue>
	}
 800fd14:	bf00      	nop
 800fd16:	3718      	adds	r7, #24
 800fd18:	46bd      	mov	sp, r7
 800fd1a:	bd80      	pop	{r7, pc}

0800fd1c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b08e      	sub	sp, #56	; 0x38
 800fd20:	af04      	add	r7, sp, #16
 800fd22:	60f8      	str	r0, [r7, #12]
 800fd24:	60b9      	str	r1, [r7, #8]
 800fd26:	607a      	str	r2, [r7, #4]
 800fd28:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fd2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d10a      	bne.n	800fd46 <xTaskCreateStatic+0x2a>
	__asm volatile
 800fd30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd34:	f383 8811 	msr	BASEPRI, r3
 800fd38:	f3bf 8f6f 	isb	sy
 800fd3c:	f3bf 8f4f 	dsb	sy
 800fd40:	623b      	str	r3, [r7, #32]
}
 800fd42:	bf00      	nop
 800fd44:	e7fe      	b.n	800fd44 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800fd46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d10a      	bne.n	800fd62 <xTaskCreateStatic+0x46>
	__asm volatile
 800fd4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd50:	f383 8811 	msr	BASEPRI, r3
 800fd54:	f3bf 8f6f 	isb	sy
 800fd58:	f3bf 8f4f 	dsb	sy
 800fd5c:	61fb      	str	r3, [r7, #28]
}
 800fd5e:	bf00      	nop
 800fd60:	e7fe      	b.n	800fd60 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fd62:	235c      	movs	r3, #92	; 0x5c
 800fd64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fd66:	693b      	ldr	r3, [r7, #16]
 800fd68:	2b5c      	cmp	r3, #92	; 0x5c
 800fd6a:	d00a      	beq.n	800fd82 <xTaskCreateStatic+0x66>
	__asm volatile
 800fd6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd70:	f383 8811 	msr	BASEPRI, r3
 800fd74:	f3bf 8f6f 	isb	sy
 800fd78:	f3bf 8f4f 	dsb	sy
 800fd7c:	61bb      	str	r3, [r7, #24]
}
 800fd7e:	bf00      	nop
 800fd80:	e7fe      	b.n	800fd80 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fd82:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fd84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d01e      	beq.n	800fdc8 <xTaskCreateStatic+0xac>
 800fd8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d01b      	beq.n	800fdc8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fd90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd92:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fd94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fd98:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fd9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd9c:	2202      	movs	r2, #2
 800fd9e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fda2:	2300      	movs	r3, #0
 800fda4:	9303      	str	r3, [sp, #12]
 800fda6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fda8:	9302      	str	r3, [sp, #8]
 800fdaa:	f107 0314 	add.w	r3, r7, #20
 800fdae:	9301      	str	r3, [sp, #4]
 800fdb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdb2:	9300      	str	r3, [sp, #0]
 800fdb4:	683b      	ldr	r3, [r7, #0]
 800fdb6:	687a      	ldr	r2, [r7, #4]
 800fdb8:	68b9      	ldr	r1, [r7, #8]
 800fdba:	68f8      	ldr	r0, [r7, #12]
 800fdbc:	f000 f850 	bl	800fe60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fdc0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fdc2:	f000 f8dd 	bl	800ff80 <prvAddNewTaskToReadyList>
 800fdc6:	e001      	b.n	800fdcc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800fdc8:	2300      	movs	r3, #0
 800fdca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fdcc:	697b      	ldr	r3, [r7, #20]
	}
 800fdce:	4618      	mov	r0, r3
 800fdd0:	3728      	adds	r7, #40	; 0x28
 800fdd2:	46bd      	mov	sp, r7
 800fdd4:	bd80      	pop	{r7, pc}

0800fdd6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fdd6:	b580      	push	{r7, lr}
 800fdd8:	b08c      	sub	sp, #48	; 0x30
 800fdda:	af04      	add	r7, sp, #16
 800fddc:	60f8      	str	r0, [r7, #12]
 800fdde:	60b9      	str	r1, [r7, #8]
 800fde0:	603b      	str	r3, [r7, #0]
 800fde2:	4613      	mov	r3, r2
 800fde4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fde6:	88fb      	ldrh	r3, [r7, #6]
 800fde8:	009b      	lsls	r3, r3, #2
 800fdea:	4618      	mov	r0, r3
 800fdec:	f001 fc34 	bl	8011658 <pvPortMalloc>
 800fdf0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fdf2:	697b      	ldr	r3, [r7, #20]
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d00e      	beq.n	800fe16 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fdf8:	205c      	movs	r0, #92	; 0x5c
 800fdfa:	f001 fc2d 	bl	8011658 <pvPortMalloc>
 800fdfe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fe00:	69fb      	ldr	r3, [r7, #28]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d003      	beq.n	800fe0e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fe06:	69fb      	ldr	r3, [r7, #28]
 800fe08:	697a      	ldr	r2, [r7, #20]
 800fe0a:	631a      	str	r2, [r3, #48]	; 0x30
 800fe0c:	e005      	b.n	800fe1a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fe0e:	6978      	ldr	r0, [r7, #20]
 800fe10:	f001 fcb0 	bl	8011774 <vPortFree>
 800fe14:	e001      	b.n	800fe1a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fe16:	2300      	movs	r3, #0
 800fe18:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fe1a:	69fb      	ldr	r3, [r7, #28]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d017      	beq.n	800fe50 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fe20:	69fb      	ldr	r3, [r7, #28]
 800fe22:	2200      	movs	r2, #0
 800fe24:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fe28:	88fa      	ldrh	r2, [r7, #6]
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	9303      	str	r3, [sp, #12]
 800fe2e:	69fb      	ldr	r3, [r7, #28]
 800fe30:	9302      	str	r3, [sp, #8]
 800fe32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe34:	9301      	str	r3, [sp, #4]
 800fe36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe38:	9300      	str	r3, [sp, #0]
 800fe3a:	683b      	ldr	r3, [r7, #0]
 800fe3c:	68b9      	ldr	r1, [r7, #8]
 800fe3e:	68f8      	ldr	r0, [r7, #12]
 800fe40:	f000 f80e 	bl	800fe60 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fe44:	69f8      	ldr	r0, [r7, #28]
 800fe46:	f000 f89b 	bl	800ff80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	61bb      	str	r3, [r7, #24]
 800fe4e:	e002      	b.n	800fe56 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fe50:	f04f 33ff 	mov.w	r3, #4294967295
 800fe54:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fe56:	69bb      	ldr	r3, [r7, #24]
	}
 800fe58:	4618      	mov	r0, r3
 800fe5a:	3720      	adds	r7, #32
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	bd80      	pop	{r7, pc}

0800fe60 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b088      	sub	sp, #32
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	60f8      	str	r0, [r7, #12]
 800fe68:	60b9      	str	r1, [r7, #8]
 800fe6a:	607a      	str	r2, [r7, #4]
 800fe6c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fe6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe70:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	009b      	lsls	r3, r3, #2
 800fe76:	461a      	mov	r2, r3
 800fe78:	21a5      	movs	r1, #165	; 0xa5
 800fe7a:	f001 fd2f 	bl	80118dc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fe7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800fe88:	3b01      	subs	r3, #1
 800fe8a:	009b      	lsls	r3, r3, #2
 800fe8c:	4413      	add	r3, r2
 800fe8e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fe90:	69bb      	ldr	r3, [r7, #24]
 800fe92:	f023 0307 	bic.w	r3, r3, #7
 800fe96:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fe98:	69bb      	ldr	r3, [r7, #24]
 800fe9a:	f003 0307 	and.w	r3, r3, #7
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d00a      	beq.n	800feb8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800fea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fea6:	f383 8811 	msr	BASEPRI, r3
 800feaa:	f3bf 8f6f 	isb	sy
 800feae:	f3bf 8f4f 	dsb	sy
 800feb2:	617b      	str	r3, [r7, #20]
}
 800feb4:	bf00      	nop
 800feb6:	e7fe      	b.n	800feb6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800feb8:	68bb      	ldr	r3, [r7, #8]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d01f      	beq.n	800fefe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800febe:	2300      	movs	r3, #0
 800fec0:	61fb      	str	r3, [r7, #28]
 800fec2:	e012      	b.n	800feea <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fec4:	68ba      	ldr	r2, [r7, #8]
 800fec6:	69fb      	ldr	r3, [r7, #28]
 800fec8:	4413      	add	r3, r2
 800feca:	7819      	ldrb	r1, [r3, #0]
 800fecc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fece:	69fb      	ldr	r3, [r7, #28]
 800fed0:	4413      	add	r3, r2
 800fed2:	3334      	adds	r3, #52	; 0x34
 800fed4:	460a      	mov	r2, r1
 800fed6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fed8:	68ba      	ldr	r2, [r7, #8]
 800feda:	69fb      	ldr	r3, [r7, #28]
 800fedc:	4413      	add	r3, r2
 800fede:	781b      	ldrb	r3, [r3, #0]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d006      	beq.n	800fef2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fee4:	69fb      	ldr	r3, [r7, #28]
 800fee6:	3301      	adds	r3, #1
 800fee8:	61fb      	str	r3, [r7, #28]
 800feea:	69fb      	ldr	r3, [r7, #28]
 800feec:	2b0f      	cmp	r3, #15
 800feee:	d9e9      	bls.n	800fec4 <prvInitialiseNewTask+0x64>
 800fef0:	e000      	b.n	800fef4 <prvInitialiseNewTask+0x94>
			{
				break;
 800fef2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fef6:	2200      	movs	r2, #0
 800fef8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800fefc:	e003      	b.n	800ff06 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fefe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff00:	2200      	movs	r2, #0
 800ff02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ff06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff08:	2b37      	cmp	r3, #55	; 0x37
 800ff0a:	d901      	bls.n	800ff10 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ff0c:	2337      	movs	r3, #55	; 0x37
 800ff0e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ff10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ff14:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ff16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff18:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ff1a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ff1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff1e:	2200      	movs	r2, #0
 800ff20:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ff22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff24:	3304      	adds	r3, #4
 800ff26:	4618      	mov	r0, r3
 800ff28:	f7ff f978 	bl	800f21c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ff2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff2e:	3318      	adds	r3, #24
 800ff30:	4618      	mov	r0, r3
 800ff32:	f7ff f973 	bl	800f21c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ff36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff3a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ff3e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ff42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff44:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ff46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff4a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ff4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff4e:	2200      	movs	r2, #0
 800ff50:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ff52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff54:	2200      	movs	r2, #0
 800ff56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ff5a:	683a      	ldr	r2, [r7, #0]
 800ff5c:	68f9      	ldr	r1, [r7, #12]
 800ff5e:	69b8      	ldr	r0, [r7, #24]
 800ff60:	f001 f928 	bl	80111b4 <pxPortInitialiseStack>
 800ff64:	4602      	mov	r2, r0
 800ff66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ff68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ff6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d002      	beq.n	800ff76 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ff70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ff74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ff76:	bf00      	nop
 800ff78:	3720      	adds	r7, #32
 800ff7a:	46bd      	mov	sp, r7
 800ff7c:	bd80      	pop	{r7, pc}
	...

0800ff80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ff80:	b580      	push	{r7, lr}
 800ff82:	b082      	sub	sp, #8
 800ff84:	af00      	add	r7, sp, #0
 800ff86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ff88:	f001 fa44 	bl	8011414 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ff8c:	4b2d      	ldr	r3, [pc, #180]	; (8010044 <prvAddNewTaskToReadyList+0xc4>)
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	3301      	adds	r3, #1
 800ff92:	4a2c      	ldr	r2, [pc, #176]	; (8010044 <prvAddNewTaskToReadyList+0xc4>)
 800ff94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ff96:	4b2c      	ldr	r3, [pc, #176]	; (8010048 <prvAddNewTaskToReadyList+0xc8>)
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d109      	bne.n	800ffb2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ff9e:	4a2a      	ldr	r2, [pc, #168]	; (8010048 <prvAddNewTaskToReadyList+0xc8>)
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ffa4:	4b27      	ldr	r3, [pc, #156]	; (8010044 <prvAddNewTaskToReadyList+0xc4>)
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	2b01      	cmp	r3, #1
 800ffaa:	d110      	bne.n	800ffce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ffac:	f000 fc16 	bl	80107dc <prvInitialiseTaskLists>
 800ffb0:	e00d      	b.n	800ffce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ffb2:	4b26      	ldr	r3, [pc, #152]	; (801004c <prvAddNewTaskToReadyList+0xcc>)
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d109      	bne.n	800ffce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ffba:	4b23      	ldr	r3, [pc, #140]	; (8010048 <prvAddNewTaskToReadyList+0xc8>)
 800ffbc:	681b      	ldr	r3, [r3, #0]
 800ffbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffc4:	429a      	cmp	r2, r3
 800ffc6:	d802      	bhi.n	800ffce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ffc8:	4a1f      	ldr	r2, [pc, #124]	; (8010048 <prvAddNewTaskToReadyList+0xc8>)
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ffce:	4b20      	ldr	r3, [pc, #128]	; (8010050 <prvAddNewTaskToReadyList+0xd0>)
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	3301      	adds	r3, #1
 800ffd4:	4a1e      	ldr	r2, [pc, #120]	; (8010050 <prvAddNewTaskToReadyList+0xd0>)
 800ffd6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ffd8:	4b1d      	ldr	r3, [pc, #116]	; (8010050 <prvAddNewTaskToReadyList+0xd0>)
 800ffda:	681a      	ldr	r2, [r3, #0]
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ffe4:	4b1b      	ldr	r3, [pc, #108]	; (8010054 <prvAddNewTaskToReadyList+0xd4>)
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	429a      	cmp	r2, r3
 800ffea:	d903      	bls.n	800fff4 <prvAddNewTaskToReadyList+0x74>
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fff0:	4a18      	ldr	r2, [pc, #96]	; (8010054 <prvAddNewTaskToReadyList+0xd4>)
 800fff2:	6013      	str	r3, [r2, #0]
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fff8:	4613      	mov	r3, r2
 800fffa:	009b      	lsls	r3, r3, #2
 800fffc:	4413      	add	r3, r2
 800fffe:	009b      	lsls	r3, r3, #2
 8010000:	4a15      	ldr	r2, [pc, #84]	; (8010058 <prvAddNewTaskToReadyList+0xd8>)
 8010002:	441a      	add	r2, r3
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	3304      	adds	r3, #4
 8010008:	4619      	mov	r1, r3
 801000a:	4610      	mov	r0, r2
 801000c:	f7ff f913 	bl	800f236 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010010:	f001 fa30 	bl	8011474 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010014:	4b0d      	ldr	r3, [pc, #52]	; (801004c <prvAddNewTaskToReadyList+0xcc>)
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d00e      	beq.n	801003a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801001c:	4b0a      	ldr	r3, [pc, #40]	; (8010048 <prvAddNewTaskToReadyList+0xc8>)
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010026:	429a      	cmp	r2, r3
 8010028:	d207      	bcs.n	801003a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801002a:	4b0c      	ldr	r3, [pc, #48]	; (801005c <prvAddNewTaskToReadyList+0xdc>)
 801002c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010030:	601a      	str	r2, [r3, #0]
 8010032:	f3bf 8f4f 	dsb	sy
 8010036:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801003a:	bf00      	nop
 801003c:	3708      	adds	r7, #8
 801003e:	46bd      	mov	sp, r7
 8010040:	bd80      	pop	{r7, pc}
 8010042:	bf00      	nop
 8010044:	2000122c 	.word	0x2000122c
 8010048:	20000d58 	.word	0x20000d58
 801004c:	20001238 	.word	0x20001238
 8010050:	20001248 	.word	0x20001248
 8010054:	20001234 	.word	0x20001234
 8010058:	20000d5c 	.word	0x20000d5c
 801005c:	e000ed04 	.word	0xe000ed04

08010060 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010060:	b580      	push	{r7, lr}
 8010062:	b084      	sub	sp, #16
 8010064:	af00      	add	r7, sp, #0
 8010066:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010068:	2300      	movs	r3, #0
 801006a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d017      	beq.n	80100a2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010072:	4b13      	ldr	r3, [pc, #76]	; (80100c0 <vTaskDelay+0x60>)
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	2b00      	cmp	r3, #0
 8010078:	d00a      	beq.n	8010090 <vTaskDelay+0x30>
	__asm volatile
 801007a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801007e:	f383 8811 	msr	BASEPRI, r3
 8010082:	f3bf 8f6f 	isb	sy
 8010086:	f3bf 8f4f 	dsb	sy
 801008a:	60bb      	str	r3, [r7, #8]
}
 801008c:	bf00      	nop
 801008e:	e7fe      	b.n	801008e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010090:	f000 f880 	bl	8010194 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010094:	2100      	movs	r1, #0
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 fcea 	bl	8010a70 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801009c:	f000 f888 	bl	80101b0 <xTaskResumeAll>
 80100a0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d107      	bne.n	80100b8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80100a8:	4b06      	ldr	r3, [pc, #24]	; (80100c4 <vTaskDelay+0x64>)
 80100aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80100ae:	601a      	str	r2, [r3, #0]
 80100b0:	f3bf 8f4f 	dsb	sy
 80100b4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80100b8:	bf00      	nop
 80100ba:	3710      	adds	r7, #16
 80100bc:	46bd      	mov	sp, r7
 80100be:	bd80      	pop	{r7, pc}
 80100c0:	20001254 	.word	0x20001254
 80100c4:	e000ed04 	.word	0xe000ed04

080100c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80100c8:	b580      	push	{r7, lr}
 80100ca:	b08a      	sub	sp, #40	; 0x28
 80100cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80100ce:	2300      	movs	r3, #0
 80100d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80100d2:	2300      	movs	r3, #0
 80100d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80100d6:	463a      	mov	r2, r7
 80100d8:	1d39      	adds	r1, r7, #4
 80100da:	f107 0308 	add.w	r3, r7, #8
 80100de:	4618      	mov	r0, r3
 80100e0:	f7ff f848 	bl	800f174 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80100e4:	6839      	ldr	r1, [r7, #0]
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	68ba      	ldr	r2, [r7, #8]
 80100ea:	9202      	str	r2, [sp, #8]
 80100ec:	9301      	str	r3, [sp, #4]
 80100ee:	2300      	movs	r3, #0
 80100f0:	9300      	str	r3, [sp, #0]
 80100f2:	2300      	movs	r3, #0
 80100f4:	460a      	mov	r2, r1
 80100f6:	4921      	ldr	r1, [pc, #132]	; (801017c <vTaskStartScheduler+0xb4>)
 80100f8:	4821      	ldr	r0, [pc, #132]	; (8010180 <vTaskStartScheduler+0xb8>)
 80100fa:	f7ff fe0f 	bl	800fd1c <xTaskCreateStatic>
 80100fe:	4603      	mov	r3, r0
 8010100:	4a20      	ldr	r2, [pc, #128]	; (8010184 <vTaskStartScheduler+0xbc>)
 8010102:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010104:	4b1f      	ldr	r3, [pc, #124]	; (8010184 <vTaskStartScheduler+0xbc>)
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d002      	beq.n	8010112 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801010c:	2301      	movs	r3, #1
 801010e:	617b      	str	r3, [r7, #20]
 8010110:	e001      	b.n	8010116 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010112:	2300      	movs	r3, #0
 8010114:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8010116:	697b      	ldr	r3, [r7, #20]
 8010118:	2b01      	cmp	r3, #1
 801011a:	d102      	bne.n	8010122 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801011c:	f000 fcfc 	bl	8010b18 <xTimerCreateTimerTask>
 8010120:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010122:	697b      	ldr	r3, [r7, #20]
 8010124:	2b01      	cmp	r3, #1
 8010126:	d116      	bne.n	8010156 <vTaskStartScheduler+0x8e>
	__asm volatile
 8010128:	f04f 0350 	mov.w	r3, #80	; 0x50
 801012c:	f383 8811 	msr	BASEPRI, r3
 8010130:	f3bf 8f6f 	isb	sy
 8010134:	f3bf 8f4f 	dsb	sy
 8010138:	613b      	str	r3, [r7, #16]
}
 801013a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801013c:	4b12      	ldr	r3, [pc, #72]	; (8010188 <vTaskStartScheduler+0xc0>)
 801013e:	f04f 32ff 	mov.w	r2, #4294967295
 8010142:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010144:	4b11      	ldr	r3, [pc, #68]	; (801018c <vTaskStartScheduler+0xc4>)
 8010146:	2201      	movs	r2, #1
 8010148:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801014a:	4b11      	ldr	r3, [pc, #68]	; (8010190 <vTaskStartScheduler+0xc8>)
 801014c:	2200      	movs	r2, #0
 801014e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010150:	f001 f8be 	bl	80112d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010154:	e00e      	b.n	8010174 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010156:	697b      	ldr	r3, [r7, #20]
 8010158:	f1b3 3fff 	cmp.w	r3, #4294967295
 801015c:	d10a      	bne.n	8010174 <vTaskStartScheduler+0xac>
	__asm volatile
 801015e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010162:	f383 8811 	msr	BASEPRI, r3
 8010166:	f3bf 8f6f 	isb	sy
 801016a:	f3bf 8f4f 	dsb	sy
 801016e:	60fb      	str	r3, [r7, #12]
}
 8010170:	bf00      	nop
 8010172:	e7fe      	b.n	8010172 <vTaskStartScheduler+0xaa>
}
 8010174:	bf00      	nop
 8010176:	3718      	adds	r7, #24
 8010178:	46bd      	mov	sp, r7
 801017a:	bd80      	pop	{r7, pc}
 801017c:	080142ac 	.word	0x080142ac
 8010180:	080107ad 	.word	0x080107ad
 8010184:	20001250 	.word	0x20001250
 8010188:	2000124c 	.word	0x2000124c
 801018c:	20001238 	.word	0x20001238
 8010190:	20001230 	.word	0x20001230

08010194 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010194:	b480      	push	{r7}
 8010196:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010198:	4b04      	ldr	r3, [pc, #16]	; (80101ac <vTaskSuspendAll+0x18>)
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	3301      	adds	r3, #1
 801019e:	4a03      	ldr	r2, [pc, #12]	; (80101ac <vTaskSuspendAll+0x18>)
 80101a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80101a2:	bf00      	nop
 80101a4:	46bd      	mov	sp, r7
 80101a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101aa:	4770      	bx	lr
 80101ac:	20001254 	.word	0x20001254

080101b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80101b0:	b580      	push	{r7, lr}
 80101b2:	b084      	sub	sp, #16
 80101b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80101b6:	2300      	movs	r3, #0
 80101b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80101ba:	2300      	movs	r3, #0
 80101bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80101be:	4b42      	ldr	r3, [pc, #264]	; (80102c8 <xTaskResumeAll+0x118>)
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d10a      	bne.n	80101dc <xTaskResumeAll+0x2c>
	__asm volatile
 80101c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101ca:	f383 8811 	msr	BASEPRI, r3
 80101ce:	f3bf 8f6f 	isb	sy
 80101d2:	f3bf 8f4f 	dsb	sy
 80101d6:	603b      	str	r3, [r7, #0]
}
 80101d8:	bf00      	nop
 80101da:	e7fe      	b.n	80101da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80101dc:	f001 f91a 	bl	8011414 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80101e0:	4b39      	ldr	r3, [pc, #228]	; (80102c8 <xTaskResumeAll+0x118>)
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	3b01      	subs	r3, #1
 80101e6:	4a38      	ldr	r2, [pc, #224]	; (80102c8 <xTaskResumeAll+0x118>)
 80101e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80101ea:	4b37      	ldr	r3, [pc, #220]	; (80102c8 <xTaskResumeAll+0x118>)
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d162      	bne.n	80102b8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80101f2:	4b36      	ldr	r3, [pc, #216]	; (80102cc <xTaskResumeAll+0x11c>)
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d05e      	beq.n	80102b8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80101fa:	e02f      	b.n	801025c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80101fc:	4b34      	ldr	r3, [pc, #208]	; (80102d0 <xTaskResumeAll+0x120>)
 80101fe:	68db      	ldr	r3, [r3, #12]
 8010200:	68db      	ldr	r3, [r3, #12]
 8010202:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	3318      	adds	r3, #24
 8010208:	4618      	mov	r0, r3
 801020a:	f7ff f871 	bl	800f2f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	3304      	adds	r3, #4
 8010212:	4618      	mov	r0, r3
 8010214:	f7ff f86c 	bl	800f2f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801021c:	4b2d      	ldr	r3, [pc, #180]	; (80102d4 <xTaskResumeAll+0x124>)
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	429a      	cmp	r2, r3
 8010222:	d903      	bls.n	801022c <xTaskResumeAll+0x7c>
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010228:	4a2a      	ldr	r2, [pc, #168]	; (80102d4 <xTaskResumeAll+0x124>)
 801022a:	6013      	str	r3, [r2, #0]
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010230:	4613      	mov	r3, r2
 8010232:	009b      	lsls	r3, r3, #2
 8010234:	4413      	add	r3, r2
 8010236:	009b      	lsls	r3, r3, #2
 8010238:	4a27      	ldr	r2, [pc, #156]	; (80102d8 <xTaskResumeAll+0x128>)
 801023a:	441a      	add	r2, r3
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	3304      	adds	r3, #4
 8010240:	4619      	mov	r1, r3
 8010242:	4610      	mov	r0, r2
 8010244:	f7fe fff7 	bl	800f236 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801024c:	4b23      	ldr	r3, [pc, #140]	; (80102dc <xTaskResumeAll+0x12c>)
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010252:	429a      	cmp	r2, r3
 8010254:	d302      	bcc.n	801025c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010256:	4b22      	ldr	r3, [pc, #136]	; (80102e0 <xTaskResumeAll+0x130>)
 8010258:	2201      	movs	r2, #1
 801025a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801025c:	4b1c      	ldr	r3, [pc, #112]	; (80102d0 <xTaskResumeAll+0x120>)
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d1cb      	bne.n	80101fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d001      	beq.n	801026e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801026a:	f000 fb55 	bl	8010918 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801026e:	4b1d      	ldr	r3, [pc, #116]	; (80102e4 <xTaskResumeAll+0x134>)
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010274:	687b      	ldr	r3, [r7, #4]
 8010276:	2b00      	cmp	r3, #0
 8010278:	d010      	beq.n	801029c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801027a:	f000 f847 	bl	801030c <xTaskIncrementTick>
 801027e:	4603      	mov	r3, r0
 8010280:	2b00      	cmp	r3, #0
 8010282:	d002      	beq.n	801028a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010284:	4b16      	ldr	r3, [pc, #88]	; (80102e0 <xTaskResumeAll+0x130>)
 8010286:	2201      	movs	r2, #1
 8010288:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	3b01      	subs	r3, #1
 801028e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d1f1      	bne.n	801027a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010296:	4b13      	ldr	r3, [pc, #76]	; (80102e4 <xTaskResumeAll+0x134>)
 8010298:	2200      	movs	r2, #0
 801029a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801029c:	4b10      	ldr	r3, [pc, #64]	; (80102e0 <xTaskResumeAll+0x130>)
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d009      	beq.n	80102b8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80102a4:	2301      	movs	r3, #1
 80102a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80102a8:	4b0f      	ldr	r3, [pc, #60]	; (80102e8 <xTaskResumeAll+0x138>)
 80102aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102ae:	601a      	str	r2, [r3, #0]
 80102b0:	f3bf 8f4f 	dsb	sy
 80102b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80102b8:	f001 f8dc 	bl	8011474 <vPortExitCritical>

	return xAlreadyYielded;
 80102bc:	68bb      	ldr	r3, [r7, #8]
}
 80102be:	4618      	mov	r0, r3
 80102c0:	3710      	adds	r7, #16
 80102c2:	46bd      	mov	sp, r7
 80102c4:	bd80      	pop	{r7, pc}
 80102c6:	bf00      	nop
 80102c8:	20001254 	.word	0x20001254
 80102cc:	2000122c 	.word	0x2000122c
 80102d0:	200011ec 	.word	0x200011ec
 80102d4:	20001234 	.word	0x20001234
 80102d8:	20000d5c 	.word	0x20000d5c
 80102dc:	20000d58 	.word	0x20000d58
 80102e0:	20001240 	.word	0x20001240
 80102e4:	2000123c 	.word	0x2000123c
 80102e8:	e000ed04 	.word	0xe000ed04

080102ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80102ec:	b480      	push	{r7}
 80102ee:	b083      	sub	sp, #12
 80102f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80102f2:	4b05      	ldr	r3, [pc, #20]	; (8010308 <xTaskGetTickCount+0x1c>)
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80102f8:	687b      	ldr	r3, [r7, #4]
}
 80102fa:	4618      	mov	r0, r3
 80102fc:	370c      	adds	r7, #12
 80102fe:	46bd      	mov	sp, r7
 8010300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010304:	4770      	bx	lr
 8010306:	bf00      	nop
 8010308:	20001230 	.word	0x20001230

0801030c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 801030c:	b580      	push	{r7, lr}
 801030e:	b086      	sub	sp, #24
 8010310:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010312:	2300      	movs	r3, #0
 8010314:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010316:	4b4f      	ldr	r3, [pc, #316]	; (8010454 <xTaskIncrementTick+0x148>)
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	2b00      	cmp	r3, #0
 801031c:	f040 808f 	bne.w	801043e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010320:	4b4d      	ldr	r3, [pc, #308]	; (8010458 <xTaskIncrementTick+0x14c>)
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	3301      	adds	r3, #1
 8010326:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010328:	4a4b      	ldr	r2, [pc, #300]	; (8010458 <xTaskIncrementTick+0x14c>)
 801032a:	693b      	ldr	r3, [r7, #16]
 801032c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801032e:	693b      	ldr	r3, [r7, #16]
 8010330:	2b00      	cmp	r3, #0
 8010332:	d120      	bne.n	8010376 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010334:	4b49      	ldr	r3, [pc, #292]	; (801045c <xTaskIncrementTick+0x150>)
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d00a      	beq.n	8010354 <xTaskIncrementTick+0x48>
	__asm volatile
 801033e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010342:	f383 8811 	msr	BASEPRI, r3
 8010346:	f3bf 8f6f 	isb	sy
 801034a:	f3bf 8f4f 	dsb	sy
 801034e:	603b      	str	r3, [r7, #0]
}
 8010350:	bf00      	nop
 8010352:	e7fe      	b.n	8010352 <xTaskIncrementTick+0x46>
 8010354:	4b41      	ldr	r3, [pc, #260]	; (801045c <xTaskIncrementTick+0x150>)
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	60fb      	str	r3, [r7, #12]
 801035a:	4b41      	ldr	r3, [pc, #260]	; (8010460 <xTaskIncrementTick+0x154>)
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	4a3f      	ldr	r2, [pc, #252]	; (801045c <xTaskIncrementTick+0x150>)
 8010360:	6013      	str	r3, [r2, #0]
 8010362:	4a3f      	ldr	r2, [pc, #252]	; (8010460 <xTaskIncrementTick+0x154>)
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	6013      	str	r3, [r2, #0]
 8010368:	4b3e      	ldr	r3, [pc, #248]	; (8010464 <xTaskIncrementTick+0x158>)
 801036a:	681b      	ldr	r3, [r3, #0]
 801036c:	3301      	adds	r3, #1
 801036e:	4a3d      	ldr	r2, [pc, #244]	; (8010464 <xTaskIncrementTick+0x158>)
 8010370:	6013      	str	r3, [r2, #0]
 8010372:	f000 fad1 	bl	8010918 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010376:	4b3c      	ldr	r3, [pc, #240]	; (8010468 <xTaskIncrementTick+0x15c>)
 8010378:	681b      	ldr	r3, [r3, #0]
 801037a:	693a      	ldr	r2, [r7, #16]
 801037c:	429a      	cmp	r2, r3
 801037e:	d349      	bcc.n	8010414 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010380:	4b36      	ldr	r3, [pc, #216]	; (801045c <xTaskIncrementTick+0x150>)
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	681b      	ldr	r3, [r3, #0]
 8010386:	2b00      	cmp	r3, #0
 8010388:	d104      	bne.n	8010394 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801038a:	4b37      	ldr	r3, [pc, #220]	; (8010468 <xTaskIncrementTick+0x15c>)
 801038c:	f04f 32ff 	mov.w	r2, #4294967295
 8010390:	601a      	str	r2, [r3, #0]
					break;
 8010392:	e03f      	b.n	8010414 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010394:	4b31      	ldr	r3, [pc, #196]	; (801045c <xTaskIncrementTick+0x150>)
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	68db      	ldr	r3, [r3, #12]
 801039a:	68db      	ldr	r3, [r3, #12]
 801039c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801039e:	68bb      	ldr	r3, [r7, #8]
 80103a0:	685b      	ldr	r3, [r3, #4]
 80103a2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80103a4:	693a      	ldr	r2, [r7, #16]
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	429a      	cmp	r2, r3
 80103aa:	d203      	bcs.n	80103b4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80103ac:	4a2e      	ldr	r2, [pc, #184]	; (8010468 <xTaskIncrementTick+0x15c>)
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80103b2:	e02f      	b.n	8010414 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80103b4:	68bb      	ldr	r3, [r7, #8]
 80103b6:	3304      	adds	r3, #4
 80103b8:	4618      	mov	r0, r3
 80103ba:	f7fe ff99 	bl	800f2f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80103be:	68bb      	ldr	r3, [r7, #8]
 80103c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d004      	beq.n	80103d0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80103c6:	68bb      	ldr	r3, [r7, #8]
 80103c8:	3318      	adds	r3, #24
 80103ca:	4618      	mov	r0, r3
 80103cc:	f7fe ff90 	bl	800f2f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80103d0:	68bb      	ldr	r3, [r7, #8]
 80103d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103d4:	4b25      	ldr	r3, [pc, #148]	; (801046c <xTaskIncrementTick+0x160>)
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	429a      	cmp	r2, r3
 80103da:	d903      	bls.n	80103e4 <xTaskIncrementTick+0xd8>
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80103e0:	4a22      	ldr	r2, [pc, #136]	; (801046c <xTaskIncrementTick+0x160>)
 80103e2:	6013      	str	r3, [r2, #0]
 80103e4:	68bb      	ldr	r3, [r7, #8]
 80103e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80103e8:	4613      	mov	r3, r2
 80103ea:	009b      	lsls	r3, r3, #2
 80103ec:	4413      	add	r3, r2
 80103ee:	009b      	lsls	r3, r3, #2
 80103f0:	4a1f      	ldr	r2, [pc, #124]	; (8010470 <xTaskIncrementTick+0x164>)
 80103f2:	441a      	add	r2, r3
 80103f4:	68bb      	ldr	r3, [r7, #8]
 80103f6:	3304      	adds	r3, #4
 80103f8:	4619      	mov	r1, r3
 80103fa:	4610      	mov	r0, r2
 80103fc:	f7fe ff1b 	bl	800f236 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010400:	68bb      	ldr	r3, [r7, #8]
 8010402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010404:	4b1b      	ldr	r3, [pc, #108]	; (8010474 <xTaskIncrementTick+0x168>)
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801040a:	429a      	cmp	r2, r3
 801040c:	d3b8      	bcc.n	8010380 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 801040e:	2301      	movs	r3, #1
 8010410:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010412:	e7b5      	b.n	8010380 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010414:	4b17      	ldr	r3, [pc, #92]	; (8010474 <xTaskIncrementTick+0x168>)
 8010416:	681b      	ldr	r3, [r3, #0]
 8010418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801041a:	4915      	ldr	r1, [pc, #84]	; (8010470 <xTaskIncrementTick+0x164>)
 801041c:	4613      	mov	r3, r2
 801041e:	009b      	lsls	r3, r3, #2
 8010420:	4413      	add	r3, r2
 8010422:	009b      	lsls	r3, r3, #2
 8010424:	440b      	add	r3, r1
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	2b01      	cmp	r3, #1
 801042a:	d901      	bls.n	8010430 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 801042c:	2301      	movs	r3, #1
 801042e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010430:	4b11      	ldr	r3, [pc, #68]	; (8010478 <xTaskIncrementTick+0x16c>)
 8010432:	681b      	ldr	r3, [r3, #0]
 8010434:	2b00      	cmp	r3, #0
 8010436:	d007      	beq.n	8010448 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010438:	2301      	movs	r3, #1
 801043a:	617b      	str	r3, [r7, #20]
 801043c:	e004      	b.n	8010448 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801043e:	4b0f      	ldr	r3, [pc, #60]	; (801047c <xTaskIncrementTick+0x170>)
 8010440:	681b      	ldr	r3, [r3, #0]
 8010442:	3301      	adds	r3, #1
 8010444:	4a0d      	ldr	r2, [pc, #52]	; (801047c <xTaskIncrementTick+0x170>)
 8010446:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010448:	697b      	ldr	r3, [r7, #20]
}
 801044a:	4618      	mov	r0, r3
 801044c:	3718      	adds	r7, #24
 801044e:	46bd      	mov	sp, r7
 8010450:	bd80      	pop	{r7, pc}
 8010452:	bf00      	nop
 8010454:	20001254 	.word	0x20001254
 8010458:	20001230 	.word	0x20001230
 801045c:	200011e4 	.word	0x200011e4
 8010460:	200011e8 	.word	0x200011e8
 8010464:	20001244 	.word	0x20001244
 8010468:	2000124c 	.word	0x2000124c
 801046c:	20001234 	.word	0x20001234
 8010470:	20000d5c 	.word	0x20000d5c
 8010474:	20000d58 	.word	0x20000d58
 8010478:	20001240 	.word	0x20001240
 801047c:	2000123c 	.word	0x2000123c

08010480 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010480:	b480      	push	{r7}
 8010482:	b085      	sub	sp, #20
 8010484:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010486:	4b28      	ldr	r3, [pc, #160]	; (8010528 <vTaskSwitchContext+0xa8>)
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d003      	beq.n	8010496 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801048e:	4b27      	ldr	r3, [pc, #156]	; (801052c <vTaskSwitchContext+0xac>)
 8010490:	2201      	movs	r2, #1
 8010492:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010494:	e041      	b.n	801051a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8010496:	4b25      	ldr	r3, [pc, #148]	; (801052c <vTaskSwitchContext+0xac>)
 8010498:	2200      	movs	r2, #0
 801049a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801049c:	4b24      	ldr	r3, [pc, #144]	; (8010530 <vTaskSwitchContext+0xb0>)
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	60fb      	str	r3, [r7, #12]
 80104a2:	e010      	b.n	80104c6 <vTaskSwitchContext+0x46>
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d10a      	bne.n	80104c0 <vTaskSwitchContext+0x40>
	__asm volatile
 80104aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104ae:	f383 8811 	msr	BASEPRI, r3
 80104b2:	f3bf 8f6f 	isb	sy
 80104b6:	f3bf 8f4f 	dsb	sy
 80104ba:	607b      	str	r3, [r7, #4]
}
 80104bc:	bf00      	nop
 80104be:	e7fe      	b.n	80104be <vTaskSwitchContext+0x3e>
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	3b01      	subs	r3, #1
 80104c4:	60fb      	str	r3, [r7, #12]
 80104c6:	491b      	ldr	r1, [pc, #108]	; (8010534 <vTaskSwitchContext+0xb4>)
 80104c8:	68fa      	ldr	r2, [r7, #12]
 80104ca:	4613      	mov	r3, r2
 80104cc:	009b      	lsls	r3, r3, #2
 80104ce:	4413      	add	r3, r2
 80104d0:	009b      	lsls	r3, r3, #2
 80104d2:	440b      	add	r3, r1
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d0e4      	beq.n	80104a4 <vTaskSwitchContext+0x24>
 80104da:	68fa      	ldr	r2, [r7, #12]
 80104dc:	4613      	mov	r3, r2
 80104de:	009b      	lsls	r3, r3, #2
 80104e0:	4413      	add	r3, r2
 80104e2:	009b      	lsls	r3, r3, #2
 80104e4:	4a13      	ldr	r2, [pc, #76]	; (8010534 <vTaskSwitchContext+0xb4>)
 80104e6:	4413      	add	r3, r2
 80104e8:	60bb      	str	r3, [r7, #8]
 80104ea:	68bb      	ldr	r3, [r7, #8]
 80104ec:	685b      	ldr	r3, [r3, #4]
 80104ee:	685a      	ldr	r2, [r3, #4]
 80104f0:	68bb      	ldr	r3, [r7, #8]
 80104f2:	605a      	str	r2, [r3, #4]
 80104f4:	68bb      	ldr	r3, [r7, #8]
 80104f6:	685a      	ldr	r2, [r3, #4]
 80104f8:	68bb      	ldr	r3, [r7, #8]
 80104fa:	3308      	adds	r3, #8
 80104fc:	429a      	cmp	r2, r3
 80104fe:	d104      	bne.n	801050a <vTaskSwitchContext+0x8a>
 8010500:	68bb      	ldr	r3, [r7, #8]
 8010502:	685b      	ldr	r3, [r3, #4]
 8010504:	685a      	ldr	r2, [r3, #4]
 8010506:	68bb      	ldr	r3, [r7, #8]
 8010508:	605a      	str	r2, [r3, #4]
 801050a:	68bb      	ldr	r3, [r7, #8]
 801050c:	685b      	ldr	r3, [r3, #4]
 801050e:	68db      	ldr	r3, [r3, #12]
 8010510:	4a09      	ldr	r2, [pc, #36]	; (8010538 <vTaskSwitchContext+0xb8>)
 8010512:	6013      	str	r3, [r2, #0]
 8010514:	4a06      	ldr	r2, [pc, #24]	; (8010530 <vTaskSwitchContext+0xb0>)
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	6013      	str	r3, [r2, #0]
}
 801051a:	bf00      	nop
 801051c:	3714      	adds	r7, #20
 801051e:	46bd      	mov	sp, r7
 8010520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010524:	4770      	bx	lr
 8010526:	bf00      	nop
 8010528:	20001254 	.word	0x20001254
 801052c:	20001240 	.word	0x20001240
 8010530:	20001234 	.word	0x20001234
 8010534:	20000d5c 	.word	0x20000d5c
 8010538:	20000d58 	.word	0x20000d58

0801053c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801053c:	b580      	push	{r7, lr}
 801053e:	b084      	sub	sp, #16
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
 8010544:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	2b00      	cmp	r3, #0
 801054a:	d10a      	bne.n	8010562 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 801054c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010550:	f383 8811 	msr	BASEPRI, r3
 8010554:	f3bf 8f6f 	isb	sy
 8010558:	f3bf 8f4f 	dsb	sy
 801055c:	60fb      	str	r3, [r7, #12]
}
 801055e:	bf00      	nop
 8010560:	e7fe      	b.n	8010560 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010562:	4b07      	ldr	r3, [pc, #28]	; (8010580 <vTaskPlaceOnEventList+0x44>)
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	3318      	adds	r3, #24
 8010568:	4619      	mov	r1, r3
 801056a:	6878      	ldr	r0, [r7, #4]
 801056c:	f7fe fe87 	bl	800f27e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010570:	2101      	movs	r1, #1
 8010572:	6838      	ldr	r0, [r7, #0]
 8010574:	f000 fa7c 	bl	8010a70 <prvAddCurrentTaskToDelayedList>
}
 8010578:	bf00      	nop
 801057a:	3710      	adds	r7, #16
 801057c:	46bd      	mov	sp, r7
 801057e:	bd80      	pop	{r7, pc}
 8010580:	20000d58 	.word	0x20000d58

08010584 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010584:	b580      	push	{r7, lr}
 8010586:	b086      	sub	sp, #24
 8010588:	af00      	add	r7, sp, #0
 801058a:	60f8      	str	r0, [r7, #12]
 801058c:	60b9      	str	r1, [r7, #8]
 801058e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d10a      	bne.n	80105ac <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8010596:	f04f 0350 	mov.w	r3, #80	; 0x50
 801059a:	f383 8811 	msr	BASEPRI, r3
 801059e:	f3bf 8f6f 	isb	sy
 80105a2:	f3bf 8f4f 	dsb	sy
 80105a6:	617b      	str	r3, [r7, #20]
}
 80105a8:	bf00      	nop
 80105aa:	e7fe      	b.n	80105aa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80105ac:	4b0a      	ldr	r3, [pc, #40]	; (80105d8 <vTaskPlaceOnEventListRestricted+0x54>)
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	3318      	adds	r3, #24
 80105b2:	4619      	mov	r1, r3
 80105b4:	68f8      	ldr	r0, [r7, #12]
 80105b6:	f7fe fe3e 	bl	800f236 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d002      	beq.n	80105c6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80105c0:	f04f 33ff 	mov.w	r3, #4294967295
 80105c4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80105c6:	6879      	ldr	r1, [r7, #4]
 80105c8:	68b8      	ldr	r0, [r7, #8]
 80105ca:	f000 fa51 	bl	8010a70 <prvAddCurrentTaskToDelayedList>
	}
 80105ce:	bf00      	nop
 80105d0:	3718      	adds	r7, #24
 80105d2:	46bd      	mov	sp, r7
 80105d4:	bd80      	pop	{r7, pc}
 80105d6:	bf00      	nop
 80105d8:	20000d58 	.word	0x20000d58

080105dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b086      	sub	sp, #24
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	68db      	ldr	r3, [r3, #12]
 80105e8:	68db      	ldr	r3, [r3, #12]
 80105ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80105ec:	693b      	ldr	r3, [r7, #16]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d10a      	bne.n	8010608 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80105f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105f6:	f383 8811 	msr	BASEPRI, r3
 80105fa:	f3bf 8f6f 	isb	sy
 80105fe:	f3bf 8f4f 	dsb	sy
 8010602:	60fb      	str	r3, [r7, #12]
}
 8010604:	bf00      	nop
 8010606:	e7fe      	b.n	8010606 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010608:	693b      	ldr	r3, [r7, #16]
 801060a:	3318      	adds	r3, #24
 801060c:	4618      	mov	r0, r3
 801060e:	f7fe fe6f 	bl	800f2f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010612:	4b1e      	ldr	r3, [pc, #120]	; (801068c <xTaskRemoveFromEventList+0xb0>)
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	2b00      	cmp	r3, #0
 8010618:	d11d      	bne.n	8010656 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801061a:	693b      	ldr	r3, [r7, #16]
 801061c:	3304      	adds	r3, #4
 801061e:	4618      	mov	r0, r3
 8010620:	f7fe fe66 	bl	800f2f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010624:	693b      	ldr	r3, [r7, #16]
 8010626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010628:	4b19      	ldr	r3, [pc, #100]	; (8010690 <xTaskRemoveFromEventList+0xb4>)
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	429a      	cmp	r2, r3
 801062e:	d903      	bls.n	8010638 <xTaskRemoveFromEventList+0x5c>
 8010630:	693b      	ldr	r3, [r7, #16]
 8010632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010634:	4a16      	ldr	r2, [pc, #88]	; (8010690 <xTaskRemoveFromEventList+0xb4>)
 8010636:	6013      	str	r3, [r2, #0]
 8010638:	693b      	ldr	r3, [r7, #16]
 801063a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801063c:	4613      	mov	r3, r2
 801063e:	009b      	lsls	r3, r3, #2
 8010640:	4413      	add	r3, r2
 8010642:	009b      	lsls	r3, r3, #2
 8010644:	4a13      	ldr	r2, [pc, #76]	; (8010694 <xTaskRemoveFromEventList+0xb8>)
 8010646:	441a      	add	r2, r3
 8010648:	693b      	ldr	r3, [r7, #16]
 801064a:	3304      	adds	r3, #4
 801064c:	4619      	mov	r1, r3
 801064e:	4610      	mov	r0, r2
 8010650:	f7fe fdf1 	bl	800f236 <vListInsertEnd>
 8010654:	e005      	b.n	8010662 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010656:	693b      	ldr	r3, [r7, #16]
 8010658:	3318      	adds	r3, #24
 801065a:	4619      	mov	r1, r3
 801065c:	480e      	ldr	r0, [pc, #56]	; (8010698 <xTaskRemoveFromEventList+0xbc>)
 801065e:	f7fe fdea 	bl	800f236 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010662:	693b      	ldr	r3, [r7, #16]
 8010664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010666:	4b0d      	ldr	r3, [pc, #52]	; (801069c <xTaskRemoveFromEventList+0xc0>)
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801066c:	429a      	cmp	r2, r3
 801066e:	d905      	bls.n	801067c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010670:	2301      	movs	r3, #1
 8010672:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010674:	4b0a      	ldr	r3, [pc, #40]	; (80106a0 <xTaskRemoveFromEventList+0xc4>)
 8010676:	2201      	movs	r2, #1
 8010678:	601a      	str	r2, [r3, #0]
 801067a:	e001      	b.n	8010680 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 801067c:	2300      	movs	r3, #0
 801067e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010680:	697b      	ldr	r3, [r7, #20]
}
 8010682:	4618      	mov	r0, r3
 8010684:	3718      	adds	r7, #24
 8010686:	46bd      	mov	sp, r7
 8010688:	bd80      	pop	{r7, pc}
 801068a:	bf00      	nop
 801068c:	20001254 	.word	0x20001254
 8010690:	20001234 	.word	0x20001234
 8010694:	20000d5c 	.word	0x20000d5c
 8010698:	200011ec 	.word	0x200011ec
 801069c:	20000d58 	.word	0x20000d58
 80106a0:	20001240 	.word	0x20001240

080106a4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80106a4:	b480      	push	{r7}
 80106a6:	b083      	sub	sp, #12
 80106a8:	af00      	add	r7, sp, #0
 80106aa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80106ac:	4b06      	ldr	r3, [pc, #24]	; (80106c8 <vTaskInternalSetTimeOutState+0x24>)
 80106ae:	681a      	ldr	r2, [r3, #0]
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80106b4:	4b05      	ldr	r3, [pc, #20]	; (80106cc <vTaskInternalSetTimeOutState+0x28>)
 80106b6:	681a      	ldr	r2, [r3, #0]
 80106b8:	687b      	ldr	r3, [r7, #4]
 80106ba:	605a      	str	r2, [r3, #4]
}
 80106bc:	bf00      	nop
 80106be:	370c      	adds	r7, #12
 80106c0:	46bd      	mov	sp, r7
 80106c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c6:	4770      	bx	lr
 80106c8:	20001244 	.word	0x20001244
 80106cc:	20001230 	.word	0x20001230

080106d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80106d0:	b580      	push	{r7, lr}
 80106d2:	b088      	sub	sp, #32
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
 80106d8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d10a      	bne.n	80106f6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80106e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80106e4:	f383 8811 	msr	BASEPRI, r3
 80106e8:	f3bf 8f6f 	isb	sy
 80106ec:	f3bf 8f4f 	dsb	sy
 80106f0:	613b      	str	r3, [r7, #16]
}
 80106f2:	bf00      	nop
 80106f4:	e7fe      	b.n	80106f4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d10a      	bne.n	8010712 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80106fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010700:	f383 8811 	msr	BASEPRI, r3
 8010704:	f3bf 8f6f 	isb	sy
 8010708:	f3bf 8f4f 	dsb	sy
 801070c:	60fb      	str	r3, [r7, #12]
}
 801070e:	bf00      	nop
 8010710:	e7fe      	b.n	8010710 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8010712:	f000 fe7f 	bl	8011414 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010716:	4b1d      	ldr	r3, [pc, #116]	; (801078c <xTaskCheckForTimeOut+0xbc>)
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	685b      	ldr	r3, [r3, #4]
 8010720:	69ba      	ldr	r2, [r7, #24]
 8010722:	1ad3      	subs	r3, r2, r3
 8010724:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010726:	683b      	ldr	r3, [r7, #0]
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801072e:	d102      	bne.n	8010736 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010730:	2300      	movs	r3, #0
 8010732:	61fb      	str	r3, [r7, #28]
 8010734:	e023      	b.n	801077e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	681a      	ldr	r2, [r3, #0]
 801073a:	4b15      	ldr	r3, [pc, #84]	; (8010790 <xTaskCheckForTimeOut+0xc0>)
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	429a      	cmp	r2, r3
 8010740:	d007      	beq.n	8010752 <xTaskCheckForTimeOut+0x82>
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	685b      	ldr	r3, [r3, #4]
 8010746:	69ba      	ldr	r2, [r7, #24]
 8010748:	429a      	cmp	r2, r3
 801074a:	d302      	bcc.n	8010752 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801074c:	2301      	movs	r3, #1
 801074e:	61fb      	str	r3, [r7, #28]
 8010750:	e015      	b.n	801077e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010752:	683b      	ldr	r3, [r7, #0]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	697a      	ldr	r2, [r7, #20]
 8010758:	429a      	cmp	r2, r3
 801075a:	d20b      	bcs.n	8010774 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801075c:	683b      	ldr	r3, [r7, #0]
 801075e:	681a      	ldr	r2, [r3, #0]
 8010760:	697b      	ldr	r3, [r7, #20]
 8010762:	1ad2      	subs	r2, r2, r3
 8010764:	683b      	ldr	r3, [r7, #0]
 8010766:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010768:	6878      	ldr	r0, [r7, #4]
 801076a:	f7ff ff9b 	bl	80106a4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801076e:	2300      	movs	r3, #0
 8010770:	61fb      	str	r3, [r7, #28]
 8010772:	e004      	b.n	801077e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8010774:	683b      	ldr	r3, [r7, #0]
 8010776:	2200      	movs	r2, #0
 8010778:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801077a:	2301      	movs	r3, #1
 801077c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801077e:	f000 fe79 	bl	8011474 <vPortExitCritical>

	return xReturn;
 8010782:	69fb      	ldr	r3, [r7, #28]
}
 8010784:	4618      	mov	r0, r3
 8010786:	3720      	adds	r7, #32
 8010788:	46bd      	mov	sp, r7
 801078a:	bd80      	pop	{r7, pc}
 801078c:	20001230 	.word	0x20001230
 8010790:	20001244 	.word	0x20001244

08010794 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010794:	b480      	push	{r7}
 8010796:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010798:	4b03      	ldr	r3, [pc, #12]	; (80107a8 <vTaskMissedYield+0x14>)
 801079a:	2201      	movs	r2, #1
 801079c:	601a      	str	r2, [r3, #0]
}
 801079e:	bf00      	nop
 80107a0:	46bd      	mov	sp, r7
 80107a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a6:	4770      	bx	lr
 80107a8:	20001240 	.word	0x20001240

080107ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80107ac:	b580      	push	{r7, lr}
 80107ae:	b082      	sub	sp, #8
 80107b0:	af00      	add	r7, sp, #0
 80107b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80107b4:	f000 f852 	bl	801085c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80107b8:	4b06      	ldr	r3, [pc, #24]	; (80107d4 <prvIdleTask+0x28>)
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	2b01      	cmp	r3, #1
 80107be:	d9f9      	bls.n	80107b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80107c0:	4b05      	ldr	r3, [pc, #20]	; (80107d8 <prvIdleTask+0x2c>)
 80107c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80107c6:	601a      	str	r2, [r3, #0]
 80107c8:	f3bf 8f4f 	dsb	sy
 80107cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80107d0:	e7f0      	b.n	80107b4 <prvIdleTask+0x8>
 80107d2:	bf00      	nop
 80107d4:	20000d5c 	.word	0x20000d5c
 80107d8:	e000ed04 	.word	0xe000ed04

080107dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80107dc:	b580      	push	{r7, lr}
 80107de:	b082      	sub	sp, #8
 80107e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80107e2:	2300      	movs	r3, #0
 80107e4:	607b      	str	r3, [r7, #4]
 80107e6:	e00c      	b.n	8010802 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80107e8:	687a      	ldr	r2, [r7, #4]
 80107ea:	4613      	mov	r3, r2
 80107ec:	009b      	lsls	r3, r3, #2
 80107ee:	4413      	add	r3, r2
 80107f0:	009b      	lsls	r3, r3, #2
 80107f2:	4a12      	ldr	r2, [pc, #72]	; (801083c <prvInitialiseTaskLists+0x60>)
 80107f4:	4413      	add	r3, r2
 80107f6:	4618      	mov	r0, r3
 80107f8:	f7fe fcf0 	bl	800f1dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	3301      	adds	r3, #1
 8010800:	607b      	str	r3, [r7, #4]
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	2b37      	cmp	r3, #55	; 0x37
 8010806:	d9ef      	bls.n	80107e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010808:	480d      	ldr	r0, [pc, #52]	; (8010840 <prvInitialiseTaskLists+0x64>)
 801080a:	f7fe fce7 	bl	800f1dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801080e:	480d      	ldr	r0, [pc, #52]	; (8010844 <prvInitialiseTaskLists+0x68>)
 8010810:	f7fe fce4 	bl	800f1dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010814:	480c      	ldr	r0, [pc, #48]	; (8010848 <prvInitialiseTaskLists+0x6c>)
 8010816:	f7fe fce1 	bl	800f1dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801081a:	480c      	ldr	r0, [pc, #48]	; (801084c <prvInitialiseTaskLists+0x70>)
 801081c:	f7fe fcde 	bl	800f1dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010820:	480b      	ldr	r0, [pc, #44]	; (8010850 <prvInitialiseTaskLists+0x74>)
 8010822:	f7fe fcdb 	bl	800f1dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010826:	4b0b      	ldr	r3, [pc, #44]	; (8010854 <prvInitialiseTaskLists+0x78>)
 8010828:	4a05      	ldr	r2, [pc, #20]	; (8010840 <prvInitialiseTaskLists+0x64>)
 801082a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801082c:	4b0a      	ldr	r3, [pc, #40]	; (8010858 <prvInitialiseTaskLists+0x7c>)
 801082e:	4a05      	ldr	r2, [pc, #20]	; (8010844 <prvInitialiseTaskLists+0x68>)
 8010830:	601a      	str	r2, [r3, #0]
}
 8010832:	bf00      	nop
 8010834:	3708      	adds	r7, #8
 8010836:	46bd      	mov	sp, r7
 8010838:	bd80      	pop	{r7, pc}
 801083a:	bf00      	nop
 801083c:	20000d5c 	.word	0x20000d5c
 8010840:	200011bc 	.word	0x200011bc
 8010844:	200011d0 	.word	0x200011d0
 8010848:	200011ec 	.word	0x200011ec
 801084c:	20001200 	.word	0x20001200
 8010850:	20001218 	.word	0x20001218
 8010854:	200011e4 	.word	0x200011e4
 8010858:	200011e8 	.word	0x200011e8

0801085c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801085c:	b580      	push	{r7, lr}
 801085e:	b082      	sub	sp, #8
 8010860:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010862:	e019      	b.n	8010898 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010864:	f000 fdd6 	bl	8011414 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010868:	4b10      	ldr	r3, [pc, #64]	; (80108ac <prvCheckTasksWaitingTermination+0x50>)
 801086a:	68db      	ldr	r3, [r3, #12]
 801086c:	68db      	ldr	r3, [r3, #12]
 801086e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	3304      	adds	r3, #4
 8010874:	4618      	mov	r0, r3
 8010876:	f7fe fd3b 	bl	800f2f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801087a:	4b0d      	ldr	r3, [pc, #52]	; (80108b0 <prvCheckTasksWaitingTermination+0x54>)
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	3b01      	subs	r3, #1
 8010880:	4a0b      	ldr	r2, [pc, #44]	; (80108b0 <prvCheckTasksWaitingTermination+0x54>)
 8010882:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010884:	4b0b      	ldr	r3, [pc, #44]	; (80108b4 <prvCheckTasksWaitingTermination+0x58>)
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	3b01      	subs	r3, #1
 801088a:	4a0a      	ldr	r2, [pc, #40]	; (80108b4 <prvCheckTasksWaitingTermination+0x58>)
 801088c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801088e:	f000 fdf1 	bl	8011474 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010892:	6878      	ldr	r0, [r7, #4]
 8010894:	f000 f810 	bl	80108b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010898:	4b06      	ldr	r3, [pc, #24]	; (80108b4 <prvCheckTasksWaitingTermination+0x58>)
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d1e1      	bne.n	8010864 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80108a0:	bf00      	nop
 80108a2:	bf00      	nop
 80108a4:	3708      	adds	r7, #8
 80108a6:	46bd      	mov	sp, r7
 80108a8:	bd80      	pop	{r7, pc}
 80108aa:	bf00      	nop
 80108ac:	20001200 	.word	0x20001200
 80108b0:	2000122c 	.word	0x2000122c
 80108b4:	20001214 	.word	0x20001214

080108b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80108b8:	b580      	push	{r7, lr}
 80108ba:	b084      	sub	sp, #16
 80108bc:	af00      	add	r7, sp, #0
 80108be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d108      	bne.n	80108dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80108ce:	4618      	mov	r0, r3
 80108d0:	f000 ff50 	bl	8011774 <vPortFree>
				vPortFree( pxTCB );
 80108d4:	6878      	ldr	r0, [r7, #4]
 80108d6:	f000 ff4d 	bl	8011774 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80108da:	e018      	b.n	801090e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80108e2:	2b01      	cmp	r3, #1
 80108e4:	d103      	bne.n	80108ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80108e6:	6878      	ldr	r0, [r7, #4]
 80108e8:	f000 ff44 	bl	8011774 <vPortFree>
	}
 80108ec:	e00f      	b.n	801090e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80108f4:	2b02      	cmp	r3, #2
 80108f6:	d00a      	beq.n	801090e <prvDeleteTCB+0x56>
	__asm volatile
 80108f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80108fc:	f383 8811 	msr	BASEPRI, r3
 8010900:	f3bf 8f6f 	isb	sy
 8010904:	f3bf 8f4f 	dsb	sy
 8010908:	60fb      	str	r3, [r7, #12]
}
 801090a:	bf00      	nop
 801090c:	e7fe      	b.n	801090c <prvDeleteTCB+0x54>
	}
 801090e:	bf00      	nop
 8010910:	3710      	adds	r7, #16
 8010912:	46bd      	mov	sp, r7
 8010914:	bd80      	pop	{r7, pc}
	...

08010918 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010918:	b480      	push	{r7}
 801091a:	b083      	sub	sp, #12
 801091c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801091e:	4b0c      	ldr	r3, [pc, #48]	; (8010950 <prvResetNextTaskUnblockTime+0x38>)
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	681b      	ldr	r3, [r3, #0]
 8010924:	2b00      	cmp	r3, #0
 8010926:	d104      	bne.n	8010932 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010928:	4b0a      	ldr	r3, [pc, #40]	; (8010954 <prvResetNextTaskUnblockTime+0x3c>)
 801092a:	f04f 32ff 	mov.w	r2, #4294967295
 801092e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010930:	e008      	b.n	8010944 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010932:	4b07      	ldr	r3, [pc, #28]	; (8010950 <prvResetNextTaskUnblockTime+0x38>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	68db      	ldr	r3, [r3, #12]
 8010938:	68db      	ldr	r3, [r3, #12]
 801093a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	685b      	ldr	r3, [r3, #4]
 8010940:	4a04      	ldr	r2, [pc, #16]	; (8010954 <prvResetNextTaskUnblockTime+0x3c>)
 8010942:	6013      	str	r3, [r2, #0]
}
 8010944:	bf00      	nop
 8010946:	370c      	adds	r7, #12
 8010948:	46bd      	mov	sp, r7
 801094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801094e:	4770      	bx	lr
 8010950:	200011e4 	.word	0x200011e4
 8010954:	2000124c 	.word	0x2000124c

08010958 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010958:	b480      	push	{r7}
 801095a:	b083      	sub	sp, #12
 801095c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801095e:	4b0b      	ldr	r3, [pc, #44]	; (801098c <xTaskGetSchedulerState+0x34>)
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d102      	bne.n	801096c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010966:	2301      	movs	r3, #1
 8010968:	607b      	str	r3, [r7, #4]
 801096a:	e008      	b.n	801097e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801096c:	4b08      	ldr	r3, [pc, #32]	; (8010990 <xTaskGetSchedulerState+0x38>)
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	2b00      	cmp	r3, #0
 8010972:	d102      	bne.n	801097a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010974:	2302      	movs	r3, #2
 8010976:	607b      	str	r3, [r7, #4]
 8010978:	e001      	b.n	801097e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801097a:	2300      	movs	r3, #0
 801097c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801097e:	687b      	ldr	r3, [r7, #4]
	}
 8010980:	4618      	mov	r0, r3
 8010982:	370c      	adds	r7, #12
 8010984:	46bd      	mov	sp, r7
 8010986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098a:	4770      	bx	lr
 801098c:	20001238 	.word	0x20001238
 8010990:	20001254 	.word	0x20001254

08010994 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010994:	b580      	push	{r7, lr}
 8010996:	b086      	sub	sp, #24
 8010998:	af00      	add	r7, sp, #0
 801099a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80109a0:	2300      	movs	r3, #0
 80109a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d056      	beq.n	8010a58 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80109aa:	4b2e      	ldr	r3, [pc, #184]	; (8010a64 <xTaskPriorityDisinherit+0xd0>)
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	693a      	ldr	r2, [r7, #16]
 80109b0:	429a      	cmp	r2, r3
 80109b2:	d00a      	beq.n	80109ca <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80109b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109b8:	f383 8811 	msr	BASEPRI, r3
 80109bc:	f3bf 8f6f 	isb	sy
 80109c0:	f3bf 8f4f 	dsb	sy
 80109c4:	60fb      	str	r3, [r7, #12]
}
 80109c6:	bf00      	nop
 80109c8:	e7fe      	b.n	80109c8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80109ca:	693b      	ldr	r3, [r7, #16]
 80109cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d10a      	bne.n	80109e8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80109d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109d6:	f383 8811 	msr	BASEPRI, r3
 80109da:	f3bf 8f6f 	isb	sy
 80109de:	f3bf 8f4f 	dsb	sy
 80109e2:	60bb      	str	r3, [r7, #8]
}
 80109e4:	bf00      	nop
 80109e6:	e7fe      	b.n	80109e6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80109e8:	693b      	ldr	r3, [r7, #16]
 80109ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80109ec:	1e5a      	subs	r2, r3, #1
 80109ee:	693b      	ldr	r3, [r7, #16]
 80109f0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80109f2:	693b      	ldr	r3, [r7, #16]
 80109f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109f6:	693b      	ldr	r3, [r7, #16]
 80109f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80109fa:	429a      	cmp	r2, r3
 80109fc:	d02c      	beq.n	8010a58 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80109fe:	693b      	ldr	r3, [r7, #16]
 8010a00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d128      	bne.n	8010a58 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010a06:	693b      	ldr	r3, [r7, #16]
 8010a08:	3304      	adds	r3, #4
 8010a0a:	4618      	mov	r0, r3
 8010a0c:	f7fe fc70 	bl	800f2f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010a10:	693b      	ldr	r3, [r7, #16]
 8010a12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010a14:	693b      	ldr	r3, [r7, #16]
 8010a16:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a18:	693b      	ldr	r3, [r7, #16]
 8010a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a1c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010a20:	693b      	ldr	r3, [r7, #16]
 8010a22:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010a24:	693b      	ldr	r3, [r7, #16]
 8010a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a28:	4b0f      	ldr	r3, [pc, #60]	; (8010a68 <xTaskPriorityDisinherit+0xd4>)
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	429a      	cmp	r2, r3
 8010a2e:	d903      	bls.n	8010a38 <xTaskPriorityDisinherit+0xa4>
 8010a30:	693b      	ldr	r3, [r7, #16]
 8010a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a34:	4a0c      	ldr	r2, [pc, #48]	; (8010a68 <xTaskPriorityDisinherit+0xd4>)
 8010a36:	6013      	str	r3, [r2, #0]
 8010a38:	693b      	ldr	r3, [r7, #16]
 8010a3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010a3c:	4613      	mov	r3, r2
 8010a3e:	009b      	lsls	r3, r3, #2
 8010a40:	4413      	add	r3, r2
 8010a42:	009b      	lsls	r3, r3, #2
 8010a44:	4a09      	ldr	r2, [pc, #36]	; (8010a6c <xTaskPriorityDisinherit+0xd8>)
 8010a46:	441a      	add	r2, r3
 8010a48:	693b      	ldr	r3, [r7, #16]
 8010a4a:	3304      	adds	r3, #4
 8010a4c:	4619      	mov	r1, r3
 8010a4e:	4610      	mov	r0, r2
 8010a50:	f7fe fbf1 	bl	800f236 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010a54:	2301      	movs	r3, #1
 8010a56:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010a58:	697b      	ldr	r3, [r7, #20]
	}
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	3718      	adds	r7, #24
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	bd80      	pop	{r7, pc}
 8010a62:	bf00      	nop
 8010a64:	20000d58 	.word	0x20000d58
 8010a68:	20001234 	.word	0x20001234
 8010a6c:	20000d5c 	.word	0x20000d5c

08010a70 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010a70:	b580      	push	{r7, lr}
 8010a72:	b084      	sub	sp, #16
 8010a74:	af00      	add	r7, sp, #0
 8010a76:	6078      	str	r0, [r7, #4]
 8010a78:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010a7a:	4b21      	ldr	r3, [pc, #132]	; (8010b00 <prvAddCurrentTaskToDelayedList+0x90>)
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010a80:	4b20      	ldr	r3, [pc, #128]	; (8010b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	3304      	adds	r3, #4
 8010a86:	4618      	mov	r0, r3
 8010a88:	f7fe fc32 	bl	800f2f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a92:	d10a      	bne.n	8010aaa <prvAddCurrentTaskToDelayedList+0x3a>
 8010a94:	683b      	ldr	r3, [r7, #0]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d007      	beq.n	8010aaa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010a9a:	4b1a      	ldr	r3, [pc, #104]	; (8010b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	3304      	adds	r3, #4
 8010aa0:	4619      	mov	r1, r3
 8010aa2:	4819      	ldr	r0, [pc, #100]	; (8010b08 <prvAddCurrentTaskToDelayedList+0x98>)
 8010aa4:	f7fe fbc7 	bl	800f236 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010aa8:	e026      	b.n	8010af8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010aaa:	68fa      	ldr	r2, [r7, #12]
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	4413      	add	r3, r2
 8010ab0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010ab2:	4b14      	ldr	r3, [pc, #80]	; (8010b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	68ba      	ldr	r2, [r7, #8]
 8010ab8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010aba:	68ba      	ldr	r2, [r7, #8]
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	429a      	cmp	r2, r3
 8010ac0:	d209      	bcs.n	8010ad6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010ac2:	4b12      	ldr	r3, [pc, #72]	; (8010b0c <prvAddCurrentTaskToDelayedList+0x9c>)
 8010ac4:	681a      	ldr	r2, [r3, #0]
 8010ac6:	4b0f      	ldr	r3, [pc, #60]	; (8010b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8010ac8:	681b      	ldr	r3, [r3, #0]
 8010aca:	3304      	adds	r3, #4
 8010acc:	4619      	mov	r1, r3
 8010ace:	4610      	mov	r0, r2
 8010ad0:	f7fe fbd5 	bl	800f27e <vListInsert>
}
 8010ad4:	e010      	b.n	8010af8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010ad6:	4b0e      	ldr	r3, [pc, #56]	; (8010b10 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010ad8:	681a      	ldr	r2, [r3, #0]
 8010ada:	4b0a      	ldr	r3, [pc, #40]	; (8010b04 <prvAddCurrentTaskToDelayedList+0x94>)
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	3304      	adds	r3, #4
 8010ae0:	4619      	mov	r1, r3
 8010ae2:	4610      	mov	r0, r2
 8010ae4:	f7fe fbcb 	bl	800f27e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010ae8:	4b0a      	ldr	r3, [pc, #40]	; (8010b14 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	68ba      	ldr	r2, [r7, #8]
 8010aee:	429a      	cmp	r2, r3
 8010af0:	d202      	bcs.n	8010af8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010af2:	4a08      	ldr	r2, [pc, #32]	; (8010b14 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010af4:	68bb      	ldr	r3, [r7, #8]
 8010af6:	6013      	str	r3, [r2, #0]
}
 8010af8:	bf00      	nop
 8010afa:	3710      	adds	r7, #16
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}
 8010b00:	20001230 	.word	0x20001230
 8010b04:	20000d58 	.word	0x20000d58
 8010b08:	20001218 	.word	0x20001218
 8010b0c:	200011e8 	.word	0x200011e8
 8010b10:	200011e4 	.word	0x200011e4
 8010b14:	2000124c 	.word	0x2000124c

08010b18 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	b08a      	sub	sp, #40	; 0x28
 8010b1c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010b1e:	2300      	movs	r3, #0
 8010b20:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010b22:	f000 fb07 	bl	8011134 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010b26:	4b1c      	ldr	r3, [pc, #112]	; (8010b98 <xTimerCreateTimerTask+0x80>)
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d021      	beq.n	8010b72 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010b32:	2300      	movs	r3, #0
 8010b34:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010b36:	1d3a      	adds	r2, r7, #4
 8010b38:	f107 0108 	add.w	r1, r7, #8
 8010b3c:	f107 030c 	add.w	r3, r7, #12
 8010b40:	4618      	mov	r0, r3
 8010b42:	f7fe fb31 	bl	800f1a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010b46:	6879      	ldr	r1, [r7, #4]
 8010b48:	68bb      	ldr	r3, [r7, #8]
 8010b4a:	68fa      	ldr	r2, [r7, #12]
 8010b4c:	9202      	str	r2, [sp, #8]
 8010b4e:	9301      	str	r3, [sp, #4]
 8010b50:	2302      	movs	r3, #2
 8010b52:	9300      	str	r3, [sp, #0]
 8010b54:	2300      	movs	r3, #0
 8010b56:	460a      	mov	r2, r1
 8010b58:	4910      	ldr	r1, [pc, #64]	; (8010b9c <xTimerCreateTimerTask+0x84>)
 8010b5a:	4811      	ldr	r0, [pc, #68]	; (8010ba0 <xTimerCreateTimerTask+0x88>)
 8010b5c:	f7ff f8de 	bl	800fd1c <xTaskCreateStatic>
 8010b60:	4603      	mov	r3, r0
 8010b62:	4a10      	ldr	r2, [pc, #64]	; (8010ba4 <xTimerCreateTimerTask+0x8c>)
 8010b64:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010b66:	4b0f      	ldr	r3, [pc, #60]	; (8010ba4 <xTimerCreateTimerTask+0x8c>)
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d001      	beq.n	8010b72 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010b6e:	2301      	movs	r3, #1
 8010b70:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010b72:	697b      	ldr	r3, [r7, #20]
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d10a      	bne.n	8010b8e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8010b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010b7c:	f383 8811 	msr	BASEPRI, r3
 8010b80:	f3bf 8f6f 	isb	sy
 8010b84:	f3bf 8f4f 	dsb	sy
 8010b88:	613b      	str	r3, [r7, #16]
}
 8010b8a:	bf00      	nop
 8010b8c:	e7fe      	b.n	8010b8c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010b8e:	697b      	ldr	r3, [r7, #20]
}
 8010b90:	4618      	mov	r0, r3
 8010b92:	3718      	adds	r7, #24
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}
 8010b98:	20001288 	.word	0x20001288
 8010b9c:	080142b4 	.word	0x080142b4
 8010ba0:	08010cdd 	.word	0x08010cdd
 8010ba4:	2000128c 	.word	0x2000128c

08010ba8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b08a      	sub	sp, #40	; 0x28
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	60f8      	str	r0, [r7, #12]
 8010bb0:	60b9      	str	r1, [r7, #8]
 8010bb2:	607a      	str	r2, [r7, #4]
 8010bb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d10a      	bne.n	8010bd6 <xTimerGenericCommand+0x2e>
	__asm volatile
 8010bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010bc4:	f383 8811 	msr	BASEPRI, r3
 8010bc8:	f3bf 8f6f 	isb	sy
 8010bcc:	f3bf 8f4f 	dsb	sy
 8010bd0:	623b      	str	r3, [r7, #32]
}
 8010bd2:	bf00      	nop
 8010bd4:	e7fe      	b.n	8010bd4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010bd6:	4b1a      	ldr	r3, [pc, #104]	; (8010c40 <xTimerGenericCommand+0x98>)
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d02a      	beq.n	8010c34 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010bde:	68bb      	ldr	r3, [r7, #8]
 8010be0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010bea:	68bb      	ldr	r3, [r7, #8]
 8010bec:	2b05      	cmp	r3, #5
 8010bee:	dc18      	bgt.n	8010c22 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010bf0:	f7ff feb2 	bl	8010958 <xTaskGetSchedulerState>
 8010bf4:	4603      	mov	r3, r0
 8010bf6:	2b02      	cmp	r3, #2
 8010bf8:	d109      	bne.n	8010c0e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010bfa:	4b11      	ldr	r3, [pc, #68]	; (8010c40 <xTimerGenericCommand+0x98>)
 8010bfc:	6818      	ldr	r0, [r3, #0]
 8010bfe:	f107 0110 	add.w	r1, r7, #16
 8010c02:	2300      	movs	r3, #0
 8010c04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010c06:	f7fe fca1 	bl	800f54c <xQueueGenericSend>
 8010c0a:	6278      	str	r0, [r7, #36]	; 0x24
 8010c0c:	e012      	b.n	8010c34 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010c0e:	4b0c      	ldr	r3, [pc, #48]	; (8010c40 <xTimerGenericCommand+0x98>)
 8010c10:	6818      	ldr	r0, [r3, #0]
 8010c12:	f107 0110 	add.w	r1, r7, #16
 8010c16:	2300      	movs	r3, #0
 8010c18:	2200      	movs	r2, #0
 8010c1a:	f7fe fc97 	bl	800f54c <xQueueGenericSend>
 8010c1e:	6278      	str	r0, [r7, #36]	; 0x24
 8010c20:	e008      	b.n	8010c34 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010c22:	4b07      	ldr	r3, [pc, #28]	; (8010c40 <xTimerGenericCommand+0x98>)
 8010c24:	6818      	ldr	r0, [r3, #0]
 8010c26:	f107 0110 	add.w	r1, r7, #16
 8010c2a:	2300      	movs	r3, #0
 8010c2c:	683a      	ldr	r2, [r7, #0]
 8010c2e:	f7fe fd8b 	bl	800f748 <xQueueGenericSendFromISR>
 8010c32:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010c36:	4618      	mov	r0, r3
 8010c38:	3728      	adds	r7, #40	; 0x28
 8010c3a:	46bd      	mov	sp, r7
 8010c3c:	bd80      	pop	{r7, pc}
 8010c3e:	bf00      	nop
 8010c40:	20001288 	.word	0x20001288

08010c44 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b088      	sub	sp, #32
 8010c48:	af02      	add	r7, sp, #8
 8010c4a:	6078      	str	r0, [r7, #4]
 8010c4c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c4e:	4b22      	ldr	r3, [pc, #136]	; (8010cd8 <prvProcessExpiredTimer+0x94>)
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	68db      	ldr	r3, [r3, #12]
 8010c54:	68db      	ldr	r3, [r3, #12]
 8010c56:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010c58:	697b      	ldr	r3, [r7, #20]
 8010c5a:	3304      	adds	r3, #4
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	f7fe fb47 	bl	800f2f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010c62:	697b      	ldr	r3, [r7, #20]
 8010c64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010c68:	f003 0304 	and.w	r3, r3, #4
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d022      	beq.n	8010cb6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010c70:	697b      	ldr	r3, [r7, #20]
 8010c72:	699a      	ldr	r2, [r3, #24]
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	18d1      	adds	r1, r2, r3
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	683a      	ldr	r2, [r7, #0]
 8010c7c:	6978      	ldr	r0, [r7, #20]
 8010c7e:	f000 f8d1 	bl	8010e24 <prvInsertTimerInActiveList>
 8010c82:	4603      	mov	r3, r0
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d01f      	beq.n	8010cc8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010c88:	2300      	movs	r3, #0
 8010c8a:	9300      	str	r3, [sp, #0]
 8010c8c:	2300      	movs	r3, #0
 8010c8e:	687a      	ldr	r2, [r7, #4]
 8010c90:	2100      	movs	r1, #0
 8010c92:	6978      	ldr	r0, [r7, #20]
 8010c94:	f7ff ff88 	bl	8010ba8 <xTimerGenericCommand>
 8010c98:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010c9a:	693b      	ldr	r3, [r7, #16]
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d113      	bne.n	8010cc8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8010ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ca4:	f383 8811 	msr	BASEPRI, r3
 8010ca8:	f3bf 8f6f 	isb	sy
 8010cac:	f3bf 8f4f 	dsb	sy
 8010cb0:	60fb      	str	r3, [r7, #12]
}
 8010cb2:	bf00      	nop
 8010cb4:	e7fe      	b.n	8010cb4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010cb6:	697b      	ldr	r3, [r7, #20]
 8010cb8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010cbc:	f023 0301 	bic.w	r3, r3, #1
 8010cc0:	b2da      	uxtb	r2, r3
 8010cc2:	697b      	ldr	r3, [r7, #20]
 8010cc4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010cc8:	697b      	ldr	r3, [r7, #20]
 8010cca:	6a1b      	ldr	r3, [r3, #32]
 8010ccc:	6978      	ldr	r0, [r7, #20]
 8010cce:	4798      	blx	r3
}
 8010cd0:	bf00      	nop
 8010cd2:	3718      	adds	r7, #24
 8010cd4:	46bd      	mov	sp, r7
 8010cd6:	bd80      	pop	{r7, pc}
 8010cd8:	20001280 	.word	0x20001280

08010cdc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b084      	sub	sp, #16
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010ce4:	f107 0308 	add.w	r3, r7, #8
 8010ce8:	4618      	mov	r0, r3
 8010cea:	f000 f857 	bl	8010d9c <prvGetNextExpireTime>
 8010cee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010cf0:	68bb      	ldr	r3, [r7, #8]
 8010cf2:	4619      	mov	r1, r3
 8010cf4:	68f8      	ldr	r0, [r7, #12]
 8010cf6:	f000 f803 	bl	8010d00 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010cfa:	f000 f8d5 	bl	8010ea8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010cfe:	e7f1      	b.n	8010ce4 <prvTimerTask+0x8>

08010d00 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	b084      	sub	sp, #16
 8010d04:	af00      	add	r7, sp, #0
 8010d06:	6078      	str	r0, [r7, #4]
 8010d08:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010d0a:	f7ff fa43 	bl	8010194 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010d0e:	f107 0308 	add.w	r3, r7, #8
 8010d12:	4618      	mov	r0, r3
 8010d14:	f000 f866 	bl	8010de4 <prvSampleTimeNow>
 8010d18:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010d1a:	68bb      	ldr	r3, [r7, #8]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d130      	bne.n	8010d82 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010d20:	683b      	ldr	r3, [r7, #0]
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d10a      	bne.n	8010d3c <prvProcessTimerOrBlockTask+0x3c>
 8010d26:	687a      	ldr	r2, [r7, #4]
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	429a      	cmp	r2, r3
 8010d2c:	d806      	bhi.n	8010d3c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010d2e:	f7ff fa3f 	bl	80101b0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010d32:	68f9      	ldr	r1, [r7, #12]
 8010d34:	6878      	ldr	r0, [r7, #4]
 8010d36:	f7ff ff85 	bl	8010c44 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010d3a:	e024      	b.n	8010d86 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010d3c:	683b      	ldr	r3, [r7, #0]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d008      	beq.n	8010d54 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010d42:	4b13      	ldr	r3, [pc, #76]	; (8010d90 <prvProcessTimerOrBlockTask+0x90>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d101      	bne.n	8010d50 <prvProcessTimerOrBlockTask+0x50>
 8010d4c:	2301      	movs	r3, #1
 8010d4e:	e000      	b.n	8010d52 <prvProcessTimerOrBlockTask+0x52>
 8010d50:	2300      	movs	r3, #0
 8010d52:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010d54:	4b0f      	ldr	r3, [pc, #60]	; (8010d94 <prvProcessTimerOrBlockTask+0x94>)
 8010d56:	6818      	ldr	r0, [r3, #0]
 8010d58:	687a      	ldr	r2, [r7, #4]
 8010d5a:	68fb      	ldr	r3, [r7, #12]
 8010d5c:	1ad3      	subs	r3, r2, r3
 8010d5e:	683a      	ldr	r2, [r7, #0]
 8010d60:	4619      	mov	r1, r3
 8010d62:	f7fe ffa7 	bl	800fcb4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010d66:	f7ff fa23 	bl	80101b0 <xTaskResumeAll>
 8010d6a:	4603      	mov	r3, r0
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d10a      	bne.n	8010d86 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010d70:	4b09      	ldr	r3, [pc, #36]	; (8010d98 <prvProcessTimerOrBlockTask+0x98>)
 8010d72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010d76:	601a      	str	r2, [r3, #0]
 8010d78:	f3bf 8f4f 	dsb	sy
 8010d7c:	f3bf 8f6f 	isb	sy
}
 8010d80:	e001      	b.n	8010d86 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010d82:	f7ff fa15 	bl	80101b0 <xTaskResumeAll>
}
 8010d86:	bf00      	nop
 8010d88:	3710      	adds	r7, #16
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	bd80      	pop	{r7, pc}
 8010d8e:	bf00      	nop
 8010d90:	20001284 	.word	0x20001284
 8010d94:	20001288 	.word	0x20001288
 8010d98:	e000ed04 	.word	0xe000ed04

08010d9c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010d9c:	b480      	push	{r7}
 8010d9e:	b085      	sub	sp, #20
 8010da0:	af00      	add	r7, sp, #0
 8010da2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010da4:	4b0e      	ldr	r3, [pc, #56]	; (8010de0 <prvGetNextExpireTime+0x44>)
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d101      	bne.n	8010db2 <prvGetNextExpireTime+0x16>
 8010dae:	2201      	movs	r2, #1
 8010db0:	e000      	b.n	8010db4 <prvGetNextExpireTime+0x18>
 8010db2:	2200      	movs	r2, #0
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d105      	bne.n	8010dcc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010dc0:	4b07      	ldr	r3, [pc, #28]	; (8010de0 <prvGetNextExpireTime+0x44>)
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	68db      	ldr	r3, [r3, #12]
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	60fb      	str	r3, [r7, #12]
 8010dca:	e001      	b.n	8010dd0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010dcc:	2300      	movs	r3, #0
 8010dce:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010dd0:	68fb      	ldr	r3, [r7, #12]
}
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	3714      	adds	r7, #20
 8010dd6:	46bd      	mov	sp, r7
 8010dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ddc:	4770      	bx	lr
 8010dde:	bf00      	nop
 8010de0:	20001280 	.word	0x20001280

08010de4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b084      	sub	sp, #16
 8010de8:	af00      	add	r7, sp, #0
 8010dea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010dec:	f7ff fa7e 	bl	80102ec <xTaskGetTickCount>
 8010df0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010df2:	4b0b      	ldr	r3, [pc, #44]	; (8010e20 <prvSampleTimeNow+0x3c>)
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	68fa      	ldr	r2, [r7, #12]
 8010df8:	429a      	cmp	r2, r3
 8010dfa:	d205      	bcs.n	8010e08 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010dfc:	f000 f936 	bl	801106c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	2201      	movs	r2, #1
 8010e04:	601a      	str	r2, [r3, #0]
 8010e06:	e002      	b.n	8010e0e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010e0e:	4a04      	ldr	r2, [pc, #16]	; (8010e20 <prvSampleTimeNow+0x3c>)
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010e14:	68fb      	ldr	r3, [r7, #12]
}
 8010e16:	4618      	mov	r0, r3
 8010e18:	3710      	adds	r7, #16
 8010e1a:	46bd      	mov	sp, r7
 8010e1c:	bd80      	pop	{r7, pc}
 8010e1e:	bf00      	nop
 8010e20:	20001290 	.word	0x20001290

08010e24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b086      	sub	sp, #24
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	60f8      	str	r0, [r7, #12]
 8010e2c:	60b9      	str	r1, [r7, #8]
 8010e2e:	607a      	str	r2, [r7, #4]
 8010e30:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010e32:	2300      	movs	r3, #0
 8010e34:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	68ba      	ldr	r2, [r7, #8]
 8010e3a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	68fa      	ldr	r2, [r7, #12]
 8010e40:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010e42:	68ba      	ldr	r2, [r7, #8]
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	429a      	cmp	r2, r3
 8010e48:	d812      	bhi.n	8010e70 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010e4a:	687a      	ldr	r2, [r7, #4]
 8010e4c:	683b      	ldr	r3, [r7, #0]
 8010e4e:	1ad2      	subs	r2, r2, r3
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	699b      	ldr	r3, [r3, #24]
 8010e54:	429a      	cmp	r2, r3
 8010e56:	d302      	bcc.n	8010e5e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010e58:	2301      	movs	r3, #1
 8010e5a:	617b      	str	r3, [r7, #20]
 8010e5c:	e01b      	b.n	8010e96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010e5e:	4b10      	ldr	r3, [pc, #64]	; (8010ea0 <prvInsertTimerInActiveList+0x7c>)
 8010e60:	681a      	ldr	r2, [r3, #0]
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	3304      	adds	r3, #4
 8010e66:	4619      	mov	r1, r3
 8010e68:	4610      	mov	r0, r2
 8010e6a:	f7fe fa08 	bl	800f27e <vListInsert>
 8010e6e:	e012      	b.n	8010e96 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010e70:	687a      	ldr	r2, [r7, #4]
 8010e72:	683b      	ldr	r3, [r7, #0]
 8010e74:	429a      	cmp	r2, r3
 8010e76:	d206      	bcs.n	8010e86 <prvInsertTimerInActiveList+0x62>
 8010e78:	68ba      	ldr	r2, [r7, #8]
 8010e7a:	683b      	ldr	r3, [r7, #0]
 8010e7c:	429a      	cmp	r2, r3
 8010e7e:	d302      	bcc.n	8010e86 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010e80:	2301      	movs	r3, #1
 8010e82:	617b      	str	r3, [r7, #20]
 8010e84:	e007      	b.n	8010e96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010e86:	4b07      	ldr	r3, [pc, #28]	; (8010ea4 <prvInsertTimerInActiveList+0x80>)
 8010e88:	681a      	ldr	r2, [r3, #0]
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	3304      	adds	r3, #4
 8010e8e:	4619      	mov	r1, r3
 8010e90:	4610      	mov	r0, r2
 8010e92:	f7fe f9f4 	bl	800f27e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010e96:	697b      	ldr	r3, [r7, #20]
}
 8010e98:	4618      	mov	r0, r3
 8010e9a:	3718      	adds	r7, #24
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bd80      	pop	{r7, pc}
 8010ea0:	20001284 	.word	0x20001284
 8010ea4:	20001280 	.word	0x20001280

08010ea8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010ea8:	b580      	push	{r7, lr}
 8010eaa:	b08e      	sub	sp, #56	; 0x38
 8010eac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010eae:	e0ca      	b.n	8011046 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	da18      	bge.n	8010ee8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010eb6:	1d3b      	adds	r3, r7, #4
 8010eb8:	3304      	adds	r3, #4
 8010eba:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d10a      	bne.n	8010ed8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8010ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ec6:	f383 8811 	msr	BASEPRI, r3
 8010eca:	f3bf 8f6f 	isb	sy
 8010ece:	f3bf 8f4f 	dsb	sy
 8010ed2:	61fb      	str	r3, [r7, #28]
}
 8010ed4:	bf00      	nop
 8010ed6:	e7fe      	b.n	8010ed6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010ede:	6850      	ldr	r0, [r2, #4]
 8010ee0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010ee2:	6892      	ldr	r2, [r2, #8]
 8010ee4:	4611      	mov	r1, r2
 8010ee6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	f2c0 80aa 	blt.w	8011044 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ef6:	695b      	ldr	r3, [r3, #20]
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d004      	beq.n	8010f06 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010efe:	3304      	adds	r3, #4
 8010f00:	4618      	mov	r0, r3
 8010f02:	f7fe f9f5 	bl	800f2f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010f06:	463b      	mov	r3, r7
 8010f08:	4618      	mov	r0, r3
 8010f0a:	f7ff ff6b 	bl	8010de4 <prvSampleTimeNow>
 8010f0e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	2b09      	cmp	r3, #9
 8010f14:	f200 8097 	bhi.w	8011046 <prvProcessReceivedCommands+0x19e>
 8010f18:	a201      	add	r2, pc, #4	; (adr r2, 8010f20 <prvProcessReceivedCommands+0x78>)
 8010f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f1e:	bf00      	nop
 8010f20:	08010f49 	.word	0x08010f49
 8010f24:	08010f49 	.word	0x08010f49
 8010f28:	08010f49 	.word	0x08010f49
 8010f2c:	08010fbd 	.word	0x08010fbd
 8010f30:	08010fd1 	.word	0x08010fd1
 8010f34:	0801101b 	.word	0x0801101b
 8010f38:	08010f49 	.word	0x08010f49
 8010f3c:	08010f49 	.word	0x08010f49
 8010f40:	08010fbd 	.word	0x08010fbd
 8010f44:	08010fd1 	.word	0x08010fd1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010f4e:	f043 0301 	orr.w	r3, r3, #1
 8010f52:	b2da      	uxtb	r2, r3
 8010f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010f5a:	68ba      	ldr	r2, [r7, #8]
 8010f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f5e:	699b      	ldr	r3, [r3, #24]
 8010f60:	18d1      	adds	r1, r2, r3
 8010f62:	68bb      	ldr	r3, [r7, #8]
 8010f64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010f66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010f68:	f7ff ff5c 	bl	8010e24 <prvInsertTimerInActiveList>
 8010f6c:	4603      	mov	r3, r0
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d069      	beq.n	8011046 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f74:	6a1b      	ldr	r3, [r3, #32]
 8010f76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010f78:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010f80:	f003 0304 	and.w	r3, r3, #4
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d05e      	beq.n	8011046 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010f88:	68ba      	ldr	r2, [r7, #8]
 8010f8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f8c:	699b      	ldr	r3, [r3, #24]
 8010f8e:	441a      	add	r2, r3
 8010f90:	2300      	movs	r3, #0
 8010f92:	9300      	str	r3, [sp, #0]
 8010f94:	2300      	movs	r3, #0
 8010f96:	2100      	movs	r1, #0
 8010f98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010f9a:	f7ff fe05 	bl	8010ba8 <xTimerGenericCommand>
 8010f9e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010fa0:	6a3b      	ldr	r3, [r7, #32]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d14f      	bne.n	8011046 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8010fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010faa:	f383 8811 	msr	BASEPRI, r3
 8010fae:	f3bf 8f6f 	isb	sy
 8010fb2:	f3bf 8f4f 	dsb	sy
 8010fb6:	61bb      	str	r3, [r7, #24]
}
 8010fb8:	bf00      	nop
 8010fba:	e7fe      	b.n	8010fba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fbe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010fc2:	f023 0301 	bic.w	r3, r3, #1
 8010fc6:	b2da      	uxtb	r2, r3
 8010fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8010fce:	e03a      	b.n	8011046 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fd2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010fd6:	f043 0301 	orr.w	r3, r3, #1
 8010fda:	b2da      	uxtb	r2, r3
 8010fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fde:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010fe2:	68ba      	ldr	r2, [r7, #8]
 8010fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fe6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fea:	699b      	ldr	r3, [r3, #24]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d10a      	bne.n	8011006 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8010ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ff4:	f383 8811 	msr	BASEPRI, r3
 8010ff8:	f3bf 8f6f 	isb	sy
 8010ffc:	f3bf 8f4f 	dsb	sy
 8011000:	617b      	str	r3, [r7, #20]
}
 8011002:	bf00      	nop
 8011004:	e7fe      	b.n	8011004 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8011006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011008:	699a      	ldr	r2, [r3, #24]
 801100a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801100c:	18d1      	adds	r1, r2, r3
 801100e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011012:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011014:	f7ff ff06 	bl	8010e24 <prvInsertTimerInActiveList>
					break;
 8011018:	e015      	b.n	8011046 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801101a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801101c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011020:	f003 0302 	and.w	r3, r3, #2
 8011024:	2b00      	cmp	r3, #0
 8011026:	d103      	bne.n	8011030 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8011028:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801102a:	f000 fba3 	bl	8011774 <vPortFree>
 801102e:	e00a      	b.n	8011046 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011032:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011036:	f023 0301 	bic.w	r3, r3, #1
 801103a:	b2da      	uxtb	r2, r3
 801103c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801103e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011042:	e000      	b.n	8011046 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8011044:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011046:	4b08      	ldr	r3, [pc, #32]	; (8011068 <prvProcessReceivedCommands+0x1c0>)
 8011048:	681b      	ldr	r3, [r3, #0]
 801104a:	1d39      	adds	r1, r7, #4
 801104c:	2200      	movs	r2, #0
 801104e:	4618      	mov	r0, r3
 8011050:	f7fe fc16 	bl	800f880 <xQueueReceive>
 8011054:	4603      	mov	r3, r0
 8011056:	2b00      	cmp	r3, #0
 8011058:	f47f af2a 	bne.w	8010eb0 <prvProcessReceivedCommands+0x8>
	}
}
 801105c:	bf00      	nop
 801105e:	bf00      	nop
 8011060:	3730      	adds	r7, #48	; 0x30
 8011062:	46bd      	mov	sp, r7
 8011064:	bd80      	pop	{r7, pc}
 8011066:	bf00      	nop
 8011068:	20001288 	.word	0x20001288

0801106c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801106c:	b580      	push	{r7, lr}
 801106e:	b088      	sub	sp, #32
 8011070:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011072:	e048      	b.n	8011106 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011074:	4b2d      	ldr	r3, [pc, #180]	; (801112c <prvSwitchTimerLists+0xc0>)
 8011076:	681b      	ldr	r3, [r3, #0]
 8011078:	68db      	ldr	r3, [r3, #12]
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801107e:	4b2b      	ldr	r3, [pc, #172]	; (801112c <prvSwitchTimerLists+0xc0>)
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	68db      	ldr	r3, [r3, #12]
 8011084:	68db      	ldr	r3, [r3, #12]
 8011086:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	3304      	adds	r3, #4
 801108c:	4618      	mov	r0, r3
 801108e:	f7fe f92f 	bl	800f2f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011092:	68fb      	ldr	r3, [r7, #12]
 8011094:	6a1b      	ldr	r3, [r3, #32]
 8011096:	68f8      	ldr	r0, [r7, #12]
 8011098:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80110a0:	f003 0304 	and.w	r3, r3, #4
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	d02e      	beq.n	8011106 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80110a8:	68fb      	ldr	r3, [r7, #12]
 80110aa:	699b      	ldr	r3, [r3, #24]
 80110ac:	693a      	ldr	r2, [r7, #16]
 80110ae:	4413      	add	r3, r2
 80110b0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80110b2:	68ba      	ldr	r2, [r7, #8]
 80110b4:	693b      	ldr	r3, [r7, #16]
 80110b6:	429a      	cmp	r2, r3
 80110b8:	d90e      	bls.n	80110d8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	68ba      	ldr	r2, [r7, #8]
 80110be:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	68fa      	ldr	r2, [r7, #12]
 80110c4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80110c6:	4b19      	ldr	r3, [pc, #100]	; (801112c <prvSwitchTimerLists+0xc0>)
 80110c8:	681a      	ldr	r2, [r3, #0]
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	3304      	adds	r3, #4
 80110ce:	4619      	mov	r1, r3
 80110d0:	4610      	mov	r0, r2
 80110d2:	f7fe f8d4 	bl	800f27e <vListInsert>
 80110d6:	e016      	b.n	8011106 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80110d8:	2300      	movs	r3, #0
 80110da:	9300      	str	r3, [sp, #0]
 80110dc:	2300      	movs	r3, #0
 80110de:	693a      	ldr	r2, [r7, #16]
 80110e0:	2100      	movs	r1, #0
 80110e2:	68f8      	ldr	r0, [r7, #12]
 80110e4:	f7ff fd60 	bl	8010ba8 <xTimerGenericCommand>
 80110e8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d10a      	bne.n	8011106 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80110f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110f4:	f383 8811 	msr	BASEPRI, r3
 80110f8:	f3bf 8f6f 	isb	sy
 80110fc:	f3bf 8f4f 	dsb	sy
 8011100:	603b      	str	r3, [r7, #0]
}
 8011102:	bf00      	nop
 8011104:	e7fe      	b.n	8011104 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011106:	4b09      	ldr	r3, [pc, #36]	; (801112c <prvSwitchTimerLists+0xc0>)
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d1b1      	bne.n	8011074 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8011110:	4b06      	ldr	r3, [pc, #24]	; (801112c <prvSwitchTimerLists+0xc0>)
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011116:	4b06      	ldr	r3, [pc, #24]	; (8011130 <prvSwitchTimerLists+0xc4>)
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	4a04      	ldr	r2, [pc, #16]	; (801112c <prvSwitchTimerLists+0xc0>)
 801111c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801111e:	4a04      	ldr	r2, [pc, #16]	; (8011130 <prvSwitchTimerLists+0xc4>)
 8011120:	697b      	ldr	r3, [r7, #20]
 8011122:	6013      	str	r3, [r2, #0]
}
 8011124:	bf00      	nop
 8011126:	3718      	adds	r7, #24
 8011128:	46bd      	mov	sp, r7
 801112a:	bd80      	pop	{r7, pc}
 801112c:	20001280 	.word	0x20001280
 8011130:	20001284 	.word	0x20001284

08011134 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011134:	b580      	push	{r7, lr}
 8011136:	b082      	sub	sp, #8
 8011138:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801113a:	f000 f96b 	bl	8011414 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801113e:	4b15      	ldr	r3, [pc, #84]	; (8011194 <prvCheckForValidListAndQueue+0x60>)
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	2b00      	cmp	r3, #0
 8011144:	d120      	bne.n	8011188 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011146:	4814      	ldr	r0, [pc, #80]	; (8011198 <prvCheckForValidListAndQueue+0x64>)
 8011148:	f7fe f848 	bl	800f1dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801114c:	4813      	ldr	r0, [pc, #76]	; (801119c <prvCheckForValidListAndQueue+0x68>)
 801114e:	f7fe f845 	bl	800f1dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8011152:	4b13      	ldr	r3, [pc, #76]	; (80111a0 <prvCheckForValidListAndQueue+0x6c>)
 8011154:	4a10      	ldr	r2, [pc, #64]	; (8011198 <prvCheckForValidListAndQueue+0x64>)
 8011156:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011158:	4b12      	ldr	r3, [pc, #72]	; (80111a4 <prvCheckForValidListAndQueue+0x70>)
 801115a:	4a10      	ldr	r2, [pc, #64]	; (801119c <prvCheckForValidListAndQueue+0x68>)
 801115c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801115e:	2300      	movs	r3, #0
 8011160:	9300      	str	r3, [sp, #0]
 8011162:	4b11      	ldr	r3, [pc, #68]	; (80111a8 <prvCheckForValidListAndQueue+0x74>)
 8011164:	4a11      	ldr	r2, [pc, #68]	; (80111ac <prvCheckForValidListAndQueue+0x78>)
 8011166:	2110      	movs	r1, #16
 8011168:	200a      	movs	r0, #10
 801116a:	f7fe f953 	bl	800f414 <xQueueGenericCreateStatic>
 801116e:	4603      	mov	r3, r0
 8011170:	4a08      	ldr	r2, [pc, #32]	; (8011194 <prvCheckForValidListAndQueue+0x60>)
 8011172:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011174:	4b07      	ldr	r3, [pc, #28]	; (8011194 <prvCheckForValidListAndQueue+0x60>)
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	2b00      	cmp	r3, #0
 801117a:	d005      	beq.n	8011188 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801117c:	4b05      	ldr	r3, [pc, #20]	; (8011194 <prvCheckForValidListAndQueue+0x60>)
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	490b      	ldr	r1, [pc, #44]	; (80111b0 <prvCheckForValidListAndQueue+0x7c>)
 8011182:	4618      	mov	r0, r3
 8011184:	f7fe fd6c 	bl	800fc60 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011188:	f000 f974 	bl	8011474 <vPortExitCritical>
}
 801118c:	bf00      	nop
 801118e:	46bd      	mov	sp, r7
 8011190:	bd80      	pop	{r7, pc}
 8011192:	bf00      	nop
 8011194:	20001288 	.word	0x20001288
 8011198:	20001258 	.word	0x20001258
 801119c:	2000126c 	.word	0x2000126c
 80111a0:	20001280 	.word	0x20001280
 80111a4:	20001284 	.word	0x20001284
 80111a8:	20001334 	.word	0x20001334
 80111ac:	20001294 	.word	0x20001294
 80111b0:	080142bc 	.word	0x080142bc

080111b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80111b4:	b480      	push	{r7}
 80111b6:	b085      	sub	sp, #20
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	60f8      	str	r0, [r7, #12]
 80111bc:	60b9      	str	r1, [r7, #8]
 80111be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80111c0:	68fb      	ldr	r3, [r7, #12]
 80111c2:	3b04      	subs	r3, #4
 80111c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80111cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	3b04      	subs	r3, #4
 80111d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80111d4:	68bb      	ldr	r3, [r7, #8]
 80111d6:	f023 0201 	bic.w	r2, r3, #1
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	3b04      	subs	r3, #4
 80111e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80111e4:	4a0c      	ldr	r2, [pc, #48]	; (8011218 <pxPortInitialiseStack+0x64>)
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80111ea:	68fb      	ldr	r3, [r7, #12]
 80111ec:	3b14      	subs	r3, #20
 80111ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80111f0:	687a      	ldr	r2, [r7, #4]
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80111f6:	68fb      	ldr	r3, [r7, #12]
 80111f8:	3b04      	subs	r3, #4
 80111fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80111fc:	68fb      	ldr	r3, [r7, #12]
 80111fe:	f06f 0202 	mvn.w	r2, #2
 8011202:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011204:	68fb      	ldr	r3, [r7, #12]
 8011206:	3b20      	subs	r3, #32
 8011208:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 801120a:	68fb      	ldr	r3, [r7, #12]
}
 801120c:	4618      	mov	r0, r3
 801120e:	3714      	adds	r7, #20
 8011210:	46bd      	mov	sp, r7
 8011212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011216:	4770      	bx	lr
 8011218:	0801121d 	.word	0x0801121d

0801121c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 801121c:	b480      	push	{r7}
 801121e:	b085      	sub	sp, #20
 8011220:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011222:	2300      	movs	r3, #0
 8011224:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011226:	4b12      	ldr	r3, [pc, #72]	; (8011270 <prvTaskExitError+0x54>)
 8011228:	681b      	ldr	r3, [r3, #0]
 801122a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801122e:	d00a      	beq.n	8011246 <prvTaskExitError+0x2a>
	__asm volatile
 8011230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011234:	f383 8811 	msr	BASEPRI, r3
 8011238:	f3bf 8f6f 	isb	sy
 801123c:	f3bf 8f4f 	dsb	sy
 8011240:	60fb      	str	r3, [r7, #12]
}
 8011242:	bf00      	nop
 8011244:	e7fe      	b.n	8011244 <prvTaskExitError+0x28>
	__asm volatile
 8011246:	f04f 0350 	mov.w	r3, #80	; 0x50
 801124a:	f383 8811 	msr	BASEPRI, r3
 801124e:	f3bf 8f6f 	isb	sy
 8011252:	f3bf 8f4f 	dsb	sy
 8011256:	60bb      	str	r3, [r7, #8]
}
 8011258:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801125a:	bf00      	nop
 801125c:	687b      	ldr	r3, [r7, #4]
 801125e:	2b00      	cmp	r3, #0
 8011260:	d0fc      	beq.n	801125c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011262:	bf00      	nop
 8011264:	bf00      	nop
 8011266:	3714      	adds	r7, #20
 8011268:	46bd      	mov	sp, r7
 801126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801126e:	4770      	bx	lr
 8011270:	200003f0 	.word	0x200003f0
	...

08011280 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011280:	4b07      	ldr	r3, [pc, #28]	; (80112a0 <pxCurrentTCBConst2>)
 8011282:	6819      	ldr	r1, [r3, #0]
 8011284:	6808      	ldr	r0, [r1, #0]
 8011286:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801128a:	f380 8809 	msr	PSP, r0
 801128e:	f3bf 8f6f 	isb	sy
 8011292:	f04f 0000 	mov.w	r0, #0
 8011296:	f380 8811 	msr	BASEPRI, r0
 801129a:	4770      	bx	lr
 801129c:	f3af 8000 	nop.w

080112a0 <pxCurrentTCBConst2>:
 80112a0:	20000d58 	.word	0x20000d58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80112a4:	bf00      	nop
 80112a6:	bf00      	nop

080112a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80112a8:	4808      	ldr	r0, [pc, #32]	; (80112cc <prvPortStartFirstTask+0x24>)
 80112aa:	6800      	ldr	r0, [r0, #0]
 80112ac:	6800      	ldr	r0, [r0, #0]
 80112ae:	f380 8808 	msr	MSP, r0
 80112b2:	f04f 0000 	mov.w	r0, #0
 80112b6:	f380 8814 	msr	CONTROL, r0
 80112ba:	b662      	cpsie	i
 80112bc:	b661      	cpsie	f
 80112be:	f3bf 8f4f 	dsb	sy
 80112c2:	f3bf 8f6f 	isb	sy
 80112c6:	df00      	svc	0
 80112c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80112ca:	bf00      	nop
 80112cc:	e000ed08 	.word	0xe000ed08

080112d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80112d0:	b580      	push	{r7, lr}
 80112d2:	b086      	sub	sp, #24
 80112d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80112d6:	4b46      	ldr	r3, [pc, #280]	; (80113f0 <xPortStartScheduler+0x120>)
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	4a46      	ldr	r2, [pc, #280]	; (80113f4 <xPortStartScheduler+0x124>)
 80112dc:	4293      	cmp	r3, r2
 80112de:	d10a      	bne.n	80112f6 <xPortStartScheduler+0x26>
	__asm volatile
 80112e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112e4:	f383 8811 	msr	BASEPRI, r3
 80112e8:	f3bf 8f6f 	isb	sy
 80112ec:	f3bf 8f4f 	dsb	sy
 80112f0:	613b      	str	r3, [r7, #16]
}
 80112f2:	bf00      	nop
 80112f4:	e7fe      	b.n	80112f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80112f6:	4b3e      	ldr	r3, [pc, #248]	; (80113f0 <xPortStartScheduler+0x120>)
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	4a3f      	ldr	r2, [pc, #252]	; (80113f8 <xPortStartScheduler+0x128>)
 80112fc:	4293      	cmp	r3, r2
 80112fe:	d10a      	bne.n	8011316 <xPortStartScheduler+0x46>
	__asm volatile
 8011300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011304:	f383 8811 	msr	BASEPRI, r3
 8011308:	f3bf 8f6f 	isb	sy
 801130c:	f3bf 8f4f 	dsb	sy
 8011310:	60fb      	str	r3, [r7, #12]
}
 8011312:	bf00      	nop
 8011314:	e7fe      	b.n	8011314 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011316:	4b39      	ldr	r3, [pc, #228]	; (80113fc <xPortStartScheduler+0x12c>)
 8011318:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801131a:	697b      	ldr	r3, [r7, #20]
 801131c:	781b      	ldrb	r3, [r3, #0]
 801131e:	b2db      	uxtb	r3, r3
 8011320:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011322:	697b      	ldr	r3, [r7, #20]
 8011324:	22ff      	movs	r2, #255	; 0xff
 8011326:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011328:	697b      	ldr	r3, [r7, #20]
 801132a:	781b      	ldrb	r3, [r3, #0]
 801132c:	b2db      	uxtb	r3, r3
 801132e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011330:	78fb      	ldrb	r3, [r7, #3]
 8011332:	b2db      	uxtb	r3, r3
 8011334:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011338:	b2da      	uxtb	r2, r3
 801133a:	4b31      	ldr	r3, [pc, #196]	; (8011400 <xPortStartScheduler+0x130>)
 801133c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801133e:	4b31      	ldr	r3, [pc, #196]	; (8011404 <xPortStartScheduler+0x134>)
 8011340:	2207      	movs	r2, #7
 8011342:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011344:	e009      	b.n	801135a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011346:	4b2f      	ldr	r3, [pc, #188]	; (8011404 <xPortStartScheduler+0x134>)
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	3b01      	subs	r3, #1
 801134c:	4a2d      	ldr	r2, [pc, #180]	; (8011404 <xPortStartScheduler+0x134>)
 801134e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011350:	78fb      	ldrb	r3, [r7, #3]
 8011352:	b2db      	uxtb	r3, r3
 8011354:	005b      	lsls	r3, r3, #1
 8011356:	b2db      	uxtb	r3, r3
 8011358:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801135a:	78fb      	ldrb	r3, [r7, #3]
 801135c:	b2db      	uxtb	r3, r3
 801135e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011362:	2b80      	cmp	r3, #128	; 0x80
 8011364:	d0ef      	beq.n	8011346 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011366:	4b27      	ldr	r3, [pc, #156]	; (8011404 <xPortStartScheduler+0x134>)
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	f1c3 0307 	rsb	r3, r3, #7
 801136e:	2b04      	cmp	r3, #4
 8011370:	d00a      	beq.n	8011388 <xPortStartScheduler+0xb8>
	__asm volatile
 8011372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011376:	f383 8811 	msr	BASEPRI, r3
 801137a:	f3bf 8f6f 	isb	sy
 801137e:	f3bf 8f4f 	dsb	sy
 8011382:	60bb      	str	r3, [r7, #8]
}
 8011384:	bf00      	nop
 8011386:	e7fe      	b.n	8011386 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011388:	4b1e      	ldr	r3, [pc, #120]	; (8011404 <xPortStartScheduler+0x134>)
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	021b      	lsls	r3, r3, #8
 801138e:	4a1d      	ldr	r2, [pc, #116]	; (8011404 <xPortStartScheduler+0x134>)
 8011390:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011392:	4b1c      	ldr	r3, [pc, #112]	; (8011404 <xPortStartScheduler+0x134>)
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801139a:	4a1a      	ldr	r2, [pc, #104]	; (8011404 <xPortStartScheduler+0x134>)
 801139c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	b2da      	uxtb	r2, r3
 80113a2:	697b      	ldr	r3, [r7, #20]
 80113a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80113a6:	4b18      	ldr	r3, [pc, #96]	; (8011408 <xPortStartScheduler+0x138>)
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	4a17      	ldr	r2, [pc, #92]	; (8011408 <xPortStartScheduler+0x138>)
 80113ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80113b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80113b2:	4b15      	ldr	r3, [pc, #84]	; (8011408 <xPortStartScheduler+0x138>)
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	4a14      	ldr	r2, [pc, #80]	; (8011408 <xPortStartScheduler+0x138>)
 80113b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80113bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80113be:	f000 f8dd 	bl	801157c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80113c2:	4b12      	ldr	r3, [pc, #72]	; (801140c <xPortStartScheduler+0x13c>)
 80113c4:	2200      	movs	r2, #0
 80113c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80113c8:	f000 f8fc 	bl	80115c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80113cc:	4b10      	ldr	r3, [pc, #64]	; (8011410 <xPortStartScheduler+0x140>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	4a0f      	ldr	r2, [pc, #60]	; (8011410 <xPortStartScheduler+0x140>)
 80113d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80113d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80113d8:	f7ff ff66 	bl	80112a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80113dc:	f7ff f850 	bl	8010480 <vTaskSwitchContext>
	prvTaskExitError();
 80113e0:	f7ff ff1c 	bl	801121c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80113e4:	2300      	movs	r3, #0
}
 80113e6:	4618      	mov	r0, r3
 80113e8:	3718      	adds	r7, #24
 80113ea:	46bd      	mov	sp, r7
 80113ec:	bd80      	pop	{r7, pc}
 80113ee:	bf00      	nop
 80113f0:	e000ed00 	.word	0xe000ed00
 80113f4:	410fc271 	.word	0x410fc271
 80113f8:	410fc270 	.word	0x410fc270
 80113fc:	e000e400 	.word	0xe000e400
 8011400:	20001384 	.word	0x20001384
 8011404:	20001388 	.word	0x20001388
 8011408:	e000ed20 	.word	0xe000ed20
 801140c:	200003f0 	.word	0x200003f0
 8011410:	e000ef34 	.word	0xe000ef34

08011414 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011414:	b480      	push	{r7}
 8011416:	b083      	sub	sp, #12
 8011418:	af00      	add	r7, sp, #0
	__asm volatile
 801141a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801141e:	f383 8811 	msr	BASEPRI, r3
 8011422:	f3bf 8f6f 	isb	sy
 8011426:	f3bf 8f4f 	dsb	sy
 801142a:	607b      	str	r3, [r7, #4]
}
 801142c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801142e:	4b0f      	ldr	r3, [pc, #60]	; (801146c <vPortEnterCritical+0x58>)
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	3301      	adds	r3, #1
 8011434:	4a0d      	ldr	r2, [pc, #52]	; (801146c <vPortEnterCritical+0x58>)
 8011436:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011438:	4b0c      	ldr	r3, [pc, #48]	; (801146c <vPortEnterCritical+0x58>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	2b01      	cmp	r3, #1
 801143e:	d10f      	bne.n	8011460 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011440:	4b0b      	ldr	r3, [pc, #44]	; (8011470 <vPortEnterCritical+0x5c>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	b2db      	uxtb	r3, r3
 8011446:	2b00      	cmp	r3, #0
 8011448:	d00a      	beq.n	8011460 <vPortEnterCritical+0x4c>
	__asm volatile
 801144a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801144e:	f383 8811 	msr	BASEPRI, r3
 8011452:	f3bf 8f6f 	isb	sy
 8011456:	f3bf 8f4f 	dsb	sy
 801145a:	603b      	str	r3, [r7, #0]
}
 801145c:	bf00      	nop
 801145e:	e7fe      	b.n	801145e <vPortEnterCritical+0x4a>
	}
}
 8011460:	bf00      	nop
 8011462:	370c      	adds	r7, #12
 8011464:	46bd      	mov	sp, r7
 8011466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146a:	4770      	bx	lr
 801146c:	200003f0 	.word	0x200003f0
 8011470:	e000ed04 	.word	0xe000ed04

08011474 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011474:	b480      	push	{r7}
 8011476:	b083      	sub	sp, #12
 8011478:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801147a:	4b12      	ldr	r3, [pc, #72]	; (80114c4 <vPortExitCritical+0x50>)
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d10a      	bne.n	8011498 <vPortExitCritical+0x24>
	__asm volatile
 8011482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011486:	f383 8811 	msr	BASEPRI, r3
 801148a:	f3bf 8f6f 	isb	sy
 801148e:	f3bf 8f4f 	dsb	sy
 8011492:	607b      	str	r3, [r7, #4]
}
 8011494:	bf00      	nop
 8011496:	e7fe      	b.n	8011496 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011498:	4b0a      	ldr	r3, [pc, #40]	; (80114c4 <vPortExitCritical+0x50>)
 801149a:	681b      	ldr	r3, [r3, #0]
 801149c:	3b01      	subs	r3, #1
 801149e:	4a09      	ldr	r2, [pc, #36]	; (80114c4 <vPortExitCritical+0x50>)
 80114a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80114a2:	4b08      	ldr	r3, [pc, #32]	; (80114c4 <vPortExitCritical+0x50>)
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d105      	bne.n	80114b6 <vPortExitCritical+0x42>
 80114aa:	2300      	movs	r3, #0
 80114ac:	603b      	str	r3, [r7, #0]
	__asm volatile
 80114ae:	683b      	ldr	r3, [r7, #0]
 80114b0:	f383 8811 	msr	BASEPRI, r3
}
 80114b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80114b6:	bf00      	nop
 80114b8:	370c      	adds	r7, #12
 80114ba:	46bd      	mov	sp, r7
 80114bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114c0:	4770      	bx	lr
 80114c2:	bf00      	nop
 80114c4:	200003f0 	.word	0x200003f0
	...

080114d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80114d0:	f3ef 8009 	mrs	r0, PSP
 80114d4:	f3bf 8f6f 	isb	sy
 80114d8:	4b15      	ldr	r3, [pc, #84]	; (8011530 <pxCurrentTCBConst>)
 80114da:	681a      	ldr	r2, [r3, #0]
 80114dc:	f01e 0f10 	tst.w	lr, #16
 80114e0:	bf08      	it	eq
 80114e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80114e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114ea:	6010      	str	r0, [r2, #0]
 80114ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80114f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80114f4:	f380 8811 	msr	BASEPRI, r0
 80114f8:	f3bf 8f4f 	dsb	sy
 80114fc:	f3bf 8f6f 	isb	sy
 8011500:	f7fe ffbe 	bl	8010480 <vTaskSwitchContext>
 8011504:	f04f 0000 	mov.w	r0, #0
 8011508:	f380 8811 	msr	BASEPRI, r0
 801150c:	bc09      	pop	{r0, r3}
 801150e:	6819      	ldr	r1, [r3, #0]
 8011510:	6808      	ldr	r0, [r1, #0]
 8011512:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011516:	f01e 0f10 	tst.w	lr, #16
 801151a:	bf08      	it	eq
 801151c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011520:	f380 8809 	msr	PSP, r0
 8011524:	f3bf 8f6f 	isb	sy
 8011528:	4770      	bx	lr
 801152a:	bf00      	nop
 801152c:	f3af 8000 	nop.w

08011530 <pxCurrentTCBConst>:
 8011530:	20000d58 	.word	0x20000d58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011534:	bf00      	nop
 8011536:	bf00      	nop

08011538 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011538:	b580      	push	{r7, lr}
 801153a:	b082      	sub	sp, #8
 801153c:	af00      	add	r7, sp, #0
	__asm volatile
 801153e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011542:	f383 8811 	msr	BASEPRI, r3
 8011546:	f3bf 8f6f 	isb	sy
 801154a:	f3bf 8f4f 	dsb	sy
 801154e:	607b      	str	r3, [r7, #4]
}
 8011550:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011552:	f7fe fedb 	bl	801030c <xTaskIncrementTick>
 8011556:	4603      	mov	r3, r0
 8011558:	2b00      	cmp	r3, #0
 801155a:	d003      	beq.n	8011564 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801155c:	4b06      	ldr	r3, [pc, #24]	; (8011578 <xPortSysTickHandler+0x40>)
 801155e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011562:	601a      	str	r2, [r3, #0]
 8011564:	2300      	movs	r3, #0
 8011566:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011568:	683b      	ldr	r3, [r7, #0]
 801156a:	f383 8811 	msr	BASEPRI, r3
}
 801156e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011570:	bf00      	nop
 8011572:	3708      	adds	r7, #8
 8011574:	46bd      	mov	sp, r7
 8011576:	bd80      	pop	{r7, pc}
 8011578:	e000ed04 	.word	0xe000ed04

0801157c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801157c:	b480      	push	{r7}
 801157e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011580:	4b0b      	ldr	r3, [pc, #44]	; (80115b0 <vPortSetupTimerInterrupt+0x34>)
 8011582:	2200      	movs	r2, #0
 8011584:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011586:	4b0b      	ldr	r3, [pc, #44]	; (80115b4 <vPortSetupTimerInterrupt+0x38>)
 8011588:	2200      	movs	r2, #0
 801158a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801158c:	4b0a      	ldr	r3, [pc, #40]	; (80115b8 <vPortSetupTimerInterrupt+0x3c>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	4a0a      	ldr	r2, [pc, #40]	; (80115bc <vPortSetupTimerInterrupt+0x40>)
 8011592:	fba2 2303 	umull	r2, r3, r2, r3
 8011596:	099b      	lsrs	r3, r3, #6
 8011598:	4a09      	ldr	r2, [pc, #36]	; (80115c0 <vPortSetupTimerInterrupt+0x44>)
 801159a:	3b01      	subs	r3, #1
 801159c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801159e:	4b04      	ldr	r3, [pc, #16]	; (80115b0 <vPortSetupTimerInterrupt+0x34>)
 80115a0:	2207      	movs	r2, #7
 80115a2:	601a      	str	r2, [r3, #0]
}
 80115a4:	bf00      	nop
 80115a6:	46bd      	mov	sp, r7
 80115a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ac:	4770      	bx	lr
 80115ae:	bf00      	nop
 80115b0:	e000e010 	.word	0xe000e010
 80115b4:	e000e018 	.word	0xe000e018
 80115b8:	200003e4 	.word	0x200003e4
 80115bc:	10624dd3 	.word	0x10624dd3
 80115c0:	e000e014 	.word	0xe000e014

080115c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80115c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80115d4 <vPortEnableVFP+0x10>
 80115c8:	6801      	ldr	r1, [r0, #0]
 80115ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80115ce:	6001      	str	r1, [r0, #0]
 80115d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80115d2:	bf00      	nop
 80115d4:	e000ed88 	.word	0xe000ed88

080115d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80115d8:	b480      	push	{r7}
 80115da:	b085      	sub	sp, #20
 80115dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80115de:	f3ef 8305 	mrs	r3, IPSR
 80115e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	2b0f      	cmp	r3, #15
 80115e8:	d914      	bls.n	8011614 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80115ea:	4a17      	ldr	r2, [pc, #92]	; (8011648 <vPortValidateInterruptPriority+0x70>)
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	4413      	add	r3, r2
 80115f0:	781b      	ldrb	r3, [r3, #0]
 80115f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80115f4:	4b15      	ldr	r3, [pc, #84]	; (801164c <vPortValidateInterruptPriority+0x74>)
 80115f6:	781b      	ldrb	r3, [r3, #0]
 80115f8:	7afa      	ldrb	r2, [r7, #11]
 80115fa:	429a      	cmp	r2, r3
 80115fc:	d20a      	bcs.n	8011614 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80115fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011602:	f383 8811 	msr	BASEPRI, r3
 8011606:	f3bf 8f6f 	isb	sy
 801160a:	f3bf 8f4f 	dsb	sy
 801160e:	607b      	str	r3, [r7, #4]
}
 8011610:	bf00      	nop
 8011612:	e7fe      	b.n	8011612 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011614:	4b0e      	ldr	r3, [pc, #56]	; (8011650 <vPortValidateInterruptPriority+0x78>)
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801161c:	4b0d      	ldr	r3, [pc, #52]	; (8011654 <vPortValidateInterruptPriority+0x7c>)
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	429a      	cmp	r2, r3
 8011622:	d90a      	bls.n	801163a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011628:	f383 8811 	msr	BASEPRI, r3
 801162c:	f3bf 8f6f 	isb	sy
 8011630:	f3bf 8f4f 	dsb	sy
 8011634:	603b      	str	r3, [r7, #0]
}
 8011636:	bf00      	nop
 8011638:	e7fe      	b.n	8011638 <vPortValidateInterruptPriority+0x60>
	}
 801163a:	bf00      	nop
 801163c:	3714      	adds	r7, #20
 801163e:	46bd      	mov	sp, r7
 8011640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011644:	4770      	bx	lr
 8011646:	bf00      	nop
 8011648:	e000e3f0 	.word	0xe000e3f0
 801164c:	20001384 	.word	0x20001384
 8011650:	e000ed0c 	.word	0xe000ed0c
 8011654:	20001388 	.word	0x20001388

08011658 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011658:	b580      	push	{r7, lr}
 801165a:	b088      	sub	sp, #32
 801165c:	af00      	add	r7, sp, #0
 801165e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 8011660:	2300      	movs	r3, #0
 8011662:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
 8011664:	f7fe fd96 	bl	8010194 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 8011668:	4b3e      	ldr	r3, [pc, #248]	; (8011764 <pvPortMalloc+0x10c>)
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	2b00      	cmp	r3, #0
 801166e:	d104      	bne.n	801167a <pvPortMalloc+0x22>
		{
			prvHeapInit();
 8011670:	f000 f8ba 	bl	80117e8 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 8011674:	4b3b      	ldr	r3, [pc, #236]	; (8011764 <pvPortMalloc+0x10c>)
 8011676:	2201      	movs	r2, #1
 8011678:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	2b00      	cmp	r3, #0
 801167e:	d00e      	beq.n	801169e <pvPortMalloc+0x46>
		{
			xWantedSize += heapSTRUCT_SIZE;
 8011680:	2308      	movs	r3, #8
 8011682:	461a      	mov	r2, r3
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	4413      	add	r3, r2
 8011688:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	f003 0307 	and.w	r3, r3, #7
 8011690:	2b00      	cmp	r3, #0
 8011692:	d004      	beq.n	801169e <pvPortMalloc+0x46>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	f023 0307 	bic.w	r3, r3, #7
 801169a:	3308      	adds	r3, #8
 801169c:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d057      	beq.n	8011754 <pvPortMalloc+0xfc>
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	f247 5227 	movw	r2, #29991	; 0x7527
 80116aa:	4293      	cmp	r3, r2
 80116ac:	d852      	bhi.n	8011754 <pvPortMalloc+0xfc>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 80116ae:	4b2e      	ldr	r3, [pc, #184]	; (8011768 <pvPortMalloc+0x110>)
 80116b0:	61bb      	str	r3, [r7, #24]
			pxBlock = xStart.pxNextFreeBlock;
 80116b2:	4b2d      	ldr	r3, [pc, #180]	; (8011768 <pvPortMalloc+0x110>)
 80116b4:	681b      	ldr	r3, [r3, #0]
 80116b6:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80116b8:	e004      	b.n	80116c4 <pvPortMalloc+0x6c>
			{
				pxPreviousBlock = pxBlock;
 80116ba:	69fb      	ldr	r3, [r7, #28]
 80116bc:	61bb      	str	r3, [r7, #24]
				pxBlock = pxBlock->pxNextFreeBlock;
 80116be:	69fb      	ldr	r3, [r7, #28]
 80116c0:	681b      	ldr	r3, [r3, #0]
 80116c2:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80116c4:	69fb      	ldr	r3, [r7, #28]
 80116c6:	685b      	ldr	r3, [r3, #4]
 80116c8:	687a      	ldr	r2, [r7, #4]
 80116ca:	429a      	cmp	r2, r3
 80116cc:	d903      	bls.n	80116d6 <pvPortMalloc+0x7e>
 80116ce:	69fb      	ldr	r3, [r7, #28]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d1f1      	bne.n	80116ba <pvPortMalloc+0x62>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 80116d6:	69fb      	ldr	r3, [r7, #28]
 80116d8:	4a24      	ldr	r2, [pc, #144]	; (801176c <pvPortMalloc+0x114>)
 80116da:	4293      	cmp	r3, r2
 80116dc:	d03a      	beq.n	8011754 <pvPortMalloc+0xfc>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 80116de:	69bb      	ldr	r3, [r7, #24]
 80116e0:	681b      	ldr	r3, [r3, #0]
 80116e2:	2208      	movs	r2, #8
 80116e4:	4413      	add	r3, r2
 80116e6:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80116e8:	69fb      	ldr	r3, [r7, #28]
 80116ea:	681a      	ldr	r2, [r3, #0]
 80116ec:	69bb      	ldr	r3, [r7, #24]
 80116ee:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80116f0:	69fb      	ldr	r3, [r7, #28]
 80116f2:	685a      	ldr	r2, [r3, #4]
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	1ad3      	subs	r3, r2, r3
 80116f8:	2208      	movs	r2, #8
 80116fa:	0052      	lsls	r2, r2, #1
 80116fc:	4293      	cmp	r3, r2
 80116fe:	d922      	bls.n	8011746 <pvPortMalloc+0xee>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011700:	69fa      	ldr	r2, [r7, #28]
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	4413      	add	r3, r2
 8011706:	60fb      	str	r3, [r7, #12]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011708:	69fb      	ldr	r3, [r7, #28]
 801170a:	685a      	ldr	r2, [r3, #4]
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	1ad2      	subs	r2, r2, r3
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 8011714:	69fb      	ldr	r3, [r7, #28]
 8011716:	687a      	ldr	r2, [r7, #4]
 8011718:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	685b      	ldr	r3, [r3, #4]
 801171e:	60bb      	str	r3, [r7, #8]
 8011720:	4b11      	ldr	r3, [pc, #68]	; (8011768 <pvPortMalloc+0x110>)
 8011722:	613b      	str	r3, [r7, #16]
 8011724:	e002      	b.n	801172c <pvPortMalloc+0xd4>
 8011726:	693b      	ldr	r3, [r7, #16]
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	613b      	str	r3, [r7, #16]
 801172c:	693b      	ldr	r3, [r7, #16]
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	685b      	ldr	r3, [r3, #4]
 8011732:	68ba      	ldr	r2, [r7, #8]
 8011734:	429a      	cmp	r2, r3
 8011736:	d8f6      	bhi.n	8011726 <pvPortMalloc+0xce>
 8011738:	693b      	ldr	r3, [r7, #16]
 801173a:	681a      	ldr	r2, [r3, #0]
 801173c:	68fb      	ldr	r3, [r7, #12]
 801173e:	601a      	str	r2, [r3, #0]
 8011740:	693b      	ldr	r3, [r7, #16]
 8011742:	68fa      	ldr	r2, [r7, #12]
 8011744:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011746:	4b0a      	ldr	r3, [pc, #40]	; (8011770 <pvPortMalloc+0x118>)
 8011748:	681a      	ldr	r2, [r3, #0]
 801174a:	69fb      	ldr	r3, [r7, #28]
 801174c:	685b      	ldr	r3, [r3, #4]
 801174e:	1ad3      	subs	r3, r2, r3
 8011750:	4a07      	ldr	r2, [pc, #28]	; (8011770 <pvPortMalloc+0x118>)
 8011752:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011754:	f7fe fd2c 	bl	80101b0 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8011758:	697b      	ldr	r3, [r7, #20]
}
 801175a:	4618      	mov	r0, r3
 801175c:	3720      	adds	r7, #32
 801175e:	46bd      	mov	sp, r7
 8011760:	bd80      	pop	{r7, pc}
 8011762:	bf00      	nop
 8011764:	200088cc 	.word	0x200088cc
 8011768:	200088bc 	.word	0x200088bc
 801176c:	200088c4 	.word	0x200088c4
 8011770:	200003f4 	.word	0x200003f4

08011774 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011774:	b580      	push	{r7, lr}
 8011776:	b086      	sub	sp, #24
 8011778:	af00      	add	r7, sp, #0
 801177a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	613b      	str	r3, [r7, #16]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d027      	beq.n	80117d6 <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 8011786:	2308      	movs	r3, #8
 8011788:	425b      	negs	r3, r3
 801178a:	693a      	ldr	r2, [r7, #16]
 801178c:	4413      	add	r3, r2
 801178e:	613b      	str	r3, [r7, #16]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 8011790:	693b      	ldr	r3, [r7, #16]
 8011792:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 8011794:	f7fe fcfe 	bl	8010194 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011798:	68fb      	ldr	r3, [r7, #12]
 801179a:	685b      	ldr	r3, [r3, #4]
 801179c:	60bb      	str	r3, [r7, #8]
 801179e:	4b10      	ldr	r3, [pc, #64]	; (80117e0 <vPortFree+0x6c>)
 80117a0:	617b      	str	r3, [r7, #20]
 80117a2:	e002      	b.n	80117aa <vPortFree+0x36>
 80117a4:	697b      	ldr	r3, [r7, #20]
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	617b      	str	r3, [r7, #20]
 80117aa:	697b      	ldr	r3, [r7, #20]
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	685b      	ldr	r3, [r3, #4]
 80117b0:	68ba      	ldr	r2, [r7, #8]
 80117b2:	429a      	cmp	r2, r3
 80117b4:	d8f6      	bhi.n	80117a4 <vPortFree+0x30>
 80117b6:	697b      	ldr	r3, [r7, #20]
 80117b8:	681a      	ldr	r2, [r3, #0]
 80117ba:	68fb      	ldr	r3, [r7, #12]
 80117bc:	601a      	str	r2, [r3, #0]
 80117be:	697b      	ldr	r3, [r7, #20]
 80117c0:	68fa      	ldr	r2, [r7, #12]
 80117c2:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	685a      	ldr	r2, [r3, #4]
 80117c8:	4b06      	ldr	r3, [pc, #24]	; (80117e4 <vPortFree+0x70>)
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	4413      	add	r3, r2
 80117ce:	4a05      	ldr	r2, [pc, #20]	; (80117e4 <vPortFree+0x70>)
 80117d0:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 80117d2:	f7fe fced 	bl	80101b0 <xTaskResumeAll>
	}
}
 80117d6:	bf00      	nop
 80117d8:	3718      	adds	r7, #24
 80117da:	46bd      	mov	sp, r7
 80117dc:	bd80      	pop	{r7, pc}
 80117de:	bf00      	nop
 80117e0:	200088bc 	.word	0x200088bc
 80117e4:	200003f4 	.word	0x200003f4

080117e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80117e8:	b480      	push	{r7}
 80117ea:	b083      	sub	sp, #12
 80117ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80117ee:	4b10      	ldr	r3, [pc, #64]	; (8011830 <prvHeapInit+0x48>)
 80117f0:	f023 0307 	bic.w	r3, r3, #7
 80117f4:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80117f6:	4a0f      	ldr	r2, [pc, #60]	; (8011834 <prvHeapInit+0x4c>)
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80117fc:	4b0d      	ldr	r3, [pc, #52]	; (8011834 <prvHeapInit+0x4c>)
 80117fe:	2200      	movs	r2, #0
 8011800:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 8011802:	4b0d      	ldr	r3, [pc, #52]	; (8011838 <prvHeapInit+0x50>)
 8011804:	f247 5228 	movw	r2, #29992	; 0x7528
 8011808:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 801180a:	4b0b      	ldr	r3, [pc, #44]	; (8011838 <prvHeapInit+0x50>)
 801180c:	2200      	movs	r2, #0
 801180e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 8011814:	683b      	ldr	r3, [r7, #0]
 8011816:	f247 5228 	movw	r2, #29992	; 0x7528
 801181a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 801181c:	683b      	ldr	r3, [r7, #0]
 801181e:	4a06      	ldr	r2, [pc, #24]	; (8011838 <prvHeapInit+0x50>)
 8011820:	601a      	str	r2, [r3, #0]
}
 8011822:	bf00      	nop
 8011824:	370c      	adds	r7, #12
 8011826:	46bd      	mov	sp, r7
 8011828:	f85d 7b04 	ldr.w	r7, [sp], #4
 801182c:	4770      	bx	lr
 801182e:	bf00      	nop
 8011830:	20001394 	.word	0x20001394
 8011834:	200088bc 	.word	0x200088bc
 8011838:	200088c4 	.word	0x200088c4

0801183c <calloc>:
 801183c:	4b02      	ldr	r3, [pc, #8]	; (8011848 <calloc+0xc>)
 801183e:	460a      	mov	r2, r1
 8011840:	4601      	mov	r1, r0
 8011842:	6818      	ldr	r0, [r3, #0]
 8011844:	f000 b852 	b.w	80118ec <_calloc_r>
 8011848:	200003f8 	.word	0x200003f8

0801184c <__errno>:
 801184c:	4b01      	ldr	r3, [pc, #4]	; (8011854 <__errno+0x8>)
 801184e:	6818      	ldr	r0, [r3, #0]
 8011850:	4770      	bx	lr
 8011852:	bf00      	nop
 8011854:	200003f8 	.word	0x200003f8

08011858 <__libc_init_array>:
 8011858:	b570      	push	{r4, r5, r6, lr}
 801185a:	4d0d      	ldr	r5, [pc, #52]	; (8011890 <__libc_init_array+0x38>)
 801185c:	4c0d      	ldr	r4, [pc, #52]	; (8011894 <__libc_init_array+0x3c>)
 801185e:	1b64      	subs	r4, r4, r5
 8011860:	10a4      	asrs	r4, r4, #2
 8011862:	2600      	movs	r6, #0
 8011864:	42a6      	cmp	r6, r4
 8011866:	d109      	bne.n	801187c <__libc_init_array+0x24>
 8011868:	4d0b      	ldr	r5, [pc, #44]	; (8011898 <__libc_init_array+0x40>)
 801186a:	4c0c      	ldr	r4, [pc, #48]	; (801189c <__libc_init_array+0x44>)
 801186c:	f002 fcfa 	bl	8014264 <_init>
 8011870:	1b64      	subs	r4, r4, r5
 8011872:	10a4      	asrs	r4, r4, #2
 8011874:	2600      	movs	r6, #0
 8011876:	42a6      	cmp	r6, r4
 8011878:	d105      	bne.n	8011886 <__libc_init_array+0x2e>
 801187a:	bd70      	pop	{r4, r5, r6, pc}
 801187c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011880:	4798      	blx	r3
 8011882:	3601      	adds	r6, #1
 8011884:	e7ee      	b.n	8011864 <__libc_init_array+0xc>
 8011886:	f855 3b04 	ldr.w	r3, [r5], #4
 801188a:	4798      	blx	r3
 801188c:	3601      	adds	r6, #1
 801188e:	e7f2      	b.n	8011876 <__libc_init_array+0x1e>
 8011890:	08015014 	.word	0x08015014
 8011894:	08015014 	.word	0x08015014
 8011898:	08015014 	.word	0x08015014
 801189c:	08015018 	.word	0x08015018

080118a0 <malloc>:
 80118a0:	4b02      	ldr	r3, [pc, #8]	; (80118ac <malloc+0xc>)
 80118a2:	4601      	mov	r1, r0
 80118a4:	6818      	ldr	r0, [r3, #0]
 80118a6:	f000 b881 	b.w	80119ac <_malloc_r>
 80118aa:	bf00      	nop
 80118ac:	200003f8 	.word	0x200003f8

080118b0 <free>:
 80118b0:	4b02      	ldr	r3, [pc, #8]	; (80118bc <free+0xc>)
 80118b2:	4601      	mov	r1, r0
 80118b4:	6818      	ldr	r0, [r3, #0]
 80118b6:	f000 b829 	b.w	801190c <_free_r>
 80118ba:	bf00      	nop
 80118bc:	200003f8 	.word	0x200003f8

080118c0 <memcpy>:
 80118c0:	440a      	add	r2, r1
 80118c2:	4291      	cmp	r1, r2
 80118c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80118c8:	d100      	bne.n	80118cc <memcpy+0xc>
 80118ca:	4770      	bx	lr
 80118cc:	b510      	push	{r4, lr}
 80118ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80118d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80118d6:	4291      	cmp	r1, r2
 80118d8:	d1f9      	bne.n	80118ce <memcpy+0xe>
 80118da:	bd10      	pop	{r4, pc}

080118dc <memset>:
 80118dc:	4402      	add	r2, r0
 80118de:	4603      	mov	r3, r0
 80118e0:	4293      	cmp	r3, r2
 80118e2:	d100      	bne.n	80118e6 <memset+0xa>
 80118e4:	4770      	bx	lr
 80118e6:	f803 1b01 	strb.w	r1, [r3], #1
 80118ea:	e7f9      	b.n	80118e0 <memset+0x4>

080118ec <_calloc_r>:
 80118ec:	b513      	push	{r0, r1, r4, lr}
 80118ee:	434a      	muls	r2, r1
 80118f0:	4611      	mov	r1, r2
 80118f2:	9201      	str	r2, [sp, #4]
 80118f4:	f000 f85a 	bl	80119ac <_malloc_r>
 80118f8:	4604      	mov	r4, r0
 80118fa:	b118      	cbz	r0, 8011904 <_calloc_r+0x18>
 80118fc:	9a01      	ldr	r2, [sp, #4]
 80118fe:	2100      	movs	r1, #0
 8011900:	f7ff ffec 	bl	80118dc <memset>
 8011904:	4620      	mov	r0, r4
 8011906:	b002      	add	sp, #8
 8011908:	bd10      	pop	{r4, pc}
	...

0801190c <_free_r>:
 801190c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801190e:	2900      	cmp	r1, #0
 8011910:	d048      	beq.n	80119a4 <_free_r+0x98>
 8011912:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011916:	9001      	str	r0, [sp, #4]
 8011918:	2b00      	cmp	r3, #0
 801191a:	f1a1 0404 	sub.w	r4, r1, #4
 801191e:	bfb8      	it	lt
 8011920:	18e4      	addlt	r4, r4, r3
 8011922:	f001 fb95 	bl	8013050 <__malloc_lock>
 8011926:	4a20      	ldr	r2, [pc, #128]	; (80119a8 <_free_r+0x9c>)
 8011928:	9801      	ldr	r0, [sp, #4]
 801192a:	6813      	ldr	r3, [r2, #0]
 801192c:	4615      	mov	r5, r2
 801192e:	b933      	cbnz	r3, 801193e <_free_r+0x32>
 8011930:	6063      	str	r3, [r4, #4]
 8011932:	6014      	str	r4, [r2, #0]
 8011934:	b003      	add	sp, #12
 8011936:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801193a:	f001 bb8f 	b.w	801305c <__malloc_unlock>
 801193e:	42a3      	cmp	r3, r4
 8011940:	d90b      	bls.n	801195a <_free_r+0x4e>
 8011942:	6821      	ldr	r1, [r4, #0]
 8011944:	1862      	adds	r2, r4, r1
 8011946:	4293      	cmp	r3, r2
 8011948:	bf04      	itt	eq
 801194a:	681a      	ldreq	r2, [r3, #0]
 801194c:	685b      	ldreq	r3, [r3, #4]
 801194e:	6063      	str	r3, [r4, #4]
 8011950:	bf04      	itt	eq
 8011952:	1852      	addeq	r2, r2, r1
 8011954:	6022      	streq	r2, [r4, #0]
 8011956:	602c      	str	r4, [r5, #0]
 8011958:	e7ec      	b.n	8011934 <_free_r+0x28>
 801195a:	461a      	mov	r2, r3
 801195c:	685b      	ldr	r3, [r3, #4]
 801195e:	b10b      	cbz	r3, 8011964 <_free_r+0x58>
 8011960:	42a3      	cmp	r3, r4
 8011962:	d9fa      	bls.n	801195a <_free_r+0x4e>
 8011964:	6811      	ldr	r1, [r2, #0]
 8011966:	1855      	adds	r5, r2, r1
 8011968:	42a5      	cmp	r5, r4
 801196a:	d10b      	bne.n	8011984 <_free_r+0x78>
 801196c:	6824      	ldr	r4, [r4, #0]
 801196e:	4421      	add	r1, r4
 8011970:	1854      	adds	r4, r2, r1
 8011972:	42a3      	cmp	r3, r4
 8011974:	6011      	str	r1, [r2, #0]
 8011976:	d1dd      	bne.n	8011934 <_free_r+0x28>
 8011978:	681c      	ldr	r4, [r3, #0]
 801197a:	685b      	ldr	r3, [r3, #4]
 801197c:	6053      	str	r3, [r2, #4]
 801197e:	4421      	add	r1, r4
 8011980:	6011      	str	r1, [r2, #0]
 8011982:	e7d7      	b.n	8011934 <_free_r+0x28>
 8011984:	d902      	bls.n	801198c <_free_r+0x80>
 8011986:	230c      	movs	r3, #12
 8011988:	6003      	str	r3, [r0, #0]
 801198a:	e7d3      	b.n	8011934 <_free_r+0x28>
 801198c:	6825      	ldr	r5, [r4, #0]
 801198e:	1961      	adds	r1, r4, r5
 8011990:	428b      	cmp	r3, r1
 8011992:	bf04      	itt	eq
 8011994:	6819      	ldreq	r1, [r3, #0]
 8011996:	685b      	ldreq	r3, [r3, #4]
 8011998:	6063      	str	r3, [r4, #4]
 801199a:	bf04      	itt	eq
 801199c:	1949      	addeq	r1, r1, r5
 801199e:	6021      	streq	r1, [r4, #0]
 80119a0:	6054      	str	r4, [r2, #4]
 80119a2:	e7c7      	b.n	8011934 <_free_r+0x28>
 80119a4:	b003      	add	sp, #12
 80119a6:	bd30      	pop	{r4, r5, pc}
 80119a8:	200088d0 	.word	0x200088d0

080119ac <_malloc_r>:
 80119ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119ae:	1ccd      	adds	r5, r1, #3
 80119b0:	f025 0503 	bic.w	r5, r5, #3
 80119b4:	3508      	adds	r5, #8
 80119b6:	2d0c      	cmp	r5, #12
 80119b8:	bf38      	it	cc
 80119ba:	250c      	movcc	r5, #12
 80119bc:	2d00      	cmp	r5, #0
 80119be:	4606      	mov	r6, r0
 80119c0:	db01      	blt.n	80119c6 <_malloc_r+0x1a>
 80119c2:	42a9      	cmp	r1, r5
 80119c4:	d903      	bls.n	80119ce <_malloc_r+0x22>
 80119c6:	230c      	movs	r3, #12
 80119c8:	6033      	str	r3, [r6, #0]
 80119ca:	2000      	movs	r0, #0
 80119cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119ce:	f001 fb3f 	bl	8013050 <__malloc_lock>
 80119d2:	4921      	ldr	r1, [pc, #132]	; (8011a58 <_malloc_r+0xac>)
 80119d4:	680a      	ldr	r2, [r1, #0]
 80119d6:	4614      	mov	r4, r2
 80119d8:	b99c      	cbnz	r4, 8011a02 <_malloc_r+0x56>
 80119da:	4f20      	ldr	r7, [pc, #128]	; (8011a5c <_malloc_r+0xb0>)
 80119dc:	683b      	ldr	r3, [r7, #0]
 80119de:	b923      	cbnz	r3, 80119ea <_malloc_r+0x3e>
 80119e0:	4621      	mov	r1, r4
 80119e2:	4630      	mov	r0, r6
 80119e4:	f000 fca6 	bl	8012334 <_sbrk_r>
 80119e8:	6038      	str	r0, [r7, #0]
 80119ea:	4629      	mov	r1, r5
 80119ec:	4630      	mov	r0, r6
 80119ee:	f000 fca1 	bl	8012334 <_sbrk_r>
 80119f2:	1c43      	adds	r3, r0, #1
 80119f4:	d123      	bne.n	8011a3e <_malloc_r+0x92>
 80119f6:	230c      	movs	r3, #12
 80119f8:	6033      	str	r3, [r6, #0]
 80119fa:	4630      	mov	r0, r6
 80119fc:	f001 fb2e 	bl	801305c <__malloc_unlock>
 8011a00:	e7e3      	b.n	80119ca <_malloc_r+0x1e>
 8011a02:	6823      	ldr	r3, [r4, #0]
 8011a04:	1b5b      	subs	r3, r3, r5
 8011a06:	d417      	bmi.n	8011a38 <_malloc_r+0x8c>
 8011a08:	2b0b      	cmp	r3, #11
 8011a0a:	d903      	bls.n	8011a14 <_malloc_r+0x68>
 8011a0c:	6023      	str	r3, [r4, #0]
 8011a0e:	441c      	add	r4, r3
 8011a10:	6025      	str	r5, [r4, #0]
 8011a12:	e004      	b.n	8011a1e <_malloc_r+0x72>
 8011a14:	6863      	ldr	r3, [r4, #4]
 8011a16:	42a2      	cmp	r2, r4
 8011a18:	bf0c      	ite	eq
 8011a1a:	600b      	streq	r3, [r1, #0]
 8011a1c:	6053      	strne	r3, [r2, #4]
 8011a1e:	4630      	mov	r0, r6
 8011a20:	f001 fb1c 	bl	801305c <__malloc_unlock>
 8011a24:	f104 000b 	add.w	r0, r4, #11
 8011a28:	1d23      	adds	r3, r4, #4
 8011a2a:	f020 0007 	bic.w	r0, r0, #7
 8011a2e:	1ac2      	subs	r2, r0, r3
 8011a30:	d0cc      	beq.n	80119cc <_malloc_r+0x20>
 8011a32:	1a1b      	subs	r3, r3, r0
 8011a34:	50a3      	str	r3, [r4, r2]
 8011a36:	e7c9      	b.n	80119cc <_malloc_r+0x20>
 8011a38:	4622      	mov	r2, r4
 8011a3a:	6864      	ldr	r4, [r4, #4]
 8011a3c:	e7cc      	b.n	80119d8 <_malloc_r+0x2c>
 8011a3e:	1cc4      	adds	r4, r0, #3
 8011a40:	f024 0403 	bic.w	r4, r4, #3
 8011a44:	42a0      	cmp	r0, r4
 8011a46:	d0e3      	beq.n	8011a10 <_malloc_r+0x64>
 8011a48:	1a21      	subs	r1, r4, r0
 8011a4a:	4630      	mov	r0, r6
 8011a4c:	f000 fc72 	bl	8012334 <_sbrk_r>
 8011a50:	3001      	adds	r0, #1
 8011a52:	d1dd      	bne.n	8011a10 <_malloc_r+0x64>
 8011a54:	e7cf      	b.n	80119f6 <_malloc_r+0x4a>
 8011a56:	bf00      	nop
 8011a58:	200088d0 	.word	0x200088d0
 8011a5c:	200088d4 	.word	0x200088d4

08011a60 <__cvt>:
 8011a60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011a64:	ec55 4b10 	vmov	r4, r5, d0
 8011a68:	2d00      	cmp	r5, #0
 8011a6a:	460e      	mov	r6, r1
 8011a6c:	4619      	mov	r1, r3
 8011a6e:	462b      	mov	r3, r5
 8011a70:	bfbb      	ittet	lt
 8011a72:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011a76:	461d      	movlt	r5, r3
 8011a78:	2300      	movge	r3, #0
 8011a7a:	232d      	movlt	r3, #45	; 0x2d
 8011a7c:	700b      	strb	r3, [r1, #0]
 8011a7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011a80:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011a84:	4691      	mov	r9, r2
 8011a86:	f023 0820 	bic.w	r8, r3, #32
 8011a8a:	bfbc      	itt	lt
 8011a8c:	4622      	movlt	r2, r4
 8011a8e:	4614      	movlt	r4, r2
 8011a90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011a94:	d005      	beq.n	8011aa2 <__cvt+0x42>
 8011a96:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011a9a:	d100      	bne.n	8011a9e <__cvt+0x3e>
 8011a9c:	3601      	adds	r6, #1
 8011a9e:	2102      	movs	r1, #2
 8011aa0:	e000      	b.n	8011aa4 <__cvt+0x44>
 8011aa2:	2103      	movs	r1, #3
 8011aa4:	ab03      	add	r3, sp, #12
 8011aa6:	9301      	str	r3, [sp, #4]
 8011aa8:	ab02      	add	r3, sp, #8
 8011aaa:	9300      	str	r3, [sp, #0]
 8011aac:	ec45 4b10 	vmov	d0, r4, r5
 8011ab0:	4653      	mov	r3, sl
 8011ab2:	4632      	mov	r2, r6
 8011ab4:	f000 fcdc 	bl	8012470 <_dtoa_r>
 8011ab8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011abc:	4607      	mov	r7, r0
 8011abe:	d102      	bne.n	8011ac6 <__cvt+0x66>
 8011ac0:	f019 0f01 	tst.w	r9, #1
 8011ac4:	d022      	beq.n	8011b0c <__cvt+0xac>
 8011ac6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011aca:	eb07 0906 	add.w	r9, r7, r6
 8011ace:	d110      	bne.n	8011af2 <__cvt+0x92>
 8011ad0:	783b      	ldrb	r3, [r7, #0]
 8011ad2:	2b30      	cmp	r3, #48	; 0x30
 8011ad4:	d10a      	bne.n	8011aec <__cvt+0x8c>
 8011ad6:	2200      	movs	r2, #0
 8011ad8:	2300      	movs	r3, #0
 8011ada:	4620      	mov	r0, r4
 8011adc:	4629      	mov	r1, r5
 8011ade:	f7ee fff3 	bl	8000ac8 <__aeabi_dcmpeq>
 8011ae2:	b918      	cbnz	r0, 8011aec <__cvt+0x8c>
 8011ae4:	f1c6 0601 	rsb	r6, r6, #1
 8011ae8:	f8ca 6000 	str.w	r6, [sl]
 8011aec:	f8da 3000 	ldr.w	r3, [sl]
 8011af0:	4499      	add	r9, r3
 8011af2:	2200      	movs	r2, #0
 8011af4:	2300      	movs	r3, #0
 8011af6:	4620      	mov	r0, r4
 8011af8:	4629      	mov	r1, r5
 8011afa:	f7ee ffe5 	bl	8000ac8 <__aeabi_dcmpeq>
 8011afe:	b108      	cbz	r0, 8011b04 <__cvt+0xa4>
 8011b00:	f8cd 900c 	str.w	r9, [sp, #12]
 8011b04:	2230      	movs	r2, #48	; 0x30
 8011b06:	9b03      	ldr	r3, [sp, #12]
 8011b08:	454b      	cmp	r3, r9
 8011b0a:	d307      	bcc.n	8011b1c <__cvt+0xbc>
 8011b0c:	9b03      	ldr	r3, [sp, #12]
 8011b0e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011b10:	1bdb      	subs	r3, r3, r7
 8011b12:	4638      	mov	r0, r7
 8011b14:	6013      	str	r3, [r2, #0]
 8011b16:	b004      	add	sp, #16
 8011b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b1c:	1c59      	adds	r1, r3, #1
 8011b1e:	9103      	str	r1, [sp, #12]
 8011b20:	701a      	strb	r2, [r3, #0]
 8011b22:	e7f0      	b.n	8011b06 <__cvt+0xa6>

08011b24 <__exponent>:
 8011b24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011b26:	4603      	mov	r3, r0
 8011b28:	2900      	cmp	r1, #0
 8011b2a:	bfb8      	it	lt
 8011b2c:	4249      	neglt	r1, r1
 8011b2e:	f803 2b02 	strb.w	r2, [r3], #2
 8011b32:	bfb4      	ite	lt
 8011b34:	222d      	movlt	r2, #45	; 0x2d
 8011b36:	222b      	movge	r2, #43	; 0x2b
 8011b38:	2909      	cmp	r1, #9
 8011b3a:	7042      	strb	r2, [r0, #1]
 8011b3c:	dd2a      	ble.n	8011b94 <__exponent+0x70>
 8011b3e:	f10d 0407 	add.w	r4, sp, #7
 8011b42:	46a4      	mov	ip, r4
 8011b44:	270a      	movs	r7, #10
 8011b46:	46a6      	mov	lr, r4
 8011b48:	460a      	mov	r2, r1
 8011b4a:	fb91 f6f7 	sdiv	r6, r1, r7
 8011b4e:	fb07 1516 	mls	r5, r7, r6, r1
 8011b52:	3530      	adds	r5, #48	; 0x30
 8011b54:	2a63      	cmp	r2, #99	; 0x63
 8011b56:	f104 34ff 	add.w	r4, r4, #4294967295
 8011b5a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011b5e:	4631      	mov	r1, r6
 8011b60:	dcf1      	bgt.n	8011b46 <__exponent+0x22>
 8011b62:	3130      	adds	r1, #48	; 0x30
 8011b64:	f1ae 0502 	sub.w	r5, lr, #2
 8011b68:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011b6c:	1c44      	adds	r4, r0, #1
 8011b6e:	4629      	mov	r1, r5
 8011b70:	4561      	cmp	r1, ip
 8011b72:	d30a      	bcc.n	8011b8a <__exponent+0x66>
 8011b74:	f10d 0209 	add.w	r2, sp, #9
 8011b78:	eba2 020e 	sub.w	r2, r2, lr
 8011b7c:	4565      	cmp	r5, ip
 8011b7e:	bf88      	it	hi
 8011b80:	2200      	movhi	r2, #0
 8011b82:	4413      	add	r3, r2
 8011b84:	1a18      	subs	r0, r3, r0
 8011b86:	b003      	add	sp, #12
 8011b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011b8e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011b92:	e7ed      	b.n	8011b70 <__exponent+0x4c>
 8011b94:	2330      	movs	r3, #48	; 0x30
 8011b96:	3130      	adds	r1, #48	; 0x30
 8011b98:	7083      	strb	r3, [r0, #2]
 8011b9a:	70c1      	strb	r1, [r0, #3]
 8011b9c:	1d03      	adds	r3, r0, #4
 8011b9e:	e7f1      	b.n	8011b84 <__exponent+0x60>

08011ba0 <_printf_float>:
 8011ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ba4:	ed2d 8b02 	vpush	{d8}
 8011ba8:	b08d      	sub	sp, #52	; 0x34
 8011baa:	460c      	mov	r4, r1
 8011bac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011bb0:	4616      	mov	r6, r2
 8011bb2:	461f      	mov	r7, r3
 8011bb4:	4605      	mov	r5, r0
 8011bb6:	f001 fa47 	bl	8013048 <_localeconv_r>
 8011bba:	f8d0 a000 	ldr.w	sl, [r0]
 8011bbe:	4650      	mov	r0, sl
 8011bc0:	f7ee fb06 	bl	80001d0 <strlen>
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	930a      	str	r3, [sp, #40]	; 0x28
 8011bc8:	6823      	ldr	r3, [r4, #0]
 8011bca:	9305      	str	r3, [sp, #20]
 8011bcc:	f8d8 3000 	ldr.w	r3, [r8]
 8011bd0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011bd4:	3307      	adds	r3, #7
 8011bd6:	f023 0307 	bic.w	r3, r3, #7
 8011bda:	f103 0208 	add.w	r2, r3, #8
 8011bde:	f8c8 2000 	str.w	r2, [r8]
 8011be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011be6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011bea:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011bee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011bf2:	9307      	str	r3, [sp, #28]
 8011bf4:	f8cd 8018 	str.w	r8, [sp, #24]
 8011bf8:	ee08 0a10 	vmov	s16, r0
 8011bfc:	4b9f      	ldr	r3, [pc, #636]	; (8011e7c <_printf_float+0x2dc>)
 8011bfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011c02:	f04f 32ff 	mov.w	r2, #4294967295
 8011c06:	f7ee ff91 	bl	8000b2c <__aeabi_dcmpun>
 8011c0a:	bb88      	cbnz	r0, 8011c70 <_printf_float+0xd0>
 8011c0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011c10:	4b9a      	ldr	r3, [pc, #616]	; (8011e7c <_printf_float+0x2dc>)
 8011c12:	f04f 32ff 	mov.w	r2, #4294967295
 8011c16:	f7ee ff6b 	bl	8000af0 <__aeabi_dcmple>
 8011c1a:	bb48      	cbnz	r0, 8011c70 <_printf_float+0xd0>
 8011c1c:	2200      	movs	r2, #0
 8011c1e:	2300      	movs	r3, #0
 8011c20:	4640      	mov	r0, r8
 8011c22:	4649      	mov	r1, r9
 8011c24:	f7ee ff5a 	bl	8000adc <__aeabi_dcmplt>
 8011c28:	b110      	cbz	r0, 8011c30 <_printf_float+0x90>
 8011c2a:	232d      	movs	r3, #45	; 0x2d
 8011c2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c30:	4b93      	ldr	r3, [pc, #588]	; (8011e80 <_printf_float+0x2e0>)
 8011c32:	4894      	ldr	r0, [pc, #592]	; (8011e84 <_printf_float+0x2e4>)
 8011c34:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011c38:	bf94      	ite	ls
 8011c3a:	4698      	movls	r8, r3
 8011c3c:	4680      	movhi	r8, r0
 8011c3e:	2303      	movs	r3, #3
 8011c40:	6123      	str	r3, [r4, #16]
 8011c42:	9b05      	ldr	r3, [sp, #20]
 8011c44:	f023 0204 	bic.w	r2, r3, #4
 8011c48:	6022      	str	r2, [r4, #0]
 8011c4a:	f04f 0900 	mov.w	r9, #0
 8011c4e:	9700      	str	r7, [sp, #0]
 8011c50:	4633      	mov	r3, r6
 8011c52:	aa0b      	add	r2, sp, #44	; 0x2c
 8011c54:	4621      	mov	r1, r4
 8011c56:	4628      	mov	r0, r5
 8011c58:	f000 f9d8 	bl	801200c <_printf_common>
 8011c5c:	3001      	adds	r0, #1
 8011c5e:	f040 8090 	bne.w	8011d82 <_printf_float+0x1e2>
 8011c62:	f04f 30ff 	mov.w	r0, #4294967295
 8011c66:	b00d      	add	sp, #52	; 0x34
 8011c68:	ecbd 8b02 	vpop	{d8}
 8011c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c70:	4642      	mov	r2, r8
 8011c72:	464b      	mov	r3, r9
 8011c74:	4640      	mov	r0, r8
 8011c76:	4649      	mov	r1, r9
 8011c78:	f7ee ff58 	bl	8000b2c <__aeabi_dcmpun>
 8011c7c:	b140      	cbz	r0, 8011c90 <_printf_float+0xf0>
 8011c7e:	464b      	mov	r3, r9
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	bfbc      	itt	lt
 8011c84:	232d      	movlt	r3, #45	; 0x2d
 8011c86:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011c8a:	487f      	ldr	r0, [pc, #508]	; (8011e88 <_printf_float+0x2e8>)
 8011c8c:	4b7f      	ldr	r3, [pc, #508]	; (8011e8c <_printf_float+0x2ec>)
 8011c8e:	e7d1      	b.n	8011c34 <_printf_float+0x94>
 8011c90:	6863      	ldr	r3, [r4, #4]
 8011c92:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011c96:	9206      	str	r2, [sp, #24]
 8011c98:	1c5a      	adds	r2, r3, #1
 8011c9a:	d13f      	bne.n	8011d1c <_printf_float+0x17c>
 8011c9c:	2306      	movs	r3, #6
 8011c9e:	6063      	str	r3, [r4, #4]
 8011ca0:	9b05      	ldr	r3, [sp, #20]
 8011ca2:	6861      	ldr	r1, [r4, #4]
 8011ca4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011ca8:	2300      	movs	r3, #0
 8011caa:	9303      	str	r3, [sp, #12]
 8011cac:	ab0a      	add	r3, sp, #40	; 0x28
 8011cae:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011cb2:	ab09      	add	r3, sp, #36	; 0x24
 8011cb4:	ec49 8b10 	vmov	d0, r8, r9
 8011cb8:	9300      	str	r3, [sp, #0]
 8011cba:	6022      	str	r2, [r4, #0]
 8011cbc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011cc0:	4628      	mov	r0, r5
 8011cc2:	f7ff fecd 	bl	8011a60 <__cvt>
 8011cc6:	9b06      	ldr	r3, [sp, #24]
 8011cc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011cca:	2b47      	cmp	r3, #71	; 0x47
 8011ccc:	4680      	mov	r8, r0
 8011cce:	d108      	bne.n	8011ce2 <_printf_float+0x142>
 8011cd0:	1cc8      	adds	r0, r1, #3
 8011cd2:	db02      	blt.n	8011cda <_printf_float+0x13a>
 8011cd4:	6863      	ldr	r3, [r4, #4]
 8011cd6:	4299      	cmp	r1, r3
 8011cd8:	dd41      	ble.n	8011d5e <_printf_float+0x1be>
 8011cda:	f1ab 0b02 	sub.w	fp, fp, #2
 8011cde:	fa5f fb8b 	uxtb.w	fp, fp
 8011ce2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011ce6:	d820      	bhi.n	8011d2a <_printf_float+0x18a>
 8011ce8:	3901      	subs	r1, #1
 8011cea:	465a      	mov	r2, fp
 8011cec:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011cf0:	9109      	str	r1, [sp, #36]	; 0x24
 8011cf2:	f7ff ff17 	bl	8011b24 <__exponent>
 8011cf6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011cf8:	1813      	adds	r3, r2, r0
 8011cfa:	2a01      	cmp	r2, #1
 8011cfc:	4681      	mov	r9, r0
 8011cfe:	6123      	str	r3, [r4, #16]
 8011d00:	dc02      	bgt.n	8011d08 <_printf_float+0x168>
 8011d02:	6822      	ldr	r2, [r4, #0]
 8011d04:	07d2      	lsls	r2, r2, #31
 8011d06:	d501      	bpl.n	8011d0c <_printf_float+0x16c>
 8011d08:	3301      	adds	r3, #1
 8011d0a:	6123      	str	r3, [r4, #16]
 8011d0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d09c      	beq.n	8011c4e <_printf_float+0xae>
 8011d14:	232d      	movs	r3, #45	; 0x2d
 8011d16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011d1a:	e798      	b.n	8011c4e <_printf_float+0xae>
 8011d1c:	9a06      	ldr	r2, [sp, #24]
 8011d1e:	2a47      	cmp	r2, #71	; 0x47
 8011d20:	d1be      	bne.n	8011ca0 <_printf_float+0x100>
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d1bc      	bne.n	8011ca0 <_printf_float+0x100>
 8011d26:	2301      	movs	r3, #1
 8011d28:	e7b9      	b.n	8011c9e <_printf_float+0xfe>
 8011d2a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011d2e:	d118      	bne.n	8011d62 <_printf_float+0x1c2>
 8011d30:	2900      	cmp	r1, #0
 8011d32:	6863      	ldr	r3, [r4, #4]
 8011d34:	dd0b      	ble.n	8011d4e <_printf_float+0x1ae>
 8011d36:	6121      	str	r1, [r4, #16]
 8011d38:	b913      	cbnz	r3, 8011d40 <_printf_float+0x1a0>
 8011d3a:	6822      	ldr	r2, [r4, #0]
 8011d3c:	07d0      	lsls	r0, r2, #31
 8011d3e:	d502      	bpl.n	8011d46 <_printf_float+0x1a6>
 8011d40:	3301      	adds	r3, #1
 8011d42:	440b      	add	r3, r1
 8011d44:	6123      	str	r3, [r4, #16]
 8011d46:	65a1      	str	r1, [r4, #88]	; 0x58
 8011d48:	f04f 0900 	mov.w	r9, #0
 8011d4c:	e7de      	b.n	8011d0c <_printf_float+0x16c>
 8011d4e:	b913      	cbnz	r3, 8011d56 <_printf_float+0x1b6>
 8011d50:	6822      	ldr	r2, [r4, #0]
 8011d52:	07d2      	lsls	r2, r2, #31
 8011d54:	d501      	bpl.n	8011d5a <_printf_float+0x1ba>
 8011d56:	3302      	adds	r3, #2
 8011d58:	e7f4      	b.n	8011d44 <_printf_float+0x1a4>
 8011d5a:	2301      	movs	r3, #1
 8011d5c:	e7f2      	b.n	8011d44 <_printf_float+0x1a4>
 8011d5e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011d62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011d64:	4299      	cmp	r1, r3
 8011d66:	db05      	blt.n	8011d74 <_printf_float+0x1d4>
 8011d68:	6823      	ldr	r3, [r4, #0]
 8011d6a:	6121      	str	r1, [r4, #16]
 8011d6c:	07d8      	lsls	r0, r3, #31
 8011d6e:	d5ea      	bpl.n	8011d46 <_printf_float+0x1a6>
 8011d70:	1c4b      	adds	r3, r1, #1
 8011d72:	e7e7      	b.n	8011d44 <_printf_float+0x1a4>
 8011d74:	2900      	cmp	r1, #0
 8011d76:	bfd4      	ite	le
 8011d78:	f1c1 0202 	rsble	r2, r1, #2
 8011d7c:	2201      	movgt	r2, #1
 8011d7e:	4413      	add	r3, r2
 8011d80:	e7e0      	b.n	8011d44 <_printf_float+0x1a4>
 8011d82:	6823      	ldr	r3, [r4, #0]
 8011d84:	055a      	lsls	r2, r3, #21
 8011d86:	d407      	bmi.n	8011d98 <_printf_float+0x1f8>
 8011d88:	6923      	ldr	r3, [r4, #16]
 8011d8a:	4642      	mov	r2, r8
 8011d8c:	4631      	mov	r1, r6
 8011d8e:	4628      	mov	r0, r5
 8011d90:	47b8      	blx	r7
 8011d92:	3001      	adds	r0, #1
 8011d94:	d12c      	bne.n	8011df0 <_printf_float+0x250>
 8011d96:	e764      	b.n	8011c62 <_printf_float+0xc2>
 8011d98:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011d9c:	f240 80e0 	bls.w	8011f60 <_printf_float+0x3c0>
 8011da0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011da4:	2200      	movs	r2, #0
 8011da6:	2300      	movs	r3, #0
 8011da8:	f7ee fe8e 	bl	8000ac8 <__aeabi_dcmpeq>
 8011dac:	2800      	cmp	r0, #0
 8011dae:	d034      	beq.n	8011e1a <_printf_float+0x27a>
 8011db0:	4a37      	ldr	r2, [pc, #220]	; (8011e90 <_printf_float+0x2f0>)
 8011db2:	2301      	movs	r3, #1
 8011db4:	4631      	mov	r1, r6
 8011db6:	4628      	mov	r0, r5
 8011db8:	47b8      	blx	r7
 8011dba:	3001      	adds	r0, #1
 8011dbc:	f43f af51 	beq.w	8011c62 <_printf_float+0xc2>
 8011dc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011dc4:	429a      	cmp	r2, r3
 8011dc6:	db02      	blt.n	8011dce <_printf_float+0x22e>
 8011dc8:	6823      	ldr	r3, [r4, #0]
 8011dca:	07d8      	lsls	r0, r3, #31
 8011dcc:	d510      	bpl.n	8011df0 <_printf_float+0x250>
 8011dce:	ee18 3a10 	vmov	r3, s16
 8011dd2:	4652      	mov	r2, sl
 8011dd4:	4631      	mov	r1, r6
 8011dd6:	4628      	mov	r0, r5
 8011dd8:	47b8      	blx	r7
 8011dda:	3001      	adds	r0, #1
 8011ddc:	f43f af41 	beq.w	8011c62 <_printf_float+0xc2>
 8011de0:	f04f 0800 	mov.w	r8, #0
 8011de4:	f104 091a 	add.w	r9, r4, #26
 8011de8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011dea:	3b01      	subs	r3, #1
 8011dec:	4543      	cmp	r3, r8
 8011dee:	dc09      	bgt.n	8011e04 <_printf_float+0x264>
 8011df0:	6823      	ldr	r3, [r4, #0]
 8011df2:	079b      	lsls	r3, r3, #30
 8011df4:	f100 8105 	bmi.w	8012002 <_printf_float+0x462>
 8011df8:	68e0      	ldr	r0, [r4, #12]
 8011dfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011dfc:	4298      	cmp	r0, r3
 8011dfe:	bfb8      	it	lt
 8011e00:	4618      	movlt	r0, r3
 8011e02:	e730      	b.n	8011c66 <_printf_float+0xc6>
 8011e04:	2301      	movs	r3, #1
 8011e06:	464a      	mov	r2, r9
 8011e08:	4631      	mov	r1, r6
 8011e0a:	4628      	mov	r0, r5
 8011e0c:	47b8      	blx	r7
 8011e0e:	3001      	adds	r0, #1
 8011e10:	f43f af27 	beq.w	8011c62 <_printf_float+0xc2>
 8011e14:	f108 0801 	add.w	r8, r8, #1
 8011e18:	e7e6      	b.n	8011de8 <_printf_float+0x248>
 8011e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	dc39      	bgt.n	8011e94 <_printf_float+0x2f4>
 8011e20:	4a1b      	ldr	r2, [pc, #108]	; (8011e90 <_printf_float+0x2f0>)
 8011e22:	2301      	movs	r3, #1
 8011e24:	4631      	mov	r1, r6
 8011e26:	4628      	mov	r0, r5
 8011e28:	47b8      	blx	r7
 8011e2a:	3001      	adds	r0, #1
 8011e2c:	f43f af19 	beq.w	8011c62 <_printf_float+0xc2>
 8011e30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011e34:	4313      	orrs	r3, r2
 8011e36:	d102      	bne.n	8011e3e <_printf_float+0x29e>
 8011e38:	6823      	ldr	r3, [r4, #0]
 8011e3a:	07d9      	lsls	r1, r3, #31
 8011e3c:	d5d8      	bpl.n	8011df0 <_printf_float+0x250>
 8011e3e:	ee18 3a10 	vmov	r3, s16
 8011e42:	4652      	mov	r2, sl
 8011e44:	4631      	mov	r1, r6
 8011e46:	4628      	mov	r0, r5
 8011e48:	47b8      	blx	r7
 8011e4a:	3001      	adds	r0, #1
 8011e4c:	f43f af09 	beq.w	8011c62 <_printf_float+0xc2>
 8011e50:	f04f 0900 	mov.w	r9, #0
 8011e54:	f104 0a1a 	add.w	sl, r4, #26
 8011e58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e5a:	425b      	negs	r3, r3
 8011e5c:	454b      	cmp	r3, r9
 8011e5e:	dc01      	bgt.n	8011e64 <_printf_float+0x2c4>
 8011e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011e62:	e792      	b.n	8011d8a <_printf_float+0x1ea>
 8011e64:	2301      	movs	r3, #1
 8011e66:	4652      	mov	r2, sl
 8011e68:	4631      	mov	r1, r6
 8011e6a:	4628      	mov	r0, r5
 8011e6c:	47b8      	blx	r7
 8011e6e:	3001      	adds	r0, #1
 8011e70:	f43f aef7 	beq.w	8011c62 <_printf_float+0xc2>
 8011e74:	f109 0901 	add.w	r9, r9, #1
 8011e78:	e7ee      	b.n	8011e58 <_printf_float+0x2b8>
 8011e7a:	bf00      	nop
 8011e7c:	7fefffff 	.word	0x7fefffff
 8011e80:	08014c2c 	.word	0x08014c2c
 8011e84:	08014c30 	.word	0x08014c30
 8011e88:	08014c38 	.word	0x08014c38
 8011e8c:	08014c34 	.word	0x08014c34
 8011e90:	08014c3c 	.word	0x08014c3c
 8011e94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011e96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011e98:	429a      	cmp	r2, r3
 8011e9a:	bfa8      	it	ge
 8011e9c:	461a      	movge	r2, r3
 8011e9e:	2a00      	cmp	r2, #0
 8011ea0:	4691      	mov	r9, r2
 8011ea2:	dc37      	bgt.n	8011f14 <_printf_float+0x374>
 8011ea4:	f04f 0b00 	mov.w	fp, #0
 8011ea8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011eac:	f104 021a 	add.w	r2, r4, #26
 8011eb0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011eb2:	9305      	str	r3, [sp, #20]
 8011eb4:	eba3 0309 	sub.w	r3, r3, r9
 8011eb8:	455b      	cmp	r3, fp
 8011eba:	dc33      	bgt.n	8011f24 <_printf_float+0x384>
 8011ebc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011ec0:	429a      	cmp	r2, r3
 8011ec2:	db3b      	blt.n	8011f3c <_printf_float+0x39c>
 8011ec4:	6823      	ldr	r3, [r4, #0]
 8011ec6:	07da      	lsls	r2, r3, #31
 8011ec8:	d438      	bmi.n	8011f3c <_printf_float+0x39c>
 8011eca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011ecc:	9b05      	ldr	r3, [sp, #20]
 8011ece:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011ed0:	1ad3      	subs	r3, r2, r3
 8011ed2:	eba2 0901 	sub.w	r9, r2, r1
 8011ed6:	4599      	cmp	r9, r3
 8011ed8:	bfa8      	it	ge
 8011eda:	4699      	movge	r9, r3
 8011edc:	f1b9 0f00 	cmp.w	r9, #0
 8011ee0:	dc35      	bgt.n	8011f4e <_printf_float+0x3ae>
 8011ee2:	f04f 0800 	mov.w	r8, #0
 8011ee6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011eea:	f104 0a1a 	add.w	sl, r4, #26
 8011eee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011ef2:	1a9b      	subs	r3, r3, r2
 8011ef4:	eba3 0309 	sub.w	r3, r3, r9
 8011ef8:	4543      	cmp	r3, r8
 8011efa:	f77f af79 	ble.w	8011df0 <_printf_float+0x250>
 8011efe:	2301      	movs	r3, #1
 8011f00:	4652      	mov	r2, sl
 8011f02:	4631      	mov	r1, r6
 8011f04:	4628      	mov	r0, r5
 8011f06:	47b8      	blx	r7
 8011f08:	3001      	adds	r0, #1
 8011f0a:	f43f aeaa 	beq.w	8011c62 <_printf_float+0xc2>
 8011f0e:	f108 0801 	add.w	r8, r8, #1
 8011f12:	e7ec      	b.n	8011eee <_printf_float+0x34e>
 8011f14:	4613      	mov	r3, r2
 8011f16:	4631      	mov	r1, r6
 8011f18:	4642      	mov	r2, r8
 8011f1a:	4628      	mov	r0, r5
 8011f1c:	47b8      	blx	r7
 8011f1e:	3001      	adds	r0, #1
 8011f20:	d1c0      	bne.n	8011ea4 <_printf_float+0x304>
 8011f22:	e69e      	b.n	8011c62 <_printf_float+0xc2>
 8011f24:	2301      	movs	r3, #1
 8011f26:	4631      	mov	r1, r6
 8011f28:	4628      	mov	r0, r5
 8011f2a:	9205      	str	r2, [sp, #20]
 8011f2c:	47b8      	blx	r7
 8011f2e:	3001      	adds	r0, #1
 8011f30:	f43f ae97 	beq.w	8011c62 <_printf_float+0xc2>
 8011f34:	9a05      	ldr	r2, [sp, #20]
 8011f36:	f10b 0b01 	add.w	fp, fp, #1
 8011f3a:	e7b9      	b.n	8011eb0 <_printf_float+0x310>
 8011f3c:	ee18 3a10 	vmov	r3, s16
 8011f40:	4652      	mov	r2, sl
 8011f42:	4631      	mov	r1, r6
 8011f44:	4628      	mov	r0, r5
 8011f46:	47b8      	blx	r7
 8011f48:	3001      	adds	r0, #1
 8011f4a:	d1be      	bne.n	8011eca <_printf_float+0x32a>
 8011f4c:	e689      	b.n	8011c62 <_printf_float+0xc2>
 8011f4e:	9a05      	ldr	r2, [sp, #20]
 8011f50:	464b      	mov	r3, r9
 8011f52:	4442      	add	r2, r8
 8011f54:	4631      	mov	r1, r6
 8011f56:	4628      	mov	r0, r5
 8011f58:	47b8      	blx	r7
 8011f5a:	3001      	adds	r0, #1
 8011f5c:	d1c1      	bne.n	8011ee2 <_printf_float+0x342>
 8011f5e:	e680      	b.n	8011c62 <_printf_float+0xc2>
 8011f60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f62:	2a01      	cmp	r2, #1
 8011f64:	dc01      	bgt.n	8011f6a <_printf_float+0x3ca>
 8011f66:	07db      	lsls	r3, r3, #31
 8011f68:	d538      	bpl.n	8011fdc <_printf_float+0x43c>
 8011f6a:	2301      	movs	r3, #1
 8011f6c:	4642      	mov	r2, r8
 8011f6e:	4631      	mov	r1, r6
 8011f70:	4628      	mov	r0, r5
 8011f72:	47b8      	blx	r7
 8011f74:	3001      	adds	r0, #1
 8011f76:	f43f ae74 	beq.w	8011c62 <_printf_float+0xc2>
 8011f7a:	ee18 3a10 	vmov	r3, s16
 8011f7e:	4652      	mov	r2, sl
 8011f80:	4631      	mov	r1, r6
 8011f82:	4628      	mov	r0, r5
 8011f84:	47b8      	blx	r7
 8011f86:	3001      	adds	r0, #1
 8011f88:	f43f ae6b 	beq.w	8011c62 <_printf_float+0xc2>
 8011f8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011f90:	2200      	movs	r2, #0
 8011f92:	2300      	movs	r3, #0
 8011f94:	f7ee fd98 	bl	8000ac8 <__aeabi_dcmpeq>
 8011f98:	b9d8      	cbnz	r0, 8011fd2 <_printf_float+0x432>
 8011f9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f9c:	f108 0201 	add.w	r2, r8, #1
 8011fa0:	3b01      	subs	r3, #1
 8011fa2:	4631      	mov	r1, r6
 8011fa4:	4628      	mov	r0, r5
 8011fa6:	47b8      	blx	r7
 8011fa8:	3001      	adds	r0, #1
 8011faa:	d10e      	bne.n	8011fca <_printf_float+0x42a>
 8011fac:	e659      	b.n	8011c62 <_printf_float+0xc2>
 8011fae:	2301      	movs	r3, #1
 8011fb0:	4652      	mov	r2, sl
 8011fb2:	4631      	mov	r1, r6
 8011fb4:	4628      	mov	r0, r5
 8011fb6:	47b8      	blx	r7
 8011fb8:	3001      	adds	r0, #1
 8011fba:	f43f ae52 	beq.w	8011c62 <_printf_float+0xc2>
 8011fbe:	f108 0801 	add.w	r8, r8, #1
 8011fc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011fc4:	3b01      	subs	r3, #1
 8011fc6:	4543      	cmp	r3, r8
 8011fc8:	dcf1      	bgt.n	8011fae <_printf_float+0x40e>
 8011fca:	464b      	mov	r3, r9
 8011fcc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011fd0:	e6dc      	b.n	8011d8c <_printf_float+0x1ec>
 8011fd2:	f04f 0800 	mov.w	r8, #0
 8011fd6:	f104 0a1a 	add.w	sl, r4, #26
 8011fda:	e7f2      	b.n	8011fc2 <_printf_float+0x422>
 8011fdc:	2301      	movs	r3, #1
 8011fde:	4642      	mov	r2, r8
 8011fe0:	e7df      	b.n	8011fa2 <_printf_float+0x402>
 8011fe2:	2301      	movs	r3, #1
 8011fe4:	464a      	mov	r2, r9
 8011fe6:	4631      	mov	r1, r6
 8011fe8:	4628      	mov	r0, r5
 8011fea:	47b8      	blx	r7
 8011fec:	3001      	adds	r0, #1
 8011fee:	f43f ae38 	beq.w	8011c62 <_printf_float+0xc2>
 8011ff2:	f108 0801 	add.w	r8, r8, #1
 8011ff6:	68e3      	ldr	r3, [r4, #12]
 8011ff8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011ffa:	1a5b      	subs	r3, r3, r1
 8011ffc:	4543      	cmp	r3, r8
 8011ffe:	dcf0      	bgt.n	8011fe2 <_printf_float+0x442>
 8012000:	e6fa      	b.n	8011df8 <_printf_float+0x258>
 8012002:	f04f 0800 	mov.w	r8, #0
 8012006:	f104 0919 	add.w	r9, r4, #25
 801200a:	e7f4      	b.n	8011ff6 <_printf_float+0x456>

0801200c <_printf_common>:
 801200c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012010:	4616      	mov	r6, r2
 8012012:	4699      	mov	r9, r3
 8012014:	688a      	ldr	r2, [r1, #8]
 8012016:	690b      	ldr	r3, [r1, #16]
 8012018:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801201c:	4293      	cmp	r3, r2
 801201e:	bfb8      	it	lt
 8012020:	4613      	movlt	r3, r2
 8012022:	6033      	str	r3, [r6, #0]
 8012024:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012028:	4607      	mov	r7, r0
 801202a:	460c      	mov	r4, r1
 801202c:	b10a      	cbz	r2, 8012032 <_printf_common+0x26>
 801202e:	3301      	adds	r3, #1
 8012030:	6033      	str	r3, [r6, #0]
 8012032:	6823      	ldr	r3, [r4, #0]
 8012034:	0699      	lsls	r1, r3, #26
 8012036:	bf42      	ittt	mi
 8012038:	6833      	ldrmi	r3, [r6, #0]
 801203a:	3302      	addmi	r3, #2
 801203c:	6033      	strmi	r3, [r6, #0]
 801203e:	6825      	ldr	r5, [r4, #0]
 8012040:	f015 0506 	ands.w	r5, r5, #6
 8012044:	d106      	bne.n	8012054 <_printf_common+0x48>
 8012046:	f104 0a19 	add.w	sl, r4, #25
 801204a:	68e3      	ldr	r3, [r4, #12]
 801204c:	6832      	ldr	r2, [r6, #0]
 801204e:	1a9b      	subs	r3, r3, r2
 8012050:	42ab      	cmp	r3, r5
 8012052:	dc26      	bgt.n	80120a2 <_printf_common+0x96>
 8012054:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012058:	1e13      	subs	r3, r2, #0
 801205a:	6822      	ldr	r2, [r4, #0]
 801205c:	bf18      	it	ne
 801205e:	2301      	movne	r3, #1
 8012060:	0692      	lsls	r2, r2, #26
 8012062:	d42b      	bmi.n	80120bc <_printf_common+0xb0>
 8012064:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012068:	4649      	mov	r1, r9
 801206a:	4638      	mov	r0, r7
 801206c:	47c0      	blx	r8
 801206e:	3001      	adds	r0, #1
 8012070:	d01e      	beq.n	80120b0 <_printf_common+0xa4>
 8012072:	6823      	ldr	r3, [r4, #0]
 8012074:	68e5      	ldr	r5, [r4, #12]
 8012076:	6832      	ldr	r2, [r6, #0]
 8012078:	f003 0306 	and.w	r3, r3, #6
 801207c:	2b04      	cmp	r3, #4
 801207e:	bf08      	it	eq
 8012080:	1aad      	subeq	r5, r5, r2
 8012082:	68a3      	ldr	r3, [r4, #8]
 8012084:	6922      	ldr	r2, [r4, #16]
 8012086:	bf0c      	ite	eq
 8012088:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801208c:	2500      	movne	r5, #0
 801208e:	4293      	cmp	r3, r2
 8012090:	bfc4      	itt	gt
 8012092:	1a9b      	subgt	r3, r3, r2
 8012094:	18ed      	addgt	r5, r5, r3
 8012096:	2600      	movs	r6, #0
 8012098:	341a      	adds	r4, #26
 801209a:	42b5      	cmp	r5, r6
 801209c:	d11a      	bne.n	80120d4 <_printf_common+0xc8>
 801209e:	2000      	movs	r0, #0
 80120a0:	e008      	b.n	80120b4 <_printf_common+0xa8>
 80120a2:	2301      	movs	r3, #1
 80120a4:	4652      	mov	r2, sl
 80120a6:	4649      	mov	r1, r9
 80120a8:	4638      	mov	r0, r7
 80120aa:	47c0      	blx	r8
 80120ac:	3001      	adds	r0, #1
 80120ae:	d103      	bne.n	80120b8 <_printf_common+0xac>
 80120b0:	f04f 30ff 	mov.w	r0, #4294967295
 80120b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120b8:	3501      	adds	r5, #1
 80120ba:	e7c6      	b.n	801204a <_printf_common+0x3e>
 80120bc:	18e1      	adds	r1, r4, r3
 80120be:	1c5a      	adds	r2, r3, #1
 80120c0:	2030      	movs	r0, #48	; 0x30
 80120c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80120c6:	4422      	add	r2, r4
 80120c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80120cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80120d0:	3302      	adds	r3, #2
 80120d2:	e7c7      	b.n	8012064 <_printf_common+0x58>
 80120d4:	2301      	movs	r3, #1
 80120d6:	4622      	mov	r2, r4
 80120d8:	4649      	mov	r1, r9
 80120da:	4638      	mov	r0, r7
 80120dc:	47c0      	blx	r8
 80120de:	3001      	adds	r0, #1
 80120e0:	d0e6      	beq.n	80120b0 <_printf_common+0xa4>
 80120e2:	3601      	adds	r6, #1
 80120e4:	e7d9      	b.n	801209a <_printf_common+0x8e>
	...

080120e8 <_printf_i>:
 80120e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80120ec:	460c      	mov	r4, r1
 80120ee:	4691      	mov	r9, r2
 80120f0:	7e27      	ldrb	r7, [r4, #24]
 80120f2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80120f4:	2f78      	cmp	r7, #120	; 0x78
 80120f6:	4680      	mov	r8, r0
 80120f8:	469a      	mov	sl, r3
 80120fa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80120fe:	d807      	bhi.n	8012110 <_printf_i+0x28>
 8012100:	2f62      	cmp	r7, #98	; 0x62
 8012102:	d80a      	bhi.n	801211a <_printf_i+0x32>
 8012104:	2f00      	cmp	r7, #0
 8012106:	f000 80d8 	beq.w	80122ba <_printf_i+0x1d2>
 801210a:	2f58      	cmp	r7, #88	; 0x58
 801210c:	f000 80a3 	beq.w	8012256 <_printf_i+0x16e>
 8012110:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012114:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012118:	e03a      	b.n	8012190 <_printf_i+0xa8>
 801211a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801211e:	2b15      	cmp	r3, #21
 8012120:	d8f6      	bhi.n	8012110 <_printf_i+0x28>
 8012122:	a001      	add	r0, pc, #4	; (adr r0, 8012128 <_printf_i+0x40>)
 8012124:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012128:	08012181 	.word	0x08012181
 801212c:	08012195 	.word	0x08012195
 8012130:	08012111 	.word	0x08012111
 8012134:	08012111 	.word	0x08012111
 8012138:	08012111 	.word	0x08012111
 801213c:	08012111 	.word	0x08012111
 8012140:	08012195 	.word	0x08012195
 8012144:	08012111 	.word	0x08012111
 8012148:	08012111 	.word	0x08012111
 801214c:	08012111 	.word	0x08012111
 8012150:	08012111 	.word	0x08012111
 8012154:	080122a1 	.word	0x080122a1
 8012158:	080121c5 	.word	0x080121c5
 801215c:	08012283 	.word	0x08012283
 8012160:	08012111 	.word	0x08012111
 8012164:	08012111 	.word	0x08012111
 8012168:	080122c3 	.word	0x080122c3
 801216c:	08012111 	.word	0x08012111
 8012170:	080121c5 	.word	0x080121c5
 8012174:	08012111 	.word	0x08012111
 8012178:	08012111 	.word	0x08012111
 801217c:	0801228b 	.word	0x0801228b
 8012180:	680b      	ldr	r3, [r1, #0]
 8012182:	1d1a      	adds	r2, r3, #4
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	600a      	str	r2, [r1, #0]
 8012188:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801218c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012190:	2301      	movs	r3, #1
 8012192:	e0a3      	b.n	80122dc <_printf_i+0x1f4>
 8012194:	6825      	ldr	r5, [r4, #0]
 8012196:	6808      	ldr	r0, [r1, #0]
 8012198:	062e      	lsls	r6, r5, #24
 801219a:	f100 0304 	add.w	r3, r0, #4
 801219e:	d50a      	bpl.n	80121b6 <_printf_i+0xce>
 80121a0:	6805      	ldr	r5, [r0, #0]
 80121a2:	600b      	str	r3, [r1, #0]
 80121a4:	2d00      	cmp	r5, #0
 80121a6:	da03      	bge.n	80121b0 <_printf_i+0xc8>
 80121a8:	232d      	movs	r3, #45	; 0x2d
 80121aa:	426d      	negs	r5, r5
 80121ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80121b0:	485e      	ldr	r0, [pc, #376]	; (801232c <_printf_i+0x244>)
 80121b2:	230a      	movs	r3, #10
 80121b4:	e019      	b.n	80121ea <_printf_i+0x102>
 80121b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80121ba:	6805      	ldr	r5, [r0, #0]
 80121bc:	600b      	str	r3, [r1, #0]
 80121be:	bf18      	it	ne
 80121c0:	b22d      	sxthne	r5, r5
 80121c2:	e7ef      	b.n	80121a4 <_printf_i+0xbc>
 80121c4:	680b      	ldr	r3, [r1, #0]
 80121c6:	6825      	ldr	r5, [r4, #0]
 80121c8:	1d18      	adds	r0, r3, #4
 80121ca:	6008      	str	r0, [r1, #0]
 80121cc:	0628      	lsls	r0, r5, #24
 80121ce:	d501      	bpl.n	80121d4 <_printf_i+0xec>
 80121d0:	681d      	ldr	r5, [r3, #0]
 80121d2:	e002      	b.n	80121da <_printf_i+0xf2>
 80121d4:	0669      	lsls	r1, r5, #25
 80121d6:	d5fb      	bpl.n	80121d0 <_printf_i+0xe8>
 80121d8:	881d      	ldrh	r5, [r3, #0]
 80121da:	4854      	ldr	r0, [pc, #336]	; (801232c <_printf_i+0x244>)
 80121dc:	2f6f      	cmp	r7, #111	; 0x6f
 80121de:	bf0c      	ite	eq
 80121e0:	2308      	moveq	r3, #8
 80121e2:	230a      	movne	r3, #10
 80121e4:	2100      	movs	r1, #0
 80121e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80121ea:	6866      	ldr	r6, [r4, #4]
 80121ec:	60a6      	str	r6, [r4, #8]
 80121ee:	2e00      	cmp	r6, #0
 80121f0:	bfa2      	ittt	ge
 80121f2:	6821      	ldrge	r1, [r4, #0]
 80121f4:	f021 0104 	bicge.w	r1, r1, #4
 80121f8:	6021      	strge	r1, [r4, #0]
 80121fa:	b90d      	cbnz	r5, 8012200 <_printf_i+0x118>
 80121fc:	2e00      	cmp	r6, #0
 80121fe:	d04d      	beq.n	801229c <_printf_i+0x1b4>
 8012200:	4616      	mov	r6, r2
 8012202:	fbb5 f1f3 	udiv	r1, r5, r3
 8012206:	fb03 5711 	mls	r7, r3, r1, r5
 801220a:	5dc7      	ldrb	r7, [r0, r7]
 801220c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012210:	462f      	mov	r7, r5
 8012212:	42bb      	cmp	r3, r7
 8012214:	460d      	mov	r5, r1
 8012216:	d9f4      	bls.n	8012202 <_printf_i+0x11a>
 8012218:	2b08      	cmp	r3, #8
 801221a:	d10b      	bne.n	8012234 <_printf_i+0x14c>
 801221c:	6823      	ldr	r3, [r4, #0]
 801221e:	07df      	lsls	r7, r3, #31
 8012220:	d508      	bpl.n	8012234 <_printf_i+0x14c>
 8012222:	6923      	ldr	r3, [r4, #16]
 8012224:	6861      	ldr	r1, [r4, #4]
 8012226:	4299      	cmp	r1, r3
 8012228:	bfde      	ittt	le
 801222a:	2330      	movle	r3, #48	; 0x30
 801222c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012230:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012234:	1b92      	subs	r2, r2, r6
 8012236:	6122      	str	r2, [r4, #16]
 8012238:	f8cd a000 	str.w	sl, [sp]
 801223c:	464b      	mov	r3, r9
 801223e:	aa03      	add	r2, sp, #12
 8012240:	4621      	mov	r1, r4
 8012242:	4640      	mov	r0, r8
 8012244:	f7ff fee2 	bl	801200c <_printf_common>
 8012248:	3001      	adds	r0, #1
 801224a:	d14c      	bne.n	80122e6 <_printf_i+0x1fe>
 801224c:	f04f 30ff 	mov.w	r0, #4294967295
 8012250:	b004      	add	sp, #16
 8012252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012256:	4835      	ldr	r0, [pc, #212]	; (801232c <_printf_i+0x244>)
 8012258:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801225c:	6823      	ldr	r3, [r4, #0]
 801225e:	680e      	ldr	r6, [r1, #0]
 8012260:	061f      	lsls	r7, r3, #24
 8012262:	f856 5b04 	ldr.w	r5, [r6], #4
 8012266:	600e      	str	r6, [r1, #0]
 8012268:	d514      	bpl.n	8012294 <_printf_i+0x1ac>
 801226a:	07d9      	lsls	r1, r3, #31
 801226c:	bf44      	itt	mi
 801226e:	f043 0320 	orrmi.w	r3, r3, #32
 8012272:	6023      	strmi	r3, [r4, #0]
 8012274:	b91d      	cbnz	r5, 801227e <_printf_i+0x196>
 8012276:	6823      	ldr	r3, [r4, #0]
 8012278:	f023 0320 	bic.w	r3, r3, #32
 801227c:	6023      	str	r3, [r4, #0]
 801227e:	2310      	movs	r3, #16
 8012280:	e7b0      	b.n	80121e4 <_printf_i+0xfc>
 8012282:	6823      	ldr	r3, [r4, #0]
 8012284:	f043 0320 	orr.w	r3, r3, #32
 8012288:	6023      	str	r3, [r4, #0]
 801228a:	2378      	movs	r3, #120	; 0x78
 801228c:	4828      	ldr	r0, [pc, #160]	; (8012330 <_printf_i+0x248>)
 801228e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012292:	e7e3      	b.n	801225c <_printf_i+0x174>
 8012294:	065e      	lsls	r6, r3, #25
 8012296:	bf48      	it	mi
 8012298:	b2ad      	uxthmi	r5, r5
 801229a:	e7e6      	b.n	801226a <_printf_i+0x182>
 801229c:	4616      	mov	r6, r2
 801229e:	e7bb      	b.n	8012218 <_printf_i+0x130>
 80122a0:	680b      	ldr	r3, [r1, #0]
 80122a2:	6826      	ldr	r6, [r4, #0]
 80122a4:	6960      	ldr	r0, [r4, #20]
 80122a6:	1d1d      	adds	r5, r3, #4
 80122a8:	600d      	str	r5, [r1, #0]
 80122aa:	0635      	lsls	r5, r6, #24
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	d501      	bpl.n	80122b4 <_printf_i+0x1cc>
 80122b0:	6018      	str	r0, [r3, #0]
 80122b2:	e002      	b.n	80122ba <_printf_i+0x1d2>
 80122b4:	0671      	lsls	r1, r6, #25
 80122b6:	d5fb      	bpl.n	80122b0 <_printf_i+0x1c8>
 80122b8:	8018      	strh	r0, [r3, #0]
 80122ba:	2300      	movs	r3, #0
 80122bc:	6123      	str	r3, [r4, #16]
 80122be:	4616      	mov	r6, r2
 80122c0:	e7ba      	b.n	8012238 <_printf_i+0x150>
 80122c2:	680b      	ldr	r3, [r1, #0]
 80122c4:	1d1a      	adds	r2, r3, #4
 80122c6:	600a      	str	r2, [r1, #0]
 80122c8:	681e      	ldr	r6, [r3, #0]
 80122ca:	6862      	ldr	r2, [r4, #4]
 80122cc:	2100      	movs	r1, #0
 80122ce:	4630      	mov	r0, r6
 80122d0:	f7ed ff86 	bl	80001e0 <memchr>
 80122d4:	b108      	cbz	r0, 80122da <_printf_i+0x1f2>
 80122d6:	1b80      	subs	r0, r0, r6
 80122d8:	6060      	str	r0, [r4, #4]
 80122da:	6863      	ldr	r3, [r4, #4]
 80122dc:	6123      	str	r3, [r4, #16]
 80122de:	2300      	movs	r3, #0
 80122e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80122e4:	e7a8      	b.n	8012238 <_printf_i+0x150>
 80122e6:	6923      	ldr	r3, [r4, #16]
 80122e8:	4632      	mov	r2, r6
 80122ea:	4649      	mov	r1, r9
 80122ec:	4640      	mov	r0, r8
 80122ee:	47d0      	blx	sl
 80122f0:	3001      	adds	r0, #1
 80122f2:	d0ab      	beq.n	801224c <_printf_i+0x164>
 80122f4:	6823      	ldr	r3, [r4, #0]
 80122f6:	079b      	lsls	r3, r3, #30
 80122f8:	d413      	bmi.n	8012322 <_printf_i+0x23a>
 80122fa:	68e0      	ldr	r0, [r4, #12]
 80122fc:	9b03      	ldr	r3, [sp, #12]
 80122fe:	4298      	cmp	r0, r3
 8012300:	bfb8      	it	lt
 8012302:	4618      	movlt	r0, r3
 8012304:	e7a4      	b.n	8012250 <_printf_i+0x168>
 8012306:	2301      	movs	r3, #1
 8012308:	4632      	mov	r2, r6
 801230a:	4649      	mov	r1, r9
 801230c:	4640      	mov	r0, r8
 801230e:	47d0      	blx	sl
 8012310:	3001      	adds	r0, #1
 8012312:	d09b      	beq.n	801224c <_printf_i+0x164>
 8012314:	3501      	adds	r5, #1
 8012316:	68e3      	ldr	r3, [r4, #12]
 8012318:	9903      	ldr	r1, [sp, #12]
 801231a:	1a5b      	subs	r3, r3, r1
 801231c:	42ab      	cmp	r3, r5
 801231e:	dcf2      	bgt.n	8012306 <_printf_i+0x21e>
 8012320:	e7eb      	b.n	80122fa <_printf_i+0x212>
 8012322:	2500      	movs	r5, #0
 8012324:	f104 0619 	add.w	r6, r4, #25
 8012328:	e7f5      	b.n	8012316 <_printf_i+0x22e>
 801232a:	bf00      	nop
 801232c:	08014c3e 	.word	0x08014c3e
 8012330:	08014c4f 	.word	0x08014c4f

08012334 <_sbrk_r>:
 8012334:	b538      	push	{r3, r4, r5, lr}
 8012336:	4d06      	ldr	r5, [pc, #24]	; (8012350 <_sbrk_r+0x1c>)
 8012338:	2300      	movs	r3, #0
 801233a:	4604      	mov	r4, r0
 801233c:	4608      	mov	r0, r1
 801233e:	602b      	str	r3, [r5, #0]
 8012340:	f7f0 f95e 	bl	8002600 <_sbrk>
 8012344:	1c43      	adds	r3, r0, #1
 8012346:	d102      	bne.n	801234e <_sbrk_r+0x1a>
 8012348:	682b      	ldr	r3, [r5, #0]
 801234a:	b103      	cbz	r3, 801234e <_sbrk_r+0x1a>
 801234c:	6023      	str	r3, [r4, #0]
 801234e:	bd38      	pop	{r3, r4, r5, pc}
 8012350:	20008df0 	.word	0x20008df0

08012354 <quorem>:
 8012354:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012358:	6903      	ldr	r3, [r0, #16]
 801235a:	690c      	ldr	r4, [r1, #16]
 801235c:	42a3      	cmp	r3, r4
 801235e:	4607      	mov	r7, r0
 8012360:	f2c0 8081 	blt.w	8012466 <quorem+0x112>
 8012364:	3c01      	subs	r4, #1
 8012366:	f101 0814 	add.w	r8, r1, #20
 801236a:	f100 0514 	add.w	r5, r0, #20
 801236e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012372:	9301      	str	r3, [sp, #4]
 8012374:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012378:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801237c:	3301      	adds	r3, #1
 801237e:	429a      	cmp	r2, r3
 8012380:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012384:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012388:	fbb2 f6f3 	udiv	r6, r2, r3
 801238c:	d331      	bcc.n	80123f2 <quorem+0x9e>
 801238e:	f04f 0e00 	mov.w	lr, #0
 8012392:	4640      	mov	r0, r8
 8012394:	46ac      	mov	ip, r5
 8012396:	46f2      	mov	sl, lr
 8012398:	f850 2b04 	ldr.w	r2, [r0], #4
 801239c:	b293      	uxth	r3, r2
 801239e:	fb06 e303 	mla	r3, r6, r3, lr
 80123a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80123a6:	b29b      	uxth	r3, r3
 80123a8:	ebaa 0303 	sub.w	r3, sl, r3
 80123ac:	0c12      	lsrs	r2, r2, #16
 80123ae:	f8dc a000 	ldr.w	sl, [ip]
 80123b2:	fb06 e202 	mla	r2, r6, r2, lr
 80123b6:	fa13 f38a 	uxtah	r3, r3, sl
 80123ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80123be:	fa1f fa82 	uxth.w	sl, r2
 80123c2:	f8dc 2000 	ldr.w	r2, [ip]
 80123c6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80123ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80123ce:	b29b      	uxth	r3, r3
 80123d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80123d4:	4581      	cmp	r9, r0
 80123d6:	f84c 3b04 	str.w	r3, [ip], #4
 80123da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80123de:	d2db      	bcs.n	8012398 <quorem+0x44>
 80123e0:	f855 300b 	ldr.w	r3, [r5, fp]
 80123e4:	b92b      	cbnz	r3, 80123f2 <quorem+0x9e>
 80123e6:	9b01      	ldr	r3, [sp, #4]
 80123e8:	3b04      	subs	r3, #4
 80123ea:	429d      	cmp	r5, r3
 80123ec:	461a      	mov	r2, r3
 80123ee:	d32e      	bcc.n	801244e <quorem+0xfa>
 80123f0:	613c      	str	r4, [r7, #16]
 80123f2:	4638      	mov	r0, r7
 80123f4:	f001 f8b6 	bl	8013564 <__mcmp>
 80123f8:	2800      	cmp	r0, #0
 80123fa:	db24      	blt.n	8012446 <quorem+0xf2>
 80123fc:	3601      	adds	r6, #1
 80123fe:	4628      	mov	r0, r5
 8012400:	f04f 0c00 	mov.w	ip, #0
 8012404:	f858 2b04 	ldr.w	r2, [r8], #4
 8012408:	f8d0 e000 	ldr.w	lr, [r0]
 801240c:	b293      	uxth	r3, r2
 801240e:	ebac 0303 	sub.w	r3, ip, r3
 8012412:	0c12      	lsrs	r2, r2, #16
 8012414:	fa13 f38e 	uxtah	r3, r3, lr
 8012418:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801241c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012420:	b29b      	uxth	r3, r3
 8012422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012426:	45c1      	cmp	r9, r8
 8012428:	f840 3b04 	str.w	r3, [r0], #4
 801242c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012430:	d2e8      	bcs.n	8012404 <quorem+0xb0>
 8012432:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012436:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801243a:	b922      	cbnz	r2, 8012446 <quorem+0xf2>
 801243c:	3b04      	subs	r3, #4
 801243e:	429d      	cmp	r5, r3
 8012440:	461a      	mov	r2, r3
 8012442:	d30a      	bcc.n	801245a <quorem+0x106>
 8012444:	613c      	str	r4, [r7, #16]
 8012446:	4630      	mov	r0, r6
 8012448:	b003      	add	sp, #12
 801244a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801244e:	6812      	ldr	r2, [r2, #0]
 8012450:	3b04      	subs	r3, #4
 8012452:	2a00      	cmp	r2, #0
 8012454:	d1cc      	bne.n	80123f0 <quorem+0x9c>
 8012456:	3c01      	subs	r4, #1
 8012458:	e7c7      	b.n	80123ea <quorem+0x96>
 801245a:	6812      	ldr	r2, [r2, #0]
 801245c:	3b04      	subs	r3, #4
 801245e:	2a00      	cmp	r2, #0
 8012460:	d1f0      	bne.n	8012444 <quorem+0xf0>
 8012462:	3c01      	subs	r4, #1
 8012464:	e7eb      	b.n	801243e <quorem+0xea>
 8012466:	2000      	movs	r0, #0
 8012468:	e7ee      	b.n	8012448 <quorem+0xf4>
 801246a:	0000      	movs	r0, r0
 801246c:	0000      	movs	r0, r0
	...

08012470 <_dtoa_r>:
 8012470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012474:	ed2d 8b02 	vpush	{d8}
 8012478:	ec57 6b10 	vmov	r6, r7, d0
 801247c:	b095      	sub	sp, #84	; 0x54
 801247e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012480:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012484:	9105      	str	r1, [sp, #20]
 8012486:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801248a:	4604      	mov	r4, r0
 801248c:	9209      	str	r2, [sp, #36]	; 0x24
 801248e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012490:	b975      	cbnz	r5, 80124b0 <_dtoa_r+0x40>
 8012492:	2010      	movs	r0, #16
 8012494:	f7ff fa04 	bl	80118a0 <malloc>
 8012498:	4602      	mov	r2, r0
 801249a:	6260      	str	r0, [r4, #36]	; 0x24
 801249c:	b920      	cbnz	r0, 80124a8 <_dtoa_r+0x38>
 801249e:	4bb2      	ldr	r3, [pc, #712]	; (8012768 <_dtoa_r+0x2f8>)
 80124a0:	21ea      	movs	r1, #234	; 0xea
 80124a2:	48b2      	ldr	r0, [pc, #712]	; (801276c <_dtoa_r+0x2fc>)
 80124a4:	f001 f95e 	bl	8013764 <__assert_func>
 80124a8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80124ac:	6005      	str	r5, [r0, #0]
 80124ae:	60c5      	str	r5, [r0, #12]
 80124b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80124b2:	6819      	ldr	r1, [r3, #0]
 80124b4:	b151      	cbz	r1, 80124cc <_dtoa_r+0x5c>
 80124b6:	685a      	ldr	r2, [r3, #4]
 80124b8:	604a      	str	r2, [r1, #4]
 80124ba:	2301      	movs	r3, #1
 80124bc:	4093      	lsls	r3, r2
 80124be:	608b      	str	r3, [r1, #8]
 80124c0:	4620      	mov	r0, r4
 80124c2:	f000 fe11 	bl	80130e8 <_Bfree>
 80124c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80124c8:	2200      	movs	r2, #0
 80124ca:	601a      	str	r2, [r3, #0]
 80124cc:	1e3b      	subs	r3, r7, #0
 80124ce:	bfb9      	ittee	lt
 80124d0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80124d4:	9303      	strlt	r3, [sp, #12]
 80124d6:	2300      	movge	r3, #0
 80124d8:	f8c8 3000 	strge.w	r3, [r8]
 80124dc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80124e0:	4ba3      	ldr	r3, [pc, #652]	; (8012770 <_dtoa_r+0x300>)
 80124e2:	bfbc      	itt	lt
 80124e4:	2201      	movlt	r2, #1
 80124e6:	f8c8 2000 	strlt.w	r2, [r8]
 80124ea:	ea33 0309 	bics.w	r3, r3, r9
 80124ee:	d11b      	bne.n	8012528 <_dtoa_r+0xb8>
 80124f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80124f2:	f242 730f 	movw	r3, #9999	; 0x270f
 80124f6:	6013      	str	r3, [r2, #0]
 80124f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80124fc:	4333      	orrs	r3, r6
 80124fe:	f000 857a 	beq.w	8012ff6 <_dtoa_r+0xb86>
 8012502:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012504:	b963      	cbnz	r3, 8012520 <_dtoa_r+0xb0>
 8012506:	4b9b      	ldr	r3, [pc, #620]	; (8012774 <_dtoa_r+0x304>)
 8012508:	e024      	b.n	8012554 <_dtoa_r+0xe4>
 801250a:	4b9b      	ldr	r3, [pc, #620]	; (8012778 <_dtoa_r+0x308>)
 801250c:	9300      	str	r3, [sp, #0]
 801250e:	3308      	adds	r3, #8
 8012510:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012512:	6013      	str	r3, [r2, #0]
 8012514:	9800      	ldr	r0, [sp, #0]
 8012516:	b015      	add	sp, #84	; 0x54
 8012518:	ecbd 8b02 	vpop	{d8}
 801251c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012520:	4b94      	ldr	r3, [pc, #592]	; (8012774 <_dtoa_r+0x304>)
 8012522:	9300      	str	r3, [sp, #0]
 8012524:	3303      	adds	r3, #3
 8012526:	e7f3      	b.n	8012510 <_dtoa_r+0xa0>
 8012528:	ed9d 7b02 	vldr	d7, [sp, #8]
 801252c:	2200      	movs	r2, #0
 801252e:	ec51 0b17 	vmov	r0, r1, d7
 8012532:	2300      	movs	r3, #0
 8012534:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8012538:	f7ee fac6 	bl	8000ac8 <__aeabi_dcmpeq>
 801253c:	4680      	mov	r8, r0
 801253e:	b158      	cbz	r0, 8012558 <_dtoa_r+0xe8>
 8012540:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012542:	2301      	movs	r3, #1
 8012544:	6013      	str	r3, [r2, #0]
 8012546:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012548:	2b00      	cmp	r3, #0
 801254a:	f000 8551 	beq.w	8012ff0 <_dtoa_r+0xb80>
 801254e:	488b      	ldr	r0, [pc, #556]	; (801277c <_dtoa_r+0x30c>)
 8012550:	6018      	str	r0, [r3, #0]
 8012552:	1e43      	subs	r3, r0, #1
 8012554:	9300      	str	r3, [sp, #0]
 8012556:	e7dd      	b.n	8012514 <_dtoa_r+0xa4>
 8012558:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801255c:	aa12      	add	r2, sp, #72	; 0x48
 801255e:	a913      	add	r1, sp, #76	; 0x4c
 8012560:	4620      	mov	r0, r4
 8012562:	f001 f8a3 	bl	80136ac <__d2b>
 8012566:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801256a:	4683      	mov	fp, r0
 801256c:	2d00      	cmp	r5, #0
 801256e:	d07c      	beq.n	801266a <_dtoa_r+0x1fa>
 8012570:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012572:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8012576:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801257a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801257e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8012582:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8012586:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801258a:	4b7d      	ldr	r3, [pc, #500]	; (8012780 <_dtoa_r+0x310>)
 801258c:	2200      	movs	r2, #0
 801258e:	4630      	mov	r0, r6
 8012590:	4639      	mov	r1, r7
 8012592:	f7ed fe79 	bl	8000288 <__aeabi_dsub>
 8012596:	a36e      	add	r3, pc, #440	; (adr r3, 8012750 <_dtoa_r+0x2e0>)
 8012598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801259c:	f7ee f82c 	bl	80005f8 <__aeabi_dmul>
 80125a0:	a36d      	add	r3, pc, #436	; (adr r3, 8012758 <_dtoa_r+0x2e8>)
 80125a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125a6:	f7ed fe71 	bl	800028c <__adddf3>
 80125aa:	4606      	mov	r6, r0
 80125ac:	4628      	mov	r0, r5
 80125ae:	460f      	mov	r7, r1
 80125b0:	f7ed ffb8 	bl	8000524 <__aeabi_i2d>
 80125b4:	a36a      	add	r3, pc, #424	; (adr r3, 8012760 <_dtoa_r+0x2f0>)
 80125b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ba:	f7ee f81d 	bl	80005f8 <__aeabi_dmul>
 80125be:	4602      	mov	r2, r0
 80125c0:	460b      	mov	r3, r1
 80125c2:	4630      	mov	r0, r6
 80125c4:	4639      	mov	r1, r7
 80125c6:	f7ed fe61 	bl	800028c <__adddf3>
 80125ca:	4606      	mov	r6, r0
 80125cc:	460f      	mov	r7, r1
 80125ce:	f7ee fac3 	bl	8000b58 <__aeabi_d2iz>
 80125d2:	2200      	movs	r2, #0
 80125d4:	4682      	mov	sl, r0
 80125d6:	2300      	movs	r3, #0
 80125d8:	4630      	mov	r0, r6
 80125da:	4639      	mov	r1, r7
 80125dc:	f7ee fa7e 	bl	8000adc <__aeabi_dcmplt>
 80125e0:	b148      	cbz	r0, 80125f6 <_dtoa_r+0x186>
 80125e2:	4650      	mov	r0, sl
 80125e4:	f7ed ff9e 	bl	8000524 <__aeabi_i2d>
 80125e8:	4632      	mov	r2, r6
 80125ea:	463b      	mov	r3, r7
 80125ec:	f7ee fa6c 	bl	8000ac8 <__aeabi_dcmpeq>
 80125f0:	b908      	cbnz	r0, 80125f6 <_dtoa_r+0x186>
 80125f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80125f6:	f1ba 0f16 	cmp.w	sl, #22
 80125fa:	d854      	bhi.n	80126a6 <_dtoa_r+0x236>
 80125fc:	4b61      	ldr	r3, [pc, #388]	; (8012784 <_dtoa_r+0x314>)
 80125fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012606:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801260a:	f7ee fa67 	bl	8000adc <__aeabi_dcmplt>
 801260e:	2800      	cmp	r0, #0
 8012610:	d04b      	beq.n	80126aa <_dtoa_r+0x23a>
 8012612:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012616:	2300      	movs	r3, #0
 8012618:	930e      	str	r3, [sp, #56]	; 0x38
 801261a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801261c:	1b5d      	subs	r5, r3, r5
 801261e:	1e6b      	subs	r3, r5, #1
 8012620:	9304      	str	r3, [sp, #16]
 8012622:	bf43      	ittte	mi
 8012624:	2300      	movmi	r3, #0
 8012626:	f1c5 0801 	rsbmi	r8, r5, #1
 801262a:	9304      	strmi	r3, [sp, #16]
 801262c:	f04f 0800 	movpl.w	r8, #0
 8012630:	f1ba 0f00 	cmp.w	sl, #0
 8012634:	db3b      	blt.n	80126ae <_dtoa_r+0x23e>
 8012636:	9b04      	ldr	r3, [sp, #16]
 8012638:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801263c:	4453      	add	r3, sl
 801263e:	9304      	str	r3, [sp, #16]
 8012640:	2300      	movs	r3, #0
 8012642:	9306      	str	r3, [sp, #24]
 8012644:	9b05      	ldr	r3, [sp, #20]
 8012646:	2b09      	cmp	r3, #9
 8012648:	d869      	bhi.n	801271e <_dtoa_r+0x2ae>
 801264a:	2b05      	cmp	r3, #5
 801264c:	bfc4      	itt	gt
 801264e:	3b04      	subgt	r3, #4
 8012650:	9305      	strgt	r3, [sp, #20]
 8012652:	9b05      	ldr	r3, [sp, #20]
 8012654:	f1a3 0302 	sub.w	r3, r3, #2
 8012658:	bfcc      	ite	gt
 801265a:	2500      	movgt	r5, #0
 801265c:	2501      	movle	r5, #1
 801265e:	2b03      	cmp	r3, #3
 8012660:	d869      	bhi.n	8012736 <_dtoa_r+0x2c6>
 8012662:	e8df f003 	tbb	[pc, r3]
 8012666:	4e2c      	.short	0x4e2c
 8012668:	5a4c      	.short	0x5a4c
 801266a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801266e:	441d      	add	r5, r3
 8012670:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8012674:	2b20      	cmp	r3, #32
 8012676:	bfc1      	itttt	gt
 8012678:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801267c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8012680:	fa09 f303 	lslgt.w	r3, r9, r3
 8012684:	fa26 f000 	lsrgt.w	r0, r6, r0
 8012688:	bfda      	itte	le
 801268a:	f1c3 0320 	rsble	r3, r3, #32
 801268e:	fa06 f003 	lslle.w	r0, r6, r3
 8012692:	4318      	orrgt	r0, r3
 8012694:	f7ed ff36 	bl	8000504 <__aeabi_ui2d>
 8012698:	2301      	movs	r3, #1
 801269a:	4606      	mov	r6, r0
 801269c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80126a0:	3d01      	subs	r5, #1
 80126a2:	9310      	str	r3, [sp, #64]	; 0x40
 80126a4:	e771      	b.n	801258a <_dtoa_r+0x11a>
 80126a6:	2301      	movs	r3, #1
 80126a8:	e7b6      	b.n	8012618 <_dtoa_r+0x1a8>
 80126aa:	900e      	str	r0, [sp, #56]	; 0x38
 80126ac:	e7b5      	b.n	801261a <_dtoa_r+0x1aa>
 80126ae:	f1ca 0300 	rsb	r3, sl, #0
 80126b2:	9306      	str	r3, [sp, #24]
 80126b4:	2300      	movs	r3, #0
 80126b6:	eba8 080a 	sub.w	r8, r8, sl
 80126ba:	930d      	str	r3, [sp, #52]	; 0x34
 80126bc:	e7c2      	b.n	8012644 <_dtoa_r+0x1d4>
 80126be:	2300      	movs	r3, #0
 80126c0:	9308      	str	r3, [sp, #32]
 80126c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	dc39      	bgt.n	801273c <_dtoa_r+0x2cc>
 80126c8:	f04f 0901 	mov.w	r9, #1
 80126cc:	f8cd 9004 	str.w	r9, [sp, #4]
 80126d0:	464b      	mov	r3, r9
 80126d2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80126d6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80126d8:	2200      	movs	r2, #0
 80126da:	6042      	str	r2, [r0, #4]
 80126dc:	2204      	movs	r2, #4
 80126de:	f102 0614 	add.w	r6, r2, #20
 80126e2:	429e      	cmp	r6, r3
 80126e4:	6841      	ldr	r1, [r0, #4]
 80126e6:	d92f      	bls.n	8012748 <_dtoa_r+0x2d8>
 80126e8:	4620      	mov	r0, r4
 80126ea:	f000 fcbd 	bl	8013068 <_Balloc>
 80126ee:	9000      	str	r0, [sp, #0]
 80126f0:	2800      	cmp	r0, #0
 80126f2:	d14b      	bne.n	801278c <_dtoa_r+0x31c>
 80126f4:	4b24      	ldr	r3, [pc, #144]	; (8012788 <_dtoa_r+0x318>)
 80126f6:	4602      	mov	r2, r0
 80126f8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80126fc:	e6d1      	b.n	80124a2 <_dtoa_r+0x32>
 80126fe:	2301      	movs	r3, #1
 8012700:	e7de      	b.n	80126c0 <_dtoa_r+0x250>
 8012702:	2300      	movs	r3, #0
 8012704:	9308      	str	r3, [sp, #32]
 8012706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012708:	eb0a 0903 	add.w	r9, sl, r3
 801270c:	f109 0301 	add.w	r3, r9, #1
 8012710:	2b01      	cmp	r3, #1
 8012712:	9301      	str	r3, [sp, #4]
 8012714:	bfb8      	it	lt
 8012716:	2301      	movlt	r3, #1
 8012718:	e7dd      	b.n	80126d6 <_dtoa_r+0x266>
 801271a:	2301      	movs	r3, #1
 801271c:	e7f2      	b.n	8012704 <_dtoa_r+0x294>
 801271e:	2501      	movs	r5, #1
 8012720:	2300      	movs	r3, #0
 8012722:	9305      	str	r3, [sp, #20]
 8012724:	9508      	str	r5, [sp, #32]
 8012726:	f04f 39ff 	mov.w	r9, #4294967295
 801272a:	2200      	movs	r2, #0
 801272c:	f8cd 9004 	str.w	r9, [sp, #4]
 8012730:	2312      	movs	r3, #18
 8012732:	9209      	str	r2, [sp, #36]	; 0x24
 8012734:	e7cf      	b.n	80126d6 <_dtoa_r+0x266>
 8012736:	2301      	movs	r3, #1
 8012738:	9308      	str	r3, [sp, #32]
 801273a:	e7f4      	b.n	8012726 <_dtoa_r+0x2b6>
 801273c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8012740:	f8cd 9004 	str.w	r9, [sp, #4]
 8012744:	464b      	mov	r3, r9
 8012746:	e7c6      	b.n	80126d6 <_dtoa_r+0x266>
 8012748:	3101      	adds	r1, #1
 801274a:	6041      	str	r1, [r0, #4]
 801274c:	0052      	lsls	r2, r2, #1
 801274e:	e7c6      	b.n	80126de <_dtoa_r+0x26e>
 8012750:	636f4361 	.word	0x636f4361
 8012754:	3fd287a7 	.word	0x3fd287a7
 8012758:	8b60c8b3 	.word	0x8b60c8b3
 801275c:	3fc68a28 	.word	0x3fc68a28
 8012760:	509f79fb 	.word	0x509f79fb
 8012764:	3fd34413 	.word	0x3fd34413
 8012768:	08014c6d 	.word	0x08014c6d
 801276c:	08014c84 	.word	0x08014c84
 8012770:	7ff00000 	.word	0x7ff00000
 8012774:	08014c69 	.word	0x08014c69
 8012778:	08014c60 	.word	0x08014c60
 801277c:	08014c3d 	.word	0x08014c3d
 8012780:	3ff80000 	.word	0x3ff80000
 8012784:	08014d80 	.word	0x08014d80
 8012788:	08014ce3 	.word	0x08014ce3
 801278c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801278e:	9a00      	ldr	r2, [sp, #0]
 8012790:	601a      	str	r2, [r3, #0]
 8012792:	9b01      	ldr	r3, [sp, #4]
 8012794:	2b0e      	cmp	r3, #14
 8012796:	f200 80ad 	bhi.w	80128f4 <_dtoa_r+0x484>
 801279a:	2d00      	cmp	r5, #0
 801279c:	f000 80aa 	beq.w	80128f4 <_dtoa_r+0x484>
 80127a0:	f1ba 0f00 	cmp.w	sl, #0
 80127a4:	dd36      	ble.n	8012814 <_dtoa_r+0x3a4>
 80127a6:	4ac3      	ldr	r2, [pc, #780]	; (8012ab4 <_dtoa_r+0x644>)
 80127a8:	f00a 030f 	and.w	r3, sl, #15
 80127ac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80127b0:	ed93 7b00 	vldr	d7, [r3]
 80127b4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80127b8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80127bc:	eeb0 8a47 	vmov.f32	s16, s14
 80127c0:	eef0 8a67 	vmov.f32	s17, s15
 80127c4:	d016      	beq.n	80127f4 <_dtoa_r+0x384>
 80127c6:	4bbc      	ldr	r3, [pc, #752]	; (8012ab8 <_dtoa_r+0x648>)
 80127c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80127cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80127d0:	f7ee f83c 	bl	800084c <__aeabi_ddiv>
 80127d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80127d8:	f007 070f 	and.w	r7, r7, #15
 80127dc:	2503      	movs	r5, #3
 80127de:	4eb6      	ldr	r6, [pc, #728]	; (8012ab8 <_dtoa_r+0x648>)
 80127e0:	b957      	cbnz	r7, 80127f8 <_dtoa_r+0x388>
 80127e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127e6:	ec53 2b18 	vmov	r2, r3, d8
 80127ea:	f7ee f82f 	bl	800084c <__aeabi_ddiv>
 80127ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80127f2:	e029      	b.n	8012848 <_dtoa_r+0x3d8>
 80127f4:	2502      	movs	r5, #2
 80127f6:	e7f2      	b.n	80127de <_dtoa_r+0x36e>
 80127f8:	07f9      	lsls	r1, r7, #31
 80127fa:	d508      	bpl.n	801280e <_dtoa_r+0x39e>
 80127fc:	ec51 0b18 	vmov	r0, r1, d8
 8012800:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012804:	f7ed fef8 	bl	80005f8 <__aeabi_dmul>
 8012808:	ec41 0b18 	vmov	d8, r0, r1
 801280c:	3501      	adds	r5, #1
 801280e:	107f      	asrs	r7, r7, #1
 8012810:	3608      	adds	r6, #8
 8012812:	e7e5      	b.n	80127e0 <_dtoa_r+0x370>
 8012814:	f000 80a6 	beq.w	8012964 <_dtoa_r+0x4f4>
 8012818:	f1ca 0600 	rsb	r6, sl, #0
 801281c:	4ba5      	ldr	r3, [pc, #660]	; (8012ab4 <_dtoa_r+0x644>)
 801281e:	4fa6      	ldr	r7, [pc, #664]	; (8012ab8 <_dtoa_r+0x648>)
 8012820:	f006 020f 	and.w	r2, r6, #15
 8012824:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012828:	e9d3 2300 	ldrd	r2, r3, [r3]
 801282c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8012830:	f7ed fee2 	bl	80005f8 <__aeabi_dmul>
 8012834:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012838:	1136      	asrs	r6, r6, #4
 801283a:	2300      	movs	r3, #0
 801283c:	2502      	movs	r5, #2
 801283e:	2e00      	cmp	r6, #0
 8012840:	f040 8085 	bne.w	801294e <_dtoa_r+0x4de>
 8012844:	2b00      	cmp	r3, #0
 8012846:	d1d2      	bne.n	80127ee <_dtoa_r+0x37e>
 8012848:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801284a:	2b00      	cmp	r3, #0
 801284c:	f000 808c 	beq.w	8012968 <_dtoa_r+0x4f8>
 8012850:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012854:	4b99      	ldr	r3, [pc, #612]	; (8012abc <_dtoa_r+0x64c>)
 8012856:	2200      	movs	r2, #0
 8012858:	4630      	mov	r0, r6
 801285a:	4639      	mov	r1, r7
 801285c:	f7ee f93e 	bl	8000adc <__aeabi_dcmplt>
 8012860:	2800      	cmp	r0, #0
 8012862:	f000 8081 	beq.w	8012968 <_dtoa_r+0x4f8>
 8012866:	9b01      	ldr	r3, [sp, #4]
 8012868:	2b00      	cmp	r3, #0
 801286a:	d07d      	beq.n	8012968 <_dtoa_r+0x4f8>
 801286c:	f1b9 0f00 	cmp.w	r9, #0
 8012870:	dd3c      	ble.n	80128ec <_dtoa_r+0x47c>
 8012872:	f10a 33ff 	add.w	r3, sl, #4294967295
 8012876:	9307      	str	r3, [sp, #28]
 8012878:	2200      	movs	r2, #0
 801287a:	4b91      	ldr	r3, [pc, #580]	; (8012ac0 <_dtoa_r+0x650>)
 801287c:	4630      	mov	r0, r6
 801287e:	4639      	mov	r1, r7
 8012880:	f7ed feba 	bl	80005f8 <__aeabi_dmul>
 8012884:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012888:	3501      	adds	r5, #1
 801288a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801288e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012892:	4628      	mov	r0, r5
 8012894:	f7ed fe46 	bl	8000524 <__aeabi_i2d>
 8012898:	4632      	mov	r2, r6
 801289a:	463b      	mov	r3, r7
 801289c:	f7ed feac 	bl	80005f8 <__aeabi_dmul>
 80128a0:	4b88      	ldr	r3, [pc, #544]	; (8012ac4 <_dtoa_r+0x654>)
 80128a2:	2200      	movs	r2, #0
 80128a4:	f7ed fcf2 	bl	800028c <__adddf3>
 80128a8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80128ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80128b0:	9303      	str	r3, [sp, #12]
 80128b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d15c      	bne.n	8012972 <_dtoa_r+0x502>
 80128b8:	4b83      	ldr	r3, [pc, #524]	; (8012ac8 <_dtoa_r+0x658>)
 80128ba:	2200      	movs	r2, #0
 80128bc:	4630      	mov	r0, r6
 80128be:	4639      	mov	r1, r7
 80128c0:	f7ed fce2 	bl	8000288 <__aeabi_dsub>
 80128c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80128c8:	4606      	mov	r6, r0
 80128ca:	460f      	mov	r7, r1
 80128cc:	f7ee f924 	bl	8000b18 <__aeabi_dcmpgt>
 80128d0:	2800      	cmp	r0, #0
 80128d2:	f040 8296 	bne.w	8012e02 <_dtoa_r+0x992>
 80128d6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80128da:	4630      	mov	r0, r6
 80128dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80128e0:	4639      	mov	r1, r7
 80128e2:	f7ee f8fb 	bl	8000adc <__aeabi_dcmplt>
 80128e6:	2800      	cmp	r0, #0
 80128e8:	f040 8288 	bne.w	8012dfc <_dtoa_r+0x98c>
 80128ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80128f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80128f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	f2c0 8158 	blt.w	8012bac <_dtoa_r+0x73c>
 80128fc:	f1ba 0f0e 	cmp.w	sl, #14
 8012900:	f300 8154 	bgt.w	8012bac <_dtoa_r+0x73c>
 8012904:	4b6b      	ldr	r3, [pc, #428]	; (8012ab4 <_dtoa_r+0x644>)
 8012906:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801290a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801290e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012910:	2b00      	cmp	r3, #0
 8012912:	f280 80e3 	bge.w	8012adc <_dtoa_r+0x66c>
 8012916:	9b01      	ldr	r3, [sp, #4]
 8012918:	2b00      	cmp	r3, #0
 801291a:	f300 80df 	bgt.w	8012adc <_dtoa_r+0x66c>
 801291e:	f040 826d 	bne.w	8012dfc <_dtoa_r+0x98c>
 8012922:	4b69      	ldr	r3, [pc, #420]	; (8012ac8 <_dtoa_r+0x658>)
 8012924:	2200      	movs	r2, #0
 8012926:	4640      	mov	r0, r8
 8012928:	4649      	mov	r1, r9
 801292a:	f7ed fe65 	bl	80005f8 <__aeabi_dmul>
 801292e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012932:	f7ee f8e7 	bl	8000b04 <__aeabi_dcmpge>
 8012936:	9e01      	ldr	r6, [sp, #4]
 8012938:	4637      	mov	r7, r6
 801293a:	2800      	cmp	r0, #0
 801293c:	f040 8243 	bne.w	8012dc6 <_dtoa_r+0x956>
 8012940:	9d00      	ldr	r5, [sp, #0]
 8012942:	2331      	movs	r3, #49	; 0x31
 8012944:	f805 3b01 	strb.w	r3, [r5], #1
 8012948:	f10a 0a01 	add.w	sl, sl, #1
 801294c:	e23f      	b.n	8012dce <_dtoa_r+0x95e>
 801294e:	07f2      	lsls	r2, r6, #31
 8012950:	d505      	bpl.n	801295e <_dtoa_r+0x4ee>
 8012952:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012956:	f7ed fe4f 	bl	80005f8 <__aeabi_dmul>
 801295a:	3501      	adds	r5, #1
 801295c:	2301      	movs	r3, #1
 801295e:	1076      	asrs	r6, r6, #1
 8012960:	3708      	adds	r7, #8
 8012962:	e76c      	b.n	801283e <_dtoa_r+0x3ce>
 8012964:	2502      	movs	r5, #2
 8012966:	e76f      	b.n	8012848 <_dtoa_r+0x3d8>
 8012968:	9b01      	ldr	r3, [sp, #4]
 801296a:	f8cd a01c 	str.w	sl, [sp, #28]
 801296e:	930c      	str	r3, [sp, #48]	; 0x30
 8012970:	e78d      	b.n	801288e <_dtoa_r+0x41e>
 8012972:	9900      	ldr	r1, [sp, #0]
 8012974:	980c      	ldr	r0, [sp, #48]	; 0x30
 8012976:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012978:	4b4e      	ldr	r3, [pc, #312]	; (8012ab4 <_dtoa_r+0x644>)
 801297a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801297e:	4401      	add	r1, r0
 8012980:	9102      	str	r1, [sp, #8]
 8012982:	9908      	ldr	r1, [sp, #32]
 8012984:	eeb0 8a47 	vmov.f32	s16, s14
 8012988:	eef0 8a67 	vmov.f32	s17, s15
 801298c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012990:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012994:	2900      	cmp	r1, #0
 8012996:	d045      	beq.n	8012a24 <_dtoa_r+0x5b4>
 8012998:	494c      	ldr	r1, [pc, #304]	; (8012acc <_dtoa_r+0x65c>)
 801299a:	2000      	movs	r0, #0
 801299c:	f7ed ff56 	bl	800084c <__aeabi_ddiv>
 80129a0:	ec53 2b18 	vmov	r2, r3, d8
 80129a4:	f7ed fc70 	bl	8000288 <__aeabi_dsub>
 80129a8:	9d00      	ldr	r5, [sp, #0]
 80129aa:	ec41 0b18 	vmov	d8, r0, r1
 80129ae:	4639      	mov	r1, r7
 80129b0:	4630      	mov	r0, r6
 80129b2:	f7ee f8d1 	bl	8000b58 <__aeabi_d2iz>
 80129b6:	900c      	str	r0, [sp, #48]	; 0x30
 80129b8:	f7ed fdb4 	bl	8000524 <__aeabi_i2d>
 80129bc:	4602      	mov	r2, r0
 80129be:	460b      	mov	r3, r1
 80129c0:	4630      	mov	r0, r6
 80129c2:	4639      	mov	r1, r7
 80129c4:	f7ed fc60 	bl	8000288 <__aeabi_dsub>
 80129c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80129ca:	3330      	adds	r3, #48	; 0x30
 80129cc:	f805 3b01 	strb.w	r3, [r5], #1
 80129d0:	ec53 2b18 	vmov	r2, r3, d8
 80129d4:	4606      	mov	r6, r0
 80129d6:	460f      	mov	r7, r1
 80129d8:	f7ee f880 	bl	8000adc <__aeabi_dcmplt>
 80129dc:	2800      	cmp	r0, #0
 80129de:	d165      	bne.n	8012aac <_dtoa_r+0x63c>
 80129e0:	4632      	mov	r2, r6
 80129e2:	463b      	mov	r3, r7
 80129e4:	4935      	ldr	r1, [pc, #212]	; (8012abc <_dtoa_r+0x64c>)
 80129e6:	2000      	movs	r0, #0
 80129e8:	f7ed fc4e 	bl	8000288 <__aeabi_dsub>
 80129ec:	ec53 2b18 	vmov	r2, r3, d8
 80129f0:	f7ee f874 	bl	8000adc <__aeabi_dcmplt>
 80129f4:	2800      	cmp	r0, #0
 80129f6:	f040 80b9 	bne.w	8012b6c <_dtoa_r+0x6fc>
 80129fa:	9b02      	ldr	r3, [sp, #8]
 80129fc:	429d      	cmp	r5, r3
 80129fe:	f43f af75 	beq.w	80128ec <_dtoa_r+0x47c>
 8012a02:	4b2f      	ldr	r3, [pc, #188]	; (8012ac0 <_dtoa_r+0x650>)
 8012a04:	ec51 0b18 	vmov	r0, r1, d8
 8012a08:	2200      	movs	r2, #0
 8012a0a:	f7ed fdf5 	bl	80005f8 <__aeabi_dmul>
 8012a0e:	4b2c      	ldr	r3, [pc, #176]	; (8012ac0 <_dtoa_r+0x650>)
 8012a10:	ec41 0b18 	vmov	d8, r0, r1
 8012a14:	2200      	movs	r2, #0
 8012a16:	4630      	mov	r0, r6
 8012a18:	4639      	mov	r1, r7
 8012a1a:	f7ed fded 	bl	80005f8 <__aeabi_dmul>
 8012a1e:	4606      	mov	r6, r0
 8012a20:	460f      	mov	r7, r1
 8012a22:	e7c4      	b.n	80129ae <_dtoa_r+0x53e>
 8012a24:	ec51 0b17 	vmov	r0, r1, d7
 8012a28:	f7ed fde6 	bl	80005f8 <__aeabi_dmul>
 8012a2c:	9b02      	ldr	r3, [sp, #8]
 8012a2e:	9d00      	ldr	r5, [sp, #0]
 8012a30:	930c      	str	r3, [sp, #48]	; 0x30
 8012a32:	ec41 0b18 	vmov	d8, r0, r1
 8012a36:	4639      	mov	r1, r7
 8012a38:	4630      	mov	r0, r6
 8012a3a:	f7ee f88d 	bl	8000b58 <__aeabi_d2iz>
 8012a3e:	9011      	str	r0, [sp, #68]	; 0x44
 8012a40:	f7ed fd70 	bl	8000524 <__aeabi_i2d>
 8012a44:	4602      	mov	r2, r0
 8012a46:	460b      	mov	r3, r1
 8012a48:	4630      	mov	r0, r6
 8012a4a:	4639      	mov	r1, r7
 8012a4c:	f7ed fc1c 	bl	8000288 <__aeabi_dsub>
 8012a50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012a52:	3330      	adds	r3, #48	; 0x30
 8012a54:	f805 3b01 	strb.w	r3, [r5], #1
 8012a58:	9b02      	ldr	r3, [sp, #8]
 8012a5a:	429d      	cmp	r5, r3
 8012a5c:	4606      	mov	r6, r0
 8012a5e:	460f      	mov	r7, r1
 8012a60:	f04f 0200 	mov.w	r2, #0
 8012a64:	d134      	bne.n	8012ad0 <_dtoa_r+0x660>
 8012a66:	4b19      	ldr	r3, [pc, #100]	; (8012acc <_dtoa_r+0x65c>)
 8012a68:	ec51 0b18 	vmov	r0, r1, d8
 8012a6c:	f7ed fc0e 	bl	800028c <__adddf3>
 8012a70:	4602      	mov	r2, r0
 8012a72:	460b      	mov	r3, r1
 8012a74:	4630      	mov	r0, r6
 8012a76:	4639      	mov	r1, r7
 8012a78:	f7ee f84e 	bl	8000b18 <__aeabi_dcmpgt>
 8012a7c:	2800      	cmp	r0, #0
 8012a7e:	d175      	bne.n	8012b6c <_dtoa_r+0x6fc>
 8012a80:	ec53 2b18 	vmov	r2, r3, d8
 8012a84:	4911      	ldr	r1, [pc, #68]	; (8012acc <_dtoa_r+0x65c>)
 8012a86:	2000      	movs	r0, #0
 8012a88:	f7ed fbfe 	bl	8000288 <__aeabi_dsub>
 8012a8c:	4602      	mov	r2, r0
 8012a8e:	460b      	mov	r3, r1
 8012a90:	4630      	mov	r0, r6
 8012a92:	4639      	mov	r1, r7
 8012a94:	f7ee f822 	bl	8000adc <__aeabi_dcmplt>
 8012a98:	2800      	cmp	r0, #0
 8012a9a:	f43f af27 	beq.w	80128ec <_dtoa_r+0x47c>
 8012a9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8012aa0:	1e6b      	subs	r3, r5, #1
 8012aa2:	930c      	str	r3, [sp, #48]	; 0x30
 8012aa4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012aa8:	2b30      	cmp	r3, #48	; 0x30
 8012aaa:	d0f8      	beq.n	8012a9e <_dtoa_r+0x62e>
 8012aac:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012ab0:	e04a      	b.n	8012b48 <_dtoa_r+0x6d8>
 8012ab2:	bf00      	nop
 8012ab4:	08014d80 	.word	0x08014d80
 8012ab8:	08014d58 	.word	0x08014d58
 8012abc:	3ff00000 	.word	0x3ff00000
 8012ac0:	40240000 	.word	0x40240000
 8012ac4:	401c0000 	.word	0x401c0000
 8012ac8:	40140000 	.word	0x40140000
 8012acc:	3fe00000 	.word	0x3fe00000
 8012ad0:	4baf      	ldr	r3, [pc, #700]	; (8012d90 <_dtoa_r+0x920>)
 8012ad2:	f7ed fd91 	bl	80005f8 <__aeabi_dmul>
 8012ad6:	4606      	mov	r6, r0
 8012ad8:	460f      	mov	r7, r1
 8012ada:	e7ac      	b.n	8012a36 <_dtoa_r+0x5c6>
 8012adc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012ae0:	9d00      	ldr	r5, [sp, #0]
 8012ae2:	4642      	mov	r2, r8
 8012ae4:	464b      	mov	r3, r9
 8012ae6:	4630      	mov	r0, r6
 8012ae8:	4639      	mov	r1, r7
 8012aea:	f7ed feaf 	bl	800084c <__aeabi_ddiv>
 8012aee:	f7ee f833 	bl	8000b58 <__aeabi_d2iz>
 8012af2:	9002      	str	r0, [sp, #8]
 8012af4:	f7ed fd16 	bl	8000524 <__aeabi_i2d>
 8012af8:	4642      	mov	r2, r8
 8012afa:	464b      	mov	r3, r9
 8012afc:	f7ed fd7c 	bl	80005f8 <__aeabi_dmul>
 8012b00:	4602      	mov	r2, r0
 8012b02:	460b      	mov	r3, r1
 8012b04:	4630      	mov	r0, r6
 8012b06:	4639      	mov	r1, r7
 8012b08:	f7ed fbbe 	bl	8000288 <__aeabi_dsub>
 8012b0c:	9e02      	ldr	r6, [sp, #8]
 8012b0e:	9f01      	ldr	r7, [sp, #4]
 8012b10:	3630      	adds	r6, #48	; 0x30
 8012b12:	f805 6b01 	strb.w	r6, [r5], #1
 8012b16:	9e00      	ldr	r6, [sp, #0]
 8012b18:	1bae      	subs	r6, r5, r6
 8012b1a:	42b7      	cmp	r7, r6
 8012b1c:	4602      	mov	r2, r0
 8012b1e:	460b      	mov	r3, r1
 8012b20:	d137      	bne.n	8012b92 <_dtoa_r+0x722>
 8012b22:	f7ed fbb3 	bl	800028c <__adddf3>
 8012b26:	4642      	mov	r2, r8
 8012b28:	464b      	mov	r3, r9
 8012b2a:	4606      	mov	r6, r0
 8012b2c:	460f      	mov	r7, r1
 8012b2e:	f7ed fff3 	bl	8000b18 <__aeabi_dcmpgt>
 8012b32:	b9c8      	cbnz	r0, 8012b68 <_dtoa_r+0x6f8>
 8012b34:	4642      	mov	r2, r8
 8012b36:	464b      	mov	r3, r9
 8012b38:	4630      	mov	r0, r6
 8012b3a:	4639      	mov	r1, r7
 8012b3c:	f7ed ffc4 	bl	8000ac8 <__aeabi_dcmpeq>
 8012b40:	b110      	cbz	r0, 8012b48 <_dtoa_r+0x6d8>
 8012b42:	9b02      	ldr	r3, [sp, #8]
 8012b44:	07d9      	lsls	r1, r3, #31
 8012b46:	d40f      	bmi.n	8012b68 <_dtoa_r+0x6f8>
 8012b48:	4620      	mov	r0, r4
 8012b4a:	4659      	mov	r1, fp
 8012b4c:	f000 facc 	bl	80130e8 <_Bfree>
 8012b50:	2300      	movs	r3, #0
 8012b52:	702b      	strb	r3, [r5, #0]
 8012b54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012b56:	f10a 0001 	add.w	r0, sl, #1
 8012b5a:	6018      	str	r0, [r3, #0]
 8012b5c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	f43f acd8 	beq.w	8012514 <_dtoa_r+0xa4>
 8012b64:	601d      	str	r5, [r3, #0]
 8012b66:	e4d5      	b.n	8012514 <_dtoa_r+0xa4>
 8012b68:	f8cd a01c 	str.w	sl, [sp, #28]
 8012b6c:	462b      	mov	r3, r5
 8012b6e:	461d      	mov	r5, r3
 8012b70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012b74:	2a39      	cmp	r2, #57	; 0x39
 8012b76:	d108      	bne.n	8012b8a <_dtoa_r+0x71a>
 8012b78:	9a00      	ldr	r2, [sp, #0]
 8012b7a:	429a      	cmp	r2, r3
 8012b7c:	d1f7      	bne.n	8012b6e <_dtoa_r+0x6fe>
 8012b7e:	9a07      	ldr	r2, [sp, #28]
 8012b80:	9900      	ldr	r1, [sp, #0]
 8012b82:	3201      	adds	r2, #1
 8012b84:	9207      	str	r2, [sp, #28]
 8012b86:	2230      	movs	r2, #48	; 0x30
 8012b88:	700a      	strb	r2, [r1, #0]
 8012b8a:	781a      	ldrb	r2, [r3, #0]
 8012b8c:	3201      	adds	r2, #1
 8012b8e:	701a      	strb	r2, [r3, #0]
 8012b90:	e78c      	b.n	8012aac <_dtoa_r+0x63c>
 8012b92:	4b7f      	ldr	r3, [pc, #508]	; (8012d90 <_dtoa_r+0x920>)
 8012b94:	2200      	movs	r2, #0
 8012b96:	f7ed fd2f 	bl	80005f8 <__aeabi_dmul>
 8012b9a:	2200      	movs	r2, #0
 8012b9c:	2300      	movs	r3, #0
 8012b9e:	4606      	mov	r6, r0
 8012ba0:	460f      	mov	r7, r1
 8012ba2:	f7ed ff91 	bl	8000ac8 <__aeabi_dcmpeq>
 8012ba6:	2800      	cmp	r0, #0
 8012ba8:	d09b      	beq.n	8012ae2 <_dtoa_r+0x672>
 8012baa:	e7cd      	b.n	8012b48 <_dtoa_r+0x6d8>
 8012bac:	9a08      	ldr	r2, [sp, #32]
 8012bae:	2a00      	cmp	r2, #0
 8012bb0:	f000 80c4 	beq.w	8012d3c <_dtoa_r+0x8cc>
 8012bb4:	9a05      	ldr	r2, [sp, #20]
 8012bb6:	2a01      	cmp	r2, #1
 8012bb8:	f300 80a8 	bgt.w	8012d0c <_dtoa_r+0x89c>
 8012bbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012bbe:	2a00      	cmp	r2, #0
 8012bc0:	f000 80a0 	beq.w	8012d04 <_dtoa_r+0x894>
 8012bc4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012bc8:	9e06      	ldr	r6, [sp, #24]
 8012bca:	4645      	mov	r5, r8
 8012bcc:	9a04      	ldr	r2, [sp, #16]
 8012bce:	2101      	movs	r1, #1
 8012bd0:	441a      	add	r2, r3
 8012bd2:	4620      	mov	r0, r4
 8012bd4:	4498      	add	r8, r3
 8012bd6:	9204      	str	r2, [sp, #16]
 8012bd8:	f000 fb42 	bl	8013260 <__i2b>
 8012bdc:	4607      	mov	r7, r0
 8012bde:	2d00      	cmp	r5, #0
 8012be0:	dd0b      	ble.n	8012bfa <_dtoa_r+0x78a>
 8012be2:	9b04      	ldr	r3, [sp, #16]
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	dd08      	ble.n	8012bfa <_dtoa_r+0x78a>
 8012be8:	42ab      	cmp	r3, r5
 8012bea:	9a04      	ldr	r2, [sp, #16]
 8012bec:	bfa8      	it	ge
 8012bee:	462b      	movge	r3, r5
 8012bf0:	eba8 0803 	sub.w	r8, r8, r3
 8012bf4:	1aed      	subs	r5, r5, r3
 8012bf6:	1ad3      	subs	r3, r2, r3
 8012bf8:	9304      	str	r3, [sp, #16]
 8012bfa:	9b06      	ldr	r3, [sp, #24]
 8012bfc:	b1fb      	cbz	r3, 8012c3e <_dtoa_r+0x7ce>
 8012bfe:	9b08      	ldr	r3, [sp, #32]
 8012c00:	2b00      	cmp	r3, #0
 8012c02:	f000 809f 	beq.w	8012d44 <_dtoa_r+0x8d4>
 8012c06:	2e00      	cmp	r6, #0
 8012c08:	dd11      	ble.n	8012c2e <_dtoa_r+0x7be>
 8012c0a:	4639      	mov	r1, r7
 8012c0c:	4632      	mov	r2, r6
 8012c0e:	4620      	mov	r0, r4
 8012c10:	f000 fbe2 	bl	80133d8 <__pow5mult>
 8012c14:	465a      	mov	r2, fp
 8012c16:	4601      	mov	r1, r0
 8012c18:	4607      	mov	r7, r0
 8012c1a:	4620      	mov	r0, r4
 8012c1c:	f000 fb36 	bl	801328c <__multiply>
 8012c20:	4659      	mov	r1, fp
 8012c22:	9007      	str	r0, [sp, #28]
 8012c24:	4620      	mov	r0, r4
 8012c26:	f000 fa5f 	bl	80130e8 <_Bfree>
 8012c2a:	9b07      	ldr	r3, [sp, #28]
 8012c2c:	469b      	mov	fp, r3
 8012c2e:	9b06      	ldr	r3, [sp, #24]
 8012c30:	1b9a      	subs	r2, r3, r6
 8012c32:	d004      	beq.n	8012c3e <_dtoa_r+0x7ce>
 8012c34:	4659      	mov	r1, fp
 8012c36:	4620      	mov	r0, r4
 8012c38:	f000 fbce 	bl	80133d8 <__pow5mult>
 8012c3c:	4683      	mov	fp, r0
 8012c3e:	2101      	movs	r1, #1
 8012c40:	4620      	mov	r0, r4
 8012c42:	f000 fb0d 	bl	8013260 <__i2b>
 8012c46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	4606      	mov	r6, r0
 8012c4c:	dd7c      	ble.n	8012d48 <_dtoa_r+0x8d8>
 8012c4e:	461a      	mov	r2, r3
 8012c50:	4601      	mov	r1, r0
 8012c52:	4620      	mov	r0, r4
 8012c54:	f000 fbc0 	bl	80133d8 <__pow5mult>
 8012c58:	9b05      	ldr	r3, [sp, #20]
 8012c5a:	2b01      	cmp	r3, #1
 8012c5c:	4606      	mov	r6, r0
 8012c5e:	dd76      	ble.n	8012d4e <_dtoa_r+0x8de>
 8012c60:	2300      	movs	r3, #0
 8012c62:	9306      	str	r3, [sp, #24]
 8012c64:	6933      	ldr	r3, [r6, #16]
 8012c66:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012c6a:	6918      	ldr	r0, [r3, #16]
 8012c6c:	f000 faa8 	bl	80131c0 <__hi0bits>
 8012c70:	f1c0 0020 	rsb	r0, r0, #32
 8012c74:	9b04      	ldr	r3, [sp, #16]
 8012c76:	4418      	add	r0, r3
 8012c78:	f010 001f 	ands.w	r0, r0, #31
 8012c7c:	f000 8086 	beq.w	8012d8c <_dtoa_r+0x91c>
 8012c80:	f1c0 0320 	rsb	r3, r0, #32
 8012c84:	2b04      	cmp	r3, #4
 8012c86:	dd7f      	ble.n	8012d88 <_dtoa_r+0x918>
 8012c88:	f1c0 001c 	rsb	r0, r0, #28
 8012c8c:	9b04      	ldr	r3, [sp, #16]
 8012c8e:	4403      	add	r3, r0
 8012c90:	4480      	add	r8, r0
 8012c92:	4405      	add	r5, r0
 8012c94:	9304      	str	r3, [sp, #16]
 8012c96:	f1b8 0f00 	cmp.w	r8, #0
 8012c9a:	dd05      	ble.n	8012ca8 <_dtoa_r+0x838>
 8012c9c:	4659      	mov	r1, fp
 8012c9e:	4642      	mov	r2, r8
 8012ca0:	4620      	mov	r0, r4
 8012ca2:	f000 fbf3 	bl	801348c <__lshift>
 8012ca6:	4683      	mov	fp, r0
 8012ca8:	9b04      	ldr	r3, [sp, #16]
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	dd05      	ble.n	8012cba <_dtoa_r+0x84a>
 8012cae:	4631      	mov	r1, r6
 8012cb0:	461a      	mov	r2, r3
 8012cb2:	4620      	mov	r0, r4
 8012cb4:	f000 fbea 	bl	801348c <__lshift>
 8012cb8:	4606      	mov	r6, r0
 8012cba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d069      	beq.n	8012d94 <_dtoa_r+0x924>
 8012cc0:	4631      	mov	r1, r6
 8012cc2:	4658      	mov	r0, fp
 8012cc4:	f000 fc4e 	bl	8013564 <__mcmp>
 8012cc8:	2800      	cmp	r0, #0
 8012cca:	da63      	bge.n	8012d94 <_dtoa_r+0x924>
 8012ccc:	2300      	movs	r3, #0
 8012cce:	4659      	mov	r1, fp
 8012cd0:	220a      	movs	r2, #10
 8012cd2:	4620      	mov	r0, r4
 8012cd4:	f000 fa2a 	bl	801312c <__multadd>
 8012cd8:	9b08      	ldr	r3, [sp, #32]
 8012cda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012cde:	4683      	mov	fp, r0
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	f000 818f 	beq.w	8013004 <_dtoa_r+0xb94>
 8012ce6:	4639      	mov	r1, r7
 8012ce8:	2300      	movs	r3, #0
 8012cea:	220a      	movs	r2, #10
 8012cec:	4620      	mov	r0, r4
 8012cee:	f000 fa1d 	bl	801312c <__multadd>
 8012cf2:	f1b9 0f00 	cmp.w	r9, #0
 8012cf6:	4607      	mov	r7, r0
 8012cf8:	f300 808e 	bgt.w	8012e18 <_dtoa_r+0x9a8>
 8012cfc:	9b05      	ldr	r3, [sp, #20]
 8012cfe:	2b02      	cmp	r3, #2
 8012d00:	dc50      	bgt.n	8012da4 <_dtoa_r+0x934>
 8012d02:	e089      	b.n	8012e18 <_dtoa_r+0x9a8>
 8012d04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012d06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012d0a:	e75d      	b.n	8012bc8 <_dtoa_r+0x758>
 8012d0c:	9b01      	ldr	r3, [sp, #4]
 8012d0e:	1e5e      	subs	r6, r3, #1
 8012d10:	9b06      	ldr	r3, [sp, #24]
 8012d12:	42b3      	cmp	r3, r6
 8012d14:	bfbf      	itttt	lt
 8012d16:	9b06      	ldrlt	r3, [sp, #24]
 8012d18:	9606      	strlt	r6, [sp, #24]
 8012d1a:	1af2      	sublt	r2, r6, r3
 8012d1c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8012d1e:	bfb6      	itet	lt
 8012d20:	189b      	addlt	r3, r3, r2
 8012d22:	1b9e      	subge	r6, r3, r6
 8012d24:	930d      	strlt	r3, [sp, #52]	; 0x34
 8012d26:	9b01      	ldr	r3, [sp, #4]
 8012d28:	bfb8      	it	lt
 8012d2a:	2600      	movlt	r6, #0
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	bfb5      	itete	lt
 8012d30:	eba8 0503 	sublt.w	r5, r8, r3
 8012d34:	9b01      	ldrge	r3, [sp, #4]
 8012d36:	2300      	movlt	r3, #0
 8012d38:	4645      	movge	r5, r8
 8012d3a:	e747      	b.n	8012bcc <_dtoa_r+0x75c>
 8012d3c:	9e06      	ldr	r6, [sp, #24]
 8012d3e:	9f08      	ldr	r7, [sp, #32]
 8012d40:	4645      	mov	r5, r8
 8012d42:	e74c      	b.n	8012bde <_dtoa_r+0x76e>
 8012d44:	9a06      	ldr	r2, [sp, #24]
 8012d46:	e775      	b.n	8012c34 <_dtoa_r+0x7c4>
 8012d48:	9b05      	ldr	r3, [sp, #20]
 8012d4a:	2b01      	cmp	r3, #1
 8012d4c:	dc18      	bgt.n	8012d80 <_dtoa_r+0x910>
 8012d4e:	9b02      	ldr	r3, [sp, #8]
 8012d50:	b9b3      	cbnz	r3, 8012d80 <_dtoa_r+0x910>
 8012d52:	9b03      	ldr	r3, [sp, #12]
 8012d54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012d58:	b9a3      	cbnz	r3, 8012d84 <_dtoa_r+0x914>
 8012d5a:	9b03      	ldr	r3, [sp, #12]
 8012d5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012d60:	0d1b      	lsrs	r3, r3, #20
 8012d62:	051b      	lsls	r3, r3, #20
 8012d64:	b12b      	cbz	r3, 8012d72 <_dtoa_r+0x902>
 8012d66:	9b04      	ldr	r3, [sp, #16]
 8012d68:	3301      	adds	r3, #1
 8012d6a:	9304      	str	r3, [sp, #16]
 8012d6c:	f108 0801 	add.w	r8, r8, #1
 8012d70:	2301      	movs	r3, #1
 8012d72:	9306      	str	r3, [sp, #24]
 8012d74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	f47f af74 	bne.w	8012c64 <_dtoa_r+0x7f4>
 8012d7c:	2001      	movs	r0, #1
 8012d7e:	e779      	b.n	8012c74 <_dtoa_r+0x804>
 8012d80:	2300      	movs	r3, #0
 8012d82:	e7f6      	b.n	8012d72 <_dtoa_r+0x902>
 8012d84:	9b02      	ldr	r3, [sp, #8]
 8012d86:	e7f4      	b.n	8012d72 <_dtoa_r+0x902>
 8012d88:	d085      	beq.n	8012c96 <_dtoa_r+0x826>
 8012d8a:	4618      	mov	r0, r3
 8012d8c:	301c      	adds	r0, #28
 8012d8e:	e77d      	b.n	8012c8c <_dtoa_r+0x81c>
 8012d90:	40240000 	.word	0x40240000
 8012d94:	9b01      	ldr	r3, [sp, #4]
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	dc38      	bgt.n	8012e0c <_dtoa_r+0x99c>
 8012d9a:	9b05      	ldr	r3, [sp, #20]
 8012d9c:	2b02      	cmp	r3, #2
 8012d9e:	dd35      	ble.n	8012e0c <_dtoa_r+0x99c>
 8012da0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012da4:	f1b9 0f00 	cmp.w	r9, #0
 8012da8:	d10d      	bne.n	8012dc6 <_dtoa_r+0x956>
 8012daa:	4631      	mov	r1, r6
 8012dac:	464b      	mov	r3, r9
 8012dae:	2205      	movs	r2, #5
 8012db0:	4620      	mov	r0, r4
 8012db2:	f000 f9bb 	bl	801312c <__multadd>
 8012db6:	4601      	mov	r1, r0
 8012db8:	4606      	mov	r6, r0
 8012dba:	4658      	mov	r0, fp
 8012dbc:	f000 fbd2 	bl	8013564 <__mcmp>
 8012dc0:	2800      	cmp	r0, #0
 8012dc2:	f73f adbd 	bgt.w	8012940 <_dtoa_r+0x4d0>
 8012dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012dc8:	9d00      	ldr	r5, [sp, #0]
 8012dca:	ea6f 0a03 	mvn.w	sl, r3
 8012dce:	f04f 0800 	mov.w	r8, #0
 8012dd2:	4631      	mov	r1, r6
 8012dd4:	4620      	mov	r0, r4
 8012dd6:	f000 f987 	bl	80130e8 <_Bfree>
 8012dda:	2f00      	cmp	r7, #0
 8012ddc:	f43f aeb4 	beq.w	8012b48 <_dtoa_r+0x6d8>
 8012de0:	f1b8 0f00 	cmp.w	r8, #0
 8012de4:	d005      	beq.n	8012df2 <_dtoa_r+0x982>
 8012de6:	45b8      	cmp	r8, r7
 8012de8:	d003      	beq.n	8012df2 <_dtoa_r+0x982>
 8012dea:	4641      	mov	r1, r8
 8012dec:	4620      	mov	r0, r4
 8012dee:	f000 f97b 	bl	80130e8 <_Bfree>
 8012df2:	4639      	mov	r1, r7
 8012df4:	4620      	mov	r0, r4
 8012df6:	f000 f977 	bl	80130e8 <_Bfree>
 8012dfa:	e6a5      	b.n	8012b48 <_dtoa_r+0x6d8>
 8012dfc:	2600      	movs	r6, #0
 8012dfe:	4637      	mov	r7, r6
 8012e00:	e7e1      	b.n	8012dc6 <_dtoa_r+0x956>
 8012e02:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8012e04:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8012e08:	4637      	mov	r7, r6
 8012e0a:	e599      	b.n	8012940 <_dtoa_r+0x4d0>
 8012e0c:	9b08      	ldr	r3, [sp, #32]
 8012e0e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	f000 80fd 	beq.w	8013012 <_dtoa_r+0xba2>
 8012e18:	2d00      	cmp	r5, #0
 8012e1a:	dd05      	ble.n	8012e28 <_dtoa_r+0x9b8>
 8012e1c:	4639      	mov	r1, r7
 8012e1e:	462a      	mov	r2, r5
 8012e20:	4620      	mov	r0, r4
 8012e22:	f000 fb33 	bl	801348c <__lshift>
 8012e26:	4607      	mov	r7, r0
 8012e28:	9b06      	ldr	r3, [sp, #24]
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d05c      	beq.n	8012ee8 <_dtoa_r+0xa78>
 8012e2e:	6879      	ldr	r1, [r7, #4]
 8012e30:	4620      	mov	r0, r4
 8012e32:	f000 f919 	bl	8013068 <_Balloc>
 8012e36:	4605      	mov	r5, r0
 8012e38:	b928      	cbnz	r0, 8012e46 <_dtoa_r+0x9d6>
 8012e3a:	4b80      	ldr	r3, [pc, #512]	; (801303c <_dtoa_r+0xbcc>)
 8012e3c:	4602      	mov	r2, r0
 8012e3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012e42:	f7ff bb2e 	b.w	80124a2 <_dtoa_r+0x32>
 8012e46:	693a      	ldr	r2, [r7, #16]
 8012e48:	3202      	adds	r2, #2
 8012e4a:	0092      	lsls	r2, r2, #2
 8012e4c:	f107 010c 	add.w	r1, r7, #12
 8012e50:	300c      	adds	r0, #12
 8012e52:	f7fe fd35 	bl	80118c0 <memcpy>
 8012e56:	2201      	movs	r2, #1
 8012e58:	4629      	mov	r1, r5
 8012e5a:	4620      	mov	r0, r4
 8012e5c:	f000 fb16 	bl	801348c <__lshift>
 8012e60:	9b00      	ldr	r3, [sp, #0]
 8012e62:	3301      	adds	r3, #1
 8012e64:	9301      	str	r3, [sp, #4]
 8012e66:	9b00      	ldr	r3, [sp, #0]
 8012e68:	444b      	add	r3, r9
 8012e6a:	9307      	str	r3, [sp, #28]
 8012e6c:	9b02      	ldr	r3, [sp, #8]
 8012e6e:	f003 0301 	and.w	r3, r3, #1
 8012e72:	46b8      	mov	r8, r7
 8012e74:	9306      	str	r3, [sp, #24]
 8012e76:	4607      	mov	r7, r0
 8012e78:	9b01      	ldr	r3, [sp, #4]
 8012e7a:	4631      	mov	r1, r6
 8012e7c:	3b01      	subs	r3, #1
 8012e7e:	4658      	mov	r0, fp
 8012e80:	9302      	str	r3, [sp, #8]
 8012e82:	f7ff fa67 	bl	8012354 <quorem>
 8012e86:	4603      	mov	r3, r0
 8012e88:	3330      	adds	r3, #48	; 0x30
 8012e8a:	9004      	str	r0, [sp, #16]
 8012e8c:	4641      	mov	r1, r8
 8012e8e:	4658      	mov	r0, fp
 8012e90:	9308      	str	r3, [sp, #32]
 8012e92:	f000 fb67 	bl	8013564 <__mcmp>
 8012e96:	463a      	mov	r2, r7
 8012e98:	4681      	mov	r9, r0
 8012e9a:	4631      	mov	r1, r6
 8012e9c:	4620      	mov	r0, r4
 8012e9e:	f000 fb7d 	bl	801359c <__mdiff>
 8012ea2:	68c2      	ldr	r2, [r0, #12]
 8012ea4:	9b08      	ldr	r3, [sp, #32]
 8012ea6:	4605      	mov	r5, r0
 8012ea8:	bb02      	cbnz	r2, 8012eec <_dtoa_r+0xa7c>
 8012eaa:	4601      	mov	r1, r0
 8012eac:	4658      	mov	r0, fp
 8012eae:	f000 fb59 	bl	8013564 <__mcmp>
 8012eb2:	9b08      	ldr	r3, [sp, #32]
 8012eb4:	4602      	mov	r2, r0
 8012eb6:	4629      	mov	r1, r5
 8012eb8:	4620      	mov	r0, r4
 8012eba:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8012ebe:	f000 f913 	bl	80130e8 <_Bfree>
 8012ec2:	9b05      	ldr	r3, [sp, #20]
 8012ec4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012ec6:	9d01      	ldr	r5, [sp, #4]
 8012ec8:	ea43 0102 	orr.w	r1, r3, r2
 8012ecc:	9b06      	ldr	r3, [sp, #24]
 8012ece:	430b      	orrs	r3, r1
 8012ed0:	9b08      	ldr	r3, [sp, #32]
 8012ed2:	d10d      	bne.n	8012ef0 <_dtoa_r+0xa80>
 8012ed4:	2b39      	cmp	r3, #57	; 0x39
 8012ed6:	d029      	beq.n	8012f2c <_dtoa_r+0xabc>
 8012ed8:	f1b9 0f00 	cmp.w	r9, #0
 8012edc:	dd01      	ble.n	8012ee2 <_dtoa_r+0xa72>
 8012ede:	9b04      	ldr	r3, [sp, #16]
 8012ee0:	3331      	adds	r3, #49	; 0x31
 8012ee2:	9a02      	ldr	r2, [sp, #8]
 8012ee4:	7013      	strb	r3, [r2, #0]
 8012ee6:	e774      	b.n	8012dd2 <_dtoa_r+0x962>
 8012ee8:	4638      	mov	r0, r7
 8012eea:	e7b9      	b.n	8012e60 <_dtoa_r+0x9f0>
 8012eec:	2201      	movs	r2, #1
 8012eee:	e7e2      	b.n	8012eb6 <_dtoa_r+0xa46>
 8012ef0:	f1b9 0f00 	cmp.w	r9, #0
 8012ef4:	db06      	blt.n	8012f04 <_dtoa_r+0xa94>
 8012ef6:	9905      	ldr	r1, [sp, #20]
 8012ef8:	ea41 0909 	orr.w	r9, r1, r9
 8012efc:	9906      	ldr	r1, [sp, #24]
 8012efe:	ea59 0101 	orrs.w	r1, r9, r1
 8012f02:	d120      	bne.n	8012f46 <_dtoa_r+0xad6>
 8012f04:	2a00      	cmp	r2, #0
 8012f06:	ddec      	ble.n	8012ee2 <_dtoa_r+0xa72>
 8012f08:	4659      	mov	r1, fp
 8012f0a:	2201      	movs	r2, #1
 8012f0c:	4620      	mov	r0, r4
 8012f0e:	9301      	str	r3, [sp, #4]
 8012f10:	f000 fabc 	bl	801348c <__lshift>
 8012f14:	4631      	mov	r1, r6
 8012f16:	4683      	mov	fp, r0
 8012f18:	f000 fb24 	bl	8013564 <__mcmp>
 8012f1c:	2800      	cmp	r0, #0
 8012f1e:	9b01      	ldr	r3, [sp, #4]
 8012f20:	dc02      	bgt.n	8012f28 <_dtoa_r+0xab8>
 8012f22:	d1de      	bne.n	8012ee2 <_dtoa_r+0xa72>
 8012f24:	07da      	lsls	r2, r3, #31
 8012f26:	d5dc      	bpl.n	8012ee2 <_dtoa_r+0xa72>
 8012f28:	2b39      	cmp	r3, #57	; 0x39
 8012f2a:	d1d8      	bne.n	8012ede <_dtoa_r+0xa6e>
 8012f2c:	9a02      	ldr	r2, [sp, #8]
 8012f2e:	2339      	movs	r3, #57	; 0x39
 8012f30:	7013      	strb	r3, [r2, #0]
 8012f32:	462b      	mov	r3, r5
 8012f34:	461d      	mov	r5, r3
 8012f36:	3b01      	subs	r3, #1
 8012f38:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012f3c:	2a39      	cmp	r2, #57	; 0x39
 8012f3e:	d050      	beq.n	8012fe2 <_dtoa_r+0xb72>
 8012f40:	3201      	adds	r2, #1
 8012f42:	701a      	strb	r2, [r3, #0]
 8012f44:	e745      	b.n	8012dd2 <_dtoa_r+0x962>
 8012f46:	2a00      	cmp	r2, #0
 8012f48:	dd03      	ble.n	8012f52 <_dtoa_r+0xae2>
 8012f4a:	2b39      	cmp	r3, #57	; 0x39
 8012f4c:	d0ee      	beq.n	8012f2c <_dtoa_r+0xabc>
 8012f4e:	3301      	adds	r3, #1
 8012f50:	e7c7      	b.n	8012ee2 <_dtoa_r+0xa72>
 8012f52:	9a01      	ldr	r2, [sp, #4]
 8012f54:	9907      	ldr	r1, [sp, #28]
 8012f56:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012f5a:	428a      	cmp	r2, r1
 8012f5c:	d02a      	beq.n	8012fb4 <_dtoa_r+0xb44>
 8012f5e:	4659      	mov	r1, fp
 8012f60:	2300      	movs	r3, #0
 8012f62:	220a      	movs	r2, #10
 8012f64:	4620      	mov	r0, r4
 8012f66:	f000 f8e1 	bl	801312c <__multadd>
 8012f6a:	45b8      	cmp	r8, r7
 8012f6c:	4683      	mov	fp, r0
 8012f6e:	f04f 0300 	mov.w	r3, #0
 8012f72:	f04f 020a 	mov.w	r2, #10
 8012f76:	4641      	mov	r1, r8
 8012f78:	4620      	mov	r0, r4
 8012f7a:	d107      	bne.n	8012f8c <_dtoa_r+0xb1c>
 8012f7c:	f000 f8d6 	bl	801312c <__multadd>
 8012f80:	4680      	mov	r8, r0
 8012f82:	4607      	mov	r7, r0
 8012f84:	9b01      	ldr	r3, [sp, #4]
 8012f86:	3301      	adds	r3, #1
 8012f88:	9301      	str	r3, [sp, #4]
 8012f8a:	e775      	b.n	8012e78 <_dtoa_r+0xa08>
 8012f8c:	f000 f8ce 	bl	801312c <__multadd>
 8012f90:	4639      	mov	r1, r7
 8012f92:	4680      	mov	r8, r0
 8012f94:	2300      	movs	r3, #0
 8012f96:	220a      	movs	r2, #10
 8012f98:	4620      	mov	r0, r4
 8012f9a:	f000 f8c7 	bl	801312c <__multadd>
 8012f9e:	4607      	mov	r7, r0
 8012fa0:	e7f0      	b.n	8012f84 <_dtoa_r+0xb14>
 8012fa2:	f1b9 0f00 	cmp.w	r9, #0
 8012fa6:	9a00      	ldr	r2, [sp, #0]
 8012fa8:	bfcc      	ite	gt
 8012faa:	464d      	movgt	r5, r9
 8012fac:	2501      	movle	r5, #1
 8012fae:	4415      	add	r5, r2
 8012fb0:	f04f 0800 	mov.w	r8, #0
 8012fb4:	4659      	mov	r1, fp
 8012fb6:	2201      	movs	r2, #1
 8012fb8:	4620      	mov	r0, r4
 8012fba:	9301      	str	r3, [sp, #4]
 8012fbc:	f000 fa66 	bl	801348c <__lshift>
 8012fc0:	4631      	mov	r1, r6
 8012fc2:	4683      	mov	fp, r0
 8012fc4:	f000 face 	bl	8013564 <__mcmp>
 8012fc8:	2800      	cmp	r0, #0
 8012fca:	dcb2      	bgt.n	8012f32 <_dtoa_r+0xac2>
 8012fcc:	d102      	bne.n	8012fd4 <_dtoa_r+0xb64>
 8012fce:	9b01      	ldr	r3, [sp, #4]
 8012fd0:	07db      	lsls	r3, r3, #31
 8012fd2:	d4ae      	bmi.n	8012f32 <_dtoa_r+0xac2>
 8012fd4:	462b      	mov	r3, r5
 8012fd6:	461d      	mov	r5, r3
 8012fd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012fdc:	2a30      	cmp	r2, #48	; 0x30
 8012fde:	d0fa      	beq.n	8012fd6 <_dtoa_r+0xb66>
 8012fe0:	e6f7      	b.n	8012dd2 <_dtoa_r+0x962>
 8012fe2:	9a00      	ldr	r2, [sp, #0]
 8012fe4:	429a      	cmp	r2, r3
 8012fe6:	d1a5      	bne.n	8012f34 <_dtoa_r+0xac4>
 8012fe8:	f10a 0a01 	add.w	sl, sl, #1
 8012fec:	2331      	movs	r3, #49	; 0x31
 8012fee:	e779      	b.n	8012ee4 <_dtoa_r+0xa74>
 8012ff0:	4b13      	ldr	r3, [pc, #76]	; (8013040 <_dtoa_r+0xbd0>)
 8012ff2:	f7ff baaf 	b.w	8012554 <_dtoa_r+0xe4>
 8012ff6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	f47f aa86 	bne.w	801250a <_dtoa_r+0x9a>
 8012ffe:	4b11      	ldr	r3, [pc, #68]	; (8013044 <_dtoa_r+0xbd4>)
 8013000:	f7ff baa8 	b.w	8012554 <_dtoa_r+0xe4>
 8013004:	f1b9 0f00 	cmp.w	r9, #0
 8013008:	dc03      	bgt.n	8013012 <_dtoa_r+0xba2>
 801300a:	9b05      	ldr	r3, [sp, #20]
 801300c:	2b02      	cmp	r3, #2
 801300e:	f73f aec9 	bgt.w	8012da4 <_dtoa_r+0x934>
 8013012:	9d00      	ldr	r5, [sp, #0]
 8013014:	4631      	mov	r1, r6
 8013016:	4658      	mov	r0, fp
 8013018:	f7ff f99c 	bl	8012354 <quorem>
 801301c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8013020:	f805 3b01 	strb.w	r3, [r5], #1
 8013024:	9a00      	ldr	r2, [sp, #0]
 8013026:	1aaa      	subs	r2, r5, r2
 8013028:	4591      	cmp	r9, r2
 801302a:	ddba      	ble.n	8012fa2 <_dtoa_r+0xb32>
 801302c:	4659      	mov	r1, fp
 801302e:	2300      	movs	r3, #0
 8013030:	220a      	movs	r2, #10
 8013032:	4620      	mov	r0, r4
 8013034:	f000 f87a 	bl	801312c <__multadd>
 8013038:	4683      	mov	fp, r0
 801303a:	e7eb      	b.n	8013014 <_dtoa_r+0xba4>
 801303c:	08014ce3 	.word	0x08014ce3
 8013040:	08014c3c 	.word	0x08014c3c
 8013044:	08014c60 	.word	0x08014c60

08013048 <_localeconv_r>:
 8013048:	4800      	ldr	r0, [pc, #0]	; (801304c <_localeconv_r+0x4>)
 801304a:	4770      	bx	lr
 801304c:	2000054c 	.word	0x2000054c

08013050 <__malloc_lock>:
 8013050:	4801      	ldr	r0, [pc, #4]	; (8013058 <__malloc_lock+0x8>)
 8013052:	f000 bbb8 	b.w	80137c6 <__retarget_lock_acquire_recursive>
 8013056:	bf00      	nop
 8013058:	20008df8 	.word	0x20008df8

0801305c <__malloc_unlock>:
 801305c:	4801      	ldr	r0, [pc, #4]	; (8013064 <__malloc_unlock+0x8>)
 801305e:	f000 bbb3 	b.w	80137c8 <__retarget_lock_release_recursive>
 8013062:	bf00      	nop
 8013064:	20008df8 	.word	0x20008df8

08013068 <_Balloc>:
 8013068:	b570      	push	{r4, r5, r6, lr}
 801306a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801306c:	4604      	mov	r4, r0
 801306e:	460d      	mov	r5, r1
 8013070:	b976      	cbnz	r6, 8013090 <_Balloc+0x28>
 8013072:	2010      	movs	r0, #16
 8013074:	f7fe fc14 	bl	80118a0 <malloc>
 8013078:	4602      	mov	r2, r0
 801307a:	6260      	str	r0, [r4, #36]	; 0x24
 801307c:	b920      	cbnz	r0, 8013088 <_Balloc+0x20>
 801307e:	4b18      	ldr	r3, [pc, #96]	; (80130e0 <_Balloc+0x78>)
 8013080:	4818      	ldr	r0, [pc, #96]	; (80130e4 <_Balloc+0x7c>)
 8013082:	2166      	movs	r1, #102	; 0x66
 8013084:	f000 fb6e 	bl	8013764 <__assert_func>
 8013088:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801308c:	6006      	str	r6, [r0, #0]
 801308e:	60c6      	str	r6, [r0, #12]
 8013090:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013092:	68f3      	ldr	r3, [r6, #12]
 8013094:	b183      	cbz	r3, 80130b8 <_Balloc+0x50>
 8013096:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013098:	68db      	ldr	r3, [r3, #12]
 801309a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801309e:	b9b8      	cbnz	r0, 80130d0 <_Balloc+0x68>
 80130a0:	2101      	movs	r1, #1
 80130a2:	fa01 f605 	lsl.w	r6, r1, r5
 80130a6:	1d72      	adds	r2, r6, #5
 80130a8:	0092      	lsls	r2, r2, #2
 80130aa:	4620      	mov	r0, r4
 80130ac:	f7fe fc1e 	bl	80118ec <_calloc_r>
 80130b0:	b160      	cbz	r0, 80130cc <_Balloc+0x64>
 80130b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80130b6:	e00e      	b.n	80130d6 <_Balloc+0x6e>
 80130b8:	2221      	movs	r2, #33	; 0x21
 80130ba:	2104      	movs	r1, #4
 80130bc:	4620      	mov	r0, r4
 80130be:	f7fe fc15 	bl	80118ec <_calloc_r>
 80130c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80130c4:	60f0      	str	r0, [r6, #12]
 80130c6:	68db      	ldr	r3, [r3, #12]
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	d1e4      	bne.n	8013096 <_Balloc+0x2e>
 80130cc:	2000      	movs	r0, #0
 80130ce:	bd70      	pop	{r4, r5, r6, pc}
 80130d0:	6802      	ldr	r2, [r0, #0]
 80130d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80130d6:	2300      	movs	r3, #0
 80130d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80130dc:	e7f7      	b.n	80130ce <_Balloc+0x66>
 80130de:	bf00      	nop
 80130e0:	08014c6d 	.word	0x08014c6d
 80130e4:	08014cf4 	.word	0x08014cf4

080130e8 <_Bfree>:
 80130e8:	b570      	push	{r4, r5, r6, lr}
 80130ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80130ec:	4605      	mov	r5, r0
 80130ee:	460c      	mov	r4, r1
 80130f0:	b976      	cbnz	r6, 8013110 <_Bfree+0x28>
 80130f2:	2010      	movs	r0, #16
 80130f4:	f7fe fbd4 	bl	80118a0 <malloc>
 80130f8:	4602      	mov	r2, r0
 80130fa:	6268      	str	r0, [r5, #36]	; 0x24
 80130fc:	b920      	cbnz	r0, 8013108 <_Bfree+0x20>
 80130fe:	4b09      	ldr	r3, [pc, #36]	; (8013124 <_Bfree+0x3c>)
 8013100:	4809      	ldr	r0, [pc, #36]	; (8013128 <_Bfree+0x40>)
 8013102:	218a      	movs	r1, #138	; 0x8a
 8013104:	f000 fb2e 	bl	8013764 <__assert_func>
 8013108:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801310c:	6006      	str	r6, [r0, #0]
 801310e:	60c6      	str	r6, [r0, #12]
 8013110:	b13c      	cbz	r4, 8013122 <_Bfree+0x3a>
 8013112:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8013114:	6862      	ldr	r2, [r4, #4]
 8013116:	68db      	ldr	r3, [r3, #12]
 8013118:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801311c:	6021      	str	r1, [r4, #0]
 801311e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013122:	bd70      	pop	{r4, r5, r6, pc}
 8013124:	08014c6d 	.word	0x08014c6d
 8013128:	08014cf4 	.word	0x08014cf4

0801312c <__multadd>:
 801312c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013130:	690e      	ldr	r6, [r1, #16]
 8013132:	4607      	mov	r7, r0
 8013134:	4698      	mov	r8, r3
 8013136:	460c      	mov	r4, r1
 8013138:	f101 0014 	add.w	r0, r1, #20
 801313c:	2300      	movs	r3, #0
 801313e:	6805      	ldr	r5, [r0, #0]
 8013140:	b2a9      	uxth	r1, r5
 8013142:	fb02 8101 	mla	r1, r2, r1, r8
 8013146:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801314a:	0c2d      	lsrs	r5, r5, #16
 801314c:	fb02 c505 	mla	r5, r2, r5, ip
 8013150:	b289      	uxth	r1, r1
 8013152:	3301      	adds	r3, #1
 8013154:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8013158:	429e      	cmp	r6, r3
 801315a:	f840 1b04 	str.w	r1, [r0], #4
 801315e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8013162:	dcec      	bgt.n	801313e <__multadd+0x12>
 8013164:	f1b8 0f00 	cmp.w	r8, #0
 8013168:	d022      	beq.n	80131b0 <__multadd+0x84>
 801316a:	68a3      	ldr	r3, [r4, #8]
 801316c:	42b3      	cmp	r3, r6
 801316e:	dc19      	bgt.n	80131a4 <__multadd+0x78>
 8013170:	6861      	ldr	r1, [r4, #4]
 8013172:	4638      	mov	r0, r7
 8013174:	3101      	adds	r1, #1
 8013176:	f7ff ff77 	bl	8013068 <_Balloc>
 801317a:	4605      	mov	r5, r0
 801317c:	b928      	cbnz	r0, 801318a <__multadd+0x5e>
 801317e:	4602      	mov	r2, r0
 8013180:	4b0d      	ldr	r3, [pc, #52]	; (80131b8 <__multadd+0x8c>)
 8013182:	480e      	ldr	r0, [pc, #56]	; (80131bc <__multadd+0x90>)
 8013184:	21b5      	movs	r1, #181	; 0xb5
 8013186:	f000 faed 	bl	8013764 <__assert_func>
 801318a:	6922      	ldr	r2, [r4, #16]
 801318c:	3202      	adds	r2, #2
 801318e:	f104 010c 	add.w	r1, r4, #12
 8013192:	0092      	lsls	r2, r2, #2
 8013194:	300c      	adds	r0, #12
 8013196:	f7fe fb93 	bl	80118c0 <memcpy>
 801319a:	4621      	mov	r1, r4
 801319c:	4638      	mov	r0, r7
 801319e:	f7ff ffa3 	bl	80130e8 <_Bfree>
 80131a2:	462c      	mov	r4, r5
 80131a4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80131a8:	3601      	adds	r6, #1
 80131aa:	f8c3 8014 	str.w	r8, [r3, #20]
 80131ae:	6126      	str	r6, [r4, #16]
 80131b0:	4620      	mov	r0, r4
 80131b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131b6:	bf00      	nop
 80131b8:	08014ce3 	.word	0x08014ce3
 80131bc:	08014cf4 	.word	0x08014cf4

080131c0 <__hi0bits>:
 80131c0:	0c03      	lsrs	r3, r0, #16
 80131c2:	041b      	lsls	r3, r3, #16
 80131c4:	b9d3      	cbnz	r3, 80131fc <__hi0bits+0x3c>
 80131c6:	0400      	lsls	r0, r0, #16
 80131c8:	2310      	movs	r3, #16
 80131ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80131ce:	bf04      	itt	eq
 80131d0:	0200      	lsleq	r0, r0, #8
 80131d2:	3308      	addeq	r3, #8
 80131d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80131d8:	bf04      	itt	eq
 80131da:	0100      	lsleq	r0, r0, #4
 80131dc:	3304      	addeq	r3, #4
 80131de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80131e2:	bf04      	itt	eq
 80131e4:	0080      	lsleq	r0, r0, #2
 80131e6:	3302      	addeq	r3, #2
 80131e8:	2800      	cmp	r0, #0
 80131ea:	db05      	blt.n	80131f8 <__hi0bits+0x38>
 80131ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80131f0:	f103 0301 	add.w	r3, r3, #1
 80131f4:	bf08      	it	eq
 80131f6:	2320      	moveq	r3, #32
 80131f8:	4618      	mov	r0, r3
 80131fa:	4770      	bx	lr
 80131fc:	2300      	movs	r3, #0
 80131fe:	e7e4      	b.n	80131ca <__hi0bits+0xa>

08013200 <__lo0bits>:
 8013200:	6803      	ldr	r3, [r0, #0]
 8013202:	f013 0207 	ands.w	r2, r3, #7
 8013206:	4601      	mov	r1, r0
 8013208:	d00b      	beq.n	8013222 <__lo0bits+0x22>
 801320a:	07da      	lsls	r2, r3, #31
 801320c:	d424      	bmi.n	8013258 <__lo0bits+0x58>
 801320e:	0798      	lsls	r0, r3, #30
 8013210:	bf49      	itett	mi
 8013212:	085b      	lsrmi	r3, r3, #1
 8013214:	089b      	lsrpl	r3, r3, #2
 8013216:	2001      	movmi	r0, #1
 8013218:	600b      	strmi	r3, [r1, #0]
 801321a:	bf5c      	itt	pl
 801321c:	600b      	strpl	r3, [r1, #0]
 801321e:	2002      	movpl	r0, #2
 8013220:	4770      	bx	lr
 8013222:	b298      	uxth	r0, r3
 8013224:	b9b0      	cbnz	r0, 8013254 <__lo0bits+0x54>
 8013226:	0c1b      	lsrs	r3, r3, #16
 8013228:	2010      	movs	r0, #16
 801322a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801322e:	bf04      	itt	eq
 8013230:	0a1b      	lsreq	r3, r3, #8
 8013232:	3008      	addeq	r0, #8
 8013234:	071a      	lsls	r2, r3, #28
 8013236:	bf04      	itt	eq
 8013238:	091b      	lsreq	r3, r3, #4
 801323a:	3004      	addeq	r0, #4
 801323c:	079a      	lsls	r2, r3, #30
 801323e:	bf04      	itt	eq
 8013240:	089b      	lsreq	r3, r3, #2
 8013242:	3002      	addeq	r0, #2
 8013244:	07da      	lsls	r2, r3, #31
 8013246:	d403      	bmi.n	8013250 <__lo0bits+0x50>
 8013248:	085b      	lsrs	r3, r3, #1
 801324a:	f100 0001 	add.w	r0, r0, #1
 801324e:	d005      	beq.n	801325c <__lo0bits+0x5c>
 8013250:	600b      	str	r3, [r1, #0]
 8013252:	4770      	bx	lr
 8013254:	4610      	mov	r0, r2
 8013256:	e7e8      	b.n	801322a <__lo0bits+0x2a>
 8013258:	2000      	movs	r0, #0
 801325a:	4770      	bx	lr
 801325c:	2020      	movs	r0, #32
 801325e:	4770      	bx	lr

08013260 <__i2b>:
 8013260:	b510      	push	{r4, lr}
 8013262:	460c      	mov	r4, r1
 8013264:	2101      	movs	r1, #1
 8013266:	f7ff feff 	bl	8013068 <_Balloc>
 801326a:	4602      	mov	r2, r0
 801326c:	b928      	cbnz	r0, 801327a <__i2b+0x1a>
 801326e:	4b05      	ldr	r3, [pc, #20]	; (8013284 <__i2b+0x24>)
 8013270:	4805      	ldr	r0, [pc, #20]	; (8013288 <__i2b+0x28>)
 8013272:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8013276:	f000 fa75 	bl	8013764 <__assert_func>
 801327a:	2301      	movs	r3, #1
 801327c:	6144      	str	r4, [r0, #20]
 801327e:	6103      	str	r3, [r0, #16]
 8013280:	bd10      	pop	{r4, pc}
 8013282:	bf00      	nop
 8013284:	08014ce3 	.word	0x08014ce3
 8013288:	08014cf4 	.word	0x08014cf4

0801328c <__multiply>:
 801328c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013290:	4614      	mov	r4, r2
 8013292:	690a      	ldr	r2, [r1, #16]
 8013294:	6923      	ldr	r3, [r4, #16]
 8013296:	429a      	cmp	r2, r3
 8013298:	bfb8      	it	lt
 801329a:	460b      	movlt	r3, r1
 801329c:	460d      	mov	r5, r1
 801329e:	bfbc      	itt	lt
 80132a0:	4625      	movlt	r5, r4
 80132a2:	461c      	movlt	r4, r3
 80132a4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80132a8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80132ac:	68ab      	ldr	r3, [r5, #8]
 80132ae:	6869      	ldr	r1, [r5, #4]
 80132b0:	eb0a 0709 	add.w	r7, sl, r9
 80132b4:	42bb      	cmp	r3, r7
 80132b6:	b085      	sub	sp, #20
 80132b8:	bfb8      	it	lt
 80132ba:	3101      	addlt	r1, #1
 80132bc:	f7ff fed4 	bl	8013068 <_Balloc>
 80132c0:	b930      	cbnz	r0, 80132d0 <__multiply+0x44>
 80132c2:	4602      	mov	r2, r0
 80132c4:	4b42      	ldr	r3, [pc, #264]	; (80133d0 <__multiply+0x144>)
 80132c6:	4843      	ldr	r0, [pc, #268]	; (80133d4 <__multiply+0x148>)
 80132c8:	f240 115d 	movw	r1, #349	; 0x15d
 80132cc:	f000 fa4a 	bl	8013764 <__assert_func>
 80132d0:	f100 0614 	add.w	r6, r0, #20
 80132d4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80132d8:	4633      	mov	r3, r6
 80132da:	2200      	movs	r2, #0
 80132dc:	4543      	cmp	r3, r8
 80132de:	d31e      	bcc.n	801331e <__multiply+0x92>
 80132e0:	f105 0c14 	add.w	ip, r5, #20
 80132e4:	f104 0314 	add.w	r3, r4, #20
 80132e8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80132ec:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80132f0:	9202      	str	r2, [sp, #8]
 80132f2:	ebac 0205 	sub.w	r2, ip, r5
 80132f6:	3a15      	subs	r2, #21
 80132f8:	f022 0203 	bic.w	r2, r2, #3
 80132fc:	3204      	adds	r2, #4
 80132fe:	f105 0115 	add.w	r1, r5, #21
 8013302:	458c      	cmp	ip, r1
 8013304:	bf38      	it	cc
 8013306:	2204      	movcc	r2, #4
 8013308:	9201      	str	r2, [sp, #4]
 801330a:	9a02      	ldr	r2, [sp, #8]
 801330c:	9303      	str	r3, [sp, #12]
 801330e:	429a      	cmp	r2, r3
 8013310:	d808      	bhi.n	8013324 <__multiply+0x98>
 8013312:	2f00      	cmp	r7, #0
 8013314:	dc55      	bgt.n	80133c2 <__multiply+0x136>
 8013316:	6107      	str	r7, [r0, #16]
 8013318:	b005      	add	sp, #20
 801331a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801331e:	f843 2b04 	str.w	r2, [r3], #4
 8013322:	e7db      	b.n	80132dc <__multiply+0x50>
 8013324:	f8b3 a000 	ldrh.w	sl, [r3]
 8013328:	f1ba 0f00 	cmp.w	sl, #0
 801332c:	d020      	beq.n	8013370 <__multiply+0xe4>
 801332e:	f105 0e14 	add.w	lr, r5, #20
 8013332:	46b1      	mov	r9, r6
 8013334:	2200      	movs	r2, #0
 8013336:	f85e 4b04 	ldr.w	r4, [lr], #4
 801333a:	f8d9 b000 	ldr.w	fp, [r9]
 801333e:	b2a1      	uxth	r1, r4
 8013340:	fa1f fb8b 	uxth.w	fp, fp
 8013344:	fb0a b101 	mla	r1, sl, r1, fp
 8013348:	4411      	add	r1, r2
 801334a:	f8d9 2000 	ldr.w	r2, [r9]
 801334e:	0c24      	lsrs	r4, r4, #16
 8013350:	0c12      	lsrs	r2, r2, #16
 8013352:	fb0a 2404 	mla	r4, sl, r4, r2
 8013356:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801335a:	b289      	uxth	r1, r1
 801335c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8013360:	45f4      	cmp	ip, lr
 8013362:	f849 1b04 	str.w	r1, [r9], #4
 8013366:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801336a:	d8e4      	bhi.n	8013336 <__multiply+0xaa>
 801336c:	9901      	ldr	r1, [sp, #4]
 801336e:	5072      	str	r2, [r6, r1]
 8013370:	9a03      	ldr	r2, [sp, #12]
 8013372:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013376:	3304      	adds	r3, #4
 8013378:	f1b9 0f00 	cmp.w	r9, #0
 801337c:	d01f      	beq.n	80133be <__multiply+0x132>
 801337e:	6834      	ldr	r4, [r6, #0]
 8013380:	f105 0114 	add.w	r1, r5, #20
 8013384:	46b6      	mov	lr, r6
 8013386:	f04f 0a00 	mov.w	sl, #0
 801338a:	880a      	ldrh	r2, [r1, #0]
 801338c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8013390:	fb09 b202 	mla	r2, r9, r2, fp
 8013394:	4492      	add	sl, r2
 8013396:	b2a4      	uxth	r4, r4
 8013398:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801339c:	f84e 4b04 	str.w	r4, [lr], #4
 80133a0:	f851 4b04 	ldr.w	r4, [r1], #4
 80133a4:	f8be 2000 	ldrh.w	r2, [lr]
 80133a8:	0c24      	lsrs	r4, r4, #16
 80133aa:	fb09 2404 	mla	r4, r9, r4, r2
 80133ae:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80133b2:	458c      	cmp	ip, r1
 80133b4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80133b8:	d8e7      	bhi.n	801338a <__multiply+0xfe>
 80133ba:	9a01      	ldr	r2, [sp, #4]
 80133bc:	50b4      	str	r4, [r6, r2]
 80133be:	3604      	adds	r6, #4
 80133c0:	e7a3      	b.n	801330a <__multiply+0x7e>
 80133c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	d1a5      	bne.n	8013316 <__multiply+0x8a>
 80133ca:	3f01      	subs	r7, #1
 80133cc:	e7a1      	b.n	8013312 <__multiply+0x86>
 80133ce:	bf00      	nop
 80133d0:	08014ce3 	.word	0x08014ce3
 80133d4:	08014cf4 	.word	0x08014cf4

080133d8 <__pow5mult>:
 80133d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80133dc:	4615      	mov	r5, r2
 80133de:	f012 0203 	ands.w	r2, r2, #3
 80133e2:	4606      	mov	r6, r0
 80133e4:	460f      	mov	r7, r1
 80133e6:	d007      	beq.n	80133f8 <__pow5mult+0x20>
 80133e8:	4c25      	ldr	r4, [pc, #148]	; (8013480 <__pow5mult+0xa8>)
 80133ea:	3a01      	subs	r2, #1
 80133ec:	2300      	movs	r3, #0
 80133ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80133f2:	f7ff fe9b 	bl	801312c <__multadd>
 80133f6:	4607      	mov	r7, r0
 80133f8:	10ad      	asrs	r5, r5, #2
 80133fa:	d03d      	beq.n	8013478 <__pow5mult+0xa0>
 80133fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80133fe:	b97c      	cbnz	r4, 8013420 <__pow5mult+0x48>
 8013400:	2010      	movs	r0, #16
 8013402:	f7fe fa4d 	bl	80118a0 <malloc>
 8013406:	4602      	mov	r2, r0
 8013408:	6270      	str	r0, [r6, #36]	; 0x24
 801340a:	b928      	cbnz	r0, 8013418 <__pow5mult+0x40>
 801340c:	4b1d      	ldr	r3, [pc, #116]	; (8013484 <__pow5mult+0xac>)
 801340e:	481e      	ldr	r0, [pc, #120]	; (8013488 <__pow5mult+0xb0>)
 8013410:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8013414:	f000 f9a6 	bl	8013764 <__assert_func>
 8013418:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801341c:	6004      	str	r4, [r0, #0]
 801341e:	60c4      	str	r4, [r0, #12]
 8013420:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013424:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013428:	b94c      	cbnz	r4, 801343e <__pow5mult+0x66>
 801342a:	f240 2171 	movw	r1, #625	; 0x271
 801342e:	4630      	mov	r0, r6
 8013430:	f7ff ff16 	bl	8013260 <__i2b>
 8013434:	2300      	movs	r3, #0
 8013436:	f8c8 0008 	str.w	r0, [r8, #8]
 801343a:	4604      	mov	r4, r0
 801343c:	6003      	str	r3, [r0, #0]
 801343e:	f04f 0900 	mov.w	r9, #0
 8013442:	07eb      	lsls	r3, r5, #31
 8013444:	d50a      	bpl.n	801345c <__pow5mult+0x84>
 8013446:	4639      	mov	r1, r7
 8013448:	4622      	mov	r2, r4
 801344a:	4630      	mov	r0, r6
 801344c:	f7ff ff1e 	bl	801328c <__multiply>
 8013450:	4639      	mov	r1, r7
 8013452:	4680      	mov	r8, r0
 8013454:	4630      	mov	r0, r6
 8013456:	f7ff fe47 	bl	80130e8 <_Bfree>
 801345a:	4647      	mov	r7, r8
 801345c:	106d      	asrs	r5, r5, #1
 801345e:	d00b      	beq.n	8013478 <__pow5mult+0xa0>
 8013460:	6820      	ldr	r0, [r4, #0]
 8013462:	b938      	cbnz	r0, 8013474 <__pow5mult+0x9c>
 8013464:	4622      	mov	r2, r4
 8013466:	4621      	mov	r1, r4
 8013468:	4630      	mov	r0, r6
 801346a:	f7ff ff0f 	bl	801328c <__multiply>
 801346e:	6020      	str	r0, [r4, #0]
 8013470:	f8c0 9000 	str.w	r9, [r0]
 8013474:	4604      	mov	r4, r0
 8013476:	e7e4      	b.n	8013442 <__pow5mult+0x6a>
 8013478:	4638      	mov	r0, r7
 801347a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801347e:	bf00      	nop
 8013480:	08014e48 	.word	0x08014e48
 8013484:	08014c6d 	.word	0x08014c6d
 8013488:	08014cf4 	.word	0x08014cf4

0801348c <__lshift>:
 801348c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013490:	460c      	mov	r4, r1
 8013492:	6849      	ldr	r1, [r1, #4]
 8013494:	6923      	ldr	r3, [r4, #16]
 8013496:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801349a:	68a3      	ldr	r3, [r4, #8]
 801349c:	4607      	mov	r7, r0
 801349e:	4691      	mov	r9, r2
 80134a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80134a4:	f108 0601 	add.w	r6, r8, #1
 80134a8:	42b3      	cmp	r3, r6
 80134aa:	db0b      	blt.n	80134c4 <__lshift+0x38>
 80134ac:	4638      	mov	r0, r7
 80134ae:	f7ff fddb 	bl	8013068 <_Balloc>
 80134b2:	4605      	mov	r5, r0
 80134b4:	b948      	cbnz	r0, 80134ca <__lshift+0x3e>
 80134b6:	4602      	mov	r2, r0
 80134b8:	4b28      	ldr	r3, [pc, #160]	; (801355c <__lshift+0xd0>)
 80134ba:	4829      	ldr	r0, [pc, #164]	; (8013560 <__lshift+0xd4>)
 80134bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80134c0:	f000 f950 	bl	8013764 <__assert_func>
 80134c4:	3101      	adds	r1, #1
 80134c6:	005b      	lsls	r3, r3, #1
 80134c8:	e7ee      	b.n	80134a8 <__lshift+0x1c>
 80134ca:	2300      	movs	r3, #0
 80134cc:	f100 0114 	add.w	r1, r0, #20
 80134d0:	f100 0210 	add.w	r2, r0, #16
 80134d4:	4618      	mov	r0, r3
 80134d6:	4553      	cmp	r3, sl
 80134d8:	db33      	blt.n	8013542 <__lshift+0xb6>
 80134da:	6920      	ldr	r0, [r4, #16]
 80134dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80134e0:	f104 0314 	add.w	r3, r4, #20
 80134e4:	f019 091f 	ands.w	r9, r9, #31
 80134e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80134ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80134f0:	d02b      	beq.n	801354a <__lshift+0xbe>
 80134f2:	f1c9 0e20 	rsb	lr, r9, #32
 80134f6:	468a      	mov	sl, r1
 80134f8:	2200      	movs	r2, #0
 80134fa:	6818      	ldr	r0, [r3, #0]
 80134fc:	fa00 f009 	lsl.w	r0, r0, r9
 8013500:	4302      	orrs	r2, r0
 8013502:	f84a 2b04 	str.w	r2, [sl], #4
 8013506:	f853 2b04 	ldr.w	r2, [r3], #4
 801350a:	459c      	cmp	ip, r3
 801350c:	fa22 f20e 	lsr.w	r2, r2, lr
 8013510:	d8f3      	bhi.n	80134fa <__lshift+0x6e>
 8013512:	ebac 0304 	sub.w	r3, ip, r4
 8013516:	3b15      	subs	r3, #21
 8013518:	f023 0303 	bic.w	r3, r3, #3
 801351c:	3304      	adds	r3, #4
 801351e:	f104 0015 	add.w	r0, r4, #21
 8013522:	4584      	cmp	ip, r0
 8013524:	bf38      	it	cc
 8013526:	2304      	movcc	r3, #4
 8013528:	50ca      	str	r2, [r1, r3]
 801352a:	b10a      	cbz	r2, 8013530 <__lshift+0xa4>
 801352c:	f108 0602 	add.w	r6, r8, #2
 8013530:	3e01      	subs	r6, #1
 8013532:	4638      	mov	r0, r7
 8013534:	612e      	str	r6, [r5, #16]
 8013536:	4621      	mov	r1, r4
 8013538:	f7ff fdd6 	bl	80130e8 <_Bfree>
 801353c:	4628      	mov	r0, r5
 801353e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013542:	f842 0f04 	str.w	r0, [r2, #4]!
 8013546:	3301      	adds	r3, #1
 8013548:	e7c5      	b.n	80134d6 <__lshift+0x4a>
 801354a:	3904      	subs	r1, #4
 801354c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013550:	f841 2f04 	str.w	r2, [r1, #4]!
 8013554:	459c      	cmp	ip, r3
 8013556:	d8f9      	bhi.n	801354c <__lshift+0xc0>
 8013558:	e7ea      	b.n	8013530 <__lshift+0xa4>
 801355a:	bf00      	nop
 801355c:	08014ce3 	.word	0x08014ce3
 8013560:	08014cf4 	.word	0x08014cf4

08013564 <__mcmp>:
 8013564:	b530      	push	{r4, r5, lr}
 8013566:	6902      	ldr	r2, [r0, #16]
 8013568:	690c      	ldr	r4, [r1, #16]
 801356a:	1b12      	subs	r2, r2, r4
 801356c:	d10e      	bne.n	801358c <__mcmp+0x28>
 801356e:	f100 0314 	add.w	r3, r0, #20
 8013572:	3114      	adds	r1, #20
 8013574:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013578:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801357c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013580:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013584:	42a5      	cmp	r5, r4
 8013586:	d003      	beq.n	8013590 <__mcmp+0x2c>
 8013588:	d305      	bcc.n	8013596 <__mcmp+0x32>
 801358a:	2201      	movs	r2, #1
 801358c:	4610      	mov	r0, r2
 801358e:	bd30      	pop	{r4, r5, pc}
 8013590:	4283      	cmp	r3, r0
 8013592:	d3f3      	bcc.n	801357c <__mcmp+0x18>
 8013594:	e7fa      	b.n	801358c <__mcmp+0x28>
 8013596:	f04f 32ff 	mov.w	r2, #4294967295
 801359a:	e7f7      	b.n	801358c <__mcmp+0x28>

0801359c <__mdiff>:
 801359c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80135a0:	460c      	mov	r4, r1
 80135a2:	4606      	mov	r6, r0
 80135a4:	4611      	mov	r1, r2
 80135a6:	4620      	mov	r0, r4
 80135a8:	4617      	mov	r7, r2
 80135aa:	f7ff ffdb 	bl	8013564 <__mcmp>
 80135ae:	1e05      	subs	r5, r0, #0
 80135b0:	d110      	bne.n	80135d4 <__mdiff+0x38>
 80135b2:	4629      	mov	r1, r5
 80135b4:	4630      	mov	r0, r6
 80135b6:	f7ff fd57 	bl	8013068 <_Balloc>
 80135ba:	b930      	cbnz	r0, 80135ca <__mdiff+0x2e>
 80135bc:	4b39      	ldr	r3, [pc, #228]	; (80136a4 <__mdiff+0x108>)
 80135be:	4602      	mov	r2, r0
 80135c0:	f240 2132 	movw	r1, #562	; 0x232
 80135c4:	4838      	ldr	r0, [pc, #224]	; (80136a8 <__mdiff+0x10c>)
 80135c6:	f000 f8cd 	bl	8013764 <__assert_func>
 80135ca:	2301      	movs	r3, #1
 80135cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80135d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135d4:	bfa4      	itt	ge
 80135d6:	463b      	movge	r3, r7
 80135d8:	4627      	movge	r7, r4
 80135da:	4630      	mov	r0, r6
 80135dc:	6879      	ldr	r1, [r7, #4]
 80135de:	bfa6      	itte	ge
 80135e0:	461c      	movge	r4, r3
 80135e2:	2500      	movge	r5, #0
 80135e4:	2501      	movlt	r5, #1
 80135e6:	f7ff fd3f 	bl	8013068 <_Balloc>
 80135ea:	b920      	cbnz	r0, 80135f6 <__mdiff+0x5a>
 80135ec:	4b2d      	ldr	r3, [pc, #180]	; (80136a4 <__mdiff+0x108>)
 80135ee:	4602      	mov	r2, r0
 80135f0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80135f4:	e7e6      	b.n	80135c4 <__mdiff+0x28>
 80135f6:	693e      	ldr	r6, [r7, #16]
 80135f8:	60c5      	str	r5, [r0, #12]
 80135fa:	6925      	ldr	r5, [r4, #16]
 80135fc:	f107 0114 	add.w	r1, r7, #20
 8013600:	f104 0914 	add.w	r9, r4, #20
 8013604:	f100 0e14 	add.w	lr, r0, #20
 8013608:	f107 0210 	add.w	r2, r7, #16
 801360c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8013610:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8013614:	46f2      	mov	sl, lr
 8013616:	2700      	movs	r7, #0
 8013618:	f859 3b04 	ldr.w	r3, [r9], #4
 801361c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013620:	fa1f f883 	uxth.w	r8, r3
 8013624:	fa17 f78b 	uxtah	r7, r7, fp
 8013628:	0c1b      	lsrs	r3, r3, #16
 801362a:	eba7 0808 	sub.w	r8, r7, r8
 801362e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013632:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013636:	fa1f f888 	uxth.w	r8, r8
 801363a:	141f      	asrs	r7, r3, #16
 801363c:	454d      	cmp	r5, r9
 801363e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013642:	f84a 3b04 	str.w	r3, [sl], #4
 8013646:	d8e7      	bhi.n	8013618 <__mdiff+0x7c>
 8013648:	1b2b      	subs	r3, r5, r4
 801364a:	3b15      	subs	r3, #21
 801364c:	f023 0303 	bic.w	r3, r3, #3
 8013650:	3304      	adds	r3, #4
 8013652:	3415      	adds	r4, #21
 8013654:	42a5      	cmp	r5, r4
 8013656:	bf38      	it	cc
 8013658:	2304      	movcc	r3, #4
 801365a:	4419      	add	r1, r3
 801365c:	4473      	add	r3, lr
 801365e:	469e      	mov	lr, r3
 8013660:	460d      	mov	r5, r1
 8013662:	4565      	cmp	r5, ip
 8013664:	d30e      	bcc.n	8013684 <__mdiff+0xe8>
 8013666:	f10c 0203 	add.w	r2, ip, #3
 801366a:	1a52      	subs	r2, r2, r1
 801366c:	f022 0203 	bic.w	r2, r2, #3
 8013670:	3903      	subs	r1, #3
 8013672:	458c      	cmp	ip, r1
 8013674:	bf38      	it	cc
 8013676:	2200      	movcc	r2, #0
 8013678:	441a      	add	r2, r3
 801367a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801367e:	b17b      	cbz	r3, 80136a0 <__mdiff+0x104>
 8013680:	6106      	str	r6, [r0, #16]
 8013682:	e7a5      	b.n	80135d0 <__mdiff+0x34>
 8013684:	f855 8b04 	ldr.w	r8, [r5], #4
 8013688:	fa17 f488 	uxtah	r4, r7, r8
 801368c:	1422      	asrs	r2, r4, #16
 801368e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8013692:	b2a4      	uxth	r4, r4
 8013694:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8013698:	f84e 4b04 	str.w	r4, [lr], #4
 801369c:	1417      	asrs	r7, r2, #16
 801369e:	e7e0      	b.n	8013662 <__mdiff+0xc6>
 80136a0:	3e01      	subs	r6, #1
 80136a2:	e7ea      	b.n	801367a <__mdiff+0xde>
 80136a4:	08014ce3 	.word	0x08014ce3
 80136a8:	08014cf4 	.word	0x08014cf4

080136ac <__d2b>:
 80136ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80136b0:	4689      	mov	r9, r1
 80136b2:	2101      	movs	r1, #1
 80136b4:	ec57 6b10 	vmov	r6, r7, d0
 80136b8:	4690      	mov	r8, r2
 80136ba:	f7ff fcd5 	bl	8013068 <_Balloc>
 80136be:	4604      	mov	r4, r0
 80136c0:	b930      	cbnz	r0, 80136d0 <__d2b+0x24>
 80136c2:	4602      	mov	r2, r0
 80136c4:	4b25      	ldr	r3, [pc, #148]	; (801375c <__d2b+0xb0>)
 80136c6:	4826      	ldr	r0, [pc, #152]	; (8013760 <__d2b+0xb4>)
 80136c8:	f240 310a 	movw	r1, #778	; 0x30a
 80136cc:	f000 f84a 	bl	8013764 <__assert_func>
 80136d0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80136d4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80136d8:	bb35      	cbnz	r5, 8013728 <__d2b+0x7c>
 80136da:	2e00      	cmp	r6, #0
 80136dc:	9301      	str	r3, [sp, #4]
 80136de:	d028      	beq.n	8013732 <__d2b+0x86>
 80136e0:	4668      	mov	r0, sp
 80136e2:	9600      	str	r6, [sp, #0]
 80136e4:	f7ff fd8c 	bl	8013200 <__lo0bits>
 80136e8:	9900      	ldr	r1, [sp, #0]
 80136ea:	b300      	cbz	r0, 801372e <__d2b+0x82>
 80136ec:	9a01      	ldr	r2, [sp, #4]
 80136ee:	f1c0 0320 	rsb	r3, r0, #32
 80136f2:	fa02 f303 	lsl.w	r3, r2, r3
 80136f6:	430b      	orrs	r3, r1
 80136f8:	40c2      	lsrs	r2, r0
 80136fa:	6163      	str	r3, [r4, #20]
 80136fc:	9201      	str	r2, [sp, #4]
 80136fe:	9b01      	ldr	r3, [sp, #4]
 8013700:	61a3      	str	r3, [r4, #24]
 8013702:	2b00      	cmp	r3, #0
 8013704:	bf14      	ite	ne
 8013706:	2202      	movne	r2, #2
 8013708:	2201      	moveq	r2, #1
 801370a:	6122      	str	r2, [r4, #16]
 801370c:	b1d5      	cbz	r5, 8013744 <__d2b+0x98>
 801370e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013712:	4405      	add	r5, r0
 8013714:	f8c9 5000 	str.w	r5, [r9]
 8013718:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801371c:	f8c8 0000 	str.w	r0, [r8]
 8013720:	4620      	mov	r0, r4
 8013722:	b003      	add	sp, #12
 8013724:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013728:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801372c:	e7d5      	b.n	80136da <__d2b+0x2e>
 801372e:	6161      	str	r1, [r4, #20]
 8013730:	e7e5      	b.n	80136fe <__d2b+0x52>
 8013732:	a801      	add	r0, sp, #4
 8013734:	f7ff fd64 	bl	8013200 <__lo0bits>
 8013738:	9b01      	ldr	r3, [sp, #4]
 801373a:	6163      	str	r3, [r4, #20]
 801373c:	2201      	movs	r2, #1
 801373e:	6122      	str	r2, [r4, #16]
 8013740:	3020      	adds	r0, #32
 8013742:	e7e3      	b.n	801370c <__d2b+0x60>
 8013744:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013748:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801374c:	f8c9 0000 	str.w	r0, [r9]
 8013750:	6918      	ldr	r0, [r3, #16]
 8013752:	f7ff fd35 	bl	80131c0 <__hi0bits>
 8013756:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801375a:	e7df      	b.n	801371c <__d2b+0x70>
 801375c:	08014ce3 	.word	0x08014ce3
 8013760:	08014cf4 	.word	0x08014cf4

08013764 <__assert_func>:
 8013764:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013766:	4614      	mov	r4, r2
 8013768:	461a      	mov	r2, r3
 801376a:	4b09      	ldr	r3, [pc, #36]	; (8013790 <__assert_func+0x2c>)
 801376c:	681b      	ldr	r3, [r3, #0]
 801376e:	4605      	mov	r5, r0
 8013770:	68d8      	ldr	r0, [r3, #12]
 8013772:	b14c      	cbz	r4, 8013788 <__assert_func+0x24>
 8013774:	4b07      	ldr	r3, [pc, #28]	; (8013794 <__assert_func+0x30>)
 8013776:	9100      	str	r1, [sp, #0]
 8013778:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801377c:	4906      	ldr	r1, [pc, #24]	; (8013798 <__assert_func+0x34>)
 801377e:	462b      	mov	r3, r5
 8013780:	f000 f80e 	bl	80137a0 <fiprintf>
 8013784:	f000 fa5a 	bl	8013c3c <abort>
 8013788:	4b04      	ldr	r3, [pc, #16]	; (801379c <__assert_func+0x38>)
 801378a:	461c      	mov	r4, r3
 801378c:	e7f3      	b.n	8013776 <__assert_func+0x12>
 801378e:	bf00      	nop
 8013790:	200003f8 	.word	0x200003f8
 8013794:	08014e54 	.word	0x08014e54
 8013798:	08014e61 	.word	0x08014e61
 801379c:	08014e8f 	.word	0x08014e8f

080137a0 <fiprintf>:
 80137a0:	b40e      	push	{r1, r2, r3}
 80137a2:	b503      	push	{r0, r1, lr}
 80137a4:	4601      	mov	r1, r0
 80137a6:	ab03      	add	r3, sp, #12
 80137a8:	4805      	ldr	r0, [pc, #20]	; (80137c0 <fiprintf+0x20>)
 80137aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80137ae:	6800      	ldr	r0, [r0, #0]
 80137b0:	9301      	str	r3, [sp, #4]
 80137b2:	f000 f845 	bl	8013840 <_vfiprintf_r>
 80137b6:	b002      	add	sp, #8
 80137b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80137bc:	b003      	add	sp, #12
 80137be:	4770      	bx	lr
 80137c0:	200003f8 	.word	0x200003f8

080137c4 <__retarget_lock_init_recursive>:
 80137c4:	4770      	bx	lr

080137c6 <__retarget_lock_acquire_recursive>:
 80137c6:	4770      	bx	lr

080137c8 <__retarget_lock_release_recursive>:
 80137c8:	4770      	bx	lr

080137ca <__ascii_mbtowc>:
 80137ca:	b082      	sub	sp, #8
 80137cc:	b901      	cbnz	r1, 80137d0 <__ascii_mbtowc+0x6>
 80137ce:	a901      	add	r1, sp, #4
 80137d0:	b142      	cbz	r2, 80137e4 <__ascii_mbtowc+0x1a>
 80137d2:	b14b      	cbz	r3, 80137e8 <__ascii_mbtowc+0x1e>
 80137d4:	7813      	ldrb	r3, [r2, #0]
 80137d6:	600b      	str	r3, [r1, #0]
 80137d8:	7812      	ldrb	r2, [r2, #0]
 80137da:	1e10      	subs	r0, r2, #0
 80137dc:	bf18      	it	ne
 80137de:	2001      	movne	r0, #1
 80137e0:	b002      	add	sp, #8
 80137e2:	4770      	bx	lr
 80137e4:	4610      	mov	r0, r2
 80137e6:	e7fb      	b.n	80137e0 <__ascii_mbtowc+0x16>
 80137e8:	f06f 0001 	mvn.w	r0, #1
 80137ec:	e7f8      	b.n	80137e0 <__ascii_mbtowc+0x16>

080137ee <__sfputc_r>:
 80137ee:	6893      	ldr	r3, [r2, #8]
 80137f0:	3b01      	subs	r3, #1
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	b410      	push	{r4}
 80137f6:	6093      	str	r3, [r2, #8]
 80137f8:	da08      	bge.n	801380c <__sfputc_r+0x1e>
 80137fa:	6994      	ldr	r4, [r2, #24]
 80137fc:	42a3      	cmp	r3, r4
 80137fe:	db01      	blt.n	8013804 <__sfputc_r+0x16>
 8013800:	290a      	cmp	r1, #10
 8013802:	d103      	bne.n	801380c <__sfputc_r+0x1e>
 8013804:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013808:	f000 b94a 	b.w	8013aa0 <__swbuf_r>
 801380c:	6813      	ldr	r3, [r2, #0]
 801380e:	1c58      	adds	r0, r3, #1
 8013810:	6010      	str	r0, [r2, #0]
 8013812:	7019      	strb	r1, [r3, #0]
 8013814:	4608      	mov	r0, r1
 8013816:	f85d 4b04 	ldr.w	r4, [sp], #4
 801381a:	4770      	bx	lr

0801381c <__sfputs_r>:
 801381c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801381e:	4606      	mov	r6, r0
 8013820:	460f      	mov	r7, r1
 8013822:	4614      	mov	r4, r2
 8013824:	18d5      	adds	r5, r2, r3
 8013826:	42ac      	cmp	r4, r5
 8013828:	d101      	bne.n	801382e <__sfputs_r+0x12>
 801382a:	2000      	movs	r0, #0
 801382c:	e007      	b.n	801383e <__sfputs_r+0x22>
 801382e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013832:	463a      	mov	r2, r7
 8013834:	4630      	mov	r0, r6
 8013836:	f7ff ffda 	bl	80137ee <__sfputc_r>
 801383a:	1c43      	adds	r3, r0, #1
 801383c:	d1f3      	bne.n	8013826 <__sfputs_r+0xa>
 801383e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013840 <_vfiprintf_r>:
 8013840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013844:	460d      	mov	r5, r1
 8013846:	b09d      	sub	sp, #116	; 0x74
 8013848:	4614      	mov	r4, r2
 801384a:	4698      	mov	r8, r3
 801384c:	4606      	mov	r6, r0
 801384e:	b118      	cbz	r0, 8013858 <_vfiprintf_r+0x18>
 8013850:	6983      	ldr	r3, [r0, #24]
 8013852:	b90b      	cbnz	r3, 8013858 <_vfiprintf_r+0x18>
 8013854:	f000 fb14 	bl	8013e80 <__sinit>
 8013858:	4b89      	ldr	r3, [pc, #548]	; (8013a80 <_vfiprintf_r+0x240>)
 801385a:	429d      	cmp	r5, r3
 801385c:	d11b      	bne.n	8013896 <_vfiprintf_r+0x56>
 801385e:	6875      	ldr	r5, [r6, #4]
 8013860:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013862:	07d9      	lsls	r1, r3, #31
 8013864:	d405      	bmi.n	8013872 <_vfiprintf_r+0x32>
 8013866:	89ab      	ldrh	r3, [r5, #12]
 8013868:	059a      	lsls	r2, r3, #22
 801386a:	d402      	bmi.n	8013872 <_vfiprintf_r+0x32>
 801386c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801386e:	f7ff ffaa 	bl	80137c6 <__retarget_lock_acquire_recursive>
 8013872:	89ab      	ldrh	r3, [r5, #12]
 8013874:	071b      	lsls	r3, r3, #28
 8013876:	d501      	bpl.n	801387c <_vfiprintf_r+0x3c>
 8013878:	692b      	ldr	r3, [r5, #16]
 801387a:	b9eb      	cbnz	r3, 80138b8 <_vfiprintf_r+0x78>
 801387c:	4629      	mov	r1, r5
 801387e:	4630      	mov	r0, r6
 8013880:	f000 f96e 	bl	8013b60 <__swsetup_r>
 8013884:	b1c0      	cbz	r0, 80138b8 <_vfiprintf_r+0x78>
 8013886:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013888:	07dc      	lsls	r4, r3, #31
 801388a:	d50e      	bpl.n	80138aa <_vfiprintf_r+0x6a>
 801388c:	f04f 30ff 	mov.w	r0, #4294967295
 8013890:	b01d      	add	sp, #116	; 0x74
 8013892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013896:	4b7b      	ldr	r3, [pc, #492]	; (8013a84 <_vfiprintf_r+0x244>)
 8013898:	429d      	cmp	r5, r3
 801389a:	d101      	bne.n	80138a0 <_vfiprintf_r+0x60>
 801389c:	68b5      	ldr	r5, [r6, #8]
 801389e:	e7df      	b.n	8013860 <_vfiprintf_r+0x20>
 80138a0:	4b79      	ldr	r3, [pc, #484]	; (8013a88 <_vfiprintf_r+0x248>)
 80138a2:	429d      	cmp	r5, r3
 80138a4:	bf08      	it	eq
 80138a6:	68f5      	ldreq	r5, [r6, #12]
 80138a8:	e7da      	b.n	8013860 <_vfiprintf_r+0x20>
 80138aa:	89ab      	ldrh	r3, [r5, #12]
 80138ac:	0598      	lsls	r0, r3, #22
 80138ae:	d4ed      	bmi.n	801388c <_vfiprintf_r+0x4c>
 80138b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80138b2:	f7ff ff89 	bl	80137c8 <__retarget_lock_release_recursive>
 80138b6:	e7e9      	b.n	801388c <_vfiprintf_r+0x4c>
 80138b8:	2300      	movs	r3, #0
 80138ba:	9309      	str	r3, [sp, #36]	; 0x24
 80138bc:	2320      	movs	r3, #32
 80138be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80138c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80138c6:	2330      	movs	r3, #48	; 0x30
 80138c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013a8c <_vfiprintf_r+0x24c>
 80138cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80138d0:	f04f 0901 	mov.w	r9, #1
 80138d4:	4623      	mov	r3, r4
 80138d6:	469a      	mov	sl, r3
 80138d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80138dc:	b10a      	cbz	r2, 80138e2 <_vfiprintf_r+0xa2>
 80138de:	2a25      	cmp	r2, #37	; 0x25
 80138e0:	d1f9      	bne.n	80138d6 <_vfiprintf_r+0x96>
 80138e2:	ebba 0b04 	subs.w	fp, sl, r4
 80138e6:	d00b      	beq.n	8013900 <_vfiprintf_r+0xc0>
 80138e8:	465b      	mov	r3, fp
 80138ea:	4622      	mov	r2, r4
 80138ec:	4629      	mov	r1, r5
 80138ee:	4630      	mov	r0, r6
 80138f0:	f7ff ff94 	bl	801381c <__sfputs_r>
 80138f4:	3001      	adds	r0, #1
 80138f6:	f000 80aa 	beq.w	8013a4e <_vfiprintf_r+0x20e>
 80138fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80138fc:	445a      	add	r2, fp
 80138fe:	9209      	str	r2, [sp, #36]	; 0x24
 8013900:	f89a 3000 	ldrb.w	r3, [sl]
 8013904:	2b00      	cmp	r3, #0
 8013906:	f000 80a2 	beq.w	8013a4e <_vfiprintf_r+0x20e>
 801390a:	2300      	movs	r3, #0
 801390c:	f04f 32ff 	mov.w	r2, #4294967295
 8013910:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013914:	f10a 0a01 	add.w	sl, sl, #1
 8013918:	9304      	str	r3, [sp, #16]
 801391a:	9307      	str	r3, [sp, #28]
 801391c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013920:	931a      	str	r3, [sp, #104]	; 0x68
 8013922:	4654      	mov	r4, sl
 8013924:	2205      	movs	r2, #5
 8013926:	f814 1b01 	ldrb.w	r1, [r4], #1
 801392a:	4858      	ldr	r0, [pc, #352]	; (8013a8c <_vfiprintf_r+0x24c>)
 801392c:	f7ec fc58 	bl	80001e0 <memchr>
 8013930:	9a04      	ldr	r2, [sp, #16]
 8013932:	b9d8      	cbnz	r0, 801396c <_vfiprintf_r+0x12c>
 8013934:	06d1      	lsls	r1, r2, #27
 8013936:	bf44      	itt	mi
 8013938:	2320      	movmi	r3, #32
 801393a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801393e:	0713      	lsls	r3, r2, #28
 8013940:	bf44      	itt	mi
 8013942:	232b      	movmi	r3, #43	; 0x2b
 8013944:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013948:	f89a 3000 	ldrb.w	r3, [sl]
 801394c:	2b2a      	cmp	r3, #42	; 0x2a
 801394e:	d015      	beq.n	801397c <_vfiprintf_r+0x13c>
 8013950:	9a07      	ldr	r2, [sp, #28]
 8013952:	4654      	mov	r4, sl
 8013954:	2000      	movs	r0, #0
 8013956:	f04f 0c0a 	mov.w	ip, #10
 801395a:	4621      	mov	r1, r4
 801395c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013960:	3b30      	subs	r3, #48	; 0x30
 8013962:	2b09      	cmp	r3, #9
 8013964:	d94e      	bls.n	8013a04 <_vfiprintf_r+0x1c4>
 8013966:	b1b0      	cbz	r0, 8013996 <_vfiprintf_r+0x156>
 8013968:	9207      	str	r2, [sp, #28]
 801396a:	e014      	b.n	8013996 <_vfiprintf_r+0x156>
 801396c:	eba0 0308 	sub.w	r3, r0, r8
 8013970:	fa09 f303 	lsl.w	r3, r9, r3
 8013974:	4313      	orrs	r3, r2
 8013976:	9304      	str	r3, [sp, #16]
 8013978:	46a2      	mov	sl, r4
 801397a:	e7d2      	b.n	8013922 <_vfiprintf_r+0xe2>
 801397c:	9b03      	ldr	r3, [sp, #12]
 801397e:	1d19      	adds	r1, r3, #4
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	9103      	str	r1, [sp, #12]
 8013984:	2b00      	cmp	r3, #0
 8013986:	bfbb      	ittet	lt
 8013988:	425b      	neglt	r3, r3
 801398a:	f042 0202 	orrlt.w	r2, r2, #2
 801398e:	9307      	strge	r3, [sp, #28]
 8013990:	9307      	strlt	r3, [sp, #28]
 8013992:	bfb8      	it	lt
 8013994:	9204      	strlt	r2, [sp, #16]
 8013996:	7823      	ldrb	r3, [r4, #0]
 8013998:	2b2e      	cmp	r3, #46	; 0x2e
 801399a:	d10c      	bne.n	80139b6 <_vfiprintf_r+0x176>
 801399c:	7863      	ldrb	r3, [r4, #1]
 801399e:	2b2a      	cmp	r3, #42	; 0x2a
 80139a0:	d135      	bne.n	8013a0e <_vfiprintf_r+0x1ce>
 80139a2:	9b03      	ldr	r3, [sp, #12]
 80139a4:	1d1a      	adds	r2, r3, #4
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	9203      	str	r2, [sp, #12]
 80139aa:	2b00      	cmp	r3, #0
 80139ac:	bfb8      	it	lt
 80139ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80139b2:	3402      	adds	r4, #2
 80139b4:	9305      	str	r3, [sp, #20]
 80139b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013a9c <_vfiprintf_r+0x25c>
 80139ba:	7821      	ldrb	r1, [r4, #0]
 80139bc:	2203      	movs	r2, #3
 80139be:	4650      	mov	r0, sl
 80139c0:	f7ec fc0e 	bl	80001e0 <memchr>
 80139c4:	b140      	cbz	r0, 80139d8 <_vfiprintf_r+0x198>
 80139c6:	2340      	movs	r3, #64	; 0x40
 80139c8:	eba0 000a 	sub.w	r0, r0, sl
 80139cc:	fa03 f000 	lsl.w	r0, r3, r0
 80139d0:	9b04      	ldr	r3, [sp, #16]
 80139d2:	4303      	orrs	r3, r0
 80139d4:	3401      	adds	r4, #1
 80139d6:	9304      	str	r3, [sp, #16]
 80139d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80139dc:	482c      	ldr	r0, [pc, #176]	; (8013a90 <_vfiprintf_r+0x250>)
 80139de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80139e2:	2206      	movs	r2, #6
 80139e4:	f7ec fbfc 	bl	80001e0 <memchr>
 80139e8:	2800      	cmp	r0, #0
 80139ea:	d03f      	beq.n	8013a6c <_vfiprintf_r+0x22c>
 80139ec:	4b29      	ldr	r3, [pc, #164]	; (8013a94 <_vfiprintf_r+0x254>)
 80139ee:	bb1b      	cbnz	r3, 8013a38 <_vfiprintf_r+0x1f8>
 80139f0:	9b03      	ldr	r3, [sp, #12]
 80139f2:	3307      	adds	r3, #7
 80139f4:	f023 0307 	bic.w	r3, r3, #7
 80139f8:	3308      	adds	r3, #8
 80139fa:	9303      	str	r3, [sp, #12]
 80139fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80139fe:	443b      	add	r3, r7
 8013a00:	9309      	str	r3, [sp, #36]	; 0x24
 8013a02:	e767      	b.n	80138d4 <_vfiprintf_r+0x94>
 8013a04:	fb0c 3202 	mla	r2, ip, r2, r3
 8013a08:	460c      	mov	r4, r1
 8013a0a:	2001      	movs	r0, #1
 8013a0c:	e7a5      	b.n	801395a <_vfiprintf_r+0x11a>
 8013a0e:	2300      	movs	r3, #0
 8013a10:	3401      	adds	r4, #1
 8013a12:	9305      	str	r3, [sp, #20]
 8013a14:	4619      	mov	r1, r3
 8013a16:	f04f 0c0a 	mov.w	ip, #10
 8013a1a:	4620      	mov	r0, r4
 8013a1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013a20:	3a30      	subs	r2, #48	; 0x30
 8013a22:	2a09      	cmp	r2, #9
 8013a24:	d903      	bls.n	8013a2e <_vfiprintf_r+0x1ee>
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	d0c5      	beq.n	80139b6 <_vfiprintf_r+0x176>
 8013a2a:	9105      	str	r1, [sp, #20]
 8013a2c:	e7c3      	b.n	80139b6 <_vfiprintf_r+0x176>
 8013a2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8013a32:	4604      	mov	r4, r0
 8013a34:	2301      	movs	r3, #1
 8013a36:	e7f0      	b.n	8013a1a <_vfiprintf_r+0x1da>
 8013a38:	ab03      	add	r3, sp, #12
 8013a3a:	9300      	str	r3, [sp, #0]
 8013a3c:	462a      	mov	r2, r5
 8013a3e:	4b16      	ldr	r3, [pc, #88]	; (8013a98 <_vfiprintf_r+0x258>)
 8013a40:	a904      	add	r1, sp, #16
 8013a42:	4630      	mov	r0, r6
 8013a44:	f7fe f8ac 	bl	8011ba0 <_printf_float>
 8013a48:	4607      	mov	r7, r0
 8013a4a:	1c78      	adds	r0, r7, #1
 8013a4c:	d1d6      	bne.n	80139fc <_vfiprintf_r+0x1bc>
 8013a4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013a50:	07d9      	lsls	r1, r3, #31
 8013a52:	d405      	bmi.n	8013a60 <_vfiprintf_r+0x220>
 8013a54:	89ab      	ldrh	r3, [r5, #12]
 8013a56:	059a      	lsls	r2, r3, #22
 8013a58:	d402      	bmi.n	8013a60 <_vfiprintf_r+0x220>
 8013a5a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013a5c:	f7ff feb4 	bl	80137c8 <__retarget_lock_release_recursive>
 8013a60:	89ab      	ldrh	r3, [r5, #12]
 8013a62:	065b      	lsls	r3, r3, #25
 8013a64:	f53f af12 	bmi.w	801388c <_vfiprintf_r+0x4c>
 8013a68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013a6a:	e711      	b.n	8013890 <_vfiprintf_r+0x50>
 8013a6c:	ab03      	add	r3, sp, #12
 8013a6e:	9300      	str	r3, [sp, #0]
 8013a70:	462a      	mov	r2, r5
 8013a72:	4b09      	ldr	r3, [pc, #36]	; (8013a98 <_vfiprintf_r+0x258>)
 8013a74:	a904      	add	r1, sp, #16
 8013a76:	4630      	mov	r0, r6
 8013a78:	f7fe fb36 	bl	80120e8 <_printf_i>
 8013a7c:	e7e4      	b.n	8013a48 <_vfiprintf_r+0x208>
 8013a7e:	bf00      	nop
 8013a80:	08014fcc 	.word	0x08014fcc
 8013a84:	08014fec 	.word	0x08014fec
 8013a88:	08014fac 	.word	0x08014fac
 8013a8c:	08014e9a 	.word	0x08014e9a
 8013a90:	08014ea4 	.word	0x08014ea4
 8013a94:	08011ba1 	.word	0x08011ba1
 8013a98:	0801381d 	.word	0x0801381d
 8013a9c:	08014ea0 	.word	0x08014ea0

08013aa0 <__swbuf_r>:
 8013aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013aa2:	460e      	mov	r6, r1
 8013aa4:	4614      	mov	r4, r2
 8013aa6:	4605      	mov	r5, r0
 8013aa8:	b118      	cbz	r0, 8013ab2 <__swbuf_r+0x12>
 8013aaa:	6983      	ldr	r3, [r0, #24]
 8013aac:	b90b      	cbnz	r3, 8013ab2 <__swbuf_r+0x12>
 8013aae:	f000 f9e7 	bl	8013e80 <__sinit>
 8013ab2:	4b21      	ldr	r3, [pc, #132]	; (8013b38 <__swbuf_r+0x98>)
 8013ab4:	429c      	cmp	r4, r3
 8013ab6:	d12b      	bne.n	8013b10 <__swbuf_r+0x70>
 8013ab8:	686c      	ldr	r4, [r5, #4]
 8013aba:	69a3      	ldr	r3, [r4, #24]
 8013abc:	60a3      	str	r3, [r4, #8]
 8013abe:	89a3      	ldrh	r3, [r4, #12]
 8013ac0:	071a      	lsls	r2, r3, #28
 8013ac2:	d52f      	bpl.n	8013b24 <__swbuf_r+0x84>
 8013ac4:	6923      	ldr	r3, [r4, #16]
 8013ac6:	b36b      	cbz	r3, 8013b24 <__swbuf_r+0x84>
 8013ac8:	6923      	ldr	r3, [r4, #16]
 8013aca:	6820      	ldr	r0, [r4, #0]
 8013acc:	1ac0      	subs	r0, r0, r3
 8013ace:	6963      	ldr	r3, [r4, #20]
 8013ad0:	b2f6      	uxtb	r6, r6
 8013ad2:	4283      	cmp	r3, r0
 8013ad4:	4637      	mov	r7, r6
 8013ad6:	dc04      	bgt.n	8013ae2 <__swbuf_r+0x42>
 8013ad8:	4621      	mov	r1, r4
 8013ada:	4628      	mov	r0, r5
 8013adc:	f000 f93c 	bl	8013d58 <_fflush_r>
 8013ae0:	bb30      	cbnz	r0, 8013b30 <__swbuf_r+0x90>
 8013ae2:	68a3      	ldr	r3, [r4, #8]
 8013ae4:	3b01      	subs	r3, #1
 8013ae6:	60a3      	str	r3, [r4, #8]
 8013ae8:	6823      	ldr	r3, [r4, #0]
 8013aea:	1c5a      	adds	r2, r3, #1
 8013aec:	6022      	str	r2, [r4, #0]
 8013aee:	701e      	strb	r6, [r3, #0]
 8013af0:	6963      	ldr	r3, [r4, #20]
 8013af2:	3001      	adds	r0, #1
 8013af4:	4283      	cmp	r3, r0
 8013af6:	d004      	beq.n	8013b02 <__swbuf_r+0x62>
 8013af8:	89a3      	ldrh	r3, [r4, #12]
 8013afa:	07db      	lsls	r3, r3, #31
 8013afc:	d506      	bpl.n	8013b0c <__swbuf_r+0x6c>
 8013afe:	2e0a      	cmp	r6, #10
 8013b00:	d104      	bne.n	8013b0c <__swbuf_r+0x6c>
 8013b02:	4621      	mov	r1, r4
 8013b04:	4628      	mov	r0, r5
 8013b06:	f000 f927 	bl	8013d58 <_fflush_r>
 8013b0a:	b988      	cbnz	r0, 8013b30 <__swbuf_r+0x90>
 8013b0c:	4638      	mov	r0, r7
 8013b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b10:	4b0a      	ldr	r3, [pc, #40]	; (8013b3c <__swbuf_r+0x9c>)
 8013b12:	429c      	cmp	r4, r3
 8013b14:	d101      	bne.n	8013b1a <__swbuf_r+0x7a>
 8013b16:	68ac      	ldr	r4, [r5, #8]
 8013b18:	e7cf      	b.n	8013aba <__swbuf_r+0x1a>
 8013b1a:	4b09      	ldr	r3, [pc, #36]	; (8013b40 <__swbuf_r+0xa0>)
 8013b1c:	429c      	cmp	r4, r3
 8013b1e:	bf08      	it	eq
 8013b20:	68ec      	ldreq	r4, [r5, #12]
 8013b22:	e7ca      	b.n	8013aba <__swbuf_r+0x1a>
 8013b24:	4621      	mov	r1, r4
 8013b26:	4628      	mov	r0, r5
 8013b28:	f000 f81a 	bl	8013b60 <__swsetup_r>
 8013b2c:	2800      	cmp	r0, #0
 8013b2e:	d0cb      	beq.n	8013ac8 <__swbuf_r+0x28>
 8013b30:	f04f 37ff 	mov.w	r7, #4294967295
 8013b34:	e7ea      	b.n	8013b0c <__swbuf_r+0x6c>
 8013b36:	bf00      	nop
 8013b38:	08014fcc 	.word	0x08014fcc
 8013b3c:	08014fec 	.word	0x08014fec
 8013b40:	08014fac 	.word	0x08014fac

08013b44 <__ascii_wctomb>:
 8013b44:	b149      	cbz	r1, 8013b5a <__ascii_wctomb+0x16>
 8013b46:	2aff      	cmp	r2, #255	; 0xff
 8013b48:	bf85      	ittet	hi
 8013b4a:	238a      	movhi	r3, #138	; 0x8a
 8013b4c:	6003      	strhi	r3, [r0, #0]
 8013b4e:	700a      	strbls	r2, [r1, #0]
 8013b50:	f04f 30ff 	movhi.w	r0, #4294967295
 8013b54:	bf98      	it	ls
 8013b56:	2001      	movls	r0, #1
 8013b58:	4770      	bx	lr
 8013b5a:	4608      	mov	r0, r1
 8013b5c:	4770      	bx	lr
	...

08013b60 <__swsetup_r>:
 8013b60:	4b32      	ldr	r3, [pc, #200]	; (8013c2c <__swsetup_r+0xcc>)
 8013b62:	b570      	push	{r4, r5, r6, lr}
 8013b64:	681d      	ldr	r5, [r3, #0]
 8013b66:	4606      	mov	r6, r0
 8013b68:	460c      	mov	r4, r1
 8013b6a:	b125      	cbz	r5, 8013b76 <__swsetup_r+0x16>
 8013b6c:	69ab      	ldr	r3, [r5, #24]
 8013b6e:	b913      	cbnz	r3, 8013b76 <__swsetup_r+0x16>
 8013b70:	4628      	mov	r0, r5
 8013b72:	f000 f985 	bl	8013e80 <__sinit>
 8013b76:	4b2e      	ldr	r3, [pc, #184]	; (8013c30 <__swsetup_r+0xd0>)
 8013b78:	429c      	cmp	r4, r3
 8013b7a:	d10f      	bne.n	8013b9c <__swsetup_r+0x3c>
 8013b7c:	686c      	ldr	r4, [r5, #4]
 8013b7e:	89a3      	ldrh	r3, [r4, #12]
 8013b80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013b84:	0719      	lsls	r1, r3, #28
 8013b86:	d42c      	bmi.n	8013be2 <__swsetup_r+0x82>
 8013b88:	06dd      	lsls	r5, r3, #27
 8013b8a:	d411      	bmi.n	8013bb0 <__swsetup_r+0x50>
 8013b8c:	2309      	movs	r3, #9
 8013b8e:	6033      	str	r3, [r6, #0]
 8013b90:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013b94:	81a3      	strh	r3, [r4, #12]
 8013b96:	f04f 30ff 	mov.w	r0, #4294967295
 8013b9a:	e03e      	b.n	8013c1a <__swsetup_r+0xba>
 8013b9c:	4b25      	ldr	r3, [pc, #148]	; (8013c34 <__swsetup_r+0xd4>)
 8013b9e:	429c      	cmp	r4, r3
 8013ba0:	d101      	bne.n	8013ba6 <__swsetup_r+0x46>
 8013ba2:	68ac      	ldr	r4, [r5, #8]
 8013ba4:	e7eb      	b.n	8013b7e <__swsetup_r+0x1e>
 8013ba6:	4b24      	ldr	r3, [pc, #144]	; (8013c38 <__swsetup_r+0xd8>)
 8013ba8:	429c      	cmp	r4, r3
 8013baa:	bf08      	it	eq
 8013bac:	68ec      	ldreq	r4, [r5, #12]
 8013bae:	e7e6      	b.n	8013b7e <__swsetup_r+0x1e>
 8013bb0:	0758      	lsls	r0, r3, #29
 8013bb2:	d512      	bpl.n	8013bda <__swsetup_r+0x7a>
 8013bb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013bb6:	b141      	cbz	r1, 8013bca <__swsetup_r+0x6a>
 8013bb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013bbc:	4299      	cmp	r1, r3
 8013bbe:	d002      	beq.n	8013bc6 <__swsetup_r+0x66>
 8013bc0:	4630      	mov	r0, r6
 8013bc2:	f7fd fea3 	bl	801190c <_free_r>
 8013bc6:	2300      	movs	r3, #0
 8013bc8:	6363      	str	r3, [r4, #52]	; 0x34
 8013bca:	89a3      	ldrh	r3, [r4, #12]
 8013bcc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013bd0:	81a3      	strh	r3, [r4, #12]
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	6063      	str	r3, [r4, #4]
 8013bd6:	6923      	ldr	r3, [r4, #16]
 8013bd8:	6023      	str	r3, [r4, #0]
 8013bda:	89a3      	ldrh	r3, [r4, #12]
 8013bdc:	f043 0308 	orr.w	r3, r3, #8
 8013be0:	81a3      	strh	r3, [r4, #12]
 8013be2:	6923      	ldr	r3, [r4, #16]
 8013be4:	b94b      	cbnz	r3, 8013bfa <__swsetup_r+0x9a>
 8013be6:	89a3      	ldrh	r3, [r4, #12]
 8013be8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013bec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013bf0:	d003      	beq.n	8013bfa <__swsetup_r+0x9a>
 8013bf2:	4621      	mov	r1, r4
 8013bf4:	4630      	mov	r0, r6
 8013bf6:	f000 fa05 	bl	8014004 <__smakebuf_r>
 8013bfa:	89a0      	ldrh	r0, [r4, #12]
 8013bfc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013c00:	f010 0301 	ands.w	r3, r0, #1
 8013c04:	d00a      	beq.n	8013c1c <__swsetup_r+0xbc>
 8013c06:	2300      	movs	r3, #0
 8013c08:	60a3      	str	r3, [r4, #8]
 8013c0a:	6963      	ldr	r3, [r4, #20]
 8013c0c:	425b      	negs	r3, r3
 8013c0e:	61a3      	str	r3, [r4, #24]
 8013c10:	6923      	ldr	r3, [r4, #16]
 8013c12:	b943      	cbnz	r3, 8013c26 <__swsetup_r+0xc6>
 8013c14:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013c18:	d1ba      	bne.n	8013b90 <__swsetup_r+0x30>
 8013c1a:	bd70      	pop	{r4, r5, r6, pc}
 8013c1c:	0781      	lsls	r1, r0, #30
 8013c1e:	bf58      	it	pl
 8013c20:	6963      	ldrpl	r3, [r4, #20]
 8013c22:	60a3      	str	r3, [r4, #8]
 8013c24:	e7f4      	b.n	8013c10 <__swsetup_r+0xb0>
 8013c26:	2000      	movs	r0, #0
 8013c28:	e7f7      	b.n	8013c1a <__swsetup_r+0xba>
 8013c2a:	bf00      	nop
 8013c2c:	200003f8 	.word	0x200003f8
 8013c30:	08014fcc 	.word	0x08014fcc
 8013c34:	08014fec 	.word	0x08014fec
 8013c38:	08014fac 	.word	0x08014fac

08013c3c <abort>:
 8013c3c:	b508      	push	{r3, lr}
 8013c3e:	2006      	movs	r0, #6
 8013c40:	f000 fa48 	bl	80140d4 <raise>
 8013c44:	2001      	movs	r0, #1
 8013c46:	f7ee fc63 	bl	8002510 <_exit>
	...

08013c4c <__sflush_r>:
 8013c4c:	898a      	ldrh	r2, [r1, #12]
 8013c4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c52:	4605      	mov	r5, r0
 8013c54:	0710      	lsls	r0, r2, #28
 8013c56:	460c      	mov	r4, r1
 8013c58:	d458      	bmi.n	8013d0c <__sflush_r+0xc0>
 8013c5a:	684b      	ldr	r3, [r1, #4]
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	dc05      	bgt.n	8013c6c <__sflush_r+0x20>
 8013c60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	dc02      	bgt.n	8013c6c <__sflush_r+0x20>
 8013c66:	2000      	movs	r0, #0
 8013c68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c6e:	2e00      	cmp	r6, #0
 8013c70:	d0f9      	beq.n	8013c66 <__sflush_r+0x1a>
 8013c72:	2300      	movs	r3, #0
 8013c74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013c78:	682f      	ldr	r7, [r5, #0]
 8013c7a:	602b      	str	r3, [r5, #0]
 8013c7c:	d032      	beq.n	8013ce4 <__sflush_r+0x98>
 8013c7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013c80:	89a3      	ldrh	r3, [r4, #12]
 8013c82:	075a      	lsls	r2, r3, #29
 8013c84:	d505      	bpl.n	8013c92 <__sflush_r+0x46>
 8013c86:	6863      	ldr	r3, [r4, #4]
 8013c88:	1ac0      	subs	r0, r0, r3
 8013c8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013c8c:	b10b      	cbz	r3, 8013c92 <__sflush_r+0x46>
 8013c8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013c90:	1ac0      	subs	r0, r0, r3
 8013c92:	2300      	movs	r3, #0
 8013c94:	4602      	mov	r2, r0
 8013c96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c98:	6a21      	ldr	r1, [r4, #32]
 8013c9a:	4628      	mov	r0, r5
 8013c9c:	47b0      	blx	r6
 8013c9e:	1c43      	adds	r3, r0, #1
 8013ca0:	89a3      	ldrh	r3, [r4, #12]
 8013ca2:	d106      	bne.n	8013cb2 <__sflush_r+0x66>
 8013ca4:	6829      	ldr	r1, [r5, #0]
 8013ca6:	291d      	cmp	r1, #29
 8013ca8:	d82c      	bhi.n	8013d04 <__sflush_r+0xb8>
 8013caa:	4a2a      	ldr	r2, [pc, #168]	; (8013d54 <__sflush_r+0x108>)
 8013cac:	40ca      	lsrs	r2, r1
 8013cae:	07d6      	lsls	r6, r2, #31
 8013cb0:	d528      	bpl.n	8013d04 <__sflush_r+0xb8>
 8013cb2:	2200      	movs	r2, #0
 8013cb4:	6062      	str	r2, [r4, #4]
 8013cb6:	04d9      	lsls	r1, r3, #19
 8013cb8:	6922      	ldr	r2, [r4, #16]
 8013cba:	6022      	str	r2, [r4, #0]
 8013cbc:	d504      	bpl.n	8013cc8 <__sflush_r+0x7c>
 8013cbe:	1c42      	adds	r2, r0, #1
 8013cc0:	d101      	bne.n	8013cc6 <__sflush_r+0x7a>
 8013cc2:	682b      	ldr	r3, [r5, #0]
 8013cc4:	b903      	cbnz	r3, 8013cc8 <__sflush_r+0x7c>
 8013cc6:	6560      	str	r0, [r4, #84]	; 0x54
 8013cc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013cca:	602f      	str	r7, [r5, #0]
 8013ccc:	2900      	cmp	r1, #0
 8013cce:	d0ca      	beq.n	8013c66 <__sflush_r+0x1a>
 8013cd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013cd4:	4299      	cmp	r1, r3
 8013cd6:	d002      	beq.n	8013cde <__sflush_r+0x92>
 8013cd8:	4628      	mov	r0, r5
 8013cda:	f7fd fe17 	bl	801190c <_free_r>
 8013cde:	2000      	movs	r0, #0
 8013ce0:	6360      	str	r0, [r4, #52]	; 0x34
 8013ce2:	e7c1      	b.n	8013c68 <__sflush_r+0x1c>
 8013ce4:	6a21      	ldr	r1, [r4, #32]
 8013ce6:	2301      	movs	r3, #1
 8013ce8:	4628      	mov	r0, r5
 8013cea:	47b0      	blx	r6
 8013cec:	1c41      	adds	r1, r0, #1
 8013cee:	d1c7      	bne.n	8013c80 <__sflush_r+0x34>
 8013cf0:	682b      	ldr	r3, [r5, #0]
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d0c4      	beq.n	8013c80 <__sflush_r+0x34>
 8013cf6:	2b1d      	cmp	r3, #29
 8013cf8:	d001      	beq.n	8013cfe <__sflush_r+0xb2>
 8013cfa:	2b16      	cmp	r3, #22
 8013cfc:	d101      	bne.n	8013d02 <__sflush_r+0xb6>
 8013cfe:	602f      	str	r7, [r5, #0]
 8013d00:	e7b1      	b.n	8013c66 <__sflush_r+0x1a>
 8013d02:	89a3      	ldrh	r3, [r4, #12]
 8013d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d08:	81a3      	strh	r3, [r4, #12]
 8013d0a:	e7ad      	b.n	8013c68 <__sflush_r+0x1c>
 8013d0c:	690f      	ldr	r7, [r1, #16]
 8013d0e:	2f00      	cmp	r7, #0
 8013d10:	d0a9      	beq.n	8013c66 <__sflush_r+0x1a>
 8013d12:	0793      	lsls	r3, r2, #30
 8013d14:	680e      	ldr	r6, [r1, #0]
 8013d16:	bf08      	it	eq
 8013d18:	694b      	ldreq	r3, [r1, #20]
 8013d1a:	600f      	str	r7, [r1, #0]
 8013d1c:	bf18      	it	ne
 8013d1e:	2300      	movne	r3, #0
 8013d20:	eba6 0807 	sub.w	r8, r6, r7
 8013d24:	608b      	str	r3, [r1, #8]
 8013d26:	f1b8 0f00 	cmp.w	r8, #0
 8013d2a:	dd9c      	ble.n	8013c66 <__sflush_r+0x1a>
 8013d2c:	6a21      	ldr	r1, [r4, #32]
 8013d2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013d30:	4643      	mov	r3, r8
 8013d32:	463a      	mov	r2, r7
 8013d34:	4628      	mov	r0, r5
 8013d36:	47b0      	blx	r6
 8013d38:	2800      	cmp	r0, #0
 8013d3a:	dc06      	bgt.n	8013d4a <__sflush_r+0xfe>
 8013d3c:	89a3      	ldrh	r3, [r4, #12]
 8013d3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d42:	81a3      	strh	r3, [r4, #12]
 8013d44:	f04f 30ff 	mov.w	r0, #4294967295
 8013d48:	e78e      	b.n	8013c68 <__sflush_r+0x1c>
 8013d4a:	4407      	add	r7, r0
 8013d4c:	eba8 0800 	sub.w	r8, r8, r0
 8013d50:	e7e9      	b.n	8013d26 <__sflush_r+0xda>
 8013d52:	bf00      	nop
 8013d54:	20400001 	.word	0x20400001

08013d58 <_fflush_r>:
 8013d58:	b538      	push	{r3, r4, r5, lr}
 8013d5a:	690b      	ldr	r3, [r1, #16]
 8013d5c:	4605      	mov	r5, r0
 8013d5e:	460c      	mov	r4, r1
 8013d60:	b913      	cbnz	r3, 8013d68 <_fflush_r+0x10>
 8013d62:	2500      	movs	r5, #0
 8013d64:	4628      	mov	r0, r5
 8013d66:	bd38      	pop	{r3, r4, r5, pc}
 8013d68:	b118      	cbz	r0, 8013d72 <_fflush_r+0x1a>
 8013d6a:	6983      	ldr	r3, [r0, #24]
 8013d6c:	b90b      	cbnz	r3, 8013d72 <_fflush_r+0x1a>
 8013d6e:	f000 f887 	bl	8013e80 <__sinit>
 8013d72:	4b14      	ldr	r3, [pc, #80]	; (8013dc4 <_fflush_r+0x6c>)
 8013d74:	429c      	cmp	r4, r3
 8013d76:	d11b      	bne.n	8013db0 <_fflush_r+0x58>
 8013d78:	686c      	ldr	r4, [r5, #4]
 8013d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d7e:	2b00      	cmp	r3, #0
 8013d80:	d0ef      	beq.n	8013d62 <_fflush_r+0xa>
 8013d82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013d84:	07d0      	lsls	r0, r2, #31
 8013d86:	d404      	bmi.n	8013d92 <_fflush_r+0x3a>
 8013d88:	0599      	lsls	r1, r3, #22
 8013d8a:	d402      	bmi.n	8013d92 <_fflush_r+0x3a>
 8013d8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013d8e:	f7ff fd1a 	bl	80137c6 <__retarget_lock_acquire_recursive>
 8013d92:	4628      	mov	r0, r5
 8013d94:	4621      	mov	r1, r4
 8013d96:	f7ff ff59 	bl	8013c4c <__sflush_r>
 8013d9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013d9c:	07da      	lsls	r2, r3, #31
 8013d9e:	4605      	mov	r5, r0
 8013da0:	d4e0      	bmi.n	8013d64 <_fflush_r+0xc>
 8013da2:	89a3      	ldrh	r3, [r4, #12]
 8013da4:	059b      	lsls	r3, r3, #22
 8013da6:	d4dd      	bmi.n	8013d64 <_fflush_r+0xc>
 8013da8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013daa:	f7ff fd0d 	bl	80137c8 <__retarget_lock_release_recursive>
 8013dae:	e7d9      	b.n	8013d64 <_fflush_r+0xc>
 8013db0:	4b05      	ldr	r3, [pc, #20]	; (8013dc8 <_fflush_r+0x70>)
 8013db2:	429c      	cmp	r4, r3
 8013db4:	d101      	bne.n	8013dba <_fflush_r+0x62>
 8013db6:	68ac      	ldr	r4, [r5, #8]
 8013db8:	e7df      	b.n	8013d7a <_fflush_r+0x22>
 8013dba:	4b04      	ldr	r3, [pc, #16]	; (8013dcc <_fflush_r+0x74>)
 8013dbc:	429c      	cmp	r4, r3
 8013dbe:	bf08      	it	eq
 8013dc0:	68ec      	ldreq	r4, [r5, #12]
 8013dc2:	e7da      	b.n	8013d7a <_fflush_r+0x22>
 8013dc4:	08014fcc 	.word	0x08014fcc
 8013dc8:	08014fec 	.word	0x08014fec
 8013dcc:	08014fac 	.word	0x08014fac

08013dd0 <std>:
 8013dd0:	2300      	movs	r3, #0
 8013dd2:	b510      	push	{r4, lr}
 8013dd4:	4604      	mov	r4, r0
 8013dd6:	e9c0 3300 	strd	r3, r3, [r0]
 8013dda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013dde:	6083      	str	r3, [r0, #8]
 8013de0:	8181      	strh	r1, [r0, #12]
 8013de2:	6643      	str	r3, [r0, #100]	; 0x64
 8013de4:	81c2      	strh	r2, [r0, #14]
 8013de6:	6183      	str	r3, [r0, #24]
 8013de8:	4619      	mov	r1, r3
 8013dea:	2208      	movs	r2, #8
 8013dec:	305c      	adds	r0, #92	; 0x5c
 8013dee:	f7fd fd75 	bl	80118dc <memset>
 8013df2:	4b05      	ldr	r3, [pc, #20]	; (8013e08 <std+0x38>)
 8013df4:	6263      	str	r3, [r4, #36]	; 0x24
 8013df6:	4b05      	ldr	r3, [pc, #20]	; (8013e0c <std+0x3c>)
 8013df8:	62a3      	str	r3, [r4, #40]	; 0x28
 8013dfa:	4b05      	ldr	r3, [pc, #20]	; (8013e10 <std+0x40>)
 8013dfc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013dfe:	4b05      	ldr	r3, [pc, #20]	; (8013e14 <std+0x44>)
 8013e00:	6224      	str	r4, [r4, #32]
 8013e02:	6323      	str	r3, [r4, #48]	; 0x30
 8013e04:	bd10      	pop	{r4, pc}
 8013e06:	bf00      	nop
 8013e08:	0801410d 	.word	0x0801410d
 8013e0c:	0801412f 	.word	0x0801412f
 8013e10:	08014167 	.word	0x08014167
 8013e14:	0801418b 	.word	0x0801418b

08013e18 <_cleanup_r>:
 8013e18:	4901      	ldr	r1, [pc, #4]	; (8013e20 <_cleanup_r+0x8>)
 8013e1a:	f000 b8af 	b.w	8013f7c <_fwalk_reent>
 8013e1e:	bf00      	nop
 8013e20:	08013d59 	.word	0x08013d59

08013e24 <__sfmoreglue>:
 8013e24:	b570      	push	{r4, r5, r6, lr}
 8013e26:	1e4a      	subs	r2, r1, #1
 8013e28:	2568      	movs	r5, #104	; 0x68
 8013e2a:	4355      	muls	r5, r2
 8013e2c:	460e      	mov	r6, r1
 8013e2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013e32:	f7fd fdbb 	bl	80119ac <_malloc_r>
 8013e36:	4604      	mov	r4, r0
 8013e38:	b140      	cbz	r0, 8013e4c <__sfmoreglue+0x28>
 8013e3a:	2100      	movs	r1, #0
 8013e3c:	e9c0 1600 	strd	r1, r6, [r0]
 8013e40:	300c      	adds	r0, #12
 8013e42:	60a0      	str	r0, [r4, #8]
 8013e44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013e48:	f7fd fd48 	bl	80118dc <memset>
 8013e4c:	4620      	mov	r0, r4
 8013e4e:	bd70      	pop	{r4, r5, r6, pc}

08013e50 <__sfp_lock_acquire>:
 8013e50:	4801      	ldr	r0, [pc, #4]	; (8013e58 <__sfp_lock_acquire+0x8>)
 8013e52:	f7ff bcb8 	b.w	80137c6 <__retarget_lock_acquire_recursive>
 8013e56:	bf00      	nop
 8013e58:	20008dfc 	.word	0x20008dfc

08013e5c <__sfp_lock_release>:
 8013e5c:	4801      	ldr	r0, [pc, #4]	; (8013e64 <__sfp_lock_release+0x8>)
 8013e5e:	f7ff bcb3 	b.w	80137c8 <__retarget_lock_release_recursive>
 8013e62:	bf00      	nop
 8013e64:	20008dfc 	.word	0x20008dfc

08013e68 <__sinit_lock_acquire>:
 8013e68:	4801      	ldr	r0, [pc, #4]	; (8013e70 <__sinit_lock_acquire+0x8>)
 8013e6a:	f7ff bcac 	b.w	80137c6 <__retarget_lock_acquire_recursive>
 8013e6e:	bf00      	nop
 8013e70:	20008df7 	.word	0x20008df7

08013e74 <__sinit_lock_release>:
 8013e74:	4801      	ldr	r0, [pc, #4]	; (8013e7c <__sinit_lock_release+0x8>)
 8013e76:	f7ff bca7 	b.w	80137c8 <__retarget_lock_release_recursive>
 8013e7a:	bf00      	nop
 8013e7c:	20008df7 	.word	0x20008df7

08013e80 <__sinit>:
 8013e80:	b510      	push	{r4, lr}
 8013e82:	4604      	mov	r4, r0
 8013e84:	f7ff fff0 	bl	8013e68 <__sinit_lock_acquire>
 8013e88:	69a3      	ldr	r3, [r4, #24]
 8013e8a:	b11b      	cbz	r3, 8013e94 <__sinit+0x14>
 8013e8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013e90:	f7ff bff0 	b.w	8013e74 <__sinit_lock_release>
 8013e94:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013e98:	6523      	str	r3, [r4, #80]	; 0x50
 8013e9a:	4b13      	ldr	r3, [pc, #76]	; (8013ee8 <__sinit+0x68>)
 8013e9c:	4a13      	ldr	r2, [pc, #76]	; (8013eec <__sinit+0x6c>)
 8013e9e:	681b      	ldr	r3, [r3, #0]
 8013ea0:	62a2      	str	r2, [r4, #40]	; 0x28
 8013ea2:	42a3      	cmp	r3, r4
 8013ea4:	bf04      	itt	eq
 8013ea6:	2301      	moveq	r3, #1
 8013ea8:	61a3      	streq	r3, [r4, #24]
 8013eaa:	4620      	mov	r0, r4
 8013eac:	f000 f820 	bl	8013ef0 <__sfp>
 8013eb0:	6060      	str	r0, [r4, #4]
 8013eb2:	4620      	mov	r0, r4
 8013eb4:	f000 f81c 	bl	8013ef0 <__sfp>
 8013eb8:	60a0      	str	r0, [r4, #8]
 8013eba:	4620      	mov	r0, r4
 8013ebc:	f000 f818 	bl	8013ef0 <__sfp>
 8013ec0:	2200      	movs	r2, #0
 8013ec2:	60e0      	str	r0, [r4, #12]
 8013ec4:	2104      	movs	r1, #4
 8013ec6:	6860      	ldr	r0, [r4, #4]
 8013ec8:	f7ff ff82 	bl	8013dd0 <std>
 8013ecc:	68a0      	ldr	r0, [r4, #8]
 8013ece:	2201      	movs	r2, #1
 8013ed0:	2109      	movs	r1, #9
 8013ed2:	f7ff ff7d 	bl	8013dd0 <std>
 8013ed6:	68e0      	ldr	r0, [r4, #12]
 8013ed8:	2202      	movs	r2, #2
 8013eda:	2112      	movs	r1, #18
 8013edc:	f7ff ff78 	bl	8013dd0 <std>
 8013ee0:	2301      	movs	r3, #1
 8013ee2:	61a3      	str	r3, [r4, #24]
 8013ee4:	e7d2      	b.n	8013e8c <__sinit+0xc>
 8013ee6:	bf00      	nop
 8013ee8:	08014c28 	.word	0x08014c28
 8013eec:	08013e19 	.word	0x08013e19

08013ef0 <__sfp>:
 8013ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ef2:	4607      	mov	r7, r0
 8013ef4:	f7ff ffac 	bl	8013e50 <__sfp_lock_acquire>
 8013ef8:	4b1e      	ldr	r3, [pc, #120]	; (8013f74 <__sfp+0x84>)
 8013efa:	681e      	ldr	r6, [r3, #0]
 8013efc:	69b3      	ldr	r3, [r6, #24]
 8013efe:	b913      	cbnz	r3, 8013f06 <__sfp+0x16>
 8013f00:	4630      	mov	r0, r6
 8013f02:	f7ff ffbd 	bl	8013e80 <__sinit>
 8013f06:	3648      	adds	r6, #72	; 0x48
 8013f08:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013f0c:	3b01      	subs	r3, #1
 8013f0e:	d503      	bpl.n	8013f18 <__sfp+0x28>
 8013f10:	6833      	ldr	r3, [r6, #0]
 8013f12:	b30b      	cbz	r3, 8013f58 <__sfp+0x68>
 8013f14:	6836      	ldr	r6, [r6, #0]
 8013f16:	e7f7      	b.n	8013f08 <__sfp+0x18>
 8013f18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013f1c:	b9d5      	cbnz	r5, 8013f54 <__sfp+0x64>
 8013f1e:	4b16      	ldr	r3, [pc, #88]	; (8013f78 <__sfp+0x88>)
 8013f20:	60e3      	str	r3, [r4, #12]
 8013f22:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013f26:	6665      	str	r5, [r4, #100]	; 0x64
 8013f28:	f7ff fc4c 	bl	80137c4 <__retarget_lock_init_recursive>
 8013f2c:	f7ff ff96 	bl	8013e5c <__sfp_lock_release>
 8013f30:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013f34:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013f38:	6025      	str	r5, [r4, #0]
 8013f3a:	61a5      	str	r5, [r4, #24]
 8013f3c:	2208      	movs	r2, #8
 8013f3e:	4629      	mov	r1, r5
 8013f40:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013f44:	f7fd fcca 	bl	80118dc <memset>
 8013f48:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013f4c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013f50:	4620      	mov	r0, r4
 8013f52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f54:	3468      	adds	r4, #104	; 0x68
 8013f56:	e7d9      	b.n	8013f0c <__sfp+0x1c>
 8013f58:	2104      	movs	r1, #4
 8013f5a:	4638      	mov	r0, r7
 8013f5c:	f7ff ff62 	bl	8013e24 <__sfmoreglue>
 8013f60:	4604      	mov	r4, r0
 8013f62:	6030      	str	r0, [r6, #0]
 8013f64:	2800      	cmp	r0, #0
 8013f66:	d1d5      	bne.n	8013f14 <__sfp+0x24>
 8013f68:	f7ff ff78 	bl	8013e5c <__sfp_lock_release>
 8013f6c:	230c      	movs	r3, #12
 8013f6e:	603b      	str	r3, [r7, #0]
 8013f70:	e7ee      	b.n	8013f50 <__sfp+0x60>
 8013f72:	bf00      	nop
 8013f74:	08014c28 	.word	0x08014c28
 8013f78:	ffff0001 	.word	0xffff0001

08013f7c <_fwalk_reent>:
 8013f7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f80:	4606      	mov	r6, r0
 8013f82:	4688      	mov	r8, r1
 8013f84:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013f88:	2700      	movs	r7, #0
 8013f8a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013f8e:	f1b9 0901 	subs.w	r9, r9, #1
 8013f92:	d505      	bpl.n	8013fa0 <_fwalk_reent+0x24>
 8013f94:	6824      	ldr	r4, [r4, #0]
 8013f96:	2c00      	cmp	r4, #0
 8013f98:	d1f7      	bne.n	8013f8a <_fwalk_reent+0xe>
 8013f9a:	4638      	mov	r0, r7
 8013f9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fa0:	89ab      	ldrh	r3, [r5, #12]
 8013fa2:	2b01      	cmp	r3, #1
 8013fa4:	d907      	bls.n	8013fb6 <_fwalk_reent+0x3a>
 8013fa6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013faa:	3301      	adds	r3, #1
 8013fac:	d003      	beq.n	8013fb6 <_fwalk_reent+0x3a>
 8013fae:	4629      	mov	r1, r5
 8013fb0:	4630      	mov	r0, r6
 8013fb2:	47c0      	blx	r8
 8013fb4:	4307      	orrs	r7, r0
 8013fb6:	3568      	adds	r5, #104	; 0x68
 8013fb8:	e7e9      	b.n	8013f8e <_fwalk_reent+0x12>

08013fba <__swhatbuf_r>:
 8013fba:	b570      	push	{r4, r5, r6, lr}
 8013fbc:	460e      	mov	r6, r1
 8013fbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fc2:	2900      	cmp	r1, #0
 8013fc4:	b096      	sub	sp, #88	; 0x58
 8013fc6:	4614      	mov	r4, r2
 8013fc8:	461d      	mov	r5, r3
 8013fca:	da07      	bge.n	8013fdc <__swhatbuf_r+0x22>
 8013fcc:	2300      	movs	r3, #0
 8013fce:	602b      	str	r3, [r5, #0]
 8013fd0:	89b3      	ldrh	r3, [r6, #12]
 8013fd2:	061a      	lsls	r2, r3, #24
 8013fd4:	d410      	bmi.n	8013ff8 <__swhatbuf_r+0x3e>
 8013fd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013fda:	e00e      	b.n	8013ffa <__swhatbuf_r+0x40>
 8013fdc:	466a      	mov	r2, sp
 8013fde:	f000 f8fb 	bl	80141d8 <_fstat_r>
 8013fe2:	2800      	cmp	r0, #0
 8013fe4:	dbf2      	blt.n	8013fcc <__swhatbuf_r+0x12>
 8013fe6:	9a01      	ldr	r2, [sp, #4]
 8013fe8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013fec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013ff0:	425a      	negs	r2, r3
 8013ff2:	415a      	adcs	r2, r3
 8013ff4:	602a      	str	r2, [r5, #0]
 8013ff6:	e7ee      	b.n	8013fd6 <__swhatbuf_r+0x1c>
 8013ff8:	2340      	movs	r3, #64	; 0x40
 8013ffa:	2000      	movs	r0, #0
 8013ffc:	6023      	str	r3, [r4, #0]
 8013ffe:	b016      	add	sp, #88	; 0x58
 8014000:	bd70      	pop	{r4, r5, r6, pc}
	...

08014004 <__smakebuf_r>:
 8014004:	898b      	ldrh	r3, [r1, #12]
 8014006:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014008:	079d      	lsls	r5, r3, #30
 801400a:	4606      	mov	r6, r0
 801400c:	460c      	mov	r4, r1
 801400e:	d507      	bpl.n	8014020 <__smakebuf_r+0x1c>
 8014010:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014014:	6023      	str	r3, [r4, #0]
 8014016:	6123      	str	r3, [r4, #16]
 8014018:	2301      	movs	r3, #1
 801401a:	6163      	str	r3, [r4, #20]
 801401c:	b002      	add	sp, #8
 801401e:	bd70      	pop	{r4, r5, r6, pc}
 8014020:	ab01      	add	r3, sp, #4
 8014022:	466a      	mov	r2, sp
 8014024:	f7ff ffc9 	bl	8013fba <__swhatbuf_r>
 8014028:	9900      	ldr	r1, [sp, #0]
 801402a:	4605      	mov	r5, r0
 801402c:	4630      	mov	r0, r6
 801402e:	f7fd fcbd 	bl	80119ac <_malloc_r>
 8014032:	b948      	cbnz	r0, 8014048 <__smakebuf_r+0x44>
 8014034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014038:	059a      	lsls	r2, r3, #22
 801403a:	d4ef      	bmi.n	801401c <__smakebuf_r+0x18>
 801403c:	f023 0303 	bic.w	r3, r3, #3
 8014040:	f043 0302 	orr.w	r3, r3, #2
 8014044:	81a3      	strh	r3, [r4, #12]
 8014046:	e7e3      	b.n	8014010 <__smakebuf_r+0xc>
 8014048:	4b0d      	ldr	r3, [pc, #52]	; (8014080 <__smakebuf_r+0x7c>)
 801404a:	62b3      	str	r3, [r6, #40]	; 0x28
 801404c:	89a3      	ldrh	r3, [r4, #12]
 801404e:	6020      	str	r0, [r4, #0]
 8014050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014054:	81a3      	strh	r3, [r4, #12]
 8014056:	9b00      	ldr	r3, [sp, #0]
 8014058:	6163      	str	r3, [r4, #20]
 801405a:	9b01      	ldr	r3, [sp, #4]
 801405c:	6120      	str	r0, [r4, #16]
 801405e:	b15b      	cbz	r3, 8014078 <__smakebuf_r+0x74>
 8014060:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014064:	4630      	mov	r0, r6
 8014066:	f000 f8c9 	bl	80141fc <_isatty_r>
 801406a:	b128      	cbz	r0, 8014078 <__smakebuf_r+0x74>
 801406c:	89a3      	ldrh	r3, [r4, #12]
 801406e:	f023 0303 	bic.w	r3, r3, #3
 8014072:	f043 0301 	orr.w	r3, r3, #1
 8014076:	81a3      	strh	r3, [r4, #12]
 8014078:	89a0      	ldrh	r0, [r4, #12]
 801407a:	4305      	orrs	r5, r0
 801407c:	81a5      	strh	r5, [r4, #12]
 801407e:	e7cd      	b.n	801401c <__smakebuf_r+0x18>
 8014080:	08013e19 	.word	0x08013e19

08014084 <_raise_r>:
 8014084:	291f      	cmp	r1, #31
 8014086:	b538      	push	{r3, r4, r5, lr}
 8014088:	4604      	mov	r4, r0
 801408a:	460d      	mov	r5, r1
 801408c:	d904      	bls.n	8014098 <_raise_r+0x14>
 801408e:	2316      	movs	r3, #22
 8014090:	6003      	str	r3, [r0, #0]
 8014092:	f04f 30ff 	mov.w	r0, #4294967295
 8014096:	bd38      	pop	{r3, r4, r5, pc}
 8014098:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801409a:	b112      	cbz	r2, 80140a2 <_raise_r+0x1e>
 801409c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80140a0:	b94b      	cbnz	r3, 80140b6 <_raise_r+0x32>
 80140a2:	4620      	mov	r0, r4
 80140a4:	f000 f830 	bl	8014108 <_getpid_r>
 80140a8:	462a      	mov	r2, r5
 80140aa:	4601      	mov	r1, r0
 80140ac:	4620      	mov	r0, r4
 80140ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80140b2:	f000 b817 	b.w	80140e4 <_kill_r>
 80140b6:	2b01      	cmp	r3, #1
 80140b8:	d00a      	beq.n	80140d0 <_raise_r+0x4c>
 80140ba:	1c59      	adds	r1, r3, #1
 80140bc:	d103      	bne.n	80140c6 <_raise_r+0x42>
 80140be:	2316      	movs	r3, #22
 80140c0:	6003      	str	r3, [r0, #0]
 80140c2:	2001      	movs	r0, #1
 80140c4:	e7e7      	b.n	8014096 <_raise_r+0x12>
 80140c6:	2400      	movs	r4, #0
 80140c8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80140cc:	4628      	mov	r0, r5
 80140ce:	4798      	blx	r3
 80140d0:	2000      	movs	r0, #0
 80140d2:	e7e0      	b.n	8014096 <_raise_r+0x12>

080140d4 <raise>:
 80140d4:	4b02      	ldr	r3, [pc, #8]	; (80140e0 <raise+0xc>)
 80140d6:	4601      	mov	r1, r0
 80140d8:	6818      	ldr	r0, [r3, #0]
 80140da:	f7ff bfd3 	b.w	8014084 <_raise_r>
 80140de:	bf00      	nop
 80140e0:	200003f8 	.word	0x200003f8

080140e4 <_kill_r>:
 80140e4:	b538      	push	{r3, r4, r5, lr}
 80140e6:	4d07      	ldr	r5, [pc, #28]	; (8014104 <_kill_r+0x20>)
 80140e8:	2300      	movs	r3, #0
 80140ea:	4604      	mov	r4, r0
 80140ec:	4608      	mov	r0, r1
 80140ee:	4611      	mov	r1, r2
 80140f0:	602b      	str	r3, [r5, #0]
 80140f2:	f7ee f9fd 	bl	80024f0 <_kill>
 80140f6:	1c43      	adds	r3, r0, #1
 80140f8:	d102      	bne.n	8014100 <_kill_r+0x1c>
 80140fa:	682b      	ldr	r3, [r5, #0]
 80140fc:	b103      	cbz	r3, 8014100 <_kill_r+0x1c>
 80140fe:	6023      	str	r3, [r4, #0]
 8014100:	bd38      	pop	{r3, r4, r5, pc}
 8014102:	bf00      	nop
 8014104:	20008df0 	.word	0x20008df0

08014108 <_getpid_r>:
 8014108:	f7ee b9ea 	b.w	80024e0 <_getpid>

0801410c <__sread>:
 801410c:	b510      	push	{r4, lr}
 801410e:	460c      	mov	r4, r1
 8014110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014114:	f000 f894 	bl	8014240 <_read_r>
 8014118:	2800      	cmp	r0, #0
 801411a:	bfab      	itete	ge
 801411c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801411e:	89a3      	ldrhlt	r3, [r4, #12]
 8014120:	181b      	addge	r3, r3, r0
 8014122:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014126:	bfac      	ite	ge
 8014128:	6563      	strge	r3, [r4, #84]	; 0x54
 801412a:	81a3      	strhlt	r3, [r4, #12]
 801412c:	bd10      	pop	{r4, pc}

0801412e <__swrite>:
 801412e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014132:	461f      	mov	r7, r3
 8014134:	898b      	ldrh	r3, [r1, #12]
 8014136:	05db      	lsls	r3, r3, #23
 8014138:	4605      	mov	r5, r0
 801413a:	460c      	mov	r4, r1
 801413c:	4616      	mov	r6, r2
 801413e:	d505      	bpl.n	801414c <__swrite+0x1e>
 8014140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014144:	2302      	movs	r3, #2
 8014146:	2200      	movs	r2, #0
 8014148:	f000 f868 	bl	801421c <_lseek_r>
 801414c:	89a3      	ldrh	r3, [r4, #12]
 801414e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014152:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014156:	81a3      	strh	r3, [r4, #12]
 8014158:	4632      	mov	r2, r6
 801415a:	463b      	mov	r3, r7
 801415c:	4628      	mov	r0, r5
 801415e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014162:	f000 b817 	b.w	8014194 <_write_r>

08014166 <__sseek>:
 8014166:	b510      	push	{r4, lr}
 8014168:	460c      	mov	r4, r1
 801416a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801416e:	f000 f855 	bl	801421c <_lseek_r>
 8014172:	1c43      	adds	r3, r0, #1
 8014174:	89a3      	ldrh	r3, [r4, #12]
 8014176:	bf15      	itete	ne
 8014178:	6560      	strne	r0, [r4, #84]	; 0x54
 801417a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801417e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014182:	81a3      	strheq	r3, [r4, #12]
 8014184:	bf18      	it	ne
 8014186:	81a3      	strhne	r3, [r4, #12]
 8014188:	bd10      	pop	{r4, pc}

0801418a <__sclose>:
 801418a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801418e:	f000 b813 	b.w	80141b8 <_close_r>
	...

08014194 <_write_r>:
 8014194:	b538      	push	{r3, r4, r5, lr}
 8014196:	4d07      	ldr	r5, [pc, #28]	; (80141b4 <_write_r+0x20>)
 8014198:	4604      	mov	r4, r0
 801419a:	4608      	mov	r0, r1
 801419c:	4611      	mov	r1, r2
 801419e:	2200      	movs	r2, #0
 80141a0:	602a      	str	r2, [r5, #0]
 80141a2:	461a      	mov	r2, r3
 80141a4:	f7ee f9db 	bl	800255e <_write>
 80141a8:	1c43      	adds	r3, r0, #1
 80141aa:	d102      	bne.n	80141b2 <_write_r+0x1e>
 80141ac:	682b      	ldr	r3, [r5, #0]
 80141ae:	b103      	cbz	r3, 80141b2 <_write_r+0x1e>
 80141b0:	6023      	str	r3, [r4, #0]
 80141b2:	bd38      	pop	{r3, r4, r5, pc}
 80141b4:	20008df0 	.word	0x20008df0

080141b8 <_close_r>:
 80141b8:	b538      	push	{r3, r4, r5, lr}
 80141ba:	4d06      	ldr	r5, [pc, #24]	; (80141d4 <_close_r+0x1c>)
 80141bc:	2300      	movs	r3, #0
 80141be:	4604      	mov	r4, r0
 80141c0:	4608      	mov	r0, r1
 80141c2:	602b      	str	r3, [r5, #0]
 80141c4:	f7ee f9e7 	bl	8002596 <_close>
 80141c8:	1c43      	adds	r3, r0, #1
 80141ca:	d102      	bne.n	80141d2 <_close_r+0x1a>
 80141cc:	682b      	ldr	r3, [r5, #0]
 80141ce:	b103      	cbz	r3, 80141d2 <_close_r+0x1a>
 80141d0:	6023      	str	r3, [r4, #0]
 80141d2:	bd38      	pop	{r3, r4, r5, pc}
 80141d4:	20008df0 	.word	0x20008df0

080141d8 <_fstat_r>:
 80141d8:	b538      	push	{r3, r4, r5, lr}
 80141da:	4d07      	ldr	r5, [pc, #28]	; (80141f8 <_fstat_r+0x20>)
 80141dc:	2300      	movs	r3, #0
 80141de:	4604      	mov	r4, r0
 80141e0:	4608      	mov	r0, r1
 80141e2:	4611      	mov	r1, r2
 80141e4:	602b      	str	r3, [r5, #0]
 80141e6:	f7ee f9e2 	bl	80025ae <_fstat>
 80141ea:	1c43      	adds	r3, r0, #1
 80141ec:	d102      	bne.n	80141f4 <_fstat_r+0x1c>
 80141ee:	682b      	ldr	r3, [r5, #0]
 80141f0:	b103      	cbz	r3, 80141f4 <_fstat_r+0x1c>
 80141f2:	6023      	str	r3, [r4, #0]
 80141f4:	bd38      	pop	{r3, r4, r5, pc}
 80141f6:	bf00      	nop
 80141f8:	20008df0 	.word	0x20008df0

080141fc <_isatty_r>:
 80141fc:	b538      	push	{r3, r4, r5, lr}
 80141fe:	4d06      	ldr	r5, [pc, #24]	; (8014218 <_isatty_r+0x1c>)
 8014200:	2300      	movs	r3, #0
 8014202:	4604      	mov	r4, r0
 8014204:	4608      	mov	r0, r1
 8014206:	602b      	str	r3, [r5, #0]
 8014208:	f7ee f9e1 	bl	80025ce <_isatty>
 801420c:	1c43      	adds	r3, r0, #1
 801420e:	d102      	bne.n	8014216 <_isatty_r+0x1a>
 8014210:	682b      	ldr	r3, [r5, #0]
 8014212:	b103      	cbz	r3, 8014216 <_isatty_r+0x1a>
 8014214:	6023      	str	r3, [r4, #0]
 8014216:	bd38      	pop	{r3, r4, r5, pc}
 8014218:	20008df0 	.word	0x20008df0

0801421c <_lseek_r>:
 801421c:	b538      	push	{r3, r4, r5, lr}
 801421e:	4d07      	ldr	r5, [pc, #28]	; (801423c <_lseek_r+0x20>)
 8014220:	4604      	mov	r4, r0
 8014222:	4608      	mov	r0, r1
 8014224:	4611      	mov	r1, r2
 8014226:	2200      	movs	r2, #0
 8014228:	602a      	str	r2, [r5, #0]
 801422a:	461a      	mov	r2, r3
 801422c:	f7ee f9da 	bl	80025e4 <_lseek>
 8014230:	1c43      	adds	r3, r0, #1
 8014232:	d102      	bne.n	801423a <_lseek_r+0x1e>
 8014234:	682b      	ldr	r3, [r5, #0]
 8014236:	b103      	cbz	r3, 801423a <_lseek_r+0x1e>
 8014238:	6023      	str	r3, [r4, #0]
 801423a:	bd38      	pop	{r3, r4, r5, pc}
 801423c:	20008df0 	.word	0x20008df0

08014240 <_read_r>:
 8014240:	b538      	push	{r3, r4, r5, lr}
 8014242:	4d07      	ldr	r5, [pc, #28]	; (8014260 <_read_r+0x20>)
 8014244:	4604      	mov	r4, r0
 8014246:	4608      	mov	r0, r1
 8014248:	4611      	mov	r1, r2
 801424a:	2200      	movs	r2, #0
 801424c:	602a      	str	r2, [r5, #0]
 801424e:	461a      	mov	r2, r3
 8014250:	f7ee f968 	bl	8002524 <_read>
 8014254:	1c43      	adds	r3, r0, #1
 8014256:	d102      	bne.n	801425e <_read_r+0x1e>
 8014258:	682b      	ldr	r3, [r5, #0]
 801425a:	b103      	cbz	r3, 801425e <_read_r+0x1e>
 801425c:	6023      	str	r3, [r4, #0]
 801425e:	bd38      	pop	{r3, r4, r5, pc}
 8014260:	20008df0 	.word	0x20008df0

08014264 <_init>:
 8014264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014266:	bf00      	nop
 8014268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801426a:	bc08      	pop	{r3}
 801426c:	469e      	mov	lr, r3
 801426e:	4770      	bx	lr

08014270 <_fini>:
 8014270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014272:	bf00      	nop
 8014274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014276:	bc08      	pop	{r3}
 8014278:	469e      	mov	lr, r3
 801427a:	4770      	bx	lr
