/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [32:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  reg [5:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_24z;
  reg [14:0] celloutsig_0_27z;
  reg [16:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [8:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_7z ^ in_data[94];
  assign celloutsig_0_14z = celloutsig_0_1z ^ celloutsig_0_10z;
  assign celloutsig_0_5z = celloutsig_0_3z[2:0] + celloutsig_0_2z[10:8];
  assign celloutsig_1_7z = in_data[156:139] + { in_data[143:135], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_13z = celloutsig_1_4z[4:2] + celloutsig_1_1z;
  assign celloutsig_0_54z = celloutsig_0_3z[3:1] > celloutsig_0_5z;
  assign celloutsig_1_8z = { celloutsig_1_7z[12:7], celloutsig_1_3z, celloutsig_1_1z } > { in_data[112:106], celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_0z[13:5], celloutsig_0_4z, celloutsig_0_5z } > { celloutsig_0_0z[17:8], celloutsig_0_5z };
  assign celloutsig_1_4z = { in_data[141], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_2z[8:7], celloutsig_0_7z } % { 1'h1, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_0z = - in_data[74:52];
  assign celloutsig_1_5z = - { celloutsig_1_2z[2:1], celloutsig_1_3z };
  assign celloutsig_0_12z = - { in_data[84:72], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_3z = - celloutsig_0_0z[17:14];
  assign celloutsig_0_4z = { in_data[59:57], celloutsig_0_3z } !== celloutsig_0_2z[12:6];
  assign celloutsig_1_9z = { celloutsig_1_3z[0], celloutsig_1_2z, celloutsig_1_0z } !== { celloutsig_1_5z[6:3], celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_0z[9:5], celloutsig_0_3z, celloutsig_0_1z } !== { in_data[45:42], celloutsig_0_6z };
  assign celloutsig_0_55z = | { celloutsig_0_31z[4:3], celloutsig_0_30z };
  assign celloutsig_1_0z = | in_data[132:129];
  assign celloutsig_1_6z = | { celloutsig_1_4z[1], celloutsig_1_2z };
  assign celloutsig_1_18z = | celloutsig_1_5z[5:3];
  assign celloutsig_0_1z = | in_data[22:7];
  assign celloutsig_0_30z = | celloutsig_0_6z[3:1];
  assign celloutsig_1_16z = ^ { in_data[159:157], celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z - { in_data[178:177], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z } - { in_data[114:110], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_2z[2], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z } - { celloutsig_1_7z[4], celloutsig_1_5z };
  assign celloutsig_0_9z = in_data[41:29] - { celloutsig_0_0z[6:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_24z = celloutsig_0_20z[9:7] - celloutsig_0_0z[13:11];
  assign celloutsig_1_1z = in_data[170:168] ~^ { in_data[118:117], celloutsig_1_0z };
  assign celloutsig_0_6z = in_data[40:35] ~^ in_data[22:17];
  assign celloutsig_1_10z = in_data[120:115] ~^ celloutsig_1_5z[7:2];
  assign celloutsig_0_13z = { celloutsig_0_9z[6:2], celloutsig_0_3z, celloutsig_0_8z } ~^ { in_data[83:81], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_12z[10:6], celloutsig_0_10z, celloutsig_0_3z } ~^ { celloutsig_0_2z[3:2], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_31z = { celloutsig_0_27z[2], celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_7z } ~^ celloutsig_0_15z[6:1];
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_11z[8:4], celloutsig_1_16z, celloutsig_1_13z };
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_17z = in_data[28:23];
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 17'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_2z = celloutsig_0_0z[17:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 15'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_27z = { celloutsig_0_17z[5:3], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_15z[13:1] = celloutsig_0_2z[15:3] ~^ celloutsig_0_0z[22:10];
  assign celloutsig_0_15z[0] = 1'h1;
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
