{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667948635349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667948635349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 20:03:55 2022 " "Processing started: Tue Nov 08 20:03:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667948635349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948635349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traba_2 -c traba_2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off traba_2 -c traba_2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948635349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667948636562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667948636563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traba_2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traba_2_top-traba_2_top " "Found design unit 1: traba_2_top-traba_2_top" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652819 ""} { "Info" "ISGN_ENTITY_NAME" "1 traba_2_top " "Found entity 1: traba_2_top" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948652819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traba_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traba_2-traba_2 " "Found design unit 1: traba_2-traba_2" {  } { { "traba_2.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652823 ""} { "Info" "ISGN_ENTITY_NAME" "1 traba_2 " "Found entity 1: traba_2" {  } { { "traba_2.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948652823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro-synchro " "Found design unit 1: synchro-synchro" {  } { { "synchro.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/synchro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652828 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchro " "Found entity 1: synchro" {  } { { "synchro.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/synchro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948652828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce " "Found design unit 1: debounce-debounce" {  } { { "debounce.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652832 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948652832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652837 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948652837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-buzzer " "Found design unit 1: buzzer-buzzer" {  } { { "buzzer.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/buzzer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652842 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/buzzer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667948652842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948652842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traba_2_top " "Elaborating entity \"traba_2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667948652902 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "buzzer_en traba_2_top.vhd(40) " "VHDL Signal Declaration warning at traba_2_top.vhd(40): used implicit default value for signal \"buzzer_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667948652961 "|traba_2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prime_o traba_2_top.vhd(42) " "Verilog HDL or VHDL warning at traba_2_top.vhd(42): object \"prime_o\" assigned a value but never read" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667948652961 "|traba_2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_o traba_2_top.vhd(43) " "Verilog HDL or VHDL warning at traba_2_top.vhd(43): object \"valid_o\" assigned a value but never read" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667948652961 "|traba_2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "buzzer_control traba_2_top.vhd(45) " "VHDL Signal Declaration warning at traba_2_top.vhd(45): used implicit default value for signal \"buzzer_control\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667948652961 "|traba_2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buzzer_control_o traba_2_top.vhd(46) " "Verilog HDL or VHDL warning at traba_2_top.vhd(46): object \"buzzer_control_o\" assigned a value but never read" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667948652961 "|traba_2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "div traba_2_top.vhd(53) " "VHDL Signal Declaration warning at traba_2_top.vhd(53): used implicit default value for signal \"div\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667948652961 "|traba_2_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchro synchro:synchro1_btn " "Elaborating entity \"synchro\" for hierarchy \"synchro:synchro1_btn\"" {  } { { "traba_2_top.vhd" "synchro1_btn" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667948652962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traba_2 traba_2:traba_2 " "Elaborating entity \"traba_2\" for hierarchy \"traba_2:traba_2\"" {  } { { "traba_2_top.vhd" "traba_2" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667948652967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_1\"" {  } { { "traba_2_top.vhd" "debounce_1" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667948652984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:buzzer " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:buzzer\"" {  } { { "traba_2_top.vhd" "buzzer" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667948652989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:controle " "Elaborating entity \"controle\" for hierarchy \"controle:controle\"" {  } { { "traba_2_top.vhd" "controle" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667948653012 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "div controle.vhd(25) " "VHDL Signal Declaration warning at controle.vhd(25): used implicit default value for signal \"div\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667948653013 "|traba_2_top|controle:controle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led controle.vhd(26) " "VHDL Signal Declaration warning at controle.vhd(26): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667948653013 "|traba_2_top|controle:controle"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en_i controle.vhd(31) " "VHDL Signal Declaration warning at controle.vhd(31): used implicit default value for signal \"en_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667948653013 "|traba_2_top|controle:controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid_o controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"valid_o\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1667948653015 "|traba_2_top|controle:controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_o controle.vhd(37) " "Inferred latch for \"valid_o\" at controle.vhd(37)" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948653016 "|traba_2_top|controle:controle"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "prime_o controle.vhd(87) " "Can't resolve multiple constant drivers for net \"prime_o\" at controle.vhd(87)" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 87 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948653017 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "controle.vhd(39) " "Constant driver at controle.vhd(39)" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 39 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948653017 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "valid_o controle.vhd(87) " "Can't resolve multiple constant drivers for net \"valid_o\" at controle.vhd(87)" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 87 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948653017 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "controle.vhd(37) " "Constant driver at controle.vhd(37)" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 37 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948653017 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "controle:controle " "Can't elaborate user hierarchy \"controle:controle\"" {  } { { "traba_2_top.vhd" "controle" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 162 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667948653017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667948653245 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 08 20:04:13 2022 " "Processing ended: Tue Nov 08 20:04:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667948653245 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667948653245 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667948653245 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948653245 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667948654007 ""}
