@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: MT529 :"/home/ted4152/Winter24/FPGA/387Final/implmentation/jack-commits/IQRead.sv":51:4:51:12|Found inferred clock iq_read|clock which controls 35 sequential elements including q_data_out_1[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
