{"Ibrahim N. Hajj": [0, ["Maximum Current Estimation in CMOS Circuits", ["Harish Kriplani", "Farid N. Najm", "Ibrahim N. Hajj"], "http://portal.acm.org/citation.cfm?id=113938.113937", 6, "dac", 1992]], "Resve A. Saleh": [0, ["Incremental Circuit Simulation Using Waveform Relaxation", ["Yun-Cheng Ju", "Resve A. Saleh"], "http://portal.acm.org/citation.cfm?id=113938.113936", 4, "dac", 1992], ["Exact Evaluation of Diagnostic Test Resolution", ["Ken Kubiak", "Steven Parkes", "W. Kent Fuchs", "Resve A. Saleh"], "http://portal.acm.org/citation.cfm?id=113938.149484", 6, "dac", 1992]], "Albert E. Ruehli": [0, ["Parallel Waveform Relaxation of Circuits with Global Feedback Loops", ["T. A. Johnson", "Albert E. Ruehli"], "http://portal.acm.org/citation.cfm?id=113938.113935", 4, "dac", 1992]], "Hi-Keung Tony Ma": [0, ["On the Over-Specification Problem in Sequential ATPG Algorithms", ["Kwang-Ting Cheng", "Hi-Keung Tony Ma"], "http://portal.acm.org/citation.cfm?id=113938.113933", 6, "dac", 1992]], "David T. Miller": [0, ["Freeze!: A New Approach for Testing Sequential Circuits", ["Miron Abramovici", "Krishna B. Rajan", "David T. Miller"], "http://portal.acm.org/citation.cfm?id=113938.113932", 4, "dac", 1992]], "Melvin A. Breuer": [0, ["SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits", ["Kuen-Jong Lee", "Charles Njinda", "Melvin A. Breuer"], "http://portal.acm.org/citation.cfm?id=113938.113931", 4, "dac", 1992]], "Marek A. Perkowski": [0, ["Fast Exact and Quasi-Minimal Minimization of Highly Testable Fixed-Polarity AND/XOR Canonical Networks", ["Andisheh Sarabi", "Marek A. Perkowski"], "http://portal.acm.org/citation.cfm?id=113938.113930", 6, "dac", 1992]], "Jean Christophe Madre": [0, ["Implicit and Incremental Computation of Primes and Essential Primes of Boolean Functions", ["Olivier Coudert", "Jean Christophe Madre"], "http://portal.acm.org/citation.cfm?id=113938.113929", 4, "dac", 1992], ["Symbolic Prime Generation for Multiple-Valued Functions", ["Bill Lin", "Olivier Coudert", "Jean Christophe Madre"], "http://portal.acm.org/citation.cfm?id=113938.110437", 5, "dac", 1992]], "Ewald Detjens": [0, ["FPGA Design Principles (A Tutorial)", ["Dwight D. Hill", "Ewald Detjens"], "http://portal.acm.org/citation.cfm?id=113938.110435", 2, "dac", 1992]], "Andrew B. Kahng": [8.938514595158153e-09, ["Net Partitions Yield Better Module Partitions", ["Jason Cong", "Lars W. Hagen", "Andrew B. Kahng"], "http://portal.acm.org/citation.cfm?id=113938.110434", 6, "dac", 1992]], "Ren-Song Tsay": [0, ["Performance-Driven System Partitioning on Multi-Chip Modules", ["Minshine Shih", "Ernest S. Kuh", "Ren-Song Tsay"], "http://portal.acm.org/citation.cfm?id=113938.110432", 4, "dac", 1992]], "Paul M. Chau": [0, ["A Wire Length Estimation Technique Utilizing Neighborhood Density Equations", ["Takeo Hamada", "Chung-Kuan Cheng", "Paul M. Chau"], "http://portal.acm.org/citation.cfm?id=113938.110431", 5, "dac", 1992]], "D. F. Wong": [0, ["A Graph Theoretic Technique to Speed up Floorplan Area Optimization", ["Ting-Chi Wang", "D. F. Wong"], "http://portal.acm.org/citation.cfm?id=113938.110429", 7, "dac", 1992]], "Bhargab B. Bhattacharya": [0, ["Canonical Embedding of Rectangular Duals with Applications to VLSI Floorplanning", ["Susmita Sur-Kolay", "Bhargab B. Bhattacharya"], "http://portal.acm.org/citation.cfm?id=113938.110428", 6, "dac", 1992]], "Donald O. Pederson": [0, ["Simulating Lossy Interconnect with High Frequency Nonidealities in Linear Time", ["Jaijeet S. Roychowdhury", "A. Richard Newton", "Donald O. Pederson"], "http://portal.acm.org/citation.cfm?id=113938.110427", 6, "dac", 1992]], "Ernest S. Kuh": [0, ["Transient Simulation of Lossy Interconnect", ["Shen Lin", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=113938.110426", 6, "dac", 1992], ["Power and Ground Network Topology Optimization for Cell Based VLSIs", ["Takashi Mitsuhashi", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=113938.149624", 6, "dac", 1992], ["FARM: An Efficient Feed-Through Pin Assignment Algorithm", ["Xianlong Hong", "Jin Huang", "Chung-Kuan Cheng", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=113938.149625", 6, "dac", 1992]], "Ronald A. Rohrer": [0, ["AWESpice: A General Tool for the Accurate and Efficient Simulation of Interconnect Problems", ["Vivek Raghavan", "J. Eric Bracken", "Ronald A. Rohrer"], "http://portal.acm.org/citation.cfm?id=113938.110425", 6, "dac", 1992], ["AWEsymbolic: Compiled Analysis of Linear(ized) Circuits using Asymptotic Waveform Evaluation", ["John Y. Lee", "Ronald A. Rohrer"], "http://portal.acm.org/citation.cfm?id=113938.149409", 6, "dac", 1992]], "J. White": [0, ["A Boundary-Element Approach to Transient simulation of Three-Dimensional Integrated Circuit Interconnect", ["David D. Ling", "S. Kim", "J. White"], "http://portal.acm.org/citation.cfm?id=113938.110423", 6, "dac", 1992]], "Christos A. Papachristou": [0, ["Move Frame Scheduling and Mixed Scheduling-Allocation for the Automated Synthesis of Digital Systems", ["Mehrdad Nourani", "Christos A. Papachristou"], "http://portal.acm.org/citation.cfm?id=113938.110421", 7, "dac", 1992]], "Rajiv Jain": [0, ["Representing Conditional Branches for High-Level Synthesis Applications", ["Minjoong Rim", "Rajiv Jain"], "http://portal.acm.org/citation.cfm?id=113938.110381", 6, "dac", 1992]], "Hirohito Tanaka": [0, ["Global Scheduling Independent of Control Dependencies Based on Condition Vectors", ["Kazutoshi Wakabayashi", "Hirohito Tanaka"], "http://portal.acm.org/citation.cfm?id=113938.110380", 4, "dac", 1992]], "Catherine H. Gebotys": [0, ["Optimal Scheduling and Allocation of Embedded VLSI Chips", ["Catherine H. Gebotys"], "http://portal.acm.org/citation.cfm?id=113938.110377", 4, "dac", 1992]], "Renato De Leone": [0, ["Optimal Allocation and Binding in High-Level Synthesis", ["Minjoong Rim", "Rajiv Jain", "Renato De Leone"], "http://portal.acm.org/citation.cfm?id=113938.110375", 4, "dac", 1992]], "Hugo De Man": [0, ["Time Constrained Allocation and Assignment Techniques for High Throughput Signal Processing", ["Werner Geurts", "Francky Catthoor", "Hugo De Man"], "http://portal.acm.org/citation.cfm?id=113938.110373", 4, "dac", 1992]], "Peter Hillen": [0, ["Is Technology-Independent Design Really Practical? (Panel Abstract)", ["Peter Hillen"], "http://portal.acm.org/citation.cfm?id=113938.110371", 0, "dac", 1992]], "Stephen G. Tell": [0, ["An Engineering Environment for Hardware/Software Co-Simulation", ["David Becker", "Raj K. Singh", "Stephen G. Tell"], "http://portal.acm.org/citation.cfm?id=113938.110367", 6, "dac", 1992]], "Alvin M. Despain": [0, ["High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers", ["Ing-Jer Huang", "Alvin M. Despain"], "http://portal.acm.org/citation.cfm?id=113938.110366", 6, "dac", 1992], ["Application-Driven Design Automation for Microprocessor Design", ["Iksoo Pyo", "Ching-Long Su", "Ing-Jer Huang", "Kuo-Rueih Pan", "Yong-Seon Koh", "Chi-Ying Tsui", "Hsu-Tsun Chen", "Gino Cheng", "Shihming Liu", "Shiqun Wu", "Alvin M. Despain"], "https://dl.acm.org/citation.cfm?id=149622", 6, "dac", 1992]], "Janak H. Patel": [0, ["APT: An Area-Performance-Testability Driven Placement Algorithm", ["Sungho Kim", "Prithviraj Banerjee", "Vivek Chickermane", "Janak H. Patel"], "http://portal.acm.org/citation.cfm?id=113938.110364", 6, "dac", 1992], ["Hierarchical Test Generation under Intensive Global Functional Constraints", ["Jaushin Lee", "Janak H. Patel"], "http://portal.acm.org/citation.cfm?id=113938.149433", 6, "dac", 1992]], "C. L. Liu": [0, ["A Performance Driven Macro-Cell Placement Algorithm", ["Tong Gao", "Pravin M. Vaidya", "C. L. Liu"], "http://portal.acm.org/citation.cfm?id=113938.119627", 6, "dac", 1992]], "Eugene Shragowitz": [0, ["Fuzzy Logic Approach to Placement Problem", ["Rung-Bin Lin", "Eugene Shragowitz"], "http://portal.acm.org/citation.cfm?id=113938.119626", 6, "dac", 1992]], "Vishwani D. Agrawal": [0, ["Delay Fault Test Generation for Scan/Hold Circuits Using Boolean Expressions", ["Debashis Bhattacharya", "Prathima Agrawal", "Vishwani D. Agrawal"], "http://portal.acm.org/citation.cfm?id=113938.119386", 6, "dac", 1992], ["Finite State Machine Synthesis with Fault Tolerant Test Function", ["Srimat T. Chakradhar", "Suman Kanjilal", "Vishwani D. Agrawal"], "http://portal.acm.org/citation.cfm?id=113938.149630", 6, "dac", 1992]], "Michael L. Bushnell": [0, ["Delay Fault Models and Test Generation for Random Logic Sequential Circuits", ["Tapan J. Chakraborty", "Vishwani D. Agrawal", "Michael L. Bushnell"], "http://portal.acm.org/citation.cfm?id=113938.117295", 8, "dac", 1992]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation", ["Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.110359", 4, "dac", 1992], ["Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited", ["Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.149425", 4, "dac", 1992], ["An Improved Synthesis Algorithm for Multiplexor-Based PGA's", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.149498", 7, "dac", 1992], ["On the Temporal Equivalence of Sequential Circuits", ["Narendra V. Shenoy", "Kanwar Jit Singh", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.149549", 5, "dac", 1992], ["Solving the State Assignment Problem for Signal Transition Graphs", ["Luciano Lavagno", "Cho W. Moon", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "http://portal.acm.org/citation.cfm?id=113938.149631", 5, "dac", 1992]], "Sudhakar M. Reddy": [0, ["At-Speed Delay Testing of Synchronous Sequential Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "http://portal.acm.org/citation.cfm?id=113938.110356", 5, "dac", 1992], ["On Efficient Concurrent Fault Simulation for Synchronous Sequential Circuits", ["Dong-Ho Lee", "Sudhakar M. Reddy"], "http://portal.acm.org/citation.cfm?id=113938.149476", 5, "dac", 1992]], "Ephrem Wu": [2.1442271957994308e-07, ["The Princeton University Behavioral Synthesis System", ["Wayne H. Wolf", "Andres Takach", "Chun-Yao Huang", "Richard Manno", "Ephrem Wu"], "http://portal.acm.org/citation.cfm?id=113938.149395", 6, "dac", 1992]], "Peter Duzy": [0, ["High-Level Synthesis from VHDL with Exact Timing Constraints", ["A. Stoll", "Peter Duzy"], "http://portal.acm.org/citation.cfm?id=113938.149396", 6, "dac", 1992]], "Forrest Brewer": [0, ["Synthesis from Production-Based Specifications", ["Andrew Seawright", "Forrest Brewer"], "http://portal.acm.org/citation.cfm?id=113938.149397", 6, "dac", 1992]], "Ronald Collet": [0, ["Which ASIC Technology Will Dominate the 1990's (Panel Abstract)", ["Ronald Collet"], "https://dl.acm.org/citation.cfm?id=149399", 0, "dac", 1992], ["Design and Integration Services (Panel Abstract)", ["Ronald Collet"], "https://dl.acm.org/citation.cfm?id=149566", 0, "dac", 1992]], "Michel S. Nakhla": [0, ["Generalized Moment-Matching Methods for Transient Analysis of Interconnect Networks", ["Eli Chiprout", "Michel S. Nakhla"], "http://portal.acm.org/citation.cfm?id=113938.149401", 6, "dac", 1992]], "Lawrence T. Pillage": [0, ["On the Stability of Moment-Matching Approximations in Asymptotic Waveform Evaluation", ["Demos F. Anastasakis", "Nanda Gopal", "Seok-Yoon Kim", "Lawrence T. Pillage"], "http://portal.acm.org/citation.cfm?id=113938.149405", 6, "dac", 1992]], "Daniel Gajski": [0, ["Specification Partitioning for System Design", ["Frank Vahid", "Daniel Gajski"], "http://portal.acm.org/citation.cfm?id=113938.149411", 6, "dac", 1992], ["Functional Synthesis Using Area and Delay Optimization", ["Elke A. Rundensteiner", "Daniel Gajski"], "http://portal.acm.org/citation.cfm?id=113938.149451", 6, "dac", 1992]], "Giovanni De Micheli": [0, ["Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components", ["Rajesh K. Gupta", "Claudionor Jose Nunes Coelho Jr.", "Giovanni De Micheli"], "http://portal.acm.org/citation.cfm?id=113938.149413", 6, "dac", 1992], ["Recurrence Equations and the Optimization of Synchronous Logic Circuits", ["Maurizio Damiani", "Giovanni De Micheli"], "http://portal.acm.org/citation.cfm?id=113938.149629", 6, "dac", 1992]], "Alice C. Parker": [0, ["High-Level Synthesis with Pin Constraints for Multiple-Chip Designs", ["Yung-Hua Hung", "Alice C. Parker"], "http://portal.acm.org/citation.cfm?id=113938.149415", 4, "dac", 1992]], "Fadi J. Kurdahi": [0, ["Partitioning by Regularity Extraction", ["D. Sreenivasa Rao", "Fadi J. Kurdahi"], "http://portal.acm.org/citation.cfm?id=113938.149419", 4, "dac", 1992]], "P. A. Subrahmanyam": [0, ["A Path-Oriented Approach for Reducing Hazards in Asynchronous Designs", ["Meng-Lin Yu", "P. A. Subrahmanyam"], "http://portal.acm.org/citation.cfm?id=113938.149423", 6, "dac", 1992]], "Siu-Wing Cheng": [0, ["Circuit Enhancement by Eliminating Long False Paths", ["Hsi-Chuan Chen", "David Hung-Chang Du", "Siu-Wing Cheng"], "http://portal.acm.org/citation.cfm?id=113938.149427", 4, "dac", 1992]], "Jacob White": [0, ["Estimation of Average Switching Activity in Combinational and Sequential Circuits", ["Abhijit Ghosh", "Srinivas Devadas", "Kurt Keutzer", "Jacob White"], "http://portal.acm.org/citation.cfm?id=113938.149428", 7, "dac", 1992], ["Multipole-Accelerated 3-D Capacitance Extraction Algorithms for Structures with Conformal Dielectrics", ["Keith Nabors", "Jacob White"], "http://portal.acm.org/citation.cfm?id=113938.149686", 6, "dac", 1992]], "William Lattin": [0, ["Why Data Models Will Become the Fastest Growing Segment of the EDA Market (Panel Abstract)", ["William Lattin"], "http://portal.acm.org/citation.cfm?id=113938.149430", 0, "dac", 1992]], "Marc Boumedine": [0, ["A Methodology to Reduce the Computational Cost of Behavioral Test Pattern Generation", ["Jean Francois Santucci", "Gerard Dray", "Norbert Giambiasi", "Marc Boumedine"], "http://portal.acm.org/citation.cfm?id=113938.149434", 6, "dac", 1992]], "Magdy S. Abadir": [0, ["Automatic Test Knowledge Extraction from VHDL (ATKET)", ["Praveen Vishakantaiah", "Jacob A. Abraham", "Magdy S. Abadir"], "http://portal.acm.org/citation.cfm?id=113938.149442", 6, "dac", 1992]], "John A. Nestor": [0, ["Data Path Allocation using an Extended Binding Model", ["Ganesh Krishnamoorthy", "John A. Nestor"], "http://portal.acm.org/citation.cfm?id=113938.149445", 6, "dac", 1992]], "Dennis Fogg": [0, ["ISIS: A System for Performance Driven Resource Sharing", ["Brent Gregory", "Don MacMillen", "Dennis Fogg"], "http://portal.acm.org/citation.cfm?id=113938.149448", 6, "dac", 1992]], "Rick Potter": [0, ["Why it doesn't work for CAD (Panel Abstract)", ["Rick Potter"], "http://portal.acm.org/citation.cfm?id=113938.149453", 0, "dac", 1992]], "Gerry Langeler": [0, ["Directions to Watch in Design Technology (Tutorial Abstract)", ["Gerry Langeler"], "http://portal.acm.org/citation.cfm?id=113938.149455", 0, "dac", 1992]], "David Cooke": [0, ["Hcompare: A Hierarchical Netlist Comparison Program", ["Pradeep Batra", "David Cooke"], "http://portal.acm.org/citation.cfm?id=113938.149458", 6, "dac", 1992]], "Georg Peltz": [0, ["An Interpreter for General Netlist Design Rule Checking", ["Georg Peltz"], "https://dl.acm.org/citation.cfm?id=149465", 6, "dac", 1992]], "Ravi Varadarajan": [0, ["Hierarchical Pitchmatching Compaction Using Minimum Design", ["Cyrus Bamji", "Ravi Varadarajan"], "http://portal.acm.org/citation.cfm?id=113938.149468", 7, "dac", 1992]], "David G. Boyer": [0, ["Process Independent Constraint Graph Compaction", ["David G. Boyer"], "http://portal.acm.org/citation.cfm?id=113938.149470", 5, "dac", 1992]], "Hyunchul Shin": [0.999739021062851, ["A New Hierarchical Layout Compactor Using Simplified Graph Models", ["Wonjong Kim", "Joohack Lee", "Hyunchul Shin"], "http://portal.acm.org/citation.cfm?id=113938.149473", 4, "dac", 1992]], "Prathima Agrawal": [0, ["Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers", ["Soumitra Bose", "Prathima Agrawal"], "http://portal.acm.org/citation.cfm?id=113938.149479", 4, "dac", 1992]], "Dong Sam Ha": [0.8138713240623474, ["HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits", ["Hyung Ki Lee", "Dong Sam Ha"], "http://portal.acm.org/citation.cfm?id=113938.149481", 5, "dac", 1992]], "Sarma Sastry": [0, ["On the Distribution of Fault Coverage and Test length in Random Testing of Combinational Circuits", ["Amitava Majumdar", "Sarma Sastry"], "http://portal.acm.org/citation.cfm?id=113938.149485", 6, "dac", 1992], ["Edge-Valued Binary Decision Diagrams for Multi-Level Hierarchical Verification", ["Yung-Te Lai", "Sarma Sastry"], "http://portal.acm.org/citation.cfm?id=113938.149642", 6, "dac", 1992]], "Minsheng Liu": [0, ["Algorithms for Current Monitor Based Diagnosis of Bridging and Leakage Faults", ["Sreejit Chakravarty", "Minsheng Liu"], "http://portal.acm.org/citation.cfm?id=113938.149486", 4, "dac", 1992]], "Serge Pravossoudovitch": [0, ["A Novel Approach to Delay-Fault Diagnosis", ["Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch"], "http://portal.acm.org/citation.cfm?id=113938.149488", 4, "dac", 1992]], "Jonathan Rose": [0, ["TEMPT: Technology Mapping for the Exploration of FPGA Architectures with Hard-Wired Connections", ["Kevin Chung", "Jonathan Rose"], "http://portal.acm.org/citation.cfm?id=113938.149490", 7, "dac", 1992]], "Donald E. Thomas": [0, ["Area and Delay Mapping for Table-Look-Up Based Field Programmable Gate Arrays", ["Prashant Sawkar", "Donald E. Thomas"], "http://portal.acm.org/citation.cfm?id=113938.149494", 6, "dac", 1992]], "Michael Hermann": [0, ["Characterization of Boolean Functions for Rapid Matching in FPGA Technology Mapping", ["Ulf Schlichtmann", "Franc Brglez", "Michael Hermann"], "http://portal.acm.org/citation.cfm?id=113938.149496", 6, "dac", 1992]], "Steve Sapiro": [0, ["Acquiring and Maintaining State-of-the-Art DA Systems", ["Patrick M. Hefferan", "Steve Sapiro"], "http://portal.acm.org/citation.cfm?id=113938.149501", 6, "dac", 1992]], "Kwok Eng": [0, ["Analyzing Cycle Stealing on Synchronous Circuits with Level-Sensitive Latches", ["Ichiang Lin", "John A. Ludwig", "Kwok Eng"], "http://portal.acm.org/citation.cfm?id=113938.149504", 6, "dac", 1992]], "Thomas G. Szymanski": [0, ["Computing Optimal Clock Schedules", ["Thomas G. Szymanski"], "http://portal.acm.org/citation.cfm?id=113938.149547", 6, "dac", 1992]], "Gaetano Borriello": [0, ["An Approach to Symbolic Timing Verification", ["Tod Amon", "Gaetano Borriello"], "http://portal.acm.org/citation.cfm?id=113938.149551", 4, "dac", 1992]], "David C. Luckham": [0, ["Validating Discrete Event Simulations Using Event Pattern Mappings", ["Benoit A. Gennart", "David C. Luckham"], "http://portal.acm.org/citation.cfm?id=113938.149552", 6, "dac", 1992]], "Peter M. Maurer": [0, ["Two New Techniques for Compiled Multi-Delay Logic Simulation", ["Yun Sik Lee", "Peter M. Maurer"], "http://portal.acm.org/citation.cfm?id=113938.149555", 4, "dac", 1992]], "Larry G. Jones": [0, ["Zero Delay versus Positive Delay in an Incremental Switch-Level Simulator", ["Larry G. Jones"], "http://portal.acm.org/citation.cfm?id=113938.149558", 4, "dac", 1992]], "Fumiyasu Hirose": [0, ["Performance Evaluation of an Event-Driven Logic Simulation Machine", ["Fumiyasu Hirose"], "http://portal.acm.org/citation.cfm?id=113938.149560", 4, "dac", 1992]], "Gary S. Ditlow": [0, ["HLSIM - A New Hierarchical Logic Simulator and Netlist Converter", ["David A. Zein", "Oliver P. Engel", "Gary S. Ditlow"], "http://portal.acm.org/citation.cfm?id=113938.149561", 6, "dac", 1992]], "Wen-Zen Shen": [0, ["Coalgebraic Division for Multilevel Logic Synthesis", ["Wen-Jun Hsu", "Wen-Zen Shen"], "http://portal.acm.org/citation.cfm?id=113938.149562", 5, "dac", 1992]], "Masahiro Fujita": [0, ["Efficient Sum-to-One Subsets Algorithm for Logic Optimization", ["Kuang-Chien Chen", "Masahiro Fujita"], "http://portal.acm.org/citation.cfm?id=113938.149563", 6, "dac", 1992]], "Abdul A. Malik": [0, ["Optimization of Primitive Gate Networks Using Multiple Output Two-Level Minimization", ["Abdul A. Malik"], "http://portal.acm.org/citation.cfm?id=113938.149564", 5, "dac", 1992]], "John P. Hayes": [0, ["Test-Set Preserving Logic Transformations", ["Michael J. Batek", "John P. Hayes"], "http://portal.acm.org/citation.cfm?id=113938.149565", 5, "dac", 1992]], "Hansruedi Heeb": [0, ["Challenges and Advances in Electrical Interconnect Analysis", ["Albert E. Ruehli", "Hansruedi Heeb"], "http://portal.acm.org/citation.cfm?id=113938.149567", 6, "dac", 1992]], "Tom Mills": [0, ["Tools to Aid in Wiring Rule Generation for High Speed Interconnects", ["Paul D. Franzon", "Slobodan Simovich", "Michael B. Steer", "Mark Basel", "Sharad Mehrotra", "Tom Mills"], "http://portal.acm.org/citation.cfm?id=113938.149568", 6, "dac", 1992]], "Soo-Young Oh": [0.9948376417160034, ["IPDA: Interconnect Performance Design Assistant", ["Norman H. Chang", "Keh-Jeng Chang", "John Leo", "Ken Lee", "Soo-Young Oh"], "http://portal.acm.org/citation.cfm?id=113938.149569", 6, "dac", 1992]], "Sartaj Sahni": [0, ["On the Circuit Implementation Problem", ["Wing Ning Li", "Andrew Lim", "Prathima Agrawal", "Sartaj Sahni"], "http://portal.acm.org/citation.cfm?id=113938.149570", 6, "dac", 1992]], "David J. Geiger": [0, ["BDDMAP: A Technology Mapper Based on a New Covering Algorithm", ["David S. Kung", "Robert F. Damiano", "Theresa A. Nix", "David J. Geiger"], "http://portal.acm.org/citation.cfm?id=113938.149571", 4, "dac", 1992]], "John P. Fishburn": [0, ["LATTIS: An Iterative Speedup Heuristic for Mapped Logic", ["John P. Fishburn"], "http://portal.acm.org/citation.cfm?id=113938.149572", 4, "dac", 1992]], "Massoud Pedram": [0, ["A Near Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints", ["Kamal Chaudhary", "Massoud Pedram"], "http://portal.acm.org/citation.cfm?id=113938.149573", 7, "dac", 1992]], "Arny Goldfein": [0, ["Why is Today's CAD Inadequate for Designing Tomorrow's Computers (Panel Abstract)", ["Arny Goldfein"], "http://portal.acm.org/citation.cfm?id=113938.149574", 0, "dac", 1992]], "Stephen W. Director": [0, ["Design Process Management for CAD Frameworks", ["Margarida F. Jacome", "Stephen W. Director"], "http://portal.acm.org/citation.cfm?id=113938.149575", 6, "dac", 1992]], "Julius Etzl": [0, ["Automated Design Decision Support System", ["Robert Beggs", "John Sawaya", "Catharine Ciric", "Julius Etzl"], "http://portal.acm.org/citation.cfm?id=113938.149577", 6, "dac", 1992]], "Jan-Ming Ho": [0, ["Zero Skew Clock Net Routing", ["Ting-Hai Chao", "Yu-Chin Hsu", "Jan-Ming Ho"], "http://portal.acm.org/citation.cfm?id=113938.149623", 6, "dac", 1992]], "Jon Frankle": [0, ["Iterative and Adaptive Slack Allocation for Performance-Driven Layout and FPGA Routing", ["Jon Frankle"], "http://portal.acm.org/citation.cfm?id=113938.149626", 7, "dac", 1992]], "Andrew Lim": [8.938514595158153e-09, ["The Role of Long and Short Paths in Circuit Performance Optimization", ["Siu-Wing Cheng", "Hsi-Chuan Chen", "David Hung-Chang Du", "Andrew Lim"], "http://portal.acm.org/citation.cfm?id=113938.149627", 6, "dac", 1992]], "Albert R. Wang": [1.3879512122949578e-11, ["Certified Timing Verification and the Transition Delay of a Logic Circuit", ["Srinivas Devadas", "Kurt Keutzer", "Sharad Malik", "Albert R. Wang"], "http://portal.acm.org/citation.cfm?id=113938.149628", 7, "dac", 1992]], "Kwang-Ting Cheng": [0, ["State Assignment Using Input/Output Functions", ["Irith Pomeranz", "Kwang-Ting Cheng"], "http://portal.acm.org/citation.cfm?id=113938.149632", 5, "dac", 1992]], "L. Lanzo": [0, ["Frameworks - User's Perspective (Panel Abstract)", ["L. Lanzo"], "http://portal.acm.org/citation.cfm?id=113938.149633", 0, "dac", 1992]], "Shian-Lang Lee": [1.3225859074594837e-08, ["A New Efficient Approach to Multilayer Channel Routing Problem", ["Sung-Chuan Fang", "Wu-Shiung Feng", "Shian-Lang Lee"], "http://portal.acm.org/citation.cfm?id=113938.149634", 6, "dac", 1992]], "Takeshi Yoshimura": [0, ["A Multi-Layer Channel Router with New Style of Over-the-Cell Routing", ["Takashi Fujii", "Yoko Mima", "Tsuneo Matsuda", "Takeshi Yoshimura"], "http://portal.acm.org/citation.cfm?id=113938.149635", 4, "dac", 1992]], "Tai-Tsung Ho": [0, ["New Models for Four- and Five-Layer Channel Routing", ["Tai-Tsung Ho"], "http://portal.acm.org/citation.cfm?id=113938.149636", 5, "dac", 1992]], "C. Y. Roger Chen": [0, ["A Pin Permutation Algorithm for Improving Over-the-Cell Channel Routing", ["Cliff Yungchin Hou", "C. Y. Roger Chen"], "http://portal.acm.org/citation.cfm?id=113938.149637", 6, "dac", 1992]], "Majid Sarrafzadeh": [0, ["Over-the-Cell Channel Routing for High Performance Circuits", ["Sivakumar Natarajan", "Naveed A. Sherwani", "Nancy D. Holmes", "Majid Sarrafzadeh"], "http://portal.acm.org/citation.cfm?id=113938.149639", 4, "dac", 1992], ["Over-the-Cell Routers for New Cell Model", ["Bo Wu", "Naveed A. Sherwani", "Nancy D. Holmes", "Majid Sarrafzadeh"], "http://portal.acm.org/citation.cfm?id=113938.149640", 4, "dac", 1992]], "Matteo Sonza Reorda": [0, ["A New Model for Improving symbolic Product Machine Traversal", ["Gianpiero Cabodi", "Paolo Camurati", "Fulvio Corno", "Silvano Gai", "Paolo Prinetto", "Matteo Sonza Reorda"], "http://portal.acm.org/citation.cfm?id=113938.149643", 6, "dac", 1992]], "Gary D. Hachtel": [0, ["Exact Calculation of Synchronization Sequences Based on Binary Decision Diagrams", ["Carl Pixley", "Seh-Woong Jeong", "Gary D. Hachtel"], "http://portal.acm.org/citation.cfm?id=113938.149645", 4, "dac", 1992]], "Don E. Ross": [0, ["Functional Approaches to Generating Orderings for Efficient Symbolic Representations", ["M. Ray Mercer", "Rohit Kapur", "Don E. Ross"], "http://portal.acm.org/citation.cfm?id=113938.149646", 4, "dac", 1992]], "Fabio Somenzi": [0, ["Inductive Verification of Iterative Systems", ["June-Kyung Rho", "Fabio Somenzi"], "http://portal.acm.org/citation.cfm?id=113938.149647", 6, "dac", 1992]], "William P. Birmingham": [0, ["The Automatic Generation of Bus-Interface Models", ["Yew-Hong Leong", "William P. Birmingham"], "http://portal.acm.org/citation.cfm?id=113938.149649", 4, "dac", 1992]], "Barry M. Pangrle": [0, ["Superpipelined Control and Data Path Synthesis", ["Usha Prabhu", "Barry M. Pangrle"], "http://portal.acm.org/citation.cfm?id=113938.149650", 6, "dac", 1992]], "Ranga Vemuri": [0, ["Distributed Design-Space Exploration for High-Level Synthesis Systems", ["Rajiv Dutta", "Jayanta Roy", "Ranga Vemuri"], "http://portal.acm.org/citation.cfm?id=113938.149651", 7, "dac", 1992]], "Jun Gu": [0.07243934646248817, ["An Efficient algorithm for Microword Length Minimization", ["Ruchir Puri", "Jun Gu"], "http://portal.acm.org/citation.cfm?id=113938.149655", 6, "dac", 1992]], "Andreas Kuehlmann": [0, ["Control Optimization in High-Level Synthesis Using Behavioral Don't Cares", ["Reinaldo A. Bergamaschi", "Donald A. Lobo", "Andreas Kuehlmann"], "http://portal.acm.org/citation.cfm?id=113938.149657", 5, "dac", 1992]], "Alex Orailoglu": [0, ["Transformation-Based High-Level Synthesis of Fault-Tolerant ASICs", ["Ramesh Karri", "Alex Orailoglu"], "http://portal.acm.org/citation.cfm?id=113938.149660", 4, "dac", 1992]], "Richard Goldman": [0, ["The Electronic Design Interchange Format EDIF: Present and Future", ["Hilary J. Kahn", "Richard Goldman"], "http://portal.acm.org/citation.cfm?id=113938.149663", 6, "dac", 1992]], "Todd J. Scallan": [0, ["CAD Framework Initiative - A User Perspective", ["Todd J. Scallan"], "http://portal.acm.org/citation.cfm?id=113938.149665", 4, "dac", 1992]], "Sumio Oguri": [0, ["An Efficient Routing Algorithm for SOG Cell Generation on a Dense Gate-Isolated Layout Style", ["Ryosuke Okuda", "Sumio Oguri"], "http://portal.acm.org/citation.cfm?id=113938.149670", 6, "dac", 1992]], "Stan Chow": [0, ["Routing Considerations in Symbolic Layout Synthesis", ["Youlin Liao", "Stan Chow"], "http://portal.acm.org/citation.cfm?id=113938.149672", 5, "dac", 1992]], "Mary Jane Irwin": [0, ["Experiments with a Performance Driven Module Generator", ["Soohong Kim", "Robert Michael Owens", "Mary Jane Irwin"], "http://portal.acm.org/citation.cfm?id=113938.149675", 4, "dac", 1992]], "Mikael Palczewski": [0, ["Plane Parallel a Maze Router and Its Application to FPGAs", ["Mikael Palczewski"], "http://portal.acm.org/citation.cfm?id=113938.149679", 7, "dac", 1992]], "Rob A. Rutenbar": [0, ["A Mixed-Integer Nonlinear Programming Approach to Analog Circuit Synthesis", ["Prabir C. Maulik", "L. Richard Carley", "Rob A. Rutenbar"], "http://portal.acm.org/citation.cfm?id=113938.149682", 6, "dac", 1992]], "Sung-Mo Kang": [0.8804953843355179, ["An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits", ["Abhijit Dharchoudhury", "Sung-Mo Kang"], "http://portal.acm.org/citation.cfm?id=113938.149684", 6, "dac", 1992]], "John P. Eurich": [0, ["The State of EDA Standards (Panel Abstract)", ["John P. Eurich"], "http://portal.acm.org/citation.cfm?id=113938.149689", 0, "dac", 1992]], "Charles A. Shaw": [0, ["Manufacturing Interface (Panel Abstract)", ["Charles A. Shaw"], "http://portal.acm.org/citation.cfm?id=113938.149693", 0, "dac", 1992]]}