Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/hwang/dev/sonic-lite/verilog/pll --output-directory=/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl/altera_clkctrl.html --report-file=sopcinfo:/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl.sopcinfo --report-file=cmp:/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl/altera_clkctrl.cmp --report-file=qip:/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl/synthesis/altera_clkctrl.qip --report-file=svd:/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl/synthesis/altera_clkctrl.svd --report-file=regmap:/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl/synthesis/altera_clkctrl.regmap --report-file=xml:/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl/altera_clkctrl.xml --report-file=debuginfo:/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl/synthesis/altera_clkctrl.debuginfo --system-info=DEVICE_FAMILY="Stratix V" --system-info=DEVICE=5SGXEA7N2F45C2 --system-info=DEVICE_SPEEDGRADE=2_H2 --component-file=/home/hwang/dev/sonic-lite/verilog/pll/altera_clkctrl.qsys --language=VERILOG
Progress: Loading pll/altera_clkctrl.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 14.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: altera_clkctrl.altclkctrl_0: Targeting device family: Stratix V.
: altera_clkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: altera_clkctrl.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: altera_clkctrl: Generating altera_clkctrl "altera_clkctrl" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity altera_clkctrl_altclkctrl_0.
Info: altclkctrl_0: "altera_clkctrl" instantiated altclkctrl "altclkctrl_0"
Info: altera_clkctrl: Done "altera_clkctrl" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
