|risc_pipelining
clk => clkk_1.IN1
clk => clkk_2.IN1
clk => clkk_3.IN1
clk => clkk_4.IN1
clk => controller:controller1.clk
clk => mem_addr_in[0].CLK
clk => mem_addr_in[1].CLK
clk => mem_addr_in[2].CLK
clk => mem_addr_in[3].CLK
clk => mem_addr_in[4].CLK
clk => mem_addr_in[5].CLK
clk => mem_addr_in[6].CLK
clk => mem_addr_in[7].CLK
clk => mem_addr_in[8].CLK
clk => mem_addr_in[9].CLK
clk => mem_addr_in[10].CLK
clk => mem_addr_in[11].CLK
clk => mem_addr_in[12].CLK
clk => mem_addr_in[13].CLK
clk => mem_addr_in[14].CLK
clk => mem_addr_in[15].CLK
clk => shifter:shifter1.clk
clk => stage2:stg2.hzrd_clk
clk => stage5:stg5.clk
clk => stage6:stg6.clk
clk => reg_file:reg_read_write.clk
rst => controller:controller1.rst
rst => stage1:stg1.rst
rst => stage2:stg2.rst
rst => stage3:stg3.rst
rst => stage4:stg4.rst
rst => stage5:stg5.rst
rst => stage6:stg6.rst
rst => reg_file:reg_read_write.rst
rst => valid_in_1.IN1
rst => valid_in_2.IN1


|risc_pipelining|controller:controller1
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => next_mem_addr[0]~reg0.CLK
clk => next_mem_addr[1]~reg0.CLK
clk => next_mem_addr[2]~reg0.CLK
clk => next_mem_addr[3]~reg0.CLK
clk => next_mem_addr[4]~reg0.CLK
clk => next_mem_addr[5]~reg0.CLK
clk => next_mem_addr[6]~reg0.CLK
clk => next_mem_addr[7]~reg0.CLK
clk => next_mem_addr[8]~reg0.CLK
clk => next_mem_addr[9]~reg0.CLK
clk => next_mem_addr[10]~reg0.CLK
clk => next_mem_addr[11]~reg0.CLK
clk => next_mem_addr[12]~reg0.CLK
clk => next_mem_addr[13]~reg0.CLK
clk => next_mem_addr[14]~reg0.CLK
clk => next_mem_addr[15]~reg0.CLK
clk => reg_val[0].CLK
clk => reg_val[1].CLK
clk => reg_val[2].CLK
clk => reg_val[3].CLK
clk => reg_val[4].CLK
clk => reg_val[5].CLK
clk => reg_val[6].CLK
clk => reg_val[7].CLK
clk => reg_val[8].CLK
clk => reg_val[9].CLK
clk => reg_val[10].CLK
clk => reg_val[11].CLK
clk => reg_val[12].CLK
clk => reg_val[13].CLK
clk => reg_val[14].CLK
clk => reg_val[15].CLK
clk => load_lukhi3~reg0.CLK
clk => state~1.DATAIN
rst => state~3.DATAIN
rst => counter[0].ENA
rst => load_lukhi3~reg0.ENA
rst => reg_val[15].ENA
rst => reg_val[14].ENA
rst => reg_val[13].ENA
rst => reg_val[12].ENA
rst => reg_val[11].ENA
rst => reg_val[10].ENA
rst => reg_val[9].ENA
rst => reg_val[8].ENA
rst => reg_val[7].ENA
rst => reg_val[6].ENA
rst => reg_val[5].ENA
rst => reg_val[4].ENA
rst => reg_val[3].ENA
rst => reg_val[2].ENA
rst => reg_val[1].ENA
rst => reg_val[0].ENA
rst => next_mem_addr[15]~reg0.ENA
rst => next_mem_addr[14]~reg0.ENA
rst => next_mem_addr[13]~reg0.ENA
rst => next_mem_addr[12]~reg0.ENA
rst => next_mem_addr[11]~reg0.ENA
rst => next_mem_addr[10]~reg0.ENA
rst => next_mem_addr[9]~reg0.ENA
rst => next_mem_addr[8]~reg0.ENA
rst => next_mem_addr[7]~reg0.ENA
rst => next_mem_addr[6]~reg0.ENA
rst => next_mem_addr[5]~reg0.ENA
rst => next_mem_addr[4]~reg0.ENA
rst => next_mem_addr[3]~reg0.ENA
rst => next_mem_addr[2]~reg0.ENA
rst => next_mem_addr[1]~reg0.ENA
rst => next_mem_addr[0]~reg0.ENA
rst => counter[15].ENA
rst => counter[14].ENA
rst => counter[13].ENA
rst => counter[12].ENA
rst => counter[11].ENA
rst => counter[10].ENA
rst => counter[9].ENA
rst => counter[8].ENA
rst => counter[7].ENA
rst => counter[6].ENA
rst => counter[5].ENA
rst => counter[4].ENA
rst => counter[3].ENA
rst => counter[2].ENA
rst => counter[1].ENA
valid_2 => process_0.IN0
valid_2 => process_0.IN0
shifter_bit_0 => write_to_reg.IN0
shifter_bit_0 => write_to_mem.IN0
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
shifter_bit_0 => next_mem_addr.OUTPUTSELECT
lm_out_2 => process_0.IN1
sm_out_2 => process_0.IN1
load_hzrd_out_2 => state.DATAA
load_hzrd_out_2 => state.DATAA
mem_addr_in[0] => alu_in.DATAB
mem_addr_in[0] => next_mem_addr.DATAA
mem_addr_in[0] => Selector35.IN4
mem_addr_in[1] => alu_in.DATAB
mem_addr_in[1] => next_mem_addr.DATAA
mem_addr_in[1] => Selector34.IN4
mem_addr_in[2] => alu_in.DATAB
mem_addr_in[2] => next_mem_addr.DATAA
mem_addr_in[2] => Selector33.IN4
mem_addr_in[3] => alu_in.DATAB
mem_addr_in[3] => next_mem_addr.DATAA
mem_addr_in[3] => Selector32.IN4
mem_addr_in[4] => alu_in.DATAB
mem_addr_in[4] => next_mem_addr.DATAA
mem_addr_in[4] => Selector31.IN4
mem_addr_in[5] => alu_in.DATAB
mem_addr_in[5] => next_mem_addr.DATAA
mem_addr_in[5] => Selector30.IN4
mem_addr_in[6] => alu_in.DATAB
mem_addr_in[6] => next_mem_addr.DATAA
mem_addr_in[6] => Selector29.IN4
mem_addr_in[7] => alu_in.DATAB
mem_addr_in[7] => next_mem_addr.DATAA
mem_addr_in[7] => Selector28.IN4
mem_addr_in[8] => alu_in.DATAB
mem_addr_in[8] => next_mem_addr.DATAA
mem_addr_in[8] => Selector27.IN4
mem_addr_in[9] => alu_in.DATAB
mem_addr_in[9] => next_mem_addr.DATAA
mem_addr_in[9] => Selector26.IN4
mem_addr_in[10] => alu_in.DATAB
mem_addr_in[10] => next_mem_addr.DATAA
mem_addr_in[10] => Selector25.IN4
mem_addr_in[11] => alu_in.DATAB
mem_addr_in[11] => next_mem_addr.DATAA
mem_addr_in[11] => Selector24.IN4
mem_addr_in[12] => alu_in.DATAB
mem_addr_in[12] => next_mem_addr.DATAA
mem_addr_in[12] => Selector23.IN4
mem_addr_in[13] => alu_in.DATAB
mem_addr_in[13] => next_mem_addr.DATAA
mem_addr_in[13] => Selector22.IN4
mem_addr_in[14] => alu_in.DATAB
mem_addr_in[14] => next_mem_addr.DATAA
mem_addr_in[14] => Selector21.IN4
mem_addr_in[15] => alu_in.DATAB
mem_addr_in[15] => next_mem_addr.DATAA
mem_addr_in[15] => Selector20.IN4
reg_data_in[0] => Selector19.IN1
reg_data_in[1] => Selector18.IN1
reg_data_in[2] => Selector17.IN1
reg_data_in[3] => Selector16.IN1
reg_data_in[4] => Selector15.IN1
reg_data_in[5] => Selector14.IN1
reg_data_in[6] => Selector13.IN1
reg_data_in[7] => Selector12.IN1
reg_data_in[8] => Selector11.IN1
reg_data_in[9] => Selector10.IN1
reg_data_in[10] => Selector9.IN1
reg_data_in[11] => Selector8.IN1
reg_data_in[12] => Selector7.IN1
reg_data_in[13] => Selector6.IN1
reg_data_in[14] => Selector5.IN1
reg_data_in[15] => Selector4.IN1
mem_data_in[0] => Selector19.IN2
mem_data_in[1] => Selector18.IN2
mem_data_in[2] => Selector17.IN2
mem_data_in[3] => Selector16.IN2
mem_data_in[4] => Selector15.IN2
mem_data_in[5] => Selector14.IN2
mem_data_in[6] => Selector13.IN2
mem_data_in[7] => Selector12.IN2
mem_data_in[8] => Selector11.IN2
mem_data_in[9] => Selector10.IN2
mem_data_in[10] => Selector9.IN2
mem_data_in[11] => Selector8.IN2
mem_data_in[12] => Selector7.IN2
mem_data_in[13] => Selector6.IN2
mem_data_in[14] => Selector5.IN2
mem_data_in[15] => Selector4.IN2
next_mem_addr[0] <= next_mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[1] <= next_mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[2] <= next_mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[3] <= next_mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[4] <= next_mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[5] <= next_mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[6] <= next_mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[7] <= next_mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[8] <= next_mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[9] <= next_mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[10] <= next_mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[11] <= next_mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[12] <= next_mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[13] <= next_mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[14] <= next_mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_mem_addr[15] <= next_mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[4] <= reg_val[4].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[5] <= reg_val[5].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[6] <= reg_val[6].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[7] <= reg_val[7].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[8] <= reg_val[8].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[9] <= reg_val[9].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[10] <= reg_val[10].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[11] <= reg_val[11].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[12] <= reg_val[12].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[13] <= reg_val[13].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[14] <= reg_val[14].DB_MAX_OUTPUT_PORT_TYPE
write_mem_data[15] <= reg_val[15].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[0] <= reg_val[0].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[1] <= reg_val[1].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[2] <= reg_val[2].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[3] <= reg_val[3].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[4] <= reg_val[4].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[5] <= reg_val[5].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[6] <= reg_val[6].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[7] <= reg_val[7].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[8] <= reg_val[8].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[9] <= reg_val[9].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[10] <= reg_val[10].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[11] <= reg_val[11].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[12] <= reg_val[12].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[13] <= reg_val[13].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[14] <= reg_val[14].DB_MAX_OUTPUT_PORT_TYPE
write_reg_data[15] <= reg_val[15].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
reg_addr_out[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
clk1 <= clk1.DB_MAX_OUTPUT_PORT_TYPE
clk2 <= clk2.DB_MAX_OUTPUT_PORT_TYPE
clk3 <= clk3.DB_MAX_OUTPUT_PORT_TYPE
clk4 <= clk4.DB_MAX_OUTPUT_PORT_TYPE
write_to_reg <= write_to_reg.DB_MAX_OUTPUT_PORT_TYPE
write_to_mem <= write_to_mem.DB_MAX_OUTPUT_PORT_TYPE
shift_now <= shift_now.DB_MAX_OUTPUT_PORT_TYPE
lm_active_now <= lm_active_now.DB_MAX_OUTPUT_PORT_TYPE
sm_active_now <= sm_active_now.DB_MAX_OUTPUT_PORT_TYPE
load_init_mem_addr <= load_init_mem_addr.DB_MAX_OUTPUT_PORT_TYPE
load_lukhi3 <= load_lukhi3~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_lukhi4 <= load_lukhi4.DB_MAX_OUTPUT_PORT_TYPE
sm_active_7 <= sm_active_7.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|shifter:shifter1
clk => data1[0].CLK
clk => data1[1].CLK
clk => data1[2].CLK
clk => data1[3].CLK
clk => data1[4].CLK
clk => data1[5].CLK
clk => data1[6].CLK
clk => data1[7].CLK
shift => data1.OUTPUTSELECT
shift => data1.OUTPUTSELECT
shift => data1.OUTPUTSELECT
shift => data1.OUTPUTSELECT
shift => data1.OUTPUTSELECT
shift => data1.OUTPUTSELECT
shift => data1.OUTPUTSELECT
shift => data1.OUTPUTSELECT
wr => data1.OUTPUTSELECT
wr => data1.OUTPUTSELECT
wr => data1.OUTPUTSELECT
wr => data1.OUTPUTSELECT
wr => data1.OUTPUTSELECT
wr => data1.OUTPUTSELECT
wr => data1.OUTPUTSELECT
wr => data1.OUTPUTSELECT
writeData[0] => data1.DATAB
writeData[1] => data1.DATAB
writeData[2] => data1.DATAB
writeData[3] => data1.DATAB
writeData[4] => data1.DATAB
writeData[5] => data1.DATAB
writeData[6] => data1.DATAB
writeData[7] => data1.DATAB
bit1 <= data1[0].DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage1:stg1
clk => memory1:code_mem.clk
clk => ir[0]~reg0.CLK
clk => ir[1]~reg0.CLK
clk => ir[2]~reg0.CLK
clk => ir[3]~reg0.CLK
clk => ir[4]~reg0.CLK
clk => ir[5]~reg0.CLK
clk => ir[6]~reg0.CLK
clk => ir[7]~reg0.CLK
clk => ir[8]~reg0.CLK
clk => ir[9]~reg0.CLK
clk => ir[10]~reg0.CLK
clk => ir[11]~reg0.CLK
clk => ir[12]~reg0.CLK
clk => ir[13]~reg0.CLK
clk => ir[14]~reg0.CLK
clk => ir[15]~reg0.CLK
clk => pc_old[0]~reg0.CLK
clk => pc_old[1]~reg0.CLK
clk => pc_old[2]~reg0.CLK
clk => pc_old[3]~reg0.CLK
clk => pc_old[4]~reg0.CLK
clk => pc_old[5]~reg0.CLK
clk => pc_old[6]~reg0.CLK
clk => pc_old[7]~reg0.CLK
clk => pc_old[8]~reg0.CLK
clk => pc_old[9]~reg0.CLK
clk => pc_old[10]~reg0.CLK
clk => pc_old[11]~reg0.CLK
clk => pc_old[12]~reg0.CLK
clk => pc_old[13]~reg0.CLK
clk => pc_old[14]~reg0.CLK
clk => pc_old[15]~reg0.CLK
clk => valid_out_temp.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
rst => pc[0].ACLR
rst => pc[1].ACLR
rst => pc[2].ACLR
rst => pc[3].ACLR
rst => pc[4].ACLR
rst => pc[5].ACLR
rst => pc[6].ACLR
rst => pc[7].ACLR
rst => pc[8].ACLR
rst => pc[9].ACLR
rst => pc[10].ACLR
rst => pc[11].ACLR
rst => pc[12].ACLR
rst => pc[13].ACLR
rst => pc[14].ACLR
rst => pc[15].ACLR
rst => valid_out_temp.ENA
rst => pc_old[15]~reg0.ENA
rst => pc_old[14]~reg0.ENA
rst => pc_old[13]~reg0.ENA
rst => pc_old[12]~reg0.ENA
rst => pc_old[11]~reg0.ENA
rst => pc_old[10]~reg0.ENA
rst => pc_old[9]~reg0.ENA
rst => pc_old[8]~reg0.ENA
rst => pc_old[7]~reg0.ENA
rst => pc_old[6]~reg0.ENA
rst => pc_old[5]~reg0.ENA
rst => pc_old[4]~reg0.ENA
rst => pc_old[3]~reg0.ENA
rst => pc_old[2]~reg0.ENA
rst => pc_old[1]~reg0.ENA
rst => pc_old[0]~reg0.ENA
rst => ir[15]~reg0.ENA
rst => ir[14]~reg0.ENA
rst => ir[13]~reg0.ENA
rst => ir[12]~reg0.ENA
rst => ir[11]~reg0.ENA
rst => ir[10]~reg0.ENA
rst => ir[9]~reg0.ENA
rst => ir[8]~reg0.ENA
rst => ir[7]~reg0.ENA
rst => ir[6]~reg0.ENA
rst => ir[5]~reg0.ENA
rst => ir[4]~reg0.ENA
rst => ir[3]~reg0.ENA
rst => ir[2]~reg0.ENA
rst => ir[1]~reg0.ENA
rst => ir[0]~reg0.ENA
valid_in => valid_out_temp.DATAIN
pc_control[0] => Mux0.IN1
pc_control[0] => Mux1.IN1
pc_control[0] => Mux2.IN1
pc_control[0] => Mux3.IN1
pc_control[0] => Mux4.IN1
pc_control[0] => Mux5.IN1
pc_control[0] => Mux6.IN1
pc_control[0] => Mux7.IN1
pc_control[0] => Mux8.IN1
pc_control[0] => Mux9.IN1
pc_control[0] => Mux10.IN1
pc_control[0] => Mux11.IN1
pc_control[0] => Mux12.IN1
pc_control[0] => Mux13.IN1
pc_control[0] => Mux14.IN1
pc_control[0] => Mux15.IN1
pc_control[1] => Mux0.IN0
pc_control[1] => Mux1.IN0
pc_control[1] => Mux2.IN0
pc_control[1] => Mux3.IN0
pc_control[1] => Mux4.IN0
pc_control[1] => Mux5.IN0
pc_control[1] => Mux6.IN0
pc_control[1] => Mux7.IN0
pc_control[1] => Mux8.IN0
pc_control[1] => Mux9.IN0
pc_control[1] => Mux10.IN0
pc_control[1] => Mux11.IN0
pc_control[1] => Mux12.IN0
pc_control[1] => Mux13.IN0
pc_control[1] => Mux14.IN0
pc_control[1] => Mux15.IN0
reg_b_val[0] => Mux15.IN2
reg_b_val[0] => Mux15.IN3
reg_b_val[1] => Mux14.IN2
reg_b_val[1] => Mux14.IN3
reg_b_val[2] => Mux13.IN2
reg_b_val[2] => Mux13.IN3
reg_b_val[3] => Mux12.IN2
reg_b_val[3] => Mux12.IN3
reg_b_val[4] => Mux11.IN2
reg_b_val[4] => Mux11.IN3
reg_b_val[5] => Mux10.IN2
reg_b_val[5] => Mux10.IN3
reg_b_val[6] => Mux9.IN2
reg_b_val[6] => Mux9.IN3
reg_b_val[7] => Mux8.IN2
reg_b_val[7] => Mux8.IN3
reg_b_val[8] => Mux7.IN2
reg_b_val[8] => Mux7.IN3
reg_b_val[9] => Mux6.IN2
reg_b_val[9] => Mux6.IN3
reg_b_val[10] => Mux5.IN2
reg_b_val[10] => Mux5.IN3
reg_b_val[11] => Mux4.IN2
reg_b_val[11] => Mux4.IN3
reg_b_val[12] => Mux3.IN2
reg_b_val[12] => Mux3.IN3
reg_b_val[13] => Mux2.IN2
reg_b_val[13] => Mux2.IN3
reg_b_val[14] => Mux1.IN2
reg_b_val[14] => Mux1.IN3
reg_b_val[15] => Mux0.IN2
reg_b_val[15] => Mux0.IN3
pc_plus_imm[0] => Mux15.IN4
pc_plus_imm[1] => Mux14.IN4
pc_plus_imm[2] => Mux13.IN4
pc_plus_imm[3] => Mux12.IN4
pc_plus_imm[4] => Mux11.IN4
pc_plus_imm[5] => Mux10.IN4
pc_plus_imm[6] => Mux9.IN4
pc_plus_imm[7] => Mux8.IN4
pc_plus_imm[8] => Mux7.IN4
pc_plus_imm[9] => Mux6.IN4
pc_plus_imm[10] => Mux5.IN4
pc_plus_imm[11] => Mux4.IN4
pc_plus_imm[12] => Mux3.IN4
pc_plus_imm[13] => Mux2.IN4
pc_plus_imm[14] => Mux1.IN4
pc_plus_imm[15] => Mux0.IN4
ir[0] <= ir[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[1] <= ir[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[2] <= ir[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[3] <= ir[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[4] <= ir[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[5] <= ir[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[6] <= ir[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[7] <= ir[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[8] <= ir[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[9] <= ir[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[10] <= ir[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[11] <= ir[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[12] <= ir[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[13] <= ir[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[14] <= ir[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir[15] <= ir[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[0] <= pc_old[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[1] <= pc_old[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[2] <= pc_old[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[3] <= pc_old[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[4] <= pc_old[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[5] <= pc_old[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[6] <= pc_old[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[7] <= pc_old[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[8] <= pc_old[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[9] <= pc_old[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[10] <= pc_old[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[11] <= pc_old[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[12] <= pc_old[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[13] <= pc_old[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[14] <= pc_old[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old[15] <= pc_old[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_out_temp.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage1:stg1|ALU:pc_alu
A[0] => adder_16bit:add.A[0]
A[0] => subtractor_16bit:subtractor.A[0]
A[0] => nand_16bit:nand1.A[0]
A[1] => adder_16bit:add.A[1]
A[1] => subtractor_16bit:subtractor.A[1]
A[1] => nand_16bit:nand1.A[1]
A[2] => adder_16bit:add.A[2]
A[2] => subtractor_16bit:subtractor.A[2]
A[2] => nand_16bit:nand1.A[2]
A[3] => adder_16bit:add.A[3]
A[3] => subtractor_16bit:subtractor.A[3]
A[3] => nand_16bit:nand1.A[3]
A[4] => adder_16bit:add.A[4]
A[4] => subtractor_16bit:subtractor.A[4]
A[4] => nand_16bit:nand1.A[4]
A[5] => adder_16bit:add.A[5]
A[5] => subtractor_16bit:subtractor.A[5]
A[5] => nand_16bit:nand1.A[5]
A[6] => adder_16bit:add.A[6]
A[6] => subtractor_16bit:subtractor.A[6]
A[6] => nand_16bit:nand1.A[6]
A[7] => adder_16bit:add.A[7]
A[7] => subtractor_16bit:subtractor.A[7]
A[7] => nand_16bit:nand1.A[7]
A[8] => adder_16bit:add.A[8]
A[8] => subtractor_16bit:subtractor.A[8]
A[8] => nand_16bit:nand1.A[8]
A[9] => adder_16bit:add.A[9]
A[9] => subtractor_16bit:subtractor.A[9]
A[9] => nand_16bit:nand1.A[9]
A[10] => adder_16bit:add.A[10]
A[10] => subtractor_16bit:subtractor.A[10]
A[10] => nand_16bit:nand1.A[10]
A[11] => adder_16bit:add.A[11]
A[11] => subtractor_16bit:subtractor.A[11]
A[11] => nand_16bit:nand1.A[11]
A[12] => adder_16bit:add.A[12]
A[12] => subtractor_16bit:subtractor.A[12]
A[12] => nand_16bit:nand1.A[12]
A[13] => adder_16bit:add.A[13]
A[13] => subtractor_16bit:subtractor.A[13]
A[13] => nand_16bit:nand1.A[13]
A[14] => adder_16bit:add.A[14]
A[14] => subtractor_16bit:subtractor.A[14]
A[14] => nand_16bit:nand1.A[14]
A[15] => adder_16bit:add.A[15]
A[15] => subtractor_16bit:subtractor.A[15]
A[15] => nand_16bit:nand1.A[15]
B[0] => adder_16bit:add.B[0]
B[0] => subtractor_16bit:subtractor.B[0]
B[0] => nand_16bit:nand1.B[0]
B[1] => adder_16bit:add.B[1]
B[1] => subtractor_16bit:subtractor.B[1]
B[1] => nand_16bit:nand1.B[1]
B[2] => adder_16bit:add.B[2]
B[2] => subtractor_16bit:subtractor.B[2]
B[2] => nand_16bit:nand1.B[2]
B[3] => adder_16bit:add.B[3]
B[3] => subtractor_16bit:subtractor.B[3]
B[3] => nand_16bit:nand1.B[3]
B[4] => adder_16bit:add.B[4]
B[4] => subtractor_16bit:subtractor.B[4]
B[4] => nand_16bit:nand1.B[4]
B[5] => adder_16bit:add.B[5]
B[5] => subtractor_16bit:subtractor.B[5]
B[5] => nand_16bit:nand1.B[5]
B[6] => adder_16bit:add.B[6]
B[6] => subtractor_16bit:subtractor.B[6]
B[6] => nand_16bit:nand1.B[6]
B[7] => adder_16bit:add.B[7]
B[7] => subtractor_16bit:subtractor.B[7]
B[7] => nand_16bit:nand1.B[7]
B[8] => adder_16bit:add.B[8]
B[8] => subtractor_16bit:subtractor.B[8]
B[8] => nand_16bit:nand1.B[8]
B[9] => adder_16bit:add.B[9]
B[9] => subtractor_16bit:subtractor.B[9]
B[9] => nand_16bit:nand1.B[9]
B[10] => adder_16bit:add.B[10]
B[10] => subtractor_16bit:subtractor.B[10]
B[10] => nand_16bit:nand1.B[10]
B[11] => adder_16bit:add.B[11]
B[11] => subtractor_16bit:subtractor.B[11]
B[11] => nand_16bit:nand1.B[11]
B[12] => adder_16bit:add.B[12]
B[12] => subtractor_16bit:subtractor.B[12]
B[12] => nand_16bit:nand1.B[12]
B[13] => adder_16bit:add.B[13]
B[13] => subtractor_16bit:subtractor.B[13]
B[13] => nand_16bit:nand1.B[13]
B[14] => adder_16bit:add.B[14]
B[14] => subtractor_16bit:subtractor.B[14]
B[14] => nand_16bit:nand1.B[14]
B[15] => adder_16bit:add.B[15]
B[15] => subtractor_16bit:subtractor.B[15]
B[15] => nand_16bit:nand1.B[15]
OP[0] => MUX_4:mux_alu.S0
OP[1] => MUX_4:mux_alu.S1
O[0] <= MUX_4:mux_alu.Z[0]
O[1] <= MUX_4:mux_alu.Z[1]
O[2] <= MUX_4:mux_alu.Z[2]
O[3] <= MUX_4:mux_alu.Z[3]
O[4] <= MUX_4:mux_alu.Z[4]
O[5] <= MUX_4:mux_alu.Z[5]
O[6] <= MUX_4:mux_alu.Z[6]
O[7] <= MUX_4:mux_alu.Z[7]
O[8] <= MUX_4:mux_alu.Z[8]
O[9] <= MUX_4:mux_alu.Z[9]
O[10] <= MUX_4:mux_alu.Z[10]
O[11] <= MUX_4:mux_alu.Z[11]
O[12] <= MUX_4:mux_alu.Z[12]
O[13] <= MUX_4:mux_alu.Z[13]
O[14] <= MUX_4:mux_alu.Z[14]
O[15] <= MUX_4:mux_alu.Z[15]
C <= adder_16bit:add.Cout
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage1:stg1|ALU:pc_alu|adder_16bit:add
A[0] => sum.IN0
A[0] => Carry.IN0
A[1] => sum.IN0
A[1] => Carry.IN0
A[1] => Carry.IN0
A[2] => sum.IN0
A[2] => Carry.IN0
A[2] => Carry.IN0
A[3] => sum.IN0
A[3] => Carry.IN0
A[3] => Carry.IN0
A[4] => sum.IN0
A[4] => Carry.IN0
A[4] => Carry.IN0
A[5] => sum.IN0
A[5] => Carry.IN0
A[5] => Carry.IN0
A[6] => sum.IN0
A[6] => Carry.IN0
A[6] => Carry.IN0
A[7] => sum.IN0
A[7] => Carry.IN0
A[7] => Carry.IN0
A[8] => sum.IN0
A[8] => Carry.IN0
A[8] => Carry.IN0
A[9] => sum.IN0
A[9] => Carry.IN0
A[9] => Carry.IN0
A[10] => sum.IN0
A[10] => Carry.IN0
A[10] => Carry.IN0
A[11] => sum.IN0
A[11] => Carry.IN0
A[11] => Carry.IN0
A[12] => sum.IN0
A[12] => Carry.IN0
A[12] => Carry.IN0
A[13] => sum.IN0
A[13] => Carry.IN0
A[13] => Carry.IN0
A[14] => sum.IN0
A[14] => Carry.IN0
A[14] => Carry.IN0
A[15] => sum.IN0
A[15] => Carry.IN0
A[15] => Carry.IN0
B[0] => sum.IN1
B[0] => Carry.IN1
B[1] => sum.IN1
B[1] => Carry.IN1
B[1] => Carry.IN1
B[2] => sum.IN1
B[2] => Carry.IN1
B[2] => Carry.IN1
B[3] => sum.IN1
B[3] => Carry.IN1
B[3] => Carry.IN1
B[4] => sum.IN1
B[4] => Carry.IN1
B[4] => Carry.IN1
B[5] => sum.IN1
B[5] => Carry.IN1
B[5] => Carry.IN1
B[6] => sum.IN1
B[6] => Carry.IN1
B[6] => Carry.IN1
B[7] => sum.IN1
B[7] => Carry.IN1
B[7] => Carry.IN1
B[8] => sum.IN1
B[8] => Carry.IN1
B[8] => Carry.IN1
B[9] => sum.IN1
B[9] => Carry.IN1
B[9] => Carry.IN1
B[10] => sum.IN1
B[10] => Carry.IN1
B[10] => Carry.IN1
B[11] => sum.IN1
B[11] => Carry.IN1
B[11] => Carry.IN1
B[12] => sum.IN1
B[12] => Carry.IN1
B[12] => Carry.IN1
B[13] => sum.IN1
B[13] => Carry.IN1
B[13] => Carry.IN1
B[14] => sum.IN1
B[14] => Carry.IN1
B[14] => Carry.IN1
B[15] => sum.IN1
B[15] => Carry.IN1
B[15] => Carry.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Carry.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage1:stg1|ALU:pc_alu|subtractor_16bit:subtractor
A[0] => adder_16bit:sub_add.A[0]
A[1] => adder_16bit:sub_add.A[1]
A[2] => adder_16bit:sub_add.A[2]
A[3] => adder_16bit:sub_add.A[3]
A[4] => adder_16bit:sub_add.A[4]
A[5] => adder_16bit:sub_add.A[5]
A[6] => adder_16bit:sub_add.A[6]
A[7] => adder_16bit:sub_add.A[7]
A[8] => adder_16bit:sub_add.A[8]
A[9] => adder_16bit:sub_add.A[9]
A[10] => adder_16bit:sub_add.A[10]
A[11] => adder_16bit:sub_add.A[11]
A[12] => adder_16bit:sub_add.A[12]
A[13] => adder_16bit:sub_add.A[13]
A[14] => adder_16bit:sub_add.A[14]
A[15] => adder_16bit:sub_add.A[15]
B[0] => TwosCompliment:tc.X[0]
B[1] => TwosCompliment:tc.X[1]
B[2] => TwosCompliment:tc.X[2]
B[3] => TwosCompliment:tc.X[3]
B[4] => TwosCompliment:tc.X[4]
B[5] => TwosCompliment:tc.X[5]
B[6] => TwosCompliment:tc.X[6]
B[7] => TwosCompliment:tc.X[7]
B[8] => TwosCompliment:tc.X[8]
B[9] => TwosCompliment:tc.X[9]
B[10] => TwosCompliment:tc.X[10]
B[11] => TwosCompliment:tc.X[11]
B[12] => TwosCompliment:tc.X[12]
B[13] => TwosCompliment:tc.X[13]
B[14] => TwosCompliment:tc.X[14]
B[15] => TwosCompliment:tc.X[15]
diff[0] <= adder_16bit:sub_add.sum[0]
diff[1] <= adder_16bit:sub_add.sum[1]
diff[2] <= adder_16bit:sub_add.sum[2]
diff[3] <= adder_16bit:sub_add.sum[3]
diff[4] <= adder_16bit:sub_add.sum[4]
diff[5] <= adder_16bit:sub_add.sum[5]
diff[6] <= adder_16bit:sub_add.sum[6]
diff[7] <= adder_16bit:sub_add.sum[7]
diff[8] <= adder_16bit:sub_add.sum[8]
diff[9] <= adder_16bit:sub_add.sum[9]
diff[10] <= adder_16bit:sub_add.sum[10]
diff[11] <= adder_16bit:sub_add.sum[11]
diff[12] <= adder_16bit:sub_add.sum[12]
diff[13] <= adder_16bit:sub_add.sum[13]
diff[14] <= adder_16bit:sub_add.sum[14]
diff[15] <= adder_16bit:sub_add.sum[15]


|risc_pipelining|stage1:stg1|ALU:pc_alu|subtractor_16bit:subtractor|TwosCompliment:tc
X[0] => adder_16bit:fa.A[0]
X[1] => adder_16bit:fa.A[1]
X[2] => adder_16bit:fa.A[2]
X[3] => adder_16bit:fa.A[3]
X[4] => adder_16bit:fa.A[4]
X[5] => adder_16bit:fa.A[5]
X[6] => adder_16bit:fa.A[6]
X[7] => adder_16bit:fa.A[7]
X[8] => adder_16bit:fa.A[8]
X[9] => adder_16bit:fa.A[9]
X[10] => adder_16bit:fa.A[10]
X[11] => adder_16bit:fa.A[11]
X[12] => adder_16bit:fa.A[12]
X[13] => adder_16bit:fa.A[13]
X[14] => adder_16bit:fa.A[14]
X[15] => adder_16bit:fa.A[15]
Z[0] <= adder_16bit:fa.sum[0]
Z[1] <= adder_16bit:fa.sum[1]
Z[2] <= adder_16bit:fa.sum[2]
Z[3] <= adder_16bit:fa.sum[3]
Z[4] <= adder_16bit:fa.sum[4]
Z[5] <= adder_16bit:fa.sum[5]
Z[6] <= adder_16bit:fa.sum[6]
Z[7] <= adder_16bit:fa.sum[7]
Z[8] <= adder_16bit:fa.sum[8]
Z[9] <= adder_16bit:fa.sum[9]
Z[10] <= adder_16bit:fa.sum[10]
Z[11] <= adder_16bit:fa.sum[11]
Z[12] <= adder_16bit:fa.sum[12]
Z[13] <= adder_16bit:fa.sum[13]
Z[14] <= adder_16bit:fa.sum[14]
Z[15] <= adder_16bit:fa.sum[15]


|risc_pipelining|stage1:stg1|ALU:pc_alu|subtractor_16bit:subtractor|TwosCompliment:tc|adder_16bit:fa
A[0] => sum.IN0
A[0] => Carry.IN0
A[1] => sum.IN0
A[1] => Carry.IN0
A[1] => Carry.IN0
A[2] => sum.IN0
A[2] => Carry.IN0
A[2] => Carry.IN0
A[3] => sum.IN0
A[3] => Carry.IN0
A[3] => Carry.IN0
A[4] => sum.IN0
A[4] => Carry.IN0
A[4] => Carry.IN0
A[5] => sum.IN0
A[5] => Carry.IN0
A[5] => Carry.IN0
A[6] => sum.IN0
A[6] => Carry.IN0
A[6] => Carry.IN0
A[7] => sum.IN0
A[7] => Carry.IN0
A[7] => Carry.IN0
A[8] => sum.IN0
A[8] => Carry.IN0
A[8] => Carry.IN0
A[9] => sum.IN0
A[9] => Carry.IN0
A[9] => Carry.IN0
A[10] => sum.IN0
A[10] => Carry.IN0
A[10] => Carry.IN0
A[11] => sum.IN0
A[11] => Carry.IN0
A[11] => Carry.IN0
A[12] => sum.IN0
A[12] => Carry.IN0
A[12] => Carry.IN0
A[13] => sum.IN0
A[13] => Carry.IN0
A[13] => Carry.IN0
A[14] => sum.IN0
A[14] => Carry.IN0
A[14] => Carry.IN0
A[15] => sum.IN0
A[15] => Carry.IN0
A[15] => Carry.IN0
B[0] => sum.IN1
B[0] => Carry.IN1
B[1] => sum.IN1
B[1] => Carry.IN1
B[1] => Carry.IN1
B[2] => sum.IN1
B[2] => Carry.IN1
B[2] => Carry.IN1
B[3] => sum.IN1
B[3] => Carry.IN1
B[3] => Carry.IN1
B[4] => sum.IN1
B[4] => Carry.IN1
B[4] => Carry.IN1
B[5] => sum.IN1
B[5] => Carry.IN1
B[5] => Carry.IN1
B[6] => sum.IN1
B[6] => Carry.IN1
B[6] => Carry.IN1
B[7] => sum.IN1
B[7] => Carry.IN1
B[7] => Carry.IN1
B[8] => sum.IN1
B[8] => Carry.IN1
B[8] => Carry.IN1
B[9] => sum.IN1
B[9] => Carry.IN1
B[9] => Carry.IN1
B[10] => sum.IN1
B[10] => Carry.IN1
B[10] => Carry.IN1
B[11] => sum.IN1
B[11] => Carry.IN1
B[11] => Carry.IN1
B[12] => sum.IN1
B[12] => Carry.IN1
B[12] => Carry.IN1
B[13] => sum.IN1
B[13] => Carry.IN1
B[13] => Carry.IN1
B[14] => sum.IN1
B[14] => Carry.IN1
B[14] => Carry.IN1
B[15] => sum.IN1
B[15] => Carry.IN1
B[15] => Carry.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Carry.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage1:stg1|ALU:pc_alu|subtractor_16bit:subtractor|adder_16bit:sub_add
A[0] => sum.IN0
A[0] => Carry.IN0
A[1] => sum.IN0
A[1] => Carry.IN0
A[1] => Carry.IN0
A[2] => sum.IN0
A[2] => Carry.IN0
A[2] => Carry.IN0
A[3] => sum.IN0
A[3] => Carry.IN0
A[3] => Carry.IN0
A[4] => sum.IN0
A[4] => Carry.IN0
A[4] => Carry.IN0
A[5] => sum.IN0
A[5] => Carry.IN0
A[5] => Carry.IN0
A[6] => sum.IN0
A[6] => Carry.IN0
A[6] => Carry.IN0
A[7] => sum.IN0
A[7] => Carry.IN0
A[7] => Carry.IN0
A[8] => sum.IN0
A[8] => Carry.IN0
A[8] => Carry.IN0
A[9] => sum.IN0
A[9] => Carry.IN0
A[9] => Carry.IN0
A[10] => sum.IN0
A[10] => Carry.IN0
A[10] => Carry.IN0
A[11] => sum.IN0
A[11] => Carry.IN0
A[11] => Carry.IN0
A[12] => sum.IN0
A[12] => Carry.IN0
A[12] => Carry.IN0
A[13] => sum.IN0
A[13] => Carry.IN0
A[13] => Carry.IN0
A[14] => sum.IN0
A[14] => Carry.IN0
A[14] => Carry.IN0
A[15] => sum.IN0
A[15] => Carry.IN0
A[15] => Carry.IN0
B[0] => sum.IN1
B[0] => Carry.IN1
B[1] => sum.IN1
B[1] => Carry.IN1
B[1] => Carry.IN1
B[2] => sum.IN1
B[2] => Carry.IN1
B[2] => Carry.IN1
B[3] => sum.IN1
B[3] => Carry.IN1
B[3] => Carry.IN1
B[4] => sum.IN1
B[4] => Carry.IN1
B[4] => Carry.IN1
B[5] => sum.IN1
B[5] => Carry.IN1
B[5] => Carry.IN1
B[6] => sum.IN1
B[6] => Carry.IN1
B[6] => Carry.IN1
B[7] => sum.IN1
B[7] => Carry.IN1
B[7] => Carry.IN1
B[8] => sum.IN1
B[8] => Carry.IN1
B[8] => Carry.IN1
B[9] => sum.IN1
B[9] => Carry.IN1
B[9] => Carry.IN1
B[10] => sum.IN1
B[10] => Carry.IN1
B[10] => Carry.IN1
B[11] => sum.IN1
B[11] => Carry.IN1
B[11] => Carry.IN1
B[12] => sum.IN1
B[12] => Carry.IN1
B[12] => Carry.IN1
B[13] => sum.IN1
B[13] => Carry.IN1
B[13] => Carry.IN1
B[14] => sum.IN1
B[14] => Carry.IN1
B[14] => Carry.IN1
B[15] => sum.IN1
B[15] => Carry.IN1
B[15] => Carry.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Carry.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage1:stg1|ALU:pc_alu|nand_16bit:nand1
A[0] => nand_out.IN0
A[1] => nand_out.IN0
A[2] => nand_out.IN0
A[3] => nand_out.IN0
A[4] => nand_out.IN0
A[5] => nand_out.IN0
A[6] => nand_out.IN0
A[7] => nand_out.IN0
A[8] => nand_out.IN0
A[9] => nand_out.IN0
A[10] => nand_out.IN0
A[11] => nand_out.IN0
A[12] => nand_out.IN0
A[13] => nand_out.IN0
A[14] => nand_out.IN0
A[15] => nand_out.IN0
B[0] => nand_out.IN1
B[1] => nand_out.IN1
B[2] => nand_out.IN1
B[3] => nand_out.IN1
B[4] => nand_out.IN1
B[5] => nand_out.IN1
B[6] => nand_out.IN1
B[7] => nand_out.IN1
B[8] => nand_out.IN1
B[9] => nand_out.IN1
B[10] => nand_out.IN1
B[11] => nand_out.IN1
B[12] => nand_out.IN1
B[13] => nand_out.IN1
B[14] => nand_out.IN1
B[15] => nand_out.IN1
nand_out[0] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[1] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[2] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[3] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[4] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[5] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[6] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[7] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[8] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[9] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[10] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[11] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[12] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[13] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[14] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[15] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage1:stg1|ALU:pc_alu|MUX_4:mux_alu
S1 => Z.IN0
S1 => Z.IN0
S1 => Z.IN0
S1 => Z.IN0
S0 => Z.IN1
S0 => Z.IN1
S0 => Z.IN1
S0 => Z.IN1
X1[0] => Z.IN1
X1[1] => Z.IN1
X1[2] => Z.IN1
X1[3] => Z.IN1
X1[4] => Z.IN1
X1[5] => Z.IN1
X1[6] => Z.IN1
X1[7] => Z.IN1
X1[8] => Z.IN1
X1[9] => Z.IN1
X1[10] => Z.IN1
X1[11] => Z.IN1
X1[12] => Z.IN1
X1[13] => Z.IN1
X1[14] => Z.IN1
X1[15] => Z.IN1
X2[0] => Z.IN1
X2[1] => Z.IN1
X2[2] => Z.IN1
X2[3] => Z.IN1
X2[4] => Z.IN1
X2[5] => Z.IN1
X2[6] => Z.IN1
X2[7] => Z.IN1
X2[8] => Z.IN1
X2[9] => Z.IN1
X2[10] => Z.IN1
X2[11] => Z.IN1
X2[12] => Z.IN1
X2[13] => Z.IN1
X2[14] => Z.IN1
X2[15] => Z.IN1
X3[0] => Z.IN1
X3[1] => Z.IN1
X3[2] => Z.IN1
X3[3] => Z.IN1
X3[4] => Z.IN1
X3[5] => Z.IN1
X3[6] => Z.IN1
X3[7] => Z.IN1
X3[8] => Z.IN1
X3[9] => Z.IN1
X3[10] => Z.IN1
X3[11] => Z.IN1
X3[12] => Z.IN1
X3[13] => Z.IN1
X3[14] => Z.IN1
X3[15] => Z.IN1
X4[0] => Z.IN1
X4[1] => Z.IN1
X4[2] => Z.IN1
X4[3] => Z.IN1
X4[4] => Z.IN1
X4[5] => Z.IN1
X4[6] => Z.IN1
X4[7] => Z.IN1
X4[8] => Z.IN1
X4[9] => Z.IN1
X4[10] => Z.IN1
X4[11] => Z.IN1
X4[12] => Z.IN1
X4[13] => Z.IN1
X4[14] => Z.IN1
X4[15] => Z.IN1
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage1:stg1|memory1:code_mem
A[0] => Memory~6.DATAIN
A[0] => Memory.WADDR
A[0] => Memory.RADDR
A[1] => Memory~5.DATAIN
A[1] => Memory.WADDR1
A[1] => Memory.RADDR1
A[2] => Memory~4.DATAIN
A[2] => Memory.WADDR2
A[2] => Memory.RADDR2
A[3] => Memory~3.DATAIN
A[3] => Memory.WADDR3
A[3] => Memory.RADDR3
A[4] => Memory~2.DATAIN
A[4] => Memory.WADDR4
A[4] => Memory.RADDR4
A[5] => Memory~1.DATAIN
A[5] => Memory.WADDR5
A[5] => Memory.RADDR5
A[6] => Memory~0.DATAIN
A[6] => Memory.WADDR6
A[6] => Memory.RADDR6
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
Din[0] => Memory~22.DATAIN
Din[0] => Memory.DATAIN
Din[1] => Memory~21.DATAIN
Din[1] => Memory.DATAIN1
Din[2] => Memory~20.DATAIN
Din[2] => Memory.DATAIN2
Din[3] => Memory~19.DATAIN
Din[3] => Memory.DATAIN3
Din[4] => Memory~18.DATAIN
Din[4] => Memory.DATAIN4
Din[5] => Memory~17.DATAIN
Din[5] => Memory.DATAIN5
Din[6] => Memory~16.DATAIN
Din[6] => Memory.DATAIN6
Din[7] => Memory~15.DATAIN
Din[7] => Memory.DATAIN7
Din[8] => Memory~14.DATAIN
Din[8] => Memory.DATAIN8
Din[9] => Memory~13.DATAIN
Din[9] => Memory.DATAIN9
Din[10] => Memory~12.DATAIN
Din[10] => Memory.DATAIN10
Din[11] => Memory~11.DATAIN
Din[11] => Memory.DATAIN11
Din[12] => Memory~10.DATAIN
Din[12] => Memory.DATAIN12
Din[13] => Memory~9.DATAIN
Din[13] => Memory.DATAIN13
Din[14] => Memory~8.DATAIN
Din[14] => Memory.DATAIN14
Din[15] => Memory~7.DATAIN
Din[15] => Memory.DATAIN15
clk => Memory~23.CLK
clk => Memory~0.CLK
clk => Memory~1.CLK
clk => Memory~2.CLK
clk => Memory~3.CLK
clk => Memory~4.CLK
clk => Memory~5.CLK
clk => Memory~6.CLK
clk => Memory~7.CLK
clk => Memory~8.CLK
clk => Memory~9.CLK
clk => Memory~10.CLK
clk => Memory~11.CLK
clk => Memory~12.CLK
clk => Memory~13.CLK
clk => Memory~14.CLK
clk => Memory~15.CLK
clk => Memory~16.CLK
clk => Memory~17.CLK
clk => Memory~18.CLK
clk => Memory~19.CLK
clk => Memory~20.CLK
clk => Memory~21.CLK
clk => Memory~22.CLK
clk => Memory.CLK0
W => Memory~23.DATAIN
W => Memory.WE
Dout[0] <= Memory.DATAOUT
Dout[1] <= Memory.DATAOUT1
Dout[2] <= Memory.DATAOUT2
Dout[3] <= Memory.DATAOUT3
Dout[4] <= Memory.DATAOUT4
Dout[5] <= Memory.DATAOUT5
Dout[6] <= Memory.DATAOUT6
Dout[7] <= Memory.DATAOUT7
Dout[8] <= Memory.DATAOUT8
Dout[9] <= Memory.DATAOUT9
Dout[10] <= Memory.DATAOUT10
Dout[11] <= Memory.DATAOUT11
Dout[12] <= Memory.DATAOUT12
Dout[13] <= Memory.DATAOUT13
Dout[14] <= Memory.DATAOUT14
Dout[15] <= Memory.DATAOUT15


|risc_pipelining|stage2:stg2
clk => r_a3[0].CLK
clk => r_a3[1].CLK
clk => r_a3[2].CLK
clk => r_a2[0].CLK
clk => r_a2[1].CLK
clk => r_a2[2].CLK
clk => load_hzrd_out_2c~reg0.CLK
clk => load_hzrd_out_2b~reg0.CLK
clk => load_hzrd_out_2a~reg0.CLK
clk => lw_prev1.CLK
clk => read_from_a~reg0.CLK
clk => r_c_hzrdn[0].CLK
clk => r_c_hzrdn[1].CLK
clk => r_c_hzrdn[2].CLK
clk => r_b_hzrdn[0].CLK
clk => r_b_hzrdn[1].CLK
clk => r_b_hzrdn[2].CLK
clk => r_a_hzrdn[0].CLK
clk => r_a_hzrdn[1].CLK
clk => r_a_hzrdn[2].CLK
clk => sm_out_2~reg0.CLK
clk => lm_out_2~reg0.CLK
clk => alu_op[0]~reg0.CLK
clk => alu_op[1]~reg0.CLK
clk => reg_inp_data_ctl_6~reg0.CLK
clk => reg_wr_6~reg0.CLK
clk => mem_rd_5~reg0.CLK
clk => output_ctrl_5~reg0.CLK
clk => output_ctrl_4~reg0.CLK
clk => input_alu2_ctl_4[0]~reg0.CLK
clk => input_alu2_ctl_4[1]~reg0.CLK
clk => reg_addr2_ctl_3~reg0.CLK
clk => zero_yes~reg0.CLK
clk => carry_yes~reg0.CLK
clk => pc_old_o[0]~reg0.CLK
clk => pc_old_o[1]~reg0.CLK
clk => pc_old_o[2]~reg0.CLK
clk => pc_old_o[3]~reg0.CLK
clk => pc_old_o[4]~reg0.CLK
clk => pc_old_o[5]~reg0.CLK
clk => pc_old_o[6]~reg0.CLK
clk => pc_old_o[7]~reg0.CLK
clk => pc_old_o[8]~reg0.CLK
clk => pc_old_o[9]~reg0.CLK
clk => pc_old_o[10]~reg0.CLK
clk => pc_old_o[11]~reg0.CLK
clk => pc_old_o[12]~reg0.CLK
clk => pc_old_o[13]~reg0.CLK
clk => pc_old_o[14]~reg0.CLK
clk => pc_old_o[15]~reg0.CLK
clk => imm9[0]~reg0.CLK
clk => imm9[1]~reg0.CLK
clk => imm9[2]~reg0.CLK
clk => imm9[3]~reg0.CLK
clk => imm9[4]~reg0.CLK
clk => imm9[5]~reg0.CLK
clk => imm9[6]~reg0.CLK
clk => imm9[7]~reg0.CLK
clk => imm9[8]~reg0.CLK
clk => imm6[0]~reg0.CLK
clk => imm6[1]~reg0.CLK
clk => imm6[2]~reg0.CLK
clk => imm6[3]~reg0.CLK
clk => imm6[4]~reg0.CLK
clk => imm6[5]~reg0.CLK
clk => reg_c_addr[0]~reg0.CLK
clk => reg_c_addr[1]~reg0.CLK
clk => reg_c_addr[2]~reg0.CLK
clk => reg_b_addr[0]~reg0.CLK
clk => reg_b_addr[1]~reg0.CLK
clk => reg_b_addr[2]~reg0.CLK
clk => r_a1[0].CLK
clk => r_a1[1].CLK
clk => r_a1[2].CLK
clk => valid_out1.CLK
clk => r7_write_yes~reg0.CLK
clk => rc_is_r7~reg0.CLK
clk => rb_is_r7~reg0.CLK
clk => ra_is_r7~reg0.CLK
clk => jlr_yes~reg0.CLK
clk => beq_yes~reg0.CLK
hzrd_clk => ~NO_FANOUT~
rst => jlr_yes~reg0.ACLR
rst => beq_yes~reg0.ACLR
rst => jlr_yes1.IN1
rst => beq_yes1.IN1
rst => yes.IN1
rst => lm_yes1.IN1
rst => sm_yes1.IN1
rst => sw_yes1.IN1
rst => lhi_yes1.IN1
rst => lw_yes1.IN1
rst => r_a3[0].ENA
rst => ra_is_r7~reg0.ENA
rst => rb_is_r7~reg0.ENA
rst => rc_is_r7~reg0.ENA
rst => r7_write_yes~reg0.ENA
rst => valid_out1.ENA
rst => r_a1[2].ENA
rst => r_a1[1].ENA
rst => r_a1[0].ENA
rst => reg_b_addr[2]~reg0.ENA
rst => reg_b_addr[1]~reg0.ENA
rst => reg_b_addr[0]~reg0.ENA
rst => reg_c_addr[2]~reg0.ENA
rst => reg_c_addr[1]~reg0.ENA
rst => reg_c_addr[0]~reg0.ENA
rst => imm6[5]~reg0.ENA
rst => imm6[4]~reg0.ENA
rst => imm6[3]~reg0.ENA
rst => imm6[2]~reg0.ENA
rst => imm6[1]~reg0.ENA
rst => imm6[0]~reg0.ENA
rst => imm9[8]~reg0.ENA
rst => imm9[7]~reg0.ENA
rst => imm9[6]~reg0.ENA
rst => imm9[5]~reg0.ENA
rst => imm9[4]~reg0.ENA
rst => imm9[3]~reg0.ENA
rst => imm9[2]~reg0.ENA
rst => imm9[1]~reg0.ENA
rst => imm9[0]~reg0.ENA
rst => pc_old_o[15]~reg0.ENA
rst => pc_old_o[14]~reg0.ENA
rst => pc_old_o[13]~reg0.ENA
rst => pc_old_o[12]~reg0.ENA
rst => pc_old_o[11]~reg0.ENA
rst => pc_old_o[10]~reg0.ENA
rst => pc_old_o[9]~reg0.ENA
rst => pc_old_o[8]~reg0.ENA
rst => pc_old_o[7]~reg0.ENA
rst => pc_old_o[6]~reg0.ENA
rst => pc_old_o[5]~reg0.ENA
rst => pc_old_o[4]~reg0.ENA
rst => pc_old_o[3]~reg0.ENA
rst => pc_old_o[2]~reg0.ENA
rst => pc_old_o[1]~reg0.ENA
rst => pc_old_o[0]~reg0.ENA
rst => carry_yes~reg0.ENA
rst => zero_yes~reg0.ENA
rst => reg_addr2_ctl_3~reg0.ENA
rst => input_alu2_ctl_4[1]~reg0.ENA
rst => input_alu2_ctl_4[0]~reg0.ENA
rst => output_ctrl_4~reg0.ENA
rst => output_ctrl_5~reg0.ENA
rst => mem_rd_5~reg0.ENA
rst => reg_wr_6~reg0.ENA
rst => reg_inp_data_ctl_6~reg0.ENA
rst => alu_op[1]~reg0.ENA
rst => alu_op[0]~reg0.ENA
rst => lm_out_2~reg0.ENA
rst => sm_out_2~reg0.ENA
rst => r_a_hzrdn[2].ENA
rst => r_a_hzrdn[1].ENA
rst => r_a_hzrdn[0].ENA
rst => r_b_hzrdn[2].ENA
rst => r_b_hzrdn[1].ENA
rst => r_b_hzrdn[0].ENA
rst => r_c_hzrdn[2].ENA
rst => r_c_hzrdn[1].ENA
rst => r_c_hzrdn[0].ENA
rst => read_from_a~reg0.ENA
rst => lw_prev1.ENA
rst => load_hzrd_out_2a~reg0.ENA
rst => load_hzrd_out_2b~reg0.ENA
rst => load_hzrd_out_2c~reg0.ENA
rst => r_a2[2].ENA
rst => r_a2[1].ENA
rst => r_a2[0].ENA
rst => r_a3[2].ENA
rst => r_a3[1].ENA
valid_in => valid_out1.DATAIN
load_lukhi3 => ~NO_FANOUT~
ir[0] => zero_yes.IN1
ir[0] => carry_yes.IN1
ir[0] => ALU:stage_4_alu.B[0]
ir[0] => imm6[0]~reg0.DATAIN
ir[0] => imm9[0]~reg0.DATAIN
ir[1] => carry_yes.IN1
ir[1] => zero_yes.IN1
ir[1] => ALU:stage_4_alu.B[1]
ir[1] => imm6[1]~reg0.DATAIN
ir[1] => imm9[1]~reg0.DATAIN
ir[2] => ALU:stage_4_alu.B[2]
ir[2] => imm6[2]~reg0.DATAIN
ir[2] => imm9[2]~reg0.DATAIN
ir[3] => rc_is_r7.IN1
ir[3] => hazard.IN1
ir[3] => hazard.IN1
ir[3] => hazard.IN1
ir[3] => ALU:stage_4_alu.B[3]
ir[3] => reg_c_addr[0]~reg0.DATAIN
ir[3] => imm6[3]~reg0.DATAIN
ir[3] => imm9[3]~reg0.DATAIN
ir[4] => rc_is_r7.IN0
ir[4] => hazard.IN1
ir[4] => hazard.IN1
ir[4] => hazard.IN1
ir[4] => ALU:stage_4_alu.B[4]
ir[4] => reg_c_addr[1]~reg0.DATAIN
ir[4] => imm6[4]~reg0.DATAIN
ir[4] => imm9[4]~reg0.DATAIN
ir[5] => rc_is_r7.IN1
ir[5] => hazard.IN1
ir[5] => hazard.IN1
ir[5] => hazard.IN1
ir[5] => ALU:stage_4_alu.B[5]
ir[5] => reg_c_addr[2]~reg0.DATAIN
ir[5] => imm6[5]~reg0.DATAIN
ir[5] => imm9[5]~reg0.DATAIN
ir[6] => hazard.IN1
ir[6] => hazard.IN1
ir[6] => hazard.IN1
ir[6] => rb_is_r7.IN1
ir[6] => yin[6].DATAA
ir[6] => reg_b_addr[0]~reg0.DATAIN
ir[6] => imm9[6]~reg0.DATAIN
ir[7] => hazard.IN1
ir[7] => hazard.IN1
ir[7] => hazard.IN1
ir[7] => rb_is_r7.IN0
ir[7] => yin[7].DATAA
ir[7] => reg_b_addr[1]~reg0.DATAIN
ir[7] => imm9[7]~reg0.DATAIN
ir[8] => hazard.IN1
ir[8] => hazard.IN1
ir[8] => hazard.IN1
ir[8] => rb_is_r7.IN1
ir[8] => yin[8].DATAA
ir[8] => reg_b_addr[2]~reg0.DATAIN
ir[8] => imm9[8]~reg0.DATAIN
ir[9] => hazard.IN1
ir[9] => hazard.IN1
ir[9] => hazard.IN1
ir[9] => ra_is_r7.IN1
ir[9] => r_a1[0].DATAIN
ir[10] => hazard.IN1
ir[10] => hazard.IN1
ir[10] => hazard.IN1
ir[10] => ra_is_r7.IN0
ir[10] => r_a1[1].DATAIN
ir[11] => hazard.IN1
ir[11] => hazard.IN1
ir[11] => hazard.IN1
ir[11] => ra_is_r7.IN1
ir[11] => r_a1[2].DATAIN
ir[12] => yes.IN0
ir[12] => reg_addr2_ctl_3.IN0
ir[12] => input_alu2_ctl_4.IN1
ir[12] => output_ctrl_4.IN0
ir[12] => mem_rd_5.IN1
ir[12] => yes.IN0
ir[12] => reg_wr_6.IN0
ir[12] => yes.IN0
ir[12] => pc_plus_imm_ctl.IN1
ir[12] => pc_plus_imm_ctl.IN1
ir[13] => yes.IN1
ir[13] => output_ctrl_4.IN1
ir[13] => yes.IN1
ir[13] => mem_rd_5.IN1
ir[13] => yes.IN1
ir[13] => pc_plus_imm_ctl.IN1
ir[13] => pc_plus_imm_ctl.IN1
ir[13] => alu_op[1]~reg0.DATAIN
ir[14] => pc_plus_imm_ctl.IN0
ir[14] => yes.IN1
ir[14] => yes.IN1
ir[14] => reg_addr2_ctl_3.IN1
ir[14] => input_alu2_ctl_4.IN0
ir[14] => yes.IN1
ir[14] => reg_wr_6.IN1
ir[14] => yes.IN1
ir[14] => yes.IN1
ir[14] => yes.IN1
ir[14] => pc_plus_imm_ctl.IN0
ir[14] => output_ctrl_5~reg0.DATAIN
ir[15] => pc_plus_imm_ctl.IN1
ir[15] => pc_plus_imm_ctl.IN1
ir[15] => yes.IN1
ir[15] => yes.IN1
ir[15] => yes.IN1
ir[15] => yes.IN1
ir[15] => input_alu2_ctl_4.IN1
ir[15] => yes.IN1
ir[15] => yes.IN1
ir[15] => reg_wr_6.IN1
ir[15] => yes.IN1
ir[15] => yes.IN1
ir[15] => yes.IN1
ir[15] => yes.IN1
ir[15] => reg_inp_data_ctl_6~reg0.DATAIN
ir[15] => alu_op[0]~reg0.DATAIN
pc_old_i[0] => ALU:stage_4_alu.A[0]
pc_old_i[0] => pc_old_o[0]~reg0.DATAIN
pc_old_i[1] => ALU:stage_4_alu.A[1]
pc_old_i[1] => pc_old_o[1]~reg0.DATAIN
pc_old_i[2] => ALU:stage_4_alu.A[2]
pc_old_i[2] => pc_old_o[2]~reg0.DATAIN
pc_old_i[3] => ALU:stage_4_alu.A[3]
pc_old_i[3] => pc_old_o[3]~reg0.DATAIN
pc_old_i[4] => ALU:stage_4_alu.A[4]
pc_old_i[4] => pc_old_o[4]~reg0.DATAIN
pc_old_i[5] => ALU:stage_4_alu.A[5]
pc_old_i[5] => pc_old_o[5]~reg0.DATAIN
pc_old_i[6] => ALU:stage_4_alu.A[6]
pc_old_i[6] => pc_old_o[6]~reg0.DATAIN
pc_old_i[7] => ALU:stage_4_alu.A[7]
pc_old_i[7] => pc_old_o[7]~reg0.DATAIN
pc_old_i[8] => ALU:stage_4_alu.A[8]
pc_old_i[8] => pc_old_o[8]~reg0.DATAIN
pc_old_i[9] => ALU:stage_4_alu.A[9]
pc_old_i[9] => pc_old_o[9]~reg0.DATAIN
pc_old_i[10] => ALU:stage_4_alu.A[10]
pc_old_i[10] => pc_old_o[10]~reg0.DATAIN
pc_old_i[11] => ALU:stage_4_alu.A[11]
pc_old_i[11] => pc_old_o[11]~reg0.DATAIN
pc_old_i[12] => ALU:stage_4_alu.A[12]
pc_old_i[12] => pc_old_o[12]~reg0.DATAIN
pc_old_i[13] => ALU:stage_4_alu.A[13]
pc_old_i[13] => pc_old_o[13]~reg0.DATAIN
pc_old_i[14] => ALU:stage_4_alu.A[14]
pc_old_i[14] => pc_old_o[14]~reg0.DATAIN
pc_old_i[15] => ALU:stage_4_alu.A[15]
pc_old_i[15] => pc_old_o[15]~reg0.DATAIN
pc_old_o[0] <= pc_old_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[1] <= pc_old_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[2] <= pc_old_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[3] <= pc_old_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[4] <= pc_old_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[5] <= pc_old_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[6] <= pc_old_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[7] <= pc_old_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[8] <= pc_old_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[9] <= pc_old_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[10] <= pc_old_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[11] <= pc_old_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[12] <= pc_old_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[13] <= pc_old_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[14] <= pc_old_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[15] <= pc_old_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm[0] <= ALU:stage_4_alu.O[0]
pc_plus_imm[1] <= ALU:stage_4_alu.O[1]
pc_plus_imm[2] <= ALU:stage_4_alu.O[2]
pc_plus_imm[3] <= ALU:stage_4_alu.O[3]
pc_plus_imm[4] <= ALU:stage_4_alu.O[4]
pc_plus_imm[5] <= ALU:stage_4_alu.O[5]
pc_plus_imm[6] <= ALU:stage_4_alu.O[6]
pc_plus_imm[7] <= ALU:stage_4_alu.O[7]
pc_plus_imm[8] <= ALU:stage_4_alu.O[8]
pc_plus_imm[9] <= ALU:stage_4_alu.O[9]
pc_plus_imm[10] <= ALU:stage_4_alu.O[10]
pc_plus_imm[11] <= ALU:stage_4_alu.O[11]
pc_plus_imm[12] <= ALU:stage_4_alu.O[12]
pc_plus_imm[13] <= ALU:stage_4_alu.O[13]
pc_plus_imm[14] <= ALU:stage_4_alu.O[14]
pc_plus_imm[15] <= ALU:stage_4_alu.O[15]
imm6[0] <= imm6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6[1] <= imm6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6[2] <= imm6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6[3] <= imm6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6[4] <= imm6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6[5] <= imm6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9[0] <= imm9[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9[1] <= imm9[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9[2] <= imm9[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9[3] <= imm9[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9[4] <= imm9[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9[5] <= imm9[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9[6] <= imm9[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9[7] <= imm9[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9[8] <= imm9[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_addr[0] <= r_a1[0].DB_MAX_OUTPUT_PORT_TYPE
reg_a_addr[1] <= r_a1[1].DB_MAX_OUTPUT_PORT_TYPE
reg_a_addr[2] <= r_a1[2].DB_MAX_OUTPUT_PORT_TYPE
reg_b_addr[0] <= reg_b_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_addr[1] <= reg_b_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_addr[2] <= reg_b_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_c_addr[0] <= reg_c_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_c_addr[1] <= reg_c_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_c_addr[2] <= reg_c_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_a_hzrd[0] <= r_a_hzrdn[0].DB_MAX_OUTPUT_PORT_TYPE
r_a_hzrd[1] <= r_a_hzrdn[1].DB_MAX_OUTPUT_PORT_TYPE
r_a_hzrd[2] <= r_a_hzrdn[2].DB_MAX_OUTPUT_PORT_TYPE
r_b_hzrd[0] <= r_b_hzrdn[0].DB_MAX_OUTPUT_PORT_TYPE
r_b_hzrd[1] <= r_b_hzrdn[1].DB_MAX_OUTPUT_PORT_TYPE
r_b_hzrd[2] <= r_b_hzrdn[2].DB_MAX_OUTPUT_PORT_TYPE
r_c_hzrd[0] <= r_c_hzrdn[0].DB_MAX_OUTPUT_PORT_TYPE
r_c_hzrd[1] <= r_c_hzrdn[1].DB_MAX_OUTPUT_PORT_TYPE
r_c_hzrd[2] <= r_c_hzrdn[2].DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_alu2_ctl_4[0] <= input_alu2_ctl_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_alu2_ctl_4[1] <= input_alu2_ctl_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
carry_yes <= carry_yes~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero_yes <= zero_yes~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_addr2_ctl_3 <= reg_addr2_ctl_3~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_inp_data_ctl_6 <= reg_inp_data_ctl_6~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_ctrl_4 <= output_ctrl_4~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_ctrl_5 <= output_ctrl_5~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rd_5 <= mem_rd_5~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_6 <= reg_wr_6~reg0.DB_MAX_OUTPUT_PORT_TYPE
jlr_yes <= jlr_yes~reg0.DB_MAX_OUTPUT_PORT_TYPE
beq_yes <= beq_yes~reg0.DB_MAX_OUTPUT_PORT_TYPE
jal_yes <= yes.DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_out1.DB_MAX_OUTPUT_PORT_TYPE
lm_out_2 <= lm_out_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
sm_out_2 <= sm_out_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_from_a <= read_from_a~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_hzrd_out_2a <= load_hzrd_out_2a~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_hzrd_out_2b <= load_hzrd_out_2b~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_hzrd_out_2c <= load_hzrd_out_2c~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_hzrd_out_2 <= load_hzrd_out_2.DB_MAX_OUTPUT_PORT_TYPE
ra_is_r7 <= ra_is_r7~reg0.DB_MAX_OUTPUT_PORT_TYPE
rb_is_r7 <= rb_is_r7~reg0.DB_MAX_OUTPUT_PORT_TYPE
rc_is_r7 <= rc_is_r7~reg0.DB_MAX_OUTPUT_PORT_TYPE
r7_write_yes <= r7_write_yes~reg0.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage2:stg2|ALU:stage_4_alu
A[0] => adder_16bit:add.A[0]
A[0] => subtractor_16bit:subtractor.A[0]
A[0] => nand_16bit:nand1.A[0]
A[1] => adder_16bit:add.A[1]
A[1] => subtractor_16bit:subtractor.A[1]
A[1] => nand_16bit:nand1.A[1]
A[2] => adder_16bit:add.A[2]
A[2] => subtractor_16bit:subtractor.A[2]
A[2] => nand_16bit:nand1.A[2]
A[3] => adder_16bit:add.A[3]
A[3] => subtractor_16bit:subtractor.A[3]
A[3] => nand_16bit:nand1.A[3]
A[4] => adder_16bit:add.A[4]
A[4] => subtractor_16bit:subtractor.A[4]
A[4] => nand_16bit:nand1.A[4]
A[5] => adder_16bit:add.A[5]
A[5] => subtractor_16bit:subtractor.A[5]
A[5] => nand_16bit:nand1.A[5]
A[6] => adder_16bit:add.A[6]
A[6] => subtractor_16bit:subtractor.A[6]
A[6] => nand_16bit:nand1.A[6]
A[7] => adder_16bit:add.A[7]
A[7] => subtractor_16bit:subtractor.A[7]
A[7] => nand_16bit:nand1.A[7]
A[8] => adder_16bit:add.A[8]
A[8] => subtractor_16bit:subtractor.A[8]
A[8] => nand_16bit:nand1.A[8]
A[9] => adder_16bit:add.A[9]
A[9] => subtractor_16bit:subtractor.A[9]
A[9] => nand_16bit:nand1.A[9]
A[10] => adder_16bit:add.A[10]
A[10] => subtractor_16bit:subtractor.A[10]
A[10] => nand_16bit:nand1.A[10]
A[11] => adder_16bit:add.A[11]
A[11] => subtractor_16bit:subtractor.A[11]
A[11] => nand_16bit:nand1.A[11]
A[12] => adder_16bit:add.A[12]
A[12] => subtractor_16bit:subtractor.A[12]
A[12] => nand_16bit:nand1.A[12]
A[13] => adder_16bit:add.A[13]
A[13] => subtractor_16bit:subtractor.A[13]
A[13] => nand_16bit:nand1.A[13]
A[14] => adder_16bit:add.A[14]
A[14] => subtractor_16bit:subtractor.A[14]
A[14] => nand_16bit:nand1.A[14]
A[15] => adder_16bit:add.A[15]
A[15] => subtractor_16bit:subtractor.A[15]
A[15] => nand_16bit:nand1.A[15]
B[0] => adder_16bit:add.B[0]
B[0] => subtractor_16bit:subtractor.B[0]
B[0] => nand_16bit:nand1.B[0]
B[1] => adder_16bit:add.B[1]
B[1] => subtractor_16bit:subtractor.B[1]
B[1] => nand_16bit:nand1.B[1]
B[2] => adder_16bit:add.B[2]
B[2] => subtractor_16bit:subtractor.B[2]
B[2] => nand_16bit:nand1.B[2]
B[3] => adder_16bit:add.B[3]
B[3] => subtractor_16bit:subtractor.B[3]
B[3] => nand_16bit:nand1.B[3]
B[4] => adder_16bit:add.B[4]
B[4] => subtractor_16bit:subtractor.B[4]
B[4] => nand_16bit:nand1.B[4]
B[5] => adder_16bit:add.B[5]
B[5] => subtractor_16bit:subtractor.B[5]
B[5] => nand_16bit:nand1.B[5]
B[6] => adder_16bit:add.B[6]
B[6] => subtractor_16bit:subtractor.B[6]
B[6] => nand_16bit:nand1.B[6]
B[7] => adder_16bit:add.B[7]
B[7] => subtractor_16bit:subtractor.B[7]
B[7] => nand_16bit:nand1.B[7]
B[8] => adder_16bit:add.B[8]
B[8] => subtractor_16bit:subtractor.B[8]
B[8] => nand_16bit:nand1.B[8]
B[9] => adder_16bit:add.B[9]
B[9] => subtractor_16bit:subtractor.B[9]
B[9] => nand_16bit:nand1.B[9]
B[10] => adder_16bit:add.B[10]
B[10] => subtractor_16bit:subtractor.B[10]
B[10] => nand_16bit:nand1.B[10]
B[11] => adder_16bit:add.B[11]
B[11] => subtractor_16bit:subtractor.B[11]
B[11] => nand_16bit:nand1.B[11]
B[12] => adder_16bit:add.B[12]
B[12] => subtractor_16bit:subtractor.B[12]
B[12] => nand_16bit:nand1.B[12]
B[13] => adder_16bit:add.B[13]
B[13] => subtractor_16bit:subtractor.B[13]
B[13] => nand_16bit:nand1.B[13]
B[14] => adder_16bit:add.B[14]
B[14] => subtractor_16bit:subtractor.B[14]
B[14] => nand_16bit:nand1.B[14]
B[15] => adder_16bit:add.B[15]
B[15] => subtractor_16bit:subtractor.B[15]
B[15] => nand_16bit:nand1.B[15]
OP[0] => MUX_4:mux_alu.S0
OP[1] => MUX_4:mux_alu.S1
O[0] <= MUX_4:mux_alu.Z[0]
O[1] <= MUX_4:mux_alu.Z[1]
O[2] <= MUX_4:mux_alu.Z[2]
O[3] <= MUX_4:mux_alu.Z[3]
O[4] <= MUX_4:mux_alu.Z[4]
O[5] <= MUX_4:mux_alu.Z[5]
O[6] <= MUX_4:mux_alu.Z[6]
O[7] <= MUX_4:mux_alu.Z[7]
O[8] <= MUX_4:mux_alu.Z[8]
O[9] <= MUX_4:mux_alu.Z[9]
O[10] <= MUX_4:mux_alu.Z[10]
O[11] <= MUX_4:mux_alu.Z[11]
O[12] <= MUX_4:mux_alu.Z[12]
O[13] <= MUX_4:mux_alu.Z[13]
O[14] <= MUX_4:mux_alu.Z[14]
O[15] <= MUX_4:mux_alu.Z[15]
C <= adder_16bit:add.Cout
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage2:stg2|ALU:stage_4_alu|adder_16bit:add
A[0] => sum.IN0
A[0] => Carry.IN0
A[1] => sum.IN0
A[1] => Carry.IN0
A[1] => Carry.IN0
A[2] => sum.IN0
A[2] => Carry.IN0
A[2] => Carry.IN0
A[3] => sum.IN0
A[3] => Carry.IN0
A[3] => Carry.IN0
A[4] => sum.IN0
A[4] => Carry.IN0
A[4] => Carry.IN0
A[5] => sum.IN0
A[5] => Carry.IN0
A[5] => Carry.IN0
A[6] => sum.IN0
A[6] => Carry.IN0
A[6] => Carry.IN0
A[7] => sum.IN0
A[7] => Carry.IN0
A[7] => Carry.IN0
A[8] => sum.IN0
A[8] => Carry.IN0
A[8] => Carry.IN0
A[9] => sum.IN0
A[9] => Carry.IN0
A[9] => Carry.IN0
A[10] => sum.IN0
A[10] => Carry.IN0
A[10] => Carry.IN0
A[11] => sum.IN0
A[11] => Carry.IN0
A[11] => Carry.IN0
A[12] => sum.IN0
A[12] => Carry.IN0
A[12] => Carry.IN0
A[13] => sum.IN0
A[13] => Carry.IN0
A[13] => Carry.IN0
A[14] => sum.IN0
A[14] => Carry.IN0
A[14] => Carry.IN0
A[15] => sum.IN0
A[15] => Carry.IN0
A[15] => Carry.IN0
B[0] => sum.IN1
B[0] => Carry.IN1
B[1] => sum.IN1
B[1] => Carry.IN1
B[1] => Carry.IN1
B[2] => sum.IN1
B[2] => Carry.IN1
B[2] => Carry.IN1
B[3] => sum.IN1
B[3] => Carry.IN1
B[3] => Carry.IN1
B[4] => sum.IN1
B[4] => Carry.IN1
B[4] => Carry.IN1
B[5] => sum.IN1
B[5] => Carry.IN1
B[5] => Carry.IN1
B[6] => sum.IN1
B[6] => Carry.IN1
B[6] => Carry.IN1
B[7] => sum.IN1
B[7] => Carry.IN1
B[7] => Carry.IN1
B[8] => sum.IN1
B[8] => Carry.IN1
B[8] => Carry.IN1
B[9] => sum.IN1
B[9] => Carry.IN1
B[9] => Carry.IN1
B[10] => sum.IN1
B[10] => Carry.IN1
B[10] => Carry.IN1
B[11] => sum.IN1
B[11] => Carry.IN1
B[11] => Carry.IN1
B[12] => sum.IN1
B[12] => Carry.IN1
B[12] => Carry.IN1
B[13] => sum.IN1
B[13] => Carry.IN1
B[13] => Carry.IN1
B[14] => sum.IN1
B[14] => Carry.IN1
B[14] => Carry.IN1
B[15] => sum.IN1
B[15] => Carry.IN1
B[15] => Carry.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Carry.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage2:stg2|ALU:stage_4_alu|subtractor_16bit:subtractor
A[0] => adder_16bit:sub_add.A[0]
A[1] => adder_16bit:sub_add.A[1]
A[2] => adder_16bit:sub_add.A[2]
A[3] => adder_16bit:sub_add.A[3]
A[4] => adder_16bit:sub_add.A[4]
A[5] => adder_16bit:sub_add.A[5]
A[6] => adder_16bit:sub_add.A[6]
A[7] => adder_16bit:sub_add.A[7]
A[8] => adder_16bit:sub_add.A[8]
A[9] => adder_16bit:sub_add.A[9]
A[10] => adder_16bit:sub_add.A[10]
A[11] => adder_16bit:sub_add.A[11]
A[12] => adder_16bit:sub_add.A[12]
A[13] => adder_16bit:sub_add.A[13]
A[14] => adder_16bit:sub_add.A[14]
A[15] => adder_16bit:sub_add.A[15]
B[0] => TwosCompliment:tc.X[0]
B[1] => TwosCompliment:tc.X[1]
B[2] => TwosCompliment:tc.X[2]
B[3] => TwosCompliment:tc.X[3]
B[4] => TwosCompliment:tc.X[4]
B[5] => TwosCompliment:tc.X[5]
B[6] => TwosCompliment:tc.X[6]
B[7] => TwosCompliment:tc.X[7]
B[8] => TwosCompliment:tc.X[8]
B[9] => TwosCompliment:tc.X[9]
B[10] => TwosCompliment:tc.X[10]
B[11] => TwosCompliment:tc.X[11]
B[12] => TwosCompliment:tc.X[12]
B[13] => TwosCompliment:tc.X[13]
B[14] => TwosCompliment:tc.X[14]
B[15] => TwosCompliment:tc.X[15]
diff[0] <= adder_16bit:sub_add.sum[0]
diff[1] <= adder_16bit:sub_add.sum[1]
diff[2] <= adder_16bit:sub_add.sum[2]
diff[3] <= adder_16bit:sub_add.sum[3]
diff[4] <= adder_16bit:sub_add.sum[4]
diff[5] <= adder_16bit:sub_add.sum[5]
diff[6] <= adder_16bit:sub_add.sum[6]
diff[7] <= adder_16bit:sub_add.sum[7]
diff[8] <= adder_16bit:sub_add.sum[8]
diff[9] <= adder_16bit:sub_add.sum[9]
diff[10] <= adder_16bit:sub_add.sum[10]
diff[11] <= adder_16bit:sub_add.sum[11]
diff[12] <= adder_16bit:sub_add.sum[12]
diff[13] <= adder_16bit:sub_add.sum[13]
diff[14] <= adder_16bit:sub_add.sum[14]
diff[15] <= adder_16bit:sub_add.sum[15]


|risc_pipelining|stage2:stg2|ALU:stage_4_alu|subtractor_16bit:subtractor|TwosCompliment:tc
X[0] => adder_16bit:fa.A[0]
X[1] => adder_16bit:fa.A[1]
X[2] => adder_16bit:fa.A[2]
X[3] => adder_16bit:fa.A[3]
X[4] => adder_16bit:fa.A[4]
X[5] => adder_16bit:fa.A[5]
X[6] => adder_16bit:fa.A[6]
X[7] => adder_16bit:fa.A[7]
X[8] => adder_16bit:fa.A[8]
X[9] => adder_16bit:fa.A[9]
X[10] => adder_16bit:fa.A[10]
X[11] => adder_16bit:fa.A[11]
X[12] => adder_16bit:fa.A[12]
X[13] => adder_16bit:fa.A[13]
X[14] => adder_16bit:fa.A[14]
X[15] => adder_16bit:fa.A[15]
Z[0] <= adder_16bit:fa.sum[0]
Z[1] <= adder_16bit:fa.sum[1]
Z[2] <= adder_16bit:fa.sum[2]
Z[3] <= adder_16bit:fa.sum[3]
Z[4] <= adder_16bit:fa.sum[4]
Z[5] <= adder_16bit:fa.sum[5]
Z[6] <= adder_16bit:fa.sum[6]
Z[7] <= adder_16bit:fa.sum[7]
Z[8] <= adder_16bit:fa.sum[8]
Z[9] <= adder_16bit:fa.sum[9]
Z[10] <= adder_16bit:fa.sum[10]
Z[11] <= adder_16bit:fa.sum[11]
Z[12] <= adder_16bit:fa.sum[12]
Z[13] <= adder_16bit:fa.sum[13]
Z[14] <= adder_16bit:fa.sum[14]
Z[15] <= adder_16bit:fa.sum[15]


|risc_pipelining|stage2:stg2|ALU:stage_4_alu|subtractor_16bit:subtractor|TwosCompliment:tc|adder_16bit:fa
A[0] => sum.IN0
A[0] => Carry.IN0
A[1] => sum.IN0
A[1] => Carry.IN0
A[1] => Carry.IN0
A[2] => sum.IN0
A[2] => Carry.IN0
A[2] => Carry.IN0
A[3] => sum.IN0
A[3] => Carry.IN0
A[3] => Carry.IN0
A[4] => sum.IN0
A[4] => Carry.IN0
A[4] => Carry.IN0
A[5] => sum.IN0
A[5] => Carry.IN0
A[5] => Carry.IN0
A[6] => sum.IN0
A[6] => Carry.IN0
A[6] => Carry.IN0
A[7] => sum.IN0
A[7] => Carry.IN0
A[7] => Carry.IN0
A[8] => sum.IN0
A[8] => Carry.IN0
A[8] => Carry.IN0
A[9] => sum.IN0
A[9] => Carry.IN0
A[9] => Carry.IN0
A[10] => sum.IN0
A[10] => Carry.IN0
A[10] => Carry.IN0
A[11] => sum.IN0
A[11] => Carry.IN0
A[11] => Carry.IN0
A[12] => sum.IN0
A[12] => Carry.IN0
A[12] => Carry.IN0
A[13] => sum.IN0
A[13] => Carry.IN0
A[13] => Carry.IN0
A[14] => sum.IN0
A[14] => Carry.IN0
A[14] => Carry.IN0
A[15] => sum.IN0
A[15] => Carry.IN0
A[15] => Carry.IN0
B[0] => sum.IN1
B[0] => Carry.IN1
B[1] => sum.IN1
B[1] => Carry.IN1
B[1] => Carry.IN1
B[2] => sum.IN1
B[2] => Carry.IN1
B[2] => Carry.IN1
B[3] => sum.IN1
B[3] => Carry.IN1
B[3] => Carry.IN1
B[4] => sum.IN1
B[4] => Carry.IN1
B[4] => Carry.IN1
B[5] => sum.IN1
B[5] => Carry.IN1
B[5] => Carry.IN1
B[6] => sum.IN1
B[6] => Carry.IN1
B[6] => Carry.IN1
B[7] => sum.IN1
B[7] => Carry.IN1
B[7] => Carry.IN1
B[8] => sum.IN1
B[8] => Carry.IN1
B[8] => Carry.IN1
B[9] => sum.IN1
B[9] => Carry.IN1
B[9] => Carry.IN1
B[10] => sum.IN1
B[10] => Carry.IN1
B[10] => Carry.IN1
B[11] => sum.IN1
B[11] => Carry.IN1
B[11] => Carry.IN1
B[12] => sum.IN1
B[12] => Carry.IN1
B[12] => Carry.IN1
B[13] => sum.IN1
B[13] => Carry.IN1
B[13] => Carry.IN1
B[14] => sum.IN1
B[14] => Carry.IN1
B[14] => Carry.IN1
B[15] => sum.IN1
B[15] => Carry.IN1
B[15] => Carry.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Carry.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage2:stg2|ALU:stage_4_alu|subtractor_16bit:subtractor|adder_16bit:sub_add
A[0] => sum.IN0
A[0] => Carry.IN0
A[1] => sum.IN0
A[1] => Carry.IN0
A[1] => Carry.IN0
A[2] => sum.IN0
A[2] => Carry.IN0
A[2] => Carry.IN0
A[3] => sum.IN0
A[3] => Carry.IN0
A[3] => Carry.IN0
A[4] => sum.IN0
A[4] => Carry.IN0
A[4] => Carry.IN0
A[5] => sum.IN0
A[5] => Carry.IN0
A[5] => Carry.IN0
A[6] => sum.IN0
A[6] => Carry.IN0
A[6] => Carry.IN0
A[7] => sum.IN0
A[7] => Carry.IN0
A[7] => Carry.IN0
A[8] => sum.IN0
A[8] => Carry.IN0
A[8] => Carry.IN0
A[9] => sum.IN0
A[9] => Carry.IN0
A[9] => Carry.IN0
A[10] => sum.IN0
A[10] => Carry.IN0
A[10] => Carry.IN0
A[11] => sum.IN0
A[11] => Carry.IN0
A[11] => Carry.IN0
A[12] => sum.IN0
A[12] => Carry.IN0
A[12] => Carry.IN0
A[13] => sum.IN0
A[13] => Carry.IN0
A[13] => Carry.IN0
A[14] => sum.IN0
A[14] => Carry.IN0
A[14] => Carry.IN0
A[15] => sum.IN0
A[15] => Carry.IN0
A[15] => Carry.IN0
B[0] => sum.IN1
B[0] => Carry.IN1
B[1] => sum.IN1
B[1] => Carry.IN1
B[1] => Carry.IN1
B[2] => sum.IN1
B[2] => Carry.IN1
B[2] => Carry.IN1
B[3] => sum.IN1
B[3] => Carry.IN1
B[3] => Carry.IN1
B[4] => sum.IN1
B[4] => Carry.IN1
B[4] => Carry.IN1
B[5] => sum.IN1
B[5] => Carry.IN1
B[5] => Carry.IN1
B[6] => sum.IN1
B[6] => Carry.IN1
B[6] => Carry.IN1
B[7] => sum.IN1
B[7] => Carry.IN1
B[7] => Carry.IN1
B[8] => sum.IN1
B[8] => Carry.IN1
B[8] => Carry.IN1
B[9] => sum.IN1
B[9] => Carry.IN1
B[9] => Carry.IN1
B[10] => sum.IN1
B[10] => Carry.IN1
B[10] => Carry.IN1
B[11] => sum.IN1
B[11] => Carry.IN1
B[11] => Carry.IN1
B[12] => sum.IN1
B[12] => Carry.IN1
B[12] => Carry.IN1
B[13] => sum.IN1
B[13] => Carry.IN1
B[13] => Carry.IN1
B[14] => sum.IN1
B[14] => Carry.IN1
B[14] => Carry.IN1
B[15] => sum.IN1
B[15] => Carry.IN1
B[15] => Carry.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Carry.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage2:stg2|ALU:stage_4_alu|nand_16bit:nand1
A[0] => nand_out.IN0
A[1] => nand_out.IN0
A[2] => nand_out.IN0
A[3] => nand_out.IN0
A[4] => nand_out.IN0
A[5] => nand_out.IN0
A[6] => nand_out.IN0
A[7] => nand_out.IN0
A[8] => nand_out.IN0
A[9] => nand_out.IN0
A[10] => nand_out.IN0
A[11] => nand_out.IN0
A[12] => nand_out.IN0
A[13] => nand_out.IN0
A[14] => nand_out.IN0
A[15] => nand_out.IN0
B[0] => nand_out.IN1
B[1] => nand_out.IN1
B[2] => nand_out.IN1
B[3] => nand_out.IN1
B[4] => nand_out.IN1
B[5] => nand_out.IN1
B[6] => nand_out.IN1
B[7] => nand_out.IN1
B[8] => nand_out.IN1
B[9] => nand_out.IN1
B[10] => nand_out.IN1
B[11] => nand_out.IN1
B[12] => nand_out.IN1
B[13] => nand_out.IN1
B[14] => nand_out.IN1
B[15] => nand_out.IN1
nand_out[0] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[1] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[2] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[3] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[4] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[5] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[6] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[7] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[8] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[9] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[10] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[11] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[12] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[13] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[14] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[15] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage2:stg2|ALU:stage_4_alu|MUX_4:mux_alu
S1 => Z.IN0
S1 => Z.IN0
S1 => Z.IN0
S1 => Z.IN0
S0 => Z.IN1
S0 => Z.IN1
S0 => Z.IN1
S0 => Z.IN1
X1[0] => Z.IN1
X1[1] => Z.IN1
X1[2] => Z.IN1
X1[3] => Z.IN1
X1[4] => Z.IN1
X1[5] => Z.IN1
X1[6] => Z.IN1
X1[7] => Z.IN1
X1[8] => Z.IN1
X1[9] => Z.IN1
X1[10] => Z.IN1
X1[11] => Z.IN1
X1[12] => Z.IN1
X1[13] => Z.IN1
X1[14] => Z.IN1
X1[15] => Z.IN1
X2[0] => Z.IN1
X2[1] => Z.IN1
X2[2] => Z.IN1
X2[3] => Z.IN1
X2[4] => Z.IN1
X2[5] => Z.IN1
X2[6] => Z.IN1
X2[7] => Z.IN1
X2[8] => Z.IN1
X2[9] => Z.IN1
X2[10] => Z.IN1
X2[11] => Z.IN1
X2[12] => Z.IN1
X2[13] => Z.IN1
X2[14] => Z.IN1
X2[15] => Z.IN1
X3[0] => Z.IN1
X3[1] => Z.IN1
X3[2] => Z.IN1
X3[3] => Z.IN1
X3[4] => Z.IN1
X3[5] => Z.IN1
X3[6] => Z.IN1
X3[7] => Z.IN1
X3[8] => Z.IN1
X3[9] => Z.IN1
X3[10] => Z.IN1
X3[11] => Z.IN1
X3[12] => Z.IN1
X3[13] => Z.IN1
X3[14] => Z.IN1
X3[15] => Z.IN1
X4[0] => Z.IN1
X4[1] => Z.IN1
X4[2] => Z.IN1
X4[3] => Z.IN1
X4[4] => Z.IN1
X4[5] => Z.IN1
X4[6] => Z.IN1
X4[7] => Z.IN1
X4[8] => Z.IN1
X4[9] => Z.IN1
X4[10] => Z.IN1
X4[11] => Z.IN1
X4[12] => Z.IN1
X4[13] => Z.IN1
X4[14] => Z.IN1
X4[15] => Z.IN1
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage3:stg3
clk => t2[0]~reg0.CLK
clk => t2[1]~reg0.CLK
clk => t2[2]~reg0.CLK
clk => t2[3]~reg0.CLK
clk => t2[4]~reg0.CLK
clk => t2[5]~reg0.CLK
clk => t2[6]~reg0.CLK
clk => t2[7]~reg0.CLK
clk => t2[8]~reg0.CLK
clk => t2[9]~reg0.CLK
clk => t2[10]~reg0.CLK
clk => t2[11]~reg0.CLK
clk => t2[12]~reg0.CLK
clk => t2[13]~reg0.CLK
clk => t2[14]~reg0.CLK
clk => t2[15]~reg0.CLK
clk => t1[0]~reg0.CLK
clk => t1[1]~reg0.CLK
clk => t1[2]~reg0.CLK
clk => t1[3]~reg0.CLK
clk => t1[4]~reg0.CLK
clk => t1[5]~reg0.CLK
clk => t1[6]~reg0.CLK
clk => t1[7]~reg0.CLK
clk => t1[8]~reg0.CLK
clk => t1[9]~reg0.CLK
clk => t1[10]~reg0.CLK
clk => t1[11]~reg0.CLK
clk => t1[12]~reg0.CLK
clk => t1[13]~reg0.CLK
clk => t1[14]~reg0.CLK
clk => t1[15]~reg0.CLK
clk => reg_b_val[0]~reg0.CLK
clk => reg_b_val[1]~reg0.CLK
clk => reg_b_val[2]~reg0.CLK
clk => reg_b_val[3]~reg0.CLK
clk => reg_b_val[4]~reg0.CLK
clk => reg_b_val[5]~reg0.CLK
clk => reg_b_val[6]~reg0.CLK
clk => reg_b_val[7]~reg0.CLK
clk => reg_b_val[8]~reg0.CLK
clk => reg_b_val[9]~reg0.CLK
clk => reg_b_val[10]~reg0.CLK
clk => reg_b_val[11]~reg0.CLK
clk => reg_b_val[12]~reg0.CLK
clk => reg_b_val[13]~reg0.CLK
clk => reg_b_val[14]~reg0.CLK
clk => reg_b_val[15]~reg0.CLK
clk => beq_yes_o~reg0.CLK
clk => jlr_yes_o~reg0.CLK
clk => jal_yes_o~reg0.CLK
clk => pc_plus_imm_o[0]~reg0.CLK
clk => pc_plus_imm_o[1]~reg0.CLK
clk => pc_plus_imm_o[2]~reg0.CLK
clk => pc_plus_imm_o[3]~reg0.CLK
clk => pc_plus_imm_o[4]~reg0.CLK
clk => pc_plus_imm_o[5]~reg0.CLK
clk => pc_plus_imm_o[6]~reg0.CLK
clk => pc_plus_imm_o[7]~reg0.CLK
clk => pc_plus_imm_o[8]~reg0.CLK
clk => pc_plus_imm_o[9]~reg0.CLK
clk => pc_plus_imm_o[10]~reg0.CLK
clk => pc_plus_imm_o[11]~reg0.CLK
clk => pc_plus_imm_o[12]~reg0.CLK
clk => pc_plus_imm_o[13]~reg0.CLK
clk => pc_plus_imm_o[14]~reg0.CLK
clk => pc_plus_imm_o[15]~reg0.CLK
clk => reg_inp_data_ctl_6_o~reg0.CLK
clk => reg_wr_6_o~reg0.CLK
clk => mem_rd_5_o~reg0.CLK
clk => output_ctrl_4_o~reg0.CLK
clk => output_ctrl_5_o~reg0.CLK
clk => input_alu2_ctl_4_o[0]~reg0.CLK
clk => input_alu2_ctl_4_o[1]~reg0.CLK
clk => reg_a_addr_o[0]~reg0.CLK
clk => reg_a_addr_o[1]~reg0.CLK
clk => reg_a_addr_o[2]~reg0.CLK
clk => imm6_o[0]~reg0.CLK
clk => imm6_o[1]~reg0.CLK
clk => imm6_o[2]~reg0.CLK
clk => imm6_o[3]~reg0.CLK
clk => imm6_o[4]~reg0.CLK
clk => imm6_o[5]~reg0.CLK
clk => imm9_o[0]~reg0.CLK
clk => imm9_o[1]~reg0.CLK
clk => imm9_o[2]~reg0.CLK
clk => imm9_o[3]~reg0.CLK
clk => imm9_o[4]~reg0.CLK
clk => imm9_o[5]~reg0.CLK
clk => imm9_o[6]~reg0.CLK
clk => imm9_o[7]~reg0.CLK
clk => imm9_o[8]~reg0.CLK
clk => alu_op_o[0]~reg0.CLK
clk => alu_op_o[1]~reg0.CLK
clk => pc_old_o[0]~reg0.CLK
clk => pc_old_o[1]~reg0.CLK
clk => pc_old_o[2]~reg0.CLK
clk => pc_old_o[3]~reg0.CLK
clk => pc_old_o[4]~reg0.CLK
clk => pc_old_o[5]~reg0.CLK
clk => pc_old_o[6]~reg0.CLK
clk => pc_old_o[7]~reg0.CLK
clk => pc_old_o[8]~reg0.CLK
clk => pc_old_o[9]~reg0.CLK
clk => pc_old_o[10]~reg0.CLK
clk => pc_old_o[11]~reg0.CLK
clk => pc_old_o[12]~reg0.CLK
clk => pc_old_o[13]~reg0.CLK
clk => pc_old_o[14]~reg0.CLK
clk => pc_old_o[15]~reg0.CLK
clk => zero_yes_o~reg0.CLK
clk => carry_yes_o~reg0.CLK
clk => valid_out1.CLK
rst => yes.IN1
rst => t2[0]~reg0.ENA
rst => valid_out1.ENA
rst => carry_yes_o~reg0.ENA
rst => zero_yes_o~reg0.ENA
rst => pc_old_o[15]~reg0.ENA
rst => pc_old_o[14]~reg0.ENA
rst => pc_old_o[13]~reg0.ENA
rst => pc_old_o[12]~reg0.ENA
rst => pc_old_o[11]~reg0.ENA
rst => pc_old_o[10]~reg0.ENA
rst => pc_old_o[9]~reg0.ENA
rst => pc_old_o[8]~reg0.ENA
rst => pc_old_o[7]~reg0.ENA
rst => pc_old_o[6]~reg0.ENA
rst => pc_old_o[5]~reg0.ENA
rst => pc_old_o[4]~reg0.ENA
rst => pc_old_o[3]~reg0.ENA
rst => pc_old_o[2]~reg0.ENA
rst => pc_old_o[1]~reg0.ENA
rst => pc_old_o[0]~reg0.ENA
rst => alu_op_o[1]~reg0.ENA
rst => alu_op_o[0]~reg0.ENA
rst => imm9_o[8]~reg0.ENA
rst => imm9_o[7]~reg0.ENA
rst => imm9_o[6]~reg0.ENA
rst => imm9_o[5]~reg0.ENA
rst => imm9_o[4]~reg0.ENA
rst => imm9_o[3]~reg0.ENA
rst => imm9_o[2]~reg0.ENA
rst => imm9_o[1]~reg0.ENA
rst => imm9_o[0]~reg0.ENA
rst => imm6_o[5]~reg0.ENA
rst => imm6_o[4]~reg0.ENA
rst => imm6_o[3]~reg0.ENA
rst => imm6_o[2]~reg0.ENA
rst => imm6_o[1]~reg0.ENA
rst => imm6_o[0]~reg0.ENA
rst => reg_a_addr_o[2]~reg0.ENA
rst => reg_a_addr_o[1]~reg0.ENA
rst => reg_a_addr_o[0]~reg0.ENA
rst => input_alu2_ctl_4_o[1]~reg0.ENA
rst => input_alu2_ctl_4_o[0]~reg0.ENA
rst => output_ctrl_5_o~reg0.ENA
rst => output_ctrl_4_o~reg0.ENA
rst => mem_rd_5_o~reg0.ENA
rst => reg_wr_6_o~reg0.ENA
rst => reg_inp_data_ctl_6_o~reg0.ENA
rst => pc_plus_imm_o[15]~reg0.ENA
rst => pc_plus_imm_o[14]~reg0.ENA
rst => pc_plus_imm_o[13]~reg0.ENA
rst => pc_plus_imm_o[12]~reg0.ENA
rst => pc_plus_imm_o[11]~reg0.ENA
rst => pc_plus_imm_o[10]~reg0.ENA
rst => pc_plus_imm_o[9]~reg0.ENA
rst => pc_plus_imm_o[8]~reg0.ENA
rst => pc_plus_imm_o[7]~reg0.ENA
rst => pc_plus_imm_o[6]~reg0.ENA
rst => pc_plus_imm_o[5]~reg0.ENA
rst => pc_plus_imm_o[4]~reg0.ENA
rst => pc_plus_imm_o[3]~reg0.ENA
rst => pc_plus_imm_o[2]~reg0.ENA
rst => pc_plus_imm_o[1]~reg0.ENA
rst => pc_plus_imm_o[0]~reg0.ENA
rst => jal_yes_o~reg0.ENA
rst => jlr_yes_o~reg0.ENA
rst => beq_yes_o~reg0.ENA
rst => reg_b_val[15]~reg0.ENA
rst => reg_b_val[14]~reg0.ENA
rst => reg_b_val[13]~reg0.ENA
rst => reg_b_val[12]~reg0.ENA
rst => reg_b_val[11]~reg0.ENA
rst => reg_b_val[10]~reg0.ENA
rst => reg_b_val[9]~reg0.ENA
rst => reg_b_val[8]~reg0.ENA
rst => reg_b_val[7]~reg0.ENA
rst => reg_b_val[6]~reg0.ENA
rst => reg_b_val[5]~reg0.ENA
rst => reg_b_val[4]~reg0.ENA
rst => reg_b_val[3]~reg0.ENA
rst => reg_b_val[2]~reg0.ENA
rst => reg_b_val[1]~reg0.ENA
rst => reg_b_val[0]~reg0.ENA
rst => t1[15]~reg0.ENA
rst => t1[14]~reg0.ENA
rst => t1[13]~reg0.ENA
rst => t1[12]~reg0.ENA
rst => t1[11]~reg0.ENA
rst => t1[10]~reg0.ENA
rst => t1[9]~reg0.ENA
rst => t1[8]~reg0.ENA
rst => t1[7]~reg0.ENA
rst => t1[6]~reg0.ENA
rst => t1[5]~reg0.ENA
rst => t1[4]~reg0.ENA
rst => t1[3]~reg0.ENA
rst => t1[2]~reg0.ENA
rst => t1[1]~reg0.ENA
rst => t1[0]~reg0.ENA
rst => t2[15]~reg0.ENA
rst => t2[14]~reg0.ENA
rst => t2[13]~reg0.ENA
rst => t2[12]~reg0.ENA
rst => t2[11]~reg0.ENA
rst => t2[10]~reg0.ENA
rst => t2[9]~reg0.ENA
rst => t2[8]~reg0.ENA
rst => t2[7]~reg0.ENA
rst => t2[6]~reg0.ENA
rst => t2[5]~reg0.ENA
rst => t2[4]~reg0.ENA
rst => t2[3]~reg0.ENA
rst => t2[2]~reg0.ENA
rst => t2[1]~reg0.ENA
valid_in => valid_out1.DATAIN
jlr_yes => jlr_yes_o~reg0.DATAIN
beq_yes => beq_yes_o~reg0.DATAIN
jal_yes => jal_yes_o~reg0.DATAIN
load_lukhi => ~NO_FANOUT~
reg_addr2_ctl => rf_a2[0].OUTPUTSELECT
reg_addr2_ctl => rf_a2[1].OUTPUTSELECT
reg_addr2_ctl => rf_a2[2].OUTPUTSELECT
input_alu2_ctl_4[0] => input_alu2_ctl_4_o[0]~reg0.DATAIN
input_alu2_ctl_4[1] => input_alu2_ctl_4_o[1]~reg0.DATAIN
output_ctrl_4 => output_ctrl_4_o~reg0.DATAIN
output_ctrl_5 => output_ctrl_5_o~reg0.DATAIN
reg_inp_data_ctl_6 => reg_inp_data_ctl_6_o~reg0.DATAIN
mem_rd_5 => mem_rd_5_o~reg0.DATAIN
reg_wr_6 => reg_wr_6_o~reg0.DATAIN
rf_d1[0] => rf_d11.DATAA
rf_d1[1] => rf_d11.DATAA
rf_d1[2] => rf_d11.DATAA
rf_d1[3] => rf_d11.DATAA
rf_d1[4] => rf_d11.DATAA
rf_d1[5] => rf_d11.DATAA
rf_d1[6] => rf_d11.DATAA
rf_d1[7] => rf_d11.DATAA
rf_d1[8] => rf_d11.DATAA
rf_d1[9] => rf_d11.DATAA
rf_d1[10] => rf_d11.DATAA
rf_d1[11] => rf_d11.DATAA
rf_d1[12] => rf_d11.DATAA
rf_d1[13] => rf_d11.DATAA
rf_d1[14] => rf_d11.DATAA
rf_d1[15] => rf_d11.DATAA
rf_d2[0] => rf_d22.DATAA
rf_d2[1] => rf_d22.DATAA
rf_d2[2] => rf_d22.DATAA
rf_d2[3] => rf_d22.DATAA
rf_d2[4] => rf_d22.DATAA
rf_d2[5] => rf_d22.DATAA
rf_d2[6] => rf_d22.DATAA
rf_d2[7] => rf_d22.DATAA
rf_d2[8] => rf_d22.DATAA
rf_d2[9] => rf_d22.DATAA
rf_d2[10] => rf_d22.DATAA
rf_d2[11] => rf_d22.DATAA
rf_d2[12] => rf_d22.DATAA
rf_d2[13] => rf_d22.DATAA
rf_d2[14] => rf_d22.DATAA
rf_d2[15] => rf_d22.DATAA
pc_plus_imm[0] => pc_plus_imm_o[0]~reg0.DATAIN
pc_plus_imm[1] => pc_plus_imm_o[1]~reg0.DATAIN
pc_plus_imm[2] => pc_plus_imm_o[2]~reg0.DATAIN
pc_plus_imm[3] => pc_plus_imm_o[3]~reg0.DATAIN
pc_plus_imm[4] => pc_plus_imm_o[4]~reg0.DATAIN
pc_plus_imm[5] => pc_plus_imm_o[5]~reg0.DATAIN
pc_plus_imm[6] => pc_plus_imm_o[6]~reg0.DATAIN
pc_plus_imm[7] => pc_plus_imm_o[7]~reg0.DATAIN
pc_plus_imm[8] => pc_plus_imm_o[8]~reg0.DATAIN
pc_plus_imm[9] => pc_plus_imm_o[9]~reg0.DATAIN
pc_plus_imm[10] => pc_plus_imm_o[10]~reg0.DATAIN
pc_plus_imm[11] => pc_plus_imm_o[11]~reg0.DATAIN
pc_plus_imm[12] => pc_plus_imm_o[12]~reg0.DATAIN
pc_plus_imm[13] => pc_plus_imm_o[13]~reg0.DATAIN
pc_plus_imm[14] => pc_plus_imm_o[14]~reg0.DATAIN
pc_plus_imm[15] => pc_plus_imm_o[15]~reg0.DATAIN
pc_old_i[0] => rf_d11[0].DATAB
pc_old_i[0] => rf_d22.DATAB
pc_old_i[0] => rf_d22[0].DATAB
pc_old_i[0] => pc_old_o[0]~reg0.DATAIN
pc_old_i[1] => rf_d11[1].DATAB
pc_old_i[1] => rf_d22.DATAB
pc_old_i[1] => rf_d22[1].DATAB
pc_old_i[1] => pc_old_o[1]~reg0.DATAIN
pc_old_i[2] => rf_d11[2].DATAB
pc_old_i[2] => rf_d22.DATAB
pc_old_i[2] => rf_d22[2].DATAB
pc_old_i[2] => pc_old_o[2]~reg0.DATAIN
pc_old_i[3] => rf_d11[3].DATAB
pc_old_i[3] => rf_d22.DATAB
pc_old_i[3] => rf_d22[3].DATAB
pc_old_i[3] => pc_old_o[3]~reg0.DATAIN
pc_old_i[4] => rf_d11[4].DATAB
pc_old_i[4] => rf_d22.DATAB
pc_old_i[4] => rf_d22[4].DATAB
pc_old_i[4] => pc_old_o[4]~reg0.DATAIN
pc_old_i[5] => rf_d11[5].DATAB
pc_old_i[5] => rf_d22.DATAB
pc_old_i[5] => rf_d22[5].DATAB
pc_old_i[5] => pc_old_o[5]~reg0.DATAIN
pc_old_i[6] => rf_d11[6].DATAB
pc_old_i[6] => rf_d22.DATAB
pc_old_i[6] => rf_d22[6].DATAB
pc_old_i[6] => pc_old_o[6]~reg0.DATAIN
pc_old_i[7] => rf_d11[7].DATAB
pc_old_i[7] => rf_d22.DATAB
pc_old_i[7] => rf_d22[7].DATAB
pc_old_i[7] => pc_old_o[7]~reg0.DATAIN
pc_old_i[8] => rf_d11[8].DATAB
pc_old_i[8] => rf_d22.DATAB
pc_old_i[8] => rf_d22[8].DATAB
pc_old_i[8] => pc_old_o[8]~reg0.DATAIN
pc_old_i[9] => rf_d11[9].DATAB
pc_old_i[9] => rf_d22.DATAB
pc_old_i[9] => rf_d22[9].DATAB
pc_old_i[9] => pc_old_o[9]~reg0.DATAIN
pc_old_i[10] => rf_d11[10].DATAB
pc_old_i[10] => rf_d22.DATAB
pc_old_i[10] => rf_d22[10].DATAB
pc_old_i[10] => pc_old_o[10]~reg0.DATAIN
pc_old_i[11] => rf_d11[11].DATAB
pc_old_i[11] => rf_d22.DATAB
pc_old_i[11] => rf_d22[11].DATAB
pc_old_i[11] => pc_old_o[11]~reg0.DATAIN
pc_old_i[12] => rf_d11[12].DATAB
pc_old_i[12] => rf_d22.DATAB
pc_old_i[12] => rf_d22[12].DATAB
pc_old_i[12] => pc_old_o[12]~reg0.DATAIN
pc_old_i[13] => rf_d11[13].DATAB
pc_old_i[13] => rf_d22.DATAB
pc_old_i[13] => rf_d22[13].DATAB
pc_old_i[13] => pc_old_o[13]~reg0.DATAIN
pc_old_i[14] => rf_d11[14].DATAB
pc_old_i[14] => rf_d22.DATAB
pc_old_i[14] => rf_d22[14].DATAB
pc_old_i[14] => pc_old_o[14]~reg0.DATAIN
pc_old_i[15] => rf_d11[15].DATAB
pc_old_i[15] => rf_d22.DATAB
pc_old_i[15] => rf_d22[15].DATAB
pc_old_i[15] => pc_old_o[15]~reg0.DATAIN
carry_yes_i => carry_yes_o~reg0.DATAIN
zero_yes_i => zero_yes_o~reg0.DATAIN
imm6_i[0] => imm6_o[0]~reg0.DATAIN
imm6_i[1] => imm6_o[1]~reg0.DATAIN
imm6_i[2] => imm6_o[2]~reg0.DATAIN
imm6_i[3] => imm6_o[3]~reg0.DATAIN
imm6_i[4] => imm6_o[4]~reg0.DATAIN
imm6_i[5] => imm6_o[5]~reg0.DATAIN
imm9_i[0] => imm9_o[0]~reg0.DATAIN
imm9_i[1] => imm9_o[1]~reg0.DATAIN
imm9_i[2] => imm9_o[2]~reg0.DATAIN
imm9_i[3] => imm9_o[3]~reg0.DATAIN
imm9_i[4] => imm9_o[4]~reg0.DATAIN
imm9_i[5] => imm9_o[5]~reg0.DATAIN
imm9_i[6] => imm9_o[6]~reg0.DATAIN
imm9_i[7] => imm9_o[7]~reg0.DATAIN
imm9_i[8] => imm9_o[8]~reg0.DATAIN
reg_a_addr[0] => rf_a2[0].DATAA
reg_a_addr[0] => reg_a_addr_o[0]~reg0.DATAIN
reg_a_addr[1] => rf_a2[1].DATAA
reg_a_addr[1] => reg_a_addr_o[1]~reg0.DATAIN
reg_a_addr[2] => rf_a2[2].DATAA
reg_a_addr[2] => reg_a_addr_o[2]~reg0.DATAIN
reg_b_addr[0] => ~NO_FANOUT~
reg_b_addr[1] => ~NO_FANOUT~
reg_b_addr[2] => ~NO_FANOUT~
reg_c_addr[0] => rf_a2[0].DATAB
reg_c_addr[1] => rf_a2[1].DATAB
reg_c_addr[2] => rf_a2[2].DATAB
r_a_hzrd[0] => rf_d22.IN0
r_a_hzrd[0] => rf_d22.IN0
r_a_hzrd[1] => rf_d22.IN1
r_a_hzrd[1] => rf_d22.IN0
r_a_hzrd[2] => rf_d22.IN1
r_b_hzrd[0] => rf_d11.IN0
r_b_hzrd[0] => rf_d11.IN0
r_b_hzrd[1] => rf_d11.IN1
r_b_hzrd[1] => rf_d11.IN0
r_b_hzrd[2] => rf_d11.IN1
r_c_hzrd[0] => rf_d22.IN0
r_c_hzrd[0] => rf_d22.IN0
r_c_hzrd[1] => rf_d22.IN1
r_c_hzrd[1] => rf_d22.IN0
r_c_hzrd[2] => rf_d22.IN1
read_from_a => rf_d22.IN1
read_from_a => rf_d22.IN1
read_from_a => rf_d22.IN1
read_from_a => rf_d22.IN0
read_from_a => rf_d22.IN1
read_from_a => rf_d22.IN1
read_from_a => rf_d22.IN1
read_from_a => rf_d22.IN0
stage4_op[0] => rf_d11.DATAB
stage4_op[0] => rf_d22.DATAB
stage4_op[1] => rf_d11.DATAB
stage4_op[1] => rf_d22.DATAB
stage4_op[2] => rf_d11.DATAB
stage4_op[2] => rf_d22.DATAB
stage4_op[3] => rf_d11.DATAB
stage4_op[3] => rf_d22.DATAB
stage4_op[4] => rf_d11.DATAB
stage4_op[4] => rf_d22.DATAB
stage4_op[5] => rf_d11.DATAB
stage4_op[5] => rf_d22.DATAB
stage4_op[6] => rf_d11.DATAB
stage4_op[6] => rf_d22.DATAB
stage4_op[7] => rf_d11.DATAB
stage4_op[7] => rf_d22.DATAB
stage4_op[8] => rf_d11.DATAB
stage4_op[8] => rf_d22.DATAB
stage4_op[9] => rf_d11.DATAB
stage4_op[9] => rf_d22.DATAB
stage4_op[10] => rf_d11.DATAB
stage4_op[10] => rf_d22.DATAB
stage4_op[11] => rf_d11.DATAB
stage4_op[11] => rf_d22.DATAB
stage4_op[12] => rf_d11.DATAB
stage4_op[12] => rf_d22.DATAB
stage4_op[13] => rf_d11.DATAB
stage4_op[13] => rf_d22.DATAB
stage4_op[14] => rf_d11.DATAB
stage4_op[14] => rf_d22.DATAB
stage4_op[15] => rf_d11.DATAB
stage4_op[15] => rf_d22.DATAB
stage5_op[0] => rf_d11.DATAB
stage5_op[0] => rf_d22.DATAB
stage5_op[1] => rf_d11.DATAB
stage5_op[1] => rf_d22.DATAB
stage5_op[2] => rf_d11.DATAB
stage5_op[2] => rf_d22.DATAB
stage5_op[3] => rf_d11.DATAB
stage5_op[3] => rf_d22.DATAB
stage5_op[4] => rf_d11.DATAB
stage5_op[4] => rf_d22.DATAB
stage5_op[5] => rf_d11.DATAB
stage5_op[5] => rf_d22.DATAB
stage5_op[6] => rf_d11.DATAB
stage5_op[6] => rf_d22.DATAB
stage5_op[7] => rf_d11.DATAB
stage5_op[7] => rf_d22.DATAB
stage5_op[8] => rf_d11.DATAB
stage5_op[8] => rf_d22.DATAB
stage5_op[9] => rf_d11.DATAB
stage5_op[9] => rf_d22.DATAB
stage5_op[10] => rf_d11.DATAB
stage5_op[10] => rf_d22.DATAB
stage5_op[11] => rf_d11.DATAB
stage5_op[11] => rf_d22.DATAB
stage5_op[12] => rf_d11.DATAB
stage5_op[12] => rf_d22.DATAB
stage5_op[13] => rf_d11.DATAB
stage5_op[13] => rf_d22.DATAB
stage5_op[14] => rf_d11.DATAB
stage5_op[14] => rf_d22.DATAB
stage5_op[15] => rf_d11.DATAB
stage5_op[15] => rf_d22.DATAB
stage6_op[0] => rf_d11.DATAB
stage6_op[0] => rf_d22.DATAB
stage6_op[1] => rf_d11.DATAB
stage6_op[1] => rf_d22.DATAB
stage6_op[2] => rf_d11.DATAB
stage6_op[2] => rf_d22.DATAB
stage6_op[3] => rf_d11.DATAB
stage6_op[3] => rf_d22.DATAB
stage6_op[4] => rf_d11.DATAB
stage6_op[4] => rf_d22.DATAB
stage6_op[5] => rf_d11.DATAB
stage6_op[5] => rf_d22.DATAB
stage6_op[6] => rf_d11.DATAB
stage6_op[6] => rf_d22.DATAB
stage6_op[7] => rf_d11.DATAB
stage6_op[7] => rf_d22.DATAB
stage6_op[8] => rf_d11.DATAB
stage6_op[8] => rf_d22.DATAB
stage6_op[9] => rf_d11.DATAB
stage6_op[9] => rf_d22.DATAB
stage6_op[10] => rf_d11.DATAB
stage6_op[10] => rf_d22.DATAB
stage6_op[11] => rf_d11.DATAB
stage6_op[11] => rf_d22.DATAB
stage6_op[12] => rf_d11.DATAB
stage6_op[12] => rf_d22.DATAB
stage6_op[13] => rf_d11.DATAB
stage6_op[13] => rf_d22.DATAB
stage6_op[14] => rf_d11.DATAB
stage6_op[14] => rf_d22.DATAB
stage6_op[15] => rf_d11.DATAB
stage6_op[15] => rf_d22.DATAB
valid_vec_hzrd[0] => rf_d11.IN1
valid_vec_hzrd[0] => rf_d22.IN1
valid_vec_hzrd[0] => rf_d11.IN1
valid_vec_hzrd[0] => rf_d22.IN1
valid_vec_hzrd[0] => rf_d22.IN1
valid_vec_hzrd[1] => rf_d11.IN1
valid_vec_hzrd[1] => rf_d22.IN1
valid_vec_hzrd[1] => rf_d11.IN1
valid_vec_hzrd[1] => rf_d22.IN1
valid_vec_hzrd[1] => rf_d22.IN1
valid_vec_hzrd[2] => rf_d11.IN1
valid_vec_hzrd[2] => rf_d22.IN1
alu_op_i[0] => alu_op_o[0]~reg0.DATAIN
alu_op_i[1] => alu_op_o[1]~reg0.DATAIN
t1[0] <= t1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[1] <= t1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[2] <= t1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[3] <= t1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[4] <= t1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[5] <= t1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[6] <= t1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[7] <= t1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[8] <= t1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[9] <= t1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[10] <= t1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[11] <= t1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[12] <= t1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[13] <= t1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[14] <= t1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[15] <= t1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[0] <= t2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[1] <= t2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[2] <= t2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[3] <= t2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[4] <= t2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[5] <= t2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[6] <= t2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[7] <= t2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[8] <= t2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[9] <= t2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[10] <= t2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[11] <= t2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[12] <= t2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[13] <= t2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[14] <= t2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2[15] <= t2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[0] <= pc_old_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[1] <= pc_old_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[2] <= pc_old_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[3] <= pc_old_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[4] <= pc_old_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[5] <= pc_old_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[6] <= pc_old_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[7] <= pc_old_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[8] <= pc_old_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[9] <= pc_old_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[10] <= pc_old_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[11] <= pc_old_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[12] <= pc_old_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[13] <= pc_old_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[14] <= pc_old_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[15] <= pc_old_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[0] <= reg_b_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[1] <= reg_b_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[2] <= reg_b_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[3] <= reg_b_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[4] <= reg_b_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[5] <= reg_b_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[6] <= reg_b_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[7] <= reg_b_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[8] <= reg_b_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[9] <= reg_b_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[10] <= reg_b_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[11] <= reg_b_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[12] <= reg_b_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[13] <= reg_b_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[14] <= reg_b_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_b_val[15] <= reg_b_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_o[0] <= imm6_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_o[1] <= imm6_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_o[2] <= imm6_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_o[3] <= imm6_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_o[4] <= imm6_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6_o[5] <= imm6_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_o[0] <= imm9_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_o[1] <= imm9_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_o[2] <= imm9_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_o[3] <= imm9_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_o[4] <= imm9_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_o[5] <= imm9_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_o[6] <= imm9_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_o[7] <= imm9_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm9_o[8] <= imm9_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_addr_o[0] <= reg_a_addr_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_addr_o[1] <= reg_a_addr_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_addr_o[2] <= reg_a_addr_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op_o[0] <= alu_op_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op_o[1] <= alu_op_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
carry_yes_o <= carry_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero_yes_o <= zero_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
xor_comp <= yes.DB_MAX_OUTPUT_PORT_TYPE
input_alu2_ctl_4_o[0] <= input_alu2_ctl_4_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_alu2_ctl_4_o[1] <= input_alu2_ctl_4_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_ctrl_4_o <= output_ctrl_4_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_ctrl_5_o <= output_ctrl_5_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_inp_data_ctl_6_o <= reg_inp_data_ctl_6_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_out1.DB_MAX_OUTPUT_PORT_TYPE
mem_rd_5_o <= mem_rd_5_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_6_o <= reg_wr_6_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[0] <= pc_plus_imm_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[1] <= pc_plus_imm_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[2] <= pc_plus_imm_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[3] <= pc_plus_imm_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[4] <= pc_plus_imm_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[5] <= pc_plus_imm_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[6] <= pc_plus_imm_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[7] <= pc_plus_imm_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[8] <= pc_plus_imm_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[9] <= pc_plus_imm_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[10] <= pc_plus_imm_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[11] <= pc_plus_imm_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[12] <= pc_plus_imm_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[13] <= pc_plus_imm_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[14] <= pc_plus_imm_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_plus_imm_o[15] <= pc_plus_imm_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a2[0] <= rf_a2[0].DB_MAX_OUTPUT_PORT_TYPE
rf_a2[1] <= rf_a2[1].DB_MAX_OUTPUT_PORT_TYPE
rf_a2[2] <= rf_a2[2].DB_MAX_OUTPUT_PORT_TYPE
jlr_yes_o <= jlr_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
beq_yes_o <= beq_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
jal_yes_o <= jal_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_hzrd_out_2a => rf_d22.IN1
load_hzrd_out_2a => rf_d22.IN1
load_hzrd_out_2b => rf_d11.IN1
load_hzrd_out_2c => rf_d22.IN1
ra_is_r7 => rf_d22.IN1
rb_is_r7 => rf_d11[15].OUTPUTSELECT
rb_is_r7 => rf_d11[14].OUTPUTSELECT
rb_is_r7 => rf_d11[13].OUTPUTSELECT
rb_is_r7 => rf_d11[12].OUTPUTSELECT
rb_is_r7 => rf_d11[11].OUTPUTSELECT
rb_is_r7 => rf_d11[10].OUTPUTSELECT
rb_is_r7 => rf_d11[9].OUTPUTSELECT
rb_is_r7 => rf_d11[8].OUTPUTSELECT
rb_is_r7 => rf_d11[7].OUTPUTSELECT
rb_is_r7 => rf_d11[6].OUTPUTSELECT
rb_is_r7 => rf_d11[5].OUTPUTSELECT
rb_is_r7 => rf_d11[4].OUTPUTSELECT
rb_is_r7 => rf_d11[3].OUTPUTSELECT
rb_is_r7 => rf_d11[2].OUTPUTSELECT
rb_is_r7 => rf_d11[1].OUTPUTSELECT
rb_is_r7 => rf_d11[0].OUTPUTSELECT
rc_is_r7 => rf_d22.IN1


|risc_pipelining|stage4:stg4
clk => zero_yes_o~reg0.CLK
clk => carry_yes_o~reg0.CLK
clk => pc_old_o[0]~reg0.CLK
clk => pc_old_o[1]~reg0.CLK
clk => pc_old_o[2]~reg0.CLK
clk => pc_old_o[3]~reg0.CLK
clk => pc_old_o[4]~reg0.CLK
clk => pc_old_o[5]~reg0.CLK
clk => pc_old_o[6]~reg0.CLK
clk => pc_old_o[7]~reg0.CLK
clk => pc_old_o[8]~reg0.CLK
clk => pc_old_o[9]~reg0.CLK
clk => pc_old_o[10]~reg0.CLK
clk => pc_old_o[11]~reg0.CLK
clk => pc_old_o[12]~reg0.CLK
clk => pc_old_o[13]~reg0.CLK
clk => pc_old_o[14]~reg0.CLK
clk => pc_old_o[15]~reg0.CLK
clk => t2_out[0]~reg0.CLK
clk => t2_out[1]~reg0.CLK
clk => t2_out[2]~reg0.CLK
clk => t2_out[3]~reg0.CLK
clk => t2_out[4]~reg0.CLK
clk => t2_out[5]~reg0.CLK
clk => t2_out[6]~reg0.CLK
clk => t2_out[7]~reg0.CLK
clk => t2_out[8]~reg0.CLK
clk => t2_out[9]~reg0.CLK
clk => t2_out[10]~reg0.CLK
clk => t2_out[11]~reg0.CLK
clk => t2_out[12]~reg0.CLK
clk => t2_out[13]~reg0.CLK
clk => t2_out[14]~reg0.CLK
clk => t2_out[15]~reg0.CLK
clk => reg_a_adr_out[0]~reg0.CLK
clk => reg_a_adr_out[1]~reg0.CLK
clk => reg_a_adr_out[2]~reg0.CLK
clk => jal_yes_o~reg0.CLK
clk => beq_yes_o~reg0.CLK
clk => jlr_yes_o~reg0.CLK
clk => reg_wr_6_o~reg0.CLK
clk => mem_rd_5_o~reg0.CLK
clk => reg_inp_data_ctl_6_o~reg0.CLK
clk => output_ctrl_5_o~reg0.CLK
clk => p_zero~reg0.CLK
clk => p_carry~reg0.CLK
clk => valid_out1.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
rst => zero_yes_o~reg0.ENA
rst => carry_yes_o~reg0.ENA
rst => pc_old_o[0]~reg0.ENA
rst => pc_old_o[1]~reg0.ENA
rst => pc_old_o[2]~reg0.ENA
rst => pc_old_o[3]~reg0.ENA
rst => pc_old_o[4]~reg0.ENA
rst => pc_old_o[5]~reg0.ENA
rst => pc_old_o[6]~reg0.ENA
rst => pc_old_o[7]~reg0.ENA
rst => pc_old_o[8]~reg0.ENA
rst => pc_old_o[9]~reg0.ENA
rst => pc_old_o[10]~reg0.ENA
rst => pc_old_o[11]~reg0.ENA
rst => pc_old_o[12]~reg0.ENA
rst => pc_old_o[13]~reg0.ENA
rst => pc_old_o[14]~reg0.ENA
rst => pc_old_o[15]~reg0.ENA
rst => t2_out[0]~reg0.ENA
rst => t2_out[1]~reg0.ENA
rst => t2_out[2]~reg0.ENA
rst => t2_out[3]~reg0.ENA
rst => t2_out[4]~reg0.ENA
rst => t2_out[5]~reg0.ENA
rst => t2_out[6]~reg0.ENA
rst => t2_out[7]~reg0.ENA
rst => t2_out[8]~reg0.ENA
rst => t2_out[9]~reg0.ENA
rst => t2_out[10]~reg0.ENA
rst => t2_out[11]~reg0.ENA
rst => t2_out[12]~reg0.ENA
rst => t2_out[13]~reg0.ENA
rst => t2_out[14]~reg0.ENA
rst => t2_out[15]~reg0.ENA
rst => reg_a_adr_out[0]~reg0.ENA
rst => reg_a_adr_out[1]~reg0.ENA
rst => reg_a_adr_out[2]~reg0.ENA
rst => jal_yes_o~reg0.ENA
rst => beq_yes_o~reg0.ENA
rst => jlr_yes_o~reg0.ENA
rst => reg_wr_6_o~reg0.ENA
rst => mem_rd_5_o~reg0.ENA
rst => reg_inp_data_ctl_6_o~reg0.ENA
rst => output_ctrl_5_o~reg0.ENA
rst => p_zero~reg0.ENA
rst => p_carry~reg0.ENA
rst => valid_out1.ENA
rst => alu_out[0]~reg0.ENA
rst => alu_out[1]~reg0.ENA
rst => alu_out[2]~reg0.ENA
rst => alu_out[3]~reg0.ENA
rst => alu_out[4]~reg0.ENA
rst => alu_out[5]~reg0.ENA
rst => alu_out[6]~reg0.ENA
rst => alu_out[7]~reg0.ENA
rst => alu_out[8]~reg0.ENA
rst => alu_out[9]~reg0.ENA
rst => alu_out[10]~reg0.ENA
rst => alu_out[11]~reg0.ENA
rst => alu_out[12]~reg0.ENA
rst => alu_out[13]~reg0.ENA
rst => alu_out[14]~reg0.ENA
rst => alu_out[15]~reg0.ENA
valid_in => valid_out1.DATAIN
input_alu2_ctl[0] => Equal0.IN1
input_alu2_ctl[0] => Equal1.IN1
input_alu2_ctl[0] => Equal2.IN0
input_alu2_ctl[0] => Equal3.IN1
input_alu2_ctl[1] => Equal0.IN0
input_alu2_ctl[1] => Equal1.IN0
input_alu2_ctl[1] => Equal2.IN1
input_alu2_ctl[1] => Equal3.IN0
output_ctrl => ALU_output[15].OUTPUTSELECT
output_ctrl => ALU_output[14].OUTPUTSELECT
output_ctrl => ALU_output[13].OUTPUTSELECT
output_ctrl => ALU_output[12].OUTPUTSELECT
output_ctrl => ALU_output[11].OUTPUTSELECT
output_ctrl => ALU_output[10].OUTPUTSELECT
output_ctrl => ALU_output[9].OUTPUTSELECT
output_ctrl => ALU_output[8].OUTPUTSELECT
output_ctrl => ALU_output[7].OUTPUTSELECT
output_ctrl => ALU_output[6].OUTPUTSELECT
output_ctrl => ALU_output[5].OUTPUTSELECT
output_ctrl => ALU_output[4].OUTPUTSELECT
output_ctrl => ALU_output[3].OUTPUTSELECT
output_ctrl => ALU_output[2].OUTPUTSELECT
output_ctrl => ALU_output[1].OUTPUTSELECT
output_ctrl => ALU_output[0].OUTPUTSELECT
output_ctrl_5 => output_ctrl_5_o~reg0.DATAIN
output_ctrl_5_o <= output_ctrl_5_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_inp_data_ctl_6 => reg_inp_data_ctl_6_o~reg0.DATAIN
reg_inp_data_ctl_6_o <= reg_inp_data_ctl_6_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_rd_5 => mem_rd_5_o~reg0.DATAIN
mem_rd_5_o <= mem_rd_5_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_6 => reg_wr_6_o~reg0.DATAIN
reg_wr_6_o <= reg_wr_6_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
jlr_yes => stage4_out_hzrd.IN0
jlr_yes => jlr_yes_o~reg0.DATAIN
jlr_yes_o <= jlr_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
beq_yes => beq_yes_o~reg0.DATAIN
beq_yes_o <= beq_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
jal_yes => stage4_out_hzrd.IN1
jal_yes => jal_yes_o~reg0.DATAIN
jal_yes_o <= jal_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_adr_in[0] => reg_a_adr_out[0]~reg0.DATAIN
reg_a_adr_in[1] => reg_a_adr_out[1]~reg0.DATAIN
reg_a_adr_in[2] => reg_a_adr_out[2]~reg0.DATAIN
reg_a_adr_out[0] <= reg_a_adr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_adr_out[1] <= reg_a_adr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_adr_out[2] <= reg_a_adr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t1[0] => ALU:alu_execute.A[0]
t1[1] => ALU:alu_execute.A[1]
t1[2] => ALU:alu_execute.A[2]
t1[3] => ALU:alu_execute.A[3]
t1[4] => ALU:alu_execute.A[4]
t1[5] => ALU:alu_execute.A[5]
t1[6] => ALU:alu_execute.A[6]
t1[7] => ALU:alu_execute.A[7]
t1[8] => ALU:alu_execute.A[8]
t1[9] => ALU:alu_execute.A[9]
t1[10] => ALU:alu_execute.A[10]
t1[11] => ALU:alu_execute.A[11]
t1[12] => ALU:alu_execute.A[12]
t1[13] => ALU:alu_execute.A[13]
t1[14] => ALU:alu_execute.A[14]
t1[15] => ALU:alu_execute.A[15]
t2_in[0] => ALU2[0].DATAB
t2_in[0] => t2_out[0]~reg0.DATAIN
t2_in[1] => ALU2[1].DATAB
t2_in[1] => t2_out[1]~reg0.DATAIN
t2_in[2] => ALU2[2].DATAB
t2_in[2] => t2_out[2]~reg0.DATAIN
t2_in[3] => ALU2[3].DATAB
t2_in[3] => t2_out[3]~reg0.DATAIN
t2_in[4] => ALU2[4].DATAB
t2_in[4] => t2_out[4]~reg0.DATAIN
t2_in[5] => ALU2[5].DATAB
t2_in[5] => t2_out[5]~reg0.DATAIN
t2_in[6] => ALU2[6].DATAB
t2_in[6] => t2_out[6]~reg0.DATAIN
t2_in[7] => ALU2[7].DATAB
t2_in[7] => t2_out[7]~reg0.DATAIN
t2_in[8] => ALU2[8].DATAB
t2_in[8] => t2_out[8]~reg0.DATAIN
t2_in[9] => ALU2[9].DATAB
t2_in[9] => t2_out[9]~reg0.DATAIN
t2_in[10] => ALU2[10].DATAB
t2_in[10] => t2_out[10]~reg0.DATAIN
t2_in[11] => ALU2[11].DATAB
t2_in[11] => t2_out[11]~reg0.DATAIN
t2_in[12] => ALU2[12].DATAB
t2_in[12] => t2_out[12]~reg0.DATAIN
t2_in[13] => ALU2[13].DATAB
t2_in[13] => t2_out[13]~reg0.DATAIN
t2_in[14] => ALU2[14].DATAB
t2_in[14] => t2_out[14]~reg0.DATAIN
t2_in[15] => ALU2[15].DATAB
t2_in[15] => t2_out[15]~reg0.DATAIN
t2_out[0] <= t2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[1] <= t2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[2] <= t2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[3] <= t2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[4] <= t2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[5] <= t2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[6] <= t2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[7] <= t2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[8] <= t2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[9] <= t2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[10] <= t2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[11] <= t2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[12] <= t2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[13] <= t2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[14] <= t2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[15] <= t2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm6[0] => ALU2[0].DATAB
imm6[1] => ALU2[1].DATAB
imm6[2] => ALU2[2].DATAB
imm6[3] => ALU2[3].DATAB
imm6[4] => ALU2[4].DATAB
imm6[5] => ALU2[5].DATAB
imm9[0] => ALU_output[7].DATAA
imm9[0] => ALU2[7].DATAA
imm9[0] => ALU2[0].DATAB
imm9[1] => ALU_output[8].DATAA
imm9[1] => ALU2[8].DATAA
imm9[1] => ALU2[1].DATAB
imm9[2] => ALU_output[9].DATAA
imm9[2] => ALU2[9].DATAA
imm9[2] => ALU2[2].DATAB
imm9[3] => ALU_output[10].DATAA
imm9[3] => ALU2[10].DATAA
imm9[3] => ALU2[3].DATAB
imm9[4] => ALU_output[11].DATAA
imm9[4] => ALU2[11].DATAA
imm9[4] => ALU2[4].DATAB
imm9[5] => ALU_output[12].DATAA
imm9[5] => ALU2[12].DATAA
imm9[5] => ALU2[5].DATAB
imm9[6] => ALU_output[13].DATAA
imm9[6] => ALU2[13].DATAA
imm9[6] => ALU2[6].DATAB
imm9[7] => ALU_output[14].DATAA
imm9[7] => ALU2[14].DATAA
imm9[7] => ALU2[7].DATAB
imm9[8] => ALU_output[15].DATAA
imm9[8] => ALU2[15].DATAA
imm9[8] => ALU2[8].DATAB
alu_op[0] => ALU:alu_execute.OP[0]
alu_op[1] => ALU:alu_execute.OP[1]
pc_old_i[0] => stage4_out_hzrd.DATAB
pc_old_i[0] => pc_old_o[0]~reg0.DATAIN
pc_old_i[1] => stage4_out_hzrd.DATAB
pc_old_i[1] => pc_old_o[1]~reg0.DATAIN
pc_old_i[2] => stage4_out_hzrd.DATAB
pc_old_i[2] => pc_old_o[2]~reg0.DATAIN
pc_old_i[3] => stage4_out_hzrd.DATAB
pc_old_i[3] => pc_old_o[3]~reg0.DATAIN
pc_old_i[4] => stage4_out_hzrd.DATAB
pc_old_i[4] => pc_old_o[4]~reg0.DATAIN
pc_old_i[5] => stage4_out_hzrd.DATAB
pc_old_i[5] => pc_old_o[5]~reg0.DATAIN
pc_old_i[6] => stage4_out_hzrd.DATAB
pc_old_i[6] => pc_old_o[6]~reg0.DATAIN
pc_old_i[7] => stage4_out_hzrd.DATAB
pc_old_i[7] => pc_old_o[7]~reg0.DATAIN
pc_old_i[8] => stage4_out_hzrd.DATAB
pc_old_i[8] => pc_old_o[8]~reg0.DATAIN
pc_old_i[9] => stage4_out_hzrd.DATAB
pc_old_i[9] => pc_old_o[9]~reg0.DATAIN
pc_old_i[10] => stage4_out_hzrd.DATAB
pc_old_i[10] => pc_old_o[10]~reg0.DATAIN
pc_old_i[11] => stage4_out_hzrd.DATAB
pc_old_i[11] => pc_old_o[11]~reg0.DATAIN
pc_old_i[12] => stage4_out_hzrd.DATAB
pc_old_i[12] => pc_old_o[12]~reg0.DATAIN
pc_old_i[13] => stage4_out_hzrd.DATAB
pc_old_i[13] => pc_old_o[13]~reg0.DATAIN
pc_old_i[14] => stage4_out_hzrd.DATAB
pc_old_i[14] => pc_old_o[14]~reg0.DATAIN
pc_old_i[15] => stage4_out_hzrd.DATAB
pc_old_i[15] => pc_old_o[15]~reg0.DATAIN
pc_old_o[0] <= pc_old_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[1] <= pc_old_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[2] <= pc_old_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[3] <= pc_old_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[4] <= pc_old_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[5] <= pc_old_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[6] <= pc_old_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[7] <= pc_old_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[8] <= pc_old_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[9] <= pc_old_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[10] <= pc_old_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[11] <= pc_old_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[12] <= pc_old_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[13] <= pc_old_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[14] <= pc_old_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[15] <= pc_old_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
carry_yes_i => carry_yes_o~reg0.DATAIN
carry_yes_o <= carry_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero_yes_i => zero_yes_o~reg0.DATAIN
zero_yes_o <= zero_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p_carry <= p_carry~reg0.DB_MAX_OUTPUT_PORT_TYPE
p_zero <= p_zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
p_carry_com <= ALU:alu_execute.C
p_zero_com <= ALU:alu_execute.Z
valid_out <= valid_out1.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[0] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[1] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[2] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[3] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[4] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[5] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[6] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[7] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[8] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[9] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[10] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[11] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[12] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[13] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[14] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage4_out_hzrd[15] <= stage4_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage4:stg4|ALU:alu_execute
A[0] => adder_16bit:add.A[0]
A[0] => subtractor_16bit:subtractor.A[0]
A[0] => nand_16bit:nand1.A[0]
A[1] => adder_16bit:add.A[1]
A[1] => subtractor_16bit:subtractor.A[1]
A[1] => nand_16bit:nand1.A[1]
A[2] => adder_16bit:add.A[2]
A[2] => subtractor_16bit:subtractor.A[2]
A[2] => nand_16bit:nand1.A[2]
A[3] => adder_16bit:add.A[3]
A[3] => subtractor_16bit:subtractor.A[3]
A[3] => nand_16bit:nand1.A[3]
A[4] => adder_16bit:add.A[4]
A[4] => subtractor_16bit:subtractor.A[4]
A[4] => nand_16bit:nand1.A[4]
A[5] => adder_16bit:add.A[5]
A[5] => subtractor_16bit:subtractor.A[5]
A[5] => nand_16bit:nand1.A[5]
A[6] => adder_16bit:add.A[6]
A[6] => subtractor_16bit:subtractor.A[6]
A[6] => nand_16bit:nand1.A[6]
A[7] => adder_16bit:add.A[7]
A[7] => subtractor_16bit:subtractor.A[7]
A[7] => nand_16bit:nand1.A[7]
A[8] => adder_16bit:add.A[8]
A[8] => subtractor_16bit:subtractor.A[8]
A[8] => nand_16bit:nand1.A[8]
A[9] => adder_16bit:add.A[9]
A[9] => subtractor_16bit:subtractor.A[9]
A[9] => nand_16bit:nand1.A[9]
A[10] => adder_16bit:add.A[10]
A[10] => subtractor_16bit:subtractor.A[10]
A[10] => nand_16bit:nand1.A[10]
A[11] => adder_16bit:add.A[11]
A[11] => subtractor_16bit:subtractor.A[11]
A[11] => nand_16bit:nand1.A[11]
A[12] => adder_16bit:add.A[12]
A[12] => subtractor_16bit:subtractor.A[12]
A[12] => nand_16bit:nand1.A[12]
A[13] => adder_16bit:add.A[13]
A[13] => subtractor_16bit:subtractor.A[13]
A[13] => nand_16bit:nand1.A[13]
A[14] => adder_16bit:add.A[14]
A[14] => subtractor_16bit:subtractor.A[14]
A[14] => nand_16bit:nand1.A[14]
A[15] => adder_16bit:add.A[15]
A[15] => subtractor_16bit:subtractor.A[15]
A[15] => nand_16bit:nand1.A[15]
B[0] => adder_16bit:add.B[0]
B[0] => subtractor_16bit:subtractor.B[0]
B[0] => nand_16bit:nand1.B[0]
B[1] => adder_16bit:add.B[1]
B[1] => subtractor_16bit:subtractor.B[1]
B[1] => nand_16bit:nand1.B[1]
B[2] => adder_16bit:add.B[2]
B[2] => subtractor_16bit:subtractor.B[2]
B[2] => nand_16bit:nand1.B[2]
B[3] => adder_16bit:add.B[3]
B[3] => subtractor_16bit:subtractor.B[3]
B[3] => nand_16bit:nand1.B[3]
B[4] => adder_16bit:add.B[4]
B[4] => subtractor_16bit:subtractor.B[4]
B[4] => nand_16bit:nand1.B[4]
B[5] => adder_16bit:add.B[5]
B[5] => subtractor_16bit:subtractor.B[5]
B[5] => nand_16bit:nand1.B[5]
B[6] => adder_16bit:add.B[6]
B[6] => subtractor_16bit:subtractor.B[6]
B[6] => nand_16bit:nand1.B[6]
B[7] => adder_16bit:add.B[7]
B[7] => subtractor_16bit:subtractor.B[7]
B[7] => nand_16bit:nand1.B[7]
B[8] => adder_16bit:add.B[8]
B[8] => subtractor_16bit:subtractor.B[8]
B[8] => nand_16bit:nand1.B[8]
B[9] => adder_16bit:add.B[9]
B[9] => subtractor_16bit:subtractor.B[9]
B[9] => nand_16bit:nand1.B[9]
B[10] => adder_16bit:add.B[10]
B[10] => subtractor_16bit:subtractor.B[10]
B[10] => nand_16bit:nand1.B[10]
B[11] => adder_16bit:add.B[11]
B[11] => subtractor_16bit:subtractor.B[11]
B[11] => nand_16bit:nand1.B[11]
B[12] => adder_16bit:add.B[12]
B[12] => subtractor_16bit:subtractor.B[12]
B[12] => nand_16bit:nand1.B[12]
B[13] => adder_16bit:add.B[13]
B[13] => subtractor_16bit:subtractor.B[13]
B[13] => nand_16bit:nand1.B[13]
B[14] => adder_16bit:add.B[14]
B[14] => subtractor_16bit:subtractor.B[14]
B[14] => nand_16bit:nand1.B[14]
B[15] => adder_16bit:add.B[15]
B[15] => subtractor_16bit:subtractor.B[15]
B[15] => nand_16bit:nand1.B[15]
OP[0] => MUX_4:mux_alu.S0
OP[1] => MUX_4:mux_alu.S1
O[0] <= MUX_4:mux_alu.Z[0]
O[1] <= MUX_4:mux_alu.Z[1]
O[2] <= MUX_4:mux_alu.Z[2]
O[3] <= MUX_4:mux_alu.Z[3]
O[4] <= MUX_4:mux_alu.Z[4]
O[5] <= MUX_4:mux_alu.Z[5]
O[6] <= MUX_4:mux_alu.Z[6]
O[7] <= MUX_4:mux_alu.Z[7]
O[8] <= MUX_4:mux_alu.Z[8]
O[9] <= MUX_4:mux_alu.Z[9]
O[10] <= MUX_4:mux_alu.Z[10]
O[11] <= MUX_4:mux_alu.Z[11]
O[12] <= MUX_4:mux_alu.Z[12]
O[13] <= MUX_4:mux_alu.Z[13]
O[14] <= MUX_4:mux_alu.Z[14]
O[15] <= MUX_4:mux_alu.Z[15]
C <= adder_16bit:add.Cout
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage4:stg4|ALU:alu_execute|adder_16bit:add
A[0] => sum.IN0
A[0] => Carry.IN0
A[1] => sum.IN0
A[1] => Carry.IN0
A[1] => Carry.IN0
A[2] => sum.IN0
A[2] => Carry.IN0
A[2] => Carry.IN0
A[3] => sum.IN0
A[3] => Carry.IN0
A[3] => Carry.IN0
A[4] => sum.IN0
A[4] => Carry.IN0
A[4] => Carry.IN0
A[5] => sum.IN0
A[5] => Carry.IN0
A[5] => Carry.IN0
A[6] => sum.IN0
A[6] => Carry.IN0
A[6] => Carry.IN0
A[7] => sum.IN0
A[7] => Carry.IN0
A[7] => Carry.IN0
A[8] => sum.IN0
A[8] => Carry.IN0
A[8] => Carry.IN0
A[9] => sum.IN0
A[9] => Carry.IN0
A[9] => Carry.IN0
A[10] => sum.IN0
A[10] => Carry.IN0
A[10] => Carry.IN0
A[11] => sum.IN0
A[11] => Carry.IN0
A[11] => Carry.IN0
A[12] => sum.IN0
A[12] => Carry.IN0
A[12] => Carry.IN0
A[13] => sum.IN0
A[13] => Carry.IN0
A[13] => Carry.IN0
A[14] => sum.IN0
A[14] => Carry.IN0
A[14] => Carry.IN0
A[15] => sum.IN0
A[15] => Carry.IN0
A[15] => Carry.IN0
B[0] => sum.IN1
B[0] => Carry.IN1
B[1] => sum.IN1
B[1] => Carry.IN1
B[1] => Carry.IN1
B[2] => sum.IN1
B[2] => Carry.IN1
B[2] => Carry.IN1
B[3] => sum.IN1
B[3] => Carry.IN1
B[3] => Carry.IN1
B[4] => sum.IN1
B[4] => Carry.IN1
B[4] => Carry.IN1
B[5] => sum.IN1
B[5] => Carry.IN1
B[5] => Carry.IN1
B[6] => sum.IN1
B[6] => Carry.IN1
B[6] => Carry.IN1
B[7] => sum.IN1
B[7] => Carry.IN1
B[7] => Carry.IN1
B[8] => sum.IN1
B[8] => Carry.IN1
B[8] => Carry.IN1
B[9] => sum.IN1
B[9] => Carry.IN1
B[9] => Carry.IN1
B[10] => sum.IN1
B[10] => Carry.IN1
B[10] => Carry.IN1
B[11] => sum.IN1
B[11] => Carry.IN1
B[11] => Carry.IN1
B[12] => sum.IN1
B[12] => Carry.IN1
B[12] => Carry.IN1
B[13] => sum.IN1
B[13] => Carry.IN1
B[13] => Carry.IN1
B[14] => sum.IN1
B[14] => Carry.IN1
B[14] => Carry.IN1
B[15] => sum.IN1
B[15] => Carry.IN1
B[15] => Carry.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Carry.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage4:stg4|ALU:alu_execute|subtractor_16bit:subtractor
A[0] => adder_16bit:sub_add.A[0]
A[1] => adder_16bit:sub_add.A[1]
A[2] => adder_16bit:sub_add.A[2]
A[3] => adder_16bit:sub_add.A[3]
A[4] => adder_16bit:sub_add.A[4]
A[5] => adder_16bit:sub_add.A[5]
A[6] => adder_16bit:sub_add.A[6]
A[7] => adder_16bit:sub_add.A[7]
A[8] => adder_16bit:sub_add.A[8]
A[9] => adder_16bit:sub_add.A[9]
A[10] => adder_16bit:sub_add.A[10]
A[11] => adder_16bit:sub_add.A[11]
A[12] => adder_16bit:sub_add.A[12]
A[13] => adder_16bit:sub_add.A[13]
A[14] => adder_16bit:sub_add.A[14]
A[15] => adder_16bit:sub_add.A[15]
B[0] => TwosCompliment:tc.X[0]
B[1] => TwosCompliment:tc.X[1]
B[2] => TwosCompliment:tc.X[2]
B[3] => TwosCompliment:tc.X[3]
B[4] => TwosCompliment:tc.X[4]
B[5] => TwosCompliment:tc.X[5]
B[6] => TwosCompliment:tc.X[6]
B[7] => TwosCompliment:tc.X[7]
B[8] => TwosCompliment:tc.X[8]
B[9] => TwosCompliment:tc.X[9]
B[10] => TwosCompliment:tc.X[10]
B[11] => TwosCompliment:tc.X[11]
B[12] => TwosCompliment:tc.X[12]
B[13] => TwosCompliment:tc.X[13]
B[14] => TwosCompliment:tc.X[14]
B[15] => TwosCompliment:tc.X[15]
diff[0] <= adder_16bit:sub_add.sum[0]
diff[1] <= adder_16bit:sub_add.sum[1]
diff[2] <= adder_16bit:sub_add.sum[2]
diff[3] <= adder_16bit:sub_add.sum[3]
diff[4] <= adder_16bit:sub_add.sum[4]
diff[5] <= adder_16bit:sub_add.sum[5]
diff[6] <= adder_16bit:sub_add.sum[6]
diff[7] <= adder_16bit:sub_add.sum[7]
diff[8] <= adder_16bit:sub_add.sum[8]
diff[9] <= adder_16bit:sub_add.sum[9]
diff[10] <= adder_16bit:sub_add.sum[10]
diff[11] <= adder_16bit:sub_add.sum[11]
diff[12] <= adder_16bit:sub_add.sum[12]
diff[13] <= adder_16bit:sub_add.sum[13]
diff[14] <= adder_16bit:sub_add.sum[14]
diff[15] <= adder_16bit:sub_add.sum[15]


|risc_pipelining|stage4:stg4|ALU:alu_execute|subtractor_16bit:subtractor|TwosCompliment:tc
X[0] => adder_16bit:fa.A[0]
X[1] => adder_16bit:fa.A[1]
X[2] => adder_16bit:fa.A[2]
X[3] => adder_16bit:fa.A[3]
X[4] => adder_16bit:fa.A[4]
X[5] => adder_16bit:fa.A[5]
X[6] => adder_16bit:fa.A[6]
X[7] => adder_16bit:fa.A[7]
X[8] => adder_16bit:fa.A[8]
X[9] => adder_16bit:fa.A[9]
X[10] => adder_16bit:fa.A[10]
X[11] => adder_16bit:fa.A[11]
X[12] => adder_16bit:fa.A[12]
X[13] => adder_16bit:fa.A[13]
X[14] => adder_16bit:fa.A[14]
X[15] => adder_16bit:fa.A[15]
Z[0] <= adder_16bit:fa.sum[0]
Z[1] <= adder_16bit:fa.sum[1]
Z[2] <= adder_16bit:fa.sum[2]
Z[3] <= adder_16bit:fa.sum[3]
Z[4] <= adder_16bit:fa.sum[4]
Z[5] <= adder_16bit:fa.sum[5]
Z[6] <= adder_16bit:fa.sum[6]
Z[7] <= adder_16bit:fa.sum[7]
Z[8] <= adder_16bit:fa.sum[8]
Z[9] <= adder_16bit:fa.sum[9]
Z[10] <= adder_16bit:fa.sum[10]
Z[11] <= adder_16bit:fa.sum[11]
Z[12] <= adder_16bit:fa.sum[12]
Z[13] <= adder_16bit:fa.sum[13]
Z[14] <= adder_16bit:fa.sum[14]
Z[15] <= adder_16bit:fa.sum[15]


|risc_pipelining|stage4:stg4|ALU:alu_execute|subtractor_16bit:subtractor|TwosCompliment:tc|adder_16bit:fa
A[0] => sum.IN0
A[0] => Carry.IN0
A[1] => sum.IN0
A[1] => Carry.IN0
A[1] => Carry.IN0
A[2] => sum.IN0
A[2] => Carry.IN0
A[2] => Carry.IN0
A[3] => sum.IN0
A[3] => Carry.IN0
A[3] => Carry.IN0
A[4] => sum.IN0
A[4] => Carry.IN0
A[4] => Carry.IN0
A[5] => sum.IN0
A[5] => Carry.IN0
A[5] => Carry.IN0
A[6] => sum.IN0
A[6] => Carry.IN0
A[6] => Carry.IN0
A[7] => sum.IN0
A[7] => Carry.IN0
A[7] => Carry.IN0
A[8] => sum.IN0
A[8] => Carry.IN0
A[8] => Carry.IN0
A[9] => sum.IN0
A[9] => Carry.IN0
A[9] => Carry.IN0
A[10] => sum.IN0
A[10] => Carry.IN0
A[10] => Carry.IN0
A[11] => sum.IN0
A[11] => Carry.IN0
A[11] => Carry.IN0
A[12] => sum.IN0
A[12] => Carry.IN0
A[12] => Carry.IN0
A[13] => sum.IN0
A[13] => Carry.IN0
A[13] => Carry.IN0
A[14] => sum.IN0
A[14] => Carry.IN0
A[14] => Carry.IN0
A[15] => sum.IN0
A[15] => Carry.IN0
A[15] => Carry.IN0
B[0] => sum.IN1
B[0] => Carry.IN1
B[1] => sum.IN1
B[1] => Carry.IN1
B[1] => Carry.IN1
B[2] => sum.IN1
B[2] => Carry.IN1
B[2] => Carry.IN1
B[3] => sum.IN1
B[3] => Carry.IN1
B[3] => Carry.IN1
B[4] => sum.IN1
B[4] => Carry.IN1
B[4] => Carry.IN1
B[5] => sum.IN1
B[5] => Carry.IN1
B[5] => Carry.IN1
B[6] => sum.IN1
B[6] => Carry.IN1
B[6] => Carry.IN1
B[7] => sum.IN1
B[7] => Carry.IN1
B[7] => Carry.IN1
B[8] => sum.IN1
B[8] => Carry.IN1
B[8] => Carry.IN1
B[9] => sum.IN1
B[9] => Carry.IN1
B[9] => Carry.IN1
B[10] => sum.IN1
B[10] => Carry.IN1
B[10] => Carry.IN1
B[11] => sum.IN1
B[11] => Carry.IN1
B[11] => Carry.IN1
B[12] => sum.IN1
B[12] => Carry.IN1
B[12] => Carry.IN1
B[13] => sum.IN1
B[13] => Carry.IN1
B[13] => Carry.IN1
B[14] => sum.IN1
B[14] => Carry.IN1
B[14] => Carry.IN1
B[15] => sum.IN1
B[15] => Carry.IN1
B[15] => Carry.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Carry.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage4:stg4|ALU:alu_execute|subtractor_16bit:subtractor|adder_16bit:sub_add
A[0] => sum.IN0
A[0] => Carry.IN0
A[1] => sum.IN0
A[1] => Carry.IN0
A[1] => Carry.IN0
A[2] => sum.IN0
A[2] => Carry.IN0
A[2] => Carry.IN0
A[3] => sum.IN0
A[3] => Carry.IN0
A[3] => Carry.IN0
A[4] => sum.IN0
A[4] => Carry.IN0
A[4] => Carry.IN0
A[5] => sum.IN0
A[5] => Carry.IN0
A[5] => Carry.IN0
A[6] => sum.IN0
A[6] => Carry.IN0
A[6] => Carry.IN0
A[7] => sum.IN0
A[7] => Carry.IN0
A[7] => Carry.IN0
A[8] => sum.IN0
A[8] => Carry.IN0
A[8] => Carry.IN0
A[9] => sum.IN0
A[9] => Carry.IN0
A[9] => Carry.IN0
A[10] => sum.IN0
A[10] => Carry.IN0
A[10] => Carry.IN0
A[11] => sum.IN0
A[11] => Carry.IN0
A[11] => Carry.IN0
A[12] => sum.IN0
A[12] => Carry.IN0
A[12] => Carry.IN0
A[13] => sum.IN0
A[13] => Carry.IN0
A[13] => Carry.IN0
A[14] => sum.IN0
A[14] => Carry.IN0
A[14] => Carry.IN0
A[15] => sum.IN0
A[15] => Carry.IN0
A[15] => Carry.IN0
B[0] => sum.IN1
B[0] => Carry.IN1
B[1] => sum.IN1
B[1] => Carry.IN1
B[1] => Carry.IN1
B[2] => sum.IN1
B[2] => Carry.IN1
B[2] => Carry.IN1
B[3] => sum.IN1
B[3] => Carry.IN1
B[3] => Carry.IN1
B[4] => sum.IN1
B[4] => Carry.IN1
B[4] => Carry.IN1
B[5] => sum.IN1
B[5] => Carry.IN1
B[5] => Carry.IN1
B[6] => sum.IN1
B[6] => Carry.IN1
B[6] => Carry.IN1
B[7] => sum.IN1
B[7] => Carry.IN1
B[7] => Carry.IN1
B[8] => sum.IN1
B[8] => Carry.IN1
B[8] => Carry.IN1
B[9] => sum.IN1
B[9] => Carry.IN1
B[9] => Carry.IN1
B[10] => sum.IN1
B[10] => Carry.IN1
B[10] => Carry.IN1
B[11] => sum.IN1
B[11] => Carry.IN1
B[11] => Carry.IN1
B[12] => sum.IN1
B[12] => Carry.IN1
B[12] => Carry.IN1
B[13] => sum.IN1
B[13] => Carry.IN1
B[13] => Carry.IN1
B[14] => sum.IN1
B[14] => Carry.IN1
B[14] => Carry.IN1
B[15] => sum.IN1
B[15] => Carry.IN1
B[15] => Carry.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Carry.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage4:stg4|ALU:alu_execute|nand_16bit:nand1
A[0] => nand_out.IN0
A[1] => nand_out.IN0
A[2] => nand_out.IN0
A[3] => nand_out.IN0
A[4] => nand_out.IN0
A[5] => nand_out.IN0
A[6] => nand_out.IN0
A[7] => nand_out.IN0
A[8] => nand_out.IN0
A[9] => nand_out.IN0
A[10] => nand_out.IN0
A[11] => nand_out.IN0
A[12] => nand_out.IN0
A[13] => nand_out.IN0
A[14] => nand_out.IN0
A[15] => nand_out.IN0
B[0] => nand_out.IN1
B[1] => nand_out.IN1
B[2] => nand_out.IN1
B[3] => nand_out.IN1
B[4] => nand_out.IN1
B[5] => nand_out.IN1
B[6] => nand_out.IN1
B[7] => nand_out.IN1
B[8] => nand_out.IN1
B[9] => nand_out.IN1
B[10] => nand_out.IN1
B[11] => nand_out.IN1
B[12] => nand_out.IN1
B[13] => nand_out.IN1
B[14] => nand_out.IN1
B[15] => nand_out.IN1
nand_out[0] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[1] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[2] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[3] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[4] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[5] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[6] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[7] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[8] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[9] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[10] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[11] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[12] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[13] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[14] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE
nand_out[15] <= nand_out.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage4:stg4|ALU:alu_execute|MUX_4:mux_alu
S1 => Z.IN0
S1 => Z.IN0
S1 => Z.IN0
S1 => Z.IN0
S0 => Z.IN1
S0 => Z.IN1
S0 => Z.IN1
S0 => Z.IN1
X1[0] => Z.IN1
X1[1] => Z.IN1
X1[2] => Z.IN1
X1[3] => Z.IN1
X1[4] => Z.IN1
X1[5] => Z.IN1
X1[6] => Z.IN1
X1[7] => Z.IN1
X1[8] => Z.IN1
X1[9] => Z.IN1
X1[10] => Z.IN1
X1[11] => Z.IN1
X1[12] => Z.IN1
X1[13] => Z.IN1
X1[14] => Z.IN1
X1[15] => Z.IN1
X2[0] => Z.IN1
X2[1] => Z.IN1
X2[2] => Z.IN1
X2[3] => Z.IN1
X2[4] => Z.IN1
X2[5] => Z.IN1
X2[6] => Z.IN1
X2[7] => Z.IN1
X2[8] => Z.IN1
X2[9] => Z.IN1
X2[10] => Z.IN1
X2[11] => Z.IN1
X2[12] => Z.IN1
X2[13] => Z.IN1
X2[14] => Z.IN1
X2[15] => Z.IN1
X3[0] => Z.IN1
X3[1] => Z.IN1
X3[2] => Z.IN1
X3[3] => Z.IN1
X3[4] => Z.IN1
X3[5] => Z.IN1
X3[6] => Z.IN1
X3[7] => Z.IN1
X3[8] => Z.IN1
X3[9] => Z.IN1
X3[10] => Z.IN1
X3[11] => Z.IN1
X3[12] => Z.IN1
X3[13] => Z.IN1
X3[14] => Z.IN1
X3[15] => Z.IN1
X4[0] => Z.IN1
X4[1] => Z.IN1
X4[2] => Z.IN1
X4[3] => Z.IN1
X4[4] => Z.IN1
X4[5] => Z.IN1
X4[6] => Z.IN1
X4[7] => Z.IN1
X4[8] => Z.IN1
X4[9] => Z.IN1
X4[10] => Z.IN1
X4[11] => Z.IN1
X4[12] => Z.IN1
X4[13] => Z.IN1
X4[14] => Z.IN1
X4[15] => Z.IN1
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage5:stg5
clk => memory2:data_mem.clk
clk => zero_yes_o~reg0.CLK
clk => carry_yes_o~reg0.CLK
clk => pc_old_o[0]~reg0.CLK
clk => pc_old_o[1]~reg0.CLK
clk => pc_old_o[2]~reg0.CLK
clk => pc_old_o[3]~reg0.CLK
clk => pc_old_o[4]~reg0.CLK
clk => pc_old_o[5]~reg0.CLK
clk => pc_old_o[6]~reg0.CLK
clk => pc_old_o[7]~reg0.CLK
clk => pc_old_o[8]~reg0.CLK
clk => pc_old_o[9]~reg0.CLK
clk => pc_old_o[10]~reg0.CLK
clk => pc_old_o[11]~reg0.CLK
clk => pc_old_o[12]~reg0.CLK
clk => pc_old_o[13]~reg0.CLK
clk => pc_old_o[14]~reg0.CLK
clk => pc_old_o[15]~reg0.CLK
clk => t2_out[0]~reg0.CLK
clk => t2_out[1]~reg0.CLK
clk => t2_out[2]~reg0.CLK
clk => t2_out[3]~reg0.CLK
clk => t2_out[4]~reg0.CLK
clk => t2_out[5]~reg0.CLK
clk => t2_out[6]~reg0.CLK
clk => t2_out[7]~reg0.CLK
clk => t2_out[8]~reg0.CLK
clk => t2_out[9]~reg0.CLK
clk => t2_out[10]~reg0.CLK
clk => t2_out[11]~reg0.CLK
clk => t2_out[12]~reg0.CLK
clk => t2_out[13]~reg0.CLK
clk => t2_out[14]~reg0.CLK
clk => t2_out[15]~reg0.CLK
clk => reg_a_adr_out[0]~reg0.CLK
clk => reg_a_adr_out[1]~reg0.CLK
clk => reg_a_adr_out[2]~reg0.CLK
clk => jal_yes_o~reg0.CLK
clk => beq_yes_o~reg0.CLK
clk => jlr_yes_o~reg0.CLK
clk => reg_wr_6_o~reg0.CLK
clk => reg_inp_data_ctl_6_o~reg0.CLK
clk => p_zero_o~reg0.CLK
clk => p_carry_o~reg0.CLK
clk => valid_out1.CLK
clk => stage_5_out[0]~reg0.CLK
clk => stage_5_out[1]~reg0.CLK
clk => stage_5_out[2]~reg0.CLK
clk => stage_5_out[3]~reg0.CLK
clk => stage_5_out[4]~reg0.CLK
clk => stage_5_out[5]~reg0.CLK
clk => stage_5_out[6]~reg0.CLK
clk => stage_5_out[7]~reg0.CLK
clk => stage_5_out[8]~reg0.CLK
clk => stage_5_out[9]~reg0.CLK
clk => stage_5_out[10]~reg0.CLK
clk => stage_5_out[11]~reg0.CLK
clk => stage_5_out[12]~reg0.CLK
clk => stage_5_out[13]~reg0.CLK
clk => stage_5_out[14]~reg0.CLK
clk => stage_5_out[15]~reg0.CLK
rst => zero_yes_o~reg0.ENA
rst => carry_yes_o~reg0.ENA
rst => pc_old_o[0]~reg0.ENA
rst => pc_old_o[1]~reg0.ENA
rst => pc_old_o[2]~reg0.ENA
rst => pc_old_o[3]~reg0.ENA
rst => pc_old_o[4]~reg0.ENA
rst => pc_old_o[5]~reg0.ENA
rst => pc_old_o[6]~reg0.ENA
rst => pc_old_o[7]~reg0.ENA
rst => pc_old_o[8]~reg0.ENA
rst => pc_old_o[9]~reg0.ENA
rst => pc_old_o[10]~reg0.ENA
rst => pc_old_o[11]~reg0.ENA
rst => pc_old_o[12]~reg0.ENA
rst => pc_old_o[13]~reg0.ENA
rst => pc_old_o[14]~reg0.ENA
rst => pc_old_o[15]~reg0.ENA
rst => t2_out[0]~reg0.ENA
rst => t2_out[1]~reg0.ENA
rst => t2_out[2]~reg0.ENA
rst => t2_out[3]~reg0.ENA
rst => t2_out[4]~reg0.ENA
rst => t2_out[5]~reg0.ENA
rst => t2_out[6]~reg0.ENA
rst => t2_out[7]~reg0.ENA
rst => t2_out[8]~reg0.ENA
rst => t2_out[9]~reg0.ENA
rst => t2_out[10]~reg0.ENA
rst => t2_out[11]~reg0.ENA
rst => t2_out[12]~reg0.ENA
rst => t2_out[13]~reg0.ENA
rst => t2_out[14]~reg0.ENA
rst => t2_out[15]~reg0.ENA
rst => reg_a_adr_out[0]~reg0.ENA
rst => reg_a_adr_out[1]~reg0.ENA
rst => reg_a_adr_out[2]~reg0.ENA
rst => jal_yes_o~reg0.ENA
rst => beq_yes_o~reg0.ENA
rst => jlr_yes_o~reg0.ENA
rst => reg_wr_6_o~reg0.ENA
rst => reg_inp_data_ctl_6_o~reg0.ENA
rst => p_zero_o~reg0.ENA
rst => p_carry_o~reg0.ENA
rst => valid_out1.ENA
rst => stage_5_out[0]~reg0.ENA
rst => stage_5_out[1]~reg0.ENA
rst => stage_5_out[2]~reg0.ENA
rst => stage_5_out[3]~reg0.ENA
rst => stage_5_out[4]~reg0.ENA
rst => stage_5_out[5]~reg0.ENA
rst => stage_5_out[6]~reg0.ENA
rst => stage_5_out[7]~reg0.ENA
rst => stage_5_out[8]~reg0.ENA
rst => stage_5_out[9]~reg0.ENA
rst => stage_5_out[10]~reg0.ENA
rst => stage_5_out[11]~reg0.ENA
rst => stage_5_out[12]~reg0.ENA
rst => stage_5_out[13]~reg0.ENA
rst => stage_5_out[14]~reg0.ENA
rst => stage_5_out[15]~reg0.ENA
valid_in => mem_read.IN0
valid_in => valid_out1.DATAIN
p_carry_i => p_carry_o~reg0.DATAIN
p_carry_o <= p_carry_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
p_zero_i => p_zero_o~reg0.DATAIN
p_zero_o <= p_zero_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_ctrl => Mem_output[15].OUTPUTSELECT
output_ctrl => Mem_output[14].OUTPUTSELECT
output_ctrl => Mem_output[13].OUTPUTSELECT
output_ctrl => Mem_output[12].OUTPUTSELECT
output_ctrl => Mem_output[11].OUTPUTSELECT
output_ctrl => Mem_output[10].OUTPUTSELECT
output_ctrl => Mem_output[9].OUTPUTSELECT
output_ctrl => Mem_output[8].OUTPUTSELECT
output_ctrl => Mem_output[7].OUTPUTSELECT
output_ctrl => Mem_output[6].OUTPUTSELECT
output_ctrl => Mem_output[5].OUTPUTSELECT
output_ctrl => Mem_output[4].OUTPUTSELECT
output_ctrl => Mem_output[3].OUTPUTSELECT
output_ctrl => Mem_output[2].OUTPUTSELECT
output_ctrl => Mem_output[1].OUTPUTSELECT
output_ctrl => Mem_output[0].OUTPUTSELECT
read_ctrl => mem_read.IN1
reg_inp_data_ctl_6 => reg_inp_data_ctl_6_o~reg0.DATAIN
reg_inp_data_ctl_6_o <= reg_inp_data_ctl_6_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_wr_6 => reg_wr_6_o~reg0.DATAIN
reg_wr_6_o <= reg_wr_6_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
jlr_yes => stage5_out_hzrd.IN0
jlr_yes => jlr_yes_o~reg0.DATAIN
jlr_yes_o <= jlr_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
beq_yes => beq_yes_o~reg0.DATAIN
beq_yes_o <= beq_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
jal_yes => stage5_out_hzrd.IN1
jal_yes => jal_yes_o~reg0.DATAIN
jal_yes_o <= jal_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
carry_yes_i => carry_yes_o~reg0.DATAIN
carry_yes_o <= carry_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero_yes_i => zero_yes_o~reg0.DATAIN
zero_yes_o <= zero_yes_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_adr_in[0] => reg_a_adr_out[0]~reg0.DATAIN
reg_a_adr_in[1] => reg_a_adr_out[1]~reg0.DATAIN
reg_a_adr_in[2] => reg_a_adr_out[2]~reg0.DATAIN
reg_a_adr_out[0] <= reg_a_adr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_adr_out[1] <= reg_a_adr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_a_adr_out[2] <= reg_a_adr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_in[0] => mem_dwri[0].DATAA
t2_in[0] => t2_out[0]~reg0.DATAIN
t2_in[1] => mem_dwri[1].DATAA
t2_in[1] => t2_out[1]~reg0.DATAIN
t2_in[2] => mem_dwri[2].DATAA
t2_in[2] => t2_out[2]~reg0.DATAIN
t2_in[3] => mem_dwri[3].DATAA
t2_in[3] => t2_out[3]~reg0.DATAIN
t2_in[4] => mem_dwri[4].DATAA
t2_in[4] => t2_out[4]~reg0.DATAIN
t2_in[5] => mem_dwri[5].DATAA
t2_in[5] => t2_out[5]~reg0.DATAIN
t2_in[6] => mem_dwri[6].DATAA
t2_in[6] => t2_out[6]~reg0.DATAIN
t2_in[7] => mem_dwri[7].DATAA
t2_in[7] => t2_out[7]~reg0.DATAIN
t2_in[8] => mem_dwri[8].DATAA
t2_in[8] => t2_out[8]~reg0.DATAIN
t2_in[9] => mem_dwri[9].DATAA
t2_in[9] => t2_out[9]~reg0.DATAIN
t2_in[10] => mem_dwri[10].DATAA
t2_in[10] => t2_out[10]~reg0.DATAIN
t2_in[11] => mem_dwri[11].DATAA
t2_in[11] => t2_out[11]~reg0.DATAIN
t2_in[12] => mem_dwri[12].DATAA
t2_in[12] => t2_out[12]~reg0.DATAIN
t2_in[13] => mem_dwri[13].DATAA
t2_in[13] => t2_out[13]~reg0.DATAIN
t2_in[14] => mem_dwri[14].DATAA
t2_in[14] => t2_out[14]~reg0.DATAIN
t2_in[15] => mem_dwri[15].DATAA
t2_in[15] => t2_out[15]~reg0.DATAIN
t2_out[0] <= t2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[1] <= t2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[2] <= t2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[3] <= t2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[4] <= t2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[5] <= t2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[6] <= t2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[7] <= t2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[8] <= t2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[9] <= t2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[10] <= t2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[11] <= t2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[12] <= t2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[13] <= t2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[14] <= t2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
t2_out[15] <= t2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_i[0] => stage5_out_hzrd.DATAB
pc_old_i[0] => pc_old_o[0]~reg0.DATAIN
pc_old_i[1] => stage5_out_hzrd.DATAB
pc_old_i[1] => pc_old_o[1]~reg0.DATAIN
pc_old_i[2] => stage5_out_hzrd.DATAB
pc_old_i[2] => pc_old_o[2]~reg0.DATAIN
pc_old_i[3] => stage5_out_hzrd.DATAB
pc_old_i[3] => pc_old_o[3]~reg0.DATAIN
pc_old_i[4] => stage5_out_hzrd.DATAB
pc_old_i[4] => pc_old_o[4]~reg0.DATAIN
pc_old_i[5] => stage5_out_hzrd.DATAB
pc_old_i[5] => pc_old_o[5]~reg0.DATAIN
pc_old_i[6] => stage5_out_hzrd.DATAB
pc_old_i[6] => pc_old_o[6]~reg0.DATAIN
pc_old_i[7] => stage5_out_hzrd.DATAB
pc_old_i[7] => pc_old_o[7]~reg0.DATAIN
pc_old_i[8] => stage5_out_hzrd.DATAB
pc_old_i[8] => pc_old_o[8]~reg0.DATAIN
pc_old_i[9] => stage5_out_hzrd.DATAB
pc_old_i[9] => pc_old_o[9]~reg0.DATAIN
pc_old_i[10] => stage5_out_hzrd.DATAB
pc_old_i[10] => pc_old_o[10]~reg0.DATAIN
pc_old_i[11] => stage5_out_hzrd.DATAB
pc_old_i[11] => pc_old_o[11]~reg0.DATAIN
pc_old_i[12] => stage5_out_hzrd.DATAB
pc_old_i[12] => pc_old_o[12]~reg0.DATAIN
pc_old_i[13] => stage5_out_hzrd.DATAB
pc_old_i[13] => pc_old_o[13]~reg0.DATAIN
pc_old_i[14] => stage5_out_hzrd.DATAB
pc_old_i[14] => pc_old_o[14]~reg0.DATAIN
pc_old_i[15] => stage5_out_hzrd.DATAB
pc_old_i[15] => pc_old_o[15]~reg0.DATAIN
pc_old_o[0] <= pc_old_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[1] <= pc_old_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[2] <= pc_old_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[3] <= pc_old_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[4] <= pc_old_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[5] <= pc_old_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[6] <= pc_old_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[7] <= pc_old_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[8] <= pc_old_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[9] <= pc_old_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[10] <= pc_old_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[11] <= pc_old_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[12] <= pc_old_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[13] <= pc_old_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[14] <= pc_old_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_old_o[15] <= pc_old_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_5[0] => mem_addr[0].DATAA
alu_out_5[0] => Mem_output[0].DATAA
alu_out_5[1] => mem_addr[1].DATAA
alu_out_5[1] => Mem_output[1].DATAA
alu_out_5[2] => mem_addr[2].DATAA
alu_out_5[2] => Mem_output[2].DATAA
alu_out_5[3] => mem_addr[3].DATAA
alu_out_5[3] => Mem_output[3].DATAA
alu_out_5[4] => mem_addr[4].DATAA
alu_out_5[4] => Mem_output[4].DATAA
alu_out_5[5] => mem_addr[5].DATAA
alu_out_5[5] => Mem_output[5].DATAA
alu_out_5[6] => mem_addr[6].DATAA
alu_out_5[6] => Mem_output[6].DATAA
alu_out_5[7] => mem_addr[7].DATAA
alu_out_5[7] => Mem_output[7].DATAA
alu_out_5[8] => mem_addr[8].DATAA
alu_out_5[8] => Mem_output[8].DATAA
alu_out_5[9] => mem_addr[9].DATAA
alu_out_5[9] => Mem_output[9].DATAA
alu_out_5[10] => mem_addr[10].DATAA
alu_out_5[10] => Mem_output[10].DATAA
alu_out_5[11] => mem_addr[11].DATAA
alu_out_5[11] => Mem_output[11].DATAA
alu_out_5[12] => mem_addr[12].DATAA
alu_out_5[12] => Mem_output[12].DATAA
alu_out_5[13] => mem_addr[13].DATAA
alu_out_5[13] => Mem_output[13].DATAA
alu_out_5[14] => mem_addr[14].DATAA
alu_out_5[14] => Mem_output[14].DATAA
alu_out_5[15] => mem_addr[15].DATAA
alu_out_5[15] => Mem_output[15].DATAA
mem_addr_in[0] => mem_addr[0].DATAB
mem_addr_in[1] => mem_addr[1].DATAB
mem_addr_in[2] => mem_addr[2].DATAB
mem_addr_in[3] => mem_addr[3].DATAB
mem_addr_in[4] => mem_addr[4].DATAB
mem_addr_in[5] => mem_addr[5].DATAB
mem_addr_in[6] => mem_addr[6].DATAB
mem_addr_in[7] => mem_addr[7].DATAB
mem_addr_in[8] => mem_addr[8].DATAB
mem_addr_in[9] => mem_addr[9].DATAB
mem_addr_in[10] => mem_addr[10].DATAB
mem_addr_in[11] => mem_addr[11].DATAB
mem_addr_in[12] => mem_addr[12].DATAB
mem_addr_in[13] => mem_addr[13].DATAB
mem_addr_in[14] => mem_addr[14].DATAB
mem_addr_in[15] => mem_addr[15].DATAB
write_mem_data[0] => mem_dwri[0].DATAB
write_mem_data[1] => mem_dwri[1].DATAB
write_mem_data[2] => mem_dwri[2].DATAB
write_mem_data[3] => mem_dwri[3].DATAB
write_mem_data[4] => mem_dwri[4].DATAB
write_mem_data[5] => mem_dwri[5].DATAB
write_mem_data[6] => mem_dwri[6].DATAB
write_mem_data[7] => mem_dwri[7].DATAB
write_mem_data[8] => mem_dwri[8].DATAB
write_mem_data[9] => mem_dwri[9].DATAB
write_mem_data[10] => mem_dwri[10].DATAB
write_mem_data[11] => mem_dwri[11].DATAB
write_mem_data[12] => mem_dwri[12].DATAB
write_mem_data[13] => mem_dwri[13].DATAB
write_mem_data[14] => mem_dwri[14].DATAB
write_mem_data[15] => mem_dwri[15].DATAB
write_to_mem => mem_read.DATAB
lm_active => mem_read.IN0
lm_active => mem_addr.IN0
sm_active => mem_read.IN1
sm_active => mem_dwri[15].OUTPUTSELECT
sm_active => mem_dwri[14].OUTPUTSELECT
sm_active => mem_dwri[13].OUTPUTSELECT
sm_active => mem_dwri[12].OUTPUTSELECT
sm_active => mem_dwri[11].OUTPUTSELECT
sm_active => mem_dwri[10].OUTPUTSELECT
sm_active => mem_dwri[9].OUTPUTSELECT
sm_active => mem_dwri[8].OUTPUTSELECT
sm_active => mem_dwri[7].OUTPUTSELECT
sm_active => mem_dwri[6].OUTPUTSELECT
sm_active => mem_dwri[5].OUTPUTSELECT
sm_active => mem_dwri[4].OUTPUTSELECT
sm_active => mem_dwri[3].OUTPUTSELECT
sm_active => mem_dwri[2].OUTPUTSELECT
sm_active => mem_dwri[1].OUTPUTSELECT
sm_active => mem_dwri[0].OUTPUTSELECT
sm_active => mem_addr.IN1
read_mem_data[0] <= memory2:data_mem.Dout[0]
read_mem_data[1] <= memory2:data_mem.Dout[1]
read_mem_data[2] <= memory2:data_mem.Dout[2]
read_mem_data[3] <= memory2:data_mem.Dout[3]
read_mem_data[4] <= memory2:data_mem.Dout[4]
read_mem_data[5] <= memory2:data_mem.Dout[5]
read_mem_data[6] <= memory2:data_mem.Dout[6]
read_mem_data[7] <= memory2:data_mem.Dout[7]
read_mem_data[8] <= memory2:data_mem.Dout[8]
read_mem_data[9] <= memory2:data_mem.Dout[9]
read_mem_data[10] <= memory2:data_mem.Dout[10]
read_mem_data[11] <= memory2:data_mem.Dout[11]
read_mem_data[12] <= memory2:data_mem.Dout[12]
read_mem_data[13] <= memory2:data_mem.Dout[13]
read_mem_data[14] <= memory2:data_mem.Dout[14]
read_mem_data[15] <= memory2:data_mem.Dout[15]
stage_5_out[0] <= stage_5_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[1] <= stage_5_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[2] <= stage_5_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[3] <= stage_5_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[4] <= stage_5_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[5] <= stage_5_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[6] <= stage_5_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[7] <= stage_5_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[8] <= stage_5_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[9] <= stage_5_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[10] <= stage_5_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[11] <= stage_5_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[12] <= stage_5_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[13] <= stage_5_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[14] <= stage_5_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage_5_out[15] <= stage_5_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[0] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[1] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[2] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[3] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[4] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[5] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[6] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[7] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[8] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[9] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[10] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[11] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[12] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[13] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[14] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
stage5_out_hzrd[15] <= stage5_out_hzrd.DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_out1.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|stage5:stg5|memory2:data_mem
A[0] => Memory2~6.DATAIN
A[0] => Memory2.WADDR
A[0] => Memory2.RADDR
A[1] => Memory2~5.DATAIN
A[1] => Memory2.WADDR1
A[1] => Memory2.RADDR1
A[2] => Memory2~4.DATAIN
A[2] => Memory2.WADDR2
A[2] => Memory2.RADDR2
A[3] => Memory2~3.DATAIN
A[3] => Memory2.WADDR3
A[3] => Memory2.RADDR3
A[4] => Memory2~2.DATAIN
A[4] => Memory2.WADDR4
A[4] => Memory2.RADDR4
A[5] => Memory2~1.DATAIN
A[5] => Memory2.WADDR5
A[5] => Memory2.RADDR5
A[6] => Memory2~0.DATAIN
A[6] => Memory2.WADDR6
A[6] => Memory2.RADDR6
A[7] => ~NO_FANOUT~
A[8] => ~NO_FANOUT~
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
Din[0] => Memory2~22.DATAIN
Din[0] => Memory2.DATAIN
Din[1] => Memory2~21.DATAIN
Din[1] => Memory2.DATAIN1
Din[2] => Memory2~20.DATAIN
Din[2] => Memory2.DATAIN2
Din[3] => Memory2~19.DATAIN
Din[3] => Memory2.DATAIN3
Din[4] => Memory2~18.DATAIN
Din[4] => Memory2.DATAIN4
Din[5] => Memory2~17.DATAIN
Din[5] => Memory2.DATAIN5
Din[6] => Memory2~16.DATAIN
Din[6] => Memory2.DATAIN6
Din[7] => Memory2~15.DATAIN
Din[7] => Memory2.DATAIN7
Din[8] => Memory2~14.DATAIN
Din[8] => Memory2.DATAIN8
Din[9] => Memory2~13.DATAIN
Din[9] => Memory2.DATAIN9
Din[10] => Memory2~12.DATAIN
Din[10] => Memory2.DATAIN10
Din[11] => Memory2~11.DATAIN
Din[11] => Memory2.DATAIN11
Din[12] => Memory2~10.DATAIN
Din[12] => Memory2.DATAIN12
Din[13] => Memory2~9.DATAIN
Din[13] => Memory2.DATAIN13
Din[14] => Memory2~8.DATAIN
Din[14] => Memory2.DATAIN14
Din[15] => Memory2~7.DATAIN
Din[15] => Memory2.DATAIN15
clk => Memory2~23.CLK
clk => Memory2~0.CLK
clk => Memory2~1.CLK
clk => Memory2~2.CLK
clk => Memory2~3.CLK
clk => Memory2~4.CLK
clk => Memory2~5.CLK
clk => Memory2~6.CLK
clk => Memory2~7.CLK
clk => Memory2~8.CLK
clk => Memory2~9.CLK
clk => Memory2~10.CLK
clk => Memory2~11.CLK
clk => Memory2~12.CLK
clk => Memory2~13.CLK
clk => Memory2~14.CLK
clk => Memory2~15.CLK
clk => Memory2~16.CLK
clk => Memory2~17.CLK
clk => Memory2~18.CLK
clk => Memory2~19.CLK
clk => Memory2~20.CLK
clk => Memory2~21.CLK
clk => Memory2~22.CLK
clk => Memory2.CLK0
W => Memory2~23.DATAIN
W => Memory2.WE
Dout[0] <= Memory2.DATAOUT
Dout[1] <= Memory2.DATAOUT1
Dout[2] <= Memory2.DATAOUT2
Dout[3] <= Memory2.DATAOUT3
Dout[4] <= Memory2.DATAOUT4
Dout[5] <= Memory2.DATAOUT5
Dout[6] <= Memory2.DATAOUT6
Dout[7] <= Memory2.DATAOUT7
Dout[8] <= Memory2.DATAOUT8
Dout[9] <= Memory2.DATAOUT9
Dout[10] <= Memory2.DATAOUT10
Dout[11] <= Memory2.DATAOUT11
Dout[12] <= Memory2.DATAOUT12
Dout[13] <= Memory2.DATAOUT13
Dout[14] <= Memory2.DATAOUT14
Dout[15] <= Memory2.DATAOUT15


|risc_pipelining|stage6:stg6
clk => valid_out1.CLK
rst => valid_out1.ENA
valid_in => wr_7.IN0
valid_in => reg_wr1.IN1
valid_in => valid_out1.DATAIN
p_carry_i => reg_wr1.IN0
p_zero_i => reg_wr1.IN0
reg_inp_data_ctl => stage6_out_hzrd[0].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[1].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[2].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[3].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[4].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[5].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[6].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[7].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[8].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[9].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[10].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[11].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[12].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[13].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[14].OUTPUTSELECT
reg_inp_data_ctl => stage6_out_hzrd[15].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[0].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[1].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[2].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[3].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[4].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[5].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[6].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[7].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[8].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[9].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[10].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[11].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[12].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[13].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[14].OUTPUTSELECT
reg_inp_data_ctl => rrf_d3[15].OUTPUTSELECT
reg_wr => reg_wr1.IN1
jlr_yes => ~NO_FANOUT~
beq_yes => ~NO_FANOUT~
jal_yes => ~NO_FANOUT~
sm_active => wr_7.IN1
stage_5_out_6[0] => stage6_out_hzrd[0].DATAB
stage_5_out_6[0] => rrf_d3[0].DATAB
stage_5_out_6[1] => stage6_out_hzrd[1].DATAB
stage_5_out_6[1] => rrf_d3[1].DATAB
stage_5_out_6[2] => stage6_out_hzrd[2].DATAB
stage_5_out_6[2] => rrf_d3[2].DATAB
stage_5_out_6[3] => stage6_out_hzrd[3].DATAB
stage_5_out_6[3] => rrf_d3[3].DATAB
stage_5_out_6[4] => stage6_out_hzrd[4].DATAB
stage_5_out_6[4] => rrf_d3[4].DATAB
stage_5_out_6[5] => stage6_out_hzrd[5].DATAB
stage_5_out_6[5] => rrf_d3[5].DATAB
stage_5_out_6[6] => stage6_out_hzrd[6].DATAB
stage_5_out_6[6] => rrf_d3[6].DATAB
stage_5_out_6[7] => stage6_out_hzrd[7].DATAB
stage_5_out_6[7] => rrf_d3[7].DATAB
stage_5_out_6[8] => stage6_out_hzrd[8].DATAB
stage_5_out_6[8] => rrf_d3[8].DATAB
stage_5_out_6[9] => stage6_out_hzrd[9].DATAB
stage_5_out_6[9] => rrf_d3[9].DATAB
stage_5_out_6[10] => stage6_out_hzrd[10].DATAB
stage_5_out_6[10] => rrf_d3[10].DATAB
stage_5_out_6[11] => stage6_out_hzrd[11].DATAB
stage_5_out_6[11] => rrf_d3[11].DATAB
stage_5_out_6[12] => stage6_out_hzrd[12].DATAB
stage_5_out_6[12] => rrf_d3[12].DATAB
stage_5_out_6[13] => stage6_out_hzrd[13].DATAB
stage_5_out_6[13] => rrf_d3[13].DATAB
stage_5_out_6[14] => stage6_out_hzrd[14].DATAB
stage_5_out_6[14] => rrf_d3[14].DATAB
stage_5_out_6[15] => stage6_out_hzrd[15].DATAB
stage_5_out_6[15] => rrf_d3[15].DATAB
reg_a_adr_in[0] => ~NO_FANOUT~
reg_a_adr_in[1] => ~NO_FANOUT~
reg_a_adr_in[2] => ~NO_FANOUT~
pc_old_i[0] => stage6_out_hzrd[0].DATAA
pc_old_i[0] => rrf_d3[0].DATAA
pc_old_i[1] => stage6_out_hzrd[1].DATAA
pc_old_i[1] => rrf_d3[1].DATAA
pc_old_i[2] => stage6_out_hzrd[2].DATAA
pc_old_i[2] => rrf_d3[2].DATAA
pc_old_i[3] => stage6_out_hzrd[3].DATAA
pc_old_i[3] => rrf_d3[3].DATAA
pc_old_i[4] => stage6_out_hzrd[4].DATAA
pc_old_i[4] => rrf_d3[4].DATAA
pc_old_i[5] => stage6_out_hzrd[5].DATAA
pc_old_i[5] => rrf_d3[5].DATAA
pc_old_i[6] => stage6_out_hzrd[6].DATAA
pc_old_i[6] => rrf_d3[6].DATAA
pc_old_i[7] => stage6_out_hzrd[7].DATAA
pc_old_i[7] => rrf_d3[7].DATAA
pc_old_i[8] => stage6_out_hzrd[8].DATAA
pc_old_i[8] => rrf_d3[8].DATAA
pc_old_i[9] => stage6_out_hzrd[9].DATAA
pc_old_i[9] => rrf_d3[9].DATAA
pc_old_i[10] => stage6_out_hzrd[10].DATAA
pc_old_i[10] => rrf_d3[10].DATAA
pc_old_i[11] => stage6_out_hzrd[11].DATAA
pc_old_i[11] => rrf_d3[11].DATAA
pc_old_i[12] => stage6_out_hzrd[12].DATAA
pc_old_i[12] => rrf_d3[12].DATAA
pc_old_i[13] => stage6_out_hzrd[13].DATAA
pc_old_i[13] => rrf_d3[13].DATAA
pc_old_i[14] => stage6_out_hzrd[14].DATAA
pc_old_i[14] => rrf_d3[14].DATAA
pc_old_i[15] => stage6_out_hzrd[15].DATAA
pc_old_i[15] => rrf_d3[15].DATAA
carry_yes_i => reg_wr1.IN1
zero_yes_i => reg_wr1.IN1
reg_wr1 <= reg_wr1.DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[0] <= rrf_d3[0].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[1] <= rrf_d3[1].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[2] <= rrf_d3[2].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[3] <= rrf_d3[3].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[4] <= rrf_d3[4].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[5] <= rrf_d3[5].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[6] <= rrf_d3[6].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[7] <= rrf_d3[7].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[8] <= rrf_d3[8].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[9] <= rrf_d3[9].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[10] <= rrf_d3[10].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[11] <= rrf_d3[11].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[12] <= rrf_d3[12].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[13] <= rrf_d3[13].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[14] <= rrf_d3[14].DB_MAX_OUTPUT_PORT_TYPE
rrf_d3[15] <= rrf_d3[15].DB_MAX_OUTPUT_PORT_TYPE
valid_out <= valid_out1.DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7i[0] => pc_to_r7[0].DATAIN
pc_to_r7i[1] => pc_to_r7[1].DATAIN
pc_to_r7i[2] => pc_to_r7[2].DATAIN
pc_to_r7i[3] => pc_to_r7[3].DATAIN
pc_to_r7i[4] => pc_to_r7[4].DATAIN
pc_to_r7i[5] => pc_to_r7[5].DATAIN
pc_to_r7i[6] => pc_to_r7[6].DATAIN
pc_to_r7i[7] => pc_to_r7[7].DATAIN
pc_to_r7i[8] => pc_to_r7[8].DATAIN
pc_to_r7i[9] => pc_to_r7[9].DATAIN
pc_to_r7i[10] => pc_to_r7[10].DATAIN
pc_to_r7i[11] => pc_to_r7[11].DATAIN
pc_to_r7i[12] => pc_to_r7[12].DATAIN
pc_to_r7i[13] => pc_to_r7[13].DATAIN
pc_to_r7i[14] => pc_to_r7[14].DATAIN
pc_to_r7i[15] => pc_to_r7[15].DATAIN
pc_to_r7[0] <= pc_to_r7i[0].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[1] <= pc_to_r7i[1].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[2] <= pc_to_r7i[2].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[3] <= pc_to_r7i[3].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[4] <= pc_to_r7i[4].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[5] <= pc_to_r7i[5].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[6] <= pc_to_r7i[6].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[7] <= pc_to_r7i[7].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[8] <= pc_to_r7i[8].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[9] <= pc_to_r7i[9].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[10] <= pc_to_r7i[10].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[11] <= pc_to_r7i[11].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[12] <= pc_to_r7i[12].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[13] <= pc_to_r7i[13].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[14] <= pc_to_r7i[14].DB_MAX_OUTPUT_PORT_TYPE
pc_to_r7[15] <= pc_to_r7i[15].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[0] <= stage6_out_hzrd[0].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[1] <= stage6_out_hzrd[1].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[2] <= stage6_out_hzrd[2].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[3] <= stage6_out_hzrd[3].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[4] <= stage6_out_hzrd[4].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[5] <= stage6_out_hzrd[5].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[6] <= stage6_out_hzrd[6].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[7] <= stage6_out_hzrd[7].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[8] <= stage6_out_hzrd[8].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[9] <= stage6_out_hzrd[9].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[10] <= stage6_out_hzrd[10].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[11] <= stage6_out_hzrd[11].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[12] <= stage6_out_hzrd[12].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[13] <= stage6_out_hzrd[13].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[14] <= stage6_out_hzrd[14].DB_MAX_OUTPUT_PORT_TYPE
stage6_out_hzrd[15] <= stage6_out_hzrd[15].DB_MAX_OUTPUT_PORT_TYPE
wr_7 <= wr_7.DB_MAX_OUTPUT_PORT_TYPE


|risc_pipelining|reg_file:reg_read_write
clk => REG_file[0][0].CLK
clk => REG_file[0][1].CLK
clk => REG_file[0][2].CLK
clk => REG_file[0][3].CLK
clk => REG_file[0][4].CLK
clk => REG_file[0][5].CLK
clk => REG_file[0][6].CLK
clk => REG_file[0][7].CLK
clk => REG_file[0][8].CLK
clk => REG_file[0][9].CLK
clk => REG_file[0][10].CLK
clk => REG_file[0][11].CLK
clk => REG_file[0][12].CLK
clk => REG_file[0][13].CLK
clk => REG_file[0][14].CLK
clk => REG_file[0][15].CLK
clk => REG_file[1][0].CLK
clk => REG_file[1][1].CLK
clk => REG_file[1][2].CLK
clk => REG_file[1][3].CLK
clk => REG_file[1][4].CLK
clk => REG_file[1][5].CLK
clk => REG_file[1][6].CLK
clk => REG_file[1][7].CLK
clk => REG_file[1][8].CLK
clk => REG_file[1][9].CLK
clk => REG_file[1][10].CLK
clk => REG_file[1][11].CLK
clk => REG_file[1][12].CLK
clk => REG_file[1][13].CLK
clk => REG_file[1][14].CLK
clk => REG_file[1][15].CLK
clk => REG_file[2][0].CLK
clk => REG_file[2][1].CLK
clk => REG_file[2][2].CLK
clk => REG_file[2][3].CLK
clk => REG_file[2][4].CLK
clk => REG_file[2][5].CLK
clk => REG_file[2][6].CLK
clk => REG_file[2][7].CLK
clk => REG_file[2][8].CLK
clk => REG_file[2][9].CLK
clk => REG_file[2][10].CLK
clk => REG_file[2][11].CLK
clk => REG_file[2][12].CLK
clk => REG_file[2][13].CLK
clk => REG_file[2][14].CLK
clk => REG_file[2][15].CLK
clk => REG_file[3][0].CLK
clk => REG_file[3][1].CLK
clk => REG_file[3][2].CLK
clk => REG_file[3][3].CLK
clk => REG_file[3][4].CLK
clk => REG_file[3][5].CLK
clk => REG_file[3][6].CLK
clk => REG_file[3][7].CLK
clk => REG_file[3][8].CLK
clk => REG_file[3][9].CLK
clk => REG_file[3][10].CLK
clk => REG_file[3][11].CLK
clk => REG_file[3][12].CLK
clk => REG_file[3][13].CLK
clk => REG_file[3][14].CLK
clk => REG_file[3][15].CLK
clk => REG_file[4][0].CLK
clk => REG_file[4][1].CLK
clk => REG_file[4][2].CLK
clk => REG_file[4][3].CLK
clk => REG_file[4][4].CLK
clk => REG_file[4][5].CLK
clk => REG_file[4][6].CLK
clk => REG_file[4][7].CLK
clk => REG_file[4][8].CLK
clk => REG_file[4][9].CLK
clk => REG_file[4][10].CLK
clk => REG_file[4][11].CLK
clk => REG_file[4][12].CLK
clk => REG_file[4][13].CLK
clk => REG_file[4][14].CLK
clk => REG_file[4][15].CLK
clk => REG_file[5][0].CLK
clk => REG_file[5][1].CLK
clk => REG_file[5][2].CLK
clk => REG_file[5][3].CLK
clk => REG_file[5][4].CLK
clk => REG_file[5][5].CLK
clk => REG_file[5][6].CLK
clk => REG_file[5][7].CLK
clk => REG_file[5][8].CLK
clk => REG_file[5][9].CLK
clk => REG_file[5][10].CLK
clk => REG_file[5][11].CLK
clk => REG_file[5][12].CLK
clk => REG_file[5][13].CLK
clk => REG_file[5][14].CLK
clk => REG_file[5][15].CLK
clk => REG_file[6][0].CLK
clk => REG_file[6][1].CLK
clk => REG_file[6][2].CLK
clk => REG_file[6][3].CLK
clk => REG_file[6][4].CLK
clk => REG_file[6][5].CLK
clk => REG_file[6][6].CLK
clk => REG_file[6][7].CLK
clk => REG_file[6][8].CLK
clk => REG_file[6][9].CLK
clk => REG_file[6][10].CLK
clk => REG_file[6][11].CLK
clk => REG_file[6][12].CLK
clk => REG_file[6][13].CLK
clk => REG_file[6][14].CLK
clk => REG_file[6][15].CLK
clk => REG_file[7][0].CLK
clk => REG_file[7][1].CLK
clk => REG_file[7][2].CLK
clk => REG_file[7][3].CLK
clk => REG_file[7][4].CLK
clk => REG_file[7][5].CLK
clk => REG_file[7][6].CLK
clk => REG_file[7][7].CLK
clk => REG_file[7][8].CLK
clk => REG_file[7][9].CLK
clk => REG_file[7][10].CLK
clk => REG_file[7][11].CLK
clk => REG_file[7][12].CLK
clk => REG_file[7][13].CLK
clk => REG_file[7][14].CLK
clk => REG_file[7][15].CLK
rst => REG_file[0][0].ENA
rst => REG_file[0][1].ENA
rst => REG_file[0][2].ENA
rst => REG_file[0][3].ENA
rst => REG_file[0][4].ENA
rst => REG_file[0][5].ENA
rst => REG_file[0][6].ENA
rst => REG_file[0][7].ENA
rst => REG_file[0][8].ENA
rst => REG_file[0][9].ENA
rst => REG_file[0][10].ENA
rst => REG_file[0][11].ENA
rst => REG_file[0][12].ENA
rst => REG_file[0][13].ENA
rst => REG_file[0][14].ENA
rst => REG_file[0][15].ENA
rst => REG_file[1][0].ENA
rst => REG_file[1][1].ENA
rst => REG_file[1][2].ENA
rst => REG_file[1][3].ENA
rst => REG_file[1][4].ENA
rst => REG_file[1][5].ENA
rst => REG_file[1][6].ENA
rst => REG_file[1][7].ENA
rst => REG_file[1][8].ENA
rst => REG_file[1][9].ENA
rst => REG_file[1][10].ENA
rst => REG_file[1][11].ENA
rst => REG_file[1][12].ENA
rst => REG_file[1][13].ENA
rst => REG_file[1][14].ENA
rst => REG_file[1][15].ENA
rst => REG_file[2][0].ENA
rst => REG_file[2][1].ENA
rst => REG_file[2][2].ENA
rst => REG_file[2][3].ENA
rst => REG_file[2][4].ENA
rst => REG_file[2][5].ENA
rst => REG_file[2][6].ENA
rst => REG_file[2][7].ENA
rst => REG_file[2][8].ENA
rst => REG_file[2][9].ENA
rst => REG_file[2][10].ENA
rst => REG_file[2][11].ENA
rst => REG_file[2][12].ENA
rst => REG_file[2][13].ENA
rst => REG_file[2][14].ENA
rst => REG_file[2][15].ENA
rst => REG_file[3][0].ENA
rst => REG_file[3][1].ENA
rst => REG_file[3][2].ENA
rst => REG_file[3][3].ENA
rst => REG_file[3][4].ENA
rst => REG_file[3][5].ENA
rst => REG_file[3][6].ENA
rst => REG_file[3][7].ENA
rst => REG_file[3][8].ENA
rst => REG_file[3][9].ENA
rst => REG_file[3][10].ENA
rst => REG_file[3][11].ENA
rst => REG_file[3][12].ENA
rst => REG_file[3][13].ENA
rst => REG_file[3][14].ENA
rst => REG_file[3][15].ENA
rst => REG_file[4][0].ENA
rst => REG_file[4][1].ENA
rst => REG_file[4][2].ENA
rst => REG_file[4][3].ENA
rst => REG_file[4][4].ENA
rst => REG_file[4][5].ENA
rst => REG_file[4][6].ENA
rst => REG_file[4][7].ENA
rst => REG_file[4][8].ENA
rst => REG_file[4][9].ENA
rst => REG_file[4][10].ENA
rst => REG_file[4][11].ENA
rst => REG_file[4][12].ENA
rst => REG_file[4][13].ENA
rst => REG_file[4][14].ENA
rst => REG_file[4][15].ENA
rst => REG_file[5][0].ENA
rst => REG_file[5][1].ENA
rst => REG_file[5][2].ENA
rst => REG_file[5][3].ENA
rst => REG_file[5][4].ENA
rst => REG_file[5][5].ENA
rst => REG_file[5][6].ENA
rst => REG_file[5][7].ENA
rst => REG_file[5][8].ENA
rst => REG_file[5][9].ENA
rst => REG_file[5][10].ENA
rst => REG_file[5][11].ENA
rst => REG_file[5][12].ENA
rst => REG_file[5][13].ENA
rst => REG_file[5][14].ENA
rst => REG_file[5][15].ENA
rst => REG_file[6][0].ENA
rst => REG_file[6][1].ENA
rst => REG_file[6][2].ENA
rst => REG_file[6][3].ENA
rst => REG_file[6][4].ENA
rst => REG_file[6][5].ENA
rst => REG_file[6][6].ENA
rst => REG_file[6][7].ENA
rst => REG_file[6][8].ENA
rst => REG_file[6][9].ENA
rst => REG_file[6][10].ENA
rst => REG_file[6][11].ENA
rst => REG_file[6][12].ENA
rst => REG_file[6][13].ENA
rst => REG_file[6][14].ENA
rst => REG_file[6][15].ENA
rst => REG_file[7][0].ENA
rst => REG_file[7][1].ENA
rst => REG_file[7][2].ENA
rst => REG_file[7][3].ENA
rst => REG_file[7][4].ENA
rst => REG_file[7][5].ENA
rst => REG_file[7][6].ENA
rst => REG_file[7][7].ENA
rst => REG_file[7][8].ENA
rst => REG_file[7][9].ENA
rst => REG_file[7][10].ENA
rst => REG_file[7][11].ENA
rst => REG_file[7][12].ENA
rst => REG_file[7][13].ENA
rst => REG_file[7][14].ENA
rst => REG_file[7][15].ENA
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => REG_file.OUTPUTSELECT
wr => process_0.IN0
wr_7 => process_0.IN1
Reg7[0] => REG_file.DATAB
Reg7[1] => REG_file.DATAB
Reg7[2] => REG_file.DATAB
Reg7[3] => REG_file.DATAB
Reg7[4] => REG_file.DATAB
Reg7[5] => REG_file.DATAB
Reg7[6] => REG_file.DATAB
Reg7[7] => REG_file.DATAB
Reg7[8] => REG_file.DATAB
Reg7[9] => REG_file.DATAB
Reg7[10] => REG_file.DATAB
Reg7[11] => REG_file.DATAB
Reg7[12] => REG_file.DATAB
Reg7[13] => REG_file.DATAB
Reg7[14] => REG_file.DATAB
Reg7[15] => REG_file.DATAB
rf_a1[0] => Mux0.IN2
rf_a1[0] => Mux1.IN2
rf_a1[0] => Mux2.IN2
rf_a1[0] => Mux3.IN2
rf_a1[0] => Mux4.IN2
rf_a1[0] => Mux5.IN2
rf_a1[0] => Mux6.IN2
rf_a1[0] => Mux7.IN2
rf_a1[0] => Mux8.IN2
rf_a1[0] => Mux9.IN2
rf_a1[0] => Mux10.IN2
rf_a1[0] => Mux11.IN2
rf_a1[0] => Mux12.IN2
rf_a1[0] => Mux13.IN2
rf_a1[0] => Mux14.IN2
rf_a1[0] => Mux15.IN2
rf_a1[1] => Mux0.IN1
rf_a1[1] => Mux1.IN1
rf_a1[1] => Mux2.IN1
rf_a1[1] => Mux3.IN1
rf_a1[1] => Mux4.IN1
rf_a1[1] => Mux5.IN1
rf_a1[1] => Mux6.IN1
rf_a1[1] => Mux7.IN1
rf_a1[1] => Mux8.IN1
rf_a1[1] => Mux9.IN1
rf_a1[1] => Mux10.IN1
rf_a1[1] => Mux11.IN1
rf_a1[1] => Mux12.IN1
rf_a1[1] => Mux13.IN1
rf_a1[1] => Mux14.IN1
rf_a1[1] => Mux15.IN1
rf_a1[2] => Mux0.IN0
rf_a1[2] => Mux1.IN0
rf_a1[2] => Mux2.IN0
rf_a1[2] => Mux3.IN0
rf_a1[2] => Mux4.IN0
rf_a1[2] => Mux5.IN0
rf_a1[2] => Mux6.IN0
rf_a1[2] => Mux7.IN0
rf_a1[2] => Mux8.IN0
rf_a1[2] => Mux9.IN0
rf_a1[2] => Mux10.IN0
rf_a1[2] => Mux11.IN0
rf_a1[2] => Mux12.IN0
rf_a1[2] => Mux13.IN0
rf_a1[2] => Mux14.IN0
rf_a1[2] => Mux15.IN0
rf_d1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rf_a2[0] => Mux16.IN2
rf_a2[0] => Mux17.IN2
rf_a2[0] => Mux18.IN2
rf_a2[0] => Mux19.IN2
rf_a2[0] => Mux20.IN2
rf_a2[0] => Mux21.IN2
rf_a2[0] => Mux22.IN2
rf_a2[0] => Mux23.IN2
rf_a2[0] => Mux24.IN2
rf_a2[0] => Mux25.IN2
rf_a2[0] => Mux26.IN2
rf_a2[0] => Mux27.IN2
rf_a2[0] => Mux28.IN2
rf_a2[0] => Mux29.IN2
rf_a2[0] => Mux30.IN2
rf_a2[0] => Mux31.IN2
rf_a2[1] => Mux16.IN1
rf_a2[1] => Mux17.IN1
rf_a2[1] => Mux18.IN1
rf_a2[1] => Mux19.IN1
rf_a2[1] => Mux20.IN1
rf_a2[1] => Mux21.IN1
rf_a2[1] => Mux22.IN1
rf_a2[1] => Mux23.IN1
rf_a2[1] => Mux24.IN1
rf_a2[1] => Mux25.IN1
rf_a2[1] => Mux26.IN1
rf_a2[1] => Mux27.IN1
rf_a2[1] => Mux28.IN1
rf_a2[1] => Mux29.IN1
rf_a2[1] => Mux30.IN1
rf_a2[1] => Mux31.IN1
rf_a2[2] => Mux16.IN0
rf_a2[2] => Mux17.IN0
rf_a2[2] => Mux18.IN0
rf_a2[2] => Mux19.IN0
rf_a2[2] => Mux20.IN0
rf_a2[2] => Mux21.IN0
rf_a2[2] => Mux22.IN0
rf_a2[2] => Mux23.IN0
rf_a2[2] => Mux24.IN0
rf_a2[2] => Mux25.IN0
rf_a2[2] => Mux26.IN0
rf_a2[2] => Mux27.IN0
rf_a2[2] => Mux28.IN0
rf_a2[2] => Mux29.IN0
rf_a2[2] => Mux30.IN0
rf_a2[2] => Mux31.IN0
rf_d2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rf_a3[0] => Decoder0.IN2
rf_a3[1] => Decoder0.IN1
rf_a3[2] => Decoder0.IN0
rf_d3[0] => REG_file.DATAB
rf_d3[0] => REG_file.DATAB
rf_d3[0] => REG_file.DATAB
rf_d3[0] => REG_file.DATAB
rf_d3[0] => REG_file.DATAB
rf_d3[0] => REG_file.DATAB
rf_d3[0] => REG_file.DATAB
rf_d3[0] => REG_file.DATAB
rf_d3[1] => REG_file.DATAB
rf_d3[1] => REG_file.DATAB
rf_d3[1] => REG_file.DATAB
rf_d3[1] => REG_file.DATAB
rf_d3[1] => REG_file.DATAB
rf_d3[1] => REG_file.DATAB
rf_d3[1] => REG_file.DATAB
rf_d3[1] => REG_file.DATAB
rf_d3[2] => REG_file.DATAB
rf_d3[2] => REG_file.DATAB
rf_d3[2] => REG_file.DATAB
rf_d3[2] => REG_file.DATAB
rf_d3[2] => REG_file.DATAB
rf_d3[2] => REG_file.DATAB
rf_d3[2] => REG_file.DATAB
rf_d3[2] => REG_file.DATAB
rf_d3[3] => REG_file.DATAB
rf_d3[3] => REG_file.DATAB
rf_d3[3] => REG_file.DATAB
rf_d3[3] => REG_file.DATAB
rf_d3[3] => REG_file.DATAB
rf_d3[3] => REG_file.DATAB
rf_d3[3] => REG_file.DATAB
rf_d3[3] => REG_file.DATAB
rf_d3[4] => REG_file.DATAB
rf_d3[4] => REG_file.DATAB
rf_d3[4] => REG_file.DATAB
rf_d3[4] => REG_file.DATAB
rf_d3[4] => REG_file.DATAB
rf_d3[4] => REG_file.DATAB
rf_d3[4] => REG_file.DATAB
rf_d3[4] => REG_file.DATAB
rf_d3[5] => REG_file.DATAB
rf_d3[5] => REG_file.DATAB
rf_d3[5] => REG_file.DATAB
rf_d3[5] => REG_file.DATAB
rf_d3[5] => REG_file.DATAB
rf_d3[5] => REG_file.DATAB
rf_d3[5] => REG_file.DATAB
rf_d3[5] => REG_file.DATAB
rf_d3[6] => REG_file.DATAB
rf_d3[6] => REG_file.DATAB
rf_d3[6] => REG_file.DATAB
rf_d3[6] => REG_file.DATAB
rf_d3[6] => REG_file.DATAB
rf_d3[6] => REG_file.DATAB
rf_d3[6] => REG_file.DATAB
rf_d3[6] => REG_file.DATAB
rf_d3[7] => REG_file.DATAB
rf_d3[7] => REG_file.DATAB
rf_d3[7] => REG_file.DATAB
rf_d3[7] => REG_file.DATAB
rf_d3[7] => REG_file.DATAB
rf_d3[7] => REG_file.DATAB
rf_d3[7] => REG_file.DATAB
rf_d3[7] => REG_file.DATAB
rf_d3[8] => REG_file.DATAB
rf_d3[8] => REG_file.DATAB
rf_d3[8] => REG_file.DATAB
rf_d3[8] => REG_file.DATAB
rf_d3[8] => REG_file.DATAB
rf_d3[8] => REG_file.DATAB
rf_d3[8] => REG_file.DATAB
rf_d3[8] => REG_file.DATAB
rf_d3[9] => REG_file.DATAB
rf_d3[9] => REG_file.DATAB
rf_d3[9] => REG_file.DATAB
rf_d3[9] => REG_file.DATAB
rf_d3[9] => REG_file.DATAB
rf_d3[9] => REG_file.DATAB
rf_d3[9] => REG_file.DATAB
rf_d3[9] => REG_file.DATAB
rf_d3[10] => REG_file.DATAB
rf_d3[10] => REG_file.DATAB
rf_d3[10] => REG_file.DATAB
rf_d3[10] => REG_file.DATAB
rf_d3[10] => REG_file.DATAB
rf_d3[10] => REG_file.DATAB
rf_d3[10] => REG_file.DATAB
rf_d3[10] => REG_file.DATAB
rf_d3[11] => REG_file.DATAB
rf_d3[11] => REG_file.DATAB
rf_d3[11] => REG_file.DATAB
rf_d3[11] => REG_file.DATAB
rf_d3[11] => REG_file.DATAB
rf_d3[11] => REG_file.DATAB
rf_d3[11] => REG_file.DATAB
rf_d3[11] => REG_file.DATAB
rf_d3[12] => REG_file.DATAB
rf_d3[12] => REG_file.DATAB
rf_d3[12] => REG_file.DATAB
rf_d3[12] => REG_file.DATAB
rf_d3[12] => REG_file.DATAB
rf_d3[12] => REG_file.DATAB
rf_d3[12] => REG_file.DATAB
rf_d3[12] => REG_file.DATAB
rf_d3[13] => REG_file.DATAB
rf_d3[13] => REG_file.DATAB
rf_d3[13] => REG_file.DATAB
rf_d3[13] => REG_file.DATAB
rf_d3[13] => REG_file.DATAB
rf_d3[13] => REG_file.DATAB
rf_d3[13] => REG_file.DATAB
rf_d3[13] => REG_file.DATAB
rf_d3[14] => REG_file.DATAB
rf_d3[14] => REG_file.DATAB
rf_d3[14] => REG_file.DATAB
rf_d3[14] => REG_file.DATAB
rf_d3[14] => REG_file.DATAB
rf_d3[14] => REG_file.DATAB
rf_d3[14] => REG_file.DATAB
rf_d3[14] => REG_file.DATAB
rf_d3[15] => REG_file.DATAB
rf_d3[15] => REG_file.DATAB
rf_d3[15] => REG_file.DATAB
rf_d3[15] => REG_file.DATAB
rf_d3[15] => REG_file.DATAB
rf_d3[15] => REG_file.DATAB
rf_d3[15] => REG_file.DATAB
rf_d3[15] => REG_file.DATAB


