{
    "id": "1559982914",
    "title": "Generating monitor circuits for simulation-friendly GSTE assertion graphs",
    "venue": "international conference on computer design",
    "year": 2004,
    "authors": [
        {
            "name": "Kelvin Ng",
            "id": "2583481453",
            "org": "Dept. of Comput. Sci., British Columbia Univ., Vancouver, BC, Canada"
        },
        {
            "name": "Alan J. Hu",
            "id": "2001625928",
            "org": "Dept. of Comput. Sci., British Columbia Univ., Vancouver, BC, Canada"
        },
        {
            "name": "Jin Yang",
            "id": "2719860126",
            "org": "Intel Corporation#TAB#"
        }
    ],
    "fields_of_study": [
        "Formal verification",
        "Theoretical computer science",
        "Formal specification",
        "Computer science",
        "Verification",
        "Intelligent verification",
        "Dynamic simulation",
        "Symbolic trajectory evaluation",
        "Runtime verification",
        "Formal methods",
        "Real-time computing"
    ],
    "references": [
        "1501731334",
        "1521761735",
        "1547263332",
        "1561115693",
        "1590315663",
        "1593428110",
        "1866896089",
        "2107462281",
        "2112134383",
        "2114585211",
        "2118325845",
        "2135655782",
        "2143388350",
        "2154967452",
        "2171700293",
        "2770064168"
    ]
}