// Seed: 1255374297
module module_0 (
    output supply1 sample,
    output tri0 id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4,
    input wor id_5,
    output tri id_6,
    output supply0 id_7,
    output wand module_0,
    output wire id_9,
    input uwire id_10,
    input wire id_11,
    input supply1 id_12,
    input tri id_13,
    input tri1 id_14,
    output wire id_15,
    output wor id_16
);
  wire id_18;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input wire id_2,
    output wire id_3
);
  assign id_0 = -1 ? 1 : (-1'b0 + -1);
  not primCall (id_3, id_2);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_3
  );
endmodule
