QuestaSim files for simulation of resulting VHDL
