# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_10.srcs/sources_1/new/Controller.vhd" \
"../../../../project_10.srcs/sources_1/new/HPulse.vhd" \
"../../../../project_10.srcs/sources_1/new/VPulse.vhd" \
"../../../../project_10.srcs/sim_1/new/TB.vhd" \

# Do not sort compile order
nosort
