============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 12 2024  12:47:05 pm
  Module:                 single_port_ram
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (725 ps) Setup Check with Pin ram_1/mem_reg[9][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[9][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3756__6417/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3664__4733/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[9][7]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (725 ps) Setup Check with Pin ram_1/mem_reg[9][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[9][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3756__6417/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3663__7482/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[9][6]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (725 ps) Setup Check with Pin ram_1/mem_reg[9][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[9][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3756__6417/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3662__5115/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[9][5]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (725 ps) Setup Check with Pin ram_1/mem_reg[9][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[9][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3756__6417/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3661__1881/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[9][4]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (725 ps) Setup Check with Pin ram_1/mem_reg[9][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[9][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3756__6417/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3660__6131/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[9][3]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: MET (725 ps) Setup Check with Pin ram_1/mem_reg[9][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[9][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3756__6417/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3659__7098/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[9][2]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: MET (725 ps) Setup Check with Pin ram_1/mem_reg[9][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[9][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3756__6417/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3658__8246/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[9][1]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: MET (725 ps) Setup Check with Pin ram_1/mem_reg[9][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[9][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3756__6417/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3657__5122/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[9][0]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: MET (725 ps) Setup Check with Pin ram_1/mem_reg[1][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[1][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3761__4319/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3640__2883/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[1][7]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: MET (725 ps) Setup Check with Pin ram_1/mem_reg[1][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[1][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3761__4319/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3639__9945/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[1][6]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 11: MET (725 ps) Setup Check with Pin ram_1/mem_reg[1][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[1][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3761__4319/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3638__9315/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[1][5]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 12: MET (725 ps) Setup Check with Pin ram_1/mem_reg[1][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[1][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3761__4319/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3685__5122/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[1][4]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 13: MET (725 ps) Setup Check with Pin ram_1/mem_reg[1][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[1][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3761__4319/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3684__1705/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[1][3]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 14: MET (725 ps) Setup Check with Pin ram_1/mem_reg[1][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[1][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3761__4319/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3683__2802/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[1][2]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 15: MET (725 ps) Setup Check with Pin ram_1/mem_reg[1][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[1][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3761__4319/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3682__1617/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[1][1]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 16: MET (725 ps) Setup Check with Pin ram_1/mem_reg[1][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[1][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14012                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5537                  
             Slack:=     725                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_100 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[1]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_6/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3814/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3811__4733/ZN  -       A1->ZN   F     nd02d1         3   18.9   684   404   11069    (-,-) 
  ram_1/g3807/ZN        -       I->ZN    R     inv0d0         2   14.0   954   639   11708    (-,-) 
  ram_1/g3761__4319/ZN  -       A1->ZN   F     nd02d1         8   99.4  1374   838   12546    (-,-) 
  ram_1/g3681__3680/Z   -       S->Z     R     mx02d1         1    5.5   186   740   13287    (-,-) 
  ram_1/mem_reg[1][0]/D -       -        R     dfnrq1         1      -     -     0   13287    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 17: MET (774 ps) Setup Check with Pin ram_1/dataOut_reg[1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     108                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14016                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5492                  
             Slack:=     774                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3799__3680/ZN   -       A1->ZN   F     nd02d1         4   35.9   914   597   11263    (-,-) 
  ram_1/g3781__9945/ZN   -       A2->ZN   R     nr02d1         8   87.7  2120  1170   12433    (-,-) 
  ram_1/g3694__9315/ZN   -       B2->ZN   F     aoi22d1        1    7.3   430   275   12708    (-,-) 
  ram_1/g3501__2346/ZN   -       A4->ZN   R     nd04d1         1    7.9   418   339   13047    (-,-) 
  ram_1/g3412__6783/Z    -       A->Z     R     aor211d1       1    5.5   159   195   13242    (-,-) 
  ram_1/dataOut_reg[1]/D -       -        R     dfnrq1         1      -     -     0   13242    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 18: MET (863 ps) Setup Check with Pin ram_1/dataOut_reg[7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     108                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14016                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5403                  
             Slack:=     863                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3799__3680/ZN   -       A1->ZN   F     nd02d1         4   35.9   914   597   11263    (-,-) 
  ram_1/g3777__7482/ZN   -       A2->ZN   R     nr02d1         8   87.4  2113  1167   12430    (-,-) 
  ram_1/g3744__6131/ZN   -       A2->ZN   F     aoi22d1        1    7.3   408   196   12626    (-,-) 
  ram_1/g3488__1705/ZN   -       A4->ZN   R     nd04d1         1    7.9   416   332   12958    (-,-) 
  ram_1/g3410__8428/Z    -       A->Z     R     aor211d1       1    5.5   159   195   13153    (-,-) 
  ram_1/dataOut_reg[7]/D -       -        R     dfnrq1         1      -     -     0   13153    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 19: MET (863 ps) Setup Check with Pin ram_1/dataOut_reg[6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     108                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14016                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5403                  
             Slack:=     863                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3799__3680/ZN   -       A1->ZN   F     nd02d1         4   35.9   914   597   11263    (-,-) 
  ram_1/g3777__7482/ZN   -       A2->ZN   R     nr02d1         8   87.4  2113  1167   12430    (-,-) 
  ram_1/g3698__1666/ZN   -       A2->ZN   F     aoi22d1        1    7.3   408   196   12626    (-,-) 
  ram_1/g3493__1881/ZN   -       A4->ZN   R     nd04d1         1    7.9   416   332   12958    (-,-) 
  ram_1/g3406__2398/Z    -       A->Z     R     aor211d1       1    5.5   159   195   13153    (-,-) 
  ram_1/dataOut_reg[6]/D -       -        R     dfnrq1         1      -     -     0   13153    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 20: MET (863 ps) Setup Check with Pin ram_1/dataOut_reg[5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     108                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14016                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5403                  
             Slack:=     863                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3799__3680/ZN   -       A1->ZN   F     nd02d1         4   35.9   914   597   11263    (-,-) 
  ram_1/g3777__7482/ZN   -       A2->ZN   R     nr02d1         8   87.4  2113  1167   12430    (-,-) 
  ram_1/g3711__2802/ZN   -       A2->ZN   F     aoi22d1        1    7.3   408   196   12626    (-,-) 
  ram_1/g3496__4733/ZN   -       A4->ZN   R     nd04d1         1    7.9   416   332   12958    (-,-) 
  ram_1/g3407__5107/Z    -       A->Z     R     aor211d1       1    5.5   159   195   13153    (-,-) 
  ram_1/dataOut_reg[5]/D -       -        R     dfnrq1         1      -     -     0   13153    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 21: MET (863 ps) Setup Check with Pin ram_1/dataOut_reg[4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     108                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14016                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5403                  
             Slack:=     863                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3799__3680/ZN   -       A1->ZN   F     nd02d1         4   35.9   914   597   11263    (-,-) 
  ram_1/g3777__7482/ZN   -       A2->ZN   R     nr02d1         8   87.4  2113  1167   12430    (-,-) 
  ram_1/g3695__9945/ZN   -       A2->ZN   F     aoi22d1        1    7.3   408   196   12626    (-,-) 
  ram_1/g3499__9945/ZN   -       A4->ZN   R     nd04d1         1    7.9   416   332   12958    (-,-) 
  ram_1/g3413__3680/Z    -       A->Z     R     aor211d1       1    5.5   159   195   13153    (-,-) 
  ram_1/dataOut_reg[4]/D -       -        R     dfnrq1         1      -     -     0   13153    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 22: MET (863 ps) Setup Check with Pin ram_1/dataOut_reg[3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     108                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14016                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5403                  
             Slack:=     863                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3799__3680/ZN   -       A1->ZN   F     nd02d1         4   35.9   914   597   11263    (-,-) 
  ram_1/g3777__7482/ZN   -       A2->ZN   R     nr02d1         8   87.4  2113  1167   12430    (-,-) 
  ram_1/g3717__1881/ZN   -       A2->ZN   F     aoi22d1        1    7.3   408   196   12626    (-,-) 
  ram_1/g3487__2802/ZN   -       A4->ZN   R     nd04d1         1    7.9   416   332   12958    (-,-) 
  ram_1/g3411__5526/Z    -       A->Z     R     aor211d1       1    5.5   159   195   13153    (-,-) 
  ram_1/dataOut_reg[3]/D -       -        R     dfnrq1         1      -     -     0   13153    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 23: MET (863 ps) Setup Check with Pin ram_1/dataOut_reg[2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     108                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14016                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5403                  
             Slack:=     863                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3799__3680/ZN   -       A1->ZN   F     nd02d1         4   35.9   914   597   11263    (-,-) 
  ram_1/g3777__7482/ZN   -       A2->ZN   R     nr02d1         8   87.4  2113  1167   12430    (-,-) 
  ram_1/g3746__5115/ZN   -       A2->ZN   F     aoi22d1        1    7.3   408   196   12626    (-,-) 
  ram_1/g3494__5115/ZN   -       A4->ZN   R     nd04d1         1    7.9   416   332   12958    (-,-) 
  ram_1/g3408__6260/Z    -       A->Z     R     aor211d1       1    5.5   159   195   13153    (-,-) 
  ram_1/dataOut_reg[2]/D -       -        R     dfnrq1         1      -     -     0   13153    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 24: MET (863 ps) Setup Check with Pin ram_1/dataOut_reg[0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/dataOut_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     108                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14016                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5403                  
             Slack:=     863                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3799__3680/ZN   -       A1->ZN   F     nd02d1         4   35.9   914   597   11263    (-,-) 
  ram_1/g3777__7482/ZN   -       A2->ZN   R     nr02d1         8   87.4  2113  1167   12430    (-,-) 
  ram_1/g3699__7410/ZN   -       A2->ZN   F     aoi22d1        1    7.3   408   196   12626    (-,-) 
  ram_1/g3500__2883/ZN   -       A4->ZN   R     nd04d1         1    7.9   416   332   12958    (-,-) 
  ram_1/g3409__4319/Z    -       A->Z     R     aor211d1       1    5.5   159   195   13153    (-,-) 
  ram_1/dataOut_reg[0]/D -       -        R     dfnrq1         1      -     -     0   13153    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 25: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[13][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3764__6783/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3589__5477/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[13][7]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 26: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[13][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3764__6783/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3588__6417/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[13][6]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 27: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[13][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3764__6783/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3587__7410/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[13][5]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 28: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[13][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3764__6783/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3586__1666/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[13][4]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 29: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[13][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3764__6783/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3585__2346/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[13][3]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 30: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[13][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3764__6783/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3584__2883/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[13][2]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 31: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[13][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3764__6783/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3583__9945/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[13][1]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 32: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[13][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[13][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3764__6783/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3582__9315/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[13][0]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 33: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[11][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3763__5526/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3605__1881/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[11][7]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 34: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[11][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3763__5526/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3604__6131/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[11][6]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 35: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[11][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3763__5526/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3603__7098/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[11][5]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 36: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[11][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3763__5526/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3602__8246/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[11][4]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 37: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[11][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3763__5526/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3601__5122/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[11][3]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 38: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[11][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3763__5526/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3600__1705/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[11][2]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 39: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[11][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3763__5526/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3599__2802/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[11][1]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 40: MET (1044 ps) Setup Check with Pin ram_1/mem_reg[11][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[11][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      73                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14052                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5258                  
             Slack:=    1044                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3763__5526/Z    -       A2->Z    R     or02d1         8   98.6  1427   918   12568    (-,-) 
  ram_1/g3598__1617/Z    -       S->Z     F     mx02d1         1    5.6   126   440   13008    (-,-) 
  ram_1/mem_reg[11][0]/D -       -        F     dfnrq1         1      -     -     0   13008    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 41: MET (1074 ps) Setup Check with Pin ram_1/mem_reg[15][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[15][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     115                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14010                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5186                  
             Slack:=    1074                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3751__9945/ZN   -       A1->ZN   F     nr02d1         8   99.4   821   670   12320    (-,-) 
  ram_1/g3621__4319/Z    -       S->Z     R     mx02d1         1    5.5   199   616   12936    (-,-) 
  ram_1/mem_reg[15][7]/D -       -        R     dfnrq1         1      -     -     0   12936    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 42: MET (1074 ps) Setup Check with Pin ram_1/mem_reg[15][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[15][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     115                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14010                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5186                  
             Slack:=    1074                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3751__9945/ZN   -       A1->ZN   F     nr02d1         8   99.4   821   670   12320    (-,-) 
  ram_1/g3620__6260/Z    -       S->Z     R     mx02d1         1    5.5   199   616   12936    (-,-) 
  ram_1/mem_reg[15][6]/D -       -        R     dfnrq1         1      -     -     0   12936    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 43: MET (1074 ps) Setup Check with Pin ram_1/mem_reg[15][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[15][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     115                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14010                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5186                  
             Slack:=    1074                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3751__9945/ZN   -       A1->ZN   F     nr02d1         8   99.4   821   670   12320    (-,-) 
  ram_1/g3619__5107/Z    -       S->Z     R     mx02d1         1    5.5   199   616   12936    (-,-) 
  ram_1/mem_reg[15][5]/D -       -        R     dfnrq1         1      -     -     0   12936    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 44: MET (1074 ps) Setup Check with Pin ram_1/mem_reg[15][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[15][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     115                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14010                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5186                  
             Slack:=    1074                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3751__9945/ZN   -       A1->ZN   F     nr02d1         8   99.4   821   670   12320    (-,-) 
  ram_1/g3618__2398/Z    -       S->Z     R     mx02d1         1    5.5   199   616   12936    (-,-) 
  ram_1/mem_reg[15][4]/D -       -        R     dfnrq1         1      -     -     0   12936    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 45: MET (1074 ps) Setup Check with Pin ram_1/mem_reg[15][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[15][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     115                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14010                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5186                  
             Slack:=    1074                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3751__9945/ZN   -       A1->ZN   F     nr02d1         8   99.4   821   670   12320    (-,-) 
  ram_1/g3606__5115/Z    -       S->Z     R     mx02d1         1    5.5   199   616   12936    (-,-) 
  ram_1/mem_reg[15][3]/D -       -        R     dfnrq1         1      -     -     0   12936    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 46: MET (1074 ps) Setup Check with Pin ram_1/mem_reg[15][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[15][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     115                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14010                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5186                  
             Slack:=    1074                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3751__9945/ZN   -       A1->ZN   F     nr02d1         8   99.4   821   670   12320    (-,-) 
  ram_1/g3616__6417/Z    -       S->Z     R     mx02d1         1    5.5   199   616   12936    (-,-) 
  ram_1/mem_reg[15][2]/D -       -        R     dfnrq1         1      -     -     0   12936    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 47: MET (1074 ps) Setup Check with Pin ram_1/mem_reg[15][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[15][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     115                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14010                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5186                  
             Slack:=    1074                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3751__9945/ZN   -       A1->ZN   F     nr02d1         8   99.4   821   670   12320    (-,-) 
  ram_1/g3614__1666/Z    -       S->Z     R     mx02d1         1    5.5   199   616   12936    (-,-) 
  ram_1/mem_reg[15][1]/D -       -        R     dfnrq1         1      -     -     0   12936    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 48: MET (1074 ps) Setup Check with Pin ram_1/mem_reg[15][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/mem_reg[15][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     115                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14010                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5186                  
             Slack:=    1074                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN           -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN         -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3769__2802/ZN   -       A2->ZN   F     nr02d1         2   12.0   454   222   10887    (-,-) 
  ram_1/g3767/ZN         -       I->ZN    R     inv0d0         3   21.1  1387   763   11650    (-,-) 
  ram_1/g3751__9945/ZN   -       A1->ZN   F     nr02d1         8   99.4   821   670   12320    (-,-) 
  ram_1/g3613__2346/Z    -       S->Z     R     mx02d1         1    5.5   199   616   12936    (-,-) 
  ram_1/mem_reg[15][0]/D -       -        R     dfnrq1         1      -     -     0   12936    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 49: MET (1080 ps) Setup Check with Pin ram_1/mem_reg[6][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[6][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5221                  
             Slack:=    1080                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3778__4733/ZN  -       A1->ZN   F     nd02d1         4   35.2   904   589   11255    (-,-) 
  ram_1/g3752__2883/ZN  -       A1->ZN   R     nr02d1         8   98.6  2373  1275   12530    (-,-) 
  ram_1/g3656__1705/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12971    (-,-) 
  ram_1/mem_reg[6][7]/D -       -        F     dfnrq1         1      -     -     0   12971    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 50: MET (1080 ps) Setup Check with Pin ram_1/mem_reg[6][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[6][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5221                  
             Slack:=    1080                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                      
  input_delay             7750            RAM_Constraints.sdc_line_98 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_4/CIN          -       PAD->CIN F     pc3d01         5   44.0   552  1748    9498    (-,-) 
  ram_1/g3815/ZN        -       I->ZN    R     inv0d0         4   35.1  2253  1168   10666    (-,-) 
  ram_1/g3778__4733/ZN  -       A1->ZN   F     nd02d1         4   35.2   904   589   11255    (-,-) 
  ram_1/g3752__2883/ZN  -       A1->ZN   R     nr02d1         8   98.6  2373  1275   12530    (-,-) 
  ram_1/g3655__2802/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12971    (-,-) 
  ram_1/mem_reg[6][6]/D -       -        F     dfnrq1         1      -     -     0   12971    (-,-) 
#---------------------------------------------------------------------------------------------------

