== CRTC VMAC
* Dotclock  = 16MHz clock to shift register
* Clock8    = 8MHz clock from divider
* Phi2      = 4MHz CPU clock is 4MHz from divider
* Chck      = 2MHz Chracter clock
* Ldchb     = Pulse to load character into character latch
* Ldsrb     = Pulse to load shift register on next clock rising edge
* ldcolb    = Loads colour latch

[source]
----
Dot Clock:  0101010101010101010101010101010101

Clock8:     0 110011001100110011001100110011001
Phi2:       0 111100001111000011110000111100001
chck:       0 111111110000000011111111000000001

ldcolb:     0111111111111110011111111111111101
ldchb:      1111111001111111111111100111111111
ldsrb:      0011111111111111001111111111111100
----

/* low going pulse to load character into Latch on rising edge */
ldchb = !(!clk8 & !phi2 & chck)       

/* low enable pulse qualifies sr load operation */
ldsrb = !(!dotclk & !clk8 & !phi2 & !chck)
      # !(doclk * clk8 * phi2 * chck)

/* low pulse qualifies load colour latch */
ldcolb = !(!dotclk & !clk8 & !phi2 & !chck)





