// Seed: 3361709664
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    input wor id_8,
    output wor id_9,
    input uwire id_10
);
  assign id_9 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    output wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor _id_4,
    output supply1 id_5,
    output wand id_6,
    output wor id_7,
    output wire id_8,
    input wire id_9,
    output wire id_10
    , id_12
);
  logic [id_4 : 1] id_13;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_9,
      id_1,
      id_6,
      id_3,
      id_3,
      id_9,
      id_1,
      id_0,
      id_9
  );
endmodule
