Info: Generated by version: 18.0 build 219
Info: Starting: Create simulation model
Info: qsys-generate /home/const/dev/c10gx/diff_in.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/const/dev/c10gx/diff_in --family="Cyclone 10 GX" --part=10CX105YF672E6G
Info: diff_in.gpio_0: Altera GPIO supports a maximum interface frequency of 300 MHZ.
Info: diff_in: "Transforming system: diff_in"
Info: diff_in: Running transform generation_view_transform
Info: diff_in: Running transform generation_view_transform took 0.001s
Info: gpio_0: Running transform generation_view_transform
Info: gpio_0: Running transform generation_view_transform took 0.000s
Info: core: Running transform generation_view_transform
Info: core: Running transform generation_view_transform took 0.000s
Info: diff_in: Running transform interconnect_transform_chooser
Info: diff_in: Running transform interconnect_transform_chooser took 0.135s
Info: gpio_0: Running transform interconnect_transform_chooser
Info: gpio_0: Running transform interconnect_transform_chooser took 0.014s
Info: diff_in: "Naming system components in system: diff_in"
Info: diff_in: "Processing generation queue"
Info: diff_in: "Generating: diff_in"
Info: diff_in: "Generating: diff_in_altera_gpio_180_bency7y"
Info: diff_in: "Generating: altera_gpio"
Info: diff_in: Done "diff_in" with 3 modules, 3 files
Info: Generating the following file(s) for MODELSIM simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/const/dev/c10gx/diff_in/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/const/dev/c10gx/diff_in.ip --output-directory=/home/const/dev/c10gx/diff_in/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for VCS simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	3 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/const/dev/c10gx/diff_in/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	3 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/const/dev/c10gx/diff_in/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/const/dev/c10gx/diff_in.ip --synthesis=VERILOG --output-directory=/home/const/dev/c10gx/diff_in --family="Cyclone 10 GX" --part=10CX105YF672E6G
Info: diff_in.gpio_0: Altera GPIO supports a maximum interface frequency of 300 MHZ.
Info: diff_in: "Transforming system: diff_in"
Info: diff_in: Running transform generation_view_transform
Info: diff_in: Running transform generation_view_transform took 0.000s
Info: gpio_0: Running transform generation_view_transform
Info: gpio_0: Running transform generation_view_transform took 0.000s
Info: core: Running transform generation_view_transform
Info: core: Running transform generation_view_transform took 0.000s
Info: diff_in: Running transform interconnect_transform_chooser
Info: diff_in: Running transform interconnect_transform_chooser took 0.014s
Info: gpio_0: Running transform interconnect_transform_chooser
Info: gpio_0: Running transform interconnect_transform_chooser took 0.014s
Info: diff_in: "Naming system components in system: diff_in"
Info: diff_in: "Processing generation queue"
Info: diff_in: "Generating: diff_in"
Info: diff_in: "Generating: diff_in_altera_gpio_180_bency7y"
Info: diff_in: "Generating: altera_gpio"
Info: diff_in: Done "diff_in" with 3 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
