
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002219                       # Number of seconds simulated
sim_ticks                                  2219299000                       # Number of ticks simulated
final_tick                                 2219299000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54235                       # Simulator instruction rate (inst/s)
host_op_rate                                   115078                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32144080                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212196                       # Number of bytes of host memory used
host_seconds                                    69.04                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             31424                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61312                       # Number of bytes read from this memory
system.physmem.bytes_read::total                92736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        31424                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           31424                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                491                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1449                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             14159426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             27626742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41786168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        14159426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           14159426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            14159426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            27626742                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               41786168                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1139.919012                       # Cycle average of tags in use
system.l2.total_refs                             6506                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1232                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.280844                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           215.435143                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             438.326680                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             486.157189                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052596                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.107013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.118691                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.278301                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 6109                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  297                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6406                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              339                       # number of Writeback hits
system.l2.Writeback_hits::total                   339                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  6109                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   305                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6414                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 6109                       # number of overall hits
system.l2.overall_hits::cpu.data                  305                       # number of overall hits
system.l2.overall_hits::total                    6414                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                491                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                512                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1003                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              446                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 446                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 491                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 958                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1449                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                491                       # number of overall misses
system.l2.overall_misses::cpu.data                958                       # number of overall misses
system.l2.overall_misses::total                  1449                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     26261500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     27693500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53955000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23480000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23480000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26261500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      51173500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         77435000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26261500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     51173500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        77435000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             6600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7409                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          339                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               339                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               454                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6600                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1263                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7863                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6600                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1263                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7863                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.074394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.632880                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.135376                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.982379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982379                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.074394                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.758511                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184281                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.074394                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.758511                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184281                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53485.743381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54088.867188                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53793.619143                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52645.739910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52645.739910                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53485.743381                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53417.014614                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53440.303658                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53485.743381                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53417.014614                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53440.303658                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           491                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1003                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            446                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1449                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     20292500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     21427500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41720000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     18042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18042500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     20292500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     39470000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59762500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     20292500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     39470000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     59762500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.074394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.632880                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.135376                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.982379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982379                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.074394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.758511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.074394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.758511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184281                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41328.920570                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41850.585938                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41595.214357                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40454.035874                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40454.035874                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41328.920570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41200.417537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41243.961353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41328.920570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41200.417537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41243.961353                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1486888                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1486888                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            131528                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               911437                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  868502                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.289307                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          4438599                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1113006                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6375918                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1486888                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             868502                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2150778                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  524182                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 745530                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           416                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    951870                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 13518                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4402336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.821915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.406066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2282153     51.84%     51.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   250831      5.70%     57.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   107273      2.44%     59.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74553      1.69%     61.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   181806      4.13%     65.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    90641      2.06%     67.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   272378      6.19%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   222323      5.05%     79.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   920378     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4402336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.334990                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.436471                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1462571                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                531339                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1824408                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                191446                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 392572                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11658630                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 392572                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1629435                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  216606                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          23139                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1815316                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                325268                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11454294                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 83406                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                144318                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            12807676                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              28899067                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         26803086                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2095981                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3529729                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1362                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1361                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1171317                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1003402                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              962231                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             29281                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16045                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10563200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1412                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9648985                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            178524                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2589589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      4286632                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4402336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.191787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.819263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1328217     30.17%     30.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              486784     11.06%     41.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              299454      6.80%     48.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1203177     27.33%     75.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              595006     13.52%     88.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              396885      9.02%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               60714      1.38%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               31763      0.72%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 336      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4402336                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1315627     86.31%     86.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                174592     11.45%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17079      1.12%     98.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16925      1.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            216895      2.25%      2.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7311668     75.78%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              235042      2.44%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               964127      9.99%     90.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              921253      9.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9648985                       # Type of FU issued
system.cpu.iq.rate                           2.173881                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1524223                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.157967                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23979401                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12465489                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8508240                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1423652                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             688769                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       617726                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10158000                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  798313                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            56640                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       269324                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          345                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       203828                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 392572                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4183                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    56                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10564612                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             20601                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1003402                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               962231                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1355                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             58                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          41242                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       101321                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               142563                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9232490                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                882678                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            416495                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1724003                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1063679                       # Number of branches executed
system.cpu.iew.exec_stores                     841325                       # Number of stores executed
system.cpu.iew.exec_rate                     2.080046                       # Inst execution rate
system.cpu.iew.wb_sent                        9204077                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9125966                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6273794                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9905105                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.056047                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633390                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2619354                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            131546                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4009764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.981477                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.373011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1559916     38.90%     38.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       676193     16.86%     55.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       405785     10.12%     65.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       611726     15.26%     81.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       215481      5.37%     86.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       144598      3.61%     90.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        37076      0.92%     91.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        56966      1.42%     92.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       302023      7.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4009764                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                302023                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     14272352                       # The number of ROB reads
system.cpu.rob.rob_writes                    21525622                       # The number of ROB writes
system.cpu.timesIdled                            2171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           36263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.185372                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.185372                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.843617                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.843617                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17834999                       # number of integer regfile reads
system.cpu.int_regfile_writes                10198533                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    790229                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   225734                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3756162                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   6204                       # number of replacements
system.cpu.icache.tagsinuse                362.641478                       # Cycle average of tags in use
system.cpu.icache.total_refs                   945024                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   6599                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 143.207153                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     362.641478                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.708284                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.708284                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       945024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          945024                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        945024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           945024                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       945024                       # number of overall hits
system.cpu.icache.overall_hits::total          945024                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6846                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6846                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6846                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6846                       # number of overall misses
system.cpu.icache.overall_misses::total          6846                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    114512999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114512999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    114512999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114512999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    114512999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114512999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       951870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       951870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       951870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       951870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       951870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       951870                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007192                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007192                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007192                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007192                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007192                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007192                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16726.993719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16726.993719                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16726.993719                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16726.993719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16726.993719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16726.993719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          246                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          246                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          246                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          246                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6600                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6600                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6600                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6600                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6600                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6600                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     93952499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93952499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     93952499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93952499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     93952499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93952499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006934                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006934                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006934                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006934                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006934                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14235.227121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14235.227121                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14235.227121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14235.227121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14235.227121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14235.227121                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    751                       # number of replacements
system.cpu.dcache.tagsinuse                507.712890                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1583233                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1263                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1253.549485                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               39907000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     507.712890                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.991627                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.991627                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       824735                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          824735                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758498                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1583233                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1583233                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1583233                       # number of overall hits
system.cpu.dcache.overall_hits::total         1583233                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2545                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3001                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3001                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3001                       # number of overall misses
system.cpu.dcache.overall_misses::total          3001                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    105253500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    105253500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     25008500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     25008500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    130262000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    130262000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    130262000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    130262000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       827280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       827280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1586234                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1586234                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1586234                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1586234                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001892                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001892                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41356.974460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41356.974460                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54843.201754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54843.201754                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43406.197934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43406.197934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43406.197934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43406.197934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          352                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          339                       # number of writebacks
system.cpu.dcache.writebacks::total               339                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1736                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1736                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1738                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1738                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1738                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          454                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1263                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1263                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1263                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     31495000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31495000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     24014000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24014000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     55509000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55509000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     55509000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55509000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000796                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38930.778739                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38930.778739                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52894.273128                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52894.273128                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43950.118765                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43950.118765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43950.118765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43950.118765                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
