
---------- Begin Simulation Statistics ----------
final_tick                               163355455000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    808                       # Simulator instruction rate (inst/s)
host_mem_usage                               36156168                       # Number of bytes of host memory used
host_op_rate                                      828                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                169355.18                       # Real time elapsed on the host
host_tick_rate                                 332668                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136835999                       # Number of instructions simulated
sim_ops                                     140301620                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056339                       # Number of seconds simulated
sim_ticks                                 56339125000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.895959                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  523958                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               632067                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4723                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             40725                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            676292                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66823                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76454                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9631                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1134847                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  180543                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6778                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7231870                       # Number of instructions committed
system.cpu.committedOps                       7721009                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.453149                       # CPI: cycles per instruction
system.cpu.discardedOps                        104287                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5076124                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1132009                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           524750                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9157869                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407639                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4525                       # number of quiesce instructions executed
system.cpu.numCycles                         17740854                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4525                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5684569     73.62%     73.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                  19262      0.25%     73.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                1238952     16.05%     89.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                778226     10.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7721009                       # Class of committed instruction
system.cpu.quiesceCycles                     72401746                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8582985                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1472                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55041                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1893908                       # Transaction distribution
system.membus.trans_dist::ReadResp            1919145                       # Transaction distribution
system.membus.trans_dist::WriteReq             697929                       # Transaction distribution
system.membus.trans_dist::WriteResp            697925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5308                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22118                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2366                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2366                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5120                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        60174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        60174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        76012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       116728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5089400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5089400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5266302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1287488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1287488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       955819                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    162860088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    162860088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165103395                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2621557                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000571                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023897                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2620059     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1498      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2621557                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5940373005                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96128125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            58152202                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18169500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94569669                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11181604714                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy          101656750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3489724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       872431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4362155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       872431                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3489724                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4362155                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4362155                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4362155                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8724310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1374756                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1374755                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3880685                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3880685                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34718                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        76012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10142797                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10212429                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10510881                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54559                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100487                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    162284652                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    163398764                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    167057759                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18240256625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         11282116                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          680                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15016971649                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8007254000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6979448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2617293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3489724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13086465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3489724                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2617293                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6107017                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6979448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6107017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6107017                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19193482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2617293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6107017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8724310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2617293                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1199877                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3817170                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2617293                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8724310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1199877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12541480                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1889343                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1889343                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       655359                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       655355                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5036544                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5089400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    161169356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    162860088                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2978981                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2978981    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2978981                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6329822880                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10102034000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1114112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38042336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9051832                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    638014595                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17448620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19775103                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    675238318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17448620                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17468429                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     34917049                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    655463215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     34917049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19775103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    710155367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40715392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    271271052                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    121569292                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    252772364                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1272356                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58825255                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3799043                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36599811                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3489724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4085303845                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    722684138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3489724                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4814967432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2328809189                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2157812923                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4486622112                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3489724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6414113034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2880497061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3489724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9301589544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1287488                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1291904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1287488                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1287488                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        20117                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        20186                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22852467                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78382                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22930850                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22852467                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22852467                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22852467                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78382                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22930850                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    120455180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         474688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121391800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       339712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40714176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42282688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1882115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1896760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5308                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       636159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             660667                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6999257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2138037820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1199877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8425548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2154662501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6029771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17448620                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    722662555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3489724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       872431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            750503101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6029771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24447877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2860700375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3489724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       872431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1199877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8425548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2905165602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2516641.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423070000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1505                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1506                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3399518                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             702267                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1896760                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     660667                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1896760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   660667                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1647                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            118452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            118392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            118396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            118474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            118489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            118428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            118469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           118461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           118472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           118402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           118420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           118463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41284                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61613289835                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9475565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            111360006085                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32511.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58761.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2105                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1767444                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  612545                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1896753                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               660667                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1662986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  48075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 105034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5884                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.573545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.796785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.459873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5580      3.17%      3.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5157      2.93%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2700      1.54%      7.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2684      1.53%      9.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2987      1.70%     10.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2214      1.26%     12.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2415      1.37%     13.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2793      1.59%     15.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149240     84.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1506                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1258.391766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1859.893455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           906     60.16%     60.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.13%     60.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.13%     60.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     60.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.07%     60.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.13%     60.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.13%     60.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          132      8.76%     69.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.07%     69.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     69.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.07%     69.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.13%     69.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     69.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.07%     70.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.13%     70.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      2.12%     72.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.13%     72.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.07%     72.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.07%     72.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           18      1.20%     73.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          223     14.81%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.07%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.07%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.46%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.27%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.07%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.07%     89.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           49      3.25%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           57      3.78%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           51      3.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1506                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     438.815282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     95.670820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    496.930912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            843     56.01%     56.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      0.73%     56.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      0.53%     57.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.27%     57.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.20%     57.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.27%     58.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.07%     58.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.20%     58.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.07%     58.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.07%     58.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.07%     58.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.07%     58.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.07%     58.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.07%     58.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.07%     58.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.13%     58.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      1.06%     59.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          603     40.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1505                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              121287232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  105408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42281280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121391800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42282688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2152.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2154.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    750.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56339139250                       # Total gap between requests
system.mem_ctrls.avgGap                      22029.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    120350668                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       473792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       341120                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40711360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6999256.733220475726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2136182768.191731929779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1199876.639901666902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8409644.274738026783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6054762.121349950321                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17448620.297173589468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 722612571.636495947838                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3489724.059434717987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 872431.014858679497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1882115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5308                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       636159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    502078480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 110478644030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     83485905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    295797670                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 176076523790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  24255316845                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 953518445455                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5344827595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1757816990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81400.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58699.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     78760.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39881.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33171914.81                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1579122.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1498868.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1739852.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2288824.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86731779.374995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60535187.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3446758593.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       918120270.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     539356778.099882                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     938037091.649930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     410229509.400046                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6399769211.025217                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.593692                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21058917935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3047730000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32233485065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9050                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4525                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10000628.121547                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2198900.503943                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4525    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        74125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18887375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4525                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    118102612750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45252842250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2255137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2255137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2255137                       # number of overall hits
system.cpu.icache.overall_hits::total         2255137                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20117                       # number of overall misses
system.cpu.icache.overall_misses::total         20117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    873182500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    873182500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    873182500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    873182500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2275254                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2275254                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2275254                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2275254                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008842                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008842                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43405.204553                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43405.204553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43405.204553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43405.204553                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        20117                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20117                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20117                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20117                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    841809250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    841809250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    841809250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    841809250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008842                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008842                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008842                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008842                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.665358                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.665358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.665358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.665358                       # average overall mshr miss latency
system.cpu.icache.replacements                  19940                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2255137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2255137                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    873182500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    873182500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2275254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2275254                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43405.204553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43405.204553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20117                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    841809250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    841809250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008842                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008842                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.665358                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.665358                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.718390                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11340853                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19940                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            568.748897                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.718390                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4570625                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4570625                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1967881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1967881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1967881                       # number of overall hits
system.cpu.dcache.overall_hits::total         1967881                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9791                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9791                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9791                       # number of overall misses
system.cpu.dcache.overall_misses::total          9791                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    719156875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    719156875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    719156875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    719156875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1977672                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1977672                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1977672                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1977672                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004951                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73450.809417                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73450.809417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73450.809417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73450.809417                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5308                       # number of writebacks
system.cpu.dcache.writebacks::total              5308                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47135                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47135                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    541814875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    541814875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    541814875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    541814875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99314500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99314500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003785                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72377.087229                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72377.087229                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72377.087229                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72377.087229                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.022383                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.022383                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7486                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1239964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1239964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    417268500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    417268500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1245535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1245535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74900.107701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74900.107701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5122                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4565                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4565                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    379306750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    379306750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99314500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99314500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74054.422101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74054.422101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21755.640745                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21755.640745                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       727917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         727917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    301888375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    301888375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       732137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       732137                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71537.529621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71537.529621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42570                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42570                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162508125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162508125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68742.861675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68742.861675                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              874015                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7486                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.753273                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7918174                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7918174                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163355455000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               163357616250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    808                       # Simulator instruction rate (inst/s)
host_mem_usage                               36156168                       # Number of bytes of host memory used
host_op_rate                                      828                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                169355.30                       # Real time elapsed on the host
host_tick_rate                                 332681                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   136837962                       # Number of instructions simulated
sim_ops                                     140304044                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056341                       # Number of seconds simulated
sim_ticks                                 56341286250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.889892                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  524073                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               632252                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4723                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             40743                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            676340                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              66823                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           76454                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9631                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1135140                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  180637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6778                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7233833                       # Number of instructions committed
system.cpu.committedOps                       7723433                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.452961                       # CPI: cycles per instruction
system.cpu.discardedOps                        104332                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5077292                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1132493                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           524942                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         9158996                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407671                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4525                       # number of quiesce instructions executed
system.cpu.numCycles                         17744312                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4525                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5685970     73.62%     73.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                  19262      0.25%     73.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                1239513     16.05%     89.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                778687     10.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7723433                       # Class of committed instruction
system.cpu.quiesceCycles                     72401746                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         8585316                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1472                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55053                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1893908                       # Transaction distribution
system.membus.trans_dist::ReadResp            1919151                       # Transaction distribution
system.membus.trans_dist::WriteReq             698288                       # Transaction distribution
system.membus.trans_dist::WriteResp            698284                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5310                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22122                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2366                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2366                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20119                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5124                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        60180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        60180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        22283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        76012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       116740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5090118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5090118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5267038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1287616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1287616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        36516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       814784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       100487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       956203                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    162883064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    162883064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165126883                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2621922                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000572                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023904                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2620423     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1499      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2621922                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5942184630                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            96128125                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            58158202                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18169500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94592294                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11181964713                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy          101667500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3489590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       872398                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4361988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       872398                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3489590                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4361988                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4361988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4361988                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      8723975                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1375474                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1375473                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3880685                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3880685                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          630                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        40040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34718                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        76012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       122976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       159840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10144233                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10213865                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10512317                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        44044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54559                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       100487                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1967196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2557020                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    162307628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    163421740                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    167080735                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18242413875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         11283921                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          680                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15018288064                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8009408000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         14.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       737280                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       165888                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6979180                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2617193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3489590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13085963                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3489590                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2617193                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6106783                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6979180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6106783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6106783                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     19192746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       215056                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149572                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2617193                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6106783                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8723975                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2617193                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1199831                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3817023                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2617193                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8723975                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1199831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12540999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1889343                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1889343                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       655718                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       655713                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43056                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5037261                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5090117                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1377372                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    161192332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        67600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    162883064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2979700                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2979700    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2979700                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6331977880                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10102392000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     35945184                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1114112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38042336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984156                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967196                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8986296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9051832                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276528                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    637990120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17447951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     19774344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    675212416                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     17447951                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     17467759                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     34915710                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    655438071                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     34915710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     19774344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    710128126                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    230162444                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40738368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    271294028                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    131203072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    121569292                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    252772364                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     57540611                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1273074                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     58825973                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     32800768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3799043                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     36599811                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      3489590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4085147133                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    723064217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3489590                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4815190530                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2328719856                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2157730149                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4486450005                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      3489590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6413866989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2880794366                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3489590                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9301640535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1287616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1292032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1287616                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1287616                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        20119                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        20188                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     22853862                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        78379                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       22932242                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     22853862                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     22853862                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     22853862                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        78379                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      22932242                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394332                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    120455180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         474944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121392056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       339840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       983040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40737152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42305792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1882115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1896764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5310                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        15360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       636518                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             661028                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      6998988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2137955805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1199831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8429768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2154584392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6031811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17447951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    723042634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3489590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       872398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            750884384                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6031811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     24446939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2860998439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3489590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       872398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1199831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8429768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2905468776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2517000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000423070000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1509                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1510                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3399522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             702629                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1896764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     661028                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1896764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   661028                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1647                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            118452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            118392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            118396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            118474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            118491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            118428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            118475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            118469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           118461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           118472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           118402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           118421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           118464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41296                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  61613701210                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9475585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            111360522460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32511.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58761.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2105                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1767444                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  612885                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     7                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1896757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               661028                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1662986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   66030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   65860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  48075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 105034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  49617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   4271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5884                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       175799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    930.555828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   840.755146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.486243                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5584      3.18%      3.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5158      2.93%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2701      1.54%      7.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2684      1.53%      9.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2987      1.70%     10.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2214      1.26%     12.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2417      1.37%     13.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2793      1.59%     15.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       149261     84.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       175799                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1255.060927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1858.551582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           910     60.26%     60.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.13%     60.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.13%     60.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     60.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.07%     60.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.13%     60.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.13%     60.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          132      8.74%     69.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.07%     69.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.07%     69.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.07%     69.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.13%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.07%     70.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.07%     70.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.13%     70.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32      2.12%     72.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.13%     72.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.07%     72.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.07%     72.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           18      1.19%     73.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          223     14.77%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.07%     88.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.07%     88.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.46%     89.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.26%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.07%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4735            1      0.07%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           49      3.25%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           57      3.77%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           51      3.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1510                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     438.017230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     95.715143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    496.525913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            843     55.86%     55.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      0.80%     56.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      0.53%     57.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.33%     57.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.20%     57.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.33%     58.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.07%     58.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.27%     58.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.07%     58.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.07%     58.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.07%     58.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.07%     58.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.07%     58.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.07%     58.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.07%     58.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.13%     58.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      1.06%     60.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          603     39.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1509                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              121287488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  105408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42304704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121392056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42305792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2152.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       750.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2154.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    750.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56341302250                       # Total gap between requests
system.mem_ctrls.avgGap                      22027.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    120350668                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       474048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       341248                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       983040                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40734656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 6998988.241948417388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2136100824.286736965179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1199830.612670828123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8413865.418274862692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6056801.729477733374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17447950.968638028949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 722998332.328630566597                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3489590.193727605976                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 872397.548431901494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1882115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5310                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        15360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       636518                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    502078480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 110478644030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     83485905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    296314045                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 176077160290                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  24255316845                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 953643217955                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5344827595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1757816990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81400.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58699.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     78760.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39929.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33159540.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1579122.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1498218.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1739852.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   2288824.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         86746582.124995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60544831.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3446765868.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       918634478.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     539356778.099882                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     938095510.237430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     410229509.400046                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6400373558.062717                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        113.600061                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21058917935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3047730000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32235646315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9050                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4525                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10000628.121547                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2198900.503943                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4525    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        74125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     18887375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4525                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    118104774000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  45252842250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2255774                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2255774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2255774                       # number of overall hits
system.cpu.icache.overall_hits::total         2255774                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20119                       # number of overall misses
system.cpu.icache.overall_misses::total         20119                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    873271250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    873271250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    873271250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    873271250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2275893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2275893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2275893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2275893                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008840                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008840                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008840                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008840                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43405.300959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43405.300959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43405.300959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43405.300959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        20119                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20119                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20119                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20119                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    841894875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    841894875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    841894875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    841894875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008840                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008840                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008840                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008840                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.761469                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.761469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.761469                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.761469                       # average overall mshr miss latency
system.cpu.icache.replacements                  19942                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2255774                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2255774                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20119                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    873271250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    873271250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2275893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2275893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43405.300959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43405.300959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    841894875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    841894875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.761469                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.761469                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.718516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36068780                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1766.259243                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.718516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4571905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4571905                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1968916                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1968916                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1968916                       # number of overall hits
system.cpu.dcache.overall_hits::total         1968916                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9795                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9795                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9795                       # number of overall misses
system.cpu.dcache.overall_misses::total          9795                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    719810625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    719810625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    719810625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    719810625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1978711                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1978711                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1978711                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1978711                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004950                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004950                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004950                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004950                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73487.557427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73487.557427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73487.557427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73487.557427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5310                       # number of writebacks
system.cpu.dcache.writebacks::total              5310                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        47135                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        47135                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    542462875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    542462875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    542462875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    542462875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99314500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99314500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003785                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003785                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72424.949933                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72424.949933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72424.949933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72424.949933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2107.022383                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2107.022383                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7490                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1240538                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1240538                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5575                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    417922250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    417922250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1246113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1246113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74963.632287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74963.632287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4565                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4565                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    379954750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    379954750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99314500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99314500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74123.049161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74123.049161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21755.640745                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21755.640745                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       728378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         728378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    301888375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    301888375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       732598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       732598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005760                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71537.529621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71537.529621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1856                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2364                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        42570                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        42570                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162508125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162508125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68742.861675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68742.861675                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1980148                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8002                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            247.456636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7922334                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7922334                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163357616250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
