<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: Globals</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_r.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
<div class="textblock">Here is a list of all functions, variables, defines, enums, and typedefs with links to the files they belong to:</div>

<h3><a id="index_r" name="index_r"></a>- r -</h3><ul>
<li>RCC&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">stm32l073xx.h</a></li>
<li>RCC_AHBENR_CRCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">stm32l073xx.h</a></li>
<li>RCC_AHBENR_CRCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">stm32l073xx.h</a></li>
<li>RCC_AHBENR_CRCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad96fd65d0b137ac99606f110cdd781dc">stm32l073xx.h</a></li>
<li>RCC_AHBENR_DMA1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">stm32l073xx.h</a></li>
<li>RCC_AHBENR_DMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">stm32l073xx.h</a></li>
<li>RCC_AHBENR_DMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112">stm32l073xx.h</a></li>
<li>RCC_AHBENR_DMAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31ecbf36e360ec0c9fc5c496d11233ff">stm32l073xx.h</a></li>
<li>RCC_AHBENR_MIFEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28d6cd4c2fd8bf38c661bdbf5f97d288">stm32l073xx.h</a></li>
<li>RCC_AHBENR_MIFEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5007c6e910037f98869c5121e2a11e1">stm32l073xx.h</a></li>
<li>RCC_AHBENR_MIFEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4649eec4d0098075b14f1b1884cf27f5">stm32l073xx.h</a></li>
<li>RCC_AHBENR_RNGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ecdd9972dd59729eb4ede668b2a639">stm32l073xx.h</a></li>
<li>RCC_AHBENR_RNGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0cc67b3c9c4807f034762a93a13554d">stm32l073xx.h</a></li>
<li>RCC_AHBENR_RNGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28f692ddd0f3b05ddaf7f6bd640e250c">stm32l073xx.h</a></li>
<li>RCC_AHBENR_TSCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">stm32l073xx.h</a></li>
<li>RCC_AHBENR_TSCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e">stm32l073xx.h</a></li>
<li>RCC_AHBENR_TSCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb4fe6d60bd18d9b04f5b73787f4daf">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_CRCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_CRCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2e30f4eedbfd579e4710ab5b023706">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_CRCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d4cf3cffb97606f4cede77caa849cf7">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_DMA1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_DMARST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga689065607d47f0fc98134bdfb8f19e53">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_DMARST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07a641d73f91417ccc073f7a31d77f98">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_DMARST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a83ba2ecdcaeaf17cc5e101e1d342ed">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_MIFRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab68c59a6d7c6f48507e5797039653aa1">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_MIFRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb9a682d4e9b4890f6478dbf3e7a16">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_MIFRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5c2a487dbee04e29029574b9c2a85d3">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_RNGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab112a3594ada6f3e8462bc8a2ef5ce95">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_RNGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf9cb2414ba939bd2e090d5d2af3824f">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_RNGRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabad98c9109634ccac229541724fd36d">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_TSCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_TSCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3">stm32l073xx.h</a></li>
<li>RCC_AHBRSTR_TSCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga999de196cb2d94f9bc08acac215b7ec7">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_CRCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_CRCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbb8ea5813f10b6f22b7c702de7f1e03">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_CRCSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff5e3dd050596c1c7ce1aeea4721bd8c">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_DMA1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_DMASMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8c3c4b26d67cac7cb3e0c7588445ba">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_DMASMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae653cae6fb27b04c9a9324b5cbb42fb2">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_DMASMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3076d1b84d266ce349d8e855d2c7b0e">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_MIFSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab782f765ffc8701e656d42abbb89cb6a">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_MIFSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga899ac13d0f2dc25be48cc3afa3e3788e">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_MIFSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7435a144b293e99ecdc1ee50a6e3ec89">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_RNGSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac2d171d91eb2b8c771ece6562c1a6e2">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_RNGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e863e1ea31d73d70774ed6612168dd">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_RNGSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa85bf97536615b51290f102723aa2424">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_SRAMSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_SRAMSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc1ca97421c7c64eea81043d3598dd5">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_SRAMSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25f94df39c3d57989066a6e5b33bb203">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_TSCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3606bdfdc05aa63d2d594cb3dbd7702f">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_TSCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17d5aa3ffcd895b6833865eebcc39afb">stm32l073xx.h</a></li>
<li>RCC_AHBSMENR_TSCSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bb7fbc4ddcc895be4bae2c9767fc8e2">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_CRSEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_CRSEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_CRSEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43e78b6360c87e8ab842865322c6dcf0">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_DACEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_DACEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_DACEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7982505dca41bc51c29dcdcc03eb789">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_I2C1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_I2C1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_I2C1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1cab341f8320372dfd95bce3d2d918">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_I2C2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_I2C2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_I2C2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94ad0c869b4e644dacba6b170797fcf6">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_I2C3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_I2C3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3287ea960eceb4499698cfc8e4ffbf36">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_I2C3EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga007431fc8e6cbe66fff71273e9245ad3">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_LCDEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67644bbc78bc6be7ec4e024020477e12">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_LCDEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cbca5fcd951e3b8b42abe3a2271bfe2">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_LCDEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12c7b76c1fe8be02fa6fb71eeda38f">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_LPTIM1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96545470b7558c4d833f1811b683f5fd">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_LPTIM1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b2504f9c373fc76eec4addce38ed0a">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_LPTIM1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e021d6bb1829a8fdd66d20ddcbe26c">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_LPUART1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga554083b0cd8a90df4428e718879d483a">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_LPUART1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1ddb164b53a52b916a38058d6ae0159">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_LPUART1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e1ce8b0c8c0b8ac750c3ff4003cac57">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_PWREN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_PWREN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_PWREN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d869630ea19b70ec5c740cc6b37f49c">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_SPI2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_SPI2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_SPI2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea7eb0710266a43edcd813440b159f8e">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c1e030bdf85faeae65b74850497e29">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM3EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM3EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM3EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga512bf591e0527e83b8ae823c42da2f1e">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM6EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM6EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM6EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae48475ae28539f1a2ce3852fbd7c1e71">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM7EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM7EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_TIM7EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c3d0403cb8a2a9daa5f789e3547d27d">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USART2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USART2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USART2EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a410d2ae7f9133227d2a35cde9188d6">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USART4EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3851cfa3889d450e54becc22ea9f73cb">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USART4EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d16eb630c477bb1974799d754c05e24">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USART4EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga558b9ec0e9e0979a114d7438e689f9a4">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USART5EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5eca51cc36083c23c56638e91b0dfa09">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USART5EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7539e3b970f9802ee9e32ac4a8cc199e">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USART5EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04eb22838d48b21c147f35265bd87d78">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USBEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USBEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_USBEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4584cb663362ae0f34c01e1d2ee266f8">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_WWDGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_WWDGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">stm32l073xx.h</a></li>
<li>RCC_APB1ENR_WWDGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fd18a8801d86093018dfe2ea3b2b4a">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_CRSRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_CRSRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_CRSRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233ea334bd13c0980131c1ee2a1ac75a">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_DACRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_DACRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_DACRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0612cbad1c01508c2c3acd8502a16f76">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_I2C1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_I2C1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_I2C1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3f6df08a3eae853a3fc8b2d0fcc0882">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_I2C2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_I2C2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_I2C2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1c1f07b2b2cc274c0b297d779b936f">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_I2C3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_I2C3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49214147f146965ef75c3bfa906cd3d9">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_I2C3RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53079edbe7a089db7497d49b242b7e53">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_LCDRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5fc9c8195476406d32332999cc89ede">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_LCDRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ec29b9decbee7ab40fb84a50e9cad7">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_LCDRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff29fde4ed85162fd6fa168713da1e1e">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_LPTIM1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7b977a38a14a40073d7855a5439af69">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_LPTIM1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07dd89df01db3ff353845cfa9cbc1f70">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_LPTIM1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1beacdfb28d05f8a6a5ee00eb981c09">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_LPUART1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1443fc7ce0408cc3ef9dfed7f141b924">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_LPUART1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a371ba9242495275f4c776f4461830e">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_LPUART1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4c8d8f5dc85f7e6debd3a2a8124e12">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_PWRRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_PWRRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_PWRRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48d1ad283fb0cc11c6394cc28e4da4d0">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_SPI2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_SPI2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_SPI2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga148b63aa15907eac1bd4894a7c157100">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef7278dbd9406107fbccefa358501f2c">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM3RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM3RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM3RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28531a8d644672fa950cce78175c3fc0">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM6RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM6RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM6RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f910529f471272ed5218c5067115cc8">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM7RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM7RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_TIM7RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga033243ec3d5cdaa7030b8b38d39e9989">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USART2RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USART2RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USART2RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2ca9ee6dbf794ec18d25721123a1119">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USART4RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc863f9f39da5e17db543a9a6a749fc">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USART4RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a52242a6a0dc83fa746ace1337d1a18">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USART4RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67b6cdacc767f0ded4de2caeb3d90832">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USART5RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d56534823f416cf021a61c6a8e3e78f">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USART5RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90261795d714b2390bdfa2dc36a1745d">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USART5RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad47dce7f6466f9e7df3f401f088166c">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USBRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USBRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_USBRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a70f943d7814f47d040c48185d4d1d">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_WWDGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_WWDGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">stm32l073xx.h</a></li>
<li>RCC_APB1RSTR_WWDGRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9d96e880c3040ba8dbe155a6129ca69">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_CRSSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4794a673a43e7e33c15451ed4a8b1515">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_CRSSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b908e010e255b5e40b3cac7a8c8da4d">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_CRSSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9a340bfe922b7b23cdfd75a9828097">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_DACSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad037ac51be0ee9c0a799eb1cecd2fc70">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_DACSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a41a44ad10b7d8621cb3b87be9019c0">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_DACSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bb0ee4630bc235a851252ed010daf12">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_I2C1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabed14695be0e96d0bc971a8c170a17f">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_I2C1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5977ba075e224463e2742eadfbb526d5">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_I2C1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42d4d9d7fee2ade307b08cde5b28ad0d">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_I2C2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9826cefcb2baf55a35e28a32da17ba47">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_I2C2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga972eda4421855cdcb34df4bc4cee23b1">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_I2C2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac24f1e8c54f31b6493f4f7091eab8b72">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_I2C3SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7044627987f472faf1ff7b20d07bce29">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_I2C3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0deb31b6b5e9966b485cb4e63f06e580">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_I2C3SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga438005f10ddd4f3d55e52755f942f1f2">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_LCDSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdf59b39a76fb9ab06aa65689bd2c6ba">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_LCDSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ef43c803a70759b9da53b8bf35accdd">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_LCDSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad387fd1f632c5e4fc3be827d00a3cf60">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_LPTIM1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga749d9d67812878066fb8161eb7d8c3d5">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_LPTIM1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6b80b569622ec50dcab45bcb33e3216">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_LPTIM1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga164d5e3e325ea55f9ea9d23f613d8471">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_LPUART1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga070db3e277cd56d90d65c81ede851014">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_LPUART1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab3800ef406cbe7c71a2db4ae9e3139f">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_LPUART1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19bb7a5c0bec289225659d6b1737488b">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_PWRSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0d961d336ef5a1328d5411a6282710">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_PWRSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63a8528f770ff8a351cbbefce1fc5db6">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_PWRSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1f5ab5777e88b71b1d2403050f05d">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_SPI2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga783237a1f4b1a013721899d69d4a8aff">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_SPI2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa6b68da776e32ad6497b678c20ae56a">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_SPI2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3afbfde0e8e9d4386ff85190a27ae2ac">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28a2fdc0772dcf0bc2c0a448c56ce45b">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa050311369feafe5d9a6351cc6449247">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb7c9a90fffd5a443f69f0886f92f0e5">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM3SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7afec0290d12dbbf9c0503e0914815">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM3SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fa881e2ba9b7c3d4da243857e9570f">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM3SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32845e8c7a3c241d7510eec10da5ea52">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM6SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga840e7c6c56539a0113dba358ea6e966a">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM6SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6639f2d0972d67a8bdbf0a463d741ffa">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM6SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad54acf2fc6486777970197a9a269da7d">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM7SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacabac86fe2e3a8a81d1f24b61388430a">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM7SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10a7145b07e1f009a0327073be910f6e">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_TIM7SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d81a458a6762a2859df20f1dfaa4887">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USART2SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfb9681e4dd7d970db47a225fe471b7b">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USART2SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d0431a5378a7339f5e332c7b7374fe3">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USART2SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ffa31d2784d72d72e3395c293438f0d">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USART4SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb5ed14b0244dd143e17567a7d809a8">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USART4SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dbc239598ff03cc6c7b8b5a075a7e6f">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USART4SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcd55f763acaa5fd6b27d7fc3b816047">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USART5SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf8809043548b68a8bc9b1081f31c365">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USART5SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59195a21c48528f4c6ca90d05c38a998">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USART5SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf2ac34c8766dd13310a8b092ddb956">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USBSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4073556fef37acaf85ad74efd790228">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USBSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6271ff69eb3f0927c8478f986761a2a0">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_USBSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb30e9cf91ed2e0b73ad2b3a275deb36">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_WWDGSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9cb6a7024a85b37faefcd53e813215f">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_WWDGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84c69d8d53dd0113a8b4309d533622da">stm32l073xx.h</a></li>
<li>RCC_APB1SMENR_WWDGSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb1fc932ad4e5a8ab38943ab778be69">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_ADC1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_ADCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_ADCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_ADCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647548204c379787e9b5ebe366c76b64">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_DBGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20b5b1edb1be818beedb0f5e010254b">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_DBGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga678e51ccc6c1feaf66677192a1050578">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_DBGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b5e501617b4076af01adba1234dd36">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_DBGMCUEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_FWEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafde4c7a1ff6e1dc10ffec9b675449694">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_FWEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963dc93238f2e25d70b344908494cea0">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_FWEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6dee7c2eac205a066c831b112b1d1f">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_MIFIEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga174a9c1b16e30c34905d0663bcd2387b">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_SPI1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_SPI1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_SPI1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b08db44a4ccc823a4ecaf89c3b4309">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_SYSCFGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_SYSCFGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_SYSCFGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e61727e044998a6ebee3dcf48614554">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_TIM21EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1d0d94a94a97cec83b5b272a70c25d">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_TIM21EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf37317223cee8154a79efa327402d157">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_TIM21EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4377efc0a3e3d31db50c7a809ba297">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_TIM22EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa272ceecbf1c1214098999a6afda74">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_TIM22EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4da5cd2bb90f2874d6f2efa91c721cf4">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_TIM22EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6259da8c09272f8f2208e87c4171076b">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_USART1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_USART1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">stm32l073xx.h</a></li>
<li>RCC_APB2ENR_USART1EN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603eb3c42e7ee50f31fb6fade0b4e43b">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_ADC1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_ADCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_ADCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_ADCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb93c28e2b44e753d961ee83fb829ad0">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_DBGMCURST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_DBGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fadb626fc6db83344a4f2ddb68843c2">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_DBGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae681dbd156307328add31deac228dc15">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_DBGRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0ad7c106e53835f15602f580331d343">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_SPI1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_SPI1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_SPI1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f284f64839f82231c3e375e01105946">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_SYSCFGRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga613a32917030cbb38e7897bdec0cad47">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_TIM21RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga715467b13f10779f1bfe8765b6ec5a78">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_TIM21RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18461f9b548be5101198c619e744add6">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_TIM21RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae0fbf0d2dfa863d0919a128df4dc21">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_TIM22RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga184639185db8569e2944bd671253e33e">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_TIM22RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06b501ef8bb6dc78b73ff6c021c673ea">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_TIM22RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga585e0eb2f4cf2aa624b4674f4588c1e1">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_USART1RST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_USART1RST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">stm32l073xx.h</a></li>
<li>RCC_APB2RSTR_USART1RST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac07b0f4aae1366a80486993aa71c6237">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_ADC1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga077f9c5c8462a611b2cb9f5160fd3b8e">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_ADCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e4ae13a516accc51c42e7e44c718e5e">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_ADCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad92e6d75807875991e7ff41f633328b4">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_ADCSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9d24d493fc07556e05ec8017ecafbc3">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_DBGMCUSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb710bd6e110093c5a5f95700ea0a015">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_DBGSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73f7429d8f1e274cd8e3ae3c3e898410">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_DBGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8255a9221b727ede136b2a5d6eca8d">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_DBGSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bf8303e3ea1c75d29448b7ddcc9f956">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_SPI1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9164b500cb287452cfdc01998f95b4">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_SPI1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9c3a0d28ba25424e20830078024ec02">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_SPI1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa9724f5b4cd57b8ea1ae391d11e3d85">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_SYSCFGSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_SYSCFGSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7582a7d20adbb7ade623b4a32548de02">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_SYSCFGSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga408a37c7e8d8606b52a3696eeadcdbed">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_TIM21SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694fe22a4007d07c8f6a441f077555be">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_TIM21SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1b866e31782f46b260966d0d3310f">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_TIM21SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga840139a6a25349a0c4edf734aeaa40d5">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_TIM22SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac62384b4e1c14bcfdebedf73e2d1eece">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_TIM22SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5423a50c6a5734b27c29acf85fb0dd51">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_TIM22SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ce304e6f5069b7ecdc2592cc09f8860">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_USART1SMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa74bf90d8f616371bf41191ee161175e">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_USART1SMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a58d50d3832c8888a70cba643b79921">stm32l073xx.h</a></li>
<li>RCC_APB2SMENR_USART1SMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d781e789b9e8d44e09679e5502bb974">stm32l073xx.h</a></li>
<li>RCC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">stm32l073xx.h</a></li>
<li>RCC_CCIPR_HSI48MSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64a1d41a28cb6ccb8e585a32a1dd408d">stm32l073xx.h</a></li>
<li>RCC_CCIPR_HSI48SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6e951a3260ba7e8b9d1653227aeb1e">stm32l073xx.h</a></li>
<li>RCC_CCIPR_HSI48SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaec8aa955619366800501dd5777d9b4f">stm32l073xx.h</a></li>
<li>RCC_CCIPR_HSI48SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94030019b2e15ba08ba31ae3a585ae1d">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d6642e349b787f27dba7198f0a93653">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00ba7eb729c4dab340204694c17030e8">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ef7a4fe3b16b355ef90e714eab06f3">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd65a0c9c299318e3aaca57539103513">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f96c2a69970f3e336311b7c9d712d3">stm32l073xx.h</a></li>
<li>RCC_CCIPR_I2C3SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac96992db07705f3b653003ff1a599d22">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9eaab25edaafed6b067b7fdcb982f33">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68ad40708a0463efa8074707594aa855">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPTIM1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga498636c120c410bc350fb8e40303db08">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f7894041a687c5edac21bee3099914">stm32l073xx.h</a></li>
<li>RCC_CCIPR_LPUART1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceeb508ca1ee3c4f0098d9a61db5e489">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART1SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32f8412a25c5a3b6dd8c8298caca860c">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74b4a5560f21d5d32c154f6b6f178047">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART1SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27723a570f3d85fe192d4af59ebcda96">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART2SEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82c3fac770b150f2989fb4c45648aaed">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f49cf1fc087d6a93311d498bbc4e1f3">stm32l073xx.h</a></li>
<li>RCC_CCIPR_USART2SEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeea9e7d6c50a746e4438e64d8745fe36">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV128&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV256&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV512&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV64&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">stm32l073xx.h</a></li>
<li>RCC_CFGR_HPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2447eb7ab6388f0446e7550df8f50d90">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_LSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_NOCLOCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_PRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga562701e5faf06760997f4c1879451db2">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1803af2d6ac8c3652caed83dab671c8b">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83efe560da1962983b00df98882986f6">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab33829947d22919f7d2ddd61e646111b">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963becdbffc56029c654fb070a808e11">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_PRE_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga103e8e006c4fa3b8004b4c1af79f169d">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCO_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98f09d53898c8b449c4bb3c4e7d5fb9">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2226fb2d3a83378d6736065c3ca2e71b">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53ae1dca228a7e8ff1e1af07b9adc246">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1ab5e75bd9dcdd02dd9c7b9e04adbf7">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4a859d077eb6af5cf40f7c6b3851dd1">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_HSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb0ada86d1d067ab83326d81a06fc5f">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_HSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e316a45c40d261eead0f8b80eb2be81">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07eccf5b223ad070f5a3e92fc001d19f">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI48_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d89086f11f4816c20046bec1707752">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI48_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69daa77a5c1d216eabc6aac2c68b8698">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f19f426f58ff16ca1b67cc9c6972564">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_HSI_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a3d647e249d92b8199ee97acfbdbf43">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ce0f8baa82748e4f6f22da1756d58c">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_LSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2eeec18f57413f02ea765e2770075079">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_LSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafee108e70c059e8d9cf9f650ed2d1db5">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_LSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa71bd5b8c5cebbb66fdeaa20deb7b43a">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_LSI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4364598cbb73bfe89d301cf69fa80d88">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_LSI_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a9c4b99c96740c22b5204603bfaf3f">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3721750ce7da3a4881b749aa5c758027">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_MSI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8a072365eff757f2c0430e417dff1fc">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_MSI_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga604b9939e5d3c030743d3b4f4fa2ef7f">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67461a9427595f48765650366e57574b">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_NOCLOCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c19cf3ed733a70e39c2762f4d2b2f3b">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga508ae161a77bb5497fe16c0197ea7e05">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_PLL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b4e20fc6df45f7574c5dd8e89a7a677">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_PLL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd3324fe5b6cdedb9f8d80716fa7c003">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga870f241e5b22a9461e4efec4196a98b7">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_SYSCLK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga534d3a388ad57c61703e978f18cb54fc">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_SYSCLK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47711944edbbfabbc5259a25ae78f04">stm32l073xx.h</a></li>
<li>RCC_CFGR_MCOSEL_SYSCLK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67aa9fdd14bbed1ab3c5ff1e4ef636ae">stm32l073xx.h</a></li>
<li>RCC_CFGR_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___bit_address___alias_region.html#gafb1e90a88869585b970749de3c16ce4a">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_CFGR_PLLDIV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9486a7a4b0fecc7896dbcf5a3c73a2b1">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14e4af99f58964c91bb6430c79f34d44">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5c17beff56e6296eba1e35f3724f232">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f5c01a442d688581361ee345f49ed7b">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ed48f6e0b7dcb208254e827809b3ca">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc039db5ef62ffb8eab688ac9e00ba47">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbdce8c7dec2ccb4dca8a5db0b4876a">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64ee8e8910329d35452238804532448b">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24417b7d705119dcaf6967d261fda12e">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLDIV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaadaae635c8c0b9140f485129a1017d5b">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL12&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL24&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL32&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL48&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLMUL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8400a9d1084d7c4936bd75c2fe0d1aa4">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLSRC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLSRC_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLSRC_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLSRC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">stm32l073xx.h</a></li>
<li>RCC_CFGR_PLLSRC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614b938ddf23d16f9b51da1ef82175b4">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0f0825acc89712f58b97844fbac93ca">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_DIV8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">stm32l073xx.h</a></li>
<li>RCC_CFGR_PPRE2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga562db8b1e75fa862a3652b56a29b9fb6">stm32l073xx.h</a></li>
<li>RCC_CFGR_STOPWUCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">stm32l073xx.h</a></li>
<li>RCC_CFGR_STOPWUCK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6143e405db23a48628ba159ca1bae0e5">stm32l073xx.h</a></li>
<li>RCC_CFGR_STOPWUCK_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e6193dd0a091a64c687eb2816e79c7">stm32l073xx.h</a></li>
<li>RCC_CFGR_SW&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">stm32l073xx.h</a></li>
<li>RCC_CFGR_SW_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">stm32l073xx.h</a></li>
<li>RCC_CFGR_SW_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">stm32l073xx.h</a></li>
<li>RCC_CFGR_SW_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">stm32l073xx.h</a></li>
<li>RCC_CFGR_SW_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">stm32l073xx.h</a></li>
<li>RCC_CFGR_SW_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">stm32l073xx.h</a></li>
<li>RCC_CFGR_SW_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">stm32l073xx.h</a></li>
<li>RCC_CFGR_SW_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">stm32l073xx.h</a></li>
<li>RCC_CFGR_SW_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">stm32l073xx.h</a></li>
<li>RCC_CFGR_SWS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">stm32l073xx.h</a></li>
<li>RCC_CFGR_SWS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">stm32l073xx.h</a></li>
<li>RCC_CFGR_SWS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">stm32l073xx.h</a></li>
<li>RCC_CFGR_SWS_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">stm32l073xx.h</a></li>
<li>RCC_CFGR_SWS_HSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">stm32l073xx.h</a></li>
<li>RCC_CFGR_SWS_MSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">stm32l073xx.h</a></li>
<li>RCC_CFGR_SWS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">stm32l073xx.h</a></li>
<li>RCC_CFGR_SWS_PLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">stm32l073xx.h</a></li>
<li>RCC_CFGR_SWS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab79d13a977d5b0c2e132b4939663158d">stm32l073xx.h</a></li>
<li>RCC_CICR_CSSC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">stm32l073xx.h</a></li>
<li>RCC_CICR_CSSHSEC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga196891a201b051ce52856326f40d53a7">stm32l073xx.h</a></li>
<li>RCC_CICR_CSSHSEC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae83297b1c5f0e1ccbeecd042227d7f">stm32l073xx.h</a></li>
<li>RCC_CICR_CSSHSEC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14f71e8e0f4be80ed0c1c283747947b9">stm32l073xx.h</a></li>
<li>RCC_CICR_CSSLSEC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ba6d75180920360bf5514a14fa341ee">stm32l073xx.h</a></li>
<li>RCC_CICR_CSSLSEC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89aade229e4ee5b332f76cf4b8ed2748">stm32l073xx.h</a></li>
<li>RCC_CICR_CSSLSEC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f0cc6af836ecb8888c550589329fc">stm32l073xx.h</a></li>
<li>RCC_CICR_HSERDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">stm32l073xx.h</a></li>
<li>RCC_CICR_HSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b58e826fdabf870a68dc01e88c3845e">stm32l073xx.h</a></li>
<li>RCC_CICR_HSERDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47609cc31b2f50e8c5c5868a104584fa">stm32l073xx.h</a></li>
<li>RCC_CICR_HSI48RDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885">stm32l073xx.h</a></li>
<li>RCC_CICR_HSI48RDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b65b80bac7c108da9b1515bf85a0121">stm32l073xx.h</a></li>
<li>RCC_CICR_HSI48RDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57b5d47080a24755d58d1a6edbb9b6">stm32l073xx.h</a></li>
<li>RCC_CICR_HSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">stm32l073xx.h</a></li>
<li>RCC_CICR_HSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb3333a9cd24d04041f5f69ac345b428">stm32l073xx.h</a></li>
<li>RCC_CICR_HSIRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga439925a99f08c02cbb88b3b0f62d6db9">stm32l073xx.h</a></li>
<li>RCC_CICR_LSECSSC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">stm32l073xx.h</a></li>
<li>RCC_CICR_LSERDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">stm32l073xx.h</a></li>
<li>RCC_CICR_LSERDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3a48f2067bdfc3ed5b8836dfb8579e5">stm32l073xx.h</a></li>
<li>RCC_CICR_LSERDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fae4e0c0deabb9b1f6c7bea04ce59b5">stm32l073xx.h</a></li>
<li>RCC_CICR_LSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">stm32l073xx.h</a></li>
<li>RCC_CICR_LSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46e655cc34feada1a64b60fbefa4541f">stm32l073xx.h</a></li>
<li>RCC_CICR_LSIRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae33c3a5054612b0f09f72d8fdbdf2a77">stm32l073xx.h</a></li>
<li>RCC_CICR_MSIRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3">stm32l073xx.h</a></li>
<li>RCC_CICR_MSIRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3cec1d1765dd7c4f6138c219659243c">stm32l073xx.h</a></li>
<li>RCC_CICR_MSIRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3f88e4011331898fe8db3bf14f17aad">stm32l073xx.h</a></li>
<li>RCC_CICR_PLLRDYC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">stm32l073xx.h</a></li>
<li>RCC_CICR_PLLRDYC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6459b12ab87a5d3598caf8561c15ab57">stm32l073xx.h</a></li>
<li>RCC_CICR_PLLRDYC_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ed1bfd28891cf7dece35090d0c1ce6">stm32l073xx.h</a></li>
<li>RCC_CIER_CSSLSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab793d984273f76d0e4d5eb73fbe673">stm32l073xx.h</a></li>
<li>RCC_CIER_CSSLSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4017cb889cf4561e7d2fddf23df3962e">stm32l073xx.h</a></li>
<li>RCC_CIER_CSSLSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a14e34c87276db49242ee193188a7dd">stm32l073xx.h</a></li>
<li>RCC_CIER_HSERDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">stm32l073xx.h</a></li>
<li>RCC_CIER_HSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7aed0a9126463d4053397a611b2319d8">stm32l073xx.h</a></li>
<li>RCC_CIER_HSERDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27f679f47e2b8f7fb916eda21b8a75dd">stm32l073xx.h</a></li>
<li>RCC_CIER_HSI48RDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">stm32l073xx.h</a></li>
<li>RCC_CIER_HSI48RDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac49f535261e6694eb705e97eba2085b9">stm32l073xx.h</a></li>
<li>RCC_CIER_HSI48RDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad806b5d1c49e88673bbc91ab749e5a19">stm32l073xx.h</a></li>
<li>RCC_CIER_HSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">stm32l073xx.h</a></li>
<li>RCC_CIER_HSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec4b0b4830075a4477e1d13848b4be10">stm32l073xx.h</a></li>
<li>RCC_CIER_HSIRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c18da75896a86f2ce98bc6f6a724375">stm32l073xx.h</a></li>
<li>RCC_CIER_LSECSSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">stm32l073xx.h</a></li>
<li>RCC_CIER_LSERDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">stm32l073xx.h</a></li>
<li>RCC_CIER_LSERDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61aee7f1d942d3c9bb884d911ceced34">stm32l073xx.h</a></li>
<li>RCC_CIER_LSERDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6f495943190412c9844f8ca8875e4e1">stm32l073xx.h</a></li>
<li>RCC_CIER_LSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">stm32l073xx.h</a></li>
<li>RCC_CIER_LSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3af1012b1cdd87ec22b6aee5276f6531">stm32l073xx.h</a></li>
<li>RCC_CIER_LSIRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae37a46fade5761ec5777ac5d4be7e00e">stm32l073xx.h</a></li>
<li>RCC_CIER_MSIRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">stm32l073xx.h</a></li>
<li>RCC_CIER_MSIRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5422b66970132da3343462de20f2597d">stm32l073xx.h</a></li>
<li>RCC_CIER_MSIRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga915cd188d7eb7e7dc12d05a229a6be59">stm32l073xx.h</a></li>
<li>RCC_CIER_PLLRDYIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">stm32l073xx.h</a></li>
<li>RCC_CIER_PLLRDYIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c76cb4e90ea58001ef71ffebb79b0f">stm32l073xx.h</a></li>
<li>RCC_CIER_PLLRDYIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4bb16a765fa054058945da510f669d">stm32l073xx.h</a></li>
<li>RCC_CIFR_CSSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">stm32l073xx.h</a></li>
<li>RCC_CIFR_CSSHSEF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95d9d3fc6b67f99596c7d00f15668a21">stm32l073xx.h</a></li>
<li>RCC_CIFR_CSSHSEF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3157873b147db1a0d30b251253389e">stm32l073xx.h</a></li>
<li>RCC_CIFR_CSSHSEF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc6d9a3a5931428ee64ae57a385e7fd">stm32l073xx.h</a></li>
<li>RCC_CIFR_CSSLSEF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3314ccda6be8c5d7c86f74009578c83">stm32l073xx.h</a></li>
<li>RCC_CIFR_CSSLSEF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga445a89b6ad6c2ffeea64aa9b7d461607">stm32l073xx.h</a></li>
<li>RCC_CIFR_CSSLSEF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35d69bd709fcf0cca70d1c5c4e07ee84">stm32l073xx.h</a></li>
<li>RCC_CIFR_HSERDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">stm32l073xx.h</a></li>
<li>RCC_CIFR_HSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2722bfd4effde4066caf3f74477ce72">stm32l073xx.h</a></li>
<li>RCC_CIFR_HSERDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4590e369304fa040f05dadcc99ca6fa5">stm32l073xx.h</a></li>
<li>RCC_CIFR_HSI48RDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">stm32l073xx.h</a></li>
<li>RCC_CIFR_HSI48RDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccd9a8dbc82ad3fa3097b8257e47acc9">stm32l073xx.h</a></li>
<li>RCC_CIFR_HSI48RDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd876cab3c6c35735dd899f7429b0e">stm32l073xx.h</a></li>
<li>RCC_CIFR_HSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">stm32l073xx.h</a></li>
<li>RCC_CIFR_HSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4de214162b81a435d7cd6f6e2684b7c">stm32l073xx.h</a></li>
<li>RCC_CIFR_HSIRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafae6bef7c81f7cc1783cd1009ec7f188">stm32l073xx.h</a></li>
<li>RCC_CIFR_LSECSSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">stm32l073xx.h</a></li>
<li>RCC_CIFR_LSERDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">stm32l073xx.h</a></li>
<li>RCC_CIFR_LSERDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b0e6acf9d011e906dfa1edf50a750a2">stm32l073xx.h</a></li>
<li>RCC_CIFR_LSERDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4733b5ff45b14ebb2314e0b79093d351">stm32l073xx.h</a></li>
<li>RCC_CIFR_LSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">stm32l073xx.h</a></li>
<li>RCC_CIFR_LSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f25634eb3a208e97271f65fc86da047">stm32l073xx.h</a></li>
<li>RCC_CIFR_LSIRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4865182223e73ef6e2a647a888dd34d6">stm32l073xx.h</a></li>
<li>RCC_CIFR_MSIRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">stm32l073xx.h</a></li>
<li>RCC_CIFR_MSIRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdf1c00d2272bd0bf2cfca73c4972574">stm32l073xx.h</a></li>
<li>RCC_CIFR_MSIRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95caf7be8ad13fa41531ac101402e9d5">stm32l073xx.h</a></li>
<li>RCC_CIFR_PLLRDYF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">stm32l073xx.h</a></li>
<li>RCC_CIFR_PLLRDYF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa15095a042dbcb07e91de0e3473c07ee">stm32l073xx.h</a></li>
<li>RCC_CIFR_PLLRDYF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe72cda820cd4ad01701e9f4fdfd2f">stm32l073xx.h</a></li>
<li>RCC_CK48CLKSOURCE_PLLI2SQ&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7db3e05aa1e7a903e92ed57a5d9c1c06">stm32_hal_legacy.h</a></li>
<li>RCC_CK48CLKSOURCE_PLLQ&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa6fb44c10b1f09d8ab50800d1ab7f4dd">stm32_hal_legacy.h</a></li>
<li>RCC_CK48CLKSOURCE_PLLSAIP&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga61428387bb2476bd23229e8dc92570cd">stm32_hal_legacy.h</a></li>
<li>RCC_CLOCKTYPE_HCLK&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_CLOCKTYPE_PCLK1&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_CLOCKTYPE_PCLK2&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_CLOCKTYPE_SYSCLK&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_CR2_HSI14TRIM_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga407a7f1f6db8025f2e21fbde11d65176">stm32_hal_legacy.h</a></li>
<li>RCC_CR_BYTE2_ADDRESS&#160;:&#160;<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga1da336203f39dd57462e7f331271f699">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_CR_CSSHSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac82238a861d7c3fb32a66b060216c2d3">stm32l073xx.h</a></li>
<li>RCC_CR_CSSHSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed5ff7b33b2b95eac9d239907118f64e">stm32l073xx.h</a></li>
<li>RCC_CR_CSSHSEON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f63c02f08dd7e6499a3172f3d72018">stm32l073xx.h</a></li>
<li>RCC_CR_CSSON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">stm32l073xx.h</a></li>
<li>RCC_CR_HSEBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">stm32l073xx.h</a></li>
<li>RCC_CR_HSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">stm32l073xx.h</a></li>
<li>RCC_CR_HSEBYP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11714ac23d6cbef2f25c8b6c38e07f9">stm32l073xx.h</a></li>
<li>RCC_CR_HSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">stm32l073xx.h</a></li>
<li>RCC_CR_HSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">stm32l073xx.h</a></li>
<li>RCC_CR_HSEON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf45a431682229e7131fab4a9df6bb8a">stm32l073xx.h</a></li>
<li>RCC_CR_HSERDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">stm32l073xx.h</a></li>
<li>RCC_CR_HSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">stm32l073xx.h</a></li>
<li>RCC_CR_HSERDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">stm32l073xx.h</a></li>
<li>RCC_CR_HSIDIVEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5049064ed422f970fef78fb38f26cfbc">stm32l073xx.h</a></li>
<li>RCC_CR_HSIDIVEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48d45e8b3e6e3ac376fa37e6eb12e083">stm32l073xx.h</a></li>
<li>RCC_CR_HSIDIVEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a4f9ca5c86ff3b73e74bafb359ce230">stm32l073xx.h</a></li>
<li>RCC_CR_HSIDIVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3fcb8d0f9b48b602b94bd55c31bdda4">stm32l073xx.h</a></li>
<li>RCC_CR_HSIDIVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba91231bbfa2e24b20ec5912615f66c3">stm32l073xx.h</a></li>
<li>RCC_CR_HSIDIVF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6961fb4ffecec4e6d44412852cc8ff9f">stm32l073xx.h</a></li>
<li>RCC_CR_HSIKERON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">stm32l073xx.h</a></li>
<li>RCC_CR_HSIKERON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga082ffaaa797e5be06892b682090c5366">stm32l073xx.h</a></li>
<li>RCC_CR_HSIKERON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac33c2b9f22004361c069c6cd35d14952">stm32l073xx.h</a></li>
<li>RCC_CR_HSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">stm32l073xx.h</a></li>
<li>RCC_CR_HSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">stm32l073xx.h</a></li>
<li>RCC_CR_HSION_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24995a185bfa02f4ed0624e1a5921585">stm32l073xx.h</a></li>
<li>RCC_CR_HSIOUTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac049bc4d37d37802f71adf32a9c89526">stm32l073xx.h</a></li>
<li>RCC_CR_HSIOUTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a162f902dec5df99a49514c91805edf">stm32l073xx.h</a></li>
<li>RCC_CR_HSIOUTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6337a24b6a64d572be4e8b36dcf7c9d">stm32l073xx.h</a></li>
<li>RCC_CR_HSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">stm32l073xx.h</a></li>
<li>RCC_CR_HSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">stm32l073xx.h</a></li>
<li>RCC_CR_HSIRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">stm32l073xx.h</a></li>
<li>RCC_CR_MSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">stm32l073xx.h</a></li>
<li>RCC_CR_MSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6678f6988653901c00f542758b70b29">stm32l073xx.h</a></li>
<li>RCC_CR_MSION_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ddab7700ab98b4fcd0d8891d9b1a958">stm32l073xx.h</a></li>
<li>RCC_CR_MSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">stm32l073xx.h</a></li>
<li>RCC_CR_MSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27836f21843376e52e2cbadcf0afa162">stm32l073xx.h</a></li>
<li>RCC_CR_MSIRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f">stm32l073xx.h</a></li>
<li>RCC_CR_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_CR_PLLON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">stm32l073xx.h</a></li>
<li>RCC_CR_PLLON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">stm32l073xx.h</a></li>
<li>RCC_CR_PLLON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9969597c000e9ed714c2472e019f7df3">stm32l073xx.h</a></li>
<li>RCC_CR_PLLRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">stm32l073xx.h</a></li>
<li>RCC_CR_PLLRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">stm32l073xx.h</a></li>
<li>RCC_CR_PLLRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">stm32l073xx.h</a></li>
<li>RCC_CR_RTCPRE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">stm32l073xx.h</a></li>
<li>RCC_CR_RTCPRE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">stm32l073xx.h</a></li>
<li>RCC_CR_RTCPRE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829">stm32l073xx.h</a></li>
<li>RCC_CR_RTCPRE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61e0c26131c2045a2e7b21ce43dd2874">stm32l073xx.h</a></li>
<li>RCC_CR_RTCPRE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefce08adf8a2817e6d04bf035d90436e">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48CAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48CAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4b1e4e58ad40bf255aa74417116057c">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48CAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48DIV6OUTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84d08fc7ed8d64be82f4a194ba4ac1f8">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48DIV6OUTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadafced8ceab6d6b4a7832b7eb3bf138b">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48DIV6OUTEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73152ae0d3427efc128f500b2875a098">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48ON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48ON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62722293e5940d260ffa091864b8bcbe">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48ON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac58d3d205cacdd5bb2fa3684e69dc5d9">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48RDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48RDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8794988ac31e33677677b6c0267137">stm32l073xx.h</a></li>
<li>RCC_CRRCR_HSI48RDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga358e580f48586fab50528428889c7749">stm32l073xx.h</a></li>
<li>RCC_CRS_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">stm32l073xx.h</a></li>
<li>RCC_CRS_SYNCWARM&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga891dba525c7131dc45cd727be5964a98">stm32_hal_legacy.h</a></li>
<li>RCC_CRS_TRIMOV&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga52aafca9877f3acfca85b91fca0d0ac4">stm32_hal_legacy.h</a></li>
<li>RCC_CSR_FWRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553">stm32l073xx.h</a></li>
<li>RCC_CSR_FWRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f66bbf66df7118a41b3835ce9904fed">stm32l073xx.h</a></li>
<li>RCC_CSR_FWRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d540eae69f05c97620f1f0cb1612b73">stm32l073xx.h</a></li>
<li>RCC_CSR_IWDGRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">stm32l073xx.h</a></li>
<li>RCC_CSR_IWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">stm32l073xx.h</a></li>
<li>RCC_CSR_IWDGRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">stm32l073xx.h</a></li>
<li>RCC_CSR_LPWRRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">stm32l073xx.h</a></li>
<li>RCC_CSR_LPWRRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">stm32l073xx.h</a></li>
<li>RCC_CSR_LPWRRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEBYP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEBYP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafede5c7d40ace7bd0f4da4d0e3d90d2e">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEBYP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefc7d2ddb68c43b10cd573a6c9267195">stm32l073xx.h</a></li>
<li>RCC_CSR_LSECSSD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">stm32l073xx.h</a></li>
<li>RCC_CSR_LSECSSD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffb99fe2aa8154310b96b4627017ad81">stm32l073xx.h</a></li>
<li>RCC_CSR_LSECSSD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga303a50e017adc5332870b57e19301978">stm32l073xx.h</a></li>
<li>RCC_CSR_LSECSSON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae04acc4f20a344f54ef5611a066f6f7">stm32l073xx.h</a></li>
<li>RCC_CSR_LSECSSON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6ddb5c6f71bb44e96f0ac103d526fb">stm32l073xx.h</a></li>
<li>RCC_CSR_LSECSSON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5083925274d808800806e34ff89e3993">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEDRV&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94035e22789daabd92f0033fde51f815">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEDRV_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa646dd5c63e7f8fb647ba27898eab08f">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEDRV_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8fed5734bffc6ea6250730c0c79bb0c">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEDRV_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd5cefa46a0ea6af6b039a34e5267953">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEDRV_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8854895f670b0fd94cc287503227412">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cab465853dbc54d86941f95a5d9715b">stm32l073xx.h</a></li>
<li>RCC_CSR_LSEON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5697f111cd56b0b2635ab73da0705e36">stm32l073xx.h</a></li>
<li>RCC_CSR_LSERDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">stm32l073xx.h</a></li>
<li>RCC_CSR_LSERDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409a2887f4ae47860b2ef0d653cf9eb2">stm32l073xx.h</a></li>
<li>RCC_CSR_LSERDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaced61e87f98911f66af05dab2da5d729">stm32l073xx.h</a></li>
<li>RCC_CSR_LSION&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">stm32l073xx.h</a></li>
<li>RCC_CSR_LSION_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">stm32l073xx.h</a></li>
<li>RCC_CSR_LSION_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc156654e34b1b6206760ba8d864c6c8">stm32l073xx.h</a></li>
<li>RCC_CSR_LSIRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">stm32l073xx.h</a></li>
<li>RCC_CSR_LSIRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">stm32l073xx.h</a></li>
<li>RCC_CSR_LSIRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">stm32l073xx.h</a></li>
<li>RCC_CSR_OBL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5">stm32l073xx.h</a></li>
<li>RCC_CSR_OBLRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">stm32l073xx.h</a></li>
<li>RCC_CSR_OBLRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d">stm32l073xx.h</a></li>
<li>RCC_CSR_OBLRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">stm32l073xx.h</a></li>
<li>RCC_CSR_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_CSR_PINRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">stm32l073xx.h</a></li>
<li>RCC_CSR_PINRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">stm32l073xx.h</a></li>
<li>RCC_CSR_PINRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">stm32l073xx.h</a></li>
<li>RCC_CSR_PORRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">stm32l073xx.h</a></li>
<li>RCC_CSR_PORRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">stm32l073xx.h</a></li>
<li>RCC_CSR_PORRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">stm32l073xx.h</a></li>
<li>RCC_CSR_RMVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">stm32l073xx.h</a></li>
<li>RCC_CSR_RMVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">stm32l073xx.h</a></li>
<li>RCC_CSR_RMVF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae97ee308ed96cdb97bc991b34aa95be4">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6cc2d2a273c32f712211638f75f2739">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4106329252011562281b8eb3ba3bfe3">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf70b1b52a7b47d83506698ae851879">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga519d4d6c5353d53c4cffde1dd2291b70">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13f18d53d5d61deda138fe1603e493">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1d1b52267c2916df4ff546ad78f78d">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_HSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_HSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga665092ea4762157e0887b06f586d63da">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_HSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga800c501685ebc3c1537a2679a922127c">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_LSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_LSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28e5f56b47e136e804d9eccce2bc31cb">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_LSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace3919f0e904a1035e3e43332c33948b">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_LSI&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_LSI_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadaab9fc168add00f6cad6ac8bc36a13b">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_LSI_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga462d82553e0643b10bb1bb61e92867b0">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae262979f475d1e5681dfc5a1e31fa535">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_NOCLOCK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88bbe702356ab1d39a35b89c4be88446">stm32l073xx.h</a></li>
<li>RCC_CSR_RTCSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba286b1280adc63eef8074eb64bb638">stm32l073xx.h</a></li>
<li>RCC_CSR_SFTRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">stm32l073xx.h</a></li>
<li>RCC_CSR_SFTRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">stm32l073xx.h</a></li>
<li>RCC_CSR_SFTRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">stm32l073xx.h</a></li>
<li>RCC_CSR_WWDGRSTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">stm32l073xx.h</a></li>
<li>RCC_CSR_WWDGRSTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">stm32l073xx.h</a></li>
<li>RCC_CSR_WWDGRSTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">stm32l073xx.h</a></li>
<li>RCC_DBP_TIMEOUT_VALUE&#160;:&#160;<a class="el" href="group___r_c_c___timeout.html#gae578b5efd6bd38193ab426ce65cb77b1">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga185a74951bfdcbac7413461f38001f2c">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa9c8dabc3531ee6ed8bd93f92cb1a2b7">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM1CLKSOURCE_APB2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7df532f529d9a68b1a9826b96875fc35">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM1CLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga955619c85104217f8403b5efdff9e3e6">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga02a632d74c737409741d86f8997ff142">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7b47dbfd0a1e0c7d4ebf206784d61740">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDM2CLKSOURCE_APB2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8d2ed8eb855d6ee1b6b36331192e2fd0">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDMCLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga947a134f814757c5757eef64b84cc949">stm32_hal_legacy.h</a></li>
<li>RCC_DFSDMCLKSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad529099e8057474b7e1f86deb9519348">stm32_hal_legacy.h</a></li>
<li>RCC_EXTI_LINE_LSECSS&#160;:&#160;<a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_FLAG_HSERDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_HSIDIV&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_HSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_IWDGRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_LPWRRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_LSECSS&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga7b25cf4df6fbb729b0d3f1530e5f6576">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_LSERDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_LSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_MASK&#160;:&#160;<a class="el" href="group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_MSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_OBLRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_PINRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_PLLRDY&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_PORRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_SFTRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FLAG_WWDGRST&#160;:&#160;<a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_FMPI2C1CLKSOURCE_APB&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga70931272f9ab715e045f7c453088839f">stm32_hal_legacy.h</a></li>
<li>RCC_HCLK_DIV1&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HCLK_DIV16&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HCLK_DIV2&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HCLK_DIV4&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HCLK_DIV8&#160;:&#160;<a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HSE_BYPASS&#160;:&#160;<a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HSE_OFF&#160;:&#160;<a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HSE_ON&#160;:&#160;<a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HSECSS_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9b9dbaf5ec725482b6d1f24cd02f86d">stm32l073xx.h</a></li>
<li>RCC_HSI48_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab">stm32l073xx.h</a></li>
<li>RCC_HSI_DIV4&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i___config.html#ga3280982afa72662f07301844a8272d1e">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HSI_OFF&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HSI_ON&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_HSICALIBRATION_DEFAULT&#160;:&#160;<a class="el" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_I2C1CLKSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_I2C1CLKSOURCE_PCLK1&#160;:&#160;<a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga2fc90800e3059c5e65977746386f651c">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_I2C1CLKSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___r_c_c_ex___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_ICSCR_HSICAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">stm32l073xx.h</a></li>
<li>RCC_ICSCR_HSICAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga373a4eb46907791e6cd67dc3414fd0ef">stm32l073xx.h</a></li>
<li>RCC_ICSCR_HSICAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">stm32l073xx.h</a></li>
<li>RCC_ICSCR_HSITRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">stm32l073xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1b117a700548e3dfb84e8e215e68aa">stm32l073xx.h</a></li>
<li>RCC_ICSCR_HSITRIM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSICAL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSICAL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefe30dc896a8551c02e495dddf4a2850">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSICAL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0cb1af34264f5f7aedd18e692a7bb1">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSIRANGE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad777713d68673e02641b6b36b230a4b7">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSITRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdd6049e7fb74d1fb11b66274ba68b60">stm32l073xx.h</a></li>
<li>RCC_ICSCR_MSITRIM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">stm32l073xx.h</a></li>
<li>RCC_IOPENR_GPIOAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73">stm32l073xx.h</a></li>
<li>RCC_IOPENR_GPIOBEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad">stm32l073xx.h</a></li>
<li>RCC_IOPENR_GPIOCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d">stm32l073xx.h</a></li>
<li>RCC_IOPENR_GPIODEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga789058c061757d96aee97ecea898943b">stm32l073xx.h</a></li>
<li>RCC_IOPENR_GPIOEEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf11412d9383499a5fd110139c5b585d">stm32l073xx.h</a></li>
<li>RCC_IOPENR_GPIOHEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga454539556a77ee26661bfb81a7fec7b5">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad119e32cdcd80cfe2d7b7cfd1cd9a993">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09876f02abf3bac9440d19985684d8ce">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbf80b4c662ffcdb206bbfd0f106ad1c">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPBEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11407678d8632d701d0ca8e33bb6382b">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPBEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60d1d503ecd3d5895bc6bec2c9c21007">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPBEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45d14c47335d718ad2a2aeed09f1cacb">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga980aaf5bc20a15289d16a83d4a624b22">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae508277b58c69b2c212da1b11f432214">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPCEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9297865f544c723ea0f305f41825f2">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPDEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e869541a3a2386d4ffb57958ac199b">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPDEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9d3cfab783af36d00ef5294cda5ca76">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPDEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae83cd582b46a210dfe447725b36759b7">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPEEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdf1ed8b1f72fb07b53670edb358824d">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPEEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcea010f765e856364b7a01ba054ef89">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPEEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf947b84f05fac1959cafbb68f7e9b7d2">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPHEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaed22f2a6f816f17b49cdb9ff72ce13d">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPHEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfb25976351dfb4a5bd49fad3d50091b">stm32l073xx.h</a></li>
<li>RCC_IOPENR_IOPHEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae79d99054c794dda5376c29869d0b685">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_GPIOARST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_GPIOBRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_GPIOCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_GPIODRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8c9ef9d71ea21f69c85d747c51b9066">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_GPIOERST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcd2548a93ede06bd7e1713cc47f07ec">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_GPIOHRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3167e5e122e8b9175b3313ac8363853e">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPARST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9112f49863a0c886e2e6c3bc175157cd">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPARST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33960f3e68407a0a5f6dcd4782b7f192">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPARST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea8f996d57c07e01dccf2705c45cce8">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPBRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c603be4027c9030402ae534c88706ff">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPBRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8ef2f5a613058402bce3c3b16fdd48">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPBRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b568cdf453d238d62a32825f57fd7f8">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPCRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63bd89cd55311ebb25f8f7b9017a170">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPCRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0853148d1401199e8f4e870d19199df3">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPCRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a7f45dc0c931c9a66c98fb0ae2a2f4">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPDRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac879c583cd6fe60e38c2c82fada82bdf">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPDRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga246bb4058099693eb7d918cfe3c5c3a6">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPDRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e3537ee941ce9986c4f7c6df1eac212">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPERST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae863aaf2a2e39d06adfe76f65077e7bb">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPERST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8bf6318970ab8630cb1ffbbe27ac727">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPERST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016563173c66bb65a19af8b00df20e03">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPHRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga059e6f70bc2de0685e374c8f07d900fc">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPHRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3f899a066a5d38132498758165c0d99">stm32l073xx.h</a></li>
<li>RCC_IOPRSTR_IOPHRST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9206fc592b8e3be98e0bda4e5862dd">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_GPIOASMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_GPIOBSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_GPIOCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_GPIODSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e4f54aea2f3c1f14a9159323723701">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_GPIOESMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5af8d2d66ee7cac69dd461d20ed832cf">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_GPIOHSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade676e65ed7cc1f074857d83a93c3976">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPASMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51815c48394ae41d5da292b3787e987e">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPASMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a4dbb1685a68957823e42ac6a2fc8d">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPASMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8851b7c5545c69b5e7dbe630f65dd315">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPBSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad470e6f17ce7d217ec224679087a95">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPBSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90995b7c3b674fd0af83487a13f60ba2">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPBSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0956b73951512794c30735e321fe95fe">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPCSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff26a20029b5ae10535da73e9cc64309">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPCSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b397ac67f4e387266a97d13b491c1b0">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPCSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ce7426285b3a18b61cd5975cd007b13">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPDSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3dfbe727c7431c88768cec50787e3cc">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPDSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf80545284018c73ef01fe346e855832c">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPDSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf164325419fae8ce1fa1584f91a000d7">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPESMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddb8b4d424f32ae5520022f72c58e623">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPESMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f4dcf13f29ccc2e6dc0ccff98e966f">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPESMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adfa8f9f7300d54ce6d0f021618b808">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPHSMEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0996420383a2644a915f6b5a768b45dd">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPHSMEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafffc952889047091a2031fde76f70483">stm32l073xx.h</a></li>
<li>RCC_IOPSMENR_IOPHSMEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1360661c14dbc96d9af4ad7d608abfd2">stm32l073xx.h</a></li>
<li>RCC_IRQHandler&#160;:&#160;<a class="el" href="group__stm32l073xx.html#ga5a6d083fa78461da86a717b28973e009">stm32l073xx.h</a></li>
<li>RCC_IRQn&#160;:&#160;<a class="el" href="group__stm32l073xx.html#gaae92cbf893c67700dbc28d2ca87eac9d">stm32l073xx.h</a></li>
<li>RCC_IT_CSSHSE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0f173b0e032747b82a9322739f6e3635">stm32_hal_legacy.h</a></li>
<li>RCC_IT_CSSLSE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga2693825b3d6ae5e2202c59e9ff0f84e9">stm32_hal_legacy.h</a></li>
<li>RCC_IT_HSERDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_IT_HSI14&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga1d2b2eb3fca0475683b879377c952fbf">stm32_hal_legacy.h</a></li>
<li>RCC_IT_HSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_IT_LSECSS&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_IT_LSERDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_IT_LSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_IT_MSIRDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_IT_PLLRDY&#160;:&#160;<a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_LPTIM1CLKSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga3194a321e6699246642dd78dcdefa7b9">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LPTIM1CLKSOURCE_LSE&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LPTIM1CLKSOURCE_LSI&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LPTIM1CLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7c3c0ccdb79bafc7b079c70896bd1cb9">stm32_hal_legacy.h</a></li>
<li>RCC_LPTIM1CLKSOURCE_PCLK1&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LPTIM2CLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf782a8b81a037ca2c00107a3f311a9de">stm32_hal_legacy.h</a></li>
<li>RCC_LPUART1CLKSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LPUART1CLKSOURCE_LSE&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LPUART1CLKSOURCE_PCLK1&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8158f86dafbb5879aed91b766f64f360">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LPUART1CLKSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaec4723bf0172e21fcd0a1f85404c370d">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LSE_BYPASS&#160;:&#160;<a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_LSE_OFF&#160;:&#160;<a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_LSE_ON&#160;:&#160;<a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_LSE_TIMEOUT_VALUE&#160;:&#160;<a class="el" href="group___r_c_c___timeout.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_LSEDRIVE_HIGH&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga90b0854f3813d7ab2781519bfa58fd95">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LSEDRIVE_LOW&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#gab5fa5b50304710db2d7f6d583a225da3">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LSEDRIVE_MEDIUMHIGH&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga295eed1e1368d526fa0f6356ceecbc48">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LSEDRIVE_MEDIUMLOW&#160;:&#160;<a class="el" href="group___r_c_c_ex___l_s_e_drive___configuration.html#ga1151beb7f9869e91fe7617936ad0efff">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_LSI_OFF&#160;:&#160;<a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_LSI_ON&#160;:&#160;<a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO1&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_HSE&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_LSE&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_LSI&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_MSI&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gac5ae615cfe916da9ecb212cf8ac102a6">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_NOCLOCK&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_PLLCLK&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO1SOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gae8ca2959a1252ecd319843da02c79526">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO2&#160;:&#160;<a class="el" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCO3_AF2_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga132b7cc0d16cda16ae49ca4b7898a014">stm32l073xx.h</a></li>
<li>RCC_MCO3_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a3bce22ffc91ba571f4bbc5408a8fbf">stm32l073xx.h</a></li>
<li>RCC_MCO_DIV1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga411caf05a68e3bd8f14150c14d1f8404">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV128&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga13db6fb3b4264a8fff9f671faf393f1b">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV16&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4e8e30ec40f362037055d5977a9e2ea0">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga49e93c717ea6b0916051b085aa595ecb">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV32&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga26c54546e41690456e3a57cd46a3b16a">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV4&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gadde6fd8dbc7f1e750aea3903bedffa7d">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV64&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3e2f0bbc95937a013cdb3cc6bec61fe8">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_DIV8&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga00b1ed5dae888fa26fcaf66429c617da">stm32_hal_legacy.h</a></li>
<li>RCC_MCO_NODIV&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga897ae3aa8cfe31f7b00de98637db45d5">stm32_hal_legacy.h</a></li>
<li>RCC_MCODIV_1&#160;:&#160;<a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCODIV_16&#160;:&#160;<a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga3ab3ab9547ef8800355111517b547882">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCODIV_2&#160;:&#160;<a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCODIV_4&#160;:&#160;<a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCODIV_8&#160;:&#160;<a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MCOSOURCE_HSE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4e6a5a2c5b38b11470c34f9adc4adb5a">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_HSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf76c21fc91d02a5006b1ad20bb09fb59">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_HSI14&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaf44dc4cc77e850c96fc1fee93a74a838">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_HSI48&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga31f756beeaf0bcc8082ec46ff42cfb2c">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_LSE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga830cfeba85393f5a5a2743ad0f373834">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_LSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga71ac33c61f4246489cc1c34bebe9b45d">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_NONE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga55362c6bb39a405d997b64cf8db9709e">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_PLLCLK_DIV1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga962bbca249325c15747b0b49c47a378c">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_PLLCLK_DIV2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0c689edb9d017b7498258d5e9a9cf5f6">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_PLLCLK_NODIV&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8f2e0c2303a5c5c53a64a60f6900b09e">stm32_hal_legacy.h</a></li>
<li>RCC_MCOSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga250215c0f82d63c001f1a19f6baeaee4">stm32_hal_legacy.h</a></li>
<li>RCC_MSI_OFF&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MSI_ON&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___config.html#gabf942d45be1bc843650abc9e79426739">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MSICALIBRATION_DEFAULT&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___config.html#ga70bb1809b5ba2dd69171f8f1c4d91728">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MSIRANGE_0&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MSIRANGE_1&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga90601d6a9beb6a00245ecbf193d0ece5">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MSIRANGE_2&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___clock___range.html#gafa12a5d5063914b4aa66c8f12324926e">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MSIRANGE_3&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga2eb0f8e9e5800747454d52f5497dea57">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MSIRANGE_4&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___clock___range.html#gab5ca16a71f018ae2ceb5bcef29434f1c">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MSIRANGE_5&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___clock___range.html#gabcd068b50d4fdfb3529272fbb169ebb1">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_MSIRANGE_6&#160;:&#160;<a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga7f6e3de13b041244869fba14585c43fe">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_OFFSET&#160;:&#160;<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_HSE&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_LSE&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_LSI&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_MSI&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga967ab49a19c9c88b4d7a85faf4707243">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_OSCILLATORTYPE_NONE&#160;:&#160;<a class="el" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PERIPHCLK_CK48&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3ee6866f9d2349cd1a099407d2a7664b">stm32_hal_legacy.h</a></li>
<li>RCC_PERIPHCLK_DFSDM&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga4a97e8e6929bf5ce0a85b8a92fd5c7e6">stm32_hal_legacy.h</a></li>
<li>RCC_PERIPHCLK_I2C1&#160;:&#160;<a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gafe21bb1cd8d7004373b236a8dd90fd92">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_PERIPHCLK_I2C2&#160;:&#160;<a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gad3ca02c3ca6c548484cd1302c8adbb53">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_PERIPHCLK_LPTIM1&#160;:&#160;<a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga56ca7e8b3726ee68934795277eb0cbce">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_PERIPHCLK_LPUART1&#160;:&#160;<a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga26dd46ff44eb9a532070bb3790ce0086">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_PERIPHCLK_RTC&#160;:&#160;<a class="el" href="group___r_c_c_ex___periph___clock___selection.html#gaede03aaafb5319bb39767bf50182406f">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_PERIPHCLK_USART2&#160;:&#160;<a class="el" href="group___r_c_c_ex___periph___clock___selection.html#ga5d259e3e1607db6e547d525043246387">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_PLL_DIV2&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___division___factor.html#gaa99ce6d8bb2024b91859445ea6dd6e8f">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_DIV3&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___division___factor.html#ga08f44363e494f7ab9259e1c64b981dd2">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_DIV4&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___division___factor.html#ga2632cb3df857c806ea08a4482df5daa6">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL12&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL16&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL24&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaee672b4272b1054bb53278972bbd1c76">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL3&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga4ee529382af73885706795fd81538781">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL32&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae37615feccd4bdf924c05c6d6576acc2">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL4&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga2aedc8bc6552d98fb748b58a2379820b">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL48&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gadd0f597bce64d1db8ad83fdfd15ed518">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL6&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae2f8dd748556470dcac6901ac7a3e650">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_MUL8&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_NONE&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_OFF&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLL_ON&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLLDIV_2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3b43997b2f4c57fb68632db0ff63ef77">stm32_hal_legacy.h</a></li>
<li>RCC_PLLDIV_3&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga64492e160608f79d4c3c751f82d09dfc">stm32_hal_legacy.h</a></li>
<li>RCC_PLLDIV_4&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa25c3a8a7576db9c75ea868632d86120">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_12&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaeb9e97f00772bed44ea9dae4788b16d0">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_16&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga303c5bb3511ab4dc8afc78eb8a94db6e">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_24&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7d51be10ed74280f60e1b1a288d6c039">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_3&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7ff52ba9f89830affd1e02929b4db74e">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_32&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5e0e486ea8123942d2a3efeb188cf4c0">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_4&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga48cf05c73391e2319b0be6b2a3c9d9c9">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_48&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga01940fad545c1b60aef08279a569edfa">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_6&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gacbc14a066a66d57867c5f1f5a3669201">stm32_hal_legacy.h</a></li>
<li>RCC_PLLMUL_8&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gaa2dc44220ad0fa4e951fa2bd64b3b154">stm32_hal_legacy.h</a></li>
<li>RCC_PLLSOURCE_HSE&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_PLLSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTC_HSE_DIV_16&#160;:&#160;<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga60173d5d241b3b64f747672772c6315f">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTC_HSE_DIV_2&#160;:&#160;<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga1f44740a93ee5b2317052cc78bb2e0ed">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTC_HSE_DIV_4&#160;:&#160;<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga76211572770fdd4d498693f977123485">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTC_HSE_DIV_8&#160;:&#160;<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gae6c2f7167f7c487aa37fd28dd40e6228">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_HSE_DIV16&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_HSE_DIV2&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gac1ee63256acb5637e994abf629edaf3b">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_HSE_DIV4&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_HSE_DIV8&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gaf4f0209bbf068b427617f380e8e42490">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_HSE_DIVX&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga2e3715826835647795863c32f9aebad7">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_LSE&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_LSI&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_NO_CLK&#160;:&#160;<a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_RTCCLKSOURCE_NONE&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7ac4762e5f4ebe4a04aea58edc9c46a9">stm32_hal_legacy.h</a></li>
<li>RCC_SDIOCLKSOURCE_CK48&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9ef0bc577f0de24e85e10db1751ff5c7">stm32_hal_legacy.h</a></li>
<li>RCC_STOP_WAKEUPCLOCK_HSI&#160;:&#160;<a class="el" href="group___r_c_c_ex___stop_wake_up___clock.html#ga7230033023839d06ad8cad89ea60a6c9">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_STOP_WAKEUPCLOCK_MSI&#160;:&#160;<a class="el" href="group___r_c_c_ex___stop_wake_up___clock.html#gac18b40ff768e227cbb2f661b9f40373a">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_StopWakeUpClock_HSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5dacddfb5b03063cbee8f75e992cea2d">stm32_hal_legacy.h</a></li>
<li>RCC_StopWakeUpClock_MSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga8345b485e0da9e4ec2a8200542a7be51">stm32_hal_legacy.h</a></li>
<li>RCC_SWPMI1CLKSOURCE_PCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0e9ef1db423c75e06fc65b7d0fce9b43">stm32_hal_legacy.h</a></li>
<li>RCC_SYSCLK_DIV1&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV128&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV16&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV2&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV256&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV4&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV512&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV64&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLK_DIV8&#160;:&#160;<a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_HSE&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_MSI&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source.html#ga1e02722521eb426d481d52ba9f79afef">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_PLLCLK&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_STATUS_HSE&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_STATUS_HSI&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_STATUS_MSI&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source___status.html#gaf1cd59e7fe325bc5b765ae8171d6ce64">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_SYSCLKSOURCE_STATUS_PLLCLK&#160;:&#160;<a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">stm32l0xx_hal_rcc.h</a></li>
<li>RCC_TIMPRES_ACTIVATED&#160;:&#160;<a class="el" href="group___r_c_c_ex___t_i_m___p_rescaler___selection.html#gae93dc9065111c8aa0e44c30dacc38536">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_TIMPRES_DESACTIVATED&#160;:&#160;<a class="el" href="group___r_c_c_ex___t_i_m___p_rescaler___selection.html#ga8151264a427f3eec6e6b641b8bbcbafa">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_USART2CLKSOURCE_HSI&#160;:&#160;<a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae2ca7c150d24aa19b3cdfff9859872fc">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_USART2CLKSOURCE_LSE&#160;:&#160;<a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gae95fa6fc4e888e6ea48d8f83ea4c0f4b">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_USART2CLKSOURCE_PCLK1&#160;:&#160;<a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab289cffbef2f41c7df1866d7da23e8ec">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_USART2CLKSOURCE_SYSCLK&#160;:&#160;<a class="el" href="group___r_c_c_ex___u_s_a_r_t2___clock___source.html#gab06c008b4b6015e3a13fbbdbfe8d0121">stm32l0xx_hal_rcc_ex.h</a></li>
<li>RCC_USBCLK_MSI&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gab654f9e79c98d6d8edd733ad9606e98f">stm32_hal_legacy.h</a></li>
<li>RCC_USBCLK_PLL&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga422c36ab3f01cba07d36c501bf230363">stm32_hal_legacy.h</a></li>
<li>RCC_USBCLK_PLLSAI1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad3aae66d6569b04d04517ea523ce6e9e">stm32_hal_legacy.h</a></li>
<li>RCC_USBCLKSOURCE_PLLCLK&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5e2534f64b47ffdfe41dd2ced073389f">stm32_hal_legacy.h</a></li>
<li>RCC_USBPLLCLK_DIV1&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga7bc98d6b5187339ea08d38e635b52788">stm32_hal_legacy.h</a></li>
<li>RCC_USBPLLCLK_DIV1_5&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga5ce8367d15851ff6055cffc9c31ce174">stm32_hal_legacy.h</a></li>
<li>RCC_USBPLLCLK_DIV2&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gabe13349c49b3ef0401d97c2b748ffe7b">stm32_hal_legacy.h</a></li>
<li>RCC_USBPLLCLK_DIV3&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga895e6eac56d6689996989b9417c9ad62">stm32_hal_legacy.h</a></li>
<li>READ_BIT&#160;:&#160;<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">stm32l0xx.h</a></li>
<li>READ_REG&#160;:&#160;<a class="el" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071">stm32l0xx.h</a></li>
<li>REGULAR_CHANNELS&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga9480bc25f45fc189111dba13103c404e">stm32_hal_legacy.h</a></li>
<li>REGULAR_GROUP&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga37bac62f24a8600f62d0d35683a0a4de">stm32_hal_legacy.h</a></li>
<li>REGULAR_INJECTED_GROUP&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga1e691aaec563e444d3965d5d98d1c47b">stm32_hal_legacy.h</a></li>
<li>RESET&#160;:&#160;<a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">stm32l0xx.h</a></li>
<li>resetTimer()&#160;:&#160;<a class="el" href="_servo_scheduler_8h.html#a2a5a8ec81b344e54f996f908f53d212f">ServoScheduler.h</a>, <a class="el" href="_servo_scheduler_8c.html#a2a5a8ec81b344e54f996f908f53d212f">ServoScheduler.c</a></li>
<li>RMVF_BITNUMBER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#gad4cc72917b15affc54b4d28e6529634c">stm32_hal_legacy.h</a></li>
<li>RMVF_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga3a0580593374569f2663f1432812f8fe">stm32_hal_legacy.h</a></li>
<li>RNG&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f">stm32l073xx.h</a></li>
<li>RNG_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">stm32l073xx.h</a></li>
<li>RNG_CR_IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27424b682bcee7fff22f92a2dbcea57a">stm32l073xx.h</a></li>
<li>RNG_CR_IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b">stm32l073xx.h</a></li>
<li>RNG_CR_IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1a529728903ae8659aa26f869f6537">stm32l073xx.h</a></li>
<li>RNG_CR_RNGEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ee81827bb1d78e84e78a74449c8d56a">stm32l073xx.h</a></li>
<li>RNG_CR_RNGEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73">stm32l073xx.h</a></li>
<li>RNG_CR_RNGEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2013ef5a17240897df5b7bf00b7b290">stm32l073xx.h</a></li>
<li>RNG_LPUART1_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa03f9a85c404d9282ff5b57071e8ee54">stm32l073xx.h</a></li>
<li>RNG_SR_CECS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb49d327474c3c61877bb20290f51d0">stm32l073xx.h</a></li>
<li>RNG_SR_CECS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093">stm32l073xx.h</a></li>
<li>RNG_SR_CECS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga164b5050473dff67a5cd6ca400bb5a89">stm32l073xx.h</a></li>
<li>RNG_SR_CEIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53">stm32l073xx.h</a></li>
<li>RNG_SR_CEIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9">stm32l073xx.h</a></li>
<li>RNG_SR_CEIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga341c152f61c352b96fb0c3c245e3d958">stm32l073xx.h</a></li>
<li>RNG_SR_DRDY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc">stm32l073xx.h</a></li>
<li>RNG_SR_DRDY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b">stm32l073xx.h</a></li>
<li>RNG_SR_DRDY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17cb7add2587efeea18a208c76d73727">stm32l073xx.h</a></li>
<li>RNG_SR_SECS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5562bc13afe295893dc3997a4917fee2">stm32l073xx.h</a></li>
<li>RNG_SR_SECS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d">stm32l073xx.h</a></li>
<li>RNG_SR_SECS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51e0238194c400f9c6ac0b34826e55eb">stm32l073xx.h</a></li>
<li>RNG_SR_SEIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6b0e11930f20484f0d0aca79959d9b2">stm32l073xx.h</a></li>
<li>RNG_SR_SEIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367">stm32l073xx.h</a></li>
<li>RNG_SR_SEIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf22f4de968dc9aa29d55760ebdb980">stm32l073xx.h</a></li>
<li>rollDown()&#160;:&#160;<a class="el" href="_servo_8h.html#a802494affdb693a527b97fc39fa85bde">Servo.h</a>, <a class="el" href="_servo_8c.html#a802494affdb693a527b97fc39fa85bde">Servo.c</a></li>
<li>rollUp()&#160;:&#160;<a class="el" href="_servo_8h.html#a720dfe131cb454f371da22eee2059f8b">Servo.h</a>, <a class="el" href="_servo_8c.html#a720dfe131cb454f371da22eee2059f8b">Servo.c</a></li>
<li>RTC&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">stm32l073xx.h</a></li>
<li>RTC_ALARMSUBSECONDMASK_None&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga242adf20d2422fd1ae7715b8acd82623">stm32_hal_legacy.h</a></li>
<li>RTC_ALRMAR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4d605cd74901b7544c8a6cc9f446436">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab5a8a73b82a0e8c16f7f5dc35166622">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadeb1eb233c192d56b4a4f106b3fb4be2">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga914c62bbd3ce817fd1d6f871ed894222">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee274022f516021cba28dede0ff60450">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4fd9dea59596ad989af2bce818b1b93">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbad0bb69a65557c15042154b66eab52">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae87ea1c4a907654aa4565047647afa30">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4744abec80afe01487c6133d9325f47b">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_MSK4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4c443ed6c81b3ce75dd5e8dd97939fb">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85bfa4c2296c553269373a411323b21f">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d9812296958846b0fd24484b205ebd">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30f4084231cdc1f72bec8c63dac981a3">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_WDSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_WDSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b">stm32l073xx.h</a></li>
<li>RTC_ALRMAR_WDSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd589f750a310c033dafdab213642649">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_MASKSS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97b73051e1ea4d40a4877f9580c2eb63">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229">stm32l073xx.h</a></li>
<li>RTC_ALRMASSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c69419fc862f5012e842942dd755be">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade6a75b6e4614f322bf046e07cabc022">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga553d2edb82ee8d85c71f795276bb4bba">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbe2cd364c4d4701876832245cf20ce1">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5880949c342cf52cc4596e73dc1f84e">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05e2ef0960c04023b98a104202f44571">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga995f7d294d4b202db6a6c06c0c40b325">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec1334e452f9f973603fa7de232ec93">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa472193eb2ace80c95874c850236b489">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK1_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46564dcbbf9eec8854fa091155045f90">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga124c24eb148681777758f1298776f5a1">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK2_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga757c08763995ee18cb34d7dd04a8f2d0">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca7cd93178102c8769d0874d5b8394c4">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK3_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK3_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2424f9d237a98722a6276d7effa078b7">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga934df96e83f72268528e62c55c03b50d">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK4_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_MSK4_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2383d51761039ce9b70e6a33bfde165a">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b091bf9f116760614f434cd54a8132e">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62ce834a2d4f2d1b2d338b1e8da054d5">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef14da4012b4e250c549154393537c3b">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_WDSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3acc5db599b055a0c1eca04024bf0285">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_WDSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0">stm32l073xx.h</a></li>
<li>RTC_ALRMBR_WDSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac975a5ed682b832e8600dba67aa9ad37">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_MASKSS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bedfef79d265b81f561e7f2c5a6249a">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33ae74f38392431aa631d397a7e7c305">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe">stm32l073xx.h</a></li>
<li>RTC_ALRMBSSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2a25c58bddba6df25d75825eff3f76">stm32l073xx.h</a></li>
<li>RTC_BACKUP_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd">stm32l073xx.h</a></li>
<li>RTC_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">stm32l073xx.h</a></li>
<li>RTC_BKP0R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">stm32l073xx.h</a></li>
<li>RTC_BKP0R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b">stm32l073xx.h</a></li>
<li>RTC_BKP0R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2a1d81a7e8f12510f865312caea186">stm32l073xx.h</a></li>
<li>RTC_BKP1R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">stm32l073xx.h</a></li>
<li>RTC_BKP1R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686">stm32l073xx.h</a></li>
<li>RTC_BKP1R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2eff670c07a820b705ec3745683dc75">stm32l073xx.h</a></li>
<li>RTC_BKP2R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">stm32l073xx.h</a></li>
<li>RTC_BKP2R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1">stm32l073xx.h</a></li>
<li>RTC_BKP2R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61b179787d35514914d2e103e3cc5388">stm32l073xx.h</a></li>
<li>RTC_BKP3R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">stm32l073xx.h</a></li>
<li>RTC_BKP3R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf">stm32l073xx.h</a></li>
<li>RTC_BKP3R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad53baa189d917e48c2c274655adc9483">stm32l073xx.h</a></li>
<li>RTC_BKP4R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">stm32l073xx.h</a></li>
<li>RTC_BKP4R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab">stm32l073xx.h</a></li>
<li>RTC_BKP4R_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad62cbb0c17b02ce23ca2bdd29b0ed349">stm32l073xx.h</a></li>
<li>RTC_BKP_NUMBER&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3267ae4e5d0323a75e614b334363714c">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf22576a04922fa06459038500b0bbb4">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0858c3752f7f2a0a674f70bd8fde9f1c">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa2f3ec1b4b0bb27c6989fcacdb638d">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0f07763ec27588f3acbd0e61f8f08ac">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa0c318b1c9b82129199ae44cca4cfe8">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db4178222eb2bf1a19f8adfcad8fd14">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa762235bb9c43c404661465fa5f3a15c">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e7f316748601c5c594849e5290d5242">stm32l073xx.h</a></li>
<li>RTC_CAL_CALM_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc90d6f35f8dfb7df96d47c7e2e64223">stm32l073xx.h</a></li>
<li>RTC_CAL_CALP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga507aa0827960cc6e0c3f9eec903d8610">stm32l073xx.h</a></li>
<li>RTC_CAL_CALW16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabffc2f4a0136fc79061b3647415f3ac7">stm32l073xx.h</a></li>
<li>RTC_CAL_CALW8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b247a3f56c446b2b72c9649c5d5178f">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_4&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_5&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_6&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_7&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8">stm32l073xx.h</a></li>
<li>RTC_CALR_CALM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga702670ae12e1600fea81ef41ea485fd6">stm32l073xx.h</a></li>
<li>RTC_CALR_CALP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">stm32l073xx.h</a></li>
<li>RTC_CALR_CALP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24">stm32l073xx.h</a></li>
<li>RTC_CALR_CALP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5458d41d3893259a7c1adcb12626552d">stm32l073xx.h</a></li>
<li>RTC_CALR_CALW16&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">stm32l073xx.h</a></li>
<li>RTC_CALR_CALW16_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2">stm32l073xx.h</a></li>
<li>RTC_CALR_CALW16_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac54a062e43b815b226acdb30888ca9">stm32l073xx.h</a></li>
<li>RTC_CALR_CALW8&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">stm32l073xx.h</a></li>
<li>RTC_CALR_CALW8_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e">stm32l073xx.h</a></li>
<li>RTC_CALR_CALW8_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ad4a6054ae32e1332b456d59e0aa36c">stm32l073xx.h</a></li>
<li>RTC_CR_ADD1H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">stm32l073xx.h</a></li>
<li>RTC_CR_ADD1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417">stm32l073xx.h</a></li>
<li>RTC_CR_ADD1H_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04a33865dc30af95c633750711fc6d0">stm32l073xx.h</a></li>
<li>RTC_CR_ALRAE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">stm32l073xx.h</a></li>
<li>RTC_CR_ALRAE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40">stm32l073xx.h</a></li>
<li>RTC_CR_ALRAE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54e3cfdf0409a6e26568fa59c9b5283b">stm32l073xx.h</a></li>
<li>RTC_CR_ALRAIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">stm32l073xx.h</a></li>
<li>RTC_CR_ALRAIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e">stm32l073xx.h</a></li>
<li>RTC_CR_ALRAIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd69cebbc7fc4a81655a7e53a7284b70">stm32l073xx.h</a></li>
<li>RTC_CR_ALRBE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17d0850002ed42742ff75a82dc4e8586">stm32l073xx.h</a></li>
<li>RTC_CR_ALRBE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a">stm32l073xx.h</a></li>
<li>RTC_CR_ALRBE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae534f6bb5933c05bc2b63aa70907bfb2">stm32l073xx.h</a></li>
<li>RTC_CR_ALRBIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6269c9dd5cee650024ede0b0c42e87d">stm32l073xx.h</a></li>
<li>RTC_CR_ALRBIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260">stm32l073xx.h</a></li>
<li>RTC_CR_ALRBIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad21245a52288246fbca5b954f38c65e8">stm32l073xx.h</a></li>
<li>RTC_CR_BKP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e7a474de1a01816bc9d9b6fa7272289">stm32l073xx.h</a></li>
<li>RTC_CR_BKP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2">stm32l073xx.h</a></li>
<li>RTC_CR_BKP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd9f44a96fafedd6c89600a0a14fe87f">stm32l073xx.h</a></li>
<li>RTC_CR_BYPSHAD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">stm32l073xx.h</a></li>
<li>RTC_CR_BYPSHAD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c">stm32l073xx.h</a></li>
<li>RTC_CR_BYPSHAD_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace008c8514db9131ae301e7577979130">stm32l073xx.h</a></li>
<li>RTC_CR_COE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">stm32l073xx.h</a></li>
<li>RTC_CR_COE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b">stm32l073xx.h</a></li>
<li>RTC_CR_COE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12e2706cb9754f06d60cb87d3ec364ac">stm32l073xx.h</a></li>
<li>RTC_CR_COSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">stm32l073xx.h</a></li>
<li>RTC_CR_COSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc">stm32l073xx.h</a></li>
<li>RTC_CR_COSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3ae962f1f8c748682a3136ea5ab76e1">stm32l073xx.h</a></li>
<li>RTC_CR_FMT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">stm32l073xx.h</a></li>
<li>RTC_CR_FMT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347">stm32l073xx.h</a></li>
<li>RTC_CR_FMT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga262f18e12c214c9f172860b3a1234f0e">stm32l073xx.h</a></li>
<li>RTC_CR_OSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">stm32l073xx.h</a></li>
<li>RTC_CR_OSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">stm32l073xx.h</a></li>
<li>RTC_CR_OSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">stm32l073xx.h</a></li>
<li>RTC_CR_OSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f">stm32l073xx.h</a></li>
<li>RTC_CR_OSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6513acc17cb4c17769ed5dcd03ebde8c">stm32l073xx.h</a></li>
<li>RTC_CR_POL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">stm32l073xx.h</a></li>
<li>RTC_CR_POL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4">stm32l073xx.h</a></li>
<li>RTC_CR_POL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013304c1d6002a7c9ec57de637def511">stm32l073xx.h</a></li>
<li>RTC_CR_REFCKON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">stm32l073xx.h</a></li>
<li>RTC_CR_REFCKON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54">stm32l073xx.h</a></li>
<li>RTC_CR_REFCKON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae970d1c321c777685111e4a4f70ce44c">stm32l073xx.h</a></li>
<li>RTC_CR_SUB1H&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">stm32l073xx.h</a></li>
<li>RTC_CR_SUB1H_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880">stm32l073xx.h</a></li>
<li>RTC_CR_SUB1H_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7614f35a94291525f1dd8cc8f41f960f">stm32l073xx.h</a></li>
<li>RTC_CR_TSE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">stm32l073xx.h</a></li>
<li>RTC_CR_TSE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc">stm32l073xx.h</a></li>
<li>RTC_CR_TSE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf95c6afbdb29aa5241dc3e52d28ce884">stm32l073xx.h</a></li>
<li>RTC_CR_TSEDGE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">stm32l073xx.h</a></li>
<li>RTC_CR_TSEDGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e">stm32l073xx.h</a></li>
<li>RTC_CR_TSEDGE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18a34610d5a2a22e66b027341ac6191b">stm32l073xx.h</a></li>
<li>RTC_CR_TSIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">stm32l073xx.h</a></li>
<li>RTC_CR_TSIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31">stm32l073xx.h</a></li>
<li>RTC_CR_TSIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82db8f745799c761201a13235132a700">stm32l073xx.h</a></li>
<li>RTC_CR_WUCKSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54a2d55571417d9dfb05826b40d997b0">stm32l073xx.h</a></li>
<li>RTC_CR_WUCKSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79">stm32l073xx.h</a></li>
<li>RTC_CR_WUCKSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215">stm32l073xx.h</a></li>
<li>RTC_CR_WUCKSEL_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923">stm32l073xx.h</a></li>
<li>RTC_CR_WUCKSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a">stm32l073xx.h</a></li>
<li>RTC_CR_WUCKSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad30da1c2029c23889c4dd29ee8fa7eea">stm32l073xx.h</a></li>
<li>RTC_CR_WUTE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga061be0d3cdea721e5cb695cda0699bc3">stm32l073xx.h</a></li>
<li>RTC_CR_WUTE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a">stm32l073xx.h</a></li>
<li>RTC_CR_WUTE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf919254119ed634798f3b936dc01e66d">stm32l073xx.h</a></li>
<li>RTC_CR_WUTIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e0a1419830a16667cea4f6454913226">stm32l073xx.h</a></li>
<li>RTC_CR_WUTIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b">stm32l073xx.h</a></li>
<li>RTC_CR_WUTIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1432b0a0a031fe1143d153fe3073d7d2">stm32l073xx.h</a></li>
<li>RTC_DR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">stm32l073xx.h</a></li>
<li>RTC_DR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">stm32l073xx.h</a></li>
<li>RTC_DR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">stm32l073xx.h</a></li>
<li>RTC_DR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09">stm32l073xx.h</a></li>
<li>RTC_DR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab12b2bb2b80f5a17c4d6717708cf9d5a">stm32l073xx.h</a></li>
<li>RTC_DR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">stm32l073xx.h</a></li>
<li>RTC_DR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">stm32l073xx.h</a></li>
<li>RTC_DR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">stm32l073xx.h</a></li>
<li>RTC_DR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">stm32l073xx.h</a></li>
<li>RTC_DR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">stm32l073xx.h</a></li>
<li>RTC_DR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158">stm32l073xx.h</a></li>
<li>RTC_DR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4689a554a699f3df0a5939efdbebb94d">stm32l073xx.h</a></li>
<li>RTC_DR_MT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">stm32l073xx.h</a></li>
<li>RTC_DR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483">stm32l073xx.h</a></li>
<li>RTC_DR_MT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d26f621d89bd024ff988b5ecab316ab">stm32l073xx.h</a></li>
<li>RTC_DR_MU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">stm32l073xx.h</a></li>
<li>RTC_DR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">stm32l073xx.h</a></li>
<li>RTC_DR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">stm32l073xx.h</a></li>
<li>RTC_DR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">stm32l073xx.h</a></li>
<li>RTC_DR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">stm32l073xx.h</a></li>
<li>RTC_DR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb">stm32l073xx.h</a></li>
<li>RTC_DR_MU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5781bd4d99f08d25b2741a43c0e694a4">stm32l073xx.h</a></li>
<li>RTC_DR_WDU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">stm32l073xx.h</a></li>
<li>RTC_DR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">stm32l073xx.h</a></li>
<li>RTC_DR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">stm32l073xx.h</a></li>
<li>RTC_DR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">stm32l073xx.h</a></li>
<li>RTC_DR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7">stm32l073xx.h</a></li>
<li>RTC_DR_WDU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga751a29a9ead0d70b6104bd366b7ab6af">stm32l073xx.h</a></li>
<li>RTC_DR_YT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">stm32l073xx.h</a></li>
<li>RTC_DR_YT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">stm32l073xx.h</a></li>
<li>RTC_DR_YT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">stm32l073xx.h</a></li>
<li>RTC_DR_YT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">stm32l073xx.h</a></li>
<li>RTC_DR_YT_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">stm32l073xx.h</a></li>
<li>RTC_DR_YT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759">stm32l073xx.h</a></li>
<li>RTC_DR_YT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee7ed9c50764bdf02c200c9acf963609">stm32l073xx.h</a></li>
<li>RTC_DR_YU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">stm32l073xx.h</a></li>
<li>RTC_DR_YU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">stm32l073xx.h</a></li>
<li>RTC_DR_YU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">stm32l073xx.h</a></li>
<li>RTC_DR_YU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">stm32l073xx.h</a></li>
<li>RTC_DR_YU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">stm32l073xx.h</a></li>
<li>RTC_DR_YU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb">stm32l073xx.h</a></li>
<li>RTC_DR_YU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a117731b1eddef15cf9fa4f3c7a062">stm32l073xx.h</a></li>
<li>RTC_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRAF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRAF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRAF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbb887fab178f2ad6c26fe28bd16cd6">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRAWF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRAWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRAWF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab296f795ad4fa25ad0cb3c92967f9565">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRBF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7976972a5fc6705fede85536520367d6">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRBF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRBF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4891bf442ab59fa4488bc0ed308c56c2">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRBWF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRBWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b">stm32l073xx.h</a></li>
<li>RTC_ISR_ALRBWF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga011f9bc215e39c91f33f0472e0b59643">stm32l073xx.h</a></li>
<li>RTC_ISR_INIT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">stm32l073xx.h</a></li>
<li>RTC_ISR_INIT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74">stm32l073xx.h</a></li>
<li>RTC_ISR_INIT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0e0b639b59be3c662267184bddf69">stm32l073xx.h</a></li>
<li>RTC_ISR_INITF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">stm32l073xx.h</a></li>
<li>RTC_ISR_INITF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1">stm32l073xx.h</a></li>
<li>RTC_ISR_INITF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga601564e925eefdbde3aafdcbf0a978c5">stm32l073xx.h</a></li>
<li>RTC_ISR_INITS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">stm32l073xx.h</a></li>
<li>RTC_ISR_INITS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4">stm32l073xx.h</a></li>
<li>RTC_ISR_INITS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6f7e11d89c6480d68013ce7c0478045">stm32l073xx.h</a></li>
<li>RTC_ISR_RECALPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">stm32l073xx.h</a></li>
<li>RTC_ISR_RECALPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea">stm32l073xx.h</a></li>
<li>RTC_ISR_RECALPF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa59397ca25b1fc9fbc43cfca986c14e4">stm32l073xx.h</a></li>
<li>RTC_ISR_RSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">stm32l073xx.h</a></li>
<li>RTC_ISR_RSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32">stm32l073xx.h</a></li>
<li>RTC_ISR_RSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd0bed53ed3cc1bbc70efa82bcac846">stm32l073xx.h</a></li>
<li>RTC_ISR_SHPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">stm32l073xx.h</a></li>
<li>RTC_ISR_SHPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d">stm32l073xx.h</a></li>
<li>RTC_ISR_SHPF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4312f68d569942ac8d1b6abfb0f5aad">stm32l073xx.h</a></li>
<li>RTC_ISR_TAMP1F&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0">stm32l073xx.h</a></li>
<li>RTC_ISR_TAMP1F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d">stm32l073xx.h</a></li>
<li>RTC_ISR_TAMP1F_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf18fa672ae72db52c7a6c5a2658a5190">stm32l073xx.h</a></li>
<li>RTC_ISR_TAMP2F&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">stm32l073xx.h</a></li>
<li>RTC_ISR_TAMP2F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914">stm32l073xx.h</a></li>
<li>RTC_ISR_TAMP2F_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0347e70fa9f25a6a52d3ceac1713ccee">stm32l073xx.h</a></li>
<li>RTC_ISR_TAMP3F&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cbbb7637689d5396c719a6ddb04fe2b">stm32l073xx.h</a></li>
<li>RTC_ISR_TAMP3F_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a">stm32l073xx.h</a></li>
<li>RTC_ISR_TAMP3F_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6220978a367dfdd5615e1e445831ed39">stm32l073xx.h</a></li>
<li>RTC_ISR_TSF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">stm32l073xx.h</a></li>
<li>RTC_ISR_TSF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f">stm32l073xx.h</a></li>
<li>RTC_ISR_TSF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09bb6ceebab0b76cd2121816e787749a">stm32l073xx.h</a></li>
<li>RTC_ISR_TSOVF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">stm32l073xx.h</a></li>
<li>RTC_ISR_TSOVF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e">stm32l073xx.h</a></li>
<li>RTC_ISR_TSOVF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa38f2ee43244798276792a0c5a64f41e">stm32l073xx.h</a></li>
<li>RTC_ISR_WUTF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4eb5960300a402210e5378d78ce22766">stm32l073xx.h</a></li>
<li>RTC_ISR_WUTF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372">stm32l073xx.h</a></li>
<li>RTC_ISR_WUTF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6c5050a881336d0a8710d096fe4b01a">stm32l073xx.h</a></li>
<li>RTC_ISR_WUTWF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e753321211e19bc48736fe0d30a7f40">stm32l073xx.h</a></li>
<li>RTC_ISR_WUTWF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2">stm32l073xx.h</a></li>
<li>RTC_ISR_WUTWF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d75a29fa323d93d3d0bb2cb60b24474">stm32l073xx.h</a></li>
<li>RTC_MASKTAMPERFLAG_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga968bde232135b78ff974d5523890860d">stm32_hal_legacy.h</a></li>
<li>RTC_MASKTAMPERFLAG_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gab9424e57ef6067b1d7f5030ee45192d5">stm32_hal_legacy.h</a></li>
<li>RTC_OR_ALARMOUTTYPE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc7b8cc37645d9e511b9ab179bb83ce1">stm32l073xx.h</a></li>
<li>RTC_OR_ALARMOUTTYPE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2b2b81aa8e0fcbce6d8d199e31d7724">stm32l073xx.h</a></li>
<li>RTC_OR_ALARMOUTTYPE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6780158e3292e1db4a798d1ba5f82243">stm32l073xx.h</a></li>
<li>RTC_OR_OUT_RMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga920d6cbe73a32aed3f40977c1170a491">stm32l073xx.h</a></li>
<li>RTC_OR_OUT_RMP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1e7883e788f17a0fb71f53c65ecc66b">stm32l073xx.h</a></li>
<li>RTC_OR_OUT_RMP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga628ceaf8b45fc8c20ddf9c0f1d574508">stm32l073xx.h</a></li>
<li>RTC_OR_RTC_OUT_RMP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cb5c9d0eb26008d1d419a56a88f92ee">stm32l073xx.h</a></li>
<li>RTC_OUTPUT_REMAP_PB14&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gac67309963a2eaf95230e716c8e3f0377">stm32_hal_legacy.h</a></li>
<li>RTC_OUTPUT_REMAP_PB2&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gae3219018581da1cc5687fe218d3f2a2d">stm32_hal_legacy.h</a></li>
<li>RTC_OUTPUT_REMAP_PC13&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga677d55aef2a7915a4a75befab8a5abaf">stm32_hal_legacy.h</a></li>
<li>RTC_PRER_PREDIV_A&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">stm32l073xx.h</a></li>
<li>RTC_PRER_PREDIV_A_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15">stm32l073xx.h</a></li>
<li>RTC_PRER_PREDIV_A_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8240c029696ad91531c3fec1ef1e7fe">stm32l073xx.h</a></li>
<li>RTC_PRER_PREDIV_S&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">stm32l073xx.h</a></li>
<li>RTC_PRER_PREDIV_S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab">stm32l073xx.h</a></li>
<li>RTC_PRER_PREDIV_S_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga234f46098c91b34aa12502d70cdb93bf">stm32l073xx.h</a></li>
<li>RTC_SHIFTR_ADD1S&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">stm32l073xx.h</a></li>
<li>RTC_SHIFTR_ADD1S_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63">stm32l073xx.h</a></li>
<li>RTC_SHIFTR_ADD1S_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0fdeb64a850c9840a1c140203e61d2f">stm32l073xx.h</a></li>
<li>RTC_SHIFTR_SUBFS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">stm32l073xx.h</a></li>
<li>RTC_SHIFTR_SUBFS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86">stm32l073xx.h</a></li>
<li>RTC_SHIFTR_SUBFS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga043d4cba6c3d17ce136ed8e8fc6ae318">stm32l073xx.h</a></li>
<li>RTC_SSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">stm32l073xx.h</a></li>
<li>RTC_SSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304">stm32l073xx.h</a></li>
<li>RTC_SSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8cf2c5e2058a406fcb12ef8263f4bf7">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1764404dfde174d0d4c8389bb6674">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98e37d74a7531f6a4ee2184f6fc71e45">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1E_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73018a2cd8d1282811a98117f07b4996">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9b6c4c957ca83db9288754fa452c193">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6408b00ac101c2ab28d69cbc7e24cef">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a7f58e2c0b35d8960143b3a1050d4a">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1MF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4078c46387df119649e1bfaffabca85">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1MF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga392ddda0bb239c1cdc09098d2c3e7c85">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1MF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac674b47734c62886744fd53050411f35">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1NOERASE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae71fad0da2e5aee9ee4b8be4a281f5d7">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1NOERASE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8c661b45c53ad9a79a9ceb3417b411">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1NOERASE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5afae8019b4a5a55ea4fe7bdff1c09f">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1TRG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac070e287342d5cb291165069748e8dff">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1045f3fcfcf33653b8e849630b3d8246">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP1TRG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aa1e474a7bdf0bab12fe52f88b22d06">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga446bede20f2b42596d81e4dcbf5cefe3">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55380f23454d9ca6a1c583e87831d86f">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2E_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56f57562169df108877edec2e34f70d1">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a02b882296f921e135bd46517bbda99">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74d200b5a4d223f5f883e82972d6a954">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabc83f3a229d163ed7149f036b6852a4">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2MF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga897df96c2314593883c90cf889c43b5f">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2MF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf46e42e3f2105ebbd437767143307e59">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2MF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f53e67b6707fa9a9704b98cd865016e">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2NOERASE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga121d916ea8488e824e218417e7d3d023">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2NOERASE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd62373ee6c45984fb0a10f46038a9">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2NOERASE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdaaf71a8a3df00a9528725ca5f05250">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2TRG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8860fb7b16aaa53150caa573114ecd3c">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26c76825aa7e07daf3adabfeb954a2b1">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP2TRG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa190f085acf2d0ced09ea0266131592e">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3E&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec0f282622ecd5552c35fd01ed59803c">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3E_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42b414d0129aa9330890b5b9c9629c4b">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3E_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10527fdce247f9310d02d3aa6f15ccca">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3IE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga663a1952a8f94c306853f6c4f81a1193">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3IE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11a71fe7662f4501cd5dcd1e09816850">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3IE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab89ccb1ad22e9ee93f40e913caec989d">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3MF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47508310ea7f455d38655b54b3a88c11">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3MF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04fc9861710ade347f6319dd2e0557fa">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3MF_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63df5f075198238b34b36123381b6d7b">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3NOERASE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa86b914c87484e6a3e6630a8fd77332d">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3NOERASE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02b5e3123c535b8419033b6de0e55c1e">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3NOERASE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f3b06d309ae5bf6e29a5937ee0d5cb">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3TRG&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd1dedb267517fc68a5fa7c2b5f2369a">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3TRG_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac32920dc4eeebf6f7bb6b22bc6e1cbb7">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMP3TRG_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec017292ebc410a0f44fc77db3d0392">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga450f7971c7037762cf688560d746e1b0">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga883ca16d0d05d580b8dc6c82ed1d7305">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1abede0bb2ad9d291aad5969994b603a">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8f1e38b01a7e076ae5cdb2c3f76cf75">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFLT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e407179fb0553f803f34b66acab9ca8">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf341a77dee9cbd5a0272c23bf074af6">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabd672b571bc4d8c189b1fa7b664d5c74">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga907933e9d7271be72a1b592b33e14ca2">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26dc177350926d6a57c613606f3ff0e9">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga091ed26cee7a39a2e233e6f0f2365d9a">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPFREQ_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga660dd7f12375da0843c3d3ef69987651">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1049df9ea1be84ac20a4b445586e4f7">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0bce01844bee9283177678304dd07d5a">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPIE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7171a5df90198c3b4b0053f3de91b130">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga297c0d23e0d9ff169f3c195d1e6c12df">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9871e15634e7eb50948fda4de85894fd">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8806827095c8ed730640a2f63600a357">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8ddaea72771ecfc43a3e229ee8074de">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPPRCH_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafc74eeac2ea5ec672ff12151d3e59aeb">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPPUDIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3f88dd32936b9efa96f806b017a8a0">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPPUDIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga387baf51c02f993befac41120b14f953">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPPUDIS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga971712ca490b3fdbcc4e70a5ed8d2851">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPTS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489f9ff999d3cfa87028b6357163a384">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPTS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a23829006d1a9f0ba904bee377c5fc4">stm32l073xx.h</a></li>
<li>RTC_TAMPCR_TAMPTS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga026c27a9bf225a313b5deabe70b315d1">stm32l073xx.h</a></li>
<li>RTC_TAMPER1_2_3_INTERRUPT&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga30a97d2cbfeca6b663b9f116e13c511a">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPER1_2_INTERRUPT&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gad52c576aeb40eeeed3274e6a8c5cf83a">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPER1_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b">stm32l073xx.h</a></li>
<li>RTC_TAMPER2_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e">stm32l073xx.h</a></li>
<li>RTC_TAMPER3_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386">stm32l073xx.h</a></li>
<li>RTC_TAMPERERASEBACKUP_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga55d9466b1ec35bce5df17af28e142014">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERERASEBACKUP_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga4a78a492baabe7132ddfcf94cf7805c0">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERMASK_FLAG_DISABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gad032982f8c14ffd4864df3ebfee45f70">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERMASK_FLAG_ENABLED&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#gac03d2b586cb1c5c471697b57864e7bc8">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERPIN_PA0&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga0eddec9c4aeae415fe983c2940a45a9d">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERPIN_PC13&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga203603ca0741ea3f23beca505a121351">stm32_hal_legacy.h</a></li>
<li>RTC_TAMPERPIN_PI8&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga281fbac5fa3ba4677a329635519f2bb5">stm32_hal_legacy.h</a></li>
<li>RTC_TIMESTAMPPIN_PA0&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga8d806818f1fcdaf744042a19563a8052">stm32_hal_legacy.h</a></li>
<li>RTC_TIMESTAMPPIN_PC1&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga8bed03c3348ec3005e7b80e73fd13cc0">stm32_hal_legacy.h</a></li>
<li>RTC_TIMESTAMPPIN_PC13&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga86b6c9d9b06b1ab23722bf02799adfca">stm32_hal_legacy.h</a></li>
<li>RTC_TIMESTAMPPIN_PI8&#160;:&#160;<a class="el" href="group___h_a_l___r_t_c___aliased___defines.html#ga06c626929730d0b055830978be00b438">stm32_hal_legacy.h</a></li>
<li>RTC_TR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">stm32l073xx.h</a></li>
<li>RTC_TR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">stm32l073xx.h</a></li>
<li>RTC_TR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">stm32l073xx.h</a></li>
<li>RTC_TR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94">stm32l073xx.h</a></li>
<li>RTC_TR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26458edfa3da49a421547e540b7fef0c">stm32l073xx.h</a></li>
<li>RTC_TR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">stm32l073xx.h</a></li>
<li>RTC_TR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">stm32l073xx.h</a></li>
<li>RTC_TR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">stm32l073xx.h</a></li>
<li>RTC_TR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">stm32l073xx.h</a></li>
<li>RTC_TR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">stm32l073xx.h</a></li>
<li>RTC_TR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63">stm32l073xx.h</a></li>
<li>RTC_TR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1412e72836e362ccfe5a927b7760fd14">stm32l073xx.h</a></li>
<li>RTC_TR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">stm32l073xx.h</a></li>
<li>RTC_TR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">stm32l073xx.h</a></li>
<li>RTC_TR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">stm32l073xx.h</a></li>
<li>RTC_TR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">stm32l073xx.h</a></li>
<li>RTC_TR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f">stm32l073xx.h</a></li>
<li>RTC_TR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf169c6a3845063073e546f372e90a61a">stm32l073xx.h</a></li>
<li>RTC_TR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">stm32l073xx.h</a></li>
<li>RTC_TR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">stm32l073xx.h</a></li>
<li>RTC_TR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">stm32l073xx.h</a></li>
<li>RTC_TR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">stm32l073xx.h</a></li>
<li>RTC_TR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">stm32l073xx.h</a></li>
<li>RTC_TR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd">stm32l073xx.h</a></li>
<li>RTC_TR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5d682cf0198141f2a323981ec266173">stm32l073xx.h</a></li>
<li>RTC_TR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">stm32l073xx.h</a></li>
<li>RTC_TR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679">stm32l073xx.h</a></li>
<li>RTC_TR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2920dc4e941e569491e856c74f655a73">stm32l073xx.h</a></li>
<li>RTC_TR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">stm32l073xx.h</a></li>
<li>RTC_TR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">stm32l073xx.h</a></li>
<li>RTC_TR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">stm32l073xx.h</a></li>
<li>RTC_TR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">stm32l073xx.h</a></li>
<li>RTC_TR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419">stm32l073xx.h</a></li>
<li>RTC_TR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641ca04f0ccdab58ac9fe27211719a66">stm32l073xx.h</a></li>
<li>RTC_TR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">stm32l073xx.h</a></li>
<li>RTC_TR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">stm32l073xx.h</a></li>
<li>RTC_TR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">stm32l073xx.h</a></li>
<li>RTC_TR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">stm32l073xx.h</a></li>
<li>RTC_TR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">stm32l073xx.h</a></li>
<li>RTC_TR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5">stm32l073xx.h</a></li>
<li>RTC_TR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5251e75005627144d7a044045484ca">stm32l073xx.h</a></li>
<li>RTC_TSDR_DT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">stm32l073xx.h</a></li>
<li>RTC_TSDR_DT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">stm32l073xx.h</a></li>
<li>RTC_TSDR_DT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">stm32l073xx.h</a></li>
<li>RTC_TSDR_DT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811">stm32l073xx.h</a></li>
<li>RTC_TSDR_DT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d8e7630640b836002e20b25726e7f8">stm32l073xx.h</a></li>
<li>RTC_TSDR_DU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">stm32l073xx.h</a></li>
<li>RTC_TSDR_DU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">stm32l073xx.h</a></li>
<li>RTC_TSDR_DU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">stm32l073xx.h</a></li>
<li>RTC_TSDR_DU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">stm32l073xx.h</a></li>
<li>RTC_TSDR_DU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">stm32l073xx.h</a></li>
<li>RTC_TSDR_DU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde">stm32l073xx.h</a></li>
<li>RTC_TSDR_DU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga031ca4fddcc1f40b7db8b46ec32ed60c">stm32l073xx.h</a></li>
<li>RTC_TSDR_MT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">stm32l073xx.h</a></li>
<li>RTC_TSDR_MT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da">stm32l073xx.h</a></li>
<li>RTC_TSDR_MT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1a8d81075b72d48e99990de9a22f98">stm32l073xx.h</a></li>
<li>RTC_TSDR_MU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">stm32l073xx.h</a></li>
<li>RTC_TSDR_MU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">stm32l073xx.h</a></li>
<li>RTC_TSDR_MU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">stm32l073xx.h</a></li>
<li>RTC_TSDR_MU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">stm32l073xx.h</a></li>
<li>RTC_TSDR_MU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">stm32l073xx.h</a></li>
<li>RTC_TSDR_MU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e">stm32l073xx.h</a></li>
<li>RTC_TSDR_MU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30556fea7362882afb160a1108ef0539">stm32l073xx.h</a></li>
<li>RTC_TSDR_WDU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">stm32l073xx.h</a></li>
<li>RTC_TSDR_WDU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">stm32l073xx.h</a></li>
<li>RTC_TSDR_WDU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">stm32l073xx.h</a></li>
<li>RTC_TSDR_WDU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">stm32l073xx.h</a></li>
<li>RTC_TSDR_WDU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf">stm32l073xx.h</a></li>
<li>RTC_TSDR_WDU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac365337a0d8e54ad40e3d4abeba10d33">stm32l073xx.h</a></li>
<li>RTC_TSSSR_SS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">stm32l073xx.h</a></li>
<li>RTC_TSSSR_SS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd">stm32l073xx.h</a></li>
<li>RTC_TSSSR_SS_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac381e2fe1c99a95a6a41f1845d6f207f">stm32l073xx.h</a></li>
<li>RTC_TSTR_HT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">stm32l073xx.h</a></li>
<li>RTC_TSTR_HT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">stm32l073xx.h</a></li>
<li>RTC_TSTR_HT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">stm32l073xx.h</a></li>
<li>RTC_TSTR_HT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba">stm32l073xx.h</a></li>
<li>RTC_TSTR_HT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga380cea6fd8d7736ad8d83bce9c6f4379">stm32l073xx.h</a></li>
<li>RTC_TSTR_HU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">stm32l073xx.h</a></li>
<li>RTC_TSTR_HU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">stm32l073xx.h</a></li>
<li>RTC_TSTR_HU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">stm32l073xx.h</a></li>
<li>RTC_TSTR_HU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">stm32l073xx.h</a></li>
<li>RTC_TSTR_HU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">stm32l073xx.h</a></li>
<li>RTC_TSTR_HU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375">stm32l073xx.h</a></li>
<li>RTC_TSTR_HU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab82c3482dd42a99d0a28d52cfb89be11">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNT_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNT_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNT_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae41110f902c7d1b538021d157da48a23">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57">stm32l073xx.h</a></li>
<li>RTC_TSTR_MNU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada4e4f24245be3e28d06c606bb1bd9e8">stm32l073xx.h</a></li>
<li>RTC_TSTR_PM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">stm32l073xx.h</a></li>
<li>RTC_TSTR_PM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a">stm32l073xx.h</a></li>
<li>RTC_TSTR_PM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c6a72f9bab0b1783762c3c612d5a0e6">stm32l073xx.h</a></li>
<li>RTC_TSTR_ST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">stm32l073xx.h</a></li>
<li>RTC_TSTR_ST_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">stm32l073xx.h</a></li>
<li>RTC_TSTR_ST_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">stm32l073xx.h</a></li>
<li>RTC_TSTR_ST_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">stm32l073xx.h</a></li>
<li>RTC_TSTR_ST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9">stm32l073xx.h</a></li>
<li>RTC_TSTR_ST_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e53ced662f212e19f30ccf60fdf74">stm32l073xx.h</a></li>
<li>RTC_TSTR_SU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">stm32l073xx.h</a></li>
<li>RTC_TSTR_SU_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">stm32l073xx.h</a></li>
<li>RTC_TSTR_SU_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">stm32l073xx.h</a></li>
<li>RTC_TSTR_SU_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">stm32l073xx.h</a></li>
<li>RTC_TSTR_SU_3&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">stm32l073xx.h</a></li>
<li>RTC_TSTR_SU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4">stm32l073xx.h</a></li>
<li>RTC_TSTR_SU_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24f2a25eab6521118adf40765216cfe4">stm32l073xx.h</a></li>
<li>RTC_WAKEUP_SUPPORT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272">stm32l073xx.h</a></li>
<li>RTC_WPR_KEY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">stm32l073xx.h</a></li>
<li>RTC_WPR_KEY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1">stm32l073xx.h</a></li>
<li>RTC_WPR_KEY_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8567138f5a3dddde68b6cdda56e41846">stm32l073xx.h</a></li>
<li>RTC_WUTR_WUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e412c1448a7e20974f5b46129799eeb">stm32l073xx.h</a></li>
<li>RTC_WUTR_WUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0">stm32l073xx.h</a></li>
<li>RTC_WUTR_WUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae50a0fcd154d36aa0b506a875e8d100e">stm32l073xx.h</a></li>
<li>RTCEN_BITNUMBER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga58db3c6eeaa150182f32e741e2ad8066">stm32_hal_legacy.h</a></li>
<li>RTCEN_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga9302c551752124766afc4cee65436405">stm32_hal_legacy.h</a></li>
<li>RTCRST_BITNUMBER&#160;:&#160;<a class="el" href="group___h_a_l___r_c_c___aliased.html#ga0cfaa60ebd031d12bff625ca896f1fd5">stm32_hal_legacy.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
