
C_AVANCE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a470  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000abc  0800a580  0800a580  0001a580  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b03c  0800b03c  0001b03c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800b044  0800b044  0001b044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b04c  0800b04c  0001b04c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009f8  20000000  0800b050  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000520  200009f8  0800ba48  000209f8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000f18  0800ba48  00020f18  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f4d7  00000000  00000000  00020a21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000313b  00000000  00000000  0002fef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000d10  00000000  00000000  00033038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000c08  00000000  00000000  00033d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00019259  00000000  00000000  00034950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f072  00000000  00000000  0004dba9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00080a15  00000000  00000000  0005cc1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000dd630  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004a90  00000000  00000000  000dd684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009f8 	.word	0x200009f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a568 	.word	0x0800a568

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009fc 	.word	0x200009fc
 800014c:	0800a568 	.word	0x0800a568

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295
 8000a9c:	f000 b96e 	b.w	8000d7c <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	9e08      	ldr	r6, [sp, #32]
 8000abe:	460d      	mov	r5, r1
 8000ac0:	4604      	mov	r4, r0
 8000ac2:	468e      	mov	lr, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	f040 8083 	bne.w	8000bd0 <__udivmoddi4+0x118>
 8000aca:	428a      	cmp	r2, r1
 8000acc:	4617      	mov	r7, r2
 8000ace:	d947      	bls.n	8000b60 <__udivmoddi4+0xa8>
 8000ad0:	fab2 f382 	clz	r3, r2
 8000ad4:	b14b      	cbz	r3, 8000aea <__udivmoddi4+0x32>
 8000ad6:	f1c3 0120 	rsb	r1, r3, #32
 8000ada:	fa05 fe03 	lsl.w	lr, r5, r3
 8000ade:	fa20 f101 	lsr.w	r1, r0, r1
 8000ae2:	409f      	lsls	r7, r3
 8000ae4:	ea41 0e0e 	orr.w	lr, r1, lr
 8000ae8:	409c      	lsls	r4, r3
 8000aea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000aee:	fbbe fcf8 	udiv	ip, lr, r8
 8000af2:	fa1f f987 	uxth.w	r9, r7
 8000af6:	fb08 e21c 	mls	r2, r8, ip, lr
 8000afa:	fb0c f009 	mul.w	r0, ip, r9
 8000afe:	0c21      	lsrs	r1, r4, #16
 8000b00:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000b04:	4290      	cmp	r0, r2
 8000b06:	d90a      	bls.n	8000b1e <__udivmoddi4+0x66>
 8000b08:	18ba      	adds	r2, r7, r2
 8000b0a:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000b0e:	f080 8118 	bcs.w	8000d42 <__udivmoddi4+0x28a>
 8000b12:	4290      	cmp	r0, r2
 8000b14:	f240 8115 	bls.w	8000d42 <__udivmoddi4+0x28a>
 8000b18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b1c:	443a      	add	r2, r7
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	fbb2 f0f8 	udiv	r0, r2, r8
 8000b24:	fb08 2210 	mls	r2, r8, r0, r2
 8000b28:	fb00 f109 	mul.w	r1, r0, r9
 8000b2c:	b2a4      	uxth	r4, r4
 8000b2e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b32:	42a1      	cmp	r1, r4
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0x92>
 8000b36:	193c      	adds	r4, r7, r4
 8000b38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3c:	f080 8103 	bcs.w	8000d46 <__udivmoddi4+0x28e>
 8000b40:	42a1      	cmp	r1, r4
 8000b42:	f240 8100 	bls.w	8000d46 <__udivmoddi4+0x28e>
 8000b46:	3802      	subs	r0, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	1a64      	subs	r4, r4, r1
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b52:	b11e      	cbz	r6, 8000b5c <__udivmoddi4+0xa4>
 8000b54:	2200      	movs	r2, #0
 8000b56:	40dc      	lsrs	r4, r3
 8000b58:	e9c6 4200 	strd	r4, r2, [r6]
 8000b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b60:	b902      	cbnz	r2, 8000b64 <__udivmoddi4+0xac>
 8000b62:	deff      	udf	#255	; 0xff
 8000b64:	fab2 f382 	clz	r3, r2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d14f      	bne.n	8000c0c <__udivmoddi4+0x154>
 8000b6c:	1a8d      	subs	r5, r1, r2
 8000b6e:	2101      	movs	r1, #1
 8000b70:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000b74:	fa1f f882 	uxth.w	r8, r2
 8000b78:	fbb5 fcfe 	udiv	ip, r5, lr
 8000b7c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000b80:	fb08 f00c 	mul.w	r0, r8, ip
 8000b84:	0c22      	lsrs	r2, r4, #16
 8000b86:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000b8a:	42a8      	cmp	r0, r5
 8000b8c:	d907      	bls.n	8000b9e <__udivmoddi4+0xe6>
 8000b8e:	197d      	adds	r5, r7, r5
 8000b90:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000b94:	d202      	bcs.n	8000b9c <__udivmoddi4+0xe4>
 8000b96:	42a8      	cmp	r0, r5
 8000b98:	f200 80e9 	bhi.w	8000d6e <__udivmoddi4+0x2b6>
 8000b9c:	4694      	mov	ip, r2
 8000b9e:	1a2d      	subs	r5, r5, r0
 8000ba0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000ba4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000ba8:	fb08 f800 	mul.w	r8, r8, r0
 8000bac:	b2a4      	uxth	r4, r4
 8000bae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bb2:	45a0      	cmp	r8, r4
 8000bb4:	d907      	bls.n	8000bc6 <__udivmoddi4+0x10e>
 8000bb6:	193c      	adds	r4, r7, r4
 8000bb8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bbc:	d202      	bcs.n	8000bc4 <__udivmoddi4+0x10c>
 8000bbe:	45a0      	cmp	r8, r4
 8000bc0:	f200 80d9 	bhi.w	8000d76 <__udivmoddi4+0x2be>
 8000bc4:	4610      	mov	r0, r2
 8000bc6:	eba4 0408 	sub.w	r4, r4, r8
 8000bca:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bce:	e7c0      	b.n	8000b52 <__udivmoddi4+0x9a>
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d908      	bls.n	8000be6 <__udivmoddi4+0x12e>
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	f000 80b1 	beq.w	8000d3c <__udivmoddi4+0x284>
 8000bda:	2100      	movs	r1, #0
 8000bdc:	e9c6 0500 	strd	r0, r5, [r6]
 8000be0:	4608      	mov	r0, r1
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	fab3 f183 	clz	r1, r3
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d14b      	bne.n	8000c86 <__udivmoddi4+0x1ce>
 8000bee:	42ab      	cmp	r3, r5
 8000bf0:	d302      	bcc.n	8000bf8 <__udivmoddi4+0x140>
 8000bf2:	4282      	cmp	r2, r0
 8000bf4:	f200 80b9 	bhi.w	8000d6a <__udivmoddi4+0x2b2>
 8000bf8:	1a84      	subs	r4, r0, r2
 8000bfa:	eb65 0303 	sbc.w	r3, r5, r3
 8000bfe:	2001      	movs	r0, #1
 8000c00:	469e      	mov	lr, r3
 8000c02:	2e00      	cmp	r6, #0
 8000c04:	d0aa      	beq.n	8000b5c <__udivmoddi4+0xa4>
 8000c06:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c0a:	e7a7      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	f1c3 0220 	rsb	r2, r3, #32
 8000c12:	40d1      	lsrs	r1, r2
 8000c14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c18:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c1c:	fa1f f887 	uxth.w	r8, r7
 8000c20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c24:	fa24 f202 	lsr.w	r2, r4, r2
 8000c28:	409d      	lsls	r5, r3
 8000c2a:	fb00 fc08 	mul.w	ip, r0, r8
 8000c2e:	432a      	orrs	r2, r5
 8000c30:	0c15      	lsrs	r5, r2, #16
 8000c32:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000c36:	45ac      	cmp	ip, r5
 8000c38:	fa04 f403 	lsl.w	r4, r4, r3
 8000c3c:	d909      	bls.n	8000c52 <__udivmoddi4+0x19a>
 8000c3e:	197d      	adds	r5, r7, r5
 8000c40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c44:	f080 808f 	bcs.w	8000d66 <__udivmoddi4+0x2ae>
 8000c48:	45ac      	cmp	ip, r5
 8000c4a:	f240 808c 	bls.w	8000d66 <__udivmoddi4+0x2ae>
 8000c4e:	3802      	subs	r0, #2
 8000c50:	443d      	add	r5, r7
 8000c52:	eba5 050c 	sub.w	r5, r5, ip
 8000c56:	fbb5 f1fe 	udiv	r1, r5, lr
 8000c5a:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000c5e:	fb01 f908 	mul.w	r9, r1, r8
 8000c62:	b295      	uxth	r5, r2
 8000c64:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c68:	45a9      	cmp	r9, r5
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x1c4>
 8000c6c:	197d      	adds	r5, r7, r5
 8000c6e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c72:	d274      	bcs.n	8000d5e <__udivmoddi4+0x2a6>
 8000c74:	45a9      	cmp	r9, r5
 8000c76:	d972      	bls.n	8000d5e <__udivmoddi4+0x2a6>
 8000c78:	3902      	subs	r1, #2
 8000c7a:	443d      	add	r5, r7
 8000c7c:	eba5 0509 	sub.w	r5, r5, r9
 8000c80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c84:	e778      	b.n	8000b78 <__udivmoddi4+0xc0>
 8000c86:	f1c1 0720 	rsb	r7, r1, #32
 8000c8a:	408b      	lsls	r3, r1
 8000c8c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c90:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c94:	fa25 f407 	lsr.w	r4, r5, r7
 8000c98:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca0:	fa1f f88c 	uxth.w	r8, ip
 8000ca4:	fb0e 4419 	mls	r4, lr, r9, r4
 8000ca8:	fa20 f307 	lsr.w	r3, r0, r7
 8000cac:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb0:	408d      	lsls	r5, r1
 8000cb2:	431d      	orrs	r5, r3
 8000cb4:	0c2b      	lsrs	r3, r5, #16
 8000cb6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cba:	45a2      	cmp	sl, r4
 8000cbc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc0:	fa00 f301 	lsl.w	r3, r0, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x222>
 8000cc6:	eb1c 0404 	adds.w	r4, ip, r4
 8000cca:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cce:	d248      	bcs.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd0:	45a2      	cmp	sl, r4
 8000cd2:	d946      	bls.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd4:	f1a9 0902 	sub.w	r9, r9, #2
 8000cd8:	4464      	add	r4, ip
 8000cda:	eba4 040a 	sub.w	r4, r4, sl
 8000cde:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce2:	fb0e 4410 	mls	r4, lr, r0, r4
 8000ce6:	fb00 fa08 	mul.w	sl, r0, r8
 8000cea:	b2ad      	uxth	r5, r5
 8000cec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cf0:	45a2      	cmp	sl, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x24e>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cfc:	d22d      	bcs.n	8000d5a <__udivmoddi4+0x2a2>
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d92b      	bls.n	8000d5a <__udivmoddi4+0x2a2>
 8000d02:	3802      	subs	r0, #2
 8000d04:	4464      	add	r4, ip
 8000d06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	eba4 040a 	sub.w	r4, r4, sl
 8000d12:	454c      	cmp	r4, r9
 8000d14:	46c6      	mov	lr, r8
 8000d16:	464d      	mov	r5, r9
 8000d18:	d319      	bcc.n	8000d4e <__udivmoddi4+0x296>
 8000d1a:	d016      	beq.n	8000d4a <__udivmoddi4+0x292>
 8000d1c:	b15e      	cbz	r6, 8000d36 <__udivmoddi4+0x27e>
 8000d1e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d22:	eb64 0405 	sbc.w	r4, r4, r5
 8000d26:	fa04 f707 	lsl.w	r7, r4, r7
 8000d2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	40cc      	lsrs	r4, r1
 8000d32:	e9c6 7400 	strd	r7, r4, [r6]
 8000d36:	2100      	movs	r1, #0
 8000d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	4630      	mov	r0, r6
 8000d40:	e70c      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000d42:	468c      	mov	ip, r1
 8000d44:	e6eb      	b.n	8000b1e <__udivmoddi4+0x66>
 8000d46:	4610      	mov	r0, r2
 8000d48:	e6ff      	b.n	8000b4a <__udivmoddi4+0x92>
 8000d4a:	4543      	cmp	r3, r8
 8000d4c:	d2e6      	bcs.n	8000d1c <__udivmoddi4+0x264>
 8000d4e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d52:	eb69 050c 	sbc.w	r5, r9, ip
 8000d56:	3801      	subs	r0, #1
 8000d58:	e7e0      	b.n	8000d1c <__udivmoddi4+0x264>
 8000d5a:	4628      	mov	r0, r5
 8000d5c:	e7d3      	b.n	8000d06 <__udivmoddi4+0x24e>
 8000d5e:	4611      	mov	r1, r2
 8000d60:	e78c      	b.n	8000c7c <__udivmoddi4+0x1c4>
 8000d62:	4681      	mov	r9, r0
 8000d64:	e7b9      	b.n	8000cda <__udivmoddi4+0x222>
 8000d66:	4608      	mov	r0, r1
 8000d68:	e773      	b.n	8000c52 <__udivmoddi4+0x19a>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e749      	b.n	8000c02 <__udivmoddi4+0x14a>
 8000d6e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d72:	443d      	add	r5, r7
 8000d74:	e713      	b.n	8000b9e <__udivmoddi4+0xe6>
 8000d76:	3802      	subs	r0, #2
 8000d78:	443c      	add	r4, r7
 8000d7a:	e724      	b.n	8000bc6 <__udivmoddi4+0x10e>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <Tag_Nop>:
												&stop};


// PRIVATE FUNCTIONS DEFINITIONS -----------------------------------------------

void Tag_Nop(void){} // Do Nothing
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr

08000d8c <printSerial>:
void printSerial(Tag *this){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
	printf("Serial Number: %d", (int)this->serialNumber);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4803      	ldr	r0, [pc, #12]	; (8000da8 <printSerial+0x1c>)
 8000d9c:	f003 fcd2 	bl	8004744 <printf>
}
 8000da0:	bf00      	nop
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	0800a580 	.word	0x0800a580

08000dac <setSerial>:

void setSerial(Tag *this){
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
	printf("New serial number: %d",(int)this->serialNumber);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	4619      	mov	r1, r3
 8000dba:	4803      	ldr	r0, [pc, #12]	; (8000dc8 <setSerial+0x1c>)
 8000dbc:	f003 fcc2 	bl	8004744 <printf>
}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	0800a594 	.word	0x0800a594

08000dcc <sleep>:

void sleep(Tag *this){
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	printf("Good Night");
 8000dd4:	4803      	ldr	r0, [pc, #12]	; (8000de4 <sleep+0x18>)
 8000dd6:	f003 fcb5 	bl	8004744 <printf>
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	0800a5ac 	.word	0x0800a5ac

08000de8 <storeMem>:

void storeMem(Tag *this){
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
	printf("Store Serial %d at %d",this->serialNumber,this->flash_address);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	68d9      	ldr	r1, [r3, #12]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4807      	ldr	r0, [pc, #28]	; (8000e18 <storeMem+0x30>)
 8000dfc:	f003 fca2 	bl	8004744 <printf>
	FLASH_set_word(this->flash_address, this->serialNumber);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4610      	mov	r0, r2
 8000e0c:	f000 fa16 	bl	800123c <FLASH_set_word>
}
 8000e10:	bf00      	nop
 8000e12:	3708      	adds	r7, #8
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	0800a5b8 	.word	0x0800a5b8

08000e1c <loadMem>:

void loadMem(Tag *this){
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
	printf("Load Serial Number at %d", this->flash_address);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4807      	ldr	r0, [pc, #28]	; (8000e48 <loadMem+0x2c>)
 8000e2c:	f003 fc8a 	bl	8004744 <printf>
	this->serialNumber = FLASH_read_word(this->flash_address);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f000 fa29 	bl	800128c <FLASH_read_word>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	60da      	str	r2, [r3, #12]
}
 8000e40:	bf00      	nop
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}
 8000e48:	0800a5d0 	.word	0x0800a5d0

08000e4c <stop>:

void stop(Tag *this){
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
	printf("Goodbye !");
 8000e54:	4804      	ldr	r0, [pc, #16]	; (8000e68 <stop+0x1c>)
 8000e56:	f003 fc75 	bl	8004744 <printf>
	Tag_free(this);
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f000 f878 	bl	8000f50 <Tag_free>
}
 8000e60:	bf00      	nop
 8000e62:	3708      	adds	r7, #8
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	0800a5ec 	.word	0x0800a5ec

08000e6c <Tag_new>:

// PUBLIC FUNCTIONS DEFINITIONS ------------------------------------------------

extern Tag* Tag_new(uint32_t mem_address)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
	Tag* this;
	this=(Tag* )malloc(sizeof(Tag));
 8000e74:	2010      	movs	r0, #16
 8000e76:	f003 f9ff 	bl	8004278 <malloc>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	60fb      	str	r3, [r7, #12]


	this->state = S_EMPTY;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	2201      	movs	r2, #1
 8000e82:	721a      	strb	r2, [r3, #8]
	this->flash_address = mem_address;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	601a      	str	r2, [r3, #0]
	this->serialNumber = 0;
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	60da      	str	r2, [r3, #12]
	return this;
 8000e90:	68fb      	ldr	r3, [r7, #12]
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
	...

08000e9c <Tag_start>:

extern void Tag_start(Tag *this){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
	printf("Saisissez votre commande :");
 8000ea4:	4803      	ldr	r0, [pc, #12]	; (8000eb4 <Tag_start+0x18>)
 8000ea6:	f003 fc4d 	bl	8004744 <printf>
}
 8000eaa:	bf00      	nop
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	0800a5f8 	.word	0x0800a5f8

08000eb8 <Tag_setSerial>:

extern void Tag_setSerial(Tag *this, uint32_t serial){
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
	this->serialNumber = serial;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	683a      	ldr	r2, [r7, #0]
 8000ec6:	60da      	str	r2, [r3, #12]
	Tag_run(this, E_SET);
 8000ec8:	2100      	movs	r1, #0
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f000 f84e 	bl	8000f6c <Tag_run>
}
 8000ed0:	bf00      	nop
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <Tag_printSerial>:

extern void Tag_printSerial(Tag* this){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_PRINT);
 8000ee0:	2102      	movs	r1, #2
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f000 f842 	bl	8000f6c <Tag_run>
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <Tag_sleep>:

extern void Tag_sleep(Tag *this){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_SLEEP);
 8000ef8:	2103      	movs	r1, #3
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f000 f836 	bl	8000f6c <Tag_run>
}
 8000f00:	bf00      	nop
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <Tag_storeMem>:

extern void Tag_storeMem(Tag* this){
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_STORE);
 8000f10:	2104      	movs	r1, #4
 8000f12:	6878      	ldr	r0, [r7, #4]
 8000f14:	f000 f82a 	bl	8000f6c <Tag_run>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <Tag_loadMem>:

extern void Tag_loadMem(Tag* this){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_LOAD);
 8000f28:	2101      	movs	r1, #1
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f000 f81e 	bl	8000f6c <Tag_run>
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <Tag_stop>:

extern void Tag_stop(Tag *this){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_STOP);
 8000f40:	2105      	movs	r1, #5
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f000 f812 	bl	8000f6c <Tag_run>
}
 8000f48:	bf00      	nop
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <Tag_free>:

extern void Tag_free(Tag *this){
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
	if(this != NULL){
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d002      	beq.n	8000f64 <Tag_free+0x14>
		free(this);
 8000f5e:	6878      	ldr	r0, [r7, #4]
 8000f60:	f003 f992 	bl	8004288 <free>
	}
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <Tag_run>:

//Machine  tat
extern void Tag_run(Tag *this, Event anEvent){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	460b      	mov	r3, r1
 8000f76:	70fb      	strb	r3, [r7, #3]
	Action anAction;
	State aState;

	anAction = mySm[this->state][anEvent].action;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	7a1b      	ldrb	r3, [r3, #8]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	78fa      	ldrb	r2, [r7, #3]
 8000f80:	4913      	ldr	r1, [pc, #76]	; (8000fd0 <Tag_run+0x64>)
 8000f82:	4603      	mov	r3, r0
 8000f84:	005b      	lsls	r3, r3, #1
 8000f86:	4403      	add	r3, r0
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	4413      	add	r3, r2
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	440b      	add	r3, r1
 8000f90:	785b      	ldrb	r3, [r3, #1]
 8000f92:	73fb      	strb	r3, [r7, #15]
	aState = mySm[this->state][anEvent].destinationState;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	7a1b      	ldrb	r3, [r3, #8]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	78fa      	ldrb	r2, [r7, #3]
 8000f9c:	490c      	ldr	r1, [pc, #48]	; (8000fd0 <Tag_run+0x64>)
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	4403      	add	r3, r0
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	4413      	add	r3, r2
 8000fa8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8000fac:	73bb      	strb	r3, [r7, #14]

	if(aState != S_FORGET){
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d008      	beq.n	8000fc6 <Tag_run+0x5a>
		actionsTab[anAction](this);
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
 8000fb6:	4a07      	ldr	r2, [pc, #28]	; (8000fd4 <Tag_run+0x68>)
 8000fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	4798      	blx	r3
		this->state = aState;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	7bba      	ldrb	r2, [r7, #14]
 8000fc4:	721a      	strb	r2, [r3, #8]
	}
}
 8000fc6:	bf00      	nop
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20000000 	.word	0x20000000
 8000fd4:	0800ac44 	.word	0x0800ac44

08000fd8 <main>:
#include "Tag_module/tag.h"

int getIntFromUART();

int main(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8000fde:	f001 fbc1 	bl	8002764 <HAL_Init>

	//Initialisation UART2
	UART_init(UART2_ID,115200);
 8000fe2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	f000 fe0a 	bl	8001c00 <UART_init>

	//Redirection stdin stdout stderr
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000fec:	2201      	movs	r2, #1
 8000fee:	2101      	movs	r1, #1
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f000 fb6f 	bl	80016d4 <SYS_set_std_usart>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001002:	4828      	ldr	r0, [pc, #160]	; (80010a4 <main+0xcc>)
 8001004:	f000 fa6e 	bl	80014e4 <BSP_GPIO_PinCfg>

	// Cration du tag
	uint32_t memory_address = 49;
 8001008:	2331      	movs	r3, #49	; 0x31
 800100a:	607b      	str	r3, [r7, #4]
	Tag *eco_tag = Tag_new(memory_address);
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f7ff ff2d 	bl	8000e6c <Tag_new>
 8001012:	6038      	str	r0, [r7, #0]

	// Dmarrage du tag

	Tag_start(eco_tag);
 8001014:	6838      	ldr	r0, [r7, #0]
 8001016:	f7ff ff41 	bl	8000e9c <Tag_start>

	while(1)
	{

		//Si on reoit une donne
		if( UART_data_ready(UART2_ID) )
 800101a:	2001      	movs	r0, #1
 800101c:	f000 fec0 	bl	8001da0 <UART_data_ready>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d035      	beq.n	8001092 <main+0xba>
		{
			// TODO:  Remove useless comment
		 switch(UART_get_next_byte(UART2_ID))
 8001026:	2001      	movs	r0, #1
 8001028:	f000 fed8 	bl	8001ddc <UART_get_next_byte>
 800102c:	4603      	mov	r3, r0
 800102e:	2b73      	cmp	r3, #115	; 0x73
 8001030:	d016      	beq.n	8001060 <main+0x88>
 8001032:	2b73      	cmp	r3, #115	; 0x73
 8001034:	dc2f      	bgt.n	8001096 <main+0xbe>
 8001036:	2b53      	cmp	r3, #83	; 0x53
 8001038:	d01e      	beq.n	8001078 <main+0xa0>
 800103a:	2b53      	cmp	r3, #83	; 0x53
 800103c:	dc2b      	bgt.n	8001096 <main+0xbe>
 800103e:	2b4c      	cmp	r3, #76	; 0x4c
 8001040:	d016      	beq.n	8001070 <main+0x98>
 8001042:	2b4c      	cmp	r3, #76	; 0x4c
 8001044:	dc27      	bgt.n	8001096 <main+0xbe>
 8001046:	2b3f      	cmp	r3, #63	; 0x3f
 8001048:	d006      	beq.n	8001058 <main+0x80>
 800104a:	2b3f      	cmp	r3, #63	; 0x3f
 800104c:	dc23      	bgt.n	8001096 <main+0xbe>
 800104e:	2b1b      	cmp	r3, #27
 8001050:	d01a      	beq.n	8001088 <main+0xb0>
 8001052:	2b2e      	cmp	r3, #46	; 0x2e
 8001054:	d014      	beq.n	8001080 <main+0xa8>
			 case 27:
				Tag_stop(eco_tag);
				return 0;
				break;
			default:
			 	break;
 8001056:	e01e      	b.n	8001096 <main+0xbe>
				 Tag_printSerial(eco_tag);
 8001058:	6838      	ldr	r0, [r7, #0]
 800105a:	f7ff ff3d 	bl	8000ed8 <Tag_printSerial>
			 	break;
 800105e:	e01b      	b.n	8001098 <main+0xc0>
				Tag_setSerial(eco_tag, getIntFromUART());
 8001060:	f000 f822 	bl	80010a8 <getIntFromUART>
 8001064:	4603      	mov	r3, r0
 8001066:	4619      	mov	r1, r3
 8001068:	6838      	ldr	r0, [r7, #0]
 800106a:	f7ff ff25 	bl	8000eb8 <Tag_setSerial>
				break;
 800106e:	e013      	b.n	8001098 <main+0xc0>
				Tag_loadMem(eco_tag);
 8001070:	6838      	ldr	r0, [r7, #0]
 8001072:	f7ff ff55 	bl	8000f20 <Tag_loadMem>
				break;
 8001076:	e00f      	b.n	8001098 <main+0xc0>
				Tag_storeMem(eco_tag);
 8001078:	6838      	ldr	r0, [r7, #0]
 800107a:	f7ff ff45 	bl	8000f08 <Tag_storeMem>
			 	break;
 800107e:	e00b      	b.n	8001098 <main+0xc0>
				Tag_sleep(eco_tag);
 8001080:	6838      	ldr	r0, [r7, #0]
 8001082:	f7ff ff35 	bl	8000ef0 <Tag_sleep>
				break;
 8001086:	e007      	b.n	8001098 <main+0xc0>
				Tag_stop(eco_tag);
 8001088:	6838      	ldr	r0, [r7, #0]
 800108a:	f7ff ff55 	bl	8000f38 <Tag_stop>
				return 0;
 800108e:	2300      	movs	r3, #0
 8001090:	e003      	b.n	800109a <main+0xc2>
			//	if(next_byte == (char) c){
			//		Tag_run(eco_tag, next_byte);
					//break;
			//	}
			//}
		}
 8001092:	bf00      	nop
 8001094:	e7c1      	b.n	800101a <main+0x42>
			 	break;
 8001096:	bf00      	nop
		if( UART_data_ready(UART2_ID) )
 8001098:	e7bf      	b.n	800101a <main+0x42>
	}
}
 800109a:	4618      	mov	r0, r3
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	40011000 	.word	0x40011000

080010a8 <getIntFromUART>:

int getIntFromUART() {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
    char buffer[16];
    int num = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
    printf("\n ENTER SERIAL NUMBER :");
 80010b2:	4817      	ldr	r0, [pc, #92]	; (8001110 <getIntFromUART+0x68>)
 80010b4:	f003 fb46 	bl	8004744 <printf>

    while (1) {
        char c = UART_getc_blocking(UART2_ID,30000);
 80010b8:	f247 5130 	movw	r1, #30000	; 0x7530
 80010bc:	2001      	movs	r0, #1
 80010be:	f000 fee9 	bl	8001e94 <UART_getc_blocking>
 80010c2:	4603      	mov	r3, r0
 80010c4:	74fb      	strb	r3, [r7, #19]


        if (c >= '0' && c <= '9') {
 80010c6:	7cfb      	ldrb	r3, [r7, #19]
 80010c8:	2b2f      	cmp	r3, #47	; 0x2f
 80010ca:	d90c      	bls.n	80010e6 <getIntFromUART+0x3e>
 80010cc:	7cfb      	ldrb	r3, [r7, #19]
 80010ce:	2b39      	cmp	r3, #57	; 0x39
 80010d0:	d809      	bhi.n	80010e6 <getIntFromUART+0x3e>
            buffer[num++] = c;
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	1c5a      	adds	r2, r3, #1
 80010d6:	617a      	str	r2, [r7, #20]
 80010d8:	f107 0218 	add.w	r2, r7, #24
 80010dc:	4413      	add	r3, r2
 80010de:	7cfa      	ldrb	r2, [r7, #19]
 80010e0:	f803 2c18 	strb.w	r2, [r3, #-24]
 80010e4:	e005      	b.n	80010f2 <getIntFromUART+0x4a>
        } else if (c == '\n' || c == '\r') {
 80010e6:	7cfb      	ldrb	r3, [r7, #19]
 80010e8:	2b0a      	cmp	r3, #10
 80010ea:	d003      	beq.n	80010f4 <getIntFromUART+0x4c>
 80010ec:	7cfb      	ldrb	r3, [r7, #19]
 80010ee:	2b0d      	cmp	r3, #13
 80010f0:	d000      	beq.n	80010f4 <getIntFromUART+0x4c>
    while (1) {
 80010f2:	e7e1      	b.n	80010b8 <getIntFromUART+0x10>
            break;
        }
    }

    buffer[num] = '\0';
 80010f4:	463a      	mov	r2, r7
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	4413      	add	r3, r2
 80010fa:	2200      	movs	r2, #0
 80010fc:	701a      	strb	r2, [r3, #0]


    return atoi(buffer);
 80010fe:	463b      	mov	r3, r7
 8001100:	4618      	mov	r0, r3
 8001102:	f003 f88a 	bl	800421a <atoi>
 8001106:	4603      	mov	r3, r0
}
 8001108:	4618      	mov	r0, r3
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	0800a614 	.word	0x0800a614

08001114 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	2201      	movs	r2, #1
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001128:	4b10      	ldr	r3, [pc, #64]	; (800116c <EXTI_call+0x58>)
 800112a:	695a      	ldr	r2, [r3, #20]
 800112c:	89fb      	ldrh	r3, [r7, #14]
 800112e:	4013      	ands	r3, r2
 8001130:	2b00      	cmp	r3, #0
 8001132:	d016      	beq.n	8001162 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001134:	4a0d      	ldr	r2, [pc, #52]	; (800116c <EXTI_call+0x58>)
 8001136:	89fb      	ldrh	r3, [r7, #14]
 8001138:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 800113a:	4b0d      	ldr	r3, [pc, #52]	; (8001170 <EXTI_call+0x5c>)
 800113c:	881a      	ldrh	r2, [r3, #0]
 800113e:	89fb      	ldrh	r3, [r7, #14]
 8001140:	4013      	ands	r3, r2
 8001142:	b29b      	uxth	r3, r3
 8001144:	2b00      	cmp	r3, #0
 8001146:	d00c      	beq.n	8001162 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	4a0a      	ldr	r2, [pc, #40]	; (8001174 <EXTI_call+0x60>)
 800114c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d006      	beq.n	8001162 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	4a07      	ldr	r2, [pc, #28]	; (8001174 <EXTI_call+0x60>)
 8001158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115c:	89fa      	ldrh	r2, [r7, #14]
 800115e:	4610      	mov	r0, r2
 8001160:	4798      	blx	r3
		}
	}
}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40010400 	.word	0x40010400
 8001170:	20000a54 	.word	0x20000a54
 8001174:	20000a14 	.word	0x20000a14

08001178 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	EXTI_call(0);
 800117c:	2000      	movs	r0, #0
 800117e:	f7ff ffc9 	bl	8001114 <EXTI_call>
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}

08001186 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	af00      	add	r7, sp, #0
	EXTI_call(1);
 800118a:	2001      	movs	r0, #1
 800118c:	f7ff ffc2 	bl	8001114 <EXTI_call>
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}

08001194 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001198:	2002      	movs	r0, #2
 800119a:	f7ff ffbb 	bl	8001114 <EXTI_call>
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80011a6:	2003      	movs	r0, #3
 80011a8:	f7ff ffb4 	bl	8001114 <EXTI_call>
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80011b4:	2004      	movs	r0, #4
 80011b6:	f7ff ffad 	bl	8001114 <EXTI_call>
}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}

080011be <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80011c2:	2005      	movs	r0, #5
 80011c4:	f7ff ffa6 	bl	8001114 <EXTI_call>
	EXTI_call(6);
 80011c8:	2006      	movs	r0, #6
 80011ca:	f7ff ffa3 	bl	8001114 <EXTI_call>
	EXTI_call(7);
 80011ce:	2007      	movs	r0, #7
 80011d0:	f7ff ffa0 	bl	8001114 <EXTI_call>
	EXTI_call(8);
 80011d4:	2008      	movs	r0, #8
 80011d6:	f7ff ff9d 	bl	8001114 <EXTI_call>
	EXTI_call(9);
 80011da:	2009      	movs	r0, #9
 80011dc:	f7ff ff9a 	bl	8001114 <EXTI_call>
}
 80011e0:	bf00      	nop
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80011e8:	200a      	movs	r0, #10
 80011ea:	f7ff ff93 	bl	8001114 <EXTI_call>
	EXTI_call(11);
 80011ee:	200b      	movs	r0, #11
 80011f0:	f7ff ff90 	bl	8001114 <EXTI_call>
	EXTI_call(12);
 80011f4:	200c      	movs	r0, #12
 80011f6:	f7ff ff8d 	bl	8001114 <EXTI_call>
	EXTI_call(13);
 80011fa:	200d      	movs	r0, #13
 80011fc:	f7ff ff8a 	bl	8001114 <EXTI_call>
	EXTI_call(14);
 8001200:	200e      	movs	r0, #14
 8001202:	f7ff ff87 	bl	8001114 <EXTI_call>
	EXTI_call(15);
 8001206:	200f      	movs	r0, #15
 8001208:	f7ff ff84 	bl	8001114 <EXTI_call>
}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}

08001210 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001214:	f3bf 8f4f 	dsb	sy
}
 8001218:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <__NVIC_SystemReset+0x24>)
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001222:	4904      	ldr	r1, [pc, #16]	; (8001234 <__NVIC_SystemReset+0x24>)
 8001224:	4b04      	ldr	r3, [pc, #16]	; (8001238 <__NVIC_SystemReset+0x28>)
 8001226:	4313      	orrs	r3, r2
 8001228:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800122a:	f3bf 8f4f 	dsb	sy
}
 800122e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <__NVIC_SystemReset+0x20>
 8001234:	e000ed00 	.word	0xe000ed00
 8001238:	05fa0004 	.word	0x05fa0004

0800123c <FLASH_set_word>:
 * @post  	ATTENTION : si la case est dj occupe par une donne diffrente de 0xFFFFFFFF (valeur par dfaut aprs effacement), une sauvegarde complte du secteur est faite, puis un effacement, puis une restitution !
 * @post  	le temps d'excution de cette fonction peut nettement varier !
 * @pre		//ATTENTION : ne pas appeler cette fonction trop frquemment. Risque d'endommager la flash en cas d'critures trop nombreuses. (>10000 sur le cycle de vie complet du produit)
 */
void FLASH_set_word(uint32_t index, uint32_t data)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	6039      	str	r1, [r7, #0]
	uint32_t current_word;
	assert(index < SIZE_SECTOR);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2bff      	cmp	r3, #255	; 0xff
 800124a:	d906      	bls.n	800125a <FLASH_set_word+0x1e>
 800124c:	4a0d      	ldr	r2, [pc, #52]	; (8001284 <FLASH_set_word+0x48>)
 800124e:	2142      	movs	r1, #66	; 0x42
 8001250:	480d      	ldr	r0, [pc, #52]	; (8001288 <FLASH_set_word+0x4c>)
 8001252:	f003 fa77 	bl	8004744 <printf>
 8001256:	f7ff ffdb 	bl	8001210 <__NVIC_SystemReset>
	current_word = FLASH_read_word(index);
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f000 f816 	bl	800128c <FLASH_read_word>
 8001260:	60f8      	str	r0, [r7, #12]
	if((current_word & data) != data)	//il n'est pas possible d'crire le mot sans tre pollu par des zros qui seraient dj crit ici
 8001262:	68fa      	ldr	r2, [r7, #12]
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	4013      	ands	r3, r2
 8001268:	683a      	ldr	r2, [r7, #0]
 800126a:	429a      	cmp	r2, r3
 800126c:	d002      	beq.n	8001274 <FLASH_set_word+0x38>
		FLASH_erase_everything_else(index);
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f000 f838 	bl	80012e4 <FLASH_erase_everything_else>

	FLASH_write_word(index, data);
 8001274:	6839      	ldr	r1, [r7, #0]
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 f8aa 	bl	80013d0 <FLASH_write_word>
}
 800127c:	bf00      	nop
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	0800a698 	.word	0x0800a698
 8001288:	0800a6ac 	.word	0x0800a6ac

0800128c <FLASH_read_word>:
/*
 * @brief	Lit une donne situe dans la case souhaite.
 * @param	index : Numro de la case (de 0  255).
 */
uint32_t FLASH_read_word(uint32_t index)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
	uint32_t res = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]
	assert(index < SIZE_SECTOR);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2bff      	cmp	r3, #255	; 0xff
 800129c:	d906      	bls.n	80012ac <FLASH_read_word+0x20>
 800129e:	4a0f      	ldr	r2, [pc, #60]	; (80012dc <FLASH_read_word+0x50>)
 80012a0:	2151      	movs	r1, #81	; 0x51
 80012a2:	480f      	ldr	r0, [pc, #60]	; (80012e0 <FLASH_read_word+0x54>)
 80012a4:	f003 fa4e 	bl	8004744 <printf>
 80012a8:	f7ff ffb2 	bl	8001210 <__NVIC_SystemReset>

	uint16_t * p;
	p = (uint16_t *)(BASE_ADDRESS + 4*index);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80012b2:	f503 43fe 	add.w	r3, r3, #32512	; 0x7f00
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	60bb      	str	r3, [r7, #8]
	res = (uint32_t)(*p);
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	60fb      	str	r3, [r7, #12]
	p++;
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	3302      	adds	r3, #2
 80012c4:	60bb      	str	r3, [r7, #8]
	res |= ((uint32_t)(*p))<<16;
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	881b      	ldrh	r3, [r3, #0]
 80012ca:	041b      	lsls	r3, r3, #16
 80012cc:	68fa      	ldr	r2, [r7, #12]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	60fb      	str	r3, [r7, #12]

	return res;
 80012d2:	68fb      	ldr	r3, [r7, #12]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	0800a698 	.word	0x0800a698
 80012e0:	0800a6ac 	.word	0x0800a6ac

080012e4 <FLASH_erase_everything_else>:

//______________________________________________________________________/
//___Fonctions prives__________________________________________________/

static void FLASH_erase_everything_else(uint32_t index)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	6018      	str	r0, [r3, #0]
	uint32_t saved_values[SIZE_SECTOR];
	uint32_t i;
	assert(index < SIZE_SECTOR);
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2bff      	cmp	r3, #255	; 0xff
 80012f6:	d906      	bls.n	8001306 <FLASH_erase_everything_else+0x22>
 80012f8:	4a26      	ldr	r2, [pc, #152]	; (8001394 <FLASH_erase_everything_else+0xb0>)
 80012fa:	2174      	movs	r1, #116	; 0x74
 80012fc:	4826      	ldr	r0, [pc, #152]	; (8001398 <FLASH_erase_everything_else+0xb4>)
 80012fe:	f003 fa21 	bl	8004744 <printf>
 8001302:	f7ff ff85 	bl	8001210 <__NVIC_SystemReset>
	for(i=0; i<SIZE_SECTOR; i++)
 8001306:	2300      	movs	r3, #0
 8001308:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 800130c:	e00f      	b.n	800132e <FLASH_erase_everything_else+0x4a>
		saved_values[i] = FLASH_read_word(i);
 800130e:	f8d7 040c 	ldr.w	r0, [r7, #1036]	; 0x40c
 8001312:	f7ff ffbb 	bl	800128c <FLASH_read_word>
 8001316:	4601      	mov	r1, r0
 8001318:	f107 030c 	add.w	r3, r7, #12
 800131c:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 8001320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(i=0; i<SIZE_SECTOR; i++)
 8001324:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8001328:	3301      	adds	r3, #1
 800132a:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 800132e:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8001332:	2bff      	cmp	r3, #255	; 0xff
 8001334:	d9eb      	bls.n	800130e <FLASH_erase_everything_else+0x2a>
	FLASH_erase();
 8001336:	f000 f831 	bl	800139c <FLASH_erase>
	for(i=0; i<SIZE_SECTOR; i++)
 800133a:	2300      	movs	r3, #0
 800133c:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8001340:	e01e      	b.n	8001380 <FLASH_erase_everything_else+0x9c>
	{
		if(i!=index && saved_values[i]!=0xFFFFFFFF)
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	429a      	cmp	r2, r3
 800134c:	d013      	beq.n	8001376 <FLASH_erase_everything_else+0x92>
 800134e:	f107 030c 	add.w	r3, r7, #12
 8001352:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 8001356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800135a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800135e:	d00a      	beq.n	8001376 <FLASH_erase_everything_else+0x92>
			FLASH_write_word(i, saved_values[i]);	//on rcrit tout sauf le mot
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 8001368:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800136c:	4619      	mov	r1, r3
 800136e:	f8d7 040c 	ldr.w	r0, [r7, #1036]	; 0x40c
 8001372:	f000 f82d 	bl	80013d0 <FLASH_write_word>
	for(i=0; i<SIZE_SECTOR; i++)
 8001376:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800137a:	3301      	adds	r3, #1
 800137c:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8001380:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8001384:	2bff      	cmp	r3, #255	; 0xff
 8001386:	d9dc      	bls.n	8001342 <FLASH_erase_everything_else+0x5e>
	}
}
 8001388:	bf00      	nop
 800138a:	bf00      	nop
 800138c:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	0800a698 	.word	0x0800a698
 8001398:	0800a6ac 	.word	0x0800a6ac

0800139c <FLASH_erase>:

static void FLASH_erase(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 80013a0:	f001 fc42 	bl	8002c28 <HAL_FLASH_Unlock>
	FLASH_PageErase(BASE_ADDRESS);
 80013a4:	4808      	ldr	r0, [pc, #32]	; (80013c8 <FLASH_erase+0x2c>)
 80013a6:	f001 fd27 	bl	8002df8 <FLASH_PageErase>
	 /* Wait for last operation to be completed */
	FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80013aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80013ae:	f001 fc8d 	bl	8002ccc <FLASH_WaitForLastOperation>

	/* If the erase operation is completed, disable the PER Bit */
	CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80013b2:	4b06      	ldr	r3, [pc, #24]	; (80013cc <FLASH_erase+0x30>)
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	4a05      	ldr	r2, [pc, #20]	; (80013cc <FLASH_erase+0x30>)
 80013b8:	f023 0302 	bic.w	r3, r3, #2
 80013bc:	6113      	str	r3, [r2, #16]
	HAL_FLASH_Lock();
 80013be:	f001 fc59 	bl	8002c74 <HAL_FLASH_Lock>
}
 80013c2:	bf00      	nop
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	0801fc00 	.word	0x0801fc00
 80013cc:	40022000 	.word	0x40022000

080013d0 <FLASH_write_word>:


static void FLASH_write_word(uint32_t index, uint32_t data)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
	assert(index < SIZE_SECTOR);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2bff      	cmp	r3, #255	; 0xff
 80013de:	d906      	bls.n	80013ee <FLASH_write_word+0x1e>
 80013e0:	4a0d      	ldr	r2, [pc, #52]	; (8001418 <FLASH_write_word+0x48>)
 80013e2:	218e      	movs	r1, #142	; 0x8e
 80013e4:	480d      	ldr	r0, [pc, #52]	; (800141c <FLASH_write_word+0x4c>)
 80013e6:	f003 f9ad 	bl	8004744 <printf>
 80013ea:	f7ff ff11 	bl	8001210 <__NVIC_SystemReset>
	HAL_FLASH_Unlock();
 80013ee:	f001 fc1b 	bl	8002c28 <HAL_FLASH_Unlock>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, BASE_ADDRESS+4*index, (uint64_t)(data));
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80013f8:	f503 43fe 	add.w	r3, r3, #32512	; 0x7f00
 80013fc:	0099      	lsls	r1, r3, #2
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	461a      	mov	r2, r3
 8001402:	f04f 0300 	mov.w	r3, #0
 8001406:	2002      	movs	r0, #2
 8001408:	f001 fb9e 	bl	8002b48 <HAL_FLASH_Program>
	HAL_FLASH_Lock();
 800140c:	f001 fc32 	bl	8002c74 <HAL_FLASH_Lock>
}
 8001410:	bf00      	nop
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	0800a698 	.word	0x0800a698
 800141c:	0800a6ac 	.word	0x0800a6ac

08001420 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001420:	b480      	push	{r7}
 8001422:	b089      	sub	sp, #36	; 0x24
 8001424:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8001426:	4b2d      	ldr	r3, [pc, #180]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	4a2c      	ldr	r2, [pc, #176]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	6193      	str	r3, [r2, #24]
 8001432:	4b2a      	ldr	r3, [pc, #168]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	61bb      	str	r3, [r7, #24]
 800143c:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800143e:	4b27      	ldr	r3, [pc, #156]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	4a26      	ldr	r2, [pc, #152]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001444:	f043 0308 	orr.w	r3, r3, #8
 8001448:	6193      	str	r3, [r2, #24]
 800144a:	4b24      	ldr	r3, [pc, #144]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 800144c:	699b      	ldr	r3, [r3, #24]
 800144e:	f003 0308 	and.w	r3, r3, #8
 8001452:	617b      	str	r3, [r7, #20]
 8001454:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001456:	4b21      	ldr	r3, [pc, #132]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	4a20      	ldr	r2, [pc, #128]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 800145c:	f043 0310 	orr.w	r3, r3, #16
 8001460:	6193      	str	r3, [r2, #24]
 8001462:	4b1e      	ldr	r3, [pc, #120]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001464:	699b      	ldr	r3, [r3, #24]
 8001466:	f003 0310 	and.w	r3, r3, #16
 800146a:	613b      	str	r3, [r7, #16]
 800146c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800146e:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	4a1a      	ldr	r2, [pc, #104]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001474:	f043 0320 	orr.w	r3, r3, #32
 8001478:	6193      	str	r3, [r2, #24]
 800147a:	4b18      	ldr	r3, [pc, #96]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	f003 0320 	and.w	r3, r3, #32
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001486:	4b15      	ldr	r3, [pc, #84]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001488:	699b      	ldr	r3, [r3, #24]
 800148a:	4a14      	ldr	r2, [pc, #80]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 800148c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001490:	6193      	str	r3, [r2, #24]
 8001492:	4b12      	ldr	r3, [pc, #72]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 8001494:	699b      	ldr	r3, [r3, #24]
 8001496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 800149e:	4b0f      	ldr	r3, [pc, #60]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 80014a0:	699b      	ldr	r3, [r3, #24]
 80014a2:	4a0e      	ldr	r2, [pc, #56]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6193      	str	r3, [r2, #24]
 80014aa:	4b0c      	ldr	r3, [pc, #48]	; (80014dc <BSP_GPIO_Enable+0xbc>)
 80014ac:	699b      	ldr	r3, [r3, #24]
 80014ae:	f003 0301 	and.w	r3, r3, #1
 80014b2:	607b      	str	r3, [r7, #4]
 80014b4:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 80014b6:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <BSP_GPIO_Enable+0xc0>)
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	61fb      	str	r3, [r7, #28]
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80014c2:	61fb      	str	r3, [r7, #28]
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014ca:	61fb      	str	r3, [r7, #28]
 80014cc:	4a04      	ldr	r2, [pc, #16]	; (80014e0 <BSP_GPIO_Enable+0xc0>)
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	6053      	str	r3, [r2, #4]
#endif
}
 80014d2:	bf00      	nop
 80014d4:	3724      	adds	r7, #36	; 0x24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr
 80014dc:	40021000 	.word	0x40021000
 80014e0:	40010000 	.word	0x40010000

080014e4 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b088      	sub	sp, #32
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
 80014f0:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80014fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001500:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001502:	f107 0310 	add.w	r3, r7, #16
 8001506:	4619      	mov	r1, r3
 8001508:	68f8      	ldr	r0, [r7, #12]
 800150a:	f001 fc95 	bl	8002e38 <HAL_GPIO_Init>
}
 800150e:	bf00      	nop
 8001510:	3720      	adds	r7, #32
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
	...

08001518 <__NVIC_SystemReset>:
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800151c:	f3bf 8f4f 	dsb	sy
}
 8001520:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001522:	4b06      	ldr	r3, [pc, #24]	; (800153c <__NVIC_SystemReset+0x24>)
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800152a:	4904      	ldr	r1, [pc, #16]	; (800153c <__NVIC_SystemReset+0x24>)
 800152c:	4b04      	ldr	r3, [pc, #16]	; (8001540 <__NVIC_SystemReset+0x28>)
 800152e:	4313      	orrs	r3, r2
 8001530:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001532:	f3bf 8f4f 	dsb	sy
}
 8001536:	bf00      	nop
    __NOP();
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <__NVIC_SystemReset+0x20>
 800153c:	e000ed00 	.word	0xe000ed00
 8001540:	05fa0004 	.word	0x05fa0004

08001544 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001548:	f7ff ff6a 	bl	8001420 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 800154c:	f000 f809 	bl	8001562 <SYS_ClockConfig>
}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}

08001554 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001558:	2003      	movs	r0, #3
 800155a:	f001 fa31 	bl	80029c0 <HAL_NVIC_SetPriorityGrouping>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}

08001562 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b090      	sub	sp, #64	; 0x40
 8001566:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001568:	f107 0318 	add.w	r3, r7, #24
 800156c:	2228      	movs	r2, #40	; 0x28
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f003 f8d3 	bl	800471c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001576:	2302      	movs	r3, #2
 8001578:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800157a:	2300      	movs	r3, #0
 800157c:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800157e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001582:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001584:	2302      	movs	r3, #2
 8001586:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001588:	2310      	movs	r3, #16
 800158a:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 800158c:	2301      	movs	r3, #1
 800158e:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001590:	2300      	movs	r3, #0
 8001592:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001594:	2300      	movs	r3, #0
 8001596:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001598:	f107 0318 	add.w	r3, r7, #24
 800159c:	4618      	mov	r0, r3
 800159e:	f001 fdcf 	bl	8003140 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80015a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015aa:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80015ac:	2300      	movs	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015b0:	2302      	movs	r3, #2
 80015b2:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80015b4:	230f      	movs	r3, #15
 80015b6:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80015b8:	1d3b      	adds	r3, r7, #4
 80015ba:	2102      	movs	r1, #2
 80015bc:	4618      	mov	r0, r3
 80015be:	f002 f83f 	bl	8003640 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80015c2:	f001 f811 	bl	80025e8 <SystemCoreClockUpdate>
}
 80015c6:	bf00      	nop
 80015c8:	3740      	adds	r7, #64	; 0x40
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
	...

080015d0 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80015d8:	2204      	movs	r2, #4
 80015da:	4902      	ldr	r1, [pc, #8]	; (80015e4 <_exit+0x14>)
 80015dc:	2001      	movs	r0, #1
 80015de:	f000 f8db 	bl	8001798 <_write>
	while (1) {
 80015e2:	e7fe      	b.n	80015e2 <_exit+0x12>
 80015e4:	0800a7bc 	.word	0x0800a7bc

080015e8 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015f8:	605a      	str	r2, [r3, #4]
	return 0;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr

08001606 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
	return 1;
 800160a:	2301      	movs	r3, #1
}
 800160c:	4618      	mov	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr

08001614 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800161e:	f002 fe01 	bl	8004224 <__errno>
 8001622:	4603      	mov	r3, r0
 8001624:	2216      	movs	r2, #22
 8001626:	601a      	str	r2, [r3, #0]
	return (-1);
 8001628:	f04f 33ff 	mov.w	r3, #4294967295
}
 800162c:	4618      	mov	r0, r3
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800163c:	4b11      	ldr	r3, [pc, #68]	; (8001684 <_sbrk+0x50>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d102      	bne.n	800164a <_sbrk+0x16>
		heap_end = &end;
 8001644:	4b0f      	ldr	r3, [pc, #60]	; (8001684 <_sbrk+0x50>)
 8001646:	4a10      	ldr	r2, [pc, #64]	; (8001688 <_sbrk+0x54>)
 8001648:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800164a:	4b0e      	ldr	r3, [pc, #56]	; (8001684 <_sbrk+0x50>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001650:	4b0c      	ldr	r3, [pc, #48]	; (8001684 <_sbrk+0x50>)
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	4413      	add	r3, r2
 8001658:	466a      	mov	r2, sp
 800165a:	4293      	cmp	r3, r2
 800165c:	d907      	bls.n	800166e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800165e:	f002 fde1 	bl	8004224 <__errno>
 8001662:	4603      	mov	r3, r0
 8001664:	220c      	movs	r2, #12
 8001666:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001668:	f04f 33ff 	mov.w	r3, #4294967295
 800166c:	e006      	b.n	800167c <_sbrk+0x48>
	}

	heap_end += incr;
 800166e:	4b05      	ldr	r3, [pc, #20]	; (8001684 <_sbrk+0x50>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	4413      	add	r3, r2
 8001676:	4a03      	ldr	r2, [pc, #12]	; (8001684 <_sbrk+0x50>)
 8001678:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800167a:	68fb      	ldr	r3, [r7, #12]
}
 800167c:	4618      	mov	r0, r3
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000a60 	.word	0x20000a60
 8001688:	20000f18 	.word	0x20000f18

0800168c <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001696:	f002 fdc5 	bl	8004224 <__errno>
 800169a:	4603      	mov	r3, r0
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80016a0:	6838      	ldr	r0, [r7, #0]
 80016a2:	f7ff ffc7 	bl	8001634 <_sbrk>
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016ae:	d10b      	bne.n	80016c8 <_sbrk_r+0x3c>
 80016b0:	f002 fdb8 	bl	8004224 <__errno>
 80016b4:	4603      	mov	r3, r0
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d005      	beq.n	80016c8 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80016bc:	f002 fdb2 	bl	8004224 <__errno>
 80016c0:	4603      	mov	r3, r0
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	601a      	str	r2, [r3, #0]
  return ret;
 80016c8:	68fb      	ldr	r3, [r7, #12]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	71fb      	strb	r3, [r7, #7]
 80016de:	460b      	mov	r3, r1
 80016e0:	71bb      	strb	r3, [r7, #6]
 80016e2:	4613      	mov	r3, r2
 80016e4:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80016e6:	4b08      	ldr	r3, [pc, #32]	; (8001708 <SYS_set_std_usart+0x34>)
 80016e8:	4a08      	ldr	r2, [pc, #32]	; (800170c <SYS_set_std_usart+0x38>)
 80016ea:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 80016ec:	4a08      	ldr	r2, [pc, #32]	; (8001710 <SYS_set_std_usart+0x3c>)
 80016ee:	79fb      	ldrb	r3, [r7, #7]
 80016f0:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 80016f2:	4a08      	ldr	r2, [pc, #32]	; (8001714 <SYS_set_std_usart+0x40>)
 80016f4:	79bb      	ldrb	r3, [r7, #6]
 80016f6:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80016f8:	4a07      	ldr	r2, [pc, #28]	; (8001718 <SYS_set_std_usart+0x44>)
 80016fa:	797b      	ldrb	r3, [r7, #5]
 80016fc:	7013      	strb	r3, [r2, #0]
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr
 8001708:	20000a5c 	.word	0x20000a5c
 800170c:	e5e0e5e0 	.word	0xe5e0e5e0
 8001710:	20000a58 	.word	0x20000a58
 8001714:	20000a56 	.word	0x20000a56
 8001718:	20000a57 	.word	0x20000a57

0800171c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b088      	sub	sp, #32
 8001720:	af00      	add	r7, sp, #0
 8001722:	60f8      	str	r0, [r7, #12]
 8001724:	60b9      	str	r1, [r7, #8]
 8001726:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	61bb      	str	r3, [r7, #24]
	switch (file) {
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d122      	bne.n	8001778 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001732:	2300      	movs	r3, #0
 8001734:	61fb      	str	r3, [r7, #28]
 8001736:	e01a      	b.n	800176e <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001738:	bf00      	nop
 800173a:	4b16      	ldr	r3, [pc, #88]	; (8001794 <_read+0x78>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f000 fb2e 	bl	8001da0 <UART_data_ready>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0f7      	beq.n	800173a <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800174a:	4b12      	ldr	r3, [pc, #72]	; (8001794 <_read+0x78>)
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	4618      	mov	r0, r3
 8001750:	f000 fb44 	bl	8001ddc <UART_get_next_byte>
 8001754:	4603      	mov	r3, r0
 8001756:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	60ba      	str	r2, [r7, #8]
 800175e:	7dfa      	ldrb	r2, [r7, #23]
 8001760:	701a      	strb	r2, [r3, #0]
				num++;
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	3301      	adds	r3, #1
 8001766:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	3301      	adds	r3, #1
 800176c:	61fb      	str	r3, [r7, #28]
 800176e:	69fa      	ldr	r2, [r7, #28]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	429a      	cmp	r2, r3
 8001774:	dbe0      	blt.n	8001738 <_read+0x1c>
			}
			break;
 8001776:	e007      	b.n	8001788 <_read+0x6c>
		default:
			errno = EBADF;
 8001778:	f002 fd54 	bl	8004224 <__errno>
 800177c:	4603      	mov	r3, r0
 800177e:	2209      	movs	r2, #9
 8001780:	601a      	str	r2, [r3, #0]
			return -1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
 8001786:	e000      	b.n	800178a <_read+0x6e>
	}
	return num;
 8001788:	69bb      	ldr	r3, [r7, #24]
}
 800178a:	4618      	mov	r0, r3
 800178c:	3720      	adds	r7, #32
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000a58 	.word	0x20000a58

08001798 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	60f8      	str	r0, [r7, #12]
 80017a0:	60b9      	str	r1, [r7, #8]
 80017a2:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d003      	beq.n	80017b2 <_write+0x1a>
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d014      	beq.n	80017da <_write+0x42>
 80017b0:	e027      	b.n	8001802 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80017b2:	2300      	movs	r3, #0
 80017b4:	617b      	str	r3, [r7, #20]
 80017b6:	e00b      	b.n	80017d0 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80017b8:	4b18      	ldr	r3, [pc, #96]	; (800181c <_write+0x84>)
 80017ba:	7818      	ldrb	r0, [r3, #0]
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	60ba      	str	r2, [r7, #8]
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	f000 fb8f 	bl	8001ee8 <UART_putc>
			for (n = 0; n < len; n++)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	3301      	adds	r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	dbef      	blt.n	80017b8 <_write+0x20>
#endif
			}
			break;
 80017d8:	e01b      	b.n	8001812 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	e00b      	b.n	80017f8 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80017e0:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <_write+0x88>)
 80017e2:	7818      	ldrb	r0, [r3, #0]
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	1c5a      	adds	r2, r3, #1
 80017e8:	60ba      	str	r2, [r7, #8]
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	4619      	mov	r1, r3
 80017ee:	f000 fb7b 	bl	8001ee8 <UART_putc>
			for (n = 0; n < len; n++)
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	3301      	adds	r3, #1
 80017f6:	617b      	str	r3, [r7, #20]
 80017f8:	697a      	ldr	r2, [r7, #20]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	429a      	cmp	r2, r3
 80017fe:	dbef      	blt.n	80017e0 <_write+0x48>
#endif
			}
			break;
 8001800:	e007      	b.n	8001812 <_write+0x7a>
		default:
			errno = EBADF;
 8001802:	f002 fd0f 	bl	8004224 <__errno>
 8001806:	4603      	mov	r3, r0
 8001808:	2209      	movs	r2, #9
 800180a:	601a      	str	r2, [r3, #0]
			return -1;
 800180c:	f04f 33ff 	mov.w	r3, #4294967295
 8001810:	e000      	b.n	8001814 <_write+0x7c>
	}
	return len;
 8001812:	687b      	ldr	r3, [r7, #4]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3718      	adds	r7, #24
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000a56 	.word	0x20000a56
 8001820:	20000a57 	.word	0x20000a57

08001824 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001824:	b40f      	push	{r0, r1, r2, r3}
 8001826:	b580      	push	{r7, lr}
 8001828:	b0c2      	sub	sp, #264	; 0x108
 800182a:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 800182c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001830:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001834:	4638      	mov	r0, r7
 8001836:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800183a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800183e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001842:	f004 fb73 	bl	8005f2c <vsnprintf>
 8001846:	4603      	mov	r3, r0
 8001848:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 800184c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001850:	2bff      	cmp	r3, #255	; 0xff
 8001852:	d902      	bls.n	800185a <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001854:	23ff      	movs	r3, #255	; 0xff
 8001856:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800185a:	463b      	mov	r3, r7
 800185c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001860:	4619      	mov	r1, r3
 8001862:	2001      	movs	r0, #1
 8001864:	f000 fb82 	bl	8001f6c <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001868:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 800186c:	4618      	mov	r0, r3
 800186e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001872:	46bd      	mov	sp, r7
 8001874:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001878:	b004      	add	sp, #16
 800187a:	4770      	bx	lr

0800187c <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001886:	4b52      	ldr	r3, [pc, #328]	; (80019d0 <dump_trap_info+0x154>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a52      	ldr	r2, [pc, #328]	; (80019d4 <dump_trap_info+0x158>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d001      	beq.n	8001894 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001890:	f7ff fe42 	bl	8001518 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001894:	f3ef 8305 	mrs	r3, IPSR
 8001898:	60fb      	str	r3, [r7, #12]
  return(result);
 800189a:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 800189c:	b2db      	uxtb	r3, r3
 800189e:	4619      	mov	r1, r3
 80018a0:	484d      	ldr	r0, [pc, #308]	; (80019d8 <dump_trap_info+0x15c>)
 80018a2:	f7ff ffbf 	bl	8001824 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	f003 0308 	and.w	r3, r3, #8
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d003      	beq.n	80018b8 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80018b0:	484a      	ldr	r0, [pc, #296]	; (80019dc <dump_trap_info+0x160>)
 80018b2:	f7ff ffb7 	bl	8001824 <dump_printf>
 80018b6:	e002      	b.n	80018be <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80018b8:	4849      	ldr	r0, [pc, #292]	; (80019e0 <dump_trap_info+0x164>)
 80018ba:	f7ff ffb3 	bl	8001824 <dump_printf>

	int offset, i;
	offset = 0;
 80018be:	2300      	movs	r3, #0
 80018c0:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80018c2:	4848      	ldr	r0, [pc, #288]	; (80019e4 <dump_trap_info+0x168>)
 80018c4:	f7ff ffae 	bl	8001824 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	4413      	add	r3, r2
 80018d0:	6819      	ldr	r1, [r3, #0]
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	3301      	adds	r3, #1
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	4413      	add	r3, r2
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	4841      	ldr	r0, [pc, #260]	; (80019e8 <dump_trap_info+0x16c>)
 80018e2:	f7ff ff9f 	bl	8001824 <dump_printf>
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	3302      	adds	r3, #2
 80018ea:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	4413      	add	r3, r2
 80018f4:	6819      	ldr	r1, [r3, #0]
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	3301      	adds	r3, #1
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	687a      	ldr	r2, [r7, #4]
 80018fe:	4413      	add	r3, r2
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	461a      	mov	r2, r3
 8001904:	4839      	ldr	r0, [pc, #228]	; (80019ec <dump_trap_info+0x170>)
 8001906:	f7ff ff8d 	bl	8001824 <dump_printf>
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	3302      	adds	r3, #2
 800190e:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	1c5a      	adds	r2, r3, #1
 8001914:	617a      	str	r2, [r7, #20]
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	4413      	add	r3, r2
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4619      	mov	r1, r3
 8001920:	4833      	ldr	r0, [pc, #204]	; (80019f0 <dump_trap_info+0x174>)
 8001922:	f7ff ff7f 	bl	8001824 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	1c5a      	adds	r2, r3, #1
 800192a:	617a      	str	r2, [r7, #20]
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	687a      	ldr	r2, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4619      	mov	r1, r3
 8001936:	482f      	ldr	r0, [pc, #188]	; (80019f4 <dump_trap_info+0x178>)
 8001938:	f7ff ff74 	bl	8001824 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	1c5a      	adds	r2, r3, #1
 8001940:	617a      	str	r2, [r7, #20]
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	687a      	ldr	r2, [r7, #4]
 8001946:	4413      	add	r3, r2
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4619      	mov	r1, r3
 800194c:	482a      	ldr	r0, [pc, #168]	; (80019f8 <dump_trap_info+0x17c>)
 800194e:	f7ff ff69 	bl	8001824 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	1c5a      	adds	r2, r3, #1
 8001956:	617a      	str	r2, [r7, #20]
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4619      	mov	r1, r3
 8001962:	4826      	ldr	r0, [pc, #152]	; (80019fc <dump_trap_info+0x180>)
 8001964:	f7ff ff5e 	bl	8001824 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001968:	4825      	ldr	r0, [pc, #148]	; (8001a00 <dump_trap_info+0x184>)
 800196a:	f7ff ff5b 	bl	8001824 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	e019      	b.n	80019a8 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	3301      	adds	r3, #1
 8001978:	f003 0303 	and.w	r3, r3, #3
 800197c:	2b00      	cmp	r3, #0
 800197e:	d105      	bne.n	800198c <dump_trap_info+0x110>
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d002      	beq.n	800198c <dump_trap_info+0x110>
			dump_printf("\n");
 8001986:	481f      	ldr	r0, [pc, #124]	; (8001a04 <dump_trap_info+0x188>)
 8001988:	f7ff ff4c 	bl	8001824 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	1c5a      	adds	r2, r3, #1
 8001990:	617a      	str	r2, [r7, #20]
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	4413      	add	r3, r2
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4619      	mov	r1, r3
 800199c:	481a      	ldr	r0, [pc, #104]	; (8001a08 <dump_trap_info+0x18c>)
 800199e:	f7ff ff41 	bl	8001824 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	3301      	adds	r3, #1
 80019a6:	613b      	str	r3, [r7, #16]
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	2b1f      	cmp	r3, #31
 80019ac:	dc06      	bgt.n	80019bc <dump_trap_info+0x140>
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	4a15      	ldr	r2, [pc, #84]	; (8001a0c <dump_trap_info+0x190>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d3db      	bcc.n	8001974 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80019bc:	4811      	ldr	r0, [pc, #68]	; (8001a04 <dump_trap_info+0x188>)
 80019be:	f7ff ff31 	bl	8001824 <dump_printf>


	dump_printf("END of Fault Handler\n");
 80019c2:	4813      	ldr	r0, [pc, #76]	; (8001a10 <dump_trap_info+0x194>)
 80019c4:	f7ff ff2e 	bl	8001824 <dump_printf>
}
 80019c8:	bf00      	nop
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20000a5c 	.word	0x20000a5c
 80019d4:	e5e0e5e0 	.word	0xe5e0e5e0
 80019d8:	0800a800 	.word	0x0800a800
 80019dc:	0800a820 	.word	0x0800a820
 80019e0:	0800a838 	.word	0x0800a838
 80019e4:	0800a854 	.word	0x0800a854
 80019e8:	0800a868 	.word	0x0800a868
 80019ec:	0800a888 	.word	0x0800a888
 80019f0:	0800a8a8 	.word	0x0800a8a8
 80019f4:	0800a8b8 	.word	0x0800a8b8
 80019f8:	0800a8cc 	.word	0x0800a8cc
 80019fc:	0800a8e0 	.word	0x0800a8e0
 8001a00:	0800a8f4 	.word	0x0800a8f4
 8001a04:	0800a904 	.word	0x0800a904
 8001a08:	0800a908 	.word	0x0800a908
 8001a0c:	20005000 	.word	0x20005000
 8001a10:	0800a914 	.word	0x0800a914

08001a14 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8001a14:	f01e 0f04 	tst.w	lr, #4
 8001a18:	bf0c      	ite	eq
 8001a1a:	f3ef 8008 	mrseq	r0, MSP
 8001a1e:	f3ef 8009 	mrsne	r0, PSP
 8001a22:	4671      	mov	r1, lr
 8001a24:	f7ff bf2a 	b.w	800187c <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001a28:	bf00      	nop
	...

08001a2c <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001a30:	4802      	ldr	r0, [pc, #8]	; (8001a3c <NMI_Handler+0x10>)
 8001a32:	f7ff fef7 	bl	8001824 <dump_printf>
}
 8001a36:	bf00      	nop
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	0800a92c 	.word	0x0800a92c

08001a40 <SVC_Handler>:

void SVC_Handler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001a44:	4802      	ldr	r0, [pc, #8]	; (8001a50 <SVC_Handler+0x10>)
 8001a46:	f7ff feed 	bl	8001824 <dump_printf>
}
 8001a4a:	bf00      	nop
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	0800a940 	.word	0x0800a940

08001a54 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001a58:	4802      	ldr	r0, [pc, #8]	; (8001a64 <DebugMon_Handler+0x10>)
 8001a5a:	f7ff fee3 	bl	8001824 <dump_printf>
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	0800a960 	.word	0x0800a960

08001a68 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001a6c:	4802      	ldr	r0, [pc, #8]	; (8001a78 <PendSV_Handler+0x10>)
 8001a6e:	f7ff fed9 	bl	8001824 <dump_printf>
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	0800a97c 	.word	0x0800a97c

08001a7c <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0

}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0

}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr

08001a94 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0

}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0

}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr

08001aac <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001ab0:	4b07      	ldr	r3, [pc, #28]	; (8001ad0 <TIM1_UP_IRQHandler+0x24>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d106      	bne.n	8001acc <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001abe:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <TIM1_UP_IRQHandler+0x24>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f06f 0201 	mvn.w	r2, #1
 8001ac6:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001ac8:	f7ff ffd8 	bl	8001a7c <TIMER1_user_handler_it>
	}
}
 8001acc:	bf00      	nop
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20000a64 	.word	0x20000a64

08001ad4 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001ad8:	4b07      	ldr	r3, [pc, #28]	; (8001af8 <TIM2_IRQHandler+0x24>)
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	68db      	ldr	r3, [r3, #12]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d106      	bne.n	8001af4 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001ae6:	4b04      	ldr	r3, [pc, #16]	; (8001af8 <TIM2_IRQHandler+0x24>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aea:	f06f 0201 	mvn.w	r2, #1
 8001aee:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001af0:	f7ff ffca 	bl	8001a88 <TIMER2_user_handler_it>
	}
}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20000a64 	.word	0x20000a64

08001afc <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001b00:	4b08      	ldr	r3, [pc, #32]	; (8001b24 <TIM3_IRQHandler+0x28>)
 8001b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d107      	bne.n	8001b20 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001b10:	4b04      	ldr	r3, [pc, #16]	; (8001b24 <TIM3_IRQHandler+0x28>)
 8001b12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b16:	f06f 0201 	mvn.w	r2, #1
 8001b1a:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001b1c:	f7ff ffba 	bl	8001a94 <TIMER3_user_handler_it>
	}
}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20000a64 	.word	0x20000a64

08001b28 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001b2c:	4b08      	ldr	r3, [pc, #32]	; (8001b50 <TIM4_IRQHandler+0x28>)
 8001b2e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d107      	bne.n	8001b4c <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001b3c:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <TIM4_IRQHandler+0x28>)
 8001b3e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001b42:	f06f 0201 	mvn.w	r2, #1
 8001b46:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001b48:	f7ff ffaa 	bl	8001aa0 <TIMER4_user_handler_it>
	}
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000a64 	.word	0x20000a64

08001b54 <__NVIC_EnableIRQ>:
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	db0b      	blt.n	8001b7e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	f003 021f 	and.w	r2, r3, #31
 8001b6c:	4906      	ldr	r1, [pc, #24]	; (8001b88 <__NVIC_EnableIRQ+0x34>)
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b72:	095b      	lsrs	r3, r3, #5
 8001b74:	2001      	movs	r0, #1
 8001b76:	fa00 f202 	lsl.w	r2, r0, r2
 8001b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b7e:	bf00      	nop
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr
 8001b88:	e000e100 	.word	0xe000e100

08001b8c <__NVIC_DisableIRQ>:
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	db12      	blt.n	8001bc4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	f003 021f 	and.w	r2, r3, #31
 8001ba4:	490a      	ldr	r1, [pc, #40]	; (8001bd0 <__NVIC_DisableIRQ+0x44>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	095b      	lsrs	r3, r3, #5
 8001bac:	2001      	movs	r0, #1
 8001bae:	fa00 f202 	lsl.w	r2, r0, r2
 8001bb2:	3320      	adds	r3, #32
 8001bb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bb8:	f3bf 8f4f 	dsb	sy
}
 8001bbc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bbe:	f3bf 8f6f 	isb	sy
}
 8001bc2:	bf00      	nop
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc80      	pop	{r7}
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	e000e100 	.word	0xe000e100

08001bd4 <__NVIC_SystemReset>:
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001bd8:	f3bf 8f4f 	dsb	sy
}
 8001bdc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001bde:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <__NVIC_SystemReset+0x24>)
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001be6:	4904      	ldr	r1, [pc, #16]	; (8001bf8 <__NVIC_SystemReset+0x24>)
 8001be8:	4b04      	ldr	r3, [pc, #16]	; (8001bfc <__NVIC_SystemReset+0x28>)
 8001bea:	4313      	orrs	r3, r2
 8001bec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bee:	f3bf 8f4f 	dsb	sy
}
 8001bf2:	bf00      	nop
    __NOP();
 8001bf4:	bf00      	nop
 8001bf6:	e7fd      	b.n	8001bf4 <__NVIC_SystemReset+0x20>
 8001bf8:	e000ed00 	.word	0xe000ed00
 8001bfc:	05fa0004 	.word	0x05fa0004

08001c00 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	6039      	str	r1, [r7, #0]
 8001c0a:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c12:	d806      	bhi.n	8001c22 <UART_init+0x22>
 8001c14:	4a56      	ldr	r2, [pc, #344]	; (8001d70 <UART_init+0x170>)
 8001c16:	218a      	movs	r1, #138	; 0x8a
 8001c18:	4856      	ldr	r0, [pc, #344]	; (8001d74 <UART_init+0x174>)
 8001c1a:	f002 fd93 	bl	8004744 <printf>
 8001c1e:	f7ff ffd9 	bl	8001bd4 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d906      	bls.n	8001c36 <UART_init+0x36>
 8001c28:	4a53      	ldr	r2, [pc, #332]	; (8001d78 <UART_init+0x178>)
 8001c2a:	218b      	movs	r1, #139	; 0x8b
 8001c2c:	4851      	ldr	r0, [pc, #324]	; (8001d74 <UART_init+0x174>)
 8001c2e:	f002 fd89 	bl	8004744 <printf>
 8001c32:	f7ff ffcf 	bl	8001bd4 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	4a50      	ldr	r2, [pc, #320]	; (8001d7c <UART_init+0x17c>)
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	4a4f      	ldr	r2, [pc, #316]	; (8001d80 <UART_init+0x180>)
 8001c44:	2100      	movs	r1, #0
 8001c46:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	4a4e      	ldr	r2, [pc, #312]	; (8001d84 <UART_init+0x184>)
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8001c52:	79fa      	ldrb	r2, [r7, #7]
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	494c      	ldr	r1, [pc, #304]	; (8001d88 <UART_init+0x188>)
 8001c58:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001c5c:	494b      	ldr	r1, [pc, #300]	; (8001d8c <UART_init+0x18c>)
 8001c5e:	019b      	lsls	r3, r3, #6
 8001c60:	440b      	add	r3, r1
 8001c62:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	4a49      	ldr	r2, [pc, #292]	; (8001d8c <UART_init+0x18c>)
 8001c68:	019b      	lsls	r3, r3, #6
 8001c6a:	4413      	add	r3, r2
 8001c6c:	3304      	adds	r3, #4
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	4a45      	ldr	r2, [pc, #276]	; (8001d8c <UART_init+0x18c>)
 8001c76:	019b      	lsls	r3, r3, #6
 8001c78:	4413      	add	r3, r2
 8001c7a:	3308      	adds	r3, #8
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	4a42      	ldr	r2, [pc, #264]	; (8001d8c <UART_init+0x18c>)
 8001c84:	019b      	lsls	r3, r3, #6
 8001c86:	4413      	add	r3, r2
 8001c88:	330c      	adds	r3, #12
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8001c8e:	79fb      	ldrb	r3, [r7, #7]
 8001c90:	4a3e      	ldr	r2, [pc, #248]	; (8001d8c <UART_init+0x18c>)
 8001c92:	019b      	lsls	r3, r3, #6
 8001c94:	4413      	add	r3, r2
 8001c96:	3310      	adds	r3, #16
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
 8001c9e:	4a3b      	ldr	r2, [pc, #236]	; (8001d8c <UART_init+0x18c>)
 8001ca0:	019b      	lsls	r3, r3, #6
 8001ca2:	4413      	add	r3, r2
 8001ca4:	3318      	adds	r3, #24
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8001caa:	79fb      	ldrb	r3, [r7, #7]
 8001cac:	4a37      	ldr	r2, [pc, #220]	; (8001d8c <UART_init+0x18c>)
 8001cae:	019b      	lsls	r3, r3, #6
 8001cb0:	4413      	add	r3, r2
 8001cb2:	3314      	adds	r3, #20
 8001cb4:	220c      	movs	r2, #12
 8001cb6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	4a34      	ldr	r2, [pc, #208]	; (8001d8c <UART_init+0x18c>)
 8001cbc:	019b      	lsls	r3, r3, #6
 8001cbe:	4413      	add	r3, r2
 8001cc0:	331c      	adds	r3, #28
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8001cc6:	79fb      	ldrb	r3, [r7, #7]
 8001cc8:	019b      	lsls	r3, r3, #6
 8001cca:	4a30      	ldr	r2, [pc, #192]	; (8001d8c <UART_init+0x18c>)
 8001ccc:	4413      	add	r3, r2
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f001 fe50 	bl	8003974 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8001cd4:	79fb      	ldrb	r3, [r7, #7]
 8001cd6:	4a2d      	ldr	r2, [pc, #180]	; (8001d8c <UART_init+0x18c>)
 8001cd8:	019b      	lsls	r3, r3, #6
 8001cda:	4413      	add	r3, r2
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68da      	ldr	r2, [r3, #12]
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	492a      	ldr	r1, [pc, #168]	; (8001d8c <UART_init+0x18c>)
 8001ce4:	019b      	lsls	r3, r3, #6
 8001ce6:	440b      	add	r3, r1
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001cee:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	4a27      	ldr	r2, [pc, #156]	; (8001d90 <UART_init+0x190>)
 8001cf4:	56d3      	ldrsb	r3, [r2, r3]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 fe6b 	bl	80029d6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001d00:	79fb      	ldrb	r3, [r7, #7]
 8001d02:	4a23      	ldr	r2, [pc, #140]	; (8001d90 <UART_init+0x190>)
 8001d04:	56d3      	ldrsb	r3, [r2, r3]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 fe81 	bl	8002a0e <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8001d0c:	79fb      	ldrb	r3, [r7, #7]
 8001d0e:	019b      	lsls	r3, r3, #6
 8001d10:	4a1e      	ldr	r2, [pc, #120]	; (8001d8c <UART_init+0x18c>)
 8001d12:	1898      	adds	r0, r3, r2
 8001d14:	79fb      	ldrb	r3, [r7, #7]
 8001d16:	79fa      	ldrb	r2, [r7, #7]
 8001d18:	4919      	ldr	r1, [pc, #100]	; (8001d80 <UART_init+0x180>)
 8001d1a:	5c8a      	ldrb	r2, [r1, r2]
 8001d1c:	01db      	lsls	r3, r3, #7
 8001d1e:	4413      	add	r3, r2
 8001d20:	4a1c      	ldr	r2, [pc, #112]	; (8001d94 <UART_init+0x194>)
 8001d22:	4413      	add	r3, r2
 8001d24:	2201      	movs	r2, #1
 8001d26:	4619      	mov	r1, r3
 8001d28:	f001 feb5 	bl	8003a96 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8001d2c:	4b1a      	ldr	r3, [pc, #104]	; (8001d98 <UART_init+0x198>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6898      	ldr	r0, [r3, #8]
 8001d32:	2300      	movs	r3, #0
 8001d34:	2202      	movs	r2, #2
 8001d36:	2100      	movs	r1, #0
 8001d38:	f002 fd16 	bl	8004768 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8001d3c:	4b16      	ldr	r3, [pc, #88]	; (8001d98 <UART_init+0x198>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	68d8      	ldr	r0, [r3, #12]
 8001d42:	2300      	movs	r3, #0
 8001d44:	2202      	movs	r2, #2
 8001d46:	2100      	movs	r1, #0
 8001d48:	f002 fd0e 	bl	8004768 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8001d4c:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <UART_init+0x198>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6858      	ldr	r0, [r3, #4]
 8001d52:	2300      	movs	r3, #0
 8001d54:	2202      	movs	r2, #2
 8001d56:	2100      	movs	r1, #0
 8001d58:	f002 fd06 	bl	8004768 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	4a0f      	ldr	r2, [pc, #60]	; (8001d9c <UART_init+0x19c>)
 8001d60:	2101      	movs	r1, #1
 8001d62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001d66:	bf00      	nop
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	0800a9a4 	.word	0x0800a9a4
 8001d74:	0800a9b4 	.word	0x0800a9b4
 8001d78:	0800a9f0 	.word	0x0800a9f0
 8001d7c:	20000da8 	.word	0x20000da8
 8001d80:	20000da4 	.word	0x20000da4
 8001d84:	20000db4 	.word	0x20000db4
 8001d88:	20000030 	.word	0x20000030
 8001d8c:	20000b64 	.word	0x20000b64
 8001d90:	0800ac60 	.word	0x0800ac60
 8001d94:	20000c24 	.word	0x20000c24
 8001d98:	2000004c 	.word	0x2000004c
 8001d9c:	20000dc0 	.word	0x20000dc0

08001da0 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d906      	bls.n	8001dbe <UART_data_ready+0x1e>
 8001db0:	4a07      	ldr	r2, [pc, #28]	; (8001dd0 <UART_data_ready+0x30>)
 8001db2:	21c8      	movs	r1, #200	; 0xc8
 8001db4:	4807      	ldr	r0, [pc, #28]	; (8001dd4 <UART_data_ready+0x34>)
 8001db6:	f002 fcc5 	bl	8004744 <printf>
 8001dba:	f7ff ff0b 	bl	8001bd4 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	4a05      	ldr	r2, [pc, #20]	; (8001dd8 <UART_data_ready+0x38>)
 8001dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	0800a9f0 	.word	0x0800a9f0
 8001dd4:	0800a9b4 	.word	0x0800a9b4
 8001dd8:	20000db4 	.word	0x20000db4

08001ddc <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8001de6:	79fb      	ldrb	r3, [r7, #7]
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d906      	bls.n	8001dfa <UART_get_next_byte+0x1e>
 8001dec:	4a22      	ldr	r2, [pc, #136]	; (8001e78 <UART_get_next_byte+0x9c>)
 8001dee:	21d4      	movs	r1, #212	; 0xd4
 8001df0:	4822      	ldr	r0, [pc, #136]	; (8001e7c <UART_get_next_byte+0xa0>)
 8001df2:	f002 fca7 	bl	8004744 <printf>
 8001df6:	f7ff feed 	bl	8001bd4 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	4a20      	ldr	r2, [pc, #128]	; (8001e80 <UART_get_next_byte+0xa4>)
 8001dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <UART_get_next_byte+0x2e>
		return 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	e031      	b.n	8001e6e <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8001e0a:	79fa      	ldrb	r2, [r7, #7]
 8001e0c:	79fb      	ldrb	r3, [r7, #7]
 8001e0e:	491d      	ldr	r1, [pc, #116]	; (8001e84 <UART_get_next_byte+0xa8>)
 8001e10:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001e14:	491c      	ldr	r1, [pc, #112]	; (8001e88 <UART_get_next_byte+0xac>)
 8001e16:	01d2      	lsls	r2, r2, #7
 8001e18:	440a      	add	r2, r1
 8001e1a:	4413      	add	r3, r2
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8001e20:	79fb      	ldrb	r3, [r7, #7]
 8001e22:	4a18      	ldr	r2, [pc, #96]	; (8001e84 <UART_get_next_byte+0xa8>)
 8001e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e28:	1c5a      	adds	r2, r3, #1
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e30:	4914      	ldr	r1, [pc, #80]	; (8001e84 <UART_get_next_byte+0xa8>)
 8001e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001e36:	79fb      	ldrb	r3, [r7, #7]
 8001e38:	4a14      	ldr	r2, [pc, #80]	; (8001e8c <UART_get_next_byte+0xb0>)
 8001e3a:	56d3      	ldrsb	r3, [r2, r3]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7ff fea5 	bl	8001b8c <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8001e42:	79fb      	ldrb	r3, [r7, #7]
 8001e44:	4a12      	ldr	r2, [pc, #72]	; (8001e90 <UART_get_next_byte+0xb4>)
 8001e46:	5cd3      	ldrb	r3, [r2, r3]
 8001e48:	4619      	mov	r1, r3
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	; (8001e84 <UART_get_next_byte+0xa8>)
 8001e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e52:	4299      	cmp	r1, r3
 8001e54:	d104      	bne.n	8001e60 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	4a09      	ldr	r2, [pc, #36]	; (8001e80 <UART_get_next_byte+0xa4>)
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	4a0a      	ldr	r2, [pc, #40]	; (8001e8c <UART_get_next_byte+0xb0>)
 8001e64:	56d3      	ldrsb	r3, [r2, r3]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fe74 	bl	8001b54 <__NVIC_EnableIRQ>
	return ret;
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3710      	adds	r7, #16
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	0800a9f0 	.word	0x0800a9f0
 8001e7c:	0800a9b4 	.word	0x0800a9b4
 8001e80:	20000db4 	.word	0x20000db4
 8001e84:	20000da8 	.word	0x20000da8
 8001e88:	20000c24 	.word	0x20000c24
 8001e8c:	0800ac60 	.word	0x0800ac60
 8001e90:	20000da4 	.word	0x20000da4

08001e94 <UART_getc_blocking>:
 * @param	timeout au del duquel on abandonne le blocage, sauf si timeout vaut 0 (attente infinie)
 * @post	Si le caractere reu est 0, il n'est pas possible de faire la difference avec le cas o aucun caractere n'est reu.
 * @ret		Le caractere reu, sur 8 bits.
 */
uint8_t UART_getc_blocking(uart_id_e uart_id, uint32_t timeout)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	6039      	str	r1, [r7, #0]
 8001e9e:	71fb      	strb	r3, [r7, #7]
	uint32_t initial = HAL_GetTick();
 8001ea0:	f000 fcb8 	bl	8002814 <HAL_GetTick>
 8001ea4:	60b8      	str	r0, [r7, #8]
	uint8_t c = 0;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	73fb      	strb	r3, [r7, #15]
	do
	{
		if(UART_data_ready(uart_id))
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff ff77 	bl	8001da0 <UART_data_ready>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d006      	beq.n	8001ec6 <UART_getc_blocking+0x32>
		{
			c = UART_get_next_byte(uart_id);
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff ff8e 	bl	8001ddc <UART_get_next_byte>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	73fb      	strb	r3, [r7, #15]
			break;
 8001ec4:	e00a      	b.n	8001edc <UART_getc_blocking+0x48>
		}
	}while(timeout==0 || HAL_GetTick() - initial < timeout);
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d0ee      	beq.n	8001eaa <UART_getc_blocking+0x16>
 8001ecc:	f000 fca2 	bl	8002814 <HAL_GetTick>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	683a      	ldr	r2, [r7, #0]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d8e6      	bhi.n	8001eaa <UART_getc_blocking+0x16>
	return c;
 8001edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
	...

08001ee8 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	460a      	mov	r2, r1
 8001ef2:	71fb      	strb	r3, [r7, #7]
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d907      	bls.n	8001f0e <UART_putc+0x26>
 8001efe:	4a16      	ldr	r2, [pc, #88]	; (8001f58 <UART_putc+0x70>)
 8001f00:	f240 113d 	movw	r1, #317	; 0x13d
 8001f04:	4815      	ldr	r0, [pc, #84]	; (8001f5c <UART_putc+0x74>)
 8001f06:	f002 fc1d 	bl	8004744 <printf>
 8001f0a:	f7ff fe63 	bl	8001bd4 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8001f0e:	79fb      	ldrb	r3, [r7, #7]
 8001f10:	4a13      	ldr	r2, [pc, #76]	; (8001f60 <UART_putc+0x78>)
 8001f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d019      	beq.n	8001f4e <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	4a11      	ldr	r2, [pc, #68]	; (8001f64 <UART_putc+0x7c>)
 8001f1e:	56d3      	ldrsb	r3, [r2, r3]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fe33 	bl	8001b8c <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	019b      	lsls	r3, r3, #6
 8001f2a:	4a0f      	ldr	r2, [pc, #60]	; (8001f68 <UART_putc+0x80>)
 8001f2c:	4413      	add	r3, r2
 8001f2e:	1db9      	adds	r1, r7, #6
 8001f30:	2201      	movs	r2, #1
 8001f32:	4618      	mov	r0, r3
 8001f34:	f001 fd6b 	bl	8003a0e <HAL_UART_Transmit_IT>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001f3c:	79fb      	ldrb	r3, [r7, #7]
 8001f3e:	4a09      	ldr	r2, [pc, #36]	; (8001f64 <UART_putc+0x7c>)
 8001f40:	56d3      	ldrsb	r3, [r2, r3]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff fe06 	bl	8001b54 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8001f48:	7bfb      	ldrb	r3, [r7, #15]
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d0e5      	beq.n	8001f1a <UART_putc+0x32>
	}
}
 8001f4e:	bf00      	nop
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	0800a9f0 	.word	0x0800a9f0
 8001f5c:	0800a9b4 	.word	0x0800a9b4
 8001f60:	20000dc0 	.word	0x20000dc0
 8001f64:	0800ac60 	.word	0x0800ac60
 8001f68:	20000b64 	.word	0x20000b64

08001f6c <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b087      	sub	sp, #28
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
 8001f78:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	4a13      	ldr	r2, [pc, #76]	; (8001fcc <UART_impolite_force_puts_on_uart+0x60>)
 8001f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d01d      	beq.n	8001fc2 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
 8001f88:	4a11      	ldr	r2, [pc, #68]	; (8001fd0 <UART_impolite_force_puts_on_uart+0x64>)
 8001f8a:	019b      	lsls	r3, r3, #6
 8001f8c:	4413      	add	r3, r2
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	e010      	b.n	8001fba <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8001f98:	bf00      	nop
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d0f9      	beq.n	8001f9a <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	4413      	add	r3, r2
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	461a      	mov	r2, r3
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	617b      	str	r3, [r7, #20]
 8001fba:	697a      	ldr	r2, [r7, #20]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d3ea      	bcc.n	8001f98 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8001fc2:	bf00      	nop
 8001fc4:	371c      	adds	r7, #28
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bc80      	pop	{r7}
 8001fca:	4770      	bx	lr
 8001fcc:	20000dc0 	.word	0x20000dc0
 8001fd0:	20000b64 	.word	0x20000b64

08001fd4 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8001fd8:	4802      	ldr	r0, [pc, #8]	; (8001fe4 <USART1_IRQHandler+0x10>)
 8001fda:	f001 fdb1 	bl	8003b40 <HAL_UART_IRQHandler>
}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000b64 	.word	0x20000b64

08001fe8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8001fec:	4802      	ldr	r0, [pc, #8]	; (8001ff8 <USART2_IRQHandler+0x10>)
 8001fee:	f001 fda7 	bl	8003b40 <HAL_UART_IRQHandler>
}
 8001ff2:	bf00      	nop
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000ba4 	.word	0x20000ba4

08001ffc <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002000:	4802      	ldr	r0, [pc, #8]	; (800200c <USART3_IRQHandler+0x10>)
 8002002:	f001 fd9d 	bl	8003b40 <HAL_UART_IRQHandler>
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20000be4 	.word	0x20000be4

08002010 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b084      	sub	sp, #16
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a1e      	ldr	r2, [pc, #120]	; (8002098 <HAL_UART_RxCpltCallback+0x88>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d102      	bne.n	8002028 <HAL_UART_RxCpltCallback+0x18>
 8002022:	2300      	movs	r3, #0
 8002024:	73fb      	strb	r3, [r7, #15]
 8002026:	e00e      	b.n	8002046 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a1b      	ldr	r2, [pc, #108]	; (800209c <HAL_UART_RxCpltCallback+0x8c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d102      	bne.n	8002038 <HAL_UART_RxCpltCallback+0x28>
 8002032:	2301      	movs	r3, #1
 8002034:	73fb      	strb	r3, [r7, #15]
 8002036:	e006      	b.n	8002046 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a18      	ldr	r2, [pc, #96]	; (80020a0 <HAL_UART_RxCpltCallback+0x90>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d126      	bne.n	8002090 <HAL_UART_RxCpltCallback+0x80>
 8002042:	2302      	movs	r3, #2
 8002044:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8002046:	7bfb      	ldrb	r3, [r7, #15]
 8002048:	4a16      	ldr	r2, [pc, #88]	; (80020a4 <HAL_UART_RxCpltCallback+0x94>)
 800204a:	2101      	movs	r1, #1
 800204c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002050:	7bfb      	ldrb	r3, [r7, #15]
 8002052:	4a15      	ldr	r2, [pc, #84]	; (80020a8 <HAL_UART_RxCpltCallback+0x98>)
 8002054:	5cd3      	ldrb	r3, [r2, r3]
 8002056:	3301      	adds	r3, #1
 8002058:	425a      	negs	r2, r3
 800205a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800205e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002062:	bf58      	it	pl
 8002064:	4253      	negpl	r3, r2
 8002066:	7bfa      	ldrb	r2, [r7, #15]
 8002068:	b2d9      	uxtb	r1, r3
 800206a:	4b0f      	ldr	r3, [pc, #60]	; (80020a8 <HAL_UART_RxCpltCallback+0x98>)
 800206c:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	019b      	lsls	r3, r3, #6
 8002072:	4a0e      	ldr	r2, [pc, #56]	; (80020ac <HAL_UART_RxCpltCallback+0x9c>)
 8002074:	1898      	adds	r0, r3, r2
 8002076:	7bfb      	ldrb	r3, [r7, #15]
 8002078:	7bfa      	ldrb	r2, [r7, #15]
 800207a:	490b      	ldr	r1, [pc, #44]	; (80020a8 <HAL_UART_RxCpltCallback+0x98>)
 800207c:	5c8a      	ldrb	r2, [r1, r2]
 800207e:	01db      	lsls	r3, r3, #7
 8002080:	4413      	add	r3, r2
 8002082:	4a0b      	ldr	r2, [pc, #44]	; (80020b0 <HAL_UART_RxCpltCallback+0xa0>)
 8002084:	4413      	add	r3, r2
 8002086:	2201      	movs	r2, #1
 8002088:	4619      	mov	r1, r3
 800208a:	f001 fd04 	bl	8003a96 <HAL_UART_Receive_IT>
 800208e:	e000      	b.n	8002092 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8002090:	bf00      	nop
}
 8002092:	3710      	adds	r7, #16
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40013800 	.word	0x40013800
 800209c:	40004400 	.word	0x40004400
 80020a0:	40004800 	.word	0x40004800
 80020a4:	20000db4 	.word	0x20000db4
 80020a8:	20000da4 	.word	0x20000da4
 80020ac:	20000b64 	.word	0x20000b64
 80020b0:	20000c24 	.word	0x20000c24

080020b4 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08c      	sub	sp, #48	; 0x30
 80020b8:	af02      	add	r7, sp, #8
 80020ba:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a53      	ldr	r2, [pc, #332]	; (8002210 <HAL_UART_MspInit+0x15c>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d142      	bne.n	800214c <HAL_UART_MspInit+0x98>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 80020c6:	4b53      	ldr	r3, [pc, #332]	; (8002214 <HAL_UART_MspInit+0x160>)
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	4a52      	ldr	r2, [pc, #328]	; (8002214 <HAL_UART_MspInit+0x160>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	6193      	str	r3, [r2, #24]
 80020d2:	4b50      	ldr	r3, [pc, #320]	; (8002214 <HAL_UART_MspInit+0x160>)
 80020d4:	699b      	ldr	r3, [r3, #24]
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	623b      	str	r3, [r7, #32]
 80020dc:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80020de:	4b4d      	ldr	r3, [pc, #308]	; (8002214 <HAL_UART_MspInit+0x160>)
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	4a4c      	ldr	r2, [pc, #304]	; (8002214 <HAL_UART_MspInit+0x160>)
 80020e4:	f043 0308 	orr.w	r3, r3, #8
 80020e8:	6193      	str	r3, [r2, #24]
 80020ea:	4b4a      	ldr	r3, [pc, #296]	; (8002214 <HAL_UART_MspInit+0x160>)
 80020ec:	699b      	ldr	r3, [r3, #24]
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	61fb      	str	r3, [r7, #28]
 80020f4:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80020f6:	2303      	movs	r3, #3
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	2301      	movs	r3, #1
 80020fc:	2202      	movs	r2, #2
 80020fe:	2140      	movs	r1, #64	; 0x40
 8002100:	4845      	ldr	r0, [pc, #276]	; (8002218 <HAL_UART_MspInit+0x164>)
 8002102:	f7ff f9ef 	bl	80014e4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002106:	2303      	movs	r3, #3
 8002108:	9300      	str	r3, [sp, #0]
 800210a:	2301      	movs	r3, #1
 800210c:	2200      	movs	r2, #0
 800210e:	2180      	movs	r1, #128	; 0x80
 8002110:	4841      	ldr	r0, [pc, #260]	; (8002218 <HAL_UART_MspInit+0x164>)
 8002112:	f7ff f9e7 	bl	80014e4 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8002116:	4b41      	ldr	r3, [pc, #260]	; (800221c <HAL_UART_MspInit+0x168>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
 800211c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002122:	627b      	str	r3, [r7, #36]	; 0x24
 8002124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002126:	f043 0304 	orr.w	r3, r3, #4
 800212a:	627b      	str	r3, [r7, #36]	; 0x24
 800212c:	4a3b      	ldr	r2, [pc, #236]	; (800221c <HAL_UART_MspInit+0x168>)
 800212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002130:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8002132:	4b38      	ldr	r3, [pc, #224]	; (8002214 <HAL_UART_MspInit+0x160>)
 8002134:	699b      	ldr	r3, [r3, #24]
 8002136:	4a37      	ldr	r2, [pc, #220]	; (8002214 <HAL_UART_MspInit+0x160>)
 8002138:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800213c:	6193      	str	r3, [r2, #24]
 800213e:	4b35      	ldr	r3, [pc, #212]	; (8002214 <HAL_UART_MspInit+0x160>)
 8002140:	699b      	ldr	r3, [r3, #24]
 8002142:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002146:	61bb      	str	r3, [r7, #24]
 8002148:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 800214a:	e05c      	b.n	8002206 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a33      	ldr	r2, [pc, #204]	; (8002220 <HAL_UART_MspInit+0x16c>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d128      	bne.n	80021a8 <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002156:	4b2f      	ldr	r3, [pc, #188]	; (8002214 <HAL_UART_MspInit+0x160>)
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	4a2e      	ldr	r2, [pc, #184]	; (8002214 <HAL_UART_MspInit+0x160>)
 800215c:	f043 0304 	orr.w	r3, r3, #4
 8002160:	6193      	str	r3, [r2, #24]
 8002162:	4b2c      	ldr	r3, [pc, #176]	; (8002214 <HAL_UART_MspInit+0x160>)
 8002164:	699b      	ldr	r3, [r3, #24]
 8002166:	f003 0304 	and.w	r3, r3, #4
 800216a:	617b      	str	r3, [r7, #20]
 800216c:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800216e:	2303      	movs	r3, #3
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	2301      	movs	r3, #1
 8002174:	2202      	movs	r2, #2
 8002176:	2104      	movs	r1, #4
 8002178:	482a      	ldr	r0, [pc, #168]	; (8002224 <HAL_UART_MspInit+0x170>)
 800217a:	f7ff f9b3 	bl	80014e4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800217e:	2303      	movs	r3, #3
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	2301      	movs	r3, #1
 8002184:	2200      	movs	r2, #0
 8002186:	2108      	movs	r1, #8
 8002188:	4826      	ldr	r0, [pc, #152]	; (8002224 <HAL_UART_MspInit+0x170>)
 800218a:	f7ff f9ab 	bl	80014e4 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800218e:	4b21      	ldr	r3, [pc, #132]	; (8002214 <HAL_UART_MspInit+0x160>)
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	4a20      	ldr	r2, [pc, #128]	; (8002214 <HAL_UART_MspInit+0x160>)
 8002194:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002198:	61d3      	str	r3, [r2, #28]
 800219a:	4b1e      	ldr	r3, [pc, #120]	; (8002214 <HAL_UART_MspInit+0x160>)
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	693b      	ldr	r3, [r7, #16]
}
 80021a6:	e02e      	b.n	8002206 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a1e      	ldr	r2, [pc, #120]	; (8002228 <HAL_UART_MspInit+0x174>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d129      	bne.n	8002206 <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80021b2:	4b18      	ldr	r3, [pc, #96]	; (8002214 <HAL_UART_MspInit+0x160>)
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	4a17      	ldr	r2, [pc, #92]	; (8002214 <HAL_UART_MspInit+0x160>)
 80021b8:	f043 0308 	orr.w	r3, r3, #8
 80021bc:	6193      	str	r3, [r2, #24]
 80021be:	4b15      	ldr	r3, [pc, #84]	; (8002214 <HAL_UART_MspInit+0x160>)
 80021c0:	699b      	ldr	r3, [r3, #24]
 80021c2:	f003 0308 	and.w	r3, r3, #8
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80021ca:	2303      	movs	r3, #3
 80021cc:	9300      	str	r3, [sp, #0]
 80021ce:	2301      	movs	r3, #1
 80021d0:	2202      	movs	r2, #2
 80021d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021d6:	4810      	ldr	r0, [pc, #64]	; (8002218 <HAL_UART_MspInit+0x164>)
 80021d8:	f7ff f984 	bl	80014e4 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80021dc:	2303      	movs	r3, #3
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	2301      	movs	r3, #1
 80021e2:	2200      	movs	r2, #0
 80021e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021e8:	480b      	ldr	r0, [pc, #44]	; (8002218 <HAL_UART_MspInit+0x164>)
 80021ea:	f7ff f97b 	bl	80014e4 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80021ee:	4b09      	ldr	r3, [pc, #36]	; (8002214 <HAL_UART_MspInit+0x160>)
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	4a08      	ldr	r2, [pc, #32]	; (8002214 <HAL_UART_MspInit+0x160>)
 80021f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021f8:	61d3      	str	r3, [r2, #28]
 80021fa:	4b06      	ldr	r3, [pc, #24]	; (8002214 <HAL_UART_MspInit+0x160>)
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	68bb      	ldr	r3, [r7, #8]
}
 8002206:	bf00      	nop
 8002208:	3728      	adds	r7, #40	; 0x28
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40013800 	.word	0x40013800
 8002214:	40021000 	.word	0x40021000
 8002218:	40010c00 	.word	0x40010c00
 800221c:	40010000 	.word	0x40010000
 8002220:	40004400 	.word	0x40004400
 8002224:	40010800 	.word	0x40010800
 8002228:	40004800 	.word	0x40004800

0800222c <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002238:	2b08      	cmp	r3, #8
 800223a:	d106      	bne.n	800224a <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2222      	movs	r2, #34	; 0x22
 8002246:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr

08002254 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002258:	4b03      	ldr	r3, [pc, #12]	; (8002268 <WWDG_IRQHandler+0x14>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4903      	ldr	r1, [pc, #12]	; (800226c <WWDG_IRQHandler+0x18>)
 800225e:	4618      	mov	r0, r3
 8002260:	f7ff fae0 	bl	8001824 <dump_printf>
	while(1);
 8002264:	e7fe      	b.n	8002264 <WWDG_IRQHandler+0x10>
 8002266:	bf00      	nop
 8002268:	2000003c 	.word	0x2000003c
 800226c:	0800aa80 	.word	0x0800aa80

08002270 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002274:	4b03      	ldr	r3, [pc, #12]	; (8002284 <PVD_IRQHandler+0x14>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4903      	ldr	r1, [pc, #12]	; (8002288 <PVD_IRQHandler+0x18>)
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fad2 	bl	8001824 <dump_printf>
	while(1);
 8002280:	e7fe      	b.n	8002280 <PVD_IRQHandler+0x10>
 8002282:	bf00      	nop
 8002284:	2000003c 	.word	0x2000003c
 8002288:	0800aa88 	.word	0x0800aa88

0800228c <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8002290:	4b03      	ldr	r3, [pc, #12]	; (80022a0 <TAMPER_IRQHandler+0x14>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4903      	ldr	r1, [pc, #12]	; (80022a4 <TAMPER_IRQHandler+0x18>)
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff fac4 	bl	8001824 <dump_printf>
	while(1);
 800229c:	e7fe      	b.n	800229c <TAMPER_IRQHandler+0x10>
 800229e:	bf00      	nop
 80022a0:	2000003c 	.word	0x2000003c
 80022a4:	0800aa8c 	.word	0x0800aa8c

080022a8 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 80022ac:	4b03      	ldr	r3, [pc, #12]	; (80022bc <RTC_IRQHandler+0x14>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4903      	ldr	r1, [pc, #12]	; (80022c0 <RTC_IRQHandler+0x18>)
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff fab6 	bl	8001824 <dump_printf>
	while(1);
 80022b8:	e7fe      	b.n	80022b8 <RTC_IRQHandler+0x10>
 80022ba:	bf00      	nop
 80022bc:	2000003c 	.word	0x2000003c
 80022c0:	0800aa94 	.word	0x0800aa94

080022c4 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80022c8:	4b03      	ldr	r3, [pc, #12]	; (80022d8 <FLASH_IRQHandler+0x14>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4903      	ldr	r1, [pc, #12]	; (80022dc <FLASH_IRQHandler+0x18>)
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7ff faa8 	bl	8001824 <dump_printf>
	while(1);
 80022d4:	e7fe      	b.n	80022d4 <FLASH_IRQHandler+0x10>
 80022d6:	bf00      	nop
 80022d8:	2000003c 	.word	0x2000003c
 80022dc:	0800aa98 	.word	0x0800aa98

080022e0 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80022e4:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <RCC_IRQHandler+0x14>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4903      	ldr	r1, [pc, #12]	; (80022f8 <RCC_IRQHandler+0x18>)
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7ff fa9a 	bl	8001824 <dump_printf>
	while(1);
 80022f0:	e7fe      	b.n	80022f0 <RCC_IRQHandler+0x10>
 80022f2:	bf00      	nop
 80022f4:	2000003c 	.word	0x2000003c
 80022f8:	0800aaa0 	.word	0x0800aaa0

080022fc <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8002300:	4b03      	ldr	r3, [pc, #12]	; (8002310 <DMA1_Channel1_IRQHandler+0x14>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4903      	ldr	r1, [pc, #12]	; (8002314 <DMA1_Channel1_IRQHandler+0x18>)
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff fa8c 	bl	8001824 <dump_printf>
	while(1);
 800230c:	e7fe      	b.n	800230c <DMA1_Channel1_IRQHandler+0x10>
 800230e:	bf00      	nop
 8002310:	2000003c 	.word	0x2000003c
 8002314:	0800aacc 	.word	0x0800aacc

08002318 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 800231c:	4b03      	ldr	r3, [pc, #12]	; (800232c <DMA1_Channel2_IRQHandler+0x14>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4903      	ldr	r1, [pc, #12]	; (8002330 <DMA1_Channel2_IRQHandler+0x18>)
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff fa7e 	bl	8001824 <dump_printf>
	while(1);
 8002328:	e7fe      	b.n	8002328 <DMA1_Channel2_IRQHandler+0x10>
 800232a:	bf00      	nop
 800232c:	2000003c 	.word	0x2000003c
 8002330:	0800aadc 	.word	0x0800aadc

08002334 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002338:	4b03      	ldr	r3, [pc, #12]	; (8002348 <DMA1_Channel3_IRQHandler+0x14>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4903      	ldr	r1, [pc, #12]	; (800234c <DMA1_Channel3_IRQHandler+0x18>)
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff fa70 	bl	8001824 <dump_printf>
	while(1);
 8002344:	e7fe      	b.n	8002344 <DMA1_Channel3_IRQHandler+0x10>
 8002346:	bf00      	nop
 8002348:	2000003c 	.word	0x2000003c
 800234c:	0800aaec 	.word	0x0800aaec

08002350 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002354:	4b03      	ldr	r3, [pc, #12]	; (8002364 <DMA1_Channel4_IRQHandler+0x14>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4903      	ldr	r1, [pc, #12]	; (8002368 <DMA1_Channel4_IRQHandler+0x18>)
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff fa62 	bl	8001824 <dump_printf>
	while(1);
 8002360:	e7fe      	b.n	8002360 <DMA1_Channel4_IRQHandler+0x10>
 8002362:	bf00      	nop
 8002364:	2000003c 	.word	0x2000003c
 8002368:	0800aafc 	.word	0x0800aafc

0800236c <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8002370:	4b03      	ldr	r3, [pc, #12]	; (8002380 <DMA1_Channel5_IRQHandler+0x14>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4903      	ldr	r1, [pc, #12]	; (8002384 <DMA1_Channel5_IRQHandler+0x18>)
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff fa54 	bl	8001824 <dump_printf>
	while(1);
 800237c:	e7fe      	b.n	800237c <DMA1_Channel5_IRQHandler+0x10>
 800237e:	bf00      	nop
 8002380:	2000003c 	.word	0x2000003c
 8002384:	0800ab0c 	.word	0x0800ab0c

08002388 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 800238c:	4b03      	ldr	r3, [pc, #12]	; (800239c <DMA1_Channel6_IRQHandler+0x14>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4903      	ldr	r1, [pc, #12]	; (80023a0 <DMA1_Channel6_IRQHandler+0x18>)
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff fa46 	bl	8001824 <dump_printf>
	while(1);
 8002398:	e7fe      	b.n	8002398 <DMA1_Channel6_IRQHandler+0x10>
 800239a:	bf00      	nop
 800239c:	2000003c 	.word	0x2000003c
 80023a0:	0800ab1c 	.word	0x0800ab1c

080023a4 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80023a8:	4b03      	ldr	r3, [pc, #12]	; (80023b8 <DMA1_Channel7_IRQHandler+0x14>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4903      	ldr	r1, [pc, #12]	; (80023bc <DMA1_Channel7_IRQHandler+0x18>)
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff fa38 	bl	8001824 <dump_printf>
	while(1);
 80023b4:	e7fe      	b.n	80023b4 <DMA1_Channel7_IRQHandler+0x10>
 80023b6:	bf00      	nop
 80023b8:	2000003c 	.word	0x2000003c
 80023bc:	0800ab2c 	.word	0x0800ab2c

080023c0 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80023c4:	4b03      	ldr	r3, [pc, #12]	; (80023d4 <ADC1_2_IRQHandler+0x14>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4903      	ldr	r1, [pc, #12]	; (80023d8 <ADC1_2_IRQHandler+0x18>)
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fa2a 	bl	8001824 <dump_printf>
	while(1);
 80023d0:	e7fe      	b.n	80023d0 <ADC1_2_IRQHandler+0x10>
 80023d2:	bf00      	nop
 80023d4:	2000003c 	.word	0x2000003c
 80023d8:	0800ab3c 	.word	0x0800ab3c

080023dc <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4903      	ldr	r1, [pc, #12]	; (80023f4 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff fa1c 	bl	8001824 <dump_printf>
	while(1);
 80023ec:	e7fe      	b.n	80023ec <USB_HP_CAN1_TX_IRQHandler+0x10>
 80023ee:	bf00      	nop
 80023f0:	2000003c 	.word	0x2000003c
 80023f4:	0800ab44 	.word	0x0800ab44

080023f8 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80023fc:	4b03      	ldr	r3, [pc, #12]	; (800240c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4903      	ldr	r1, [pc, #12]	; (8002410 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff fa0e 	bl	8001824 <dump_printf>
	while(1);
 8002408:	e7fe      	b.n	8002408 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 800240a:	bf00      	nop
 800240c:	2000003c 	.word	0x2000003c
 8002410:	0800ab54 	.word	0x0800ab54

08002414 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002418:	4b03      	ldr	r3, [pc, #12]	; (8002428 <CAN1_RX1_IRQHandler+0x14>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4903      	ldr	r1, [pc, #12]	; (800242c <CAN1_RX1_IRQHandler+0x18>)
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff fa00 	bl	8001824 <dump_printf>
	while(1);
 8002424:	e7fe      	b.n	8002424 <CAN1_RX1_IRQHandler+0x10>
 8002426:	bf00      	nop
 8002428:	2000003c 	.word	0x2000003c
 800242c:	0800ab64 	.word	0x0800ab64

08002430 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002434:	4b03      	ldr	r3, [pc, #12]	; (8002444 <CAN1_SCE_IRQHandler+0x14>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4903      	ldr	r1, [pc, #12]	; (8002448 <CAN1_SCE_IRQHandler+0x18>)
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff f9f2 	bl	8001824 <dump_printf>
	while(1);
 8002440:	e7fe      	b.n	8002440 <CAN1_SCE_IRQHandler+0x10>
 8002442:	bf00      	nop
 8002444:	2000003c 	.word	0x2000003c
 8002448:	0800ab70 	.word	0x0800ab70

0800244c <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002450:	4b03      	ldr	r3, [pc, #12]	; (8002460 <TIM1_BRK_IRQHandler+0x14>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4903      	ldr	r1, [pc, #12]	; (8002464 <TIM1_BRK_IRQHandler+0x18>)
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff f9e4 	bl	8001824 <dump_printf>
	while(1);
 800245c:	e7fe      	b.n	800245c <TIM1_BRK_IRQHandler+0x10>
 800245e:	bf00      	nop
 8002460:	2000003c 	.word	0x2000003c
 8002464:	0800ab84 	.word	0x0800ab84

08002468 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 800246c:	4b03      	ldr	r3, [pc, #12]	; (800247c <TIM1_TRG_COM_IRQHandler+0x14>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4903      	ldr	r1, [pc, #12]	; (8002480 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff f9d6 	bl	8001824 <dump_printf>
	while(1);
 8002478:	e7fe      	b.n	8002478 <TIM1_TRG_COM_IRQHandler+0x10>
 800247a:	bf00      	nop
 800247c:	2000003c 	.word	0x2000003c
 8002480:	0800ab98 	.word	0x0800ab98

08002484 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002488:	4b03      	ldr	r3, [pc, #12]	; (8002498 <TIM1_CC_IRQHandler+0x14>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4903      	ldr	r1, [pc, #12]	; (800249c <TIM1_CC_IRQHandler+0x18>)
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff f9c8 	bl	8001824 <dump_printf>
	while(1);
 8002494:	e7fe      	b.n	8002494 <TIM1_CC_IRQHandler+0x10>
 8002496:	bf00      	nop
 8002498:	2000003c 	.word	0x2000003c
 800249c:	0800aba8 	.word	0x0800aba8

080024a0 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80024a4:	4b03      	ldr	r3, [pc, #12]	; (80024b4 <I2C1_EV_IRQHandler+0x14>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4903      	ldr	r1, [pc, #12]	; (80024b8 <I2C1_EV_IRQHandler+0x18>)
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff f9ba 	bl	8001824 <dump_printf>
	while(1);
 80024b0:	e7fe      	b.n	80024b0 <I2C1_EV_IRQHandler+0x10>
 80024b2:	bf00      	nop
 80024b4:	2000003c 	.word	0x2000003c
 80024b8:	0800abc8 	.word	0x0800abc8

080024bc <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <I2C1_ER_IRQHandler+0x14>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4903      	ldr	r1, [pc, #12]	; (80024d4 <I2C1_ER_IRQHandler+0x18>)
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff f9ac 	bl	8001824 <dump_printf>
	while(1);
 80024cc:	e7fe      	b.n	80024cc <I2C1_ER_IRQHandler+0x10>
 80024ce:	bf00      	nop
 80024d0:	2000003c 	.word	0x2000003c
 80024d4:	0800abd0 	.word	0x0800abd0

080024d8 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80024dc:	4b03      	ldr	r3, [pc, #12]	; (80024ec <I2C2_EV_IRQHandler+0x14>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4903      	ldr	r1, [pc, #12]	; (80024f0 <I2C2_EV_IRQHandler+0x18>)
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff f99e 	bl	8001824 <dump_printf>
	while(1);
 80024e8:	e7fe      	b.n	80024e8 <I2C2_EV_IRQHandler+0x10>
 80024ea:	bf00      	nop
 80024ec:	2000003c 	.word	0x2000003c
 80024f0:	0800abd8 	.word	0x0800abd8

080024f4 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 80024f8:	4b03      	ldr	r3, [pc, #12]	; (8002508 <I2C2_ER_IRQHandler+0x14>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4903      	ldr	r1, [pc, #12]	; (800250c <I2C2_ER_IRQHandler+0x18>)
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff f990 	bl	8001824 <dump_printf>
	while(1);
 8002504:	e7fe      	b.n	8002504 <I2C2_ER_IRQHandler+0x10>
 8002506:	bf00      	nop
 8002508:	2000003c 	.word	0x2000003c
 800250c:	0800abe0 	.word	0x0800abe0

08002510 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002514:	4b03      	ldr	r3, [pc, #12]	; (8002524 <SPI1_IRQHandler+0x14>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4903      	ldr	r1, [pc, #12]	; (8002528 <SPI1_IRQHandler+0x18>)
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff f982 	bl	8001824 <dump_printf>
	while(1);
 8002520:	e7fe      	b.n	8002520 <SPI1_IRQHandler+0x10>
 8002522:	bf00      	nop
 8002524:	2000003c 	.word	0x2000003c
 8002528:	0800abe8 	.word	0x0800abe8

0800252c <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002530:	4b03      	ldr	r3, [pc, #12]	; (8002540 <SPI2_IRQHandler+0x14>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4903      	ldr	r1, [pc, #12]	; (8002544 <SPI2_IRQHandler+0x18>)
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff f974 	bl	8001824 <dump_printf>
	while(1);
 800253c:	e7fe      	b.n	800253c <SPI2_IRQHandler+0x10>
 800253e:	bf00      	nop
 8002540:	2000003c 	.word	0x2000003c
 8002544:	0800abf0 	.word	0x0800abf0

08002548 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 800254c:	4b03      	ldr	r3, [pc, #12]	; (800255c <RTC_Alarm_IRQHandler+0x14>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4903      	ldr	r1, [pc, #12]	; (8002560 <RTC_Alarm_IRQHandler+0x18>)
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff f966 	bl	8001824 <dump_printf>
	while(1);
 8002558:	e7fe      	b.n	8002558 <RTC_Alarm_IRQHandler+0x10>
 800255a:	bf00      	nop
 800255c:	2000003c 	.word	0x2000003c
 8002560:	0800ac1c 	.word	0x0800ac1c

08002564 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002568:	4b03      	ldr	r3, [pc, #12]	; (8002578 <USBWakeUp_IRQHandler+0x14>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4903      	ldr	r1, [pc, #12]	; (800257c <USBWakeUp_IRQHandler+0x18>)
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff f958 	bl	8001824 <dump_printf>
}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}
 8002578:	2000003c 	.word	0x2000003c
 800257c:	0800ac28 	.word	0x0800ac28

08002580 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002584:	4b15      	ldr	r3, [pc, #84]	; (80025dc <SystemInit+0x5c>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a14      	ldr	r2, [pc, #80]	; (80025dc <SystemInit+0x5c>)
 800258a:	f043 0301 	orr.w	r3, r3, #1
 800258e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002590:	4b12      	ldr	r3, [pc, #72]	; (80025dc <SystemInit+0x5c>)
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	4911      	ldr	r1, [pc, #68]	; (80025dc <SystemInit+0x5c>)
 8002596:	4b12      	ldr	r3, [pc, #72]	; (80025e0 <SystemInit+0x60>)
 8002598:	4013      	ands	r3, r2
 800259a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800259c:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <SystemInit+0x5c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a0e      	ldr	r2, [pc, #56]	; (80025dc <SystemInit+0x5c>)
 80025a2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80025a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025aa:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80025ac:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <SystemInit+0x5c>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a0a      	ldr	r2, [pc, #40]	; (80025dc <SystemInit+0x5c>)
 80025b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025b6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80025b8:	4b08      	ldr	r3, [pc, #32]	; (80025dc <SystemInit+0x5c>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	4a07      	ldr	r2, [pc, #28]	; (80025dc <SystemInit+0x5c>)
 80025be:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80025c2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80025c4:	4b05      	ldr	r3, [pc, #20]	; (80025dc <SystemInit+0x5c>)
 80025c6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80025ca:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80025cc:	4b05      	ldr	r3, [pc, #20]	; (80025e4 <SystemInit+0x64>)
 80025ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025d2:	609a      	str	r2, [r3, #8]
#endif 
}
 80025d4:	bf00      	nop
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bc80      	pop	{r7}
 80025da:	4770      	bx	lr
 80025dc:	40021000 	.word	0x40021000
 80025e0:	f8ff0000 	.word	0xf8ff0000
 80025e4:	e000ed00 	.word	0xe000ed00

080025e8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80025ee:	2300      	movs	r3, #0
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	2300      	movs	r3, #0
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	2300      	movs	r3, #0
 80025f8:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80025fa:	4b2f      	ldr	r3, [pc, #188]	; (80026b8 <SystemCoreClockUpdate+0xd0>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b08      	cmp	r3, #8
 8002608:	d011      	beq.n	800262e <SystemCoreClockUpdate+0x46>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2b08      	cmp	r3, #8
 800260e:	d83a      	bhi.n	8002686 <SystemCoreClockUpdate+0x9e>
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <SystemCoreClockUpdate+0x36>
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2b04      	cmp	r3, #4
 800261a:	d004      	beq.n	8002626 <SystemCoreClockUpdate+0x3e>
 800261c:	e033      	b.n	8002686 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800261e:	4b27      	ldr	r3, [pc, #156]	; (80026bc <SystemCoreClockUpdate+0xd4>)
 8002620:	4a27      	ldr	r2, [pc, #156]	; (80026c0 <SystemCoreClockUpdate+0xd8>)
 8002622:	601a      	str	r2, [r3, #0]
      break;
 8002624:	e033      	b.n	800268e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002626:	4b25      	ldr	r3, [pc, #148]	; (80026bc <SystemCoreClockUpdate+0xd4>)
 8002628:	4a25      	ldr	r2, [pc, #148]	; (80026c0 <SystemCoreClockUpdate+0xd8>)
 800262a:	601a      	str	r2, [r3, #0]
      break;
 800262c:	e02f      	b.n	800268e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800262e:	4b22      	ldr	r3, [pc, #136]	; (80026b8 <SystemCoreClockUpdate+0xd0>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002636:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002638:	4b1f      	ldr	r3, [pc, #124]	; (80026b8 <SystemCoreClockUpdate+0xd0>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002640:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	0c9b      	lsrs	r3, r3, #18
 8002646:	3302      	adds	r3, #2
 8002648:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d106      	bne.n	800265e <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	4a1c      	ldr	r2, [pc, #112]	; (80026c4 <SystemCoreClockUpdate+0xdc>)
 8002654:	fb02 f303 	mul.w	r3, r2, r3
 8002658:	4a18      	ldr	r2, [pc, #96]	; (80026bc <SystemCoreClockUpdate+0xd4>)
 800265a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 800265c:	e017      	b.n	800268e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800265e:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <SystemCoreClockUpdate+0xd0>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d006      	beq.n	8002678 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	4a15      	ldr	r2, [pc, #84]	; (80026c4 <SystemCoreClockUpdate+0xdc>)
 800266e:	fb02 f303 	mul.w	r3, r2, r3
 8002672:	4a12      	ldr	r2, [pc, #72]	; (80026bc <SystemCoreClockUpdate+0xd4>)
 8002674:	6013      	str	r3, [r2, #0]
      break;
 8002676:	e00a      	b.n	800268e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	4a11      	ldr	r2, [pc, #68]	; (80026c0 <SystemCoreClockUpdate+0xd8>)
 800267c:	fb02 f303 	mul.w	r3, r2, r3
 8002680:	4a0e      	ldr	r2, [pc, #56]	; (80026bc <SystemCoreClockUpdate+0xd4>)
 8002682:	6013      	str	r3, [r2, #0]
      break;
 8002684:	e003      	b.n	800268e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002686:	4b0d      	ldr	r3, [pc, #52]	; (80026bc <SystemCoreClockUpdate+0xd4>)
 8002688:	4a0d      	ldr	r2, [pc, #52]	; (80026c0 <SystemCoreClockUpdate+0xd8>)
 800268a:	601a      	str	r2, [r3, #0]
      break;
 800268c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800268e:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <SystemCoreClockUpdate+0xd0>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	091b      	lsrs	r3, r3, #4
 8002694:	f003 030f 	and.w	r3, r3, #15
 8002698:	4a0b      	ldr	r2, [pc, #44]	; (80026c8 <SystemCoreClockUpdate+0xe0>)
 800269a:	5cd3      	ldrb	r3, [r2, r3]
 800269c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800269e:	4b07      	ldr	r3, [pc, #28]	; (80026bc <SystemCoreClockUpdate+0xd4>)
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	fa22 f303 	lsr.w	r3, r2, r3
 80026a8:	4a04      	ldr	r2, [pc, #16]	; (80026bc <SystemCoreClockUpdate+0xd4>)
 80026aa:	6013      	str	r3, [r2, #0]
}
 80026ac:	bf00      	nop
 80026ae:	3714      	adds	r7, #20
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40021000 	.word	0x40021000
 80026bc:	20000040 	.word	0x20000040
 80026c0:	007a1200 	.word	0x007a1200
 80026c4:	003d0900 	.word	0x003d0900
 80026c8:	0800ac64 	.word	0x0800ac64

080026cc <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80026d2:	2300      	movs	r3, #0
 80026d4:	71fb      	strb	r3, [r7, #7]
 80026d6:	e007      	b.n	80026e8 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	4a0b      	ldr	r2, [pc, #44]	; (8002708 <Systick_init+0x3c>)
 80026dc:	2100      	movs	r1, #0
 80026de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	3301      	adds	r3, #1
 80026e6:	71fb      	strb	r3, [r7, #7]
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	2b0f      	cmp	r3, #15
 80026ec:	d9f4      	bls.n	80026d8 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80026ee:	2200      	movs	r2, #0
 80026f0:	2100      	movs	r1, #0
 80026f2:	f04f 30ff 	mov.w	r0, #4294967295
 80026f6:	f000 f96e 	bl	80029d6 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 80026fa:	4b04      	ldr	r3, [pc, #16]	; (800270c <Systick_init+0x40>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	601a      	str	r2, [r3, #0]
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	20000dcc 	.word	0x20000dcc
 800270c:	20000e0c 	.word	0x20000e0c

08002710 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002716:	f000 f86b 	bl	80027f0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800271a:	f000 f992 	bl	8002a42 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 800271e:	4b0f      	ldr	r3, [pc, #60]	; (800275c <SysTick_Handler+0x4c>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <SysTick_Handler+0x1a>
		Systick_init();
 8002726:	f7ff ffd1 	bl	80026cc <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800272a:	2300      	movs	r3, #0
 800272c:	71fb      	strb	r3, [r7, #7]
 800272e:	e00d      	b.n	800274c <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002730:	79fb      	ldrb	r3, [r7, #7]
 8002732:	4a0b      	ldr	r2, [pc, #44]	; (8002760 <SysTick_Handler+0x50>)
 8002734:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d004      	beq.n	8002746 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 800273c:	79fb      	ldrb	r3, [r7, #7]
 800273e:	4a08      	ldr	r2, [pc, #32]	; (8002760 <SysTick_Handler+0x50>)
 8002740:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002744:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	3301      	adds	r3, #1
 800274a:	71fb      	strb	r3, [r7, #7]
 800274c:	79fb      	ldrb	r3, [r7, #7]
 800274e:	2b0f      	cmp	r3, #15
 8002750:	d9ee      	bls.n	8002730 <SysTick_Handler+0x20>
	}
}
 8002752:	bf00      	nop
 8002754:	bf00      	nop
 8002756:	3708      	adds	r7, #8
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}
 800275c:	20000e0c 	.word	0x20000e0c
 8002760:	20000dcc 	.word	0x20000dcc

08002764 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002768:	4b08      	ldr	r3, [pc, #32]	; (800278c <HAL_Init+0x28>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a07      	ldr	r2, [pc, #28]	; (800278c <HAL_Init+0x28>)
 800276e:	f043 0310 	orr.w	r3, r3, #16
 8002772:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002774:	2003      	movs	r0, #3
 8002776:	f000 f923 	bl	80029c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800277a:	200f      	movs	r0, #15
 800277c:	f000 f808 	bl	8002790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002780:	f7fe fee0 	bl	8001544 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40022000 	.word	0x40022000

08002790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002798:	4b12      	ldr	r3, [pc, #72]	; (80027e4 <HAL_InitTick+0x54>)
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	4b12      	ldr	r3, [pc, #72]	; (80027e8 <HAL_InitTick+0x58>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	4619      	mov	r1, r3
 80027a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f93b 	bl	8002a2a <HAL_SYSTICK_Config>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e00e      	b.n	80027dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2b0f      	cmp	r3, #15
 80027c2:	d80a      	bhi.n	80027da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027c4:	2200      	movs	r2, #0
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	f04f 30ff 	mov.w	r0, #4294967295
 80027cc:	f000 f903 	bl	80029d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027d0:	4a06      	ldr	r2, [pc, #24]	; (80027ec <HAL_InitTick+0x5c>)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e000      	b.n	80027dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	20000040 	.word	0x20000040
 80027e8:	20000048 	.word	0x20000048
 80027ec:	20000044 	.word	0x20000044

080027f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027f4:	4b05      	ldr	r3, [pc, #20]	; (800280c <HAL_IncTick+0x1c>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	461a      	mov	r2, r3
 80027fa:	4b05      	ldr	r3, [pc, #20]	; (8002810 <HAL_IncTick+0x20>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4413      	add	r3, r2
 8002800:	4a03      	ldr	r2, [pc, #12]	; (8002810 <HAL_IncTick+0x20>)
 8002802:	6013      	str	r3, [r2, #0]
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	20000048 	.word	0x20000048
 8002810:	20000ee4 	.word	0x20000ee4

08002814 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return uwTick;
 8002818:	4b02      	ldr	r3, [pc, #8]	; (8002824 <HAL_GetTick+0x10>)
 800281a:	681b      	ldr	r3, [r3, #0]
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr
 8002824:	20000ee4 	.word	0x20000ee4

08002828 <__NVIC_SetPriorityGrouping>:
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002838:	4b0c      	ldr	r3, [pc, #48]	; (800286c <__NVIC_SetPriorityGrouping+0x44>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002844:	4013      	ands	r3, r2
 8002846:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002850:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002854:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800285a:	4a04      	ldr	r2, [pc, #16]	; (800286c <__NVIC_SetPriorityGrouping+0x44>)
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	60d3      	str	r3, [r2, #12]
}
 8002860:	bf00      	nop
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	e000ed00 	.word	0xe000ed00

08002870 <__NVIC_GetPriorityGrouping>:
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002874:	4b04      	ldr	r3, [pc, #16]	; (8002888 <__NVIC_GetPriorityGrouping+0x18>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	0a1b      	lsrs	r3, r3, #8
 800287a:	f003 0307 	and.w	r3, r3, #7
}
 800287e:	4618      	mov	r0, r3
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	e000ed00 	.word	0xe000ed00

0800288c <__NVIC_EnableIRQ>:
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289a:	2b00      	cmp	r3, #0
 800289c:	db0b      	blt.n	80028b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800289e:	79fb      	ldrb	r3, [r7, #7]
 80028a0:	f003 021f 	and.w	r2, r3, #31
 80028a4:	4906      	ldr	r1, [pc, #24]	; (80028c0 <__NVIC_EnableIRQ+0x34>)
 80028a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028aa:	095b      	lsrs	r3, r3, #5
 80028ac:	2001      	movs	r0, #1
 80028ae:	fa00 f202 	lsl.w	r2, r0, r2
 80028b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr
 80028c0:	e000e100 	.word	0xe000e100

080028c4 <__NVIC_SetPriority>:
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	6039      	str	r1, [r7, #0]
 80028ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	db0a      	blt.n	80028ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	490c      	ldr	r1, [pc, #48]	; (8002910 <__NVIC_SetPriority+0x4c>)
 80028de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e2:	0112      	lsls	r2, r2, #4
 80028e4:	b2d2      	uxtb	r2, r2
 80028e6:	440b      	add	r3, r1
 80028e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80028ec:	e00a      	b.n	8002904 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4908      	ldr	r1, [pc, #32]	; (8002914 <__NVIC_SetPriority+0x50>)
 80028f4:	79fb      	ldrb	r3, [r7, #7]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	3b04      	subs	r3, #4
 80028fc:	0112      	lsls	r2, r2, #4
 80028fe:	b2d2      	uxtb	r2, r2
 8002900:	440b      	add	r3, r1
 8002902:	761a      	strb	r2, [r3, #24]
}
 8002904:	bf00      	nop
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	bc80      	pop	{r7}
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000e100 	.word	0xe000e100
 8002914:	e000ed00 	.word	0xe000ed00

08002918 <NVIC_EncodePriority>:
{
 8002918:	b480      	push	{r7}
 800291a:	b089      	sub	sp, #36	; 0x24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f003 0307 	and.w	r3, r3, #7
 800292a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	f1c3 0307 	rsb	r3, r3, #7
 8002932:	2b04      	cmp	r3, #4
 8002934:	bf28      	it	cs
 8002936:	2304      	movcs	r3, #4
 8002938:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3304      	adds	r3, #4
 800293e:	2b06      	cmp	r3, #6
 8002940:	d902      	bls.n	8002948 <NVIC_EncodePriority+0x30>
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	3b03      	subs	r3, #3
 8002946:	e000      	b.n	800294a <NVIC_EncodePriority+0x32>
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800294c:	f04f 32ff 	mov.w	r2, #4294967295
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	fa02 f303 	lsl.w	r3, r2, r3
 8002956:	43da      	mvns	r2, r3
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	401a      	ands	r2, r3
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002960:	f04f 31ff 	mov.w	r1, #4294967295
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	fa01 f303 	lsl.w	r3, r1, r3
 800296a:	43d9      	mvns	r1, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002970:	4313      	orrs	r3, r2
}
 8002972:	4618      	mov	r0, r3
 8002974:	3724      	adds	r7, #36	; 0x24
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3b01      	subs	r3, #1
 8002988:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800298c:	d301      	bcc.n	8002992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800298e:	2301      	movs	r3, #1
 8002990:	e00f      	b.n	80029b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002992:	4a0a      	ldr	r2, [pc, #40]	; (80029bc <SysTick_Config+0x40>)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3b01      	subs	r3, #1
 8002998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800299a:	210f      	movs	r1, #15
 800299c:	f04f 30ff 	mov.w	r0, #4294967295
 80029a0:	f7ff ff90 	bl	80028c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029a4:	4b05      	ldr	r3, [pc, #20]	; (80029bc <SysTick_Config+0x40>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029aa:	4b04      	ldr	r3, [pc, #16]	; (80029bc <SysTick_Config+0x40>)
 80029ac:	2207      	movs	r2, #7
 80029ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	e000e010 	.word	0xe000e010

080029c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff ff2d 	bl	8002828 <__NVIC_SetPriorityGrouping>
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b086      	sub	sp, #24
 80029da:	af00      	add	r7, sp, #0
 80029dc:	4603      	mov	r3, r0
 80029de:	60b9      	str	r1, [r7, #8]
 80029e0:	607a      	str	r2, [r7, #4]
 80029e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029e8:	f7ff ff42 	bl	8002870 <__NVIC_GetPriorityGrouping>
 80029ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	68b9      	ldr	r1, [r7, #8]
 80029f2:	6978      	ldr	r0, [r7, #20]
 80029f4:	f7ff ff90 	bl	8002918 <NVIC_EncodePriority>
 80029f8:	4602      	mov	r2, r0
 80029fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029fe:	4611      	mov	r1, r2
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7ff ff5f 	bl	80028c4 <__NVIC_SetPriority>
}
 8002a06:	bf00      	nop
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b082      	sub	sp, #8
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	4603      	mov	r3, r0
 8002a16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff ff35 	bl	800288c <__NVIC_EnableIRQ>
}
 8002a22:	bf00      	nop
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b082      	sub	sp, #8
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7ff ffa2 	bl	800297c <SysTick_Config>
 8002a38:	4603      	mov	r3, r0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002a46:	f000 f802 	bl	8002a4e <HAL_SYSTICK_Callback>
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002a4e:	b480      	push	{r7}
 8002a50:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002a52:	bf00      	nop
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bc80      	pop	{r7}
 8002a58:	4770      	bx	lr
	...

08002a5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d005      	beq.n	8002a7e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2204      	movs	r2, #4
 8002a76:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	73fb      	strb	r3, [r7, #15]
 8002a7c:	e051      	b.n	8002b22 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f022 020e 	bic.w	r2, r2, #14
 8002a8c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 0201 	bic.w	r2, r2, #1
 8002a9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a22      	ldr	r2, [pc, #136]	; (8002b2c <HAL_DMA_Abort_IT+0xd0>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d029      	beq.n	8002afc <HAL_DMA_Abort_IT+0xa0>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a20      	ldr	r2, [pc, #128]	; (8002b30 <HAL_DMA_Abort_IT+0xd4>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d022      	beq.n	8002af8 <HAL_DMA_Abort_IT+0x9c>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1f      	ldr	r2, [pc, #124]	; (8002b34 <HAL_DMA_Abort_IT+0xd8>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d01a      	beq.n	8002af2 <HAL_DMA_Abort_IT+0x96>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a1d      	ldr	r2, [pc, #116]	; (8002b38 <HAL_DMA_Abort_IT+0xdc>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d012      	beq.n	8002aec <HAL_DMA_Abort_IT+0x90>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a1c      	ldr	r2, [pc, #112]	; (8002b3c <HAL_DMA_Abort_IT+0xe0>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d00a      	beq.n	8002ae6 <HAL_DMA_Abort_IT+0x8a>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a1a      	ldr	r2, [pc, #104]	; (8002b40 <HAL_DMA_Abort_IT+0xe4>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d102      	bne.n	8002ae0 <HAL_DMA_Abort_IT+0x84>
 8002ada:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002ade:	e00e      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002ae0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ae4:	e00b      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002ae6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002aea:	e008      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002aec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002af0:	e005      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002af2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002af6:	e002      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002af8:	2310      	movs	r3, #16
 8002afa:	e000      	b.n	8002afe <HAL_DMA_Abort_IT+0xa2>
 8002afc:	2301      	movs	r3, #1
 8002afe:	4a11      	ldr	r2, [pc, #68]	; (8002b44 <HAL_DMA_Abort_IT+0xe8>)
 8002b00:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2201      	movs	r2, #1
 8002b06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d003      	beq.n	8002b22 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	4798      	blx	r3
    } 
  }
  return status;
 8002b22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40020008 	.word	0x40020008
 8002b30:	4002001c 	.word	0x4002001c
 8002b34:	40020030 	.word	0x40020030
 8002b38:	40020044 	.word	0x40020044
 8002b3c:	40020058 	.word	0x40020058
 8002b40:	4002006c 	.word	0x4002006c
 8002b44:	40020000 	.word	0x40020000

08002b48 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b4a:	b087      	sub	sp, #28
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002b62:	4b2f      	ldr	r3, [pc, #188]	; (8002c20 <HAL_FLASH_Program+0xd8>)
 8002b64:	7e1b      	ldrb	r3, [r3, #24]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d101      	bne.n	8002b6e <HAL_FLASH_Program+0x26>
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	e054      	b.n	8002c18 <HAL_FLASH_Program+0xd0>
 8002b6e:	4b2c      	ldr	r3, [pc, #176]	; (8002c20 <HAL_FLASH_Program+0xd8>)
 8002b70:	2201      	movs	r2, #1
 8002b72:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002b74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002b78:	f000 f8a8 	bl	8002ccc <FLASH_WaitForLastOperation>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002b80:	7dfb      	ldrb	r3, [r7, #23]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d144      	bne.n	8002c10 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d102      	bne.n	8002b92 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	757b      	strb	r3, [r7, #21]
 8002b90:	e007      	b.n	8002ba2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d102      	bne.n	8002b9e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002b98:	2302      	movs	r3, #2
 8002b9a:	757b      	strb	r3, [r7, #21]
 8002b9c:	e001      	b.n	8002ba2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002b9e:	2304      	movs	r3, #4
 8002ba0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	75bb      	strb	r3, [r7, #22]
 8002ba6:	e02d      	b.n	8002c04 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002ba8:	7dbb      	ldrb	r3, [r7, #22]
 8002baa:	005a      	lsls	r2, r3, #1
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	eb02 0c03 	add.w	ip, r2, r3
 8002bb2:	7dbb      	ldrb	r3, [r7, #22]
 8002bb4:	0119      	lsls	r1, r3, #4
 8002bb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bba:	f1c1 0620 	rsb	r6, r1, #32
 8002bbe:	f1a1 0020 	sub.w	r0, r1, #32
 8002bc2:	fa22 f401 	lsr.w	r4, r2, r1
 8002bc6:	fa03 f606 	lsl.w	r6, r3, r6
 8002bca:	4334      	orrs	r4, r6
 8002bcc:	fa23 f000 	lsr.w	r0, r3, r0
 8002bd0:	4304      	orrs	r4, r0
 8002bd2:	fa23 f501 	lsr.w	r5, r3, r1
 8002bd6:	b2a3      	uxth	r3, r4
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4660      	mov	r0, ip
 8002bdc:	f000 f85a 	bl	8002c94 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002be0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002be4:	f000 f872 	bl	8002ccc <FLASH_WaitForLastOperation>
 8002be8:	4603      	mov	r3, r0
 8002bea:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002bec:	4b0d      	ldr	r3, [pc, #52]	; (8002c24 <HAL_FLASH_Program+0xdc>)
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	4a0c      	ldr	r2, [pc, #48]	; (8002c24 <HAL_FLASH_Program+0xdc>)
 8002bf2:	f023 0301 	bic.w	r3, r3, #1
 8002bf6:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002bf8:	7dfb      	ldrb	r3, [r7, #23]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d107      	bne.n	8002c0e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002bfe:	7dbb      	ldrb	r3, [r7, #22]
 8002c00:	3301      	adds	r3, #1
 8002c02:	75bb      	strb	r3, [r7, #22]
 8002c04:	7dba      	ldrb	r2, [r7, #22]
 8002c06:	7d7b      	ldrb	r3, [r7, #21]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d3cd      	bcc.n	8002ba8 <HAL_FLASH_Program+0x60>
 8002c0c:	e000      	b.n	8002c10 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002c0e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002c10:	4b03      	ldr	r3, [pc, #12]	; (8002c20 <HAL_FLASH_Program+0xd8>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	761a      	strb	r2, [r3, #24]

  return status;
 8002c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	371c      	adds	r7, #28
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c20:	20000ee8 	.word	0x20000ee8
 8002c24:	40022000 	.word	0x40022000

08002c28 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c32:	4b0d      	ldr	r3, [pc, #52]	; (8002c68 <HAL_FLASH_Unlock+0x40>)
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00d      	beq.n	8002c5a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <HAL_FLASH_Unlock+0x40>)
 8002c40:	4a0a      	ldr	r2, [pc, #40]	; (8002c6c <HAL_FLASH_Unlock+0x44>)
 8002c42:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002c44:	4b08      	ldr	r3, [pc, #32]	; (8002c68 <HAL_FLASH_Unlock+0x40>)
 8002c46:	4a0a      	ldr	r2, [pc, #40]	; (8002c70 <HAL_FLASH_Unlock+0x48>)
 8002c48:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002c4a:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <HAL_FLASH_Unlock+0x40>)
 8002c4c:	691b      	ldr	r3, [r3, #16]
 8002c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bc80      	pop	{r7}
 8002c64:	4770      	bx	lr
 8002c66:	bf00      	nop
 8002c68:	40022000 	.word	0x40022000
 8002c6c:	45670123 	.word	0x45670123
 8002c70:	cdef89ab 	.word	0xcdef89ab

08002c74 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002c78:	4b05      	ldr	r3, [pc, #20]	; (8002c90 <HAL_FLASH_Lock+0x1c>)
 8002c7a:	691b      	ldr	r3, [r3, #16]
 8002c7c:	4a04      	ldr	r2, [pc, #16]	; (8002c90 <HAL_FLASH_Lock+0x1c>)
 8002c7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c82:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bc80      	pop	{r7}
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40022000 	.word	0x40022000

08002c94 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	460b      	mov	r3, r1
 8002c9e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ca0:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <FLASH_Program_HalfWord+0x30>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002ca6:	4b08      	ldr	r3, [pc, #32]	; (8002cc8 <FLASH_Program_HalfWord+0x34>)
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	4a07      	ldr	r2, [pc, #28]	; (8002cc8 <FLASH_Program_HalfWord+0x34>)
 8002cac:	f043 0301 	orr.w	r3, r3, #1
 8002cb0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	887a      	ldrh	r2, [r7, #2]
 8002cb6:	801a      	strh	r2, [r3, #0]
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	20000ee8 	.word	0x20000ee8
 8002cc8:	40022000 	.word	0x40022000

08002ccc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002cd4:	f7ff fd9e 	bl	8002814 <HAL_GetTick>
 8002cd8:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002cda:	e010      	b.n	8002cfe <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce2:	d00c      	beq.n	8002cfe <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d007      	beq.n	8002cfa <FLASH_WaitForLastOperation+0x2e>
 8002cea:	f7ff fd93 	bl	8002814 <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d201      	bcs.n	8002cfe <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e025      	b.n	8002d4a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002cfe:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <FLASH_WaitForLastOperation+0x88>)
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	f003 0301 	and.w	r3, r3, #1
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d1e8      	bne.n	8002cdc <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002d0a:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <FLASH_WaitForLastOperation+0x88>)
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	f003 0320 	and.w	r3, r3, #32
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d002      	beq.n	8002d1c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002d16:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <FLASH_WaitForLastOperation+0x88>)
 8002d18:	2220      	movs	r2, #32
 8002d1a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d1c:	4b0d      	ldr	r3, [pc, #52]	; (8002d54 <FLASH_WaitForLastOperation+0x88>)
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	f003 0310 	and.w	r3, r3, #16
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10b      	bne.n	8002d40 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002d28:	4b0a      	ldr	r3, [pc, #40]	; (8002d54 <FLASH_WaitForLastOperation+0x88>)
 8002d2a:	69db      	ldr	r3, [r3, #28]
 8002d2c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d105      	bne.n	8002d40 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002d34:	4b07      	ldr	r3, [pc, #28]	; (8002d54 <FLASH_WaitForLastOperation+0x88>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d003      	beq.n	8002d48 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002d40:	f000 f80a 	bl	8002d58 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e000      	b.n	8002d4a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	40022000 	.word	0x40022000

08002d58 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002d62:	4b23      	ldr	r3, [pc, #140]	; (8002df0 <FLASH_SetErrorCode+0x98>)
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	f003 0310 	and.w	r3, r3, #16
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d009      	beq.n	8002d82 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002d6e:	4b21      	ldr	r3, [pc, #132]	; (8002df4 <FLASH_SetErrorCode+0x9c>)
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	f043 0302 	orr.w	r3, r3, #2
 8002d76:	4a1f      	ldr	r2, [pc, #124]	; (8002df4 <FLASH_SetErrorCode+0x9c>)
 8002d78:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f043 0310 	orr.w	r3, r3, #16
 8002d80:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002d82:	4b1b      	ldr	r3, [pc, #108]	; (8002df0 <FLASH_SetErrorCode+0x98>)
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	f003 0304 	and.w	r3, r3, #4
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d009      	beq.n	8002da2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002d8e:	4b19      	ldr	r3, [pc, #100]	; (8002df4 <FLASH_SetErrorCode+0x9c>)
 8002d90:	69db      	ldr	r3, [r3, #28]
 8002d92:	f043 0301 	orr.w	r3, r3, #1
 8002d96:	4a17      	ldr	r2, [pc, #92]	; (8002df4 <FLASH_SetErrorCode+0x9c>)
 8002d98:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f043 0304 	orr.w	r3, r3, #4
 8002da0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002da2:	4b13      	ldr	r3, [pc, #76]	; (8002df0 <FLASH_SetErrorCode+0x98>)
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00b      	beq.n	8002dc6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002dae:	4b11      	ldr	r3, [pc, #68]	; (8002df4 <FLASH_SetErrorCode+0x9c>)
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	f043 0304 	orr.w	r3, r3, #4
 8002db6:	4a0f      	ldr	r2, [pc, #60]	; (8002df4 <FLASH_SetErrorCode+0x9c>)
 8002db8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002dba:	4b0d      	ldr	r3, [pc, #52]	; (8002df0 <FLASH_SetErrorCode+0x98>)
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	4a0c      	ldr	r2, [pc, #48]	; (8002df0 <FLASH_SetErrorCode+0x98>)
 8002dc0:	f023 0301 	bic.w	r3, r3, #1
 8002dc4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f240 1201 	movw	r2, #257	; 0x101
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d106      	bne.n	8002dde <FLASH_SetErrorCode+0x86>
 8002dd0:	4b07      	ldr	r3, [pc, #28]	; (8002df0 <FLASH_SetErrorCode+0x98>)
 8002dd2:	69db      	ldr	r3, [r3, #28]
 8002dd4:	4a06      	ldr	r2, [pc, #24]	; (8002df0 <FLASH_SetErrorCode+0x98>)
 8002dd6:	f023 0301 	bic.w	r3, r3, #1
 8002dda:	61d3      	str	r3, [r2, #28]
}  
 8002ddc:	e002      	b.n	8002de4 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002dde:	4a04      	ldr	r2, [pc, #16]	; (8002df0 <FLASH_SetErrorCode+0x98>)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	60d3      	str	r3, [r2, #12]
}  
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bc80      	pop	{r7}
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	40022000 	.word	0x40022000
 8002df4:	20000ee8 	.word	0x20000ee8

08002df8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e00:	4b0b      	ldr	r3, [pc, #44]	; (8002e30 <FLASH_PageErase+0x38>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002e06:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <FLASH_PageErase+0x3c>)
 8002e08:	691b      	ldr	r3, [r3, #16]
 8002e0a:	4a0a      	ldr	r2, [pc, #40]	; (8002e34 <FLASH_PageErase+0x3c>)
 8002e0c:	f043 0302 	orr.w	r3, r3, #2
 8002e10:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002e12:	4a08      	ldr	r2, [pc, #32]	; (8002e34 <FLASH_PageErase+0x3c>)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002e18:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <FLASH_PageErase+0x3c>)
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	4a05      	ldr	r2, [pc, #20]	; (8002e34 <FLASH_PageErase+0x3c>)
 8002e1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e22:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bc80      	pop	{r7}
 8002e2c:	4770      	bx	lr
 8002e2e:	bf00      	nop
 8002e30:	20000ee8 	.word	0x20000ee8
 8002e34:	40022000 	.word	0x40022000

08002e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b08b      	sub	sp, #44	; 0x2c
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e42:	2300      	movs	r3, #0
 8002e44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e46:	2300      	movs	r3, #0
 8002e48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e4a:	e169      	b.n	8003120 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	f040 8158 	bne.w	800311a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	4a9a      	ldr	r2, [pc, #616]	; (80030d8 <HAL_GPIO_Init+0x2a0>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d05e      	beq.n	8002f32 <HAL_GPIO_Init+0xfa>
 8002e74:	4a98      	ldr	r2, [pc, #608]	; (80030d8 <HAL_GPIO_Init+0x2a0>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d875      	bhi.n	8002f66 <HAL_GPIO_Init+0x12e>
 8002e7a:	4a98      	ldr	r2, [pc, #608]	; (80030dc <HAL_GPIO_Init+0x2a4>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d058      	beq.n	8002f32 <HAL_GPIO_Init+0xfa>
 8002e80:	4a96      	ldr	r2, [pc, #600]	; (80030dc <HAL_GPIO_Init+0x2a4>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d86f      	bhi.n	8002f66 <HAL_GPIO_Init+0x12e>
 8002e86:	4a96      	ldr	r2, [pc, #600]	; (80030e0 <HAL_GPIO_Init+0x2a8>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d052      	beq.n	8002f32 <HAL_GPIO_Init+0xfa>
 8002e8c:	4a94      	ldr	r2, [pc, #592]	; (80030e0 <HAL_GPIO_Init+0x2a8>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d869      	bhi.n	8002f66 <HAL_GPIO_Init+0x12e>
 8002e92:	4a94      	ldr	r2, [pc, #592]	; (80030e4 <HAL_GPIO_Init+0x2ac>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d04c      	beq.n	8002f32 <HAL_GPIO_Init+0xfa>
 8002e98:	4a92      	ldr	r2, [pc, #584]	; (80030e4 <HAL_GPIO_Init+0x2ac>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d863      	bhi.n	8002f66 <HAL_GPIO_Init+0x12e>
 8002e9e:	4a92      	ldr	r2, [pc, #584]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d046      	beq.n	8002f32 <HAL_GPIO_Init+0xfa>
 8002ea4:	4a90      	ldr	r2, [pc, #576]	; (80030e8 <HAL_GPIO_Init+0x2b0>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d85d      	bhi.n	8002f66 <HAL_GPIO_Init+0x12e>
 8002eaa:	2b12      	cmp	r3, #18
 8002eac:	d82a      	bhi.n	8002f04 <HAL_GPIO_Init+0xcc>
 8002eae:	2b12      	cmp	r3, #18
 8002eb0:	d859      	bhi.n	8002f66 <HAL_GPIO_Init+0x12e>
 8002eb2:	a201      	add	r2, pc, #4	; (adr r2, 8002eb8 <HAL_GPIO_Init+0x80>)
 8002eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eb8:	08002f33 	.word	0x08002f33
 8002ebc:	08002f0d 	.word	0x08002f0d
 8002ec0:	08002f1f 	.word	0x08002f1f
 8002ec4:	08002f61 	.word	0x08002f61
 8002ec8:	08002f67 	.word	0x08002f67
 8002ecc:	08002f67 	.word	0x08002f67
 8002ed0:	08002f67 	.word	0x08002f67
 8002ed4:	08002f67 	.word	0x08002f67
 8002ed8:	08002f67 	.word	0x08002f67
 8002edc:	08002f67 	.word	0x08002f67
 8002ee0:	08002f67 	.word	0x08002f67
 8002ee4:	08002f67 	.word	0x08002f67
 8002ee8:	08002f67 	.word	0x08002f67
 8002eec:	08002f67 	.word	0x08002f67
 8002ef0:	08002f67 	.word	0x08002f67
 8002ef4:	08002f67 	.word	0x08002f67
 8002ef8:	08002f67 	.word	0x08002f67
 8002efc:	08002f15 	.word	0x08002f15
 8002f00:	08002f29 	.word	0x08002f29
 8002f04:	4a79      	ldr	r2, [pc, #484]	; (80030ec <HAL_GPIO_Init+0x2b4>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d013      	beq.n	8002f32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f0a:	e02c      	b.n	8002f66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	623b      	str	r3, [r7, #32]
          break;
 8002f12:	e029      	b.n	8002f68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	3304      	adds	r3, #4
 8002f1a:	623b      	str	r3, [r7, #32]
          break;
 8002f1c:	e024      	b.n	8002f68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	3308      	adds	r3, #8
 8002f24:	623b      	str	r3, [r7, #32]
          break;
 8002f26:	e01f      	b.n	8002f68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	330c      	adds	r3, #12
 8002f2e:	623b      	str	r3, [r7, #32]
          break;
 8002f30:	e01a      	b.n	8002f68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d102      	bne.n	8002f40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f3a:	2304      	movs	r3, #4
 8002f3c:	623b      	str	r3, [r7, #32]
          break;
 8002f3e:	e013      	b.n	8002f68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d105      	bne.n	8002f54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f48:	2308      	movs	r3, #8
 8002f4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	69fa      	ldr	r2, [r7, #28]
 8002f50:	611a      	str	r2, [r3, #16]
          break;
 8002f52:	e009      	b.n	8002f68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f54:	2308      	movs	r3, #8
 8002f56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	69fa      	ldr	r2, [r7, #28]
 8002f5c:	615a      	str	r2, [r3, #20]
          break;
 8002f5e:	e003      	b.n	8002f68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f60:	2300      	movs	r3, #0
 8002f62:	623b      	str	r3, [r7, #32]
          break;
 8002f64:	e000      	b.n	8002f68 <HAL_GPIO_Init+0x130>
          break;
 8002f66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	2bff      	cmp	r3, #255	; 0xff
 8002f6c:	d801      	bhi.n	8002f72 <HAL_GPIO_Init+0x13a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	e001      	b.n	8002f76 <HAL_GPIO_Init+0x13e>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	3304      	adds	r3, #4
 8002f76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	2bff      	cmp	r3, #255	; 0xff
 8002f7c:	d802      	bhi.n	8002f84 <HAL_GPIO_Init+0x14c>
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	e002      	b.n	8002f8a <HAL_GPIO_Init+0x152>
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	3b08      	subs	r3, #8
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	210f      	movs	r1, #15
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	fa01 f303 	lsl.w	r3, r1, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	401a      	ands	r2, r3
 8002f9c:	6a39      	ldr	r1, [r7, #32]
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fa4:	431a      	orrs	r2, r3
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 80b1 	beq.w	800311a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fb8:	4b4d      	ldr	r3, [pc, #308]	; (80030f0 <HAL_GPIO_Init+0x2b8>)
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	4a4c      	ldr	r2, [pc, #304]	; (80030f0 <HAL_GPIO_Init+0x2b8>)
 8002fbe:	f043 0301 	orr.w	r3, r3, #1
 8002fc2:	6193      	str	r3, [r2, #24]
 8002fc4:	4b4a      	ldr	r3, [pc, #296]	; (80030f0 <HAL_GPIO_Init+0x2b8>)
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	60bb      	str	r3, [r7, #8]
 8002fce:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fd0:	4a48      	ldr	r2, [pc, #288]	; (80030f4 <HAL_GPIO_Init+0x2bc>)
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd4:	089b      	lsrs	r3, r3, #2
 8002fd6:	3302      	adds	r3, #2
 8002fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fdc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe0:	f003 0303 	and.w	r3, r3, #3
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	220f      	movs	r2, #15
 8002fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fec:	43db      	mvns	r3, r3
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a40      	ldr	r2, [pc, #256]	; (80030f8 <HAL_GPIO_Init+0x2c0>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d013      	beq.n	8003024 <HAL_GPIO_Init+0x1ec>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a3f      	ldr	r2, [pc, #252]	; (80030fc <HAL_GPIO_Init+0x2c4>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d00d      	beq.n	8003020 <HAL_GPIO_Init+0x1e8>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a3e      	ldr	r2, [pc, #248]	; (8003100 <HAL_GPIO_Init+0x2c8>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d007      	beq.n	800301c <HAL_GPIO_Init+0x1e4>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a3d      	ldr	r2, [pc, #244]	; (8003104 <HAL_GPIO_Init+0x2cc>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d101      	bne.n	8003018 <HAL_GPIO_Init+0x1e0>
 8003014:	2303      	movs	r3, #3
 8003016:	e006      	b.n	8003026 <HAL_GPIO_Init+0x1ee>
 8003018:	2304      	movs	r3, #4
 800301a:	e004      	b.n	8003026 <HAL_GPIO_Init+0x1ee>
 800301c:	2302      	movs	r3, #2
 800301e:	e002      	b.n	8003026 <HAL_GPIO_Init+0x1ee>
 8003020:	2301      	movs	r3, #1
 8003022:	e000      	b.n	8003026 <HAL_GPIO_Init+0x1ee>
 8003024:	2300      	movs	r3, #0
 8003026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003028:	f002 0203 	and.w	r2, r2, #3
 800302c:	0092      	lsls	r2, r2, #2
 800302e:	4093      	lsls	r3, r2
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	4313      	orrs	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003036:	492f      	ldr	r1, [pc, #188]	; (80030f4 <HAL_GPIO_Init+0x2bc>)
 8003038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303a:	089b      	lsrs	r3, r3, #2
 800303c:	3302      	adds	r3, #2
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d006      	beq.n	800305e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003050:	4b2d      	ldr	r3, [pc, #180]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	492c      	ldr	r1, [pc, #176]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	600b      	str	r3, [r1, #0]
 800305c:	e006      	b.n	800306c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800305e:	4b2a      	ldr	r3, [pc, #168]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	43db      	mvns	r3, r3
 8003066:	4928      	ldr	r1, [pc, #160]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 8003068:	4013      	ands	r3, r2
 800306a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d006      	beq.n	8003086 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003078:	4b23      	ldr	r3, [pc, #140]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 800307a:	685a      	ldr	r2, [r3, #4]
 800307c:	4922      	ldr	r1, [pc, #136]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	4313      	orrs	r3, r2
 8003082:	604b      	str	r3, [r1, #4]
 8003084:	e006      	b.n	8003094 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003086:	4b20      	ldr	r3, [pc, #128]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	43db      	mvns	r3, r3
 800308e:	491e      	ldr	r1, [pc, #120]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 8003090:	4013      	ands	r3, r2
 8003092:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d006      	beq.n	80030ae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030a0:	4b19      	ldr	r3, [pc, #100]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	4918      	ldr	r1, [pc, #96]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	608b      	str	r3, [r1, #8]
 80030ac:	e006      	b.n	80030bc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030ae:	4b16      	ldr	r3, [pc, #88]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 80030b0:	689a      	ldr	r2, [r3, #8]
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	43db      	mvns	r3, r3
 80030b6:	4914      	ldr	r1, [pc, #80]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 80030b8:	4013      	ands	r3, r2
 80030ba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d021      	beq.n	800310c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030c8:	4b0f      	ldr	r3, [pc, #60]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 80030ca:	68da      	ldr	r2, [r3, #12]
 80030cc:	490e      	ldr	r1, [pc, #56]	; (8003108 <HAL_GPIO_Init+0x2d0>)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	60cb      	str	r3, [r1, #12]
 80030d4:	e021      	b.n	800311a <HAL_GPIO_Init+0x2e2>
 80030d6:	bf00      	nop
 80030d8:	10320000 	.word	0x10320000
 80030dc:	10310000 	.word	0x10310000
 80030e0:	10220000 	.word	0x10220000
 80030e4:	10210000 	.word	0x10210000
 80030e8:	10120000 	.word	0x10120000
 80030ec:	10110000 	.word	0x10110000
 80030f0:	40021000 	.word	0x40021000
 80030f4:	40010000 	.word	0x40010000
 80030f8:	40010800 	.word	0x40010800
 80030fc:	40010c00 	.word	0x40010c00
 8003100:	40011000 	.word	0x40011000
 8003104:	40011400 	.word	0x40011400
 8003108:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800310c:	4b0b      	ldr	r3, [pc, #44]	; (800313c <HAL_GPIO_Init+0x304>)
 800310e:	68da      	ldr	r2, [r3, #12]
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	43db      	mvns	r3, r3
 8003114:	4909      	ldr	r1, [pc, #36]	; (800313c <HAL_GPIO_Init+0x304>)
 8003116:	4013      	ands	r3, r2
 8003118:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800311a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311c:	3301      	adds	r3, #1
 800311e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003126:	fa22 f303 	lsr.w	r3, r2, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	f47f ae8e 	bne.w	8002e4c <HAL_GPIO_Init+0x14>
  }
}
 8003130:	bf00      	nop
 8003132:	bf00      	nop
 8003134:	372c      	adds	r7, #44	; 0x2c
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr
 800313c:	40010400 	.word	0x40010400

08003140 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d101      	bne.n	8003152 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	e26c      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0301 	and.w	r3, r3, #1
 800315a:	2b00      	cmp	r3, #0
 800315c:	f000 8087 	beq.w	800326e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003160:	4b92      	ldr	r3, [pc, #584]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f003 030c 	and.w	r3, r3, #12
 8003168:	2b04      	cmp	r3, #4
 800316a:	d00c      	beq.n	8003186 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800316c:	4b8f      	ldr	r3, [pc, #572]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f003 030c 	and.w	r3, r3, #12
 8003174:	2b08      	cmp	r3, #8
 8003176:	d112      	bne.n	800319e <HAL_RCC_OscConfig+0x5e>
 8003178:	4b8c      	ldr	r3, [pc, #560]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003184:	d10b      	bne.n	800319e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003186:	4b89      	ldr	r3, [pc, #548]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d06c      	beq.n	800326c <HAL_RCC_OscConfig+0x12c>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d168      	bne.n	800326c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e246      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a6:	d106      	bne.n	80031b6 <HAL_RCC_OscConfig+0x76>
 80031a8:	4b80      	ldr	r3, [pc, #512]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a7f      	ldr	r2, [pc, #508]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031b2:	6013      	str	r3, [r2, #0]
 80031b4:	e02e      	b.n	8003214 <HAL_RCC_OscConfig+0xd4>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10c      	bne.n	80031d8 <HAL_RCC_OscConfig+0x98>
 80031be:	4b7b      	ldr	r3, [pc, #492]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a7a      	ldr	r2, [pc, #488]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	4b78      	ldr	r3, [pc, #480]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a77      	ldr	r2, [pc, #476]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	e01d      	b.n	8003214 <HAL_RCC_OscConfig+0xd4>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031e0:	d10c      	bne.n	80031fc <HAL_RCC_OscConfig+0xbc>
 80031e2:	4b72      	ldr	r3, [pc, #456]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a71      	ldr	r2, [pc, #452]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031ec:	6013      	str	r3, [r2, #0]
 80031ee:	4b6f      	ldr	r3, [pc, #444]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a6e      	ldr	r2, [pc, #440]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031f8:	6013      	str	r3, [r2, #0]
 80031fa:	e00b      	b.n	8003214 <HAL_RCC_OscConfig+0xd4>
 80031fc:	4b6b      	ldr	r3, [pc, #428]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a6a      	ldr	r2, [pc, #424]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003206:	6013      	str	r3, [r2, #0]
 8003208:	4b68      	ldr	r3, [pc, #416]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a67      	ldr	r2, [pc, #412]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 800320e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003212:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d013      	beq.n	8003244 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321c:	f7ff fafa 	bl	8002814 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003224:	f7ff faf6 	bl	8002814 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b64      	cmp	r3, #100	; 0x64
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e1fa      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003236:	4b5d      	ldr	r3, [pc, #372]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0xe4>
 8003242:	e014      	b.n	800326e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003244:	f7ff fae6 	bl	8002814 <HAL_GetTick>
 8003248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800324a:	e008      	b.n	800325e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800324c:	f7ff fae2 	bl	8002814 <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	2b64      	cmp	r3, #100	; 0x64
 8003258:	d901      	bls.n	800325e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e1e6      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800325e:	4b53      	ldr	r3, [pc, #332]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1f0      	bne.n	800324c <HAL_RCC_OscConfig+0x10c>
 800326a:	e000      	b.n	800326e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800326c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b00      	cmp	r3, #0
 8003278:	d063      	beq.n	8003342 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800327a:	4b4c      	ldr	r3, [pc, #304]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f003 030c 	and.w	r3, r3, #12
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00b      	beq.n	800329e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003286:	4b49      	ldr	r3, [pc, #292]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	f003 030c 	and.w	r3, r3, #12
 800328e:	2b08      	cmp	r3, #8
 8003290:	d11c      	bne.n	80032cc <HAL_RCC_OscConfig+0x18c>
 8003292:	4b46      	ldr	r3, [pc, #280]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d116      	bne.n	80032cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800329e:	4b43      	ldr	r3, [pc, #268]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d005      	beq.n	80032b6 <HAL_RCC_OscConfig+0x176>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d001      	beq.n	80032b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e1ba      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b6:	4b3d      	ldr	r3, [pc, #244]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	00db      	lsls	r3, r3, #3
 80032c4:	4939      	ldr	r1, [pc, #228]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032ca:	e03a      	b.n	8003342 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	691b      	ldr	r3, [r3, #16]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d020      	beq.n	8003316 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d4:	4b36      	ldr	r3, [pc, #216]	; (80033b0 <HAL_RCC_OscConfig+0x270>)
 80032d6:	2201      	movs	r2, #1
 80032d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032da:	f7ff fa9b 	bl	8002814 <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032e2:	f7ff fa97 	bl	8002814 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e19b      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f4:	4b2d      	ldr	r3, [pc, #180]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 0302 	and.w	r3, r3, #2
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d0f0      	beq.n	80032e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003300:	4b2a      	ldr	r3, [pc, #168]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	00db      	lsls	r3, r3, #3
 800330e:	4927      	ldr	r1, [pc, #156]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003310:	4313      	orrs	r3, r2
 8003312:	600b      	str	r3, [r1, #0]
 8003314:	e015      	b.n	8003342 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003316:	4b26      	ldr	r3, [pc, #152]	; (80033b0 <HAL_RCC_OscConfig+0x270>)
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800331c:	f7ff fa7a 	bl	8002814 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003324:	f7ff fa76 	bl	8002814 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e17a      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003336:	4b1d      	ldr	r3, [pc, #116]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f0      	bne.n	8003324 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0308 	and.w	r3, r3, #8
 800334a:	2b00      	cmp	r3, #0
 800334c:	d03a      	beq.n	80033c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d019      	beq.n	800338a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003356:	4b17      	ldr	r3, [pc, #92]	; (80033b4 <HAL_RCC_OscConfig+0x274>)
 8003358:	2201      	movs	r2, #1
 800335a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800335c:	f7ff fa5a 	bl	8002814 <HAL_GetTick>
 8003360:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003362:	e008      	b.n	8003376 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003364:	f7ff fa56 	bl	8002814 <HAL_GetTick>
 8003368:	4602      	mov	r2, r0
 800336a:	693b      	ldr	r3, [r7, #16]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b02      	cmp	r3, #2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e15a      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003376:	4b0d      	ldr	r3, [pc, #52]	; (80033ac <HAL_RCC_OscConfig+0x26c>)
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	f003 0302 	and.w	r3, r3, #2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d0f0      	beq.n	8003364 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003382:	2001      	movs	r0, #1
 8003384:	f000 fad8 	bl	8003938 <RCC_Delay>
 8003388:	e01c      	b.n	80033c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800338a:	4b0a      	ldr	r3, [pc, #40]	; (80033b4 <HAL_RCC_OscConfig+0x274>)
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003390:	f7ff fa40 	bl	8002814 <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003396:	e00f      	b.n	80033b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003398:	f7ff fa3c 	bl	8002814 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d908      	bls.n	80033b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e140      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
 80033aa:	bf00      	nop
 80033ac:	40021000 	.word	0x40021000
 80033b0:	42420000 	.word	0x42420000
 80033b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033b8:	4b9e      	ldr	r3, [pc, #632]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80033ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1e9      	bne.n	8003398 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0304 	and.w	r3, r3, #4
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	f000 80a6 	beq.w	800351e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033d2:	2300      	movs	r3, #0
 80033d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033d6:	4b97      	ldr	r3, [pc, #604]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10d      	bne.n	80033fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033e2:	4b94      	ldr	r3, [pc, #592]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	4a93      	ldr	r2, [pc, #588]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80033e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ec:	61d3      	str	r3, [r2, #28]
 80033ee:	4b91      	ldr	r3, [pc, #580]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f6:	60bb      	str	r3, [r7, #8]
 80033f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033fa:	2301      	movs	r3, #1
 80033fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fe:	4b8e      	ldr	r3, [pc, #568]	; (8003638 <HAL_RCC_OscConfig+0x4f8>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003406:	2b00      	cmp	r3, #0
 8003408:	d118      	bne.n	800343c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800340a:	4b8b      	ldr	r3, [pc, #556]	; (8003638 <HAL_RCC_OscConfig+0x4f8>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a8a      	ldr	r2, [pc, #552]	; (8003638 <HAL_RCC_OscConfig+0x4f8>)
 8003410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003416:	f7ff f9fd 	bl	8002814 <HAL_GetTick>
 800341a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800341c:	e008      	b.n	8003430 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800341e:	f7ff f9f9 	bl	8002814 <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	2b64      	cmp	r3, #100	; 0x64
 800342a:	d901      	bls.n	8003430 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e0fd      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003430:	4b81      	ldr	r3, [pc, #516]	; (8003638 <HAL_RCC_OscConfig+0x4f8>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0f0      	beq.n	800341e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d106      	bne.n	8003452 <HAL_RCC_OscConfig+0x312>
 8003444:	4b7b      	ldr	r3, [pc, #492]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	4a7a      	ldr	r2, [pc, #488]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6213      	str	r3, [r2, #32]
 8003450:	e02d      	b.n	80034ae <HAL_RCC_OscConfig+0x36e>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10c      	bne.n	8003474 <HAL_RCC_OscConfig+0x334>
 800345a:	4b76      	ldr	r3, [pc, #472]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 800345c:	6a1b      	ldr	r3, [r3, #32]
 800345e:	4a75      	ldr	r2, [pc, #468]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003460:	f023 0301 	bic.w	r3, r3, #1
 8003464:	6213      	str	r3, [r2, #32]
 8003466:	4b73      	ldr	r3, [pc, #460]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003468:	6a1b      	ldr	r3, [r3, #32]
 800346a:	4a72      	ldr	r2, [pc, #456]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 800346c:	f023 0304 	bic.w	r3, r3, #4
 8003470:	6213      	str	r3, [r2, #32]
 8003472:	e01c      	b.n	80034ae <HAL_RCC_OscConfig+0x36e>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	2b05      	cmp	r3, #5
 800347a:	d10c      	bne.n	8003496 <HAL_RCC_OscConfig+0x356>
 800347c:	4b6d      	ldr	r3, [pc, #436]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 800347e:	6a1b      	ldr	r3, [r3, #32]
 8003480:	4a6c      	ldr	r2, [pc, #432]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003482:	f043 0304 	orr.w	r3, r3, #4
 8003486:	6213      	str	r3, [r2, #32]
 8003488:	4b6a      	ldr	r3, [pc, #424]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 800348a:	6a1b      	ldr	r3, [r3, #32]
 800348c:	4a69      	ldr	r2, [pc, #420]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 800348e:	f043 0301 	orr.w	r3, r3, #1
 8003492:	6213      	str	r3, [r2, #32]
 8003494:	e00b      	b.n	80034ae <HAL_RCC_OscConfig+0x36e>
 8003496:	4b67      	ldr	r3, [pc, #412]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	4a66      	ldr	r2, [pc, #408]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 800349c:	f023 0301 	bic.w	r3, r3, #1
 80034a0:	6213      	str	r3, [r2, #32]
 80034a2:	4b64      	ldr	r3, [pc, #400]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	4a63      	ldr	r2, [pc, #396]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80034a8:	f023 0304 	bic.w	r3, r3, #4
 80034ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d015      	beq.n	80034e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b6:	f7ff f9ad 	bl	8002814 <HAL_GetTick>
 80034ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034bc:	e00a      	b.n	80034d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034be:	f7ff f9a9 	bl	8002814 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e0ab      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034d4:	4b57      	ldr	r3, [pc, #348]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d0ee      	beq.n	80034be <HAL_RCC_OscConfig+0x37e>
 80034e0:	e014      	b.n	800350c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034e2:	f7ff f997 	bl	8002814 <HAL_GetTick>
 80034e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e8:	e00a      	b.n	8003500 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ea:	f7ff f993 	bl	8002814 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e095      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003500:	4b4c      	ldr	r3, [pc, #304]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003502:	6a1b      	ldr	r3, [r3, #32]
 8003504:	f003 0302 	and.w	r3, r3, #2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1ee      	bne.n	80034ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800350c:	7dfb      	ldrb	r3, [r7, #23]
 800350e:	2b01      	cmp	r3, #1
 8003510:	d105      	bne.n	800351e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003512:	4b48      	ldr	r3, [pc, #288]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	4a47      	ldr	r2, [pc, #284]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003518:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800351c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	69db      	ldr	r3, [r3, #28]
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 8081 	beq.w	800362a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003528:	4b42      	ldr	r3, [pc, #264]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 030c 	and.w	r3, r3, #12
 8003530:	2b08      	cmp	r3, #8
 8003532:	d061      	beq.n	80035f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	69db      	ldr	r3, [r3, #28]
 8003538:	2b02      	cmp	r3, #2
 800353a:	d146      	bne.n	80035ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800353c:	4b3f      	ldr	r3, [pc, #252]	; (800363c <HAL_RCC_OscConfig+0x4fc>)
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003542:	f7ff f967 	bl	8002814 <HAL_GetTick>
 8003546:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003548:	e008      	b.n	800355c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800354a:	f7ff f963 	bl	8002814 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d901      	bls.n	800355c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e067      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800355c:	4b35      	ldr	r3, [pc, #212]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1f0      	bne.n	800354a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003570:	d108      	bne.n	8003584 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003572:	4b30      	ldr	r3, [pc, #192]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	492d      	ldr	r1, [pc, #180]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003580:	4313      	orrs	r3, r2
 8003582:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003584:	4b2b      	ldr	r3, [pc, #172]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a19      	ldr	r1, [r3, #32]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	430b      	orrs	r3, r1
 8003596:	4927      	ldr	r1, [pc, #156]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003598:	4313      	orrs	r3, r2
 800359a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800359c:	4b27      	ldr	r3, [pc, #156]	; (800363c <HAL_RCC_OscConfig+0x4fc>)
 800359e:	2201      	movs	r2, #1
 80035a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a2:	f7ff f937 	bl	8002814 <HAL_GetTick>
 80035a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035a8:	e008      	b.n	80035bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035aa:	f7ff f933 	bl	8002814 <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	2b02      	cmp	r3, #2
 80035b6:	d901      	bls.n	80035bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80035b8:	2303      	movs	r3, #3
 80035ba:	e037      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035bc:	4b1d      	ldr	r3, [pc, #116]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d0f0      	beq.n	80035aa <HAL_RCC_OscConfig+0x46a>
 80035c8:	e02f      	b.n	800362a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035ca:	4b1c      	ldr	r3, [pc, #112]	; (800363c <HAL_RCC_OscConfig+0x4fc>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d0:	f7ff f920 	bl	8002814 <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035d8:	f7ff f91c 	bl	8002814 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e020      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035ea:	4b12      	ldr	r3, [pc, #72]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d1f0      	bne.n	80035d8 <HAL_RCC_OscConfig+0x498>
 80035f6:	e018      	b.n	800362a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	69db      	ldr	r3, [r3, #28]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d101      	bne.n	8003604 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e013      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003604:	4b0b      	ldr	r3, [pc, #44]	; (8003634 <HAL_RCC_OscConfig+0x4f4>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	429a      	cmp	r2, r3
 8003616:	d106      	bne.n	8003626 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003622:	429a      	cmp	r2, r3
 8003624:	d001      	beq.n	800362a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e000      	b.n	800362c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3718      	adds	r7, #24
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40021000 	.word	0x40021000
 8003638:	40007000 	.word	0x40007000
 800363c:	42420060 	.word	0x42420060

08003640 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	e0d0      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003654:	4b6a      	ldr	r3, [pc, #424]	; (8003800 <HAL_RCC_ClockConfig+0x1c0>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0307 	and.w	r3, r3, #7
 800365c:	683a      	ldr	r2, [r7, #0]
 800365e:	429a      	cmp	r2, r3
 8003660:	d910      	bls.n	8003684 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003662:	4b67      	ldr	r3, [pc, #412]	; (8003800 <HAL_RCC_ClockConfig+0x1c0>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f023 0207 	bic.w	r2, r3, #7
 800366a:	4965      	ldr	r1, [pc, #404]	; (8003800 <HAL_RCC_ClockConfig+0x1c0>)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	4313      	orrs	r3, r2
 8003670:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003672:	4b63      	ldr	r3, [pc, #396]	; (8003800 <HAL_RCC_ClockConfig+0x1c0>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	429a      	cmp	r2, r3
 800367e:	d001      	beq.n	8003684 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e0b8      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0302 	and.w	r3, r3, #2
 800368c:	2b00      	cmp	r3, #0
 800368e:	d020      	beq.n	80036d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0304 	and.w	r3, r3, #4
 8003698:	2b00      	cmp	r3, #0
 800369a:	d005      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800369c:	4b59      	ldr	r3, [pc, #356]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	4a58      	ldr	r2, [pc, #352]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80036a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80036a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0308 	and.w	r3, r3, #8
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d005      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036b4:	4b53      	ldr	r3, [pc, #332]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	4a52      	ldr	r2, [pc, #328]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80036ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80036be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c0:	4b50      	ldr	r3, [pc, #320]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	494d      	ldr	r1, [pc, #308]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d040      	beq.n	8003760 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d107      	bne.n	80036f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036e6:	4b47      	ldr	r3, [pc, #284]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d115      	bne.n	800371e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e07f      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d107      	bne.n	800370e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036fe:	4b41      	ldr	r3, [pc, #260]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d109      	bne.n	800371e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e073      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800370e:	4b3d      	ldr	r3, [pc, #244]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e06b      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800371e:	4b39      	ldr	r3, [pc, #228]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f023 0203 	bic.w	r2, r3, #3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	4936      	ldr	r1, [pc, #216]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 800372c:	4313      	orrs	r3, r2
 800372e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003730:	f7ff f870 	bl	8002814 <HAL_GetTick>
 8003734:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003736:	e00a      	b.n	800374e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003738:	f7ff f86c 	bl	8002814 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	f241 3288 	movw	r2, #5000	; 0x1388
 8003746:	4293      	cmp	r3, r2
 8003748:	d901      	bls.n	800374e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e053      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800374e:	4b2d      	ldr	r3, [pc, #180]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	f003 020c 	and.w	r2, r3, #12
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	429a      	cmp	r2, r3
 800375e:	d1eb      	bne.n	8003738 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003760:	4b27      	ldr	r3, [pc, #156]	; (8003800 <HAL_RCC_ClockConfig+0x1c0>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	683a      	ldr	r2, [r7, #0]
 800376a:	429a      	cmp	r2, r3
 800376c:	d210      	bcs.n	8003790 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800376e:	4b24      	ldr	r3, [pc, #144]	; (8003800 <HAL_RCC_ClockConfig+0x1c0>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f023 0207 	bic.w	r2, r3, #7
 8003776:	4922      	ldr	r1, [pc, #136]	; (8003800 <HAL_RCC_ClockConfig+0x1c0>)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	4313      	orrs	r3, r2
 800377c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800377e:	4b20      	ldr	r3, [pc, #128]	; (8003800 <HAL_RCC_ClockConfig+0x1c0>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	429a      	cmp	r2, r3
 800378a:	d001      	beq.n	8003790 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e032      	b.n	80037f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f003 0304 	and.w	r3, r3, #4
 8003798:	2b00      	cmp	r3, #0
 800379a:	d008      	beq.n	80037ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800379c:	4b19      	ldr	r3, [pc, #100]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	4916      	ldr	r1, [pc, #88]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0308 	and.w	r3, r3, #8
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d009      	beq.n	80037ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037ba:	4b12      	ldr	r3, [pc, #72]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	691b      	ldr	r3, [r3, #16]
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	490e      	ldr	r1, [pc, #56]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037ce:	f000 f821 	bl	8003814 <HAL_RCC_GetSysClockFreq>
 80037d2:	4602      	mov	r2, r0
 80037d4:	4b0b      	ldr	r3, [pc, #44]	; (8003804 <HAL_RCC_ClockConfig+0x1c4>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	091b      	lsrs	r3, r3, #4
 80037da:	f003 030f 	and.w	r3, r3, #15
 80037de:	490a      	ldr	r1, [pc, #40]	; (8003808 <HAL_RCC_ClockConfig+0x1c8>)
 80037e0:	5ccb      	ldrb	r3, [r1, r3]
 80037e2:	fa22 f303 	lsr.w	r3, r2, r3
 80037e6:	4a09      	ldr	r2, [pc, #36]	; (800380c <HAL_RCC_ClockConfig+0x1cc>)
 80037e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037ea:	4b09      	ldr	r3, [pc, #36]	; (8003810 <HAL_RCC_ClockConfig+0x1d0>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7fe ffce 	bl	8002790 <HAL_InitTick>

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40022000 	.word	0x40022000
 8003804:	40021000 	.word	0x40021000
 8003808:	0800ac64 	.word	0x0800ac64
 800380c:	20000040 	.word	0x20000040
 8003810:	20000044 	.word	0x20000044

08003814 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003814:	b490      	push	{r4, r7}
 8003816:	b08a      	sub	sp, #40	; 0x28
 8003818:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800381a:	4b2a      	ldr	r3, [pc, #168]	; (80038c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800381c:	1d3c      	adds	r4, r7, #4
 800381e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003820:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003824:	f240 2301 	movw	r3, #513	; 0x201
 8003828:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800382a:	2300      	movs	r3, #0
 800382c:	61fb      	str	r3, [r7, #28]
 800382e:	2300      	movs	r3, #0
 8003830:	61bb      	str	r3, [r7, #24]
 8003832:	2300      	movs	r3, #0
 8003834:	627b      	str	r3, [r7, #36]	; 0x24
 8003836:	2300      	movs	r3, #0
 8003838:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800383a:	2300      	movs	r3, #0
 800383c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800383e:	4b22      	ldr	r3, [pc, #136]	; (80038c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	f003 030c 	and.w	r3, r3, #12
 800384a:	2b04      	cmp	r3, #4
 800384c:	d002      	beq.n	8003854 <HAL_RCC_GetSysClockFreq+0x40>
 800384e:	2b08      	cmp	r3, #8
 8003850:	d003      	beq.n	800385a <HAL_RCC_GetSysClockFreq+0x46>
 8003852:	e02d      	b.n	80038b0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003854:	4b1d      	ldr	r3, [pc, #116]	; (80038cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003856:	623b      	str	r3, [r7, #32]
      break;
 8003858:	e02d      	b.n	80038b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800385a:	69fb      	ldr	r3, [r7, #28]
 800385c:	0c9b      	lsrs	r3, r3, #18
 800385e:	f003 030f 	and.w	r3, r3, #15
 8003862:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003866:	4413      	add	r3, r2
 8003868:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800386c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d013      	beq.n	80038a0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003878:	4b13      	ldr	r3, [pc, #76]	; (80038c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	0c5b      	lsrs	r3, r3, #17
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003886:	4413      	add	r3, r2
 8003888:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800388c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	4a0e      	ldr	r2, [pc, #56]	; (80038cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003892:	fb02 f203 	mul.w	r2, r2, r3
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	fbb2 f3f3 	udiv	r3, r2, r3
 800389c:	627b      	str	r3, [r7, #36]	; 0x24
 800389e:	e004      	b.n	80038aa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	4a0b      	ldr	r2, [pc, #44]	; (80038d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80038a4:	fb02 f303 	mul.w	r3, r2, r3
 80038a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80038aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ac:	623b      	str	r3, [r7, #32]
      break;
 80038ae:	e002      	b.n	80038b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80038b0:	4b06      	ldr	r3, [pc, #24]	; (80038cc <HAL_RCC_GetSysClockFreq+0xb8>)
 80038b2:	623b      	str	r3, [r7, #32]
      break;
 80038b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038b6:	6a3b      	ldr	r3, [r7, #32]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3728      	adds	r7, #40	; 0x28
 80038bc:	46bd      	mov	sp, r7
 80038be:	bc90      	pop	{r4, r7}
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	0800ac34 	.word	0x0800ac34
 80038c8:	40021000 	.word	0x40021000
 80038cc:	007a1200 	.word	0x007a1200
 80038d0:	003d0900 	.word	0x003d0900

080038d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038d8:	4b02      	ldr	r3, [pc, #8]	; (80038e4 <HAL_RCC_GetHCLKFreq+0x10>)
 80038da:	681b      	ldr	r3, [r3, #0]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	46bd      	mov	sp, r7
 80038e0:	bc80      	pop	{r7}
 80038e2:	4770      	bx	lr
 80038e4:	20000040 	.word	0x20000040

080038e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038ec:	f7ff fff2 	bl	80038d4 <HAL_RCC_GetHCLKFreq>
 80038f0:	4602      	mov	r2, r0
 80038f2:	4b05      	ldr	r3, [pc, #20]	; (8003908 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	0a1b      	lsrs	r3, r3, #8
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	4903      	ldr	r1, [pc, #12]	; (800390c <HAL_RCC_GetPCLK1Freq+0x24>)
 80038fe:	5ccb      	ldrb	r3, [r1, r3]
 8003900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003904:	4618      	mov	r0, r3
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40021000 	.word	0x40021000
 800390c:	0800ac74 	.word	0x0800ac74

08003910 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003914:	f7ff ffde 	bl	80038d4 <HAL_RCC_GetHCLKFreq>
 8003918:	4602      	mov	r2, r0
 800391a:	4b05      	ldr	r3, [pc, #20]	; (8003930 <HAL_RCC_GetPCLK2Freq+0x20>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	0adb      	lsrs	r3, r3, #11
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	4903      	ldr	r1, [pc, #12]	; (8003934 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003926:	5ccb      	ldrb	r3, [r1, r3]
 8003928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800392c:	4618      	mov	r0, r3
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40021000 	.word	0x40021000
 8003934:	0800ac74 	.word	0x0800ac74

08003938 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003938:	b480      	push	{r7}
 800393a:	b085      	sub	sp, #20
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003940:	4b0a      	ldr	r3, [pc, #40]	; (800396c <RCC_Delay+0x34>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a0a      	ldr	r2, [pc, #40]	; (8003970 <RCC_Delay+0x38>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	0a5b      	lsrs	r3, r3, #9
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	fb02 f303 	mul.w	r3, r2, r3
 8003952:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003954:	bf00      	nop
  }
  while (Delay --);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	1e5a      	subs	r2, r3, #1
 800395a:	60fa      	str	r2, [r7, #12]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d1f9      	bne.n	8003954 <RCC_Delay+0x1c>
}
 8003960:	bf00      	nop
 8003962:	bf00      	nop
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr
 800396c:	20000040 	.word	0x20000040
 8003970:	10624dd3 	.word	0x10624dd3

08003974 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e03f      	b.n	8003a06 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d106      	bne.n	80039a0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f7fe fb8a 	bl	80020b4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2224      	movs	r2, #36	; 0x24
 80039a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68da      	ldr	r2, [r3, #12]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80039b6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 fae3 	bl	8003f84 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	691a      	ldr	r2, [r3, #16]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695a      	ldr	r2, [r3, #20]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039dc:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	68da      	ldr	r2, [r3, #12]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039ec:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003a04:	2300      	movs	r3, #0
}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a0e:	b480      	push	{r7}
 8003a10:	b085      	sub	sp, #20
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	60f8      	str	r0, [r7, #12]
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	2b20      	cmp	r3, #32
 8003a26:	d130      	bne.n	8003a8a <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d002      	beq.n	8003a34 <HAL_UART_Transmit_IT+0x26>
 8003a2e:	88fb      	ldrh	r3, [r7, #6]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e029      	b.n	8003a8c <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d101      	bne.n	8003a46 <HAL_UART_Transmit_IT+0x38>
 8003a42:	2302      	movs	r3, #2
 8003a44:	e022      	b.n	8003a8c <HAL_UART_Transmit_IT+0x7e>
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	68ba      	ldr	r2, [r7, #8]
 8003a52:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	88fa      	ldrh	r2, [r7, #6]
 8003a58:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	88fa      	ldrh	r2, [r7, #6]
 8003a5e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2221      	movs	r2, #33	; 0x21
 8003a6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a84:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003a86:	2300      	movs	r3, #0
 8003a88:	e000      	b.n	8003a8c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003a8a:	2302      	movs	r3, #2
  }
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bc80      	pop	{r7}
 8003a94:	4770      	bx	lr

08003a96 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a96:	b480      	push	{r7}
 8003a98:	b085      	sub	sp, #20
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	60f8      	str	r0, [r7, #12]
 8003a9e:	60b9      	str	r1, [r7, #8]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b20      	cmp	r3, #32
 8003aae:	d140      	bne.n	8003b32 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <HAL_UART_Receive_IT+0x26>
 8003ab6:	88fb      	ldrh	r3, [r7, #6]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d101      	bne.n	8003ac0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e039      	b.n	8003b34 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d101      	bne.n	8003ace <HAL_UART_Receive_IT+0x38>
 8003aca:	2302      	movs	r3, #2
 8003acc:	e032      	b.n	8003b34 <HAL_UART_Receive_IT+0x9e>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	68ba      	ldr	r2, [r7, #8]
 8003ada:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	88fa      	ldrh	r2, [r7, #6]
 8003ae0:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	88fa      	ldrh	r2, [r7, #6]
 8003ae6:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2222      	movs	r2, #34	; 0x22
 8003af2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b0c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	695a      	ldr	r2, [r3, #20]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f042 0201 	orr.w	r2, r2, #1
 8003b1c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68da      	ldr	r2, [r3, #12]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 0220 	orr.w	r2, r2, #32
 8003b2c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	e000      	b.n	8003b34 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003b32:	2302      	movs	r3, #2
  }
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3714      	adds	r7, #20
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bc80      	pop	{r7}
 8003b3c:	4770      	bx	lr
	...

08003b40 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b088      	sub	sp, #32
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003b60:	2300      	movs	r3, #0
 8003b62:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003b64:	2300      	movs	r3, #0
 8003b66:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	f003 030f 	and.w	r3, r3, #15
 8003b6e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10d      	bne.n	8003b92 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	f003 0320 	and.w	r3, r3, #32
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d008      	beq.n	8003b92 <HAL_UART_IRQHandler+0x52>
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	f003 0320 	and.w	r3, r3, #32
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d003      	beq.n	8003b92 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f000 f979 	bl	8003e82 <UART_Receive_IT>
      return;
 8003b90:	e0cb      	b.n	8003d2a <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f000 80ab 	beq.w	8003cf0 <HAL_UART_IRQHandler+0x1b0>
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d105      	bne.n	8003bb0 <HAL_UART_IRQHandler+0x70>
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 80a0 	beq.w	8003cf0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00a      	beq.n	8003bd0 <HAL_UART_IRQHandler+0x90>
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d005      	beq.n	8003bd0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc8:	f043 0201 	orr.w	r2, r3, #1
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00a      	beq.n	8003bf0 <HAL_UART_IRQHandler+0xb0>
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d005      	beq.n	8003bf0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be8:	f043 0202 	orr.w	r2, r3, #2
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00a      	beq.n	8003c10 <HAL_UART_IRQHandler+0xd0>
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d005      	beq.n	8003c10 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c08:	f043 0204 	orr.w	r2, r3, #4
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	f003 0308 	and.w	r3, r3, #8
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00a      	beq.n	8003c30 <HAL_UART_IRQHandler+0xf0>
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c28:	f043 0208 	orr.w	r2, r3, #8
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d077      	beq.n	8003d28 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	f003 0320 	and.w	r3, r3, #32
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <HAL_UART_IRQHandler+0x112>
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	f003 0320 	and.w	r3, r3, #32
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d002      	beq.n	8003c52 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f000 f918 	bl	8003e82 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	695b      	ldr	r3, [r3, #20]
 8003c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	bf14      	ite	ne
 8003c60:	2301      	movne	r3, #1
 8003c62:	2300      	moveq	r3, #0
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6c:	f003 0308 	and.w	r3, r3, #8
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d102      	bne.n	8003c7a <HAL_UART_IRQHandler+0x13a>
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d031      	beq.n	8003cde <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f863 	bl	8003d46 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d023      	beq.n	8003cd6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	695a      	ldr	r2, [r3, #20]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c9c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d013      	beq.n	8003cce <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003caa:	4a21      	ldr	r2, [pc, #132]	; (8003d30 <HAL_UART_IRQHandler+0x1f0>)
 8003cac:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f7fe fed2 	bl	8002a5c <HAL_DMA_Abort_IT>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d016      	beq.n	8003cec <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cc4:	687a      	ldr	r2, [r7, #4]
 8003cc6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003cc8:	4610      	mov	r0, r2
 8003cca:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ccc:	e00e      	b.n	8003cec <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f7fe faac 	bl	800222c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cd4:	e00a      	b.n	8003cec <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fe faa8 	bl	800222c <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cdc:	e006      	b.n	8003cec <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f7fe faa4 	bl	800222c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003cea:	e01d      	b.n	8003d28 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cec:	bf00      	nop
    return;
 8003cee:	e01b      	b.n	8003d28 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d008      	beq.n	8003d0c <HAL_UART_IRQHandler+0x1cc>
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d003      	beq.n	8003d0c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 f84f 	bl	8003da8 <UART_Transmit_IT>
    return;
 8003d0a:	e00e      	b.n	8003d2a <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d009      	beq.n	8003d2a <HAL_UART_IRQHandler+0x1ea>
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d004      	beq.n	8003d2a <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 f896 	bl	8003e52 <UART_EndTransmit_IT>
    return;
 8003d26:	e000      	b.n	8003d2a <HAL_UART_IRQHandler+0x1ea>
    return;
 8003d28:	bf00      	nop
  }
}
 8003d2a:	3720      	adds	r7, #32
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	08003d81 	.word	0x08003d81

08003d34 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr

08003d46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b083      	sub	sp, #12
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68da      	ldr	r2, [r3, #12]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d5c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	695a      	ldr	r2, [r3, #20]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f022 0201 	bic.w	r2, r2, #1
 8003d6c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2220      	movs	r2, #32
 8003d72:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003d76:	bf00      	nop
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bc80      	pop	{r7}
 8003d7e:	4770      	bx	lr

08003d80 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2200      	movs	r2, #0
 8003d98:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f7fe fa46 	bl	800222c <HAL_UART_ErrorCallback>
}
 8003da0:	bf00      	nop
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b21      	cmp	r3, #33	; 0x21
 8003dba:	d144      	bne.n	8003e46 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dc4:	d11a      	bne.n	8003dfc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	881b      	ldrh	r3, [r3, #0]
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dda:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d105      	bne.n	8003df0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	1c9a      	adds	r2, r3, #2
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	621a      	str	r2, [r3, #32]
 8003dee:	e00e      	b.n	8003e0e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a1b      	ldr	r3, [r3, #32]
 8003df4:	1c5a      	adds	r2, r3, #1
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	621a      	str	r2, [r3, #32]
 8003dfa:	e008      	b.n	8003e0e <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6a1b      	ldr	r3, [r3, #32]
 8003e00:	1c59      	adds	r1, r3, #1
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6211      	str	r1, [r2, #32]
 8003e06:	781a      	ldrb	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e12:	b29b      	uxth	r3, r3
 8003e14:	3b01      	subs	r3, #1
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10f      	bne.n	8003e42 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68da      	ldr	r2, [r3, #12]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e30:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68da      	ldr	r2, [r3, #12]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e40:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003e42:	2300      	movs	r3, #0
 8003e44:	e000      	b.n	8003e48 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003e46:	2302      	movs	r3, #2
  }
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3714      	adds	r7, #20
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bc80      	pop	{r7}
 8003e50:	4770      	bx	lr

08003e52 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b082      	sub	sp, #8
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68da      	ldr	r2, [r3, #12]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e68:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2220      	movs	r2, #32
 8003e6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f7ff ff5e 	bl	8003d34 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}

08003e82 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003e82:	b580      	push	{r7, lr}
 8003e84:	b084      	sub	sp, #16
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b22      	cmp	r3, #34	; 0x22
 8003e94:	d171      	bne.n	8003f7a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e9e:	d123      	bne.n	8003ee8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ea4:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10e      	bne.n	8003ecc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec4:	1c9a      	adds	r2, r3, #2
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	629a      	str	r2, [r3, #40]	; 0x28
 8003eca:	e029      	b.n	8003f20 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	b29a      	uxth	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee0:	1c5a      	adds	r2, r3, #1
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	629a      	str	r2, [r3, #40]	; 0x28
 8003ee6:	e01b      	b.n	8003f20 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10a      	bne.n	8003f06 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	6858      	ldr	r0, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efa:	1c59      	adds	r1, r3, #1
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	6291      	str	r1, [r2, #40]	; 0x28
 8003f00:	b2c2      	uxtb	r2, r0
 8003f02:	701a      	strb	r2, [r3, #0]
 8003f04:	e00c      	b.n	8003f20 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f12:	1c58      	adds	r0, r3, #1
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	6288      	str	r0, [r1, #40]	; 0x28
 8003f18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f1c:	b2d2      	uxtb	r2, r2
 8003f1e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	3b01      	subs	r3, #1
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d120      	bne.n	8003f76 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	68da      	ldr	r2, [r3, #12]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f022 0220 	bic.w	r2, r2, #32
 8003f42:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68da      	ldr	r2, [r3, #12]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f52:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	695a      	ldr	r2, [r3, #20]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f022 0201 	bic.w	r2, r2, #1
 8003f62:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2220      	movs	r2, #32
 8003f68:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7fe f84f 	bl	8002010 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8003f72:	2300      	movs	r3, #0
 8003f74:	e002      	b.n	8003f7c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003f76:	2300      	movs	r3, #0
 8003f78:	e000      	b.n	8003f7c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003f7a:	2302      	movs	r3, #2
  }
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f84:	b5b0      	push	{r4, r5, r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68da      	ldr	r2, [r3, #12]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	430a      	orrs	r2, r1
 8003fa4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689a      	ldr	r2, [r3, #8]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003fc6:	f023 030c 	bic.w	r3, r3, #12
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	6812      	ldr	r2, [r2, #0]
 8003fce:	68f9      	ldr	r1, [r7, #12]
 8003fd0:	430b      	orrs	r3, r1
 8003fd2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	699a      	ldr	r2, [r3, #24]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	430a      	orrs	r2, r1
 8003fe8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a6f      	ldr	r2, [pc, #444]	; (80041ac <UART_SetConfig+0x228>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d16b      	bne.n	80040cc <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003ff4:	f7ff fc8c 	bl	8003910 <HAL_RCC_GetPCLK2Freq>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4413      	add	r3, r2
 8004000:	009a      	lsls	r2, r3, #2
 8004002:	441a      	add	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	fbb2 f3f3 	udiv	r3, r2, r3
 800400e:	4a68      	ldr	r2, [pc, #416]	; (80041b0 <UART_SetConfig+0x22c>)
 8004010:	fba2 2303 	umull	r2, r3, r2, r3
 8004014:	095b      	lsrs	r3, r3, #5
 8004016:	011c      	lsls	r4, r3, #4
 8004018:	f7ff fc7a 	bl	8003910 <HAL_RCC_GetPCLK2Freq>
 800401c:	4602      	mov	r2, r0
 800401e:	4613      	mov	r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	4413      	add	r3, r2
 8004024:	009a      	lsls	r2, r3, #2
 8004026:	441a      	add	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004032:	f7ff fc6d 	bl	8003910 <HAL_RCC_GetPCLK2Freq>
 8004036:	4602      	mov	r2, r0
 8004038:	4613      	mov	r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	4413      	add	r3, r2
 800403e:	009a      	lsls	r2, r3, #2
 8004040:	441a      	add	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	fbb2 f3f3 	udiv	r3, r2, r3
 800404c:	4a58      	ldr	r2, [pc, #352]	; (80041b0 <UART_SetConfig+0x22c>)
 800404e:	fba2 2303 	umull	r2, r3, r2, r3
 8004052:	095b      	lsrs	r3, r3, #5
 8004054:	2264      	movs	r2, #100	; 0x64
 8004056:	fb02 f303 	mul.w	r3, r2, r3
 800405a:	1aeb      	subs	r3, r5, r3
 800405c:	011b      	lsls	r3, r3, #4
 800405e:	3332      	adds	r3, #50	; 0x32
 8004060:	4a53      	ldr	r2, [pc, #332]	; (80041b0 <UART_SetConfig+0x22c>)
 8004062:	fba2 2303 	umull	r2, r3, r2, r3
 8004066:	095b      	lsrs	r3, r3, #5
 8004068:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800406c:	441c      	add	r4, r3
 800406e:	f7ff fc4f 	bl	8003910 <HAL_RCC_GetPCLK2Freq>
 8004072:	4602      	mov	r2, r0
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009a      	lsls	r2, r3, #2
 800407c:	441a      	add	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	fbb2 f5f3 	udiv	r5, r2, r3
 8004088:	f7ff fc42 	bl	8003910 <HAL_RCC_GetPCLK2Freq>
 800408c:	4602      	mov	r2, r0
 800408e:	4613      	mov	r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4413      	add	r3, r2
 8004094:	009a      	lsls	r2, r3, #2
 8004096:	441a      	add	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a2:	4a43      	ldr	r2, [pc, #268]	; (80041b0 <UART_SetConfig+0x22c>)
 80040a4:	fba2 2303 	umull	r2, r3, r2, r3
 80040a8:	095b      	lsrs	r3, r3, #5
 80040aa:	2264      	movs	r2, #100	; 0x64
 80040ac:	fb02 f303 	mul.w	r3, r2, r3
 80040b0:	1aeb      	subs	r3, r5, r3
 80040b2:	011b      	lsls	r3, r3, #4
 80040b4:	3332      	adds	r3, #50	; 0x32
 80040b6:	4a3e      	ldr	r2, [pc, #248]	; (80041b0 <UART_SetConfig+0x22c>)
 80040b8:	fba2 2303 	umull	r2, r3, r2, r3
 80040bc:	095b      	lsrs	r3, r3, #5
 80040be:	f003 020f 	and.w	r2, r3, #15
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4422      	add	r2, r4
 80040c8:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80040ca:	e06a      	b.n	80041a2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80040cc:	f7ff fc0c 	bl	80038e8 <HAL_RCC_GetPCLK1Freq>
 80040d0:	4602      	mov	r2, r0
 80040d2:	4613      	mov	r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	4413      	add	r3, r2
 80040d8:	009a      	lsls	r2, r3, #2
 80040da:	441a      	add	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e6:	4a32      	ldr	r2, [pc, #200]	; (80041b0 <UART_SetConfig+0x22c>)
 80040e8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ec:	095b      	lsrs	r3, r3, #5
 80040ee:	011c      	lsls	r4, r3, #4
 80040f0:	f7ff fbfa 	bl	80038e8 <HAL_RCC_GetPCLK1Freq>
 80040f4:	4602      	mov	r2, r0
 80040f6:	4613      	mov	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4413      	add	r3, r2
 80040fc:	009a      	lsls	r2, r3, #2
 80040fe:	441a      	add	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	fbb2 f5f3 	udiv	r5, r2, r3
 800410a:	f7ff fbed 	bl	80038e8 <HAL_RCC_GetPCLK1Freq>
 800410e:	4602      	mov	r2, r0
 8004110:	4613      	mov	r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4413      	add	r3, r2
 8004116:	009a      	lsls	r2, r3, #2
 8004118:	441a      	add	r2, r3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	fbb2 f3f3 	udiv	r3, r2, r3
 8004124:	4a22      	ldr	r2, [pc, #136]	; (80041b0 <UART_SetConfig+0x22c>)
 8004126:	fba2 2303 	umull	r2, r3, r2, r3
 800412a:	095b      	lsrs	r3, r3, #5
 800412c:	2264      	movs	r2, #100	; 0x64
 800412e:	fb02 f303 	mul.w	r3, r2, r3
 8004132:	1aeb      	subs	r3, r5, r3
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	3332      	adds	r3, #50	; 0x32
 8004138:	4a1d      	ldr	r2, [pc, #116]	; (80041b0 <UART_SetConfig+0x22c>)
 800413a:	fba2 2303 	umull	r2, r3, r2, r3
 800413e:	095b      	lsrs	r3, r3, #5
 8004140:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004144:	441c      	add	r4, r3
 8004146:	f7ff fbcf 	bl	80038e8 <HAL_RCC_GetPCLK1Freq>
 800414a:	4602      	mov	r2, r0
 800414c:	4613      	mov	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	009a      	lsls	r2, r3, #2
 8004154:	441a      	add	r2, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004160:	f7ff fbc2 	bl	80038e8 <HAL_RCC_GetPCLK1Freq>
 8004164:	4602      	mov	r2, r0
 8004166:	4613      	mov	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	4413      	add	r3, r2
 800416c:	009a      	lsls	r2, r3, #2
 800416e:	441a      	add	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	fbb2 f3f3 	udiv	r3, r2, r3
 800417a:	4a0d      	ldr	r2, [pc, #52]	; (80041b0 <UART_SetConfig+0x22c>)
 800417c:	fba2 2303 	umull	r2, r3, r2, r3
 8004180:	095b      	lsrs	r3, r3, #5
 8004182:	2264      	movs	r2, #100	; 0x64
 8004184:	fb02 f303 	mul.w	r3, r2, r3
 8004188:	1aeb      	subs	r3, r5, r3
 800418a:	011b      	lsls	r3, r3, #4
 800418c:	3332      	adds	r3, #50	; 0x32
 800418e:	4a08      	ldr	r2, [pc, #32]	; (80041b0 <UART_SetConfig+0x22c>)
 8004190:	fba2 2303 	umull	r2, r3, r2, r3
 8004194:	095b      	lsrs	r3, r3, #5
 8004196:	f003 020f 	and.w	r2, r3, #15
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4422      	add	r2, r4
 80041a0:	609a      	str	r2, [r3, #8]
}
 80041a2:	bf00      	nop
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bdb0      	pop	{r4, r5, r7, pc}
 80041aa:	bf00      	nop
 80041ac:	40013800 	.word	0x40013800
 80041b0:	51eb851f 	.word	0x51eb851f

080041b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80041b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80041b6:	e003      	b.n	80041c0 <LoopCopyDataInit>

080041b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80041b8:	4b12      	ldr	r3, [pc, #72]	; (8004204 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80041ba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80041bc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80041be:	3104      	adds	r1, #4

080041c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80041c0:	4811      	ldr	r0, [pc, #68]	; (8004208 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80041c2:	4b12      	ldr	r3, [pc, #72]	; (800420c <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80041c4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80041c6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80041c8:	d3f6      	bcc.n	80041b8 <CopyDataInit>
  ldr r2, =_sbss
 80041ca:	4a11      	ldr	r2, [pc, #68]	; (8004210 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80041cc:	e002      	b.n	80041d4 <LoopFillZerobss>

080041ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80041ce:	2300      	movs	r3, #0
  str r3, [r2], #4
 80041d0:	f842 3b04 	str.w	r3, [r2], #4

080041d4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80041d4:	4b0f      	ldr	r3, [pc, #60]	; (8004214 <LoopPaintStack+0x30>)
  cmp r2, r3
 80041d6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80041d8:	d3f9      	bcc.n	80041ce <FillZerobss>

  ldr r3, =0x55555555
 80041da:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80041de:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80041e2:	4a0c      	ldr	r2, [pc, #48]	; (8004214 <LoopPaintStack+0x30>)

080041e4 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80041e4:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80041e8:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80041ea:	d1fb      	bne.n	80041e4 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80041ec:	f7fe f9c8 	bl	8002580 <SystemInit>
    bl  SystemCoreClockUpdate
 80041f0:	f7fe f9fa 	bl	80025e8 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80041f4:	f7fd f9ae 	bl	8001554 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 80041f8:	f000 f81a 	bl	8004230 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80041fc:	f7fc feec 	bl	8000fd8 <main>
  b Infinite_Loop
 8004200:	f000 b80a 	b.w	8004218 <Default_Handler>
  ldr r3, =_sidata
 8004204:	0800b050 	.word	0x0800b050
  ldr r0, =_sdata
 8004208:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800420c:	200009f8 	.word	0x200009f8
  ldr r2, =_sbss
 8004210:	200009f8 	.word	0x200009f8
  ldr r3, = _ebss
 8004214:	20000f18 	.word	0x20000f18

08004218 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004218:	e7fe      	b.n	8004218 <Default_Handler>

0800421a <atoi>:
 800421a:	220a      	movs	r2, #10
 800421c:	2100      	movs	r1, #0
 800421e:	f000 bbe1 	b.w	80049e4 <strtol>
	...

08004224 <__errno>:
 8004224:	4b01      	ldr	r3, [pc, #4]	; (800422c <__errno+0x8>)
 8004226:	6818      	ldr	r0, [r3, #0]
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	2000004c 	.word	0x2000004c

08004230 <__libc_init_array>:
 8004230:	b570      	push	{r4, r5, r6, lr}
 8004232:	2600      	movs	r6, #0
 8004234:	4d0c      	ldr	r5, [pc, #48]	; (8004268 <__libc_init_array+0x38>)
 8004236:	4c0d      	ldr	r4, [pc, #52]	; (800426c <__libc_init_array+0x3c>)
 8004238:	1b64      	subs	r4, r4, r5
 800423a:	10a4      	asrs	r4, r4, #2
 800423c:	42a6      	cmp	r6, r4
 800423e:	d109      	bne.n	8004254 <__libc_init_array+0x24>
 8004240:	f006 f992 	bl	800a568 <_init>
 8004244:	2600      	movs	r6, #0
 8004246:	4d0a      	ldr	r5, [pc, #40]	; (8004270 <__libc_init_array+0x40>)
 8004248:	4c0a      	ldr	r4, [pc, #40]	; (8004274 <__libc_init_array+0x44>)
 800424a:	1b64      	subs	r4, r4, r5
 800424c:	10a4      	asrs	r4, r4, #2
 800424e:	42a6      	cmp	r6, r4
 8004250:	d105      	bne.n	800425e <__libc_init_array+0x2e>
 8004252:	bd70      	pop	{r4, r5, r6, pc}
 8004254:	f855 3b04 	ldr.w	r3, [r5], #4
 8004258:	4798      	blx	r3
 800425a:	3601      	adds	r6, #1
 800425c:	e7ee      	b.n	800423c <__libc_init_array+0xc>
 800425e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004262:	4798      	blx	r3
 8004264:	3601      	adds	r6, #1
 8004266:	e7f2      	b.n	800424e <__libc_init_array+0x1e>
 8004268:	0800b044 	.word	0x0800b044
 800426c:	0800b044 	.word	0x0800b044
 8004270:	0800b044 	.word	0x0800b044
 8004274:	0800b04c 	.word	0x0800b04c

08004278 <malloc>:
 8004278:	4b02      	ldr	r3, [pc, #8]	; (8004284 <malloc+0xc>)
 800427a:	4601      	mov	r1, r0
 800427c:	6818      	ldr	r0, [r3, #0]
 800427e:	f000 b80b 	b.w	8004298 <_malloc_r>
 8004282:	bf00      	nop
 8004284:	2000004c 	.word	0x2000004c

08004288 <free>:
 8004288:	4b02      	ldr	r3, [pc, #8]	; (8004294 <free+0xc>)
 800428a:	4601      	mov	r1, r0
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	f002 be9b 	b.w	8006fc8 <_free_r>
 8004292:	bf00      	nop
 8004294:	2000004c 	.word	0x2000004c

08004298 <_malloc_r>:
 8004298:	f101 030b 	add.w	r3, r1, #11
 800429c:	2b16      	cmp	r3, #22
 800429e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042a2:	4605      	mov	r5, r0
 80042a4:	d906      	bls.n	80042b4 <_malloc_r+0x1c>
 80042a6:	f033 0707 	bics.w	r7, r3, #7
 80042aa:	d504      	bpl.n	80042b6 <_malloc_r+0x1e>
 80042ac:	230c      	movs	r3, #12
 80042ae:	602b      	str	r3, [r5, #0]
 80042b0:	2400      	movs	r4, #0
 80042b2:	e1ae      	b.n	8004612 <_malloc_r+0x37a>
 80042b4:	2710      	movs	r7, #16
 80042b6:	42b9      	cmp	r1, r7
 80042b8:	d8f8      	bhi.n	80042ac <_malloc_r+0x14>
 80042ba:	4628      	mov	r0, r5
 80042bc:	f000 fa36 	bl	800472c <__malloc_lock>
 80042c0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80042c4:	4ec3      	ldr	r6, [pc, #780]	; (80045d4 <_malloc_r+0x33c>)
 80042c6:	d238      	bcs.n	800433a <_malloc_r+0xa2>
 80042c8:	f107 0208 	add.w	r2, r7, #8
 80042cc:	4432      	add	r2, r6
 80042ce:	6854      	ldr	r4, [r2, #4]
 80042d0:	f1a2 0108 	sub.w	r1, r2, #8
 80042d4:	428c      	cmp	r4, r1
 80042d6:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80042da:	d102      	bne.n	80042e2 <_malloc_r+0x4a>
 80042dc:	68d4      	ldr	r4, [r2, #12]
 80042de:	42a2      	cmp	r2, r4
 80042e0:	d010      	beq.n	8004304 <_malloc_r+0x6c>
 80042e2:	6863      	ldr	r3, [r4, #4]
 80042e4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80042e8:	f023 0303 	bic.w	r3, r3, #3
 80042ec:	60ca      	str	r2, [r1, #12]
 80042ee:	4423      	add	r3, r4
 80042f0:	6091      	str	r1, [r2, #8]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	f042 0201 	orr.w	r2, r2, #1
 80042f8:	605a      	str	r2, [r3, #4]
 80042fa:	4628      	mov	r0, r5
 80042fc:	f000 fa1c 	bl	8004738 <__malloc_unlock>
 8004300:	3408      	adds	r4, #8
 8004302:	e186      	b.n	8004612 <_malloc_r+0x37a>
 8004304:	3302      	adds	r3, #2
 8004306:	4ab4      	ldr	r2, [pc, #720]	; (80045d8 <_malloc_r+0x340>)
 8004308:	6934      	ldr	r4, [r6, #16]
 800430a:	4611      	mov	r1, r2
 800430c:	4294      	cmp	r4, r2
 800430e:	d077      	beq.n	8004400 <_malloc_r+0x168>
 8004310:	6860      	ldr	r0, [r4, #4]
 8004312:	f020 0c03 	bic.w	ip, r0, #3
 8004316:	ebac 0007 	sub.w	r0, ip, r7
 800431a:	280f      	cmp	r0, #15
 800431c:	dd48      	ble.n	80043b0 <_malloc_r+0x118>
 800431e:	19e1      	adds	r1, r4, r7
 8004320:	f040 0301 	orr.w	r3, r0, #1
 8004324:	f047 0701 	orr.w	r7, r7, #1
 8004328:	6067      	str	r7, [r4, #4]
 800432a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800432e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8004332:	604b      	str	r3, [r1, #4]
 8004334:	f844 000c 	str.w	r0, [r4, ip]
 8004338:	e7df      	b.n	80042fa <_malloc_r+0x62>
 800433a:	0a7b      	lsrs	r3, r7, #9
 800433c:	d02a      	beq.n	8004394 <_malloc_r+0xfc>
 800433e:	2b04      	cmp	r3, #4
 8004340:	d812      	bhi.n	8004368 <_malloc_r+0xd0>
 8004342:	09bb      	lsrs	r3, r7, #6
 8004344:	3338      	adds	r3, #56	; 0x38
 8004346:	1c5a      	adds	r2, r3, #1
 8004348:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800434c:	6854      	ldr	r4, [r2, #4]
 800434e:	f1a2 0c08 	sub.w	ip, r2, #8
 8004352:	4564      	cmp	r4, ip
 8004354:	d006      	beq.n	8004364 <_malloc_r+0xcc>
 8004356:	6862      	ldr	r2, [r4, #4]
 8004358:	f022 0203 	bic.w	r2, r2, #3
 800435c:	1bd0      	subs	r0, r2, r7
 800435e:	280f      	cmp	r0, #15
 8004360:	dd1c      	ble.n	800439c <_malloc_r+0x104>
 8004362:	3b01      	subs	r3, #1
 8004364:	3301      	adds	r3, #1
 8004366:	e7ce      	b.n	8004306 <_malloc_r+0x6e>
 8004368:	2b14      	cmp	r3, #20
 800436a:	d801      	bhi.n	8004370 <_malloc_r+0xd8>
 800436c:	335b      	adds	r3, #91	; 0x5b
 800436e:	e7ea      	b.n	8004346 <_malloc_r+0xae>
 8004370:	2b54      	cmp	r3, #84	; 0x54
 8004372:	d802      	bhi.n	800437a <_malloc_r+0xe2>
 8004374:	0b3b      	lsrs	r3, r7, #12
 8004376:	336e      	adds	r3, #110	; 0x6e
 8004378:	e7e5      	b.n	8004346 <_malloc_r+0xae>
 800437a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800437e:	d802      	bhi.n	8004386 <_malloc_r+0xee>
 8004380:	0bfb      	lsrs	r3, r7, #15
 8004382:	3377      	adds	r3, #119	; 0x77
 8004384:	e7df      	b.n	8004346 <_malloc_r+0xae>
 8004386:	f240 5254 	movw	r2, #1364	; 0x554
 800438a:	4293      	cmp	r3, r2
 800438c:	d804      	bhi.n	8004398 <_malloc_r+0x100>
 800438e:	0cbb      	lsrs	r3, r7, #18
 8004390:	337c      	adds	r3, #124	; 0x7c
 8004392:	e7d8      	b.n	8004346 <_malloc_r+0xae>
 8004394:	233f      	movs	r3, #63	; 0x3f
 8004396:	e7d6      	b.n	8004346 <_malloc_r+0xae>
 8004398:	237e      	movs	r3, #126	; 0x7e
 800439a:	e7d4      	b.n	8004346 <_malloc_r+0xae>
 800439c:	2800      	cmp	r0, #0
 800439e:	68e1      	ldr	r1, [r4, #12]
 80043a0:	db04      	blt.n	80043ac <_malloc_r+0x114>
 80043a2:	68a3      	ldr	r3, [r4, #8]
 80043a4:	60d9      	str	r1, [r3, #12]
 80043a6:	608b      	str	r3, [r1, #8]
 80043a8:	18a3      	adds	r3, r4, r2
 80043aa:	e7a2      	b.n	80042f2 <_malloc_r+0x5a>
 80043ac:	460c      	mov	r4, r1
 80043ae:	e7d0      	b.n	8004352 <_malloc_r+0xba>
 80043b0:	2800      	cmp	r0, #0
 80043b2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80043b6:	db07      	blt.n	80043c8 <_malloc_r+0x130>
 80043b8:	44a4      	add	ip, r4
 80043ba:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80043be:	f043 0301 	orr.w	r3, r3, #1
 80043c2:	f8cc 3004 	str.w	r3, [ip, #4]
 80043c6:	e798      	b.n	80042fa <_malloc_r+0x62>
 80043c8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80043cc:	6870      	ldr	r0, [r6, #4]
 80043ce:	f080 809e 	bcs.w	800450e <_malloc_r+0x276>
 80043d2:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80043d6:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 80043da:	f04f 0c01 	mov.w	ip, #1
 80043de:	fa0c fc0e 	lsl.w	ip, ip, lr
 80043e2:	ea4c 0000 	orr.w	r0, ip, r0
 80043e6:	3201      	adds	r2, #1
 80043e8:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 80043ec:	6070      	str	r0, [r6, #4]
 80043ee:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 80043f2:	3808      	subs	r0, #8
 80043f4:	e9c4 c002 	strd	ip, r0, [r4, #8]
 80043f8:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 80043fc:	f8cc 400c 	str.w	r4, [ip, #12]
 8004400:	2001      	movs	r0, #1
 8004402:	109a      	asrs	r2, r3, #2
 8004404:	fa00 f202 	lsl.w	r2, r0, r2
 8004408:	6870      	ldr	r0, [r6, #4]
 800440a:	4290      	cmp	r0, r2
 800440c:	d326      	bcc.n	800445c <_malloc_r+0x1c4>
 800440e:	4210      	tst	r0, r2
 8004410:	d106      	bne.n	8004420 <_malloc_r+0x188>
 8004412:	f023 0303 	bic.w	r3, r3, #3
 8004416:	0052      	lsls	r2, r2, #1
 8004418:	4210      	tst	r0, r2
 800441a:	f103 0304 	add.w	r3, r3, #4
 800441e:	d0fa      	beq.n	8004416 <_malloc_r+0x17e>
 8004420:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8004424:	46c1      	mov	r9, r8
 8004426:	469e      	mov	lr, r3
 8004428:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800442c:	454c      	cmp	r4, r9
 800442e:	f040 80b3 	bne.w	8004598 <_malloc_r+0x300>
 8004432:	f10e 0e01 	add.w	lr, lr, #1
 8004436:	f01e 0f03 	tst.w	lr, #3
 800443a:	f109 0908 	add.w	r9, r9, #8
 800443e:	d1f3      	bne.n	8004428 <_malloc_r+0x190>
 8004440:	0798      	lsls	r0, r3, #30
 8004442:	f040 80ec 	bne.w	800461e <_malloc_r+0x386>
 8004446:	6873      	ldr	r3, [r6, #4]
 8004448:	ea23 0302 	bic.w	r3, r3, r2
 800444c:	6073      	str	r3, [r6, #4]
 800444e:	6870      	ldr	r0, [r6, #4]
 8004450:	0052      	lsls	r2, r2, #1
 8004452:	4290      	cmp	r0, r2
 8004454:	d302      	bcc.n	800445c <_malloc_r+0x1c4>
 8004456:	2a00      	cmp	r2, #0
 8004458:	f040 80ed 	bne.w	8004636 <_malloc_r+0x39e>
 800445c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8004460:	f8db 1004 	ldr.w	r1, [fp, #4]
 8004464:	f021 0903 	bic.w	r9, r1, #3
 8004468:	45b9      	cmp	r9, r7
 800446a:	d304      	bcc.n	8004476 <_malloc_r+0x1de>
 800446c:	eba9 0207 	sub.w	r2, r9, r7
 8004470:	2a0f      	cmp	r2, #15
 8004472:	f300 8148 	bgt.w	8004706 <_malloc_r+0x46e>
 8004476:	4a59      	ldr	r2, [pc, #356]	; (80045dc <_malloc_r+0x344>)
 8004478:	eb0b 0309 	add.w	r3, fp, r9
 800447c:	6811      	ldr	r1, [r2, #0]
 800447e:	2008      	movs	r0, #8
 8004480:	3110      	adds	r1, #16
 8004482:	4439      	add	r1, r7
 8004484:	9301      	str	r3, [sp, #4]
 8004486:	9100      	str	r1, [sp, #0]
 8004488:	f000 fab6 	bl	80049f8 <sysconf>
 800448c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8004490:	4680      	mov	r8, r0
 8004492:	4a53      	ldr	r2, [pc, #332]	; (80045e0 <_malloc_r+0x348>)
 8004494:	6810      	ldr	r0, [r2, #0]
 8004496:	3001      	adds	r0, #1
 8004498:	bf1f      	itttt	ne
 800449a:	f101 31ff 	addne.w	r1, r1, #4294967295
 800449e:	4441      	addne	r1, r8
 80044a0:	f1c8 0000 	rsbne	r0, r8, #0
 80044a4:	4001      	andne	r1, r0
 80044a6:	4628      	mov	r0, r5
 80044a8:	e9cd 1300 	strd	r1, r3, [sp]
 80044ac:	f7fd f8ee 	bl	800168c <_sbrk_r>
 80044b0:	1c42      	adds	r2, r0, #1
 80044b2:	4604      	mov	r4, r0
 80044b4:	f000 80fb 	beq.w	80046ae <_malloc_r+0x416>
 80044b8:	9b01      	ldr	r3, [sp, #4]
 80044ba:	9900      	ldr	r1, [sp, #0]
 80044bc:	4283      	cmp	r3, r0
 80044be:	4a48      	ldr	r2, [pc, #288]	; (80045e0 <_malloc_r+0x348>)
 80044c0:	d902      	bls.n	80044c8 <_malloc_r+0x230>
 80044c2:	45b3      	cmp	fp, r6
 80044c4:	f040 80f3 	bne.w	80046ae <_malloc_r+0x416>
 80044c8:	f8df a120 	ldr.w	sl, [pc, #288]	; 80045ec <_malloc_r+0x354>
 80044cc:	42a3      	cmp	r3, r4
 80044ce:	f8da 0000 	ldr.w	r0, [sl]
 80044d2:	f108 3cff 	add.w	ip, r8, #4294967295
 80044d6:	eb00 0e01 	add.w	lr, r0, r1
 80044da:	f8ca e000 	str.w	lr, [sl]
 80044de:	f040 80ac 	bne.w	800463a <_malloc_r+0x3a2>
 80044e2:	ea13 0f0c 	tst.w	r3, ip
 80044e6:	f040 80a8 	bne.w	800463a <_malloc_r+0x3a2>
 80044ea:	68b3      	ldr	r3, [r6, #8]
 80044ec:	4449      	add	r1, r9
 80044ee:	f041 0101 	orr.w	r1, r1, #1
 80044f2:	6059      	str	r1, [r3, #4]
 80044f4:	4a3b      	ldr	r2, [pc, #236]	; (80045e4 <_malloc_r+0x34c>)
 80044f6:	f8da 3000 	ldr.w	r3, [sl]
 80044fa:	6811      	ldr	r1, [r2, #0]
 80044fc:	428b      	cmp	r3, r1
 80044fe:	bf88      	it	hi
 8004500:	6013      	strhi	r3, [r2, #0]
 8004502:	4a39      	ldr	r2, [pc, #228]	; (80045e8 <_malloc_r+0x350>)
 8004504:	6811      	ldr	r1, [r2, #0]
 8004506:	428b      	cmp	r3, r1
 8004508:	bf88      	it	hi
 800450a:	6013      	strhi	r3, [r2, #0]
 800450c:	e0cf      	b.n	80046ae <_malloc_r+0x416>
 800450e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8004512:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8004516:	d218      	bcs.n	800454a <_malloc_r+0x2b2>
 8004518:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800451c:	3238      	adds	r2, #56	; 0x38
 800451e:	f102 0e01 	add.w	lr, r2, #1
 8004522:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8004526:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800452a:	45f0      	cmp	r8, lr
 800452c:	d12b      	bne.n	8004586 <_malloc_r+0x2ee>
 800452e:	f04f 0c01 	mov.w	ip, #1
 8004532:	1092      	asrs	r2, r2, #2
 8004534:	fa0c f202 	lsl.w	r2, ip, r2
 8004538:	4310      	orrs	r0, r2
 800453a:	6070      	str	r0, [r6, #4]
 800453c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004540:	f8c8 4008 	str.w	r4, [r8, #8]
 8004544:	f8ce 400c 	str.w	r4, [lr, #12]
 8004548:	e75a      	b.n	8004400 <_malloc_r+0x168>
 800454a:	2a14      	cmp	r2, #20
 800454c:	d801      	bhi.n	8004552 <_malloc_r+0x2ba>
 800454e:	325b      	adds	r2, #91	; 0x5b
 8004550:	e7e5      	b.n	800451e <_malloc_r+0x286>
 8004552:	2a54      	cmp	r2, #84	; 0x54
 8004554:	d803      	bhi.n	800455e <_malloc_r+0x2c6>
 8004556:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800455a:	326e      	adds	r2, #110	; 0x6e
 800455c:	e7df      	b.n	800451e <_malloc_r+0x286>
 800455e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004562:	d803      	bhi.n	800456c <_malloc_r+0x2d4>
 8004564:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8004568:	3277      	adds	r2, #119	; 0x77
 800456a:	e7d8      	b.n	800451e <_malloc_r+0x286>
 800456c:	f240 5e54 	movw	lr, #1364	; 0x554
 8004570:	4572      	cmp	r2, lr
 8004572:	bf96      	itet	ls
 8004574:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8004578:	227e      	movhi	r2, #126	; 0x7e
 800457a:	327c      	addls	r2, #124	; 0x7c
 800457c:	e7cf      	b.n	800451e <_malloc_r+0x286>
 800457e:	f8de e008 	ldr.w	lr, [lr, #8]
 8004582:	45f0      	cmp	r8, lr
 8004584:	d005      	beq.n	8004592 <_malloc_r+0x2fa>
 8004586:	f8de 2004 	ldr.w	r2, [lr, #4]
 800458a:	f022 0203 	bic.w	r2, r2, #3
 800458e:	4562      	cmp	r2, ip
 8004590:	d8f5      	bhi.n	800457e <_malloc_r+0x2e6>
 8004592:	f8de 800c 	ldr.w	r8, [lr, #12]
 8004596:	e7d1      	b.n	800453c <_malloc_r+0x2a4>
 8004598:	6860      	ldr	r0, [r4, #4]
 800459a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800459e:	f020 0003 	bic.w	r0, r0, #3
 80045a2:	eba0 0a07 	sub.w	sl, r0, r7
 80045a6:	f1ba 0f0f 	cmp.w	sl, #15
 80045aa:	dd21      	ble.n	80045f0 <_malloc_r+0x358>
 80045ac:	68a3      	ldr	r3, [r4, #8]
 80045ae:	19e2      	adds	r2, r4, r7
 80045b0:	f047 0701 	orr.w	r7, r7, #1
 80045b4:	6067      	str	r7, [r4, #4]
 80045b6:	f8c3 c00c 	str.w	ip, [r3, #12]
 80045ba:	f8cc 3008 	str.w	r3, [ip, #8]
 80045be:	f04a 0301 	orr.w	r3, sl, #1
 80045c2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80045c6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80045ca:	6053      	str	r3, [r2, #4]
 80045cc:	f844 a000 	str.w	sl, [r4, r0]
 80045d0:	e693      	b.n	80042fa <_malloc_r+0x62>
 80045d2:	bf00      	nop
 80045d4:	20000478 	.word	0x20000478
 80045d8:	20000480 	.word	0x20000480
 80045dc:	20000e40 	.word	0x20000e40
 80045e0:	20000880 	.word	0x20000880
 80045e4:	20000e38 	.word	0x20000e38
 80045e8:	20000e3c 	.word	0x20000e3c
 80045ec:	20000e10 	.word	0x20000e10
 80045f0:	f1ba 0f00 	cmp.w	sl, #0
 80045f4:	db11      	blt.n	800461a <_malloc_r+0x382>
 80045f6:	4420      	add	r0, r4
 80045f8:	6843      	ldr	r3, [r0, #4]
 80045fa:	f043 0301 	orr.w	r3, r3, #1
 80045fe:	6043      	str	r3, [r0, #4]
 8004600:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8004604:	4628      	mov	r0, r5
 8004606:	f8c3 c00c 	str.w	ip, [r3, #12]
 800460a:	f8cc 3008 	str.w	r3, [ip, #8]
 800460e:	f000 f893 	bl	8004738 <__malloc_unlock>
 8004612:	4620      	mov	r0, r4
 8004614:	b003      	add	sp, #12
 8004616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800461a:	4664      	mov	r4, ip
 800461c:	e706      	b.n	800442c <_malloc_r+0x194>
 800461e:	f858 0908 	ldr.w	r0, [r8], #-8
 8004622:	3b01      	subs	r3, #1
 8004624:	4540      	cmp	r0, r8
 8004626:	f43f af0b 	beq.w	8004440 <_malloc_r+0x1a8>
 800462a:	e710      	b.n	800444e <_malloc_r+0x1b6>
 800462c:	3304      	adds	r3, #4
 800462e:	0052      	lsls	r2, r2, #1
 8004630:	4210      	tst	r0, r2
 8004632:	d0fb      	beq.n	800462c <_malloc_r+0x394>
 8004634:	e6f4      	b.n	8004420 <_malloc_r+0x188>
 8004636:	4673      	mov	r3, lr
 8004638:	e7fa      	b.n	8004630 <_malloc_r+0x398>
 800463a:	6810      	ldr	r0, [r2, #0]
 800463c:	3001      	adds	r0, #1
 800463e:	bf1b      	ittet	ne
 8004640:	1ae3      	subne	r3, r4, r3
 8004642:	4473      	addne	r3, lr
 8004644:	6014      	streq	r4, [r2, #0]
 8004646:	f8ca 3000 	strne.w	r3, [sl]
 800464a:	f014 0307 	ands.w	r3, r4, #7
 800464e:	bf0e      	itee	eq
 8004650:	4618      	moveq	r0, r3
 8004652:	f1c3 0008 	rsbne	r0, r3, #8
 8004656:	1824      	addne	r4, r4, r0
 8004658:	1862      	adds	r2, r4, r1
 800465a:	ea02 010c 	and.w	r1, r2, ip
 800465e:	4480      	add	r8, r0
 8004660:	eba8 0801 	sub.w	r8, r8, r1
 8004664:	ea08 080c 	and.w	r8, r8, ip
 8004668:	4641      	mov	r1, r8
 800466a:	4628      	mov	r0, r5
 800466c:	9301      	str	r3, [sp, #4]
 800466e:	9200      	str	r2, [sp, #0]
 8004670:	f7fd f80c 	bl	800168c <_sbrk_r>
 8004674:	1c43      	adds	r3, r0, #1
 8004676:	e9dd 2300 	ldrd	r2, r3, [sp]
 800467a:	d105      	bne.n	8004688 <_malloc_r+0x3f0>
 800467c:	b32b      	cbz	r3, 80046ca <_malloc_r+0x432>
 800467e:	f04f 0800 	mov.w	r8, #0
 8004682:	f1a3 0008 	sub.w	r0, r3, #8
 8004686:	4410      	add	r0, r2
 8004688:	f8da 2000 	ldr.w	r2, [sl]
 800468c:	1b00      	subs	r0, r0, r4
 800468e:	4440      	add	r0, r8
 8004690:	4442      	add	r2, r8
 8004692:	f040 0001 	orr.w	r0, r0, #1
 8004696:	45b3      	cmp	fp, r6
 8004698:	60b4      	str	r4, [r6, #8]
 800469a:	f8ca 2000 	str.w	r2, [sl]
 800469e:	6060      	str	r0, [r4, #4]
 80046a0:	f43f af28 	beq.w	80044f4 <_malloc_r+0x25c>
 80046a4:	f1b9 0f0f 	cmp.w	r9, #15
 80046a8:	d812      	bhi.n	80046d0 <_malloc_r+0x438>
 80046aa:	2301      	movs	r3, #1
 80046ac:	6063      	str	r3, [r4, #4]
 80046ae:	68b3      	ldr	r3, [r6, #8]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f023 0303 	bic.w	r3, r3, #3
 80046b6:	42bb      	cmp	r3, r7
 80046b8:	eba3 0207 	sub.w	r2, r3, r7
 80046bc:	d301      	bcc.n	80046c2 <_malloc_r+0x42a>
 80046be:	2a0f      	cmp	r2, #15
 80046c0:	dc21      	bgt.n	8004706 <_malloc_r+0x46e>
 80046c2:	4628      	mov	r0, r5
 80046c4:	f000 f838 	bl	8004738 <__malloc_unlock>
 80046c8:	e5f2      	b.n	80042b0 <_malloc_r+0x18>
 80046ca:	4610      	mov	r0, r2
 80046cc:	4698      	mov	r8, r3
 80046ce:	e7db      	b.n	8004688 <_malloc_r+0x3f0>
 80046d0:	2205      	movs	r2, #5
 80046d2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80046d6:	f1a9 090c 	sub.w	r9, r9, #12
 80046da:	f029 0907 	bic.w	r9, r9, #7
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	ea43 0309 	orr.w	r3, r3, r9
 80046e6:	f8cb 3004 	str.w	r3, [fp, #4]
 80046ea:	f1b9 0f0f 	cmp.w	r9, #15
 80046ee:	eb0b 0309 	add.w	r3, fp, r9
 80046f2:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80046f6:	f67f aefd 	bls.w	80044f4 <_malloc_r+0x25c>
 80046fa:	4628      	mov	r0, r5
 80046fc:	f10b 0108 	add.w	r1, fp, #8
 8004700:	f002 fc62 	bl	8006fc8 <_free_r>
 8004704:	e6f6      	b.n	80044f4 <_malloc_r+0x25c>
 8004706:	68b4      	ldr	r4, [r6, #8]
 8004708:	f047 0301 	orr.w	r3, r7, #1
 800470c:	f042 0201 	orr.w	r2, r2, #1
 8004710:	4427      	add	r7, r4
 8004712:	6063      	str	r3, [r4, #4]
 8004714:	60b7      	str	r7, [r6, #8]
 8004716:	607a      	str	r2, [r7, #4]
 8004718:	e5ef      	b.n	80042fa <_malloc_r+0x62>
 800471a:	bf00      	nop

0800471c <memset>:
 800471c:	4603      	mov	r3, r0
 800471e:	4402      	add	r2, r0
 8004720:	4293      	cmp	r3, r2
 8004722:	d100      	bne.n	8004726 <memset+0xa>
 8004724:	4770      	bx	lr
 8004726:	f803 1b01 	strb.w	r1, [r3], #1
 800472a:	e7f9      	b.n	8004720 <memset+0x4>

0800472c <__malloc_lock>:
 800472c:	4801      	ldr	r0, [pc, #4]	; (8004734 <__malloc_lock+0x8>)
 800472e:	f002 bd31 	b.w	8007194 <__retarget_lock_acquire_recursive>
 8004732:	bf00      	nop
 8004734:	20000f0c 	.word	0x20000f0c

08004738 <__malloc_unlock>:
 8004738:	4801      	ldr	r0, [pc, #4]	; (8004740 <__malloc_unlock+0x8>)
 800473a:	f002 bd2c 	b.w	8007196 <__retarget_lock_release_recursive>
 800473e:	bf00      	nop
 8004740:	20000f0c 	.word	0x20000f0c

08004744 <printf>:
 8004744:	b40f      	push	{r0, r1, r2, r3}
 8004746:	b507      	push	{r0, r1, r2, lr}
 8004748:	4906      	ldr	r1, [pc, #24]	; (8004764 <printf+0x20>)
 800474a:	ab04      	add	r3, sp, #16
 800474c:	6808      	ldr	r0, [r1, #0]
 800474e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004752:	6881      	ldr	r1, [r0, #8]
 8004754:	9301      	str	r3, [sp, #4]
 8004756:	f000 f95d 	bl	8004a14 <_vfprintf_r>
 800475a:	b003      	add	sp, #12
 800475c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004760:	b004      	add	sp, #16
 8004762:	4770      	bx	lr
 8004764:	2000004c 	.word	0x2000004c

08004768 <setvbuf>:
 8004768:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800476c:	461d      	mov	r5, r3
 800476e:	4b59      	ldr	r3, [pc, #356]	; (80048d4 <setvbuf+0x16c>)
 8004770:	4604      	mov	r4, r0
 8004772:	681f      	ldr	r7, [r3, #0]
 8004774:	460e      	mov	r6, r1
 8004776:	4690      	mov	r8, r2
 8004778:	b127      	cbz	r7, 8004784 <setvbuf+0x1c>
 800477a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800477c:	b913      	cbnz	r3, 8004784 <setvbuf+0x1c>
 800477e:	4638      	mov	r0, r7
 8004780:	f002 fb92 	bl	8006ea8 <__sinit>
 8004784:	f1b8 0f02 	cmp.w	r8, #2
 8004788:	d006      	beq.n	8004798 <setvbuf+0x30>
 800478a:	f1b8 0f01 	cmp.w	r8, #1
 800478e:	f200 809b 	bhi.w	80048c8 <setvbuf+0x160>
 8004792:	2d00      	cmp	r5, #0
 8004794:	f2c0 8098 	blt.w	80048c8 <setvbuf+0x160>
 8004798:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800479a:	07db      	lsls	r3, r3, #31
 800479c:	d405      	bmi.n	80047aa <setvbuf+0x42>
 800479e:	89a3      	ldrh	r3, [r4, #12]
 80047a0:	0598      	lsls	r0, r3, #22
 80047a2:	d402      	bmi.n	80047aa <setvbuf+0x42>
 80047a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047a6:	f002 fcf5 	bl	8007194 <__retarget_lock_acquire_recursive>
 80047aa:	4621      	mov	r1, r4
 80047ac:	4638      	mov	r0, r7
 80047ae:	f002 fb0f 	bl	8006dd0 <_fflush_r>
 80047b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80047b4:	b141      	cbz	r1, 80047c8 <setvbuf+0x60>
 80047b6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80047ba:	4299      	cmp	r1, r3
 80047bc:	d002      	beq.n	80047c4 <setvbuf+0x5c>
 80047be:	4638      	mov	r0, r7
 80047c0:	f002 fc02 	bl	8006fc8 <_free_r>
 80047c4:	2300      	movs	r3, #0
 80047c6:	6323      	str	r3, [r4, #48]	; 0x30
 80047c8:	2300      	movs	r3, #0
 80047ca:	61a3      	str	r3, [r4, #24]
 80047cc:	6063      	str	r3, [r4, #4]
 80047ce:	89a3      	ldrh	r3, [r4, #12]
 80047d0:	0619      	lsls	r1, r3, #24
 80047d2:	d503      	bpl.n	80047dc <setvbuf+0x74>
 80047d4:	4638      	mov	r0, r7
 80047d6:	6921      	ldr	r1, [r4, #16]
 80047d8:	f002 fbf6 	bl	8006fc8 <_free_r>
 80047dc:	89a3      	ldrh	r3, [r4, #12]
 80047de:	f1b8 0f02 	cmp.w	r8, #2
 80047e2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80047e6:	f023 0303 	bic.w	r3, r3, #3
 80047ea:	81a3      	strh	r3, [r4, #12]
 80047ec:	d068      	beq.n	80048c0 <setvbuf+0x158>
 80047ee:	ab01      	add	r3, sp, #4
 80047f0:	466a      	mov	r2, sp
 80047f2:	4621      	mov	r1, r4
 80047f4:	4638      	mov	r0, r7
 80047f6:	f002 fccf 	bl	8007198 <__swhatbuf_r>
 80047fa:	89a3      	ldrh	r3, [r4, #12]
 80047fc:	4318      	orrs	r0, r3
 80047fe:	81a0      	strh	r0, [r4, #12]
 8004800:	bb35      	cbnz	r5, 8004850 <setvbuf+0xe8>
 8004802:	9d00      	ldr	r5, [sp, #0]
 8004804:	4628      	mov	r0, r5
 8004806:	f7ff fd37 	bl	8004278 <malloc>
 800480a:	4606      	mov	r6, r0
 800480c:	2800      	cmp	r0, #0
 800480e:	d152      	bne.n	80048b6 <setvbuf+0x14e>
 8004810:	f8dd 9000 	ldr.w	r9, [sp]
 8004814:	45a9      	cmp	r9, r5
 8004816:	d147      	bne.n	80048a8 <setvbuf+0x140>
 8004818:	f04f 35ff 	mov.w	r5, #4294967295
 800481c:	2200      	movs	r2, #0
 800481e:	60a2      	str	r2, [r4, #8]
 8004820:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004824:	6022      	str	r2, [r4, #0]
 8004826:	6122      	str	r2, [r4, #16]
 8004828:	2201      	movs	r2, #1
 800482a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800482e:	6162      	str	r2, [r4, #20]
 8004830:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004832:	f043 0302 	orr.w	r3, r3, #2
 8004836:	07d2      	lsls	r2, r2, #31
 8004838:	81a3      	strh	r3, [r4, #12]
 800483a:	d405      	bmi.n	8004848 <setvbuf+0xe0>
 800483c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004840:	d102      	bne.n	8004848 <setvbuf+0xe0>
 8004842:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004844:	f002 fca7 	bl	8007196 <__retarget_lock_release_recursive>
 8004848:	4628      	mov	r0, r5
 800484a:	b003      	add	sp, #12
 800484c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004850:	2e00      	cmp	r6, #0
 8004852:	d0d7      	beq.n	8004804 <setvbuf+0x9c>
 8004854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004856:	b913      	cbnz	r3, 800485e <setvbuf+0xf6>
 8004858:	4638      	mov	r0, r7
 800485a:	f002 fb25 	bl	8006ea8 <__sinit>
 800485e:	9b00      	ldr	r3, [sp, #0]
 8004860:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004864:	42ab      	cmp	r3, r5
 8004866:	bf18      	it	ne
 8004868:	89a3      	ldrhne	r3, [r4, #12]
 800486a:	6026      	str	r6, [r4, #0]
 800486c:	bf1c      	itt	ne
 800486e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8004872:	81a3      	strhne	r3, [r4, #12]
 8004874:	f1b8 0f01 	cmp.w	r8, #1
 8004878:	bf02      	ittt	eq
 800487a:	89a3      	ldrheq	r3, [r4, #12]
 800487c:	f043 0301 	orreq.w	r3, r3, #1
 8004880:	81a3      	strheq	r3, [r4, #12]
 8004882:	89a2      	ldrh	r2, [r4, #12]
 8004884:	f012 0308 	ands.w	r3, r2, #8
 8004888:	d01c      	beq.n	80048c4 <setvbuf+0x15c>
 800488a:	07d3      	lsls	r3, r2, #31
 800488c:	bf41      	itttt	mi
 800488e:	2300      	movmi	r3, #0
 8004890:	426d      	negmi	r5, r5
 8004892:	60a3      	strmi	r3, [r4, #8]
 8004894:	61a5      	strmi	r5, [r4, #24]
 8004896:	bf58      	it	pl
 8004898:	60a5      	strpl	r5, [r4, #8]
 800489a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800489c:	f015 0501 	ands.w	r5, r5, #1
 80048a0:	d115      	bne.n	80048ce <setvbuf+0x166>
 80048a2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80048a6:	e7cb      	b.n	8004840 <setvbuf+0xd8>
 80048a8:	4648      	mov	r0, r9
 80048aa:	f7ff fce5 	bl	8004278 <malloc>
 80048ae:	4606      	mov	r6, r0
 80048b0:	2800      	cmp	r0, #0
 80048b2:	d0b1      	beq.n	8004818 <setvbuf+0xb0>
 80048b4:	464d      	mov	r5, r9
 80048b6:	89a3      	ldrh	r3, [r4, #12]
 80048b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048bc:	81a3      	strh	r3, [r4, #12]
 80048be:	e7c9      	b.n	8004854 <setvbuf+0xec>
 80048c0:	2500      	movs	r5, #0
 80048c2:	e7ab      	b.n	800481c <setvbuf+0xb4>
 80048c4:	60a3      	str	r3, [r4, #8]
 80048c6:	e7e8      	b.n	800489a <setvbuf+0x132>
 80048c8:	f04f 35ff 	mov.w	r5, #4294967295
 80048cc:	e7bc      	b.n	8004848 <setvbuf+0xe0>
 80048ce:	2500      	movs	r5, #0
 80048d0:	e7ba      	b.n	8004848 <setvbuf+0xe0>
 80048d2:	bf00      	nop
 80048d4:	2000004c 	.word	0x2000004c

080048d8 <_strtol_l.isra.0>:
 80048d8:	2b01      	cmp	r3, #1
 80048da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048de:	4686      	mov	lr, r0
 80048e0:	d001      	beq.n	80048e6 <_strtol_l.isra.0+0xe>
 80048e2:	2b24      	cmp	r3, #36	; 0x24
 80048e4:	d906      	bls.n	80048f4 <_strtol_l.isra.0+0x1c>
 80048e6:	f7ff fc9d 	bl	8004224 <__errno>
 80048ea:	2316      	movs	r3, #22
 80048ec:	6003      	str	r3, [r0, #0]
 80048ee:	2000      	movs	r0, #0
 80048f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048f4:	468c      	mov	ip, r1
 80048f6:	4e3a      	ldr	r6, [pc, #232]	; (80049e0 <_strtol_l.isra.0+0x108>)
 80048f8:	4660      	mov	r0, ip
 80048fa:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80048fe:	5da5      	ldrb	r5, [r4, r6]
 8004900:	f015 0508 	ands.w	r5, r5, #8
 8004904:	d1f8      	bne.n	80048f8 <_strtol_l.isra.0+0x20>
 8004906:	2c2d      	cmp	r4, #45	; 0x2d
 8004908:	d133      	bne.n	8004972 <_strtol_l.isra.0+0x9a>
 800490a:	f04f 0801 	mov.w	r8, #1
 800490e:	f89c 4000 	ldrb.w	r4, [ip]
 8004912:	f100 0c02 	add.w	ip, r0, #2
 8004916:	2b00      	cmp	r3, #0
 8004918:	d05d      	beq.n	80049d6 <_strtol_l.isra.0+0xfe>
 800491a:	2b10      	cmp	r3, #16
 800491c:	d10c      	bne.n	8004938 <_strtol_l.isra.0+0x60>
 800491e:	2c30      	cmp	r4, #48	; 0x30
 8004920:	d10a      	bne.n	8004938 <_strtol_l.isra.0+0x60>
 8004922:	f89c 0000 	ldrb.w	r0, [ip]
 8004926:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800492a:	2858      	cmp	r0, #88	; 0x58
 800492c:	d14e      	bne.n	80049cc <_strtol_l.isra.0+0xf4>
 800492e:	2310      	movs	r3, #16
 8004930:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8004934:	f10c 0c02 	add.w	ip, ip, #2
 8004938:	2500      	movs	r5, #0
 800493a:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800493e:	3f01      	subs	r7, #1
 8004940:	fbb7 f9f3 	udiv	r9, r7, r3
 8004944:	4628      	mov	r0, r5
 8004946:	fb03 7a19 	mls	sl, r3, r9, r7
 800494a:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800494e:	2e09      	cmp	r6, #9
 8004950:	d818      	bhi.n	8004984 <_strtol_l.isra.0+0xac>
 8004952:	4634      	mov	r4, r6
 8004954:	42a3      	cmp	r3, r4
 8004956:	dd24      	ble.n	80049a2 <_strtol_l.isra.0+0xca>
 8004958:	2d00      	cmp	r5, #0
 800495a:	db1f      	blt.n	800499c <_strtol_l.isra.0+0xc4>
 800495c:	4581      	cmp	r9, r0
 800495e:	d31d      	bcc.n	800499c <_strtol_l.isra.0+0xc4>
 8004960:	d101      	bne.n	8004966 <_strtol_l.isra.0+0x8e>
 8004962:	45a2      	cmp	sl, r4
 8004964:	db1a      	blt.n	800499c <_strtol_l.isra.0+0xc4>
 8004966:	2501      	movs	r5, #1
 8004968:	fb00 4003 	mla	r0, r0, r3, r4
 800496c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8004970:	e7eb      	b.n	800494a <_strtol_l.isra.0+0x72>
 8004972:	2c2b      	cmp	r4, #43	; 0x2b
 8004974:	bf08      	it	eq
 8004976:	f89c 4000 	ldrbeq.w	r4, [ip]
 800497a:	46a8      	mov	r8, r5
 800497c:	bf08      	it	eq
 800497e:	f100 0c02 	addeq.w	ip, r0, #2
 8004982:	e7c8      	b.n	8004916 <_strtol_l.isra.0+0x3e>
 8004984:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8004988:	2e19      	cmp	r6, #25
 800498a:	d801      	bhi.n	8004990 <_strtol_l.isra.0+0xb8>
 800498c:	3c37      	subs	r4, #55	; 0x37
 800498e:	e7e1      	b.n	8004954 <_strtol_l.isra.0+0x7c>
 8004990:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8004994:	2e19      	cmp	r6, #25
 8004996:	d804      	bhi.n	80049a2 <_strtol_l.isra.0+0xca>
 8004998:	3c57      	subs	r4, #87	; 0x57
 800499a:	e7db      	b.n	8004954 <_strtol_l.isra.0+0x7c>
 800499c:	f04f 35ff 	mov.w	r5, #4294967295
 80049a0:	e7e4      	b.n	800496c <_strtol_l.isra.0+0x94>
 80049a2:	2d00      	cmp	r5, #0
 80049a4:	da08      	bge.n	80049b8 <_strtol_l.isra.0+0xe0>
 80049a6:	2322      	movs	r3, #34	; 0x22
 80049a8:	4638      	mov	r0, r7
 80049aa:	f8ce 3000 	str.w	r3, [lr]
 80049ae:	2a00      	cmp	r2, #0
 80049b0:	d09e      	beq.n	80048f0 <_strtol_l.isra.0+0x18>
 80049b2:	f10c 31ff 	add.w	r1, ip, #4294967295
 80049b6:	e007      	b.n	80049c8 <_strtol_l.isra.0+0xf0>
 80049b8:	f1b8 0f00 	cmp.w	r8, #0
 80049bc:	d000      	beq.n	80049c0 <_strtol_l.isra.0+0xe8>
 80049be:	4240      	negs	r0, r0
 80049c0:	2a00      	cmp	r2, #0
 80049c2:	d095      	beq.n	80048f0 <_strtol_l.isra.0+0x18>
 80049c4:	2d00      	cmp	r5, #0
 80049c6:	d1f4      	bne.n	80049b2 <_strtol_l.isra.0+0xda>
 80049c8:	6011      	str	r1, [r2, #0]
 80049ca:	e791      	b.n	80048f0 <_strtol_l.isra.0+0x18>
 80049cc:	2430      	movs	r4, #48	; 0x30
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1b2      	bne.n	8004938 <_strtol_l.isra.0+0x60>
 80049d2:	2308      	movs	r3, #8
 80049d4:	e7b0      	b.n	8004938 <_strtol_l.isra.0+0x60>
 80049d6:	2c30      	cmp	r4, #48	; 0x30
 80049d8:	d0a3      	beq.n	8004922 <_strtol_l.isra.0+0x4a>
 80049da:	230a      	movs	r3, #10
 80049dc:	e7ac      	b.n	8004938 <_strtol_l.isra.0+0x60>
 80049de:	bf00      	nop
 80049e0:	0800acd5 	.word	0x0800acd5

080049e4 <strtol>:
 80049e4:	4613      	mov	r3, r2
 80049e6:	460a      	mov	r2, r1
 80049e8:	4601      	mov	r1, r0
 80049ea:	4802      	ldr	r0, [pc, #8]	; (80049f4 <strtol+0x10>)
 80049ec:	6800      	ldr	r0, [r0, #0]
 80049ee:	f7ff bf73 	b.w	80048d8 <_strtol_l.isra.0>
 80049f2:	bf00      	nop
 80049f4:	2000004c 	.word	0x2000004c

080049f8 <sysconf>:
 80049f8:	2808      	cmp	r0, #8
 80049fa:	b508      	push	{r3, lr}
 80049fc:	d006      	beq.n	8004a0c <sysconf+0x14>
 80049fe:	f7ff fc11 	bl	8004224 <__errno>
 8004a02:	2316      	movs	r3, #22
 8004a04:	6003      	str	r3, [r0, #0]
 8004a06:	f04f 30ff 	mov.w	r0, #4294967295
 8004a0a:	bd08      	pop	{r3, pc}
 8004a0c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004a10:	e7fb      	b.n	8004a0a <sysconf+0x12>
	...

08004a14 <_vfprintf_r>:
 8004a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a18:	b0d3      	sub	sp, #332	; 0x14c
 8004a1a:	468a      	mov	sl, r1
 8004a1c:	4691      	mov	r9, r2
 8004a1e:	461c      	mov	r4, r3
 8004a20:	461e      	mov	r6, r3
 8004a22:	4683      	mov	fp, r0
 8004a24:	f002 fbb0 	bl	8007188 <_localeconv_r>
 8004a28:	6803      	ldr	r3, [r0, #0]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	9318      	str	r3, [sp, #96]	; 0x60
 8004a2e:	f7fb fb8f 	bl	8000150 <strlen>
 8004a32:	9012      	str	r0, [sp, #72]	; 0x48
 8004a34:	f1bb 0f00 	cmp.w	fp, #0
 8004a38:	d005      	beq.n	8004a46 <_vfprintf_r+0x32>
 8004a3a:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8004a3e:	b913      	cbnz	r3, 8004a46 <_vfprintf_r+0x32>
 8004a40:	4658      	mov	r0, fp
 8004a42:	f002 fa31 	bl	8006ea8 <__sinit>
 8004a46:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8004a4a:	07da      	lsls	r2, r3, #31
 8004a4c:	d407      	bmi.n	8004a5e <_vfprintf_r+0x4a>
 8004a4e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004a52:	059b      	lsls	r3, r3, #22
 8004a54:	d403      	bmi.n	8004a5e <_vfprintf_r+0x4a>
 8004a56:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8004a5a:	f002 fb9b 	bl	8007194 <__retarget_lock_acquire_recursive>
 8004a5e:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8004a62:	049f      	lsls	r7, r3, #18
 8004a64:	d409      	bmi.n	8004a7a <_vfprintf_r+0x66>
 8004a66:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004a6a:	f8aa 300c 	strh.w	r3, [sl, #12]
 8004a6e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8004a72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a76:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8004a7a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004a7e:	071d      	lsls	r5, r3, #28
 8004a80:	d502      	bpl.n	8004a88 <_vfprintf_r+0x74>
 8004a82:	f8da 3010 	ldr.w	r3, [sl, #16]
 8004a86:	b9c3      	cbnz	r3, 8004aba <_vfprintf_r+0xa6>
 8004a88:	4651      	mov	r1, sl
 8004a8a:	4658      	mov	r0, fp
 8004a8c:	f001 fa5c 	bl	8005f48 <__swsetup_r>
 8004a90:	b198      	cbz	r0, 8004aba <_vfprintf_r+0xa6>
 8004a92:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8004a96:	07dc      	lsls	r4, r3, #31
 8004a98:	d506      	bpl.n	8004aa8 <_vfprintf_r+0x94>
 8004a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a9e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004aa0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004aa2:	b053      	add	sp, #332	; 0x14c
 8004aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aa8:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004aac:	0598      	lsls	r0, r3, #22
 8004aae:	d4f4      	bmi.n	8004a9a <_vfprintf_r+0x86>
 8004ab0:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8004ab4:	f002 fb6f 	bl	8007196 <__retarget_lock_release_recursive>
 8004ab8:	e7ef      	b.n	8004a9a <_vfprintf_r+0x86>
 8004aba:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004abe:	f003 021a 	and.w	r2, r3, #26
 8004ac2:	2a0a      	cmp	r2, #10
 8004ac4:	d115      	bne.n	8004af2 <_vfprintf_r+0xde>
 8004ac6:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8004aca:	2a00      	cmp	r2, #0
 8004acc:	db11      	blt.n	8004af2 <_vfprintf_r+0xde>
 8004ace:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8004ad2:	07d1      	lsls	r1, r2, #31
 8004ad4:	d405      	bmi.n	8004ae2 <_vfprintf_r+0xce>
 8004ad6:	059a      	lsls	r2, r3, #22
 8004ad8:	d403      	bmi.n	8004ae2 <_vfprintf_r+0xce>
 8004ada:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8004ade:	f002 fb5a 	bl	8007196 <__retarget_lock_release_recursive>
 8004ae2:	4623      	mov	r3, r4
 8004ae4:	464a      	mov	r2, r9
 8004ae6:	4651      	mov	r1, sl
 8004ae8:	4658      	mov	r0, fp
 8004aea:	f001 f9b3 	bl	8005e54 <__sbprintf>
 8004aee:	9013      	str	r0, [sp, #76]	; 0x4c
 8004af0:	e7d6      	b.n	8004aa0 <_vfprintf_r+0x8c>
 8004af2:	2500      	movs	r5, #0
 8004af4:	2200      	movs	r2, #0
 8004af6:	2300      	movs	r3, #0
 8004af8:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8004afc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004b00:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8004b04:	ac29      	add	r4, sp, #164	; 0xa4
 8004b06:	9426      	str	r4, [sp, #152]	; 0x98
 8004b08:	9508      	str	r5, [sp, #32]
 8004b0a:	950e      	str	r5, [sp, #56]	; 0x38
 8004b0c:	9516      	str	r5, [sp, #88]	; 0x58
 8004b0e:	9519      	str	r5, [sp, #100]	; 0x64
 8004b10:	9513      	str	r5, [sp, #76]	; 0x4c
 8004b12:	464b      	mov	r3, r9
 8004b14:	461d      	mov	r5, r3
 8004b16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b1a:	b10a      	cbz	r2, 8004b20 <_vfprintf_r+0x10c>
 8004b1c:	2a25      	cmp	r2, #37	; 0x25
 8004b1e:	d1f9      	bne.n	8004b14 <_vfprintf_r+0x100>
 8004b20:	ebb5 0709 	subs.w	r7, r5, r9
 8004b24:	d00d      	beq.n	8004b42 <_vfprintf_r+0x12e>
 8004b26:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004b28:	e9c4 9700 	strd	r9, r7, [r4]
 8004b2c:	443b      	add	r3, r7
 8004b2e:	9328      	str	r3, [sp, #160]	; 0xa0
 8004b30:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004b32:	3301      	adds	r3, #1
 8004b34:	2b07      	cmp	r3, #7
 8004b36:	9327      	str	r3, [sp, #156]	; 0x9c
 8004b38:	dc7a      	bgt.n	8004c30 <_vfprintf_r+0x21c>
 8004b3a:	3408      	adds	r4, #8
 8004b3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b3e:	443b      	add	r3, r7
 8004b40:	9313      	str	r3, [sp, #76]	; 0x4c
 8004b42:	782b      	ldrb	r3, [r5, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f001 813d 	beq.w	8005dc4 <_vfprintf_r+0x13b0>
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b50:	4698      	mov	r8, r3
 8004b52:	270a      	movs	r7, #10
 8004b54:	212b      	movs	r1, #43	; 0x2b
 8004b56:	3501      	adds	r5, #1
 8004b58:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004b5c:	9207      	str	r2, [sp, #28]
 8004b5e:	9314      	str	r3, [sp, #80]	; 0x50
 8004b60:	462a      	mov	r2, r5
 8004b62:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004b66:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b68:	4613      	mov	r3, r2
 8004b6a:	930f      	str	r3, [sp, #60]	; 0x3c
 8004b6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b6e:	3b20      	subs	r3, #32
 8004b70:	2b5a      	cmp	r3, #90	; 0x5a
 8004b72:	f200 85a6 	bhi.w	80056c2 <_vfprintf_r+0xcae>
 8004b76:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004b7a:	007e      	.short	0x007e
 8004b7c:	05a405a4 	.word	0x05a405a4
 8004b80:	05a40086 	.word	0x05a40086
 8004b84:	05a405a4 	.word	0x05a405a4
 8004b88:	05a40065 	.word	0x05a40065
 8004b8c:	008905a4 	.word	0x008905a4
 8004b90:	05a40093 	.word	0x05a40093
 8004b94:	00960090 	.word	0x00960090
 8004b98:	00b205a4 	.word	0x00b205a4
 8004b9c:	00b500b5 	.word	0x00b500b5
 8004ba0:	00b500b5 	.word	0x00b500b5
 8004ba4:	00b500b5 	.word	0x00b500b5
 8004ba8:	00b500b5 	.word	0x00b500b5
 8004bac:	05a400b5 	.word	0x05a400b5
 8004bb0:	05a405a4 	.word	0x05a405a4
 8004bb4:	05a405a4 	.word	0x05a405a4
 8004bb8:	05a405a4 	.word	0x05a405a4
 8004bbc:	05a4011f 	.word	0x05a4011f
 8004bc0:	00f500e2 	.word	0x00f500e2
 8004bc4:	011f011f 	.word	0x011f011f
 8004bc8:	05a4011f 	.word	0x05a4011f
 8004bcc:	05a405a4 	.word	0x05a405a4
 8004bd0:	00c505a4 	.word	0x00c505a4
 8004bd4:	05a405a4 	.word	0x05a405a4
 8004bd8:	05a40484 	.word	0x05a40484
 8004bdc:	05a405a4 	.word	0x05a405a4
 8004be0:	05a404cb 	.word	0x05a404cb
 8004be4:	05a404ec 	.word	0x05a404ec
 8004be8:	050b05a4 	.word	0x050b05a4
 8004bec:	05a405a4 	.word	0x05a405a4
 8004bf0:	05a405a4 	.word	0x05a405a4
 8004bf4:	05a405a4 	.word	0x05a405a4
 8004bf8:	05a405a4 	.word	0x05a405a4
 8004bfc:	05a4011f 	.word	0x05a4011f
 8004c00:	00f700e2 	.word	0x00f700e2
 8004c04:	011f011f 	.word	0x011f011f
 8004c08:	00c8011f 	.word	0x00c8011f
 8004c0c:	00dc00f7 	.word	0x00dc00f7
 8004c10:	00d505a4 	.word	0x00d505a4
 8004c14:	046105a4 	.word	0x046105a4
 8004c18:	04ba0486 	.word	0x04ba0486
 8004c1c:	05a400dc 	.word	0x05a400dc
 8004c20:	007c04cb 	.word	0x007c04cb
 8004c24:	05a404ee 	.word	0x05a404ee
 8004c28:	052805a4 	.word	0x052805a4
 8004c2c:	007c05a4 	.word	0x007c05a4
 8004c30:	4651      	mov	r1, sl
 8004c32:	4658      	mov	r0, fp
 8004c34:	aa26      	add	r2, sp, #152	; 0x98
 8004c36:	f004 f8cb 	bl	8008dd0 <__sprint_r>
 8004c3a:	2800      	cmp	r0, #0
 8004c3c:	f040 8127 	bne.w	8004e8e <_vfprintf_r+0x47a>
 8004c40:	ac29      	add	r4, sp, #164	; 0xa4
 8004c42:	e77b      	b.n	8004b3c <_vfprintf_r+0x128>
 8004c44:	4658      	mov	r0, fp
 8004c46:	f002 fa9f 	bl	8007188 <_localeconv_r>
 8004c4a:	6843      	ldr	r3, [r0, #4]
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	9319      	str	r3, [sp, #100]	; 0x64
 8004c50:	f7fb fa7e 	bl	8000150 <strlen>
 8004c54:	9016      	str	r0, [sp, #88]	; 0x58
 8004c56:	4658      	mov	r0, fp
 8004c58:	f002 fa96 	bl	8007188 <_localeconv_r>
 8004c5c:	6883      	ldr	r3, [r0, #8]
 8004c5e:	212b      	movs	r1, #43	; 0x2b
 8004c60:	930e      	str	r3, [sp, #56]	; 0x38
 8004c62:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004c64:	b12b      	cbz	r3, 8004c72 <_vfprintf_r+0x25e>
 8004c66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c68:	b11b      	cbz	r3, 8004c72 <_vfprintf_r+0x25e>
 8004c6a:	781b      	ldrb	r3, [r3, #0]
 8004c6c:	b10b      	cbz	r3, 8004c72 <_vfprintf_r+0x25e>
 8004c6e:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8004c72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004c74:	e774      	b.n	8004b60 <_vfprintf_r+0x14c>
 8004c76:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d1f9      	bne.n	8004c72 <_vfprintf_r+0x25e>
 8004c7e:	2320      	movs	r3, #32
 8004c80:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004c84:	e7f5      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004c86:	f048 0801 	orr.w	r8, r8, #1
 8004c8a:	e7f2      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004c8c:	f856 3b04 	ldr.w	r3, [r6], #4
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	9314      	str	r3, [sp, #80]	; 0x50
 8004c94:	daed      	bge.n	8004c72 <_vfprintf_r+0x25e>
 8004c96:	425b      	negs	r3, r3
 8004c98:	9314      	str	r3, [sp, #80]	; 0x50
 8004c9a:	f048 0804 	orr.w	r8, r8, #4
 8004c9e:	e7e8      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004ca0:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8004ca4:	e7e5      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004ca6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ca8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cac:	2a2a      	cmp	r2, #42	; 0x2a
 8004cae:	920b      	str	r2, [sp, #44]	; 0x2c
 8004cb0:	d112      	bne.n	8004cd8 <_vfprintf_r+0x2c4>
 8004cb2:	f856 0b04 	ldr.w	r0, [r6], #4
 8004cb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8004cb8:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8004cbc:	9207      	str	r2, [sp, #28]
 8004cbe:	e7d8      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004cc0:	9807      	ldr	r0, [sp, #28]
 8004cc2:	fb07 2200 	mla	r2, r7, r0, r2
 8004cc6:	9207      	str	r2, [sp, #28]
 8004cc8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004ccc:	920b      	str	r2, [sp, #44]	; 0x2c
 8004cce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004cd0:	3a30      	subs	r2, #48	; 0x30
 8004cd2:	2a09      	cmp	r2, #9
 8004cd4:	d9f4      	bls.n	8004cc0 <_vfprintf_r+0x2ac>
 8004cd6:	e748      	b.n	8004b6a <_vfprintf_r+0x156>
 8004cd8:	2200      	movs	r2, #0
 8004cda:	9207      	str	r2, [sp, #28]
 8004cdc:	e7f7      	b.n	8004cce <_vfprintf_r+0x2ba>
 8004cde:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8004ce2:	e7c6      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ce8:	9214      	str	r2, [sp, #80]	; 0x50
 8004cea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004cec:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004cee:	3a30      	subs	r2, #48	; 0x30
 8004cf0:	fb07 2200 	mla	r2, r7, r0, r2
 8004cf4:	9214      	str	r2, [sp, #80]	; 0x50
 8004cf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cfa:	920b      	str	r2, [sp, #44]	; 0x2c
 8004cfc:	3a30      	subs	r2, #48	; 0x30
 8004cfe:	2a09      	cmp	r2, #9
 8004d00:	d9f3      	bls.n	8004cea <_vfprintf_r+0x2d6>
 8004d02:	e732      	b.n	8004b6a <_vfprintf_r+0x156>
 8004d04:	f048 0808 	orr.w	r8, r8, #8
 8004d08:	e7b3      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004d0a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	2b68      	cmp	r3, #104	; 0x68
 8004d10:	bf01      	itttt	eq
 8004d12:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8004d14:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8004d18:	3301      	addeq	r3, #1
 8004d1a:	930f      	streq	r3, [sp, #60]	; 0x3c
 8004d1c:	bf18      	it	ne
 8004d1e:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8004d22:	e7a6      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004d24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	2b6c      	cmp	r3, #108	; 0x6c
 8004d2a:	d105      	bne.n	8004d38 <_vfprintf_r+0x324>
 8004d2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d2e:	3301      	adds	r3, #1
 8004d30:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d32:	f048 0820 	orr.w	r8, r8, #32
 8004d36:	e79c      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004d38:	f048 0810 	orr.w	r8, r8, #16
 8004d3c:	e799      	b.n	8004c72 <_vfprintf_r+0x25e>
 8004d3e:	4632      	mov	r2, r6
 8004d40:	2000      	movs	r0, #0
 8004d42:	f852 3b04 	ldr.w	r3, [r2], #4
 8004d46:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8004d4a:	920a      	str	r2, [sp, #40]	; 0x28
 8004d4c:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8004d50:	2301      	movs	r3, #1
 8004d52:	4607      	mov	r7, r0
 8004d54:	4606      	mov	r6, r0
 8004d56:	4605      	mov	r5, r0
 8004d58:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8004d5c:	9307      	str	r3, [sp, #28]
 8004d5e:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8004d62:	e1b4      	b.n	80050ce <_vfprintf_r+0x6ba>
 8004d64:	f048 0810 	orr.w	r8, r8, #16
 8004d68:	f018 0f20 	tst.w	r8, #32
 8004d6c:	d011      	beq.n	8004d92 <_vfprintf_r+0x37e>
 8004d6e:	3607      	adds	r6, #7
 8004d70:	f026 0307 	bic.w	r3, r6, #7
 8004d74:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004d78:	930a      	str	r3, [sp, #40]	; 0x28
 8004d7a:	2e00      	cmp	r6, #0
 8004d7c:	f177 0300 	sbcs.w	r3, r7, #0
 8004d80:	da05      	bge.n	8004d8e <_vfprintf_r+0x37a>
 8004d82:	232d      	movs	r3, #45	; 0x2d
 8004d84:	4276      	negs	r6, r6
 8004d86:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004d8a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e388      	b.n	80054a4 <_vfprintf_r+0xa90>
 8004d92:	1d33      	adds	r3, r6, #4
 8004d94:	f018 0f10 	tst.w	r8, #16
 8004d98:	930a      	str	r3, [sp, #40]	; 0x28
 8004d9a:	d002      	beq.n	8004da2 <_vfprintf_r+0x38e>
 8004d9c:	6836      	ldr	r6, [r6, #0]
 8004d9e:	17f7      	asrs	r7, r6, #31
 8004da0:	e7eb      	b.n	8004d7a <_vfprintf_r+0x366>
 8004da2:	f018 0f40 	tst.w	r8, #64	; 0x40
 8004da6:	6836      	ldr	r6, [r6, #0]
 8004da8:	d001      	beq.n	8004dae <_vfprintf_r+0x39a>
 8004daa:	b236      	sxth	r6, r6
 8004dac:	e7f7      	b.n	8004d9e <_vfprintf_r+0x38a>
 8004dae:	f418 7f00 	tst.w	r8, #512	; 0x200
 8004db2:	bf18      	it	ne
 8004db4:	b276      	sxtbne	r6, r6
 8004db6:	e7f2      	b.n	8004d9e <_vfprintf_r+0x38a>
 8004db8:	3607      	adds	r6, #7
 8004dba:	f026 0307 	bic.w	r3, r6, #7
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8004dc4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004dc8:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8004dcc:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004dd0:	910a      	str	r1, [sp, #40]	; 0x28
 8004dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8004dd6:	4630      	mov	r0, r6
 8004dd8:	4629      	mov	r1, r5
 8004dda:	4b3c      	ldr	r3, [pc, #240]	; (8004ecc <_vfprintf_r+0x4b8>)
 8004ddc:	f7fb fe16 	bl	8000a0c <__aeabi_dcmpun>
 8004de0:	bb00      	cbnz	r0, 8004e24 <_vfprintf_r+0x410>
 8004de2:	f04f 32ff 	mov.w	r2, #4294967295
 8004de6:	4630      	mov	r0, r6
 8004de8:	4629      	mov	r1, r5
 8004dea:	4b38      	ldr	r3, [pc, #224]	; (8004ecc <_vfprintf_r+0x4b8>)
 8004dec:	f7fb fdf0 	bl	80009d0 <__aeabi_dcmple>
 8004df0:	b9c0      	cbnz	r0, 8004e24 <_vfprintf_r+0x410>
 8004df2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004df6:	2200      	movs	r2, #0
 8004df8:	2300      	movs	r3, #0
 8004dfa:	f7fb fddf 	bl	80009bc <__aeabi_dcmplt>
 8004dfe:	b110      	cbz	r0, 8004e06 <_vfprintf_r+0x3f2>
 8004e00:	232d      	movs	r3, #45	; 0x2d
 8004e02:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004e06:	4a32      	ldr	r2, [pc, #200]	; (8004ed0 <_vfprintf_r+0x4bc>)
 8004e08:	4832      	ldr	r0, [pc, #200]	; (8004ed4 <_vfprintf_r+0x4c0>)
 8004e0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e0c:	2700      	movs	r7, #0
 8004e0e:	2b47      	cmp	r3, #71	; 0x47
 8004e10:	bfd4      	ite	le
 8004e12:	4691      	movle	r9, r2
 8004e14:	4681      	movgt	r9, r0
 8004e16:	2303      	movs	r3, #3
 8004e18:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8004e1c:	9307      	str	r3, [sp, #28]
 8004e1e:	463e      	mov	r6, r7
 8004e20:	f001 b80e 	b.w	8005e40 <_vfprintf_r+0x142c>
 8004e24:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004e28:	4610      	mov	r0, r2
 8004e2a:	4619      	mov	r1, r3
 8004e2c:	f7fb fdee 	bl	8000a0c <__aeabi_dcmpun>
 8004e30:	4607      	mov	r7, r0
 8004e32:	b148      	cbz	r0, 8004e48 <_vfprintf_r+0x434>
 8004e34:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004e36:	4a28      	ldr	r2, [pc, #160]	; (8004ed8 <_vfprintf_r+0x4c4>)
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	bfb8      	it	lt
 8004e3c:	232d      	movlt	r3, #45	; 0x2d
 8004e3e:	4827      	ldr	r0, [pc, #156]	; (8004edc <_vfprintf_r+0x4c8>)
 8004e40:	bfb8      	it	lt
 8004e42:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8004e46:	e7e0      	b.n	8004e0a <_vfprintf_r+0x3f6>
 8004e48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e4a:	f023 0320 	bic.w	r3, r3, #32
 8004e4e:	2b41      	cmp	r3, #65	; 0x41
 8004e50:	930c      	str	r3, [sp, #48]	; 0x30
 8004e52:	d12e      	bne.n	8004eb2 <_vfprintf_r+0x49e>
 8004e54:	2330      	movs	r3, #48	; 0x30
 8004e56:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8004e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e5c:	f048 0802 	orr.w	r8, r8, #2
 8004e60:	2b61      	cmp	r3, #97	; 0x61
 8004e62:	bf0c      	ite	eq
 8004e64:	2378      	moveq	r3, #120	; 0x78
 8004e66:	2358      	movne	r3, #88	; 0x58
 8004e68:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8004e6c:	9b07      	ldr	r3, [sp, #28]
 8004e6e:	2b63      	cmp	r3, #99	; 0x63
 8004e70:	dd36      	ble.n	8004ee0 <_vfprintf_r+0x4cc>
 8004e72:	4658      	mov	r0, fp
 8004e74:	1c59      	adds	r1, r3, #1
 8004e76:	f7ff fa0f 	bl	8004298 <_malloc_r>
 8004e7a:	4681      	mov	r9, r0
 8004e7c:	2800      	cmp	r0, #0
 8004e7e:	f040 8201 	bne.w	8005284 <_vfprintf_r+0x870>
 8004e82:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004e86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e8a:	f8aa 300c 	strh.w	r3, [sl, #12]
 8004e8e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8004e92:	07d9      	lsls	r1, r3, #31
 8004e94:	d407      	bmi.n	8004ea6 <_vfprintf_r+0x492>
 8004e96:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004e9a:	059a      	lsls	r2, r3, #22
 8004e9c:	d403      	bmi.n	8004ea6 <_vfprintf_r+0x492>
 8004e9e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8004ea2:	f002 f978 	bl	8007196 <__retarget_lock_release_recursive>
 8004ea6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004eaa:	065b      	lsls	r3, r3, #25
 8004eac:	f57f adf8 	bpl.w	8004aa0 <_vfprintf_r+0x8c>
 8004eb0:	e5f3      	b.n	8004a9a <_vfprintf_r+0x86>
 8004eb2:	9b07      	ldr	r3, [sp, #28]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	f000 81e7 	beq.w	8005288 <_vfprintf_r+0x874>
 8004eba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004ebc:	2b47      	cmp	r3, #71	; 0x47
 8004ebe:	d111      	bne.n	8004ee4 <_vfprintf_r+0x4d0>
 8004ec0:	9b07      	ldr	r3, [sp, #28]
 8004ec2:	b97b      	cbnz	r3, 8004ee4 <_vfprintf_r+0x4d0>
 8004ec4:	461f      	mov	r7, r3
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	9307      	str	r3, [sp, #28]
 8004eca:	e00b      	b.n	8004ee4 <_vfprintf_r+0x4d0>
 8004ecc:	7fefffff 	.word	0x7fefffff
 8004ed0:	0800ac80 	.word	0x0800ac80
 8004ed4:	0800ac84 	.word	0x0800ac84
 8004ed8:	0800ac88 	.word	0x0800ac88
 8004edc:	0800ac8c 	.word	0x0800ac8c
 8004ee0:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8004ee4:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8004ee8:	9315      	str	r3, [sp, #84]	; 0x54
 8004eea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004eec:	1e1d      	subs	r5, r3, #0
 8004eee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ef0:	9308      	str	r3, [sp, #32]
 8004ef2:	bfb7      	itett	lt
 8004ef4:	462b      	movlt	r3, r5
 8004ef6:	2300      	movge	r3, #0
 8004ef8:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8004efc:	232d      	movlt	r3, #45	; 0x2d
 8004efe:	931c      	str	r3, [sp, #112]	; 0x70
 8004f00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f02:	2b41      	cmp	r3, #65	; 0x41
 8004f04:	f040 81d8 	bne.w	80052b8 <_vfprintf_r+0x8a4>
 8004f08:	aa20      	add	r2, sp, #128	; 0x80
 8004f0a:	4629      	mov	r1, r5
 8004f0c:	9808      	ldr	r0, [sp, #32]
 8004f0e:	f002 fcff 	bl	8007910 <frexp>
 8004f12:	2200      	movs	r2, #0
 8004f14:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004f18:	f7fb fade 	bl	80004d8 <__aeabi_dmul>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004f24:	2200      	movs	r2, #0
 8004f26:	2300      	movs	r3, #0
 8004f28:	f7fb fd3e 	bl	80009a8 <__aeabi_dcmpeq>
 8004f2c:	b108      	cbz	r0, 8004f32 <_vfprintf_r+0x51e>
 8004f2e:	2301      	movs	r3, #1
 8004f30:	9320      	str	r3, [sp, #128]	; 0x80
 8004f32:	4bb2      	ldr	r3, [pc, #712]	; (80051fc <_vfprintf_r+0x7e8>)
 8004f34:	4eb2      	ldr	r6, [pc, #712]	; (8005200 <_vfprintf_r+0x7ec>)
 8004f36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004f38:	464d      	mov	r5, r9
 8004f3a:	2a61      	cmp	r2, #97	; 0x61
 8004f3c:	bf18      	it	ne
 8004f3e:	461e      	movne	r6, r3
 8004f40:	9b07      	ldr	r3, [sp, #28]
 8004f42:	9617      	str	r6, [sp, #92]	; 0x5c
 8004f44:	1e5e      	subs	r6, r3, #1
 8004f46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	4bad      	ldr	r3, [pc, #692]	; (8005204 <_vfprintf_r+0x7f0>)
 8004f4e:	f7fb fac3 	bl	80004d8 <__aeabi_dmul>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004f5a:	f7fb fd6d 	bl	8000a38 <__aeabi_d2iz>
 8004f5e:	901d      	str	r0, [sp, #116]	; 0x74
 8004f60:	f7fb fa50 	bl	8000404 <__aeabi_i2d>
 8004f64:	4602      	mov	r2, r0
 8004f66:	460b      	mov	r3, r1
 8004f68:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004f6c:	f7fb f8fc 	bl	8000168 <__aeabi_dsub>
 8004f70:	4602      	mov	r2, r0
 8004f72:	460b      	mov	r3, r1
 8004f74:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004f78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004f7a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004f7c:	960d      	str	r6, [sp, #52]	; 0x34
 8004f7e:	5c9b      	ldrb	r3, [r3, r2]
 8004f80:	f805 3b01 	strb.w	r3, [r5], #1
 8004f84:	1c73      	adds	r3, r6, #1
 8004f86:	d006      	beq.n	8004f96 <_vfprintf_r+0x582>
 8004f88:	2200      	movs	r2, #0
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	3e01      	subs	r6, #1
 8004f8e:	f7fb fd0b 	bl	80009a8 <__aeabi_dcmpeq>
 8004f92:	2800      	cmp	r0, #0
 8004f94:	d0d7      	beq.n	8004f46 <_vfprintf_r+0x532>
 8004f96:	2200      	movs	r2, #0
 8004f98:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004f9c:	4b9a      	ldr	r3, [pc, #616]	; (8005208 <_vfprintf_r+0x7f4>)
 8004f9e:	f7fb fd2b 	bl	80009f8 <__aeabi_dcmpgt>
 8004fa2:	b960      	cbnz	r0, 8004fbe <_vfprintf_r+0x5aa>
 8004fa4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	4b97      	ldr	r3, [pc, #604]	; (8005208 <_vfprintf_r+0x7f4>)
 8004fac:	f7fb fcfc 	bl	80009a8 <__aeabi_dcmpeq>
 8004fb0:	2800      	cmp	r0, #0
 8004fb2:	f000 817c 	beq.w	80052ae <_vfprintf_r+0x89a>
 8004fb6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004fb8:	07da      	lsls	r2, r3, #31
 8004fba:	f140 8178 	bpl.w	80052ae <_vfprintf_r+0x89a>
 8004fbe:	2030      	movs	r0, #48	; 0x30
 8004fc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004fc2:	9524      	str	r5, [sp, #144]	; 0x90
 8004fc4:	7bd9      	ldrb	r1, [r3, #15]
 8004fc6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004fc8:	1e53      	subs	r3, r2, #1
 8004fca:	9324      	str	r3, [sp, #144]	; 0x90
 8004fcc:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8004fd0:	428b      	cmp	r3, r1
 8004fd2:	f000 815b 	beq.w	800528c <_vfprintf_r+0x878>
 8004fd6:	2b39      	cmp	r3, #57	; 0x39
 8004fd8:	bf0b      	itete	eq
 8004fda:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8004fdc:	3301      	addne	r3, #1
 8004fde:	7a9b      	ldrbeq	r3, [r3, #10]
 8004fe0:	b2db      	uxtbne	r3, r3
 8004fe2:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004fe6:	eba5 0309 	sub.w	r3, r5, r9
 8004fea:	9308      	str	r3, [sp, #32]
 8004fec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004fee:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004ff0:	2b47      	cmp	r3, #71	; 0x47
 8004ff2:	f040 81ae 	bne.w	8005352 <_vfprintf_r+0x93e>
 8004ff6:	1ceb      	adds	r3, r5, #3
 8004ff8:	db03      	blt.n	8005002 <_vfprintf_r+0x5ee>
 8004ffa:	9b07      	ldr	r3, [sp, #28]
 8004ffc:	429d      	cmp	r5, r3
 8004ffe:	f340 81d3 	ble.w	80053a8 <_vfprintf_r+0x994>
 8005002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005004:	3b02      	subs	r3, #2
 8005006:	930b      	str	r3, [sp, #44]	; 0x2c
 8005008:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800500a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800500e:	f021 0120 	bic.w	r1, r1, #32
 8005012:	2941      	cmp	r1, #65	; 0x41
 8005014:	bf08      	it	eq
 8005016:	320f      	addeq	r2, #15
 8005018:	f105 33ff 	add.w	r3, r5, #4294967295
 800501c:	bf06      	itte	eq
 800501e:	b2d2      	uxtbeq	r2, r2
 8005020:	2101      	moveq	r1, #1
 8005022:	2100      	movne	r1, #0
 8005024:	2b00      	cmp	r3, #0
 8005026:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800502a:	bfb4      	ite	lt
 800502c:	222d      	movlt	r2, #45	; 0x2d
 800502e:	222b      	movge	r2, #43	; 0x2b
 8005030:	9320      	str	r3, [sp, #128]	; 0x80
 8005032:	bfb8      	it	lt
 8005034:	f1c5 0301 	rsblt	r3, r5, #1
 8005038:	2b09      	cmp	r3, #9
 800503a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800503e:	f340 81a1 	ble.w	8005384 <_vfprintf_r+0x970>
 8005042:	260a      	movs	r6, #10
 8005044:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8005048:	fb93 f5f6 	sdiv	r5, r3, r6
 800504c:	4611      	mov	r1, r2
 800504e:	fb06 3015 	mls	r0, r6, r5, r3
 8005052:	3030      	adds	r0, #48	; 0x30
 8005054:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005058:	4618      	mov	r0, r3
 800505a:	2863      	cmp	r0, #99	; 0x63
 800505c:	462b      	mov	r3, r5
 800505e:	f102 32ff 	add.w	r2, r2, #4294967295
 8005062:	dcf1      	bgt.n	8005048 <_vfprintf_r+0x634>
 8005064:	3330      	adds	r3, #48	; 0x30
 8005066:	1e88      	subs	r0, r1, #2
 8005068:	f802 3c01 	strb.w	r3, [r2, #-1]
 800506c:	4603      	mov	r3, r0
 800506e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005072:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8005076:	42ab      	cmp	r3, r5
 8005078:	f0c0 817f 	bcc.w	800537a <_vfprintf_r+0x966>
 800507c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8005080:	1a52      	subs	r2, r2, r1
 8005082:	42a8      	cmp	r0, r5
 8005084:	bf88      	it	hi
 8005086:	2200      	movhi	r2, #0
 8005088:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800508c:	441a      	add	r2, r3
 800508e:	ab22      	add	r3, sp, #136	; 0x88
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	9a08      	ldr	r2, [sp, #32]
 8005094:	931a      	str	r3, [sp, #104]	; 0x68
 8005096:	2a01      	cmp	r2, #1
 8005098:	4413      	add	r3, r2
 800509a:	9307      	str	r3, [sp, #28]
 800509c:	dc02      	bgt.n	80050a4 <_vfprintf_r+0x690>
 800509e:	f018 0f01 	tst.w	r8, #1
 80050a2:	d003      	beq.n	80050ac <_vfprintf_r+0x698>
 80050a4:	9b07      	ldr	r3, [sp, #28]
 80050a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80050a8:	4413      	add	r3, r2
 80050aa:	9307      	str	r3, [sp, #28]
 80050ac:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 80050b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050b4:	9315      	str	r3, [sp, #84]	; 0x54
 80050b6:	2300      	movs	r3, #0
 80050b8:	461d      	mov	r5, r3
 80050ba:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80050be:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80050c0:	b113      	cbz	r3, 80050c8 <_vfprintf_r+0x6b4>
 80050c2:	232d      	movs	r3, #45	; 0x2d
 80050c4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80050c8:	2600      	movs	r6, #0
 80050ca:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 80050ce:	9b07      	ldr	r3, [sp, #28]
 80050d0:	42b3      	cmp	r3, r6
 80050d2:	bfb8      	it	lt
 80050d4:	4633      	movlt	r3, r6
 80050d6:	9315      	str	r3, [sp, #84]	; 0x54
 80050d8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80050dc:	b113      	cbz	r3, 80050e4 <_vfprintf_r+0x6d0>
 80050de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80050e0:	3301      	adds	r3, #1
 80050e2:	9315      	str	r3, [sp, #84]	; 0x54
 80050e4:	f018 0302 	ands.w	r3, r8, #2
 80050e8:	931c      	str	r3, [sp, #112]	; 0x70
 80050ea:	bf1e      	ittt	ne
 80050ec:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80050ee:	3302      	addne	r3, #2
 80050f0:	9315      	strne	r3, [sp, #84]	; 0x54
 80050f2:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 80050f6:	931d      	str	r3, [sp, #116]	; 0x74
 80050f8:	d121      	bne.n	800513e <_vfprintf_r+0x72a>
 80050fa:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80050fe:	1a9b      	subs	r3, r3, r2
 8005100:	2b00      	cmp	r3, #0
 8005102:	9317      	str	r3, [sp, #92]	; 0x5c
 8005104:	dd1b      	ble.n	800513e <_vfprintf_r+0x72a>
 8005106:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800510a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800510c:	3301      	adds	r3, #1
 800510e:	2810      	cmp	r0, #16
 8005110:	483e      	ldr	r0, [pc, #248]	; (800520c <_vfprintf_r+0x7f8>)
 8005112:	f104 0108 	add.w	r1, r4, #8
 8005116:	6020      	str	r0, [r4, #0]
 8005118:	f300 82df 	bgt.w	80056da <_vfprintf_r+0xcc6>
 800511c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800511e:	2b07      	cmp	r3, #7
 8005120:	4402      	add	r2, r0
 8005122:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005126:	6060      	str	r0, [r4, #4]
 8005128:	f340 82ec 	ble.w	8005704 <_vfprintf_r+0xcf0>
 800512c:	4651      	mov	r1, sl
 800512e:	4658      	mov	r0, fp
 8005130:	aa26      	add	r2, sp, #152	; 0x98
 8005132:	f003 fe4d 	bl	8008dd0 <__sprint_r>
 8005136:	2800      	cmp	r0, #0
 8005138:	f040 8622 	bne.w	8005d80 <_vfprintf_r+0x136c>
 800513c:	ac29      	add	r4, sp, #164	; 0xa4
 800513e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005142:	b173      	cbz	r3, 8005162 <_vfprintf_r+0x74e>
 8005144:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8005148:	6023      	str	r3, [r4, #0]
 800514a:	2301      	movs	r3, #1
 800514c:	6063      	str	r3, [r4, #4]
 800514e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005150:	3301      	adds	r3, #1
 8005152:	9328      	str	r3, [sp, #160]	; 0xa0
 8005154:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005156:	3301      	adds	r3, #1
 8005158:	2b07      	cmp	r3, #7
 800515a:	9327      	str	r3, [sp, #156]	; 0x9c
 800515c:	f300 82d4 	bgt.w	8005708 <_vfprintf_r+0xcf4>
 8005160:	3408      	adds	r4, #8
 8005162:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005164:	b16b      	cbz	r3, 8005182 <_vfprintf_r+0x76e>
 8005166:	ab1f      	add	r3, sp, #124	; 0x7c
 8005168:	6023      	str	r3, [r4, #0]
 800516a:	2302      	movs	r3, #2
 800516c:	6063      	str	r3, [r4, #4]
 800516e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005170:	3302      	adds	r3, #2
 8005172:	9328      	str	r3, [sp, #160]	; 0xa0
 8005174:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005176:	3301      	adds	r3, #1
 8005178:	2b07      	cmp	r3, #7
 800517a:	9327      	str	r3, [sp, #156]	; 0x9c
 800517c:	f300 82ce 	bgt.w	800571c <_vfprintf_r+0xd08>
 8005180:	3408      	adds	r4, #8
 8005182:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005184:	2b80      	cmp	r3, #128	; 0x80
 8005186:	d121      	bne.n	80051cc <_vfprintf_r+0x7b8>
 8005188:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800518c:	1a9b      	subs	r3, r3, r2
 800518e:	2b00      	cmp	r3, #0
 8005190:	9317      	str	r3, [sp, #92]	; 0x5c
 8005192:	dd1b      	ble.n	80051cc <_vfprintf_r+0x7b8>
 8005194:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005198:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800519a:	3301      	adds	r3, #1
 800519c:	2810      	cmp	r0, #16
 800519e:	481c      	ldr	r0, [pc, #112]	; (8005210 <_vfprintf_r+0x7fc>)
 80051a0:	f104 0108 	add.w	r1, r4, #8
 80051a4:	6020      	str	r0, [r4, #0]
 80051a6:	f300 82c3 	bgt.w	8005730 <_vfprintf_r+0xd1c>
 80051aa:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80051ac:	2b07      	cmp	r3, #7
 80051ae:	4402      	add	r2, r0
 80051b0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80051b4:	6060      	str	r0, [r4, #4]
 80051b6:	f340 82d0 	ble.w	800575a <_vfprintf_r+0xd46>
 80051ba:	4651      	mov	r1, sl
 80051bc:	4658      	mov	r0, fp
 80051be:	aa26      	add	r2, sp, #152	; 0x98
 80051c0:	f003 fe06 	bl	8008dd0 <__sprint_r>
 80051c4:	2800      	cmp	r0, #0
 80051c6:	f040 85db 	bne.w	8005d80 <_vfprintf_r+0x136c>
 80051ca:	ac29      	add	r4, sp, #164	; 0xa4
 80051cc:	9b07      	ldr	r3, [sp, #28]
 80051ce:	1af6      	subs	r6, r6, r3
 80051d0:	2e00      	cmp	r6, #0
 80051d2:	dd28      	ble.n	8005226 <_vfprintf_r+0x812>
 80051d4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80051d8:	480d      	ldr	r0, [pc, #52]	; (8005210 <_vfprintf_r+0x7fc>)
 80051da:	2e10      	cmp	r6, #16
 80051dc:	f103 0301 	add.w	r3, r3, #1
 80051e0:	f104 0108 	add.w	r1, r4, #8
 80051e4:	6020      	str	r0, [r4, #0]
 80051e6:	f300 82ba 	bgt.w	800575e <_vfprintf_r+0xd4a>
 80051ea:	6066      	str	r6, [r4, #4]
 80051ec:	2b07      	cmp	r3, #7
 80051ee:	4416      	add	r6, r2
 80051f0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80051f4:	f340 82c6 	ble.w	8005784 <_vfprintf_r+0xd70>
 80051f8:	e00c      	b.n	8005214 <_vfprintf_r+0x800>
 80051fa:	bf00      	nop
 80051fc:	0800aca1 	.word	0x0800aca1
 8005200:	0800ac90 	.word	0x0800ac90
 8005204:	40300000 	.word	0x40300000
 8005208:	3fe00000 	.word	0x3fe00000
 800520c:	0800acb4 	.word	0x0800acb4
 8005210:	0800acc4 	.word	0x0800acc4
 8005214:	4651      	mov	r1, sl
 8005216:	4658      	mov	r0, fp
 8005218:	aa26      	add	r2, sp, #152	; 0x98
 800521a:	f003 fdd9 	bl	8008dd0 <__sprint_r>
 800521e:	2800      	cmp	r0, #0
 8005220:	f040 85ae 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005224:	ac29      	add	r4, sp, #164	; 0xa4
 8005226:	f418 7f80 	tst.w	r8, #256	; 0x100
 800522a:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800522c:	f040 82b0 	bne.w	8005790 <_vfprintf_r+0xd7c>
 8005230:	9b07      	ldr	r3, [sp, #28]
 8005232:	f8c4 9000 	str.w	r9, [r4]
 8005236:	441e      	add	r6, r3
 8005238:	6063      	str	r3, [r4, #4]
 800523a:	9628      	str	r6, [sp, #160]	; 0xa0
 800523c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800523e:	3301      	adds	r3, #1
 8005240:	2b07      	cmp	r3, #7
 8005242:	9327      	str	r3, [sp, #156]	; 0x9c
 8005244:	f300 82ea 	bgt.w	800581c <_vfprintf_r+0xe08>
 8005248:	3408      	adds	r4, #8
 800524a:	f018 0f04 	tst.w	r8, #4
 800524e:	f040 8578 	bne.w	8005d42 <_vfprintf_r+0x132e>
 8005252:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005256:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005258:	428a      	cmp	r2, r1
 800525a:	bfac      	ite	ge
 800525c:	189b      	addge	r3, r3, r2
 800525e:	185b      	addlt	r3, r3, r1
 8005260:	9313      	str	r3, [sp, #76]	; 0x4c
 8005262:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005264:	b13b      	cbz	r3, 8005276 <_vfprintf_r+0x862>
 8005266:	4651      	mov	r1, sl
 8005268:	4658      	mov	r0, fp
 800526a:	aa26      	add	r2, sp, #152	; 0x98
 800526c:	f003 fdb0 	bl	8008dd0 <__sprint_r>
 8005270:	2800      	cmp	r0, #0
 8005272:	f040 8585 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005276:	2300      	movs	r3, #0
 8005278:	9327      	str	r3, [sp, #156]	; 0x9c
 800527a:	2f00      	cmp	r7, #0
 800527c:	f040 859c 	bne.w	8005db8 <_vfprintf_r+0x13a4>
 8005280:	ac29      	add	r4, sp, #164	; 0xa4
 8005282:	e0e7      	b.n	8005454 <_vfprintf_r+0xa40>
 8005284:	4607      	mov	r7, r0
 8005286:	e62d      	b.n	8004ee4 <_vfprintf_r+0x4d0>
 8005288:	2306      	movs	r3, #6
 800528a:	e61d      	b.n	8004ec8 <_vfprintf_r+0x4b4>
 800528c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005290:	e699      	b.n	8004fc6 <_vfprintf_r+0x5b2>
 8005292:	f803 0b01 	strb.w	r0, [r3], #1
 8005296:	1aca      	subs	r2, r1, r3
 8005298:	2a00      	cmp	r2, #0
 800529a:	dafa      	bge.n	8005292 <_vfprintf_r+0x87e>
 800529c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800529e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052a0:	3201      	adds	r2, #1
 80052a2:	f103 0301 	add.w	r3, r3, #1
 80052a6:	bfb8      	it	lt
 80052a8:	2300      	movlt	r3, #0
 80052aa:	441d      	add	r5, r3
 80052ac:	e69b      	b.n	8004fe6 <_vfprintf_r+0x5d2>
 80052ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80052b0:	462b      	mov	r3, r5
 80052b2:	2030      	movs	r0, #48	; 0x30
 80052b4:	18a9      	adds	r1, r5, r2
 80052b6:	e7ee      	b.n	8005296 <_vfprintf_r+0x882>
 80052b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80052ba:	2b46      	cmp	r3, #70	; 0x46
 80052bc:	d005      	beq.n	80052ca <_vfprintf_r+0x8b6>
 80052be:	2b45      	cmp	r3, #69	; 0x45
 80052c0:	d11b      	bne.n	80052fa <_vfprintf_r+0x8e6>
 80052c2:	9b07      	ldr	r3, [sp, #28]
 80052c4:	1c5e      	adds	r6, r3, #1
 80052c6:	2302      	movs	r3, #2
 80052c8:	e001      	b.n	80052ce <_vfprintf_r+0x8ba>
 80052ca:	2303      	movs	r3, #3
 80052cc:	9e07      	ldr	r6, [sp, #28]
 80052ce:	aa24      	add	r2, sp, #144	; 0x90
 80052d0:	9204      	str	r2, [sp, #16]
 80052d2:	aa21      	add	r2, sp, #132	; 0x84
 80052d4:	9203      	str	r2, [sp, #12]
 80052d6:	aa20      	add	r2, sp, #128	; 0x80
 80052d8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80052dc:	9300      	str	r3, [sp, #0]
 80052de:	4658      	mov	r0, fp
 80052e0:	462b      	mov	r3, r5
 80052e2:	9a08      	ldr	r2, [sp, #32]
 80052e4:	f000 ff28 	bl	8006138 <_dtoa_r>
 80052e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80052ea:	4681      	mov	r9, r0
 80052ec:	2b47      	cmp	r3, #71	; 0x47
 80052ee:	d106      	bne.n	80052fe <_vfprintf_r+0x8ea>
 80052f0:	f018 0f01 	tst.w	r8, #1
 80052f4:	d103      	bne.n	80052fe <_vfprintf_r+0x8ea>
 80052f6:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80052f8:	e675      	b.n	8004fe6 <_vfprintf_r+0x5d2>
 80052fa:	9e07      	ldr	r6, [sp, #28]
 80052fc:	e7e3      	b.n	80052c6 <_vfprintf_r+0x8b2>
 80052fe:	eb09 0306 	add.w	r3, r9, r6
 8005302:	930d      	str	r3, [sp, #52]	; 0x34
 8005304:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005306:	2b46      	cmp	r3, #70	; 0x46
 8005308:	d111      	bne.n	800532e <_vfprintf_r+0x91a>
 800530a:	f899 3000 	ldrb.w	r3, [r9]
 800530e:	2b30      	cmp	r3, #48	; 0x30
 8005310:	d109      	bne.n	8005326 <_vfprintf_r+0x912>
 8005312:	2200      	movs	r2, #0
 8005314:	2300      	movs	r3, #0
 8005316:	4629      	mov	r1, r5
 8005318:	9808      	ldr	r0, [sp, #32]
 800531a:	f7fb fb45 	bl	80009a8 <__aeabi_dcmpeq>
 800531e:	b910      	cbnz	r0, 8005326 <_vfprintf_r+0x912>
 8005320:	f1c6 0601 	rsb	r6, r6, #1
 8005324:	9620      	str	r6, [sp, #128]	; 0x80
 8005326:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005328:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800532a:	441a      	add	r2, r3
 800532c:	920d      	str	r2, [sp, #52]	; 0x34
 800532e:	2200      	movs	r2, #0
 8005330:	2300      	movs	r3, #0
 8005332:	4629      	mov	r1, r5
 8005334:	9808      	ldr	r0, [sp, #32]
 8005336:	f7fb fb37 	bl	80009a8 <__aeabi_dcmpeq>
 800533a:	b108      	cbz	r0, 8005340 <_vfprintf_r+0x92c>
 800533c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800533e:	9324      	str	r3, [sp, #144]	; 0x90
 8005340:	2230      	movs	r2, #48	; 0x30
 8005342:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005344:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005346:	4299      	cmp	r1, r3
 8005348:	d9d5      	bls.n	80052f6 <_vfprintf_r+0x8e2>
 800534a:	1c59      	adds	r1, r3, #1
 800534c:	9124      	str	r1, [sp, #144]	; 0x90
 800534e:	701a      	strb	r2, [r3, #0]
 8005350:	e7f7      	b.n	8005342 <_vfprintf_r+0x92e>
 8005352:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005354:	2b46      	cmp	r3, #70	; 0x46
 8005356:	f47f ae57 	bne.w	8005008 <_vfprintf_r+0x5f4>
 800535a:	9a07      	ldr	r2, [sp, #28]
 800535c:	f008 0301 	and.w	r3, r8, #1
 8005360:	2d00      	cmp	r5, #0
 8005362:	ea43 0302 	orr.w	r3, r3, r2
 8005366:	dd1a      	ble.n	800539e <_vfprintf_r+0x98a>
 8005368:	2b00      	cmp	r3, #0
 800536a:	d034      	beq.n	80053d6 <_vfprintf_r+0x9c2>
 800536c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800536e:	18eb      	adds	r3, r5, r3
 8005370:	441a      	add	r2, r3
 8005372:	9207      	str	r2, [sp, #28]
 8005374:	2366      	movs	r3, #102	; 0x66
 8005376:	930b      	str	r3, [sp, #44]	; 0x2c
 8005378:	e033      	b.n	80053e2 <_vfprintf_r+0x9ce>
 800537a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800537e:	f802 6b01 	strb.w	r6, [r2], #1
 8005382:	e678      	b.n	8005076 <_vfprintf_r+0x662>
 8005384:	b941      	cbnz	r1, 8005398 <_vfprintf_r+0x984>
 8005386:	2230      	movs	r2, #48	; 0x30
 8005388:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800538c:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8005390:	3330      	adds	r3, #48	; 0x30
 8005392:	f802 3b01 	strb.w	r3, [r2], #1
 8005396:	e67a      	b.n	800508e <_vfprintf_r+0x67a>
 8005398:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800539c:	e7f8      	b.n	8005390 <_vfprintf_r+0x97c>
 800539e:	b1e3      	cbz	r3, 80053da <_vfprintf_r+0x9c6>
 80053a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80053a2:	9a07      	ldr	r2, [sp, #28]
 80053a4:	3301      	adds	r3, #1
 80053a6:	e7e3      	b.n	8005370 <_vfprintf_r+0x95c>
 80053a8:	9b08      	ldr	r3, [sp, #32]
 80053aa:	429d      	cmp	r5, r3
 80053ac:	db07      	blt.n	80053be <_vfprintf_r+0x9aa>
 80053ae:	f018 0f01 	tst.w	r8, #1
 80053b2:	d02d      	beq.n	8005410 <_vfprintf_r+0x9fc>
 80053b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80053b6:	18eb      	adds	r3, r5, r3
 80053b8:	9307      	str	r3, [sp, #28]
 80053ba:	2367      	movs	r3, #103	; 0x67
 80053bc:	e7db      	b.n	8005376 <_vfprintf_r+0x962>
 80053be:	9b08      	ldr	r3, [sp, #32]
 80053c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80053c2:	2d00      	cmp	r5, #0
 80053c4:	4413      	add	r3, r2
 80053c6:	9307      	str	r3, [sp, #28]
 80053c8:	dcf7      	bgt.n	80053ba <_vfprintf_r+0x9a6>
 80053ca:	9a07      	ldr	r2, [sp, #28]
 80053cc:	f1c5 0301 	rsb	r3, r5, #1
 80053d0:	441a      	add	r2, r3
 80053d2:	4613      	mov	r3, r2
 80053d4:	e7f0      	b.n	80053b8 <_vfprintf_r+0x9a4>
 80053d6:	9507      	str	r5, [sp, #28]
 80053d8:	e7cc      	b.n	8005374 <_vfprintf_r+0x960>
 80053da:	2366      	movs	r3, #102	; 0x66
 80053dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80053de:	2301      	movs	r3, #1
 80053e0:	9307      	str	r3, [sp, #28]
 80053e2:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 80053e6:	930d      	str	r3, [sp, #52]	; 0x34
 80053e8:	d025      	beq.n	8005436 <_vfprintf_r+0xa22>
 80053ea:	2300      	movs	r3, #0
 80053ec:	2d00      	cmp	r5, #0
 80053ee:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80053f2:	f77f ae64 	ble.w	80050be <_vfprintf_r+0x6aa>
 80053f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80053f8:	781b      	ldrb	r3, [r3, #0]
 80053fa:	2bff      	cmp	r3, #255	; 0xff
 80053fc:	d10a      	bne.n	8005414 <_vfprintf_r+0xa00>
 80053fe:	9907      	ldr	r1, [sp, #28]
 8005400:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005404:	4413      	add	r3, r2
 8005406:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005408:	fb02 1303 	mla	r3, r2, r3, r1
 800540c:	9307      	str	r3, [sp, #28]
 800540e:	e656      	b.n	80050be <_vfprintf_r+0x6aa>
 8005410:	9507      	str	r5, [sp, #28]
 8005412:	e7d2      	b.n	80053ba <_vfprintf_r+0x9a6>
 8005414:	42ab      	cmp	r3, r5
 8005416:	daf2      	bge.n	80053fe <_vfprintf_r+0x9ea>
 8005418:	1aed      	subs	r5, r5, r3
 800541a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800541c:	785b      	ldrb	r3, [r3, #1]
 800541e:	b133      	cbz	r3, 800542e <_vfprintf_r+0xa1a>
 8005420:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005422:	3301      	adds	r3, #1
 8005424:	930d      	str	r3, [sp, #52]	; 0x34
 8005426:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005428:	3301      	adds	r3, #1
 800542a:	930e      	str	r3, [sp, #56]	; 0x38
 800542c:	e7e3      	b.n	80053f6 <_vfprintf_r+0x9e2>
 800542e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005430:	3301      	adds	r3, #1
 8005432:	930c      	str	r3, [sp, #48]	; 0x30
 8005434:	e7df      	b.n	80053f6 <_vfprintf_r+0x9e2>
 8005436:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005438:	930c      	str	r3, [sp, #48]	; 0x30
 800543a:	e640      	b.n	80050be <_vfprintf_r+0x6aa>
 800543c:	4632      	mov	r2, r6
 800543e:	f852 3b04 	ldr.w	r3, [r2], #4
 8005442:	f018 0f20 	tst.w	r8, #32
 8005446:	920a      	str	r2, [sp, #40]	; 0x28
 8005448:	d009      	beq.n	800545e <_vfprintf_r+0xa4a>
 800544a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800544c:	4610      	mov	r0, r2
 800544e:	17d1      	asrs	r1, r2, #31
 8005450:	e9c3 0100 	strd	r0, r1, [r3]
 8005454:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005456:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800545a:	f7ff bb5a 	b.w	8004b12 <_vfprintf_r+0xfe>
 800545e:	f018 0f10 	tst.w	r8, #16
 8005462:	d002      	beq.n	800546a <_vfprintf_r+0xa56>
 8005464:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005466:	601a      	str	r2, [r3, #0]
 8005468:	e7f4      	b.n	8005454 <_vfprintf_r+0xa40>
 800546a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800546e:	d002      	beq.n	8005476 <_vfprintf_r+0xa62>
 8005470:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005472:	801a      	strh	r2, [r3, #0]
 8005474:	e7ee      	b.n	8005454 <_vfprintf_r+0xa40>
 8005476:	f418 7f00 	tst.w	r8, #512	; 0x200
 800547a:	d0f3      	beq.n	8005464 <_vfprintf_r+0xa50>
 800547c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800547e:	701a      	strb	r2, [r3, #0]
 8005480:	e7e8      	b.n	8005454 <_vfprintf_r+0xa40>
 8005482:	f048 0810 	orr.w	r8, r8, #16
 8005486:	f018 0f20 	tst.w	r8, #32
 800548a:	d01e      	beq.n	80054ca <_vfprintf_r+0xab6>
 800548c:	3607      	adds	r6, #7
 800548e:	f026 0307 	bic.w	r3, r6, #7
 8005492:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005496:	930a      	str	r3, [sp, #40]	; 0x28
 8005498:	2300      	movs	r3, #0
 800549a:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800549e:	2200      	movs	r2, #0
 80054a0:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80054a4:	9a07      	ldr	r2, [sp, #28]
 80054a6:	3201      	adds	r2, #1
 80054a8:	f000 849b 	beq.w	8005de2 <_vfprintf_r+0x13ce>
 80054ac:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 80054b0:	920c      	str	r2, [sp, #48]	; 0x30
 80054b2:	ea56 0207 	orrs.w	r2, r6, r7
 80054b6:	f040 849a 	bne.w	8005dee <_vfprintf_r+0x13da>
 80054ba:	9a07      	ldr	r2, [sp, #28]
 80054bc:	2a00      	cmp	r2, #0
 80054be:	f000 80f5 	beq.w	80056ac <_vfprintf_r+0xc98>
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	f040 8496 	bne.w	8005df4 <_vfprintf_r+0x13e0>
 80054c8:	e097      	b.n	80055fa <_vfprintf_r+0xbe6>
 80054ca:	1d33      	adds	r3, r6, #4
 80054cc:	f018 0f10 	tst.w	r8, #16
 80054d0:	930a      	str	r3, [sp, #40]	; 0x28
 80054d2:	d001      	beq.n	80054d8 <_vfprintf_r+0xac4>
 80054d4:	6836      	ldr	r6, [r6, #0]
 80054d6:	e003      	b.n	80054e0 <_vfprintf_r+0xacc>
 80054d8:	f018 0f40 	tst.w	r8, #64	; 0x40
 80054dc:	d002      	beq.n	80054e4 <_vfprintf_r+0xad0>
 80054de:	8836      	ldrh	r6, [r6, #0]
 80054e0:	2700      	movs	r7, #0
 80054e2:	e7d9      	b.n	8005498 <_vfprintf_r+0xa84>
 80054e4:	f418 7f00 	tst.w	r8, #512	; 0x200
 80054e8:	d0f4      	beq.n	80054d4 <_vfprintf_r+0xac0>
 80054ea:	7836      	ldrb	r6, [r6, #0]
 80054ec:	e7f8      	b.n	80054e0 <_vfprintf_r+0xacc>
 80054ee:	4633      	mov	r3, r6
 80054f0:	f853 6b04 	ldr.w	r6, [r3], #4
 80054f4:	2278      	movs	r2, #120	; 0x78
 80054f6:	930a      	str	r3, [sp, #40]	; 0x28
 80054f8:	f647 0330 	movw	r3, #30768	; 0x7830
 80054fc:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8005500:	4ba1      	ldr	r3, [pc, #644]	; (8005788 <_vfprintf_r+0xd74>)
 8005502:	2700      	movs	r7, #0
 8005504:	931b      	str	r3, [sp, #108]	; 0x6c
 8005506:	f048 0802 	orr.w	r8, r8, #2
 800550a:	2302      	movs	r3, #2
 800550c:	920b      	str	r2, [sp, #44]	; 0x2c
 800550e:	e7c6      	b.n	800549e <_vfprintf_r+0xa8a>
 8005510:	4633      	mov	r3, r6
 8005512:	2500      	movs	r5, #0
 8005514:	f853 9b04 	ldr.w	r9, [r3], #4
 8005518:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800551c:	930a      	str	r3, [sp, #40]	; 0x28
 800551e:	9b07      	ldr	r3, [sp, #28]
 8005520:	1c5e      	adds	r6, r3, #1
 8005522:	d010      	beq.n	8005546 <_vfprintf_r+0xb32>
 8005524:	461a      	mov	r2, r3
 8005526:	4629      	mov	r1, r5
 8005528:	4648      	mov	r0, r9
 800552a:	f001 fea1 	bl	8007270 <memchr>
 800552e:	4607      	mov	r7, r0
 8005530:	2800      	cmp	r0, #0
 8005532:	f43f ac74 	beq.w	8004e1e <_vfprintf_r+0x40a>
 8005536:	eba0 0309 	sub.w	r3, r0, r9
 800553a:	462f      	mov	r7, r5
 800553c:	462e      	mov	r6, r5
 800553e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8005542:	9307      	str	r3, [sp, #28]
 8005544:	e5c3      	b.n	80050ce <_vfprintf_r+0x6ba>
 8005546:	4648      	mov	r0, r9
 8005548:	f7fa fe02 	bl	8000150 <strlen>
 800554c:	462f      	mov	r7, r5
 800554e:	9007      	str	r0, [sp, #28]
 8005550:	e465      	b.n	8004e1e <_vfprintf_r+0x40a>
 8005552:	f048 0810 	orr.w	r8, r8, #16
 8005556:	f018 0f20 	tst.w	r8, #32
 800555a:	d007      	beq.n	800556c <_vfprintf_r+0xb58>
 800555c:	3607      	adds	r6, #7
 800555e:	f026 0307 	bic.w	r3, r6, #7
 8005562:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005566:	930a      	str	r3, [sp, #40]	; 0x28
 8005568:	2301      	movs	r3, #1
 800556a:	e798      	b.n	800549e <_vfprintf_r+0xa8a>
 800556c:	1d33      	adds	r3, r6, #4
 800556e:	f018 0f10 	tst.w	r8, #16
 8005572:	930a      	str	r3, [sp, #40]	; 0x28
 8005574:	d001      	beq.n	800557a <_vfprintf_r+0xb66>
 8005576:	6836      	ldr	r6, [r6, #0]
 8005578:	e003      	b.n	8005582 <_vfprintf_r+0xb6e>
 800557a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800557e:	d002      	beq.n	8005586 <_vfprintf_r+0xb72>
 8005580:	8836      	ldrh	r6, [r6, #0]
 8005582:	2700      	movs	r7, #0
 8005584:	e7f0      	b.n	8005568 <_vfprintf_r+0xb54>
 8005586:	f418 7f00 	tst.w	r8, #512	; 0x200
 800558a:	d0f4      	beq.n	8005576 <_vfprintf_r+0xb62>
 800558c:	7836      	ldrb	r6, [r6, #0]
 800558e:	e7f8      	b.n	8005582 <_vfprintf_r+0xb6e>
 8005590:	4b7e      	ldr	r3, [pc, #504]	; (800578c <_vfprintf_r+0xd78>)
 8005592:	f018 0f20 	tst.w	r8, #32
 8005596:	931b      	str	r3, [sp, #108]	; 0x6c
 8005598:	d019      	beq.n	80055ce <_vfprintf_r+0xbba>
 800559a:	3607      	adds	r6, #7
 800559c:	f026 0307 	bic.w	r3, r6, #7
 80055a0:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80055a4:	930a      	str	r3, [sp, #40]	; 0x28
 80055a6:	f018 0f01 	tst.w	r8, #1
 80055aa:	d00a      	beq.n	80055c2 <_vfprintf_r+0xbae>
 80055ac:	ea56 0307 	orrs.w	r3, r6, r7
 80055b0:	d007      	beq.n	80055c2 <_vfprintf_r+0xbae>
 80055b2:	2330      	movs	r3, #48	; 0x30
 80055b4:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80055b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055ba:	f048 0802 	orr.w	r8, r8, #2
 80055be:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80055c2:	2302      	movs	r3, #2
 80055c4:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 80055c8:	e769      	b.n	800549e <_vfprintf_r+0xa8a>
 80055ca:	4b6f      	ldr	r3, [pc, #444]	; (8005788 <_vfprintf_r+0xd74>)
 80055cc:	e7e1      	b.n	8005592 <_vfprintf_r+0xb7e>
 80055ce:	1d33      	adds	r3, r6, #4
 80055d0:	f018 0f10 	tst.w	r8, #16
 80055d4:	930a      	str	r3, [sp, #40]	; 0x28
 80055d6:	d001      	beq.n	80055dc <_vfprintf_r+0xbc8>
 80055d8:	6836      	ldr	r6, [r6, #0]
 80055da:	e003      	b.n	80055e4 <_vfprintf_r+0xbd0>
 80055dc:	f018 0f40 	tst.w	r8, #64	; 0x40
 80055e0:	d002      	beq.n	80055e8 <_vfprintf_r+0xbd4>
 80055e2:	8836      	ldrh	r6, [r6, #0]
 80055e4:	2700      	movs	r7, #0
 80055e6:	e7de      	b.n	80055a6 <_vfprintf_r+0xb92>
 80055e8:	f418 7f00 	tst.w	r8, #512	; 0x200
 80055ec:	d0f4      	beq.n	80055d8 <_vfprintf_r+0xbc4>
 80055ee:	7836      	ldrb	r6, [r6, #0]
 80055f0:	e7f8      	b.n	80055e4 <_vfprintf_r+0xbd0>
 80055f2:	2f00      	cmp	r7, #0
 80055f4:	bf08      	it	eq
 80055f6:	2e0a      	cmpeq	r6, #10
 80055f8:	d206      	bcs.n	8005608 <_vfprintf_r+0xbf4>
 80055fa:	3630      	adds	r6, #48	; 0x30
 80055fc:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8005600:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8005604:	f000 bc14 	b.w	8005e30 <_vfprintf_r+0x141c>
 8005608:	2300      	movs	r3, #0
 800560a:	9308      	str	r3, [sp, #32]
 800560c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800560e:	ad52      	add	r5, sp, #328	; 0x148
 8005610:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8005614:	220a      	movs	r2, #10
 8005616:	2300      	movs	r3, #0
 8005618:	4630      	mov	r0, r6
 800561a:	4639      	mov	r1, r7
 800561c:	f7fb fa34 	bl	8000a88 <__aeabi_uldivmod>
 8005620:	9b08      	ldr	r3, [sp, #32]
 8005622:	3230      	adds	r2, #48	; 0x30
 8005624:	3301      	adds	r3, #1
 8005626:	f105 39ff 	add.w	r9, r5, #4294967295
 800562a:	f805 2c01 	strb.w	r2, [r5, #-1]
 800562e:	9308      	str	r3, [sp, #32]
 8005630:	f1b8 0f00 	cmp.w	r8, #0
 8005634:	d019      	beq.n	800566a <_vfprintf_r+0xc56>
 8005636:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005638:	9a08      	ldr	r2, [sp, #32]
 800563a:	781b      	ldrb	r3, [r3, #0]
 800563c:	429a      	cmp	r2, r3
 800563e:	d114      	bne.n	800566a <_vfprintf_r+0xc56>
 8005640:	2aff      	cmp	r2, #255	; 0xff
 8005642:	d012      	beq.n	800566a <_vfprintf_r+0xc56>
 8005644:	2f00      	cmp	r7, #0
 8005646:	bf08      	it	eq
 8005648:	2e0a      	cmpeq	r6, #10
 800564a:	d30e      	bcc.n	800566a <_vfprintf_r+0xc56>
 800564c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800564e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8005650:	eba9 0903 	sub.w	r9, r9, r3
 8005654:	461a      	mov	r2, r3
 8005656:	4648      	mov	r0, r9
 8005658:	f002 f9d1 	bl	80079fe <strncpy>
 800565c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800565e:	785d      	ldrb	r5, [r3, #1]
 8005660:	b195      	cbz	r5, 8005688 <_vfprintf_r+0xc74>
 8005662:	3301      	adds	r3, #1
 8005664:	930e      	str	r3, [sp, #56]	; 0x38
 8005666:	2300      	movs	r3, #0
 8005668:	9308      	str	r3, [sp, #32]
 800566a:	220a      	movs	r2, #10
 800566c:	2300      	movs	r3, #0
 800566e:	4630      	mov	r0, r6
 8005670:	4639      	mov	r1, r7
 8005672:	f7fb fa09 	bl	8000a88 <__aeabi_uldivmod>
 8005676:	2f00      	cmp	r7, #0
 8005678:	bf08      	it	eq
 800567a:	2e0a      	cmpeq	r6, #10
 800567c:	f0c0 83d8 	bcc.w	8005e30 <_vfprintf_r+0x141c>
 8005680:	4606      	mov	r6, r0
 8005682:	460f      	mov	r7, r1
 8005684:	464d      	mov	r5, r9
 8005686:	e7c5      	b.n	8005614 <_vfprintf_r+0xc00>
 8005688:	9508      	str	r5, [sp, #32]
 800568a:	e7ee      	b.n	800566a <_vfprintf_r+0xc56>
 800568c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800568e:	f006 030f 	and.w	r3, r6, #15
 8005692:	5cd3      	ldrb	r3, [r2, r3]
 8005694:	093a      	lsrs	r2, r7, #4
 8005696:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800569a:	0933      	lsrs	r3, r6, #4
 800569c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 80056a0:	461e      	mov	r6, r3
 80056a2:	4617      	mov	r7, r2
 80056a4:	ea56 0307 	orrs.w	r3, r6, r7
 80056a8:	d1f0      	bne.n	800568c <_vfprintf_r+0xc78>
 80056aa:	e3c1      	b.n	8005e30 <_vfprintf_r+0x141c>
 80056ac:	b933      	cbnz	r3, 80056bc <_vfprintf_r+0xca8>
 80056ae:	f018 0f01 	tst.w	r8, #1
 80056b2:	d003      	beq.n	80056bc <_vfprintf_r+0xca8>
 80056b4:	2330      	movs	r3, #48	; 0x30
 80056b6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80056ba:	e7a1      	b.n	8005600 <_vfprintf_r+0xbec>
 80056bc:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80056c0:	e3b6      	b.n	8005e30 <_vfprintf_r+0x141c>
 80056c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f000 837d 	beq.w	8005dc4 <_vfprintf_r+0x13b0>
 80056ca:	2000      	movs	r0, #0
 80056cc:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80056d0:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80056d4:	960a      	str	r6, [sp, #40]	; 0x28
 80056d6:	f7ff bb3b 	b.w	8004d50 <_vfprintf_r+0x33c>
 80056da:	2010      	movs	r0, #16
 80056dc:	2b07      	cmp	r3, #7
 80056de:	4402      	add	r2, r0
 80056e0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80056e4:	6060      	str	r0, [r4, #4]
 80056e6:	dd08      	ble.n	80056fa <_vfprintf_r+0xce6>
 80056e8:	4651      	mov	r1, sl
 80056ea:	4658      	mov	r0, fp
 80056ec:	aa26      	add	r2, sp, #152	; 0x98
 80056ee:	f003 fb6f 	bl	8008dd0 <__sprint_r>
 80056f2:	2800      	cmp	r0, #0
 80056f4:	f040 8344 	bne.w	8005d80 <_vfprintf_r+0x136c>
 80056f8:	a929      	add	r1, sp, #164	; 0xa4
 80056fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80056fc:	460c      	mov	r4, r1
 80056fe:	3b10      	subs	r3, #16
 8005700:	9317      	str	r3, [sp, #92]	; 0x5c
 8005702:	e500      	b.n	8005106 <_vfprintf_r+0x6f2>
 8005704:	460c      	mov	r4, r1
 8005706:	e51a      	b.n	800513e <_vfprintf_r+0x72a>
 8005708:	4651      	mov	r1, sl
 800570a:	4658      	mov	r0, fp
 800570c:	aa26      	add	r2, sp, #152	; 0x98
 800570e:	f003 fb5f 	bl	8008dd0 <__sprint_r>
 8005712:	2800      	cmp	r0, #0
 8005714:	f040 8334 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005718:	ac29      	add	r4, sp, #164	; 0xa4
 800571a:	e522      	b.n	8005162 <_vfprintf_r+0x74e>
 800571c:	4651      	mov	r1, sl
 800571e:	4658      	mov	r0, fp
 8005720:	aa26      	add	r2, sp, #152	; 0x98
 8005722:	f003 fb55 	bl	8008dd0 <__sprint_r>
 8005726:	2800      	cmp	r0, #0
 8005728:	f040 832a 	bne.w	8005d80 <_vfprintf_r+0x136c>
 800572c:	ac29      	add	r4, sp, #164	; 0xa4
 800572e:	e528      	b.n	8005182 <_vfprintf_r+0x76e>
 8005730:	2010      	movs	r0, #16
 8005732:	2b07      	cmp	r3, #7
 8005734:	4402      	add	r2, r0
 8005736:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800573a:	6060      	str	r0, [r4, #4]
 800573c:	dd08      	ble.n	8005750 <_vfprintf_r+0xd3c>
 800573e:	4651      	mov	r1, sl
 8005740:	4658      	mov	r0, fp
 8005742:	aa26      	add	r2, sp, #152	; 0x98
 8005744:	f003 fb44 	bl	8008dd0 <__sprint_r>
 8005748:	2800      	cmp	r0, #0
 800574a:	f040 8319 	bne.w	8005d80 <_vfprintf_r+0x136c>
 800574e:	a929      	add	r1, sp, #164	; 0xa4
 8005750:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005752:	460c      	mov	r4, r1
 8005754:	3b10      	subs	r3, #16
 8005756:	9317      	str	r3, [sp, #92]	; 0x5c
 8005758:	e51c      	b.n	8005194 <_vfprintf_r+0x780>
 800575a:	460c      	mov	r4, r1
 800575c:	e536      	b.n	80051cc <_vfprintf_r+0x7b8>
 800575e:	2010      	movs	r0, #16
 8005760:	2b07      	cmp	r3, #7
 8005762:	4402      	add	r2, r0
 8005764:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005768:	6060      	str	r0, [r4, #4]
 800576a:	dd08      	ble.n	800577e <_vfprintf_r+0xd6a>
 800576c:	4651      	mov	r1, sl
 800576e:	4658      	mov	r0, fp
 8005770:	aa26      	add	r2, sp, #152	; 0x98
 8005772:	f003 fb2d 	bl	8008dd0 <__sprint_r>
 8005776:	2800      	cmp	r0, #0
 8005778:	f040 8302 	bne.w	8005d80 <_vfprintf_r+0x136c>
 800577c:	a929      	add	r1, sp, #164	; 0xa4
 800577e:	460c      	mov	r4, r1
 8005780:	3e10      	subs	r6, #16
 8005782:	e527      	b.n	80051d4 <_vfprintf_r+0x7c0>
 8005784:	460c      	mov	r4, r1
 8005786:	e54e      	b.n	8005226 <_vfprintf_r+0x812>
 8005788:	0800ac90 	.word	0x0800ac90
 800578c:	0800aca1 	.word	0x0800aca1
 8005790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005792:	2b65      	cmp	r3, #101	; 0x65
 8005794:	f340 8238 	ble.w	8005c08 <_vfprintf_r+0x11f4>
 8005798:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800579c:	2200      	movs	r2, #0
 800579e:	2300      	movs	r3, #0
 80057a0:	f7fb f902 	bl	80009a8 <__aeabi_dcmpeq>
 80057a4:	2800      	cmp	r0, #0
 80057a6:	d06a      	beq.n	800587e <_vfprintf_r+0xe6a>
 80057a8:	4b6e      	ldr	r3, [pc, #440]	; (8005964 <_vfprintf_r+0xf50>)
 80057aa:	6023      	str	r3, [r4, #0]
 80057ac:	2301      	movs	r3, #1
 80057ae:	441e      	add	r6, r3
 80057b0:	6063      	str	r3, [r4, #4]
 80057b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80057b4:	9628      	str	r6, [sp, #160]	; 0xa0
 80057b6:	3301      	adds	r3, #1
 80057b8:	2b07      	cmp	r3, #7
 80057ba:	9327      	str	r3, [sp, #156]	; 0x9c
 80057bc:	dc38      	bgt.n	8005830 <_vfprintf_r+0xe1c>
 80057be:	3408      	adds	r4, #8
 80057c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80057c2:	9a08      	ldr	r2, [sp, #32]
 80057c4:	4293      	cmp	r3, r2
 80057c6:	db03      	blt.n	80057d0 <_vfprintf_r+0xdbc>
 80057c8:	f018 0f01 	tst.w	r8, #1
 80057cc:	f43f ad3d 	beq.w	800524a <_vfprintf_r+0x836>
 80057d0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80057d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80057d4:	6023      	str	r3, [r4, #0]
 80057d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80057d8:	6063      	str	r3, [r4, #4]
 80057da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80057dc:	4413      	add	r3, r2
 80057de:	9328      	str	r3, [sp, #160]	; 0xa0
 80057e0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80057e2:	3301      	adds	r3, #1
 80057e4:	2b07      	cmp	r3, #7
 80057e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80057e8:	dc2c      	bgt.n	8005844 <_vfprintf_r+0xe30>
 80057ea:	3408      	adds	r4, #8
 80057ec:	9b08      	ldr	r3, [sp, #32]
 80057ee:	1e5d      	subs	r5, r3, #1
 80057f0:	2d00      	cmp	r5, #0
 80057f2:	f77f ad2a 	ble.w	800524a <_vfprintf_r+0x836>
 80057f6:	f04f 0910 	mov.w	r9, #16
 80057fa:	4e5b      	ldr	r6, [pc, #364]	; (8005968 <_vfprintf_r+0xf54>)
 80057fc:	2d10      	cmp	r5, #16
 80057fe:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005802:	f104 0108 	add.w	r1, r4, #8
 8005806:	f103 0301 	add.w	r3, r3, #1
 800580a:	6026      	str	r6, [r4, #0]
 800580c:	dc24      	bgt.n	8005858 <_vfprintf_r+0xe44>
 800580e:	6065      	str	r5, [r4, #4]
 8005810:	2b07      	cmp	r3, #7
 8005812:	4415      	add	r5, r2
 8005814:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8005818:	f340 8290 	ble.w	8005d3c <_vfprintf_r+0x1328>
 800581c:	4651      	mov	r1, sl
 800581e:	4658      	mov	r0, fp
 8005820:	aa26      	add	r2, sp, #152	; 0x98
 8005822:	f003 fad5 	bl	8008dd0 <__sprint_r>
 8005826:	2800      	cmp	r0, #0
 8005828:	f040 82aa 	bne.w	8005d80 <_vfprintf_r+0x136c>
 800582c:	ac29      	add	r4, sp, #164	; 0xa4
 800582e:	e50c      	b.n	800524a <_vfprintf_r+0x836>
 8005830:	4651      	mov	r1, sl
 8005832:	4658      	mov	r0, fp
 8005834:	aa26      	add	r2, sp, #152	; 0x98
 8005836:	f003 facb 	bl	8008dd0 <__sprint_r>
 800583a:	2800      	cmp	r0, #0
 800583c:	f040 82a0 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005840:	ac29      	add	r4, sp, #164	; 0xa4
 8005842:	e7bd      	b.n	80057c0 <_vfprintf_r+0xdac>
 8005844:	4651      	mov	r1, sl
 8005846:	4658      	mov	r0, fp
 8005848:	aa26      	add	r2, sp, #152	; 0x98
 800584a:	f003 fac1 	bl	8008dd0 <__sprint_r>
 800584e:	2800      	cmp	r0, #0
 8005850:	f040 8296 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005854:	ac29      	add	r4, sp, #164	; 0xa4
 8005856:	e7c9      	b.n	80057ec <_vfprintf_r+0xdd8>
 8005858:	3210      	adds	r2, #16
 800585a:	2b07      	cmp	r3, #7
 800585c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005860:	f8c4 9004 	str.w	r9, [r4, #4]
 8005864:	dd08      	ble.n	8005878 <_vfprintf_r+0xe64>
 8005866:	4651      	mov	r1, sl
 8005868:	4658      	mov	r0, fp
 800586a:	aa26      	add	r2, sp, #152	; 0x98
 800586c:	f003 fab0 	bl	8008dd0 <__sprint_r>
 8005870:	2800      	cmp	r0, #0
 8005872:	f040 8285 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005876:	a929      	add	r1, sp, #164	; 0xa4
 8005878:	460c      	mov	r4, r1
 800587a:	3d10      	subs	r5, #16
 800587c:	e7be      	b.n	80057fc <_vfprintf_r+0xde8>
 800587e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005880:	2b00      	cmp	r3, #0
 8005882:	dc73      	bgt.n	800596c <_vfprintf_r+0xf58>
 8005884:	4b37      	ldr	r3, [pc, #220]	; (8005964 <_vfprintf_r+0xf50>)
 8005886:	6023      	str	r3, [r4, #0]
 8005888:	2301      	movs	r3, #1
 800588a:	441e      	add	r6, r3
 800588c:	6063      	str	r3, [r4, #4]
 800588e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005890:	9628      	str	r6, [sp, #160]	; 0xa0
 8005892:	3301      	adds	r3, #1
 8005894:	2b07      	cmp	r3, #7
 8005896:	9327      	str	r3, [sp, #156]	; 0x9c
 8005898:	dc3c      	bgt.n	8005914 <_vfprintf_r+0xf00>
 800589a:	3408      	adds	r4, #8
 800589c:	9908      	ldr	r1, [sp, #32]
 800589e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80058a0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80058a2:	430a      	orrs	r2, r1
 80058a4:	f008 0101 	and.w	r1, r8, #1
 80058a8:	430a      	orrs	r2, r1
 80058aa:	f43f acce 	beq.w	800524a <_vfprintf_r+0x836>
 80058ae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80058b0:	6022      	str	r2, [r4, #0]
 80058b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80058b4:	4413      	add	r3, r2
 80058b6:	9328      	str	r3, [sp, #160]	; 0xa0
 80058b8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80058ba:	6062      	str	r2, [r4, #4]
 80058bc:	3301      	adds	r3, #1
 80058be:	2b07      	cmp	r3, #7
 80058c0:	9327      	str	r3, [sp, #156]	; 0x9c
 80058c2:	dc31      	bgt.n	8005928 <_vfprintf_r+0xf14>
 80058c4:	3408      	adds	r4, #8
 80058c6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80058c8:	2d00      	cmp	r5, #0
 80058ca:	da1a      	bge.n	8005902 <_vfprintf_r+0xeee>
 80058cc:	4623      	mov	r3, r4
 80058ce:	4e26      	ldr	r6, [pc, #152]	; (8005968 <_vfprintf_r+0xf54>)
 80058d0:	426d      	negs	r5, r5
 80058d2:	2d10      	cmp	r5, #16
 80058d4:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80058d8:	f104 0408 	add.w	r4, r4, #8
 80058dc:	f102 0201 	add.w	r2, r2, #1
 80058e0:	601e      	str	r6, [r3, #0]
 80058e2:	dc2b      	bgt.n	800593c <_vfprintf_r+0xf28>
 80058e4:	605d      	str	r5, [r3, #4]
 80058e6:	2a07      	cmp	r2, #7
 80058e8:	440d      	add	r5, r1
 80058ea:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80058ee:	dd08      	ble.n	8005902 <_vfprintf_r+0xeee>
 80058f0:	4651      	mov	r1, sl
 80058f2:	4658      	mov	r0, fp
 80058f4:	aa26      	add	r2, sp, #152	; 0x98
 80058f6:	f003 fa6b 	bl	8008dd0 <__sprint_r>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	f040 8240 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005900:	ac29      	add	r4, sp, #164	; 0xa4
 8005902:	9b08      	ldr	r3, [sp, #32]
 8005904:	9a08      	ldr	r2, [sp, #32]
 8005906:	6063      	str	r3, [r4, #4]
 8005908:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800590a:	f8c4 9000 	str.w	r9, [r4]
 800590e:	4413      	add	r3, r2
 8005910:	9328      	str	r3, [sp, #160]	; 0xa0
 8005912:	e493      	b.n	800523c <_vfprintf_r+0x828>
 8005914:	4651      	mov	r1, sl
 8005916:	4658      	mov	r0, fp
 8005918:	aa26      	add	r2, sp, #152	; 0x98
 800591a:	f003 fa59 	bl	8008dd0 <__sprint_r>
 800591e:	2800      	cmp	r0, #0
 8005920:	f040 822e 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005924:	ac29      	add	r4, sp, #164	; 0xa4
 8005926:	e7b9      	b.n	800589c <_vfprintf_r+0xe88>
 8005928:	4651      	mov	r1, sl
 800592a:	4658      	mov	r0, fp
 800592c:	aa26      	add	r2, sp, #152	; 0x98
 800592e:	f003 fa4f 	bl	8008dd0 <__sprint_r>
 8005932:	2800      	cmp	r0, #0
 8005934:	f040 8224 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005938:	ac29      	add	r4, sp, #164	; 0xa4
 800593a:	e7c4      	b.n	80058c6 <_vfprintf_r+0xeb2>
 800593c:	2010      	movs	r0, #16
 800593e:	2a07      	cmp	r2, #7
 8005940:	4401      	add	r1, r0
 8005942:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8005946:	6058      	str	r0, [r3, #4]
 8005948:	dd08      	ble.n	800595c <_vfprintf_r+0xf48>
 800594a:	4651      	mov	r1, sl
 800594c:	4658      	mov	r0, fp
 800594e:	aa26      	add	r2, sp, #152	; 0x98
 8005950:	f003 fa3e 	bl	8008dd0 <__sprint_r>
 8005954:	2800      	cmp	r0, #0
 8005956:	f040 8213 	bne.w	8005d80 <_vfprintf_r+0x136c>
 800595a:	ac29      	add	r4, sp, #164	; 0xa4
 800595c:	4623      	mov	r3, r4
 800595e:	3d10      	subs	r5, #16
 8005960:	e7b7      	b.n	80058d2 <_vfprintf_r+0xebe>
 8005962:	bf00      	nop
 8005964:	0800acb2 	.word	0x0800acb2
 8005968:	0800acc4 	.word	0x0800acc4
 800596c:	9b08      	ldr	r3, [sp, #32]
 800596e:	42ab      	cmp	r3, r5
 8005970:	bfa8      	it	ge
 8005972:	462b      	movge	r3, r5
 8005974:	2b00      	cmp	r3, #0
 8005976:	9307      	str	r3, [sp, #28]
 8005978:	dd0a      	ble.n	8005990 <_vfprintf_r+0xf7c>
 800597a:	441e      	add	r6, r3
 800597c:	e9c4 9300 	strd	r9, r3, [r4]
 8005980:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005982:	9628      	str	r6, [sp, #160]	; 0xa0
 8005984:	3301      	adds	r3, #1
 8005986:	2b07      	cmp	r3, #7
 8005988:	9327      	str	r3, [sp, #156]	; 0x9c
 800598a:	f300 8088 	bgt.w	8005a9e <_vfprintf_r+0x108a>
 800598e:	3408      	adds	r4, #8
 8005990:	9b07      	ldr	r3, [sp, #28]
 8005992:	2b00      	cmp	r3, #0
 8005994:	bfb4      	ite	lt
 8005996:	462e      	movlt	r6, r5
 8005998:	1aee      	subge	r6, r5, r3
 800599a:	2e00      	cmp	r6, #0
 800599c:	dd19      	ble.n	80059d2 <_vfprintf_r+0xfbe>
 800599e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80059a2:	4898      	ldr	r0, [pc, #608]	; (8005c04 <_vfprintf_r+0x11f0>)
 80059a4:	2e10      	cmp	r6, #16
 80059a6:	f103 0301 	add.w	r3, r3, #1
 80059aa:	f104 0108 	add.w	r1, r4, #8
 80059ae:	6020      	str	r0, [r4, #0]
 80059b0:	dc7f      	bgt.n	8005ab2 <_vfprintf_r+0x109e>
 80059b2:	6066      	str	r6, [r4, #4]
 80059b4:	2b07      	cmp	r3, #7
 80059b6:	4416      	add	r6, r2
 80059b8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80059bc:	f340 808c 	ble.w	8005ad8 <_vfprintf_r+0x10c4>
 80059c0:	4651      	mov	r1, sl
 80059c2:	4658      	mov	r0, fp
 80059c4:	aa26      	add	r2, sp, #152	; 0x98
 80059c6:	f003 fa03 	bl	8008dd0 <__sprint_r>
 80059ca:	2800      	cmp	r0, #0
 80059cc:	f040 81d8 	bne.w	8005d80 <_vfprintf_r+0x136c>
 80059d0:	ac29      	add	r4, sp, #164	; 0xa4
 80059d2:	f418 6f80 	tst.w	r8, #1024	; 0x400
 80059d6:	444d      	add	r5, r9
 80059d8:	d00a      	beq.n	80059f0 <_vfprintf_r+0xfdc>
 80059da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d17d      	bne.n	8005adc <_vfprintf_r+0x10c8>
 80059e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d17d      	bne.n	8005ae2 <_vfprintf_r+0x10ce>
 80059e6:	9b08      	ldr	r3, [sp, #32]
 80059e8:	444b      	add	r3, r9
 80059ea:	429d      	cmp	r5, r3
 80059ec:	bf28      	it	cs
 80059ee:	461d      	movcs	r5, r3
 80059f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80059f2:	9a08      	ldr	r2, [sp, #32]
 80059f4:	4293      	cmp	r3, r2
 80059f6:	db02      	blt.n	80059fe <_vfprintf_r+0xfea>
 80059f8:	f018 0f01 	tst.w	r8, #1
 80059fc:	d00e      	beq.n	8005a1c <_vfprintf_r+0x1008>
 80059fe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005a00:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a02:	6023      	str	r3, [r4, #0]
 8005a04:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005a06:	6063      	str	r3, [r4, #4]
 8005a08:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a0a:	4413      	add	r3, r2
 8005a0c:	9328      	str	r3, [sp, #160]	; 0xa0
 8005a0e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005a10:	3301      	adds	r3, #1
 8005a12:	2b07      	cmp	r3, #7
 8005a14:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a16:	f300 80e0 	bgt.w	8005bda <_vfprintf_r+0x11c6>
 8005a1a:	3408      	adds	r4, #8
 8005a1c:	9b08      	ldr	r3, [sp, #32]
 8005a1e:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8005a20:	eb09 0203 	add.w	r2, r9, r3
 8005a24:	1b9e      	subs	r6, r3, r6
 8005a26:	1b52      	subs	r2, r2, r5
 8005a28:	4296      	cmp	r6, r2
 8005a2a:	bfa8      	it	ge
 8005a2c:	4616      	movge	r6, r2
 8005a2e:	2e00      	cmp	r6, #0
 8005a30:	dd0b      	ble.n	8005a4a <_vfprintf_r+0x1036>
 8005a32:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a34:	e9c4 5600 	strd	r5, r6, [r4]
 8005a38:	4433      	add	r3, r6
 8005a3a:	9328      	str	r3, [sp, #160]	; 0xa0
 8005a3c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005a3e:	3301      	adds	r3, #1
 8005a40:	2b07      	cmp	r3, #7
 8005a42:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a44:	f300 80d3 	bgt.w	8005bee <_vfprintf_r+0x11da>
 8005a48:	3408      	adds	r4, #8
 8005a4a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005a4c:	9b08      	ldr	r3, [sp, #32]
 8005a4e:	2e00      	cmp	r6, #0
 8005a50:	eba3 0505 	sub.w	r5, r3, r5
 8005a54:	bfa8      	it	ge
 8005a56:	1bad      	subge	r5, r5, r6
 8005a58:	2d00      	cmp	r5, #0
 8005a5a:	f77f abf6 	ble.w	800524a <_vfprintf_r+0x836>
 8005a5e:	f04f 0910 	mov.w	r9, #16
 8005a62:	4e68      	ldr	r6, [pc, #416]	; (8005c04 <_vfprintf_r+0x11f0>)
 8005a64:	2d10      	cmp	r5, #16
 8005a66:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005a6a:	f104 0108 	add.w	r1, r4, #8
 8005a6e:	f103 0301 	add.w	r3, r3, #1
 8005a72:	6026      	str	r6, [r4, #0]
 8005a74:	f77f aecb 	ble.w	800580e <_vfprintf_r+0xdfa>
 8005a78:	3210      	adds	r2, #16
 8005a7a:	2b07      	cmp	r3, #7
 8005a7c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005a80:	f8c4 9004 	str.w	r9, [r4, #4]
 8005a84:	dd08      	ble.n	8005a98 <_vfprintf_r+0x1084>
 8005a86:	4651      	mov	r1, sl
 8005a88:	4658      	mov	r0, fp
 8005a8a:	aa26      	add	r2, sp, #152	; 0x98
 8005a8c:	f003 f9a0 	bl	8008dd0 <__sprint_r>
 8005a90:	2800      	cmp	r0, #0
 8005a92:	f040 8175 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005a96:	a929      	add	r1, sp, #164	; 0xa4
 8005a98:	460c      	mov	r4, r1
 8005a9a:	3d10      	subs	r5, #16
 8005a9c:	e7e2      	b.n	8005a64 <_vfprintf_r+0x1050>
 8005a9e:	4651      	mov	r1, sl
 8005aa0:	4658      	mov	r0, fp
 8005aa2:	aa26      	add	r2, sp, #152	; 0x98
 8005aa4:	f003 f994 	bl	8008dd0 <__sprint_r>
 8005aa8:	2800      	cmp	r0, #0
 8005aaa:	f040 8169 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005aae:	ac29      	add	r4, sp, #164	; 0xa4
 8005ab0:	e76e      	b.n	8005990 <_vfprintf_r+0xf7c>
 8005ab2:	2010      	movs	r0, #16
 8005ab4:	2b07      	cmp	r3, #7
 8005ab6:	4402      	add	r2, r0
 8005ab8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005abc:	6060      	str	r0, [r4, #4]
 8005abe:	dd08      	ble.n	8005ad2 <_vfprintf_r+0x10be>
 8005ac0:	4651      	mov	r1, sl
 8005ac2:	4658      	mov	r0, fp
 8005ac4:	aa26      	add	r2, sp, #152	; 0x98
 8005ac6:	f003 f983 	bl	8008dd0 <__sprint_r>
 8005aca:	2800      	cmp	r0, #0
 8005acc:	f040 8158 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005ad0:	a929      	add	r1, sp, #164	; 0xa4
 8005ad2:	460c      	mov	r4, r1
 8005ad4:	3e10      	subs	r6, #16
 8005ad6:	e762      	b.n	800599e <_vfprintf_r+0xf8a>
 8005ad8:	460c      	mov	r4, r1
 8005ada:	e77a      	b.n	80059d2 <_vfprintf_r+0xfbe>
 8005adc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d04b      	beq.n	8005b7a <_vfprintf_r+0x1166>
 8005ae2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	930c      	str	r3, [sp, #48]	; 0x30
 8005ae8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005aea:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005aec:	6023      	str	r3, [r4, #0]
 8005aee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005af0:	6063      	str	r3, [r4, #4]
 8005af2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005af4:	4413      	add	r3, r2
 8005af6:	9328      	str	r3, [sp, #160]	; 0xa0
 8005af8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005afa:	3301      	adds	r3, #1
 8005afc:	2b07      	cmp	r3, #7
 8005afe:	9327      	str	r3, [sp, #156]	; 0x9c
 8005b00:	dc42      	bgt.n	8005b88 <_vfprintf_r+0x1174>
 8005b02:	3408      	adds	r4, #8
 8005b04:	9b08      	ldr	r3, [sp, #32]
 8005b06:	444b      	add	r3, r9
 8005b08:	1b5a      	subs	r2, r3, r5
 8005b0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	bfa8      	it	ge
 8005b12:	4613      	movge	r3, r2
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	461e      	mov	r6, r3
 8005b18:	dd0a      	ble.n	8005b30 <_vfprintf_r+0x111c>
 8005b1a:	e9c4 5300 	strd	r5, r3, [r4]
 8005b1e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005b20:	4433      	add	r3, r6
 8005b22:	9328      	str	r3, [sp, #160]	; 0xa0
 8005b24:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005b26:	3301      	adds	r3, #1
 8005b28:	2b07      	cmp	r3, #7
 8005b2a:	9327      	str	r3, [sp, #156]	; 0x9c
 8005b2c:	dc36      	bgt.n	8005b9c <_vfprintf_r+0x1188>
 8005b2e:	3408      	adds	r4, #8
 8005b30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b32:	2e00      	cmp	r6, #0
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	bfb4      	ite	lt
 8005b38:	461e      	movlt	r6, r3
 8005b3a:	1b9e      	subge	r6, r3, r6
 8005b3c:	2e00      	cmp	r6, #0
 8005b3e:	dd18      	ble.n	8005b72 <_vfprintf_r+0x115e>
 8005b40:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8005b44:	482f      	ldr	r0, [pc, #188]	; (8005c04 <_vfprintf_r+0x11f0>)
 8005b46:	2e10      	cmp	r6, #16
 8005b48:	f102 0201 	add.w	r2, r2, #1
 8005b4c:	f104 0108 	add.w	r1, r4, #8
 8005b50:	6020      	str	r0, [r4, #0]
 8005b52:	dc2d      	bgt.n	8005bb0 <_vfprintf_r+0x119c>
 8005b54:	4433      	add	r3, r6
 8005b56:	2a07      	cmp	r2, #7
 8005b58:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005b5c:	6066      	str	r6, [r4, #4]
 8005b5e:	dd3a      	ble.n	8005bd6 <_vfprintf_r+0x11c2>
 8005b60:	4651      	mov	r1, sl
 8005b62:	4658      	mov	r0, fp
 8005b64:	aa26      	add	r2, sp, #152	; 0x98
 8005b66:	f003 f933 	bl	8008dd0 <__sprint_r>
 8005b6a:	2800      	cmp	r0, #0
 8005b6c:	f040 8108 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005b70:	ac29      	add	r4, sp, #164	; 0xa4
 8005b72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	441d      	add	r5, r3
 8005b78:	e72f      	b.n	80059da <_vfprintf_r+0xfc6>
 8005b7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b7c:	3b01      	subs	r3, #1
 8005b7e:	930e      	str	r3, [sp, #56]	; 0x38
 8005b80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b82:	3b01      	subs	r3, #1
 8005b84:	930d      	str	r3, [sp, #52]	; 0x34
 8005b86:	e7af      	b.n	8005ae8 <_vfprintf_r+0x10d4>
 8005b88:	4651      	mov	r1, sl
 8005b8a:	4658      	mov	r0, fp
 8005b8c:	aa26      	add	r2, sp, #152	; 0x98
 8005b8e:	f003 f91f 	bl	8008dd0 <__sprint_r>
 8005b92:	2800      	cmp	r0, #0
 8005b94:	f040 80f4 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005b98:	ac29      	add	r4, sp, #164	; 0xa4
 8005b9a:	e7b3      	b.n	8005b04 <_vfprintf_r+0x10f0>
 8005b9c:	4651      	mov	r1, sl
 8005b9e:	4658      	mov	r0, fp
 8005ba0:	aa26      	add	r2, sp, #152	; 0x98
 8005ba2:	f003 f915 	bl	8008dd0 <__sprint_r>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	f040 80ea 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005bac:	ac29      	add	r4, sp, #164	; 0xa4
 8005bae:	e7bf      	b.n	8005b30 <_vfprintf_r+0x111c>
 8005bb0:	2010      	movs	r0, #16
 8005bb2:	2a07      	cmp	r2, #7
 8005bb4:	4403      	add	r3, r0
 8005bb6:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005bba:	6060      	str	r0, [r4, #4]
 8005bbc:	dd08      	ble.n	8005bd0 <_vfprintf_r+0x11bc>
 8005bbe:	4651      	mov	r1, sl
 8005bc0:	4658      	mov	r0, fp
 8005bc2:	aa26      	add	r2, sp, #152	; 0x98
 8005bc4:	f003 f904 	bl	8008dd0 <__sprint_r>
 8005bc8:	2800      	cmp	r0, #0
 8005bca:	f040 80d9 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005bce:	a929      	add	r1, sp, #164	; 0xa4
 8005bd0:	460c      	mov	r4, r1
 8005bd2:	3e10      	subs	r6, #16
 8005bd4:	e7b4      	b.n	8005b40 <_vfprintf_r+0x112c>
 8005bd6:	460c      	mov	r4, r1
 8005bd8:	e7cb      	b.n	8005b72 <_vfprintf_r+0x115e>
 8005bda:	4651      	mov	r1, sl
 8005bdc:	4658      	mov	r0, fp
 8005bde:	aa26      	add	r2, sp, #152	; 0x98
 8005be0:	f003 f8f6 	bl	8008dd0 <__sprint_r>
 8005be4:	2800      	cmp	r0, #0
 8005be6:	f040 80cb 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005bea:	ac29      	add	r4, sp, #164	; 0xa4
 8005bec:	e716      	b.n	8005a1c <_vfprintf_r+0x1008>
 8005bee:	4651      	mov	r1, sl
 8005bf0:	4658      	mov	r0, fp
 8005bf2:	aa26      	add	r2, sp, #152	; 0x98
 8005bf4:	f003 f8ec 	bl	8008dd0 <__sprint_r>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	f040 80c1 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005bfe:	ac29      	add	r4, sp, #164	; 0xa4
 8005c00:	e723      	b.n	8005a4a <_vfprintf_r+0x1036>
 8005c02:	bf00      	nop
 8005c04:	0800acc4 	.word	0x0800acc4
 8005c08:	9a08      	ldr	r2, [sp, #32]
 8005c0a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005c0c:	2a01      	cmp	r2, #1
 8005c0e:	f106 0601 	add.w	r6, r6, #1
 8005c12:	f103 0301 	add.w	r3, r3, #1
 8005c16:	f104 0508 	add.w	r5, r4, #8
 8005c1a:	dc03      	bgt.n	8005c24 <_vfprintf_r+0x1210>
 8005c1c:	f018 0f01 	tst.w	r8, #1
 8005c20:	f000 8081 	beq.w	8005d26 <_vfprintf_r+0x1312>
 8005c24:	2201      	movs	r2, #1
 8005c26:	2b07      	cmp	r3, #7
 8005c28:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005c2c:	f8c4 9000 	str.w	r9, [r4]
 8005c30:	6062      	str	r2, [r4, #4]
 8005c32:	dd08      	ble.n	8005c46 <_vfprintf_r+0x1232>
 8005c34:	4651      	mov	r1, sl
 8005c36:	4658      	mov	r0, fp
 8005c38:	aa26      	add	r2, sp, #152	; 0x98
 8005c3a:	f003 f8c9 	bl	8008dd0 <__sprint_r>
 8005c3e:	2800      	cmp	r0, #0
 8005c40:	f040 809e 	bne.w	8005d80 <_vfprintf_r+0x136c>
 8005c44:	ad29      	add	r5, sp, #164	; 0xa4
 8005c46:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005c48:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c4a:	602b      	str	r3, [r5, #0]
 8005c4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c4e:	606b      	str	r3, [r5, #4]
 8005c50:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005c52:	4413      	add	r3, r2
 8005c54:	9328      	str	r3, [sp, #160]	; 0xa0
 8005c56:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005c58:	3301      	adds	r3, #1
 8005c5a:	2b07      	cmp	r3, #7
 8005c5c:	9327      	str	r3, [sp, #156]	; 0x9c
 8005c5e:	dc32      	bgt.n	8005cc6 <_vfprintf_r+0x12b2>
 8005c60:	3508      	adds	r5, #8
 8005c62:	9b08      	ldr	r3, [sp, #32]
 8005c64:	2200      	movs	r2, #0
 8005c66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005c6a:	1e5c      	subs	r4, r3, #1
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	f7fa fe9b 	bl	80009a8 <__aeabi_dcmpeq>
 8005c72:	2800      	cmp	r0, #0
 8005c74:	d130      	bne.n	8005cd8 <_vfprintf_r+0x12c4>
 8005c76:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8005c78:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005c7a:	9a08      	ldr	r2, [sp, #32]
 8005c7c:	3101      	adds	r1, #1
 8005c7e:	3b01      	subs	r3, #1
 8005c80:	f109 0001 	add.w	r0, r9, #1
 8005c84:	4413      	add	r3, r2
 8005c86:	2907      	cmp	r1, #7
 8005c88:	e9c5 0400 	strd	r0, r4, [r5]
 8005c8c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8005c90:	dd52      	ble.n	8005d38 <_vfprintf_r+0x1324>
 8005c92:	4651      	mov	r1, sl
 8005c94:	4658      	mov	r0, fp
 8005c96:	aa26      	add	r2, sp, #152	; 0x98
 8005c98:	f003 f89a 	bl	8008dd0 <__sprint_r>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	d16f      	bne.n	8005d80 <_vfprintf_r+0x136c>
 8005ca0:	ad29      	add	r5, sp, #164	; 0xa4
 8005ca2:	ab22      	add	r3, sp, #136	; 0x88
 8005ca4:	602b      	str	r3, [r5, #0]
 8005ca6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005ca8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005caa:	606b      	str	r3, [r5, #4]
 8005cac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005cae:	4413      	add	r3, r2
 8005cb0:	9328      	str	r3, [sp, #160]	; 0xa0
 8005cb2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005cb4:	3301      	adds	r3, #1
 8005cb6:	2b07      	cmp	r3, #7
 8005cb8:	9327      	str	r3, [sp, #156]	; 0x9c
 8005cba:	f73f adaf 	bgt.w	800581c <_vfprintf_r+0xe08>
 8005cbe:	f105 0408 	add.w	r4, r5, #8
 8005cc2:	f7ff bac2 	b.w	800524a <_vfprintf_r+0x836>
 8005cc6:	4651      	mov	r1, sl
 8005cc8:	4658      	mov	r0, fp
 8005cca:	aa26      	add	r2, sp, #152	; 0x98
 8005ccc:	f003 f880 	bl	8008dd0 <__sprint_r>
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	d155      	bne.n	8005d80 <_vfprintf_r+0x136c>
 8005cd4:	ad29      	add	r5, sp, #164	; 0xa4
 8005cd6:	e7c4      	b.n	8005c62 <_vfprintf_r+0x124e>
 8005cd8:	2c00      	cmp	r4, #0
 8005cda:	dde2      	ble.n	8005ca2 <_vfprintf_r+0x128e>
 8005cdc:	f04f 0910 	mov.w	r9, #16
 8005ce0:	4e5a      	ldr	r6, [pc, #360]	; (8005e4c <_vfprintf_r+0x1438>)
 8005ce2:	2c10      	cmp	r4, #16
 8005ce4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005ce8:	f105 0108 	add.w	r1, r5, #8
 8005cec:	f103 0301 	add.w	r3, r3, #1
 8005cf0:	602e      	str	r6, [r5, #0]
 8005cf2:	dc07      	bgt.n	8005d04 <_vfprintf_r+0x12f0>
 8005cf4:	606c      	str	r4, [r5, #4]
 8005cf6:	2b07      	cmp	r3, #7
 8005cf8:	4414      	add	r4, r2
 8005cfa:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8005cfe:	dcc8      	bgt.n	8005c92 <_vfprintf_r+0x127e>
 8005d00:	460d      	mov	r5, r1
 8005d02:	e7ce      	b.n	8005ca2 <_vfprintf_r+0x128e>
 8005d04:	3210      	adds	r2, #16
 8005d06:	2b07      	cmp	r3, #7
 8005d08:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005d0c:	f8c5 9004 	str.w	r9, [r5, #4]
 8005d10:	dd06      	ble.n	8005d20 <_vfprintf_r+0x130c>
 8005d12:	4651      	mov	r1, sl
 8005d14:	4658      	mov	r0, fp
 8005d16:	aa26      	add	r2, sp, #152	; 0x98
 8005d18:	f003 f85a 	bl	8008dd0 <__sprint_r>
 8005d1c:	bb80      	cbnz	r0, 8005d80 <_vfprintf_r+0x136c>
 8005d1e:	a929      	add	r1, sp, #164	; 0xa4
 8005d20:	460d      	mov	r5, r1
 8005d22:	3c10      	subs	r4, #16
 8005d24:	e7dd      	b.n	8005ce2 <_vfprintf_r+0x12ce>
 8005d26:	2201      	movs	r2, #1
 8005d28:	2b07      	cmp	r3, #7
 8005d2a:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005d2e:	f8c4 9000 	str.w	r9, [r4]
 8005d32:	6062      	str	r2, [r4, #4]
 8005d34:	ddb5      	ble.n	8005ca2 <_vfprintf_r+0x128e>
 8005d36:	e7ac      	b.n	8005c92 <_vfprintf_r+0x127e>
 8005d38:	3508      	adds	r5, #8
 8005d3a:	e7b2      	b.n	8005ca2 <_vfprintf_r+0x128e>
 8005d3c:	460c      	mov	r4, r1
 8005d3e:	f7ff ba84 	b.w	800524a <_vfprintf_r+0x836>
 8005d42:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005d46:	1a9d      	subs	r5, r3, r2
 8005d48:	2d00      	cmp	r5, #0
 8005d4a:	f77f aa82 	ble.w	8005252 <_vfprintf_r+0x83e>
 8005d4e:	f04f 0810 	mov.w	r8, #16
 8005d52:	4e3f      	ldr	r6, [pc, #252]	; (8005e50 <_vfprintf_r+0x143c>)
 8005d54:	2d10      	cmp	r5, #16
 8005d56:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005d5a:	6026      	str	r6, [r4, #0]
 8005d5c:	f103 0301 	add.w	r3, r3, #1
 8005d60:	dc17      	bgt.n	8005d92 <_vfprintf_r+0x137e>
 8005d62:	6065      	str	r5, [r4, #4]
 8005d64:	2b07      	cmp	r3, #7
 8005d66:	4415      	add	r5, r2
 8005d68:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8005d6c:	f77f aa71 	ble.w	8005252 <_vfprintf_r+0x83e>
 8005d70:	4651      	mov	r1, sl
 8005d72:	4658      	mov	r0, fp
 8005d74:	aa26      	add	r2, sp, #152	; 0x98
 8005d76:	f003 f82b 	bl	8008dd0 <__sprint_r>
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	f43f aa69 	beq.w	8005252 <_vfprintf_r+0x83e>
 8005d80:	2f00      	cmp	r7, #0
 8005d82:	f43f a884 	beq.w	8004e8e <_vfprintf_r+0x47a>
 8005d86:	4639      	mov	r1, r7
 8005d88:	4658      	mov	r0, fp
 8005d8a:	f001 f91d 	bl	8006fc8 <_free_r>
 8005d8e:	f7ff b87e 	b.w	8004e8e <_vfprintf_r+0x47a>
 8005d92:	3210      	adds	r2, #16
 8005d94:	2b07      	cmp	r3, #7
 8005d96:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005d9a:	f8c4 8004 	str.w	r8, [r4, #4]
 8005d9e:	dc02      	bgt.n	8005da6 <_vfprintf_r+0x1392>
 8005da0:	3408      	adds	r4, #8
 8005da2:	3d10      	subs	r5, #16
 8005da4:	e7d6      	b.n	8005d54 <_vfprintf_r+0x1340>
 8005da6:	4651      	mov	r1, sl
 8005da8:	4658      	mov	r0, fp
 8005daa:	aa26      	add	r2, sp, #152	; 0x98
 8005dac:	f003 f810 	bl	8008dd0 <__sprint_r>
 8005db0:	2800      	cmp	r0, #0
 8005db2:	d1e5      	bne.n	8005d80 <_vfprintf_r+0x136c>
 8005db4:	ac29      	add	r4, sp, #164	; 0xa4
 8005db6:	e7f4      	b.n	8005da2 <_vfprintf_r+0x138e>
 8005db8:	4639      	mov	r1, r7
 8005dba:	4658      	mov	r0, fp
 8005dbc:	f001 f904 	bl	8006fc8 <_free_r>
 8005dc0:	f7ff ba5e 	b.w	8005280 <_vfprintf_r+0x86c>
 8005dc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005dc6:	b91b      	cbnz	r3, 8005dd0 <_vfprintf_r+0x13bc>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	9327      	str	r3, [sp, #156]	; 0x9c
 8005dcc:	f7ff b85f 	b.w	8004e8e <_vfprintf_r+0x47a>
 8005dd0:	4651      	mov	r1, sl
 8005dd2:	4658      	mov	r0, fp
 8005dd4:	aa26      	add	r2, sp, #152	; 0x98
 8005dd6:	f002 fffb 	bl	8008dd0 <__sprint_r>
 8005dda:	2800      	cmp	r0, #0
 8005ddc:	d0f4      	beq.n	8005dc8 <_vfprintf_r+0x13b4>
 8005dde:	f7ff b856 	b.w	8004e8e <_vfprintf_r+0x47a>
 8005de2:	ea56 0207 	orrs.w	r2, r6, r7
 8005de6:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8005dea:	f43f ab6a 	beq.w	80054c2 <_vfprintf_r+0xaae>
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	f43f abff 	beq.w	80055f2 <_vfprintf_r+0xbde>
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8005dfa:	f43f ac47 	beq.w	800568c <_vfprintf_r+0xc78>
 8005dfe:	08f2      	lsrs	r2, r6, #3
 8005e00:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8005e04:	08f8      	lsrs	r0, r7, #3
 8005e06:	f006 0307 	and.w	r3, r6, #7
 8005e0a:	4607      	mov	r7, r0
 8005e0c:	4616      	mov	r6, r2
 8005e0e:	3330      	adds	r3, #48	; 0x30
 8005e10:	ea56 0207 	orrs.w	r2, r6, r7
 8005e14:	4649      	mov	r1, r9
 8005e16:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8005e1a:	d1f0      	bne.n	8005dfe <_vfprintf_r+0x13ea>
 8005e1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e1e:	07d0      	lsls	r0, r2, #31
 8005e20:	d506      	bpl.n	8005e30 <_vfprintf_r+0x141c>
 8005e22:	2b30      	cmp	r3, #48	; 0x30
 8005e24:	d004      	beq.n	8005e30 <_vfprintf_r+0x141c>
 8005e26:	2330      	movs	r3, #48	; 0x30
 8005e28:	f809 3c01 	strb.w	r3, [r9, #-1]
 8005e2c:	f1a1 0902 	sub.w	r9, r1, #2
 8005e30:	2700      	movs	r7, #0
 8005e32:	ab52      	add	r3, sp, #328	; 0x148
 8005e34:	eba3 0309 	sub.w	r3, r3, r9
 8005e38:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8005e3c:	9e07      	ldr	r6, [sp, #28]
 8005e3e:	9307      	str	r3, [sp, #28]
 8005e40:	463d      	mov	r5, r7
 8005e42:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8005e46:	f7ff b942 	b.w	80050ce <_vfprintf_r+0x6ba>
 8005e4a:	bf00      	nop
 8005e4c:	0800acc4 	.word	0x0800acc4
 8005e50:	0800acb4 	.word	0x0800acb4

08005e54 <__sbprintf>:
 8005e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e56:	461f      	mov	r7, r3
 8005e58:	898b      	ldrh	r3, [r1, #12]
 8005e5a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8005e5e:	f023 0302 	bic.w	r3, r3, #2
 8005e62:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005e66:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8005e68:	4615      	mov	r5, r2
 8005e6a:	9319      	str	r3, [sp, #100]	; 0x64
 8005e6c:	89cb      	ldrh	r3, [r1, #14]
 8005e6e:	4606      	mov	r6, r0
 8005e70:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005e74:	69cb      	ldr	r3, [r1, #28]
 8005e76:	a816      	add	r0, sp, #88	; 0x58
 8005e78:	9307      	str	r3, [sp, #28]
 8005e7a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8005e7c:	460c      	mov	r4, r1
 8005e7e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e80:	ab1a      	add	r3, sp, #104	; 0x68
 8005e82:	9300      	str	r3, [sp, #0]
 8005e84:	9304      	str	r3, [sp, #16]
 8005e86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e8a:	9302      	str	r3, [sp, #8]
 8005e8c:	9305      	str	r3, [sp, #20]
 8005e8e:	2300      	movs	r3, #0
 8005e90:	9306      	str	r3, [sp, #24]
 8005e92:	f001 f97d 	bl	8007190 <__retarget_lock_init_recursive>
 8005e96:	462a      	mov	r2, r5
 8005e98:	463b      	mov	r3, r7
 8005e9a:	4669      	mov	r1, sp
 8005e9c:	4630      	mov	r0, r6
 8005e9e:	f7fe fdb9 	bl	8004a14 <_vfprintf_r>
 8005ea2:	1e05      	subs	r5, r0, #0
 8005ea4:	db07      	blt.n	8005eb6 <__sbprintf+0x62>
 8005ea6:	4669      	mov	r1, sp
 8005ea8:	4630      	mov	r0, r6
 8005eaa:	f000 ff91 	bl	8006dd0 <_fflush_r>
 8005eae:	2800      	cmp	r0, #0
 8005eb0:	bf18      	it	ne
 8005eb2:	f04f 35ff 	movne.w	r5, #4294967295
 8005eb6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8005eba:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005ebc:	065b      	lsls	r3, r3, #25
 8005ebe:	bf42      	ittt	mi
 8005ec0:	89a3      	ldrhmi	r3, [r4, #12]
 8005ec2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8005ec6:	81a3      	strhmi	r3, [r4, #12]
 8005ec8:	f001 f963 	bl	8007192 <__retarget_lock_close_recursive>
 8005ecc:	4628      	mov	r0, r5
 8005ece:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8005ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ed4 <_vsnprintf_r>:
 8005ed4:	b530      	push	{r4, r5, lr}
 8005ed6:	1e14      	subs	r4, r2, #0
 8005ed8:	4605      	mov	r5, r0
 8005eda:	b09b      	sub	sp, #108	; 0x6c
 8005edc:	4618      	mov	r0, r3
 8005ede:	da05      	bge.n	8005eec <_vsnprintf_r+0x18>
 8005ee0:	238b      	movs	r3, #139	; 0x8b
 8005ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ee6:	602b      	str	r3, [r5, #0]
 8005ee8:	b01b      	add	sp, #108	; 0x6c
 8005eea:	bd30      	pop	{r4, r5, pc}
 8005eec:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005ef0:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005ef4:	bf0c      	ite	eq
 8005ef6:	4623      	moveq	r3, r4
 8005ef8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005efc:	9302      	str	r3, [sp, #8]
 8005efe:	9305      	str	r3, [sp, #20]
 8005f00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005f04:	4602      	mov	r2, r0
 8005f06:	9100      	str	r1, [sp, #0]
 8005f08:	9104      	str	r1, [sp, #16]
 8005f0a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005f0e:	4669      	mov	r1, sp
 8005f10:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005f12:	4628      	mov	r0, r5
 8005f14:	f001 fd86 	bl	8007a24 <_svfprintf_r>
 8005f18:	1c43      	adds	r3, r0, #1
 8005f1a:	bfbc      	itt	lt
 8005f1c:	238b      	movlt	r3, #139	; 0x8b
 8005f1e:	602b      	strlt	r3, [r5, #0]
 8005f20:	2c00      	cmp	r4, #0
 8005f22:	d0e1      	beq.n	8005ee8 <_vsnprintf_r+0x14>
 8005f24:	2200      	movs	r2, #0
 8005f26:	9b00      	ldr	r3, [sp, #0]
 8005f28:	701a      	strb	r2, [r3, #0]
 8005f2a:	e7dd      	b.n	8005ee8 <_vsnprintf_r+0x14>

08005f2c <vsnprintf>:
 8005f2c:	b507      	push	{r0, r1, r2, lr}
 8005f2e:	9300      	str	r3, [sp, #0]
 8005f30:	4613      	mov	r3, r2
 8005f32:	460a      	mov	r2, r1
 8005f34:	4601      	mov	r1, r0
 8005f36:	4803      	ldr	r0, [pc, #12]	; (8005f44 <vsnprintf+0x18>)
 8005f38:	6800      	ldr	r0, [r0, #0]
 8005f3a:	f7ff ffcb 	bl	8005ed4 <_vsnprintf_r>
 8005f3e:	b003      	add	sp, #12
 8005f40:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f44:	2000004c 	.word	0x2000004c

08005f48 <__swsetup_r>:
 8005f48:	b538      	push	{r3, r4, r5, lr}
 8005f4a:	4b2a      	ldr	r3, [pc, #168]	; (8005ff4 <__swsetup_r+0xac>)
 8005f4c:	4605      	mov	r5, r0
 8005f4e:	6818      	ldr	r0, [r3, #0]
 8005f50:	460c      	mov	r4, r1
 8005f52:	b118      	cbz	r0, 8005f5c <__swsetup_r+0x14>
 8005f54:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005f56:	b90b      	cbnz	r3, 8005f5c <__swsetup_r+0x14>
 8005f58:	f000 ffa6 	bl	8006ea8 <__sinit>
 8005f5c:	89a3      	ldrh	r3, [r4, #12]
 8005f5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f62:	0718      	lsls	r0, r3, #28
 8005f64:	d422      	bmi.n	8005fac <__swsetup_r+0x64>
 8005f66:	06d9      	lsls	r1, r3, #27
 8005f68:	d407      	bmi.n	8005f7a <__swsetup_r+0x32>
 8005f6a:	2309      	movs	r3, #9
 8005f6c:	602b      	str	r3, [r5, #0]
 8005f6e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005f72:	f04f 30ff 	mov.w	r0, #4294967295
 8005f76:	81a3      	strh	r3, [r4, #12]
 8005f78:	e034      	b.n	8005fe4 <__swsetup_r+0x9c>
 8005f7a:	0758      	lsls	r0, r3, #29
 8005f7c:	d512      	bpl.n	8005fa4 <__swsetup_r+0x5c>
 8005f7e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005f80:	b141      	cbz	r1, 8005f94 <__swsetup_r+0x4c>
 8005f82:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8005f86:	4299      	cmp	r1, r3
 8005f88:	d002      	beq.n	8005f90 <__swsetup_r+0x48>
 8005f8a:	4628      	mov	r0, r5
 8005f8c:	f001 f81c 	bl	8006fc8 <_free_r>
 8005f90:	2300      	movs	r3, #0
 8005f92:	6323      	str	r3, [r4, #48]	; 0x30
 8005f94:	89a3      	ldrh	r3, [r4, #12]
 8005f96:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f9a:	81a3      	strh	r3, [r4, #12]
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	6063      	str	r3, [r4, #4]
 8005fa0:	6923      	ldr	r3, [r4, #16]
 8005fa2:	6023      	str	r3, [r4, #0]
 8005fa4:	89a3      	ldrh	r3, [r4, #12]
 8005fa6:	f043 0308 	orr.w	r3, r3, #8
 8005faa:	81a3      	strh	r3, [r4, #12]
 8005fac:	6923      	ldr	r3, [r4, #16]
 8005fae:	b94b      	cbnz	r3, 8005fc4 <__swsetup_r+0x7c>
 8005fb0:	89a3      	ldrh	r3, [r4, #12]
 8005fb2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005fb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fba:	d003      	beq.n	8005fc4 <__swsetup_r+0x7c>
 8005fbc:	4621      	mov	r1, r4
 8005fbe:	4628      	mov	r0, r5
 8005fc0:	f001 f916 	bl	80071f0 <__smakebuf_r>
 8005fc4:	89a0      	ldrh	r0, [r4, #12]
 8005fc6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005fca:	f010 0301 	ands.w	r3, r0, #1
 8005fce:	d00a      	beq.n	8005fe6 <__swsetup_r+0x9e>
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	60a3      	str	r3, [r4, #8]
 8005fd4:	6963      	ldr	r3, [r4, #20]
 8005fd6:	425b      	negs	r3, r3
 8005fd8:	61a3      	str	r3, [r4, #24]
 8005fda:	6923      	ldr	r3, [r4, #16]
 8005fdc:	b943      	cbnz	r3, 8005ff0 <__swsetup_r+0xa8>
 8005fde:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005fe2:	d1c4      	bne.n	8005f6e <__swsetup_r+0x26>
 8005fe4:	bd38      	pop	{r3, r4, r5, pc}
 8005fe6:	0781      	lsls	r1, r0, #30
 8005fe8:	bf58      	it	pl
 8005fea:	6963      	ldrpl	r3, [r4, #20]
 8005fec:	60a3      	str	r3, [r4, #8]
 8005fee:	e7f4      	b.n	8005fda <__swsetup_r+0x92>
 8005ff0:	2000      	movs	r0, #0
 8005ff2:	e7f7      	b.n	8005fe4 <__swsetup_r+0x9c>
 8005ff4:	2000004c 	.word	0x2000004c

08005ff8 <register_fini>:
 8005ff8:	4b02      	ldr	r3, [pc, #8]	; (8006004 <register_fini+0xc>)
 8005ffa:	b113      	cbz	r3, 8006002 <register_fini+0xa>
 8005ffc:	4802      	ldr	r0, [pc, #8]	; (8006008 <register_fini+0x10>)
 8005ffe:	f000 b805 	b.w	800600c <atexit>
 8006002:	4770      	bx	lr
 8006004:	00000000 	.word	0x00000000
 8006008:	08006ef9 	.word	0x08006ef9

0800600c <atexit>:
 800600c:	2300      	movs	r3, #0
 800600e:	4601      	mov	r1, r0
 8006010:	461a      	mov	r2, r3
 8006012:	4618      	mov	r0, r3
 8006014:	f003 bbe0 	b.w	80097d8 <__register_exitproc>

08006018 <quorem>:
 8006018:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800601c:	6903      	ldr	r3, [r0, #16]
 800601e:	690c      	ldr	r4, [r1, #16]
 8006020:	4607      	mov	r7, r0
 8006022:	42a3      	cmp	r3, r4
 8006024:	f2c0 8083 	blt.w	800612e <quorem+0x116>
 8006028:	3c01      	subs	r4, #1
 800602a:	f100 0514 	add.w	r5, r0, #20
 800602e:	f101 0814 	add.w	r8, r1, #20
 8006032:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006036:	9301      	str	r3, [sp, #4]
 8006038:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800603c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006040:	3301      	adds	r3, #1
 8006042:	429a      	cmp	r2, r3
 8006044:	fbb2 f6f3 	udiv	r6, r2, r3
 8006048:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800604c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006050:	d332      	bcc.n	80060b8 <quorem+0xa0>
 8006052:	f04f 0e00 	mov.w	lr, #0
 8006056:	4640      	mov	r0, r8
 8006058:	46ac      	mov	ip, r5
 800605a:	46f2      	mov	sl, lr
 800605c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006060:	b293      	uxth	r3, r2
 8006062:	fb06 e303 	mla	r3, r6, r3, lr
 8006066:	0c12      	lsrs	r2, r2, #16
 8006068:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800606c:	fb06 e202 	mla	r2, r6, r2, lr
 8006070:	b29b      	uxth	r3, r3
 8006072:	ebaa 0303 	sub.w	r3, sl, r3
 8006076:	f8dc a000 	ldr.w	sl, [ip]
 800607a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800607e:	fa1f fa8a 	uxth.w	sl, sl
 8006082:	4453      	add	r3, sl
 8006084:	fa1f fa82 	uxth.w	sl, r2
 8006088:	f8dc 2000 	ldr.w	r2, [ip]
 800608c:	4581      	cmp	r9, r0
 800608e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006092:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006096:	b29b      	uxth	r3, r3
 8006098:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800609c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80060a0:	f84c 3b04 	str.w	r3, [ip], #4
 80060a4:	d2da      	bcs.n	800605c <quorem+0x44>
 80060a6:	f855 300b 	ldr.w	r3, [r5, fp]
 80060aa:	b92b      	cbnz	r3, 80060b8 <quorem+0xa0>
 80060ac:	9b01      	ldr	r3, [sp, #4]
 80060ae:	3b04      	subs	r3, #4
 80060b0:	429d      	cmp	r5, r3
 80060b2:	461a      	mov	r2, r3
 80060b4:	d32f      	bcc.n	8006116 <quorem+0xfe>
 80060b6:	613c      	str	r4, [r7, #16]
 80060b8:	4638      	mov	r0, r7
 80060ba:	f001 fb21 	bl	8007700 <__mcmp>
 80060be:	2800      	cmp	r0, #0
 80060c0:	db25      	blt.n	800610e <quorem+0xf6>
 80060c2:	4628      	mov	r0, r5
 80060c4:	f04f 0c00 	mov.w	ip, #0
 80060c8:	3601      	adds	r6, #1
 80060ca:	f858 1b04 	ldr.w	r1, [r8], #4
 80060ce:	f8d0 e000 	ldr.w	lr, [r0]
 80060d2:	b28b      	uxth	r3, r1
 80060d4:	ebac 0303 	sub.w	r3, ip, r3
 80060d8:	fa1f f28e 	uxth.w	r2, lr
 80060dc:	4413      	add	r3, r2
 80060de:	0c0a      	lsrs	r2, r1, #16
 80060e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80060e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060ee:	45c1      	cmp	r9, r8
 80060f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80060f4:	f840 3b04 	str.w	r3, [r0], #4
 80060f8:	d2e7      	bcs.n	80060ca <quorem+0xb2>
 80060fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80060fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006102:	b922      	cbnz	r2, 800610e <quorem+0xf6>
 8006104:	3b04      	subs	r3, #4
 8006106:	429d      	cmp	r5, r3
 8006108:	461a      	mov	r2, r3
 800610a:	d30a      	bcc.n	8006122 <quorem+0x10a>
 800610c:	613c      	str	r4, [r7, #16]
 800610e:	4630      	mov	r0, r6
 8006110:	b003      	add	sp, #12
 8006112:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006116:	6812      	ldr	r2, [r2, #0]
 8006118:	3b04      	subs	r3, #4
 800611a:	2a00      	cmp	r2, #0
 800611c:	d1cb      	bne.n	80060b6 <quorem+0x9e>
 800611e:	3c01      	subs	r4, #1
 8006120:	e7c6      	b.n	80060b0 <quorem+0x98>
 8006122:	6812      	ldr	r2, [r2, #0]
 8006124:	3b04      	subs	r3, #4
 8006126:	2a00      	cmp	r2, #0
 8006128:	d1f0      	bne.n	800610c <quorem+0xf4>
 800612a:	3c01      	subs	r4, #1
 800612c:	e7eb      	b.n	8006106 <quorem+0xee>
 800612e:	2000      	movs	r0, #0
 8006130:	e7ee      	b.n	8006110 <quorem+0xf8>
 8006132:	0000      	movs	r0, r0
 8006134:	0000      	movs	r0, r0
	...

08006138 <_dtoa_r>:
 8006138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800613c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800613e:	b097      	sub	sp, #92	; 0x5c
 8006140:	4681      	mov	r9, r0
 8006142:	4614      	mov	r4, r2
 8006144:	461d      	mov	r5, r3
 8006146:	4692      	mov	sl, r2
 8006148:	469b      	mov	fp, r3
 800614a:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800614c:	b149      	cbz	r1, 8006162 <_dtoa_r+0x2a>
 800614e:	2301      	movs	r3, #1
 8006150:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006152:	4093      	lsls	r3, r2
 8006154:	608b      	str	r3, [r1, #8]
 8006156:	604a      	str	r2, [r1, #4]
 8006158:	f001 f8cb 	bl	80072f2 <_Bfree>
 800615c:	2300      	movs	r3, #0
 800615e:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006162:	1e2b      	subs	r3, r5, #0
 8006164:	bfad      	iteet	ge
 8006166:	2300      	movge	r3, #0
 8006168:	2201      	movlt	r2, #1
 800616a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800616e:	6033      	strge	r3, [r6, #0]
 8006170:	4ba3      	ldr	r3, [pc, #652]	; (8006400 <_dtoa_r+0x2c8>)
 8006172:	bfb8      	it	lt
 8006174:	6032      	strlt	r2, [r6, #0]
 8006176:	ea33 030b 	bics.w	r3, r3, fp
 800617a:	f8cd b00c 	str.w	fp, [sp, #12]
 800617e:	d119      	bne.n	80061b4 <_dtoa_r+0x7c>
 8006180:	f242 730f 	movw	r3, #9999	; 0x270f
 8006184:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006186:	6013      	str	r3, [r2, #0]
 8006188:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800618c:	4323      	orrs	r3, r4
 800618e:	f000 857b 	beq.w	8006c88 <_dtoa_r+0xb50>
 8006192:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006194:	b90b      	cbnz	r3, 800619a <_dtoa_r+0x62>
 8006196:	4b9b      	ldr	r3, [pc, #620]	; (8006404 <_dtoa_r+0x2cc>)
 8006198:	e020      	b.n	80061dc <_dtoa_r+0xa4>
 800619a:	4b9a      	ldr	r3, [pc, #616]	; (8006404 <_dtoa_r+0x2cc>)
 800619c:	9306      	str	r3, [sp, #24]
 800619e:	3303      	adds	r3, #3
 80061a0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80061a2:	6013      	str	r3, [r2, #0]
 80061a4:	9806      	ldr	r0, [sp, #24]
 80061a6:	b017      	add	sp, #92	; 0x5c
 80061a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ac:	4b96      	ldr	r3, [pc, #600]	; (8006408 <_dtoa_r+0x2d0>)
 80061ae:	9306      	str	r3, [sp, #24]
 80061b0:	3308      	adds	r3, #8
 80061b2:	e7f5      	b.n	80061a0 <_dtoa_r+0x68>
 80061b4:	2200      	movs	r2, #0
 80061b6:	2300      	movs	r3, #0
 80061b8:	4650      	mov	r0, sl
 80061ba:	4659      	mov	r1, fp
 80061bc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 80061c0:	f7fa fbf2 	bl	80009a8 <__aeabi_dcmpeq>
 80061c4:	4607      	mov	r7, r0
 80061c6:	b158      	cbz	r0, 80061e0 <_dtoa_r+0xa8>
 80061c8:	2301      	movs	r3, #1
 80061ca:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80061cc:	6013      	str	r3, [r2, #0]
 80061ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 8556 	beq.w	8006c82 <_dtoa_r+0xb4a>
 80061d6:	488d      	ldr	r0, [pc, #564]	; (800640c <_dtoa_r+0x2d4>)
 80061d8:	6018      	str	r0, [r3, #0]
 80061da:	1e43      	subs	r3, r0, #1
 80061dc:	9306      	str	r3, [sp, #24]
 80061de:	e7e1      	b.n	80061a4 <_dtoa_r+0x6c>
 80061e0:	ab14      	add	r3, sp, #80	; 0x50
 80061e2:	9301      	str	r3, [sp, #4]
 80061e4:	ab15      	add	r3, sp, #84	; 0x54
 80061e6:	9300      	str	r3, [sp, #0]
 80061e8:	4648      	mov	r0, r9
 80061ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80061ee:	f001 fb33 	bl	8007858 <__d2b>
 80061f2:	9b03      	ldr	r3, [sp, #12]
 80061f4:	4680      	mov	r8, r0
 80061f6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 80061fa:	2e00      	cmp	r6, #0
 80061fc:	d07f      	beq.n	80062fe <_dtoa_r+0x1c6>
 80061fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006202:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006204:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006208:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800620c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006210:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006214:	9713      	str	r7, [sp, #76]	; 0x4c
 8006216:	2200      	movs	r2, #0
 8006218:	4b7d      	ldr	r3, [pc, #500]	; (8006410 <_dtoa_r+0x2d8>)
 800621a:	f7f9 ffa5 	bl	8000168 <__aeabi_dsub>
 800621e:	a372      	add	r3, pc, #456	; (adr r3, 80063e8 <_dtoa_r+0x2b0>)
 8006220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006224:	f7fa f958 	bl	80004d8 <__aeabi_dmul>
 8006228:	a371      	add	r3, pc, #452	; (adr r3, 80063f0 <_dtoa_r+0x2b8>)
 800622a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800622e:	f7f9 ff9d 	bl	800016c <__adddf3>
 8006232:	4604      	mov	r4, r0
 8006234:	4630      	mov	r0, r6
 8006236:	460d      	mov	r5, r1
 8006238:	f7fa f8e4 	bl	8000404 <__aeabi_i2d>
 800623c:	a36e      	add	r3, pc, #440	; (adr r3, 80063f8 <_dtoa_r+0x2c0>)
 800623e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006242:	f7fa f949 	bl	80004d8 <__aeabi_dmul>
 8006246:	4602      	mov	r2, r0
 8006248:	460b      	mov	r3, r1
 800624a:	4620      	mov	r0, r4
 800624c:	4629      	mov	r1, r5
 800624e:	f7f9 ff8d 	bl	800016c <__adddf3>
 8006252:	4604      	mov	r4, r0
 8006254:	460d      	mov	r5, r1
 8006256:	f7fa fbef 	bl	8000a38 <__aeabi_d2iz>
 800625a:	2200      	movs	r2, #0
 800625c:	9003      	str	r0, [sp, #12]
 800625e:	2300      	movs	r3, #0
 8006260:	4620      	mov	r0, r4
 8006262:	4629      	mov	r1, r5
 8006264:	f7fa fbaa 	bl	80009bc <__aeabi_dcmplt>
 8006268:	b150      	cbz	r0, 8006280 <_dtoa_r+0x148>
 800626a:	9803      	ldr	r0, [sp, #12]
 800626c:	f7fa f8ca 	bl	8000404 <__aeabi_i2d>
 8006270:	4622      	mov	r2, r4
 8006272:	462b      	mov	r3, r5
 8006274:	f7fa fb98 	bl	80009a8 <__aeabi_dcmpeq>
 8006278:	b910      	cbnz	r0, 8006280 <_dtoa_r+0x148>
 800627a:	9b03      	ldr	r3, [sp, #12]
 800627c:	3b01      	subs	r3, #1
 800627e:	9303      	str	r3, [sp, #12]
 8006280:	9b03      	ldr	r3, [sp, #12]
 8006282:	2b16      	cmp	r3, #22
 8006284:	d858      	bhi.n	8006338 <_dtoa_r+0x200>
 8006286:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800628a:	9a03      	ldr	r2, [sp, #12]
 800628c:	4b61      	ldr	r3, [pc, #388]	; (8006414 <_dtoa_r+0x2dc>)
 800628e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006296:	f7fa fb91 	bl	80009bc <__aeabi_dcmplt>
 800629a:	2800      	cmp	r0, #0
 800629c:	d04e      	beq.n	800633c <_dtoa_r+0x204>
 800629e:	9b03      	ldr	r3, [sp, #12]
 80062a0:	3b01      	subs	r3, #1
 80062a2:	9303      	str	r3, [sp, #12]
 80062a4:	2300      	movs	r3, #0
 80062a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80062a8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80062aa:	1b9e      	subs	r6, r3, r6
 80062ac:	1e73      	subs	r3, r6, #1
 80062ae:	9309      	str	r3, [sp, #36]	; 0x24
 80062b0:	bf49      	itett	mi
 80062b2:	f1c6 0301 	rsbmi	r3, r6, #1
 80062b6:	2300      	movpl	r3, #0
 80062b8:	9308      	strmi	r3, [sp, #32]
 80062ba:	2300      	movmi	r3, #0
 80062bc:	bf54      	ite	pl
 80062be:	9308      	strpl	r3, [sp, #32]
 80062c0:	9309      	strmi	r3, [sp, #36]	; 0x24
 80062c2:	9b03      	ldr	r3, [sp, #12]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	db3b      	blt.n	8006340 <_dtoa_r+0x208>
 80062c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ca:	9a03      	ldr	r2, [sp, #12]
 80062cc:	4413      	add	r3, r2
 80062ce:	9309      	str	r3, [sp, #36]	; 0x24
 80062d0:	2300      	movs	r3, #0
 80062d2:	920e      	str	r2, [sp, #56]	; 0x38
 80062d4:	930a      	str	r3, [sp, #40]	; 0x28
 80062d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80062d8:	2b09      	cmp	r3, #9
 80062da:	d86b      	bhi.n	80063b4 <_dtoa_r+0x27c>
 80062dc:	2b05      	cmp	r3, #5
 80062de:	bfc4      	itt	gt
 80062e0:	3b04      	subgt	r3, #4
 80062e2:	9320      	strgt	r3, [sp, #128]	; 0x80
 80062e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80062e6:	bfc8      	it	gt
 80062e8:	2400      	movgt	r4, #0
 80062ea:	f1a3 0302 	sub.w	r3, r3, #2
 80062ee:	bfd8      	it	le
 80062f0:	2401      	movle	r4, #1
 80062f2:	2b03      	cmp	r3, #3
 80062f4:	d869      	bhi.n	80063ca <_dtoa_r+0x292>
 80062f6:	e8df f003 	tbb	[pc, r3]
 80062fa:	392c      	.short	0x392c
 80062fc:	5b37      	.short	0x5b37
 80062fe:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8006302:	441e      	add	r6, r3
 8006304:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006308:	2b20      	cmp	r3, #32
 800630a:	dd10      	ble.n	800632e <_dtoa_r+0x1f6>
 800630c:	9a03      	ldr	r2, [sp, #12]
 800630e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006312:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006316:	409a      	lsls	r2, r3
 8006318:	fa24 f000 	lsr.w	r0, r4, r0
 800631c:	4310      	orrs	r0, r2
 800631e:	f7fa f861 	bl	80003e4 <__aeabi_ui2d>
 8006322:	2301      	movs	r3, #1
 8006324:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006328:	3e01      	subs	r6, #1
 800632a:	9313      	str	r3, [sp, #76]	; 0x4c
 800632c:	e773      	b.n	8006216 <_dtoa_r+0xde>
 800632e:	f1c3 0320 	rsb	r3, r3, #32
 8006332:	fa04 f003 	lsl.w	r0, r4, r3
 8006336:	e7f2      	b.n	800631e <_dtoa_r+0x1e6>
 8006338:	2301      	movs	r3, #1
 800633a:	e7b4      	b.n	80062a6 <_dtoa_r+0x16e>
 800633c:	900f      	str	r0, [sp, #60]	; 0x3c
 800633e:	e7b3      	b.n	80062a8 <_dtoa_r+0x170>
 8006340:	9b08      	ldr	r3, [sp, #32]
 8006342:	9a03      	ldr	r2, [sp, #12]
 8006344:	1a9b      	subs	r3, r3, r2
 8006346:	9308      	str	r3, [sp, #32]
 8006348:	4253      	negs	r3, r2
 800634a:	930a      	str	r3, [sp, #40]	; 0x28
 800634c:	2300      	movs	r3, #0
 800634e:	930e      	str	r3, [sp, #56]	; 0x38
 8006350:	e7c1      	b.n	80062d6 <_dtoa_r+0x19e>
 8006352:	2300      	movs	r3, #0
 8006354:	930b      	str	r3, [sp, #44]	; 0x2c
 8006356:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006358:	2b00      	cmp	r3, #0
 800635a:	dc39      	bgt.n	80063d0 <_dtoa_r+0x298>
 800635c:	2301      	movs	r3, #1
 800635e:	461a      	mov	r2, r3
 8006360:	9304      	str	r3, [sp, #16]
 8006362:	9307      	str	r3, [sp, #28]
 8006364:	9221      	str	r2, [sp, #132]	; 0x84
 8006366:	e00c      	b.n	8006382 <_dtoa_r+0x24a>
 8006368:	2301      	movs	r3, #1
 800636a:	e7f3      	b.n	8006354 <_dtoa_r+0x21c>
 800636c:	2300      	movs	r3, #0
 800636e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006370:	930b      	str	r3, [sp, #44]	; 0x2c
 8006372:	9b03      	ldr	r3, [sp, #12]
 8006374:	4413      	add	r3, r2
 8006376:	9304      	str	r3, [sp, #16]
 8006378:	3301      	adds	r3, #1
 800637a:	2b01      	cmp	r3, #1
 800637c:	9307      	str	r3, [sp, #28]
 800637e:	bfb8      	it	lt
 8006380:	2301      	movlt	r3, #1
 8006382:	2200      	movs	r2, #0
 8006384:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8006388:	2204      	movs	r2, #4
 800638a:	f102 0014 	add.w	r0, r2, #20
 800638e:	4298      	cmp	r0, r3
 8006390:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8006394:	d920      	bls.n	80063d8 <_dtoa_r+0x2a0>
 8006396:	4648      	mov	r0, r9
 8006398:	f000 ff86 	bl	80072a8 <_Balloc>
 800639c:	9006      	str	r0, [sp, #24]
 800639e:	2800      	cmp	r0, #0
 80063a0:	d13e      	bne.n	8006420 <_dtoa_r+0x2e8>
 80063a2:	4602      	mov	r2, r0
 80063a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80063a8:	4b1b      	ldr	r3, [pc, #108]	; (8006418 <_dtoa_r+0x2e0>)
 80063aa:	481c      	ldr	r0, [pc, #112]	; (800641c <_dtoa_r+0x2e4>)
 80063ac:	f003 fa54 	bl	8009858 <__assert_func>
 80063b0:	2301      	movs	r3, #1
 80063b2:	e7dc      	b.n	800636e <_dtoa_r+0x236>
 80063b4:	2401      	movs	r4, #1
 80063b6:	2300      	movs	r3, #0
 80063b8:	940b      	str	r4, [sp, #44]	; 0x2c
 80063ba:	9320      	str	r3, [sp, #128]	; 0x80
 80063bc:	f04f 33ff 	mov.w	r3, #4294967295
 80063c0:	2200      	movs	r2, #0
 80063c2:	9304      	str	r3, [sp, #16]
 80063c4:	9307      	str	r3, [sp, #28]
 80063c6:	2312      	movs	r3, #18
 80063c8:	e7cc      	b.n	8006364 <_dtoa_r+0x22c>
 80063ca:	2301      	movs	r3, #1
 80063cc:	930b      	str	r3, [sp, #44]	; 0x2c
 80063ce:	e7f5      	b.n	80063bc <_dtoa_r+0x284>
 80063d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063d2:	9304      	str	r3, [sp, #16]
 80063d4:	9307      	str	r3, [sp, #28]
 80063d6:	e7d4      	b.n	8006382 <_dtoa_r+0x24a>
 80063d8:	3101      	adds	r1, #1
 80063da:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 80063de:	0052      	lsls	r2, r2, #1
 80063e0:	e7d3      	b.n	800638a <_dtoa_r+0x252>
 80063e2:	bf00      	nop
 80063e4:	f3af 8000 	nop.w
 80063e8:	636f4361 	.word	0x636f4361
 80063ec:	3fd287a7 	.word	0x3fd287a7
 80063f0:	8b60c8b3 	.word	0x8b60c8b3
 80063f4:	3fc68a28 	.word	0x3fc68a28
 80063f8:	509f79fb 	.word	0x509f79fb
 80063fc:	3fd34413 	.word	0x3fd34413
 8006400:	7ff00000 	.word	0x7ff00000
 8006404:	0800add5 	.word	0x0800add5
 8006408:	0800add9 	.word	0x0800add9
 800640c:	0800acb3 	.word	0x0800acb3
 8006410:	3ff80000 	.word	0x3ff80000
 8006414:	0800aee0 	.word	0x0800aee0
 8006418:	0800ade2 	.word	0x0800ade2
 800641c:	0800adf3 	.word	0x0800adf3
 8006420:	9b06      	ldr	r3, [sp, #24]
 8006422:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006426:	9b07      	ldr	r3, [sp, #28]
 8006428:	2b0e      	cmp	r3, #14
 800642a:	f200 80a1 	bhi.w	8006570 <_dtoa_r+0x438>
 800642e:	2c00      	cmp	r4, #0
 8006430:	f000 809e 	beq.w	8006570 <_dtoa_r+0x438>
 8006434:	9b03      	ldr	r3, [sp, #12]
 8006436:	2b00      	cmp	r3, #0
 8006438:	dd34      	ble.n	80064a4 <_dtoa_r+0x36c>
 800643a:	4a96      	ldr	r2, [pc, #600]	; (8006694 <_dtoa_r+0x55c>)
 800643c:	f003 030f 	and.w	r3, r3, #15
 8006440:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006444:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006448:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800644c:	9b03      	ldr	r3, [sp, #12]
 800644e:	05d8      	lsls	r0, r3, #23
 8006450:	ea4f 1523 	mov.w	r5, r3, asr #4
 8006454:	d516      	bpl.n	8006484 <_dtoa_r+0x34c>
 8006456:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800645a:	4b8f      	ldr	r3, [pc, #572]	; (8006698 <_dtoa_r+0x560>)
 800645c:	2603      	movs	r6, #3
 800645e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006462:	f7fa f963 	bl	800072c <__aeabi_ddiv>
 8006466:	4682      	mov	sl, r0
 8006468:	468b      	mov	fp, r1
 800646a:	f005 050f 	and.w	r5, r5, #15
 800646e:	4c8a      	ldr	r4, [pc, #552]	; (8006698 <_dtoa_r+0x560>)
 8006470:	b955      	cbnz	r5, 8006488 <_dtoa_r+0x350>
 8006472:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006476:	4650      	mov	r0, sl
 8006478:	4659      	mov	r1, fp
 800647a:	f7fa f957 	bl	800072c <__aeabi_ddiv>
 800647e:	4682      	mov	sl, r0
 8006480:	468b      	mov	fp, r1
 8006482:	e028      	b.n	80064d6 <_dtoa_r+0x39e>
 8006484:	2602      	movs	r6, #2
 8006486:	e7f2      	b.n	800646e <_dtoa_r+0x336>
 8006488:	07e9      	lsls	r1, r5, #31
 800648a:	d508      	bpl.n	800649e <_dtoa_r+0x366>
 800648c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006490:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006494:	f7fa f820 	bl	80004d8 <__aeabi_dmul>
 8006498:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800649c:	3601      	adds	r6, #1
 800649e:	106d      	asrs	r5, r5, #1
 80064a0:	3408      	adds	r4, #8
 80064a2:	e7e5      	b.n	8006470 <_dtoa_r+0x338>
 80064a4:	f000 809f 	beq.w	80065e6 <_dtoa_r+0x4ae>
 80064a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80064ac:	9b03      	ldr	r3, [sp, #12]
 80064ae:	2602      	movs	r6, #2
 80064b0:	425c      	negs	r4, r3
 80064b2:	4b78      	ldr	r3, [pc, #480]	; (8006694 <_dtoa_r+0x55c>)
 80064b4:	f004 020f 	and.w	r2, r4, #15
 80064b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c0:	f7fa f80a 	bl	80004d8 <__aeabi_dmul>
 80064c4:	2300      	movs	r3, #0
 80064c6:	4682      	mov	sl, r0
 80064c8:	468b      	mov	fp, r1
 80064ca:	4d73      	ldr	r5, [pc, #460]	; (8006698 <_dtoa_r+0x560>)
 80064cc:	1124      	asrs	r4, r4, #4
 80064ce:	2c00      	cmp	r4, #0
 80064d0:	d17e      	bne.n	80065d0 <_dtoa_r+0x498>
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1d3      	bne.n	800647e <_dtoa_r+0x346>
 80064d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f000 8086 	beq.w	80065ea <_dtoa_r+0x4b2>
 80064de:	2200      	movs	r2, #0
 80064e0:	4650      	mov	r0, sl
 80064e2:	4659      	mov	r1, fp
 80064e4:	4b6d      	ldr	r3, [pc, #436]	; (800669c <_dtoa_r+0x564>)
 80064e6:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 80064ea:	f7fa fa67 	bl	80009bc <__aeabi_dcmplt>
 80064ee:	2800      	cmp	r0, #0
 80064f0:	d07b      	beq.n	80065ea <_dtoa_r+0x4b2>
 80064f2:	9b07      	ldr	r3, [sp, #28]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d078      	beq.n	80065ea <_dtoa_r+0x4b2>
 80064f8:	9b04      	ldr	r3, [sp, #16]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	dd36      	ble.n	800656c <_dtoa_r+0x434>
 80064fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006502:	9b03      	ldr	r3, [sp, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	1e5d      	subs	r5, r3, #1
 8006508:	4b65      	ldr	r3, [pc, #404]	; (80066a0 <_dtoa_r+0x568>)
 800650a:	f7f9 ffe5 	bl	80004d8 <__aeabi_dmul>
 800650e:	4682      	mov	sl, r0
 8006510:	468b      	mov	fp, r1
 8006512:	9c04      	ldr	r4, [sp, #16]
 8006514:	3601      	adds	r6, #1
 8006516:	4630      	mov	r0, r6
 8006518:	f7f9 ff74 	bl	8000404 <__aeabi_i2d>
 800651c:	4652      	mov	r2, sl
 800651e:	465b      	mov	r3, fp
 8006520:	f7f9 ffda 	bl	80004d8 <__aeabi_dmul>
 8006524:	2200      	movs	r2, #0
 8006526:	4b5f      	ldr	r3, [pc, #380]	; (80066a4 <_dtoa_r+0x56c>)
 8006528:	f7f9 fe20 	bl	800016c <__adddf3>
 800652c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006530:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006534:	9611      	str	r6, [sp, #68]	; 0x44
 8006536:	2c00      	cmp	r4, #0
 8006538:	d15a      	bne.n	80065f0 <_dtoa_r+0x4b8>
 800653a:	2200      	movs	r2, #0
 800653c:	4650      	mov	r0, sl
 800653e:	4659      	mov	r1, fp
 8006540:	4b59      	ldr	r3, [pc, #356]	; (80066a8 <_dtoa_r+0x570>)
 8006542:	f7f9 fe11 	bl	8000168 <__aeabi_dsub>
 8006546:	4633      	mov	r3, r6
 8006548:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800654a:	4682      	mov	sl, r0
 800654c:	468b      	mov	fp, r1
 800654e:	f7fa fa53 	bl	80009f8 <__aeabi_dcmpgt>
 8006552:	2800      	cmp	r0, #0
 8006554:	f040 828b 	bne.w	8006a6e <_dtoa_r+0x936>
 8006558:	4650      	mov	r0, sl
 800655a:	4659      	mov	r1, fp
 800655c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800655e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006562:	f7fa fa2b 	bl	80009bc <__aeabi_dcmplt>
 8006566:	2800      	cmp	r0, #0
 8006568:	f040 827f 	bne.w	8006a6a <_dtoa_r+0x932>
 800656c:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8006570:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006572:	2b00      	cmp	r3, #0
 8006574:	f2c0 814d 	blt.w	8006812 <_dtoa_r+0x6da>
 8006578:	9a03      	ldr	r2, [sp, #12]
 800657a:	2a0e      	cmp	r2, #14
 800657c:	f300 8149 	bgt.w	8006812 <_dtoa_r+0x6da>
 8006580:	4b44      	ldr	r3, [pc, #272]	; (8006694 <_dtoa_r+0x55c>)
 8006582:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006586:	e9d3 3400 	ldrd	r3, r4, [r3]
 800658a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800658e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006590:	2b00      	cmp	r3, #0
 8006592:	f280 80d6 	bge.w	8006742 <_dtoa_r+0x60a>
 8006596:	9b07      	ldr	r3, [sp, #28]
 8006598:	2b00      	cmp	r3, #0
 800659a:	f300 80d2 	bgt.w	8006742 <_dtoa_r+0x60a>
 800659e:	f040 8263 	bne.w	8006a68 <_dtoa_r+0x930>
 80065a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80065a6:	2200      	movs	r2, #0
 80065a8:	4b3f      	ldr	r3, [pc, #252]	; (80066a8 <_dtoa_r+0x570>)
 80065aa:	f7f9 ff95 	bl	80004d8 <__aeabi_dmul>
 80065ae:	4652      	mov	r2, sl
 80065b0:	465b      	mov	r3, fp
 80065b2:	f7fa fa17 	bl	80009e4 <__aeabi_dcmpge>
 80065b6:	9c07      	ldr	r4, [sp, #28]
 80065b8:	4625      	mov	r5, r4
 80065ba:	2800      	cmp	r0, #0
 80065bc:	f040 823c 	bne.w	8006a38 <_dtoa_r+0x900>
 80065c0:	2331      	movs	r3, #49	; 0x31
 80065c2:	9e06      	ldr	r6, [sp, #24]
 80065c4:	f806 3b01 	strb.w	r3, [r6], #1
 80065c8:	9b03      	ldr	r3, [sp, #12]
 80065ca:	3301      	adds	r3, #1
 80065cc:	9303      	str	r3, [sp, #12]
 80065ce:	e237      	b.n	8006a40 <_dtoa_r+0x908>
 80065d0:	07e2      	lsls	r2, r4, #31
 80065d2:	d505      	bpl.n	80065e0 <_dtoa_r+0x4a8>
 80065d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80065d8:	f7f9 ff7e 	bl	80004d8 <__aeabi_dmul>
 80065dc:	2301      	movs	r3, #1
 80065de:	3601      	adds	r6, #1
 80065e0:	1064      	asrs	r4, r4, #1
 80065e2:	3508      	adds	r5, #8
 80065e4:	e773      	b.n	80064ce <_dtoa_r+0x396>
 80065e6:	2602      	movs	r6, #2
 80065e8:	e775      	b.n	80064d6 <_dtoa_r+0x39e>
 80065ea:	9d03      	ldr	r5, [sp, #12]
 80065ec:	9c07      	ldr	r4, [sp, #28]
 80065ee:	e792      	b.n	8006516 <_dtoa_r+0x3de>
 80065f0:	9906      	ldr	r1, [sp, #24]
 80065f2:	4b28      	ldr	r3, [pc, #160]	; (8006694 <_dtoa_r+0x55c>)
 80065f4:	4421      	add	r1, r4
 80065f6:	9112      	str	r1, [sp, #72]	; 0x48
 80065f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80065fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80065fe:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006602:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006606:	2900      	cmp	r1, #0
 8006608:	d052      	beq.n	80066b0 <_dtoa_r+0x578>
 800660a:	2000      	movs	r0, #0
 800660c:	4927      	ldr	r1, [pc, #156]	; (80066ac <_dtoa_r+0x574>)
 800660e:	f7fa f88d 	bl	800072c <__aeabi_ddiv>
 8006612:	4632      	mov	r2, r6
 8006614:	463b      	mov	r3, r7
 8006616:	f7f9 fda7 	bl	8000168 <__aeabi_dsub>
 800661a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800661e:	9e06      	ldr	r6, [sp, #24]
 8006620:	4659      	mov	r1, fp
 8006622:	4650      	mov	r0, sl
 8006624:	f7fa fa08 	bl	8000a38 <__aeabi_d2iz>
 8006628:	4604      	mov	r4, r0
 800662a:	f7f9 feeb 	bl	8000404 <__aeabi_i2d>
 800662e:	4602      	mov	r2, r0
 8006630:	460b      	mov	r3, r1
 8006632:	4650      	mov	r0, sl
 8006634:	4659      	mov	r1, fp
 8006636:	f7f9 fd97 	bl	8000168 <__aeabi_dsub>
 800663a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800663e:	3430      	adds	r4, #48	; 0x30
 8006640:	f806 4b01 	strb.w	r4, [r6], #1
 8006644:	4682      	mov	sl, r0
 8006646:	468b      	mov	fp, r1
 8006648:	f7fa f9b8 	bl	80009bc <__aeabi_dcmplt>
 800664c:	2800      	cmp	r0, #0
 800664e:	d170      	bne.n	8006732 <_dtoa_r+0x5fa>
 8006650:	4652      	mov	r2, sl
 8006652:	465b      	mov	r3, fp
 8006654:	2000      	movs	r0, #0
 8006656:	4911      	ldr	r1, [pc, #68]	; (800669c <_dtoa_r+0x564>)
 8006658:	f7f9 fd86 	bl	8000168 <__aeabi_dsub>
 800665c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006660:	f7fa f9ac 	bl	80009bc <__aeabi_dcmplt>
 8006664:	2800      	cmp	r0, #0
 8006666:	f040 80b6 	bne.w	80067d6 <_dtoa_r+0x69e>
 800666a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800666c:	429e      	cmp	r6, r3
 800666e:	f43f af7d 	beq.w	800656c <_dtoa_r+0x434>
 8006672:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006676:	2200      	movs	r2, #0
 8006678:	4b09      	ldr	r3, [pc, #36]	; (80066a0 <_dtoa_r+0x568>)
 800667a:	f7f9 ff2d 	bl	80004d8 <__aeabi_dmul>
 800667e:	2200      	movs	r2, #0
 8006680:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006684:	4b06      	ldr	r3, [pc, #24]	; (80066a0 <_dtoa_r+0x568>)
 8006686:	4650      	mov	r0, sl
 8006688:	4659      	mov	r1, fp
 800668a:	f7f9 ff25 	bl	80004d8 <__aeabi_dmul>
 800668e:	4682      	mov	sl, r0
 8006690:	468b      	mov	fp, r1
 8006692:	e7c5      	b.n	8006620 <_dtoa_r+0x4e8>
 8006694:	0800aee0 	.word	0x0800aee0
 8006698:	0800aeb8 	.word	0x0800aeb8
 800669c:	3ff00000 	.word	0x3ff00000
 80066a0:	40240000 	.word	0x40240000
 80066a4:	401c0000 	.word	0x401c0000
 80066a8:	40140000 	.word	0x40140000
 80066ac:	3fe00000 	.word	0x3fe00000
 80066b0:	4630      	mov	r0, r6
 80066b2:	4639      	mov	r1, r7
 80066b4:	f7f9 ff10 	bl	80004d8 <__aeabi_dmul>
 80066b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80066bc:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80066be:	9e06      	ldr	r6, [sp, #24]
 80066c0:	4659      	mov	r1, fp
 80066c2:	4650      	mov	r0, sl
 80066c4:	f7fa f9b8 	bl	8000a38 <__aeabi_d2iz>
 80066c8:	4604      	mov	r4, r0
 80066ca:	f7f9 fe9b 	bl	8000404 <__aeabi_i2d>
 80066ce:	4602      	mov	r2, r0
 80066d0:	460b      	mov	r3, r1
 80066d2:	4650      	mov	r0, sl
 80066d4:	4659      	mov	r1, fp
 80066d6:	f7f9 fd47 	bl	8000168 <__aeabi_dsub>
 80066da:	3430      	adds	r4, #48	; 0x30
 80066dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80066de:	f806 4b01 	strb.w	r4, [r6], #1
 80066e2:	429e      	cmp	r6, r3
 80066e4:	4682      	mov	sl, r0
 80066e6:	468b      	mov	fp, r1
 80066e8:	f04f 0200 	mov.w	r2, #0
 80066ec:	d123      	bne.n	8006736 <_dtoa_r+0x5fe>
 80066ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80066f2:	4bb2      	ldr	r3, [pc, #712]	; (80069bc <_dtoa_r+0x884>)
 80066f4:	f7f9 fd3a 	bl	800016c <__adddf3>
 80066f8:	4602      	mov	r2, r0
 80066fa:	460b      	mov	r3, r1
 80066fc:	4650      	mov	r0, sl
 80066fe:	4659      	mov	r1, fp
 8006700:	f7fa f97a 	bl	80009f8 <__aeabi_dcmpgt>
 8006704:	2800      	cmp	r0, #0
 8006706:	d166      	bne.n	80067d6 <_dtoa_r+0x69e>
 8006708:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800670c:	2000      	movs	r0, #0
 800670e:	49ab      	ldr	r1, [pc, #684]	; (80069bc <_dtoa_r+0x884>)
 8006710:	f7f9 fd2a 	bl	8000168 <__aeabi_dsub>
 8006714:	4602      	mov	r2, r0
 8006716:	460b      	mov	r3, r1
 8006718:	4650      	mov	r0, sl
 800671a:	4659      	mov	r1, fp
 800671c:	f7fa f94e 	bl	80009bc <__aeabi_dcmplt>
 8006720:	2800      	cmp	r0, #0
 8006722:	f43f af23 	beq.w	800656c <_dtoa_r+0x434>
 8006726:	463e      	mov	r6, r7
 8006728:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800672c:	3f01      	subs	r7, #1
 800672e:	2b30      	cmp	r3, #48	; 0x30
 8006730:	d0f9      	beq.n	8006726 <_dtoa_r+0x5ee>
 8006732:	9503      	str	r5, [sp, #12]
 8006734:	e03e      	b.n	80067b4 <_dtoa_r+0x67c>
 8006736:	4ba2      	ldr	r3, [pc, #648]	; (80069c0 <_dtoa_r+0x888>)
 8006738:	f7f9 fece 	bl	80004d8 <__aeabi_dmul>
 800673c:	4682      	mov	sl, r0
 800673e:	468b      	mov	fp, r1
 8006740:	e7be      	b.n	80066c0 <_dtoa_r+0x588>
 8006742:	4654      	mov	r4, sl
 8006744:	f04f 0a00 	mov.w	sl, #0
 8006748:	465d      	mov	r5, fp
 800674a:	9e06      	ldr	r6, [sp, #24]
 800674c:	f8df b270 	ldr.w	fp, [pc, #624]	; 80069c0 <_dtoa_r+0x888>
 8006750:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006754:	4620      	mov	r0, r4
 8006756:	4629      	mov	r1, r5
 8006758:	f7f9 ffe8 	bl	800072c <__aeabi_ddiv>
 800675c:	f7fa f96c 	bl	8000a38 <__aeabi_d2iz>
 8006760:	4607      	mov	r7, r0
 8006762:	f7f9 fe4f 	bl	8000404 <__aeabi_i2d>
 8006766:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800676a:	f7f9 feb5 	bl	80004d8 <__aeabi_dmul>
 800676e:	4602      	mov	r2, r0
 8006770:	460b      	mov	r3, r1
 8006772:	4620      	mov	r0, r4
 8006774:	4629      	mov	r1, r5
 8006776:	f7f9 fcf7 	bl	8000168 <__aeabi_dsub>
 800677a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800677e:	f806 4b01 	strb.w	r4, [r6], #1
 8006782:	9c06      	ldr	r4, [sp, #24]
 8006784:	9d07      	ldr	r5, [sp, #28]
 8006786:	1b34      	subs	r4, r6, r4
 8006788:	42a5      	cmp	r5, r4
 800678a:	4602      	mov	r2, r0
 800678c:	460b      	mov	r3, r1
 800678e:	d133      	bne.n	80067f8 <_dtoa_r+0x6c0>
 8006790:	f7f9 fcec 	bl	800016c <__adddf3>
 8006794:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006798:	4604      	mov	r4, r0
 800679a:	460d      	mov	r5, r1
 800679c:	f7fa f92c 	bl	80009f8 <__aeabi_dcmpgt>
 80067a0:	b9c0      	cbnz	r0, 80067d4 <_dtoa_r+0x69c>
 80067a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067a6:	4620      	mov	r0, r4
 80067a8:	4629      	mov	r1, r5
 80067aa:	f7fa f8fd 	bl	80009a8 <__aeabi_dcmpeq>
 80067ae:	b108      	cbz	r0, 80067b4 <_dtoa_r+0x67c>
 80067b0:	07fb      	lsls	r3, r7, #31
 80067b2:	d40f      	bmi.n	80067d4 <_dtoa_r+0x69c>
 80067b4:	4648      	mov	r0, r9
 80067b6:	4641      	mov	r1, r8
 80067b8:	f000 fd9b 	bl	80072f2 <_Bfree>
 80067bc:	2300      	movs	r3, #0
 80067be:	9803      	ldr	r0, [sp, #12]
 80067c0:	7033      	strb	r3, [r6, #0]
 80067c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067c4:	3001      	adds	r0, #1
 80067c6:	6018      	str	r0, [r3, #0]
 80067c8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	f43f acea 	beq.w	80061a4 <_dtoa_r+0x6c>
 80067d0:	601e      	str	r6, [r3, #0]
 80067d2:	e4e7      	b.n	80061a4 <_dtoa_r+0x6c>
 80067d4:	9d03      	ldr	r5, [sp, #12]
 80067d6:	4633      	mov	r3, r6
 80067d8:	461e      	mov	r6, r3
 80067da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80067de:	2a39      	cmp	r2, #57	; 0x39
 80067e0:	d106      	bne.n	80067f0 <_dtoa_r+0x6b8>
 80067e2:	9a06      	ldr	r2, [sp, #24]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d1f7      	bne.n	80067d8 <_dtoa_r+0x6a0>
 80067e8:	2230      	movs	r2, #48	; 0x30
 80067ea:	9906      	ldr	r1, [sp, #24]
 80067ec:	3501      	adds	r5, #1
 80067ee:	700a      	strb	r2, [r1, #0]
 80067f0:	781a      	ldrb	r2, [r3, #0]
 80067f2:	3201      	adds	r2, #1
 80067f4:	701a      	strb	r2, [r3, #0]
 80067f6:	e79c      	b.n	8006732 <_dtoa_r+0x5fa>
 80067f8:	4652      	mov	r2, sl
 80067fa:	465b      	mov	r3, fp
 80067fc:	f7f9 fe6c 	bl	80004d8 <__aeabi_dmul>
 8006800:	2200      	movs	r2, #0
 8006802:	2300      	movs	r3, #0
 8006804:	4604      	mov	r4, r0
 8006806:	460d      	mov	r5, r1
 8006808:	f7fa f8ce 	bl	80009a8 <__aeabi_dcmpeq>
 800680c:	2800      	cmp	r0, #0
 800680e:	d09f      	beq.n	8006750 <_dtoa_r+0x618>
 8006810:	e7d0      	b.n	80067b4 <_dtoa_r+0x67c>
 8006812:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006814:	2a00      	cmp	r2, #0
 8006816:	f000 80cb 	beq.w	80069b0 <_dtoa_r+0x878>
 800681a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800681c:	2a01      	cmp	r2, #1
 800681e:	f300 80ae 	bgt.w	800697e <_dtoa_r+0x846>
 8006822:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006824:	2a00      	cmp	r2, #0
 8006826:	f000 80a6 	beq.w	8006976 <_dtoa_r+0x83e>
 800682a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800682e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006830:	9e08      	ldr	r6, [sp, #32]
 8006832:	9a08      	ldr	r2, [sp, #32]
 8006834:	2101      	movs	r1, #1
 8006836:	441a      	add	r2, r3
 8006838:	9208      	str	r2, [sp, #32]
 800683a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800683c:	4648      	mov	r0, r9
 800683e:	441a      	add	r2, r3
 8006840:	9209      	str	r2, [sp, #36]	; 0x24
 8006842:	f000 fdf7 	bl	8007434 <__i2b>
 8006846:	4605      	mov	r5, r0
 8006848:	2e00      	cmp	r6, #0
 800684a:	dd0c      	ble.n	8006866 <_dtoa_r+0x72e>
 800684c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800684e:	2b00      	cmp	r3, #0
 8006850:	dd09      	ble.n	8006866 <_dtoa_r+0x72e>
 8006852:	42b3      	cmp	r3, r6
 8006854:	bfa8      	it	ge
 8006856:	4633      	movge	r3, r6
 8006858:	9a08      	ldr	r2, [sp, #32]
 800685a:	1af6      	subs	r6, r6, r3
 800685c:	1ad2      	subs	r2, r2, r3
 800685e:	9208      	str	r2, [sp, #32]
 8006860:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	9309      	str	r3, [sp, #36]	; 0x24
 8006866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006868:	b1f3      	cbz	r3, 80068a8 <_dtoa_r+0x770>
 800686a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800686c:	2b00      	cmp	r3, #0
 800686e:	f000 80a3 	beq.w	80069b8 <_dtoa_r+0x880>
 8006872:	2c00      	cmp	r4, #0
 8006874:	dd10      	ble.n	8006898 <_dtoa_r+0x760>
 8006876:	4629      	mov	r1, r5
 8006878:	4622      	mov	r2, r4
 800687a:	4648      	mov	r0, r9
 800687c:	f000 fe94 	bl	80075a8 <__pow5mult>
 8006880:	4642      	mov	r2, r8
 8006882:	4601      	mov	r1, r0
 8006884:	4605      	mov	r5, r0
 8006886:	4648      	mov	r0, r9
 8006888:	f000 fdea 	bl	8007460 <__multiply>
 800688c:	4607      	mov	r7, r0
 800688e:	4641      	mov	r1, r8
 8006890:	4648      	mov	r0, r9
 8006892:	f000 fd2e 	bl	80072f2 <_Bfree>
 8006896:	46b8      	mov	r8, r7
 8006898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800689a:	1b1a      	subs	r2, r3, r4
 800689c:	d004      	beq.n	80068a8 <_dtoa_r+0x770>
 800689e:	4641      	mov	r1, r8
 80068a0:	4648      	mov	r0, r9
 80068a2:	f000 fe81 	bl	80075a8 <__pow5mult>
 80068a6:	4680      	mov	r8, r0
 80068a8:	2101      	movs	r1, #1
 80068aa:	4648      	mov	r0, r9
 80068ac:	f000 fdc2 	bl	8007434 <__i2b>
 80068b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068b2:	4604      	mov	r4, r0
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	f340 8085 	ble.w	80069c4 <_dtoa_r+0x88c>
 80068ba:	461a      	mov	r2, r3
 80068bc:	4601      	mov	r1, r0
 80068be:	4648      	mov	r0, r9
 80068c0:	f000 fe72 	bl	80075a8 <__pow5mult>
 80068c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068c6:	4604      	mov	r4, r0
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	dd7e      	ble.n	80069ca <_dtoa_r+0x892>
 80068cc:	2700      	movs	r7, #0
 80068ce:	6923      	ldr	r3, [r4, #16]
 80068d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80068d4:	6918      	ldr	r0, [r3, #16]
 80068d6:	f000 fd5f 	bl	8007398 <__hi0bits>
 80068da:	f1c0 0020 	rsb	r0, r0, #32
 80068de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068e0:	4418      	add	r0, r3
 80068e2:	f010 001f 	ands.w	r0, r0, #31
 80068e6:	f000 808e 	beq.w	8006a06 <_dtoa_r+0x8ce>
 80068ea:	f1c0 0320 	rsb	r3, r0, #32
 80068ee:	2b04      	cmp	r3, #4
 80068f0:	f340 8087 	ble.w	8006a02 <_dtoa_r+0x8ca>
 80068f4:	f1c0 001c 	rsb	r0, r0, #28
 80068f8:	9b08      	ldr	r3, [sp, #32]
 80068fa:	4406      	add	r6, r0
 80068fc:	4403      	add	r3, r0
 80068fe:	9308      	str	r3, [sp, #32]
 8006900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006902:	4403      	add	r3, r0
 8006904:	9309      	str	r3, [sp, #36]	; 0x24
 8006906:	9b08      	ldr	r3, [sp, #32]
 8006908:	2b00      	cmp	r3, #0
 800690a:	dd05      	ble.n	8006918 <_dtoa_r+0x7e0>
 800690c:	4641      	mov	r1, r8
 800690e:	461a      	mov	r2, r3
 8006910:	4648      	mov	r0, r9
 8006912:	f000 fe89 	bl	8007628 <__lshift>
 8006916:	4680      	mov	r8, r0
 8006918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800691a:	2b00      	cmp	r3, #0
 800691c:	dd05      	ble.n	800692a <_dtoa_r+0x7f2>
 800691e:	4621      	mov	r1, r4
 8006920:	461a      	mov	r2, r3
 8006922:	4648      	mov	r0, r9
 8006924:	f000 fe80 	bl	8007628 <__lshift>
 8006928:	4604      	mov	r4, r0
 800692a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800692c:	2b00      	cmp	r3, #0
 800692e:	d06c      	beq.n	8006a0a <_dtoa_r+0x8d2>
 8006930:	4621      	mov	r1, r4
 8006932:	4640      	mov	r0, r8
 8006934:	f000 fee4 	bl	8007700 <__mcmp>
 8006938:	2800      	cmp	r0, #0
 800693a:	da66      	bge.n	8006a0a <_dtoa_r+0x8d2>
 800693c:	9b03      	ldr	r3, [sp, #12]
 800693e:	4641      	mov	r1, r8
 8006940:	3b01      	subs	r3, #1
 8006942:	9303      	str	r3, [sp, #12]
 8006944:	220a      	movs	r2, #10
 8006946:	2300      	movs	r3, #0
 8006948:	4648      	mov	r0, r9
 800694a:	f000 fcdb 	bl	8007304 <__multadd>
 800694e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006950:	4680      	mov	r8, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	f000 819f 	beq.w	8006c96 <_dtoa_r+0xb5e>
 8006958:	2300      	movs	r3, #0
 800695a:	4629      	mov	r1, r5
 800695c:	220a      	movs	r2, #10
 800695e:	4648      	mov	r0, r9
 8006960:	f000 fcd0 	bl	8007304 <__multadd>
 8006964:	9b04      	ldr	r3, [sp, #16]
 8006966:	4605      	mov	r5, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	f300 8089 	bgt.w	8006a80 <_dtoa_r+0x948>
 800696e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006970:	2b02      	cmp	r3, #2
 8006972:	dc52      	bgt.n	8006a1a <_dtoa_r+0x8e2>
 8006974:	e084      	b.n	8006a80 <_dtoa_r+0x948>
 8006976:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006978:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800697c:	e757      	b.n	800682e <_dtoa_r+0x6f6>
 800697e:	9b07      	ldr	r3, [sp, #28]
 8006980:	1e5c      	subs	r4, r3, #1
 8006982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006984:	42a3      	cmp	r3, r4
 8006986:	bfb7      	itett	lt
 8006988:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800698a:	1b1c      	subge	r4, r3, r4
 800698c:	1ae2      	sublt	r2, r4, r3
 800698e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006990:	bfbe      	ittt	lt
 8006992:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006994:	189b      	addlt	r3, r3, r2
 8006996:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006998:	9b07      	ldr	r3, [sp, #28]
 800699a:	bfb8      	it	lt
 800699c:	2400      	movlt	r4, #0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	bfb7      	itett	lt
 80069a2:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 80069a6:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 80069aa:	1a9e      	sublt	r6, r3, r2
 80069ac:	2300      	movlt	r3, #0
 80069ae:	e740      	b.n	8006832 <_dtoa_r+0x6fa>
 80069b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80069b2:	9e08      	ldr	r6, [sp, #32]
 80069b4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80069b6:	e747      	b.n	8006848 <_dtoa_r+0x710>
 80069b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069ba:	e770      	b.n	800689e <_dtoa_r+0x766>
 80069bc:	3fe00000 	.word	0x3fe00000
 80069c0:	40240000 	.word	0x40240000
 80069c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	dc17      	bgt.n	80069fa <_dtoa_r+0x8c2>
 80069ca:	f1ba 0f00 	cmp.w	sl, #0
 80069ce:	d114      	bne.n	80069fa <_dtoa_r+0x8c2>
 80069d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069d4:	b99b      	cbnz	r3, 80069fe <_dtoa_r+0x8c6>
 80069d6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80069da:	0d3f      	lsrs	r7, r7, #20
 80069dc:	053f      	lsls	r7, r7, #20
 80069de:	b137      	cbz	r7, 80069ee <_dtoa_r+0x8b6>
 80069e0:	2701      	movs	r7, #1
 80069e2:	9b08      	ldr	r3, [sp, #32]
 80069e4:	3301      	adds	r3, #1
 80069e6:	9308      	str	r3, [sp, #32]
 80069e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ea:	3301      	adds	r3, #1
 80069ec:	9309      	str	r3, [sp, #36]	; 0x24
 80069ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	f47f af6c 	bne.w	80068ce <_dtoa_r+0x796>
 80069f6:	2001      	movs	r0, #1
 80069f8:	e771      	b.n	80068de <_dtoa_r+0x7a6>
 80069fa:	2700      	movs	r7, #0
 80069fc:	e7f7      	b.n	80069ee <_dtoa_r+0x8b6>
 80069fe:	4657      	mov	r7, sl
 8006a00:	e7f5      	b.n	80069ee <_dtoa_r+0x8b6>
 8006a02:	d080      	beq.n	8006906 <_dtoa_r+0x7ce>
 8006a04:	4618      	mov	r0, r3
 8006a06:	301c      	adds	r0, #28
 8006a08:	e776      	b.n	80068f8 <_dtoa_r+0x7c0>
 8006a0a:	9b07      	ldr	r3, [sp, #28]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	dc31      	bgt.n	8006a74 <_dtoa_r+0x93c>
 8006a10:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	dd2e      	ble.n	8006a74 <_dtoa_r+0x93c>
 8006a16:	9b07      	ldr	r3, [sp, #28]
 8006a18:	9304      	str	r3, [sp, #16]
 8006a1a:	9b04      	ldr	r3, [sp, #16]
 8006a1c:	b963      	cbnz	r3, 8006a38 <_dtoa_r+0x900>
 8006a1e:	4621      	mov	r1, r4
 8006a20:	2205      	movs	r2, #5
 8006a22:	4648      	mov	r0, r9
 8006a24:	f000 fc6e 	bl	8007304 <__multadd>
 8006a28:	4601      	mov	r1, r0
 8006a2a:	4604      	mov	r4, r0
 8006a2c:	4640      	mov	r0, r8
 8006a2e:	f000 fe67 	bl	8007700 <__mcmp>
 8006a32:	2800      	cmp	r0, #0
 8006a34:	f73f adc4 	bgt.w	80065c0 <_dtoa_r+0x488>
 8006a38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a3a:	9e06      	ldr	r6, [sp, #24]
 8006a3c:	43db      	mvns	r3, r3
 8006a3e:	9303      	str	r3, [sp, #12]
 8006a40:	2700      	movs	r7, #0
 8006a42:	4621      	mov	r1, r4
 8006a44:	4648      	mov	r0, r9
 8006a46:	f000 fc54 	bl	80072f2 <_Bfree>
 8006a4a:	2d00      	cmp	r5, #0
 8006a4c:	f43f aeb2 	beq.w	80067b4 <_dtoa_r+0x67c>
 8006a50:	b12f      	cbz	r7, 8006a5e <_dtoa_r+0x926>
 8006a52:	42af      	cmp	r7, r5
 8006a54:	d003      	beq.n	8006a5e <_dtoa_r+0x926>
 8006a56:	4639      	mov	r1, r7
 8006a58:	4648      	mov	r0, r9
 8006a5a:	f000 fc4a 	bl	80072f2 <_Bfree>
 8006a5e:	4629      	mov	r1, r5
 8006a60:	4648      	mov	r0, r9
 8006a62:	f000 fc46 	bl	80072f2 <_Bfree>
 8006a66:	e6a5      	b.n	80067b4 <_dtoa_r+0x67c>
 8006a68:	2400      	movs	r4, #0
 8006a6a:	4625      	mov	r5, r4
 8006a6c:	e7e4      	b.n	8006a38 <_dtoa_r+0x900>
 8006a6e:	9503      	str	r5, [sp, #12]
 8006a70:	4625      	mov	r5, r4
 8006a72:	e5a5      	b.n	80065c0 <_dtoa_r+0x488>
 8006a74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	f000 80c4 	beq.w	8006c04 <_dtoa_r+0xacc>
 8006a7c:	9b07      	ldr	r3, [sp, #28]
 8006a7e:	9304      	str	r3, [sp, #16]
 8006a80:	2e00      	cmp	r6, #0
 8006a82:	dd05      	ble.n	8006a90 <_dtoa_r+0x958>
 8006a84:	4629      	mov	r1, r5
 8006a86:	4632      	mov	r2, r6
 8006a88:	4648      	mov	r0, r9
 8006a8a:	f000 fdcd 	bl	8007628 <__lshift>
 8006a8e:	4605      	mov	r5, r0
 8006a90:	2f00      	cmp	r7, #0
 8006a92:	d058      	beq.n	8006b46 <_dtoa_r+0xa0e>
 8006a94:	4648      	mov	r0, r9
 8006a96:	6869      	ldr	r1, [r5, #4]
 8006a98:	f000 fc06 	bl	80072a8 <_Balloc>
 8006a9c:	4606      	mov	r6, r0
 8006a9e:	b920      	cbnz	r0, 8006aaa <_dtoa_r+0x972>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006aa6:	4b80      	ldr	r3, [pc, #512]	; (8006ca8 <_dtoa_r+0xb70>)
 8006aa8:	e47f      	b.n	80063aa <_dtoa_r+0x272>
 8006aaa:	692a      	ldr	r2, [r5, #16]
 8006aac:	f105 010c 	add.w	r1, r5, #12
 8006ab0:	3202      	adds	r2, #2
 8006ab2:	0092      	lsls	r2, r2, #2
 8006ab4:	300c      	adds	r0, #12
 8006ab6:	f000 fbe9 	bl	800728c <memcpy>
 8006aba:	2201      	movs	r2, #1
 8006abc:	4631      	mov	r1, r6
 8006abe:	4648      	mov	r0, r9
 8006ac0:	f000 fdb2 	bl	8007628 <__lshift>
 8006ac4:	462f      	mov	r7, r5
 8006ac6:	4605      	mov	r5, r0
 8006ac8:	9b06      	ldr	r3, [sp, #24]
 8006aca:	9a06      	ldr	r2, [sp, #24]
 8006acc:	3301      	adds	r3, #1
 8006ace:	9307      	str	r3, [sp, #28]
 8006ad0:	9b04      	ldr	r3, [sp, #16]
 8006ad2:	4413      	add	r3, r2
 8006ad4:	930a      	str	r3, [sp, #40]	; 0x28
 8006ad6:	f00a 0301 	and.w	r3, sl, #1
 8006ada:	9309      	str	r3, [sp, #36]	; 0x24
 8006adc:	9b07      	ldr	r3, [sp, #28]
 8006ade:	4621      	mov	r1, r4
 8006ae0:	4640      	mov	r0, r8
 8006ae2:	f103 3bff 	add.w	fp, r3, #4294967295
 8006ae6:	f7ff fa97 	bl	8006018 <quorem>
 8006aea:	4639      	mov	r1, r7
 8006aec:	9004      	str	r0, [sp, #16]
 8006aee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006af2:	4640      	mov	r0, r8
 8006af4:	f000 fe04 	bl	8007700 <__mcmp>
 8006af8:	462a      	mov	r2, r5
 8006afa:	9008      	str	r0, [sp, #32]
 8006afc:	4621      	mov	r1, r4
 8006afe:	4648      	mov	r0, r9
 8006b00:	f000 fe1a 	bl	8007738 <__mdiff>
 8006b04:	68c2      	ldr	r2, [r0, #12]
 8006b06:	4606      	mov	r6, r0
 8006b08:	b9fa      	cbnz	r2, 8006b4a <_dtoa_r+0xa12>
 8006b0a:	4601      	mov	r1, r0
 8006b0c:	4640      	mov	r0, r8
 8006b0e:	f000 fdf7 	bl	8007700 <__mcmp>
 8006b12:	4602      	mov	r2, r0
 8006b14:	4631      	mov	r1, r6
 8006b16:	4648      	mov	r0, r9
 8006b18:	920b      	str	r2, [sp, #44]	; 0x2c
 8006b1a:	f000 fbea 	bl	80072f2 <_Bfree>
 8006b1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006b20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006b22:	9e07      	ldr	r6, [sp, #28]
 8006b24:	ea43 0102 	orr.w	r1, r3, r2
 8006b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b2a:	430b      	orrs	r3, r1
 8006b2c:	d10f      	bne.n	8006b4e <_dtoa_r+0xa16>
 8006b2e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006b32:	d028      	beq.n	8006b86 <_dtoa_r+0xa4e>
 8006b34:	9b08      	ldr	r3, [sp, #32]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	dd02      	ble.n	8006b40 <_dtoa_r+0xa08>
 8006b3a:	9b04      	ldr	r3, [sp, #16]
 8006b3c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006b40:	f88b a000 	strb.w	sl, [fp]
 8006b44:	e77d      	b.n	8006a42 <_dtoa_r+0x90a>
 8006b46:	4628      	mov	r0, r5
 8006b48:	e7bc      	b.n	8006ac4 <_dtoa_r+0x98c>
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	e7e2      	b.n	8006b14 <_dtoa_r+0x9dc>
 8006b4e:	9b08      	ldr	r3, [sp, #32]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	db04      	blt.n	8006b5e <_dtoa_r+0xa26>
 8006b54:	9920      	ldr	r1, [sp, #128]	; 0x80
 8006b56:	430b      	orrs	r3, r1
 8006b58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b5a:	430b      	orrs	r3, r1
 8006b5c:	d120      	bne.n	8006ba0 <_dtoa_r+0xa68>
 8006b5e:	2a00      	cmp	r2, #0
 8006b60:	ddee      	ble.n	8006b40 <_dtoa_r+0xa08>
 8006b62:	4641      	mov	r1, r8
 8006b64:	2201      	movs	r2, #1
 8006b66:	4648      	mov	r0, r9
 8006b68:	f000 fd5e 	bl	8007628 <__lshift>
 8006b6c:	4621      	mov	r1, r4
 8006b6e:	4680      	mov	r8, r0
 8006b70:	f000 fdc6 	bl	8007700 <__mcmp>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	dc03      	bgt.n	8006b80 <_dtoa_r+0xa48>
 8006b78:	d1e2      	bne.n	8006b40 <_dtoa_r+0xa08>
 8006b7a:	f01a 0f01 	tst.w	sl, #1
 8006b7e:	d0df      	beq.n	8006b40 <_dtoa_r+0xa08>
 8006b80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006b84:	d1d9      	bne.n	8006b3a <_dtoa_r+0xa02>
 8006b86:	2339      	movs	r3, #57	; 0x39
 8006b88:	f88b 3000 	strb.w	r3, [fp]
 8006b8c:	4633      	mov	r3, r6
 8006b8e:	461e      	mov	r6, r3
 8006b90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006b94:	3b01      	subs	r3, #1
 8006b96:	2a39      	cmp	r2, #57	; 0x39
 8006b98:	d06a      	beq.n	8006c70 <_dtoa_r+0xb38>
 8006b9a:	3201      	adds	r2, #1
 8006b9c:	701a      	strb	r2, [r3, #0]
 8006b9e:	e750      	b.n	8006a42 <_dtoa_r+0x90a>
 8006ba0:	2a00      	cmp	r2, #0
 8006ba2:	dd07      	ble.n	8006bb4 <_dtoa_r+0xa7c>
 8006ba4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006ba8:	d0ed      	beq.n	8006b86 <_dtoa_r+0xa4e>
 8006baa:	f10a 0301 	add.w	r3, sl, #1
 8006bae:	f88b 3000 	strb.w	r3, [fp]
 8006bb2:	e746      	b.n	8006a42 <_dtoa_r+0x90a>
 8006bb4:	9b07      	ldr	r3, [sp, #28]
 8006bb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bb8:	f803 ac01 	strb.w	sl, [r3, #-1]
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d041      	beq.n	8006c44 <_dtoa_r+0xb0c>
 8006bc0:	4641      	mov	r1, r8
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	220a      	movs	r2, #10
 8006bc6:	4648      	mov	r0, r9
 8006bc8:	f000 fb9c 	bl	8007304 <__multadd>
 8006bcc:	42af      	cmp	r7, r5
 8006bce:	4680      	mov	r8, r0
 8006bd0:	f04f 0300 	mov.w	r3, #0
 8006bd4:	f04f 020a 	mov.w	r2, #10
 8006bd8:	4639      	mov	r1, r7
 8006bda:	4648      	mov	r0, r9
 8006bdc:	d107      	bne.n	8006bee <_dtoa_r+0xab6>
 8006bde:	f000 fb91 	bl	8007304 <__multadd>
 8006be2:	4607      	mov	r7, r0
 8006be4:	4605      	mov	r5, r0
 8006be6:	9b07      	ldr	r3, [sp, #28]
 8006be8:	3301      	adds	r3, #1
 8006bea:	9307      	str	r3, [sp, #28]
 8006bec:	e776      	b.n	8006adc <_dtoa_r+0x9a4>
 8006bee:	f000 fb89 	bl	8007304 <__multadd>
 8006bf2:	4629      	mov	r1, r5
 8006bf4:	4607      	mov	r7, r0
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	220a      	movs	r2, #10
 8006bfa:	4648      	mov	r0, r9
 8006bfc:	f000 fb82 	bl	8007304 <__multadd>
 8006c00:	4605      	mov	r5, r0
 8006c02:	e7f0      	b.n	8006be6 <_dtoa_r+0xaae>
 8006c04:	9b07      	ldr	r3, [sp, #28]
 8006c06:	9304      	str	r3, [sp, #16]
 8006c08:	9e06      	ldr	r6, [sp, #24]
 8006c0a:	4621      	mov	r1, r4
 8006c0c:	4640      	mov	r0, r8
 8006c0e:	f7ff fa03 	bl	8006018 <quorem>
 8006c12:	9b06      	ldr	r3, [sp, #24]
 8006c14:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006c18:	f806 ab01 	strb.w	sl, [r6], #1
 8006c1c:	1af2      	subs	r2, r6, r3
 8006c1e:	9b04      	ldr	r3, [sp, #16]
 8006c20:	4293      	cmp	r3, r2
 8006c22:	dd07      	ble.n	8006c34 <_dtoa_r+0xafc>
 8006c24:	4641      	mov	r1, r8
 8006c26:	2300      	movs	r3, #0
 8006c28:	220a      	movs	r2, #10
 8006c2a:	4648      	mov	r0, r9
 8006c2c:	f000 fb6a 	bl	8007304 <__multadd>
 8006c30:	4680      	mov	r8, r0
 8006c32:	e7ea      	b.n	8006c0a <_dtoa_r+0xad2>
 8006c34:	9b04      	ldr	r3, [sp, #16]
 8006c36:	2700      	movs	r7, #0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	bfcc      	ite	gt
 8006c3c:	461e      	movgt	r6, r3
 8006c3e:	2601      	movle	r6, #1
 8006c40:	9b06      	ldr	r3, [sp, #24]
 8006c42:	441e      	add	r6, r3
 8006c44:	4641      	mov	r1, r8
 8006c46:	2201      	movs	r2, #1
 8006c48:	4648      	mov	r0, r9
 8006c4a:	f000 fced 	bl	8007628 <__lshift>
 8006c4e:	4621      	mov	r1, r4
 8006c50:	4680      	mov	r8, r0
 8006c52:	f000 fd55 	bl	8007700 <__mcmp>
 8006c56:	2800      	cmp	r0, #0
 8006c58:	dc98      	bgt.n	8006b8c <_dtoa_r+0xa54>
 8006c5a:	d102      	bne.n	8006c62 <_dtoa_r+0xb2a>
 8006c5c:	f01a 0f01 	tst.w	sl, #1
 8006c60:	d194      	bne.n	8006b8c <_dtoa_r+0xa54>
 8006c62:	4633      	mov	r3, r6
 8006c64:	461e      	mov	r6, r3
 8006c66:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c6a:	2a30      	cmp	r2, #48	; 0x30
 8006c6c:	d0fa      	beq.n	8006c64 <_dtoa_r+0xb2c>
 8006c6e:	e6e8      	b.n	8006a42 <_dtoa_r+0x90a>
 8006c70:	9a06      	ldr	r2, [sp, #24]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d18b      	bne.n	8006b8e <_dtoa_r+0xa56>
 8006c76:	9b03      	ldr	r3, [sp, #12]
 8006c78:	3301      	adds	r3, #1
 8006c7a:	9303      	str	r3, [sp, #12]
 8006c7c:	2331      	movs	r3, #49	; 0x31
 8006c7e:	7013      	strb	r3, [r2, #0]
 8006c80:	e6df      	b.n	8006a42 <_dtoa_r+0x90a>
 8006c82:	4b0a      	ldr	r3, [pc, #40]	; (8006cac <_dtoa_r+0xb74>)
 8006c84:	f7ff baaa 	b.w	80061dc <_dtoa_r+0xa4>
 8006c88:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	f47f aa8e 	bne.w	80061ac <_dtoa_r+0x74>
 8006c90:	4b07      	ldr	r3, [pc, #28]	; (8006cb0 <_dtoa_r+0xb78>)
 8006c92:	f7ff baa3 	b.w	80061dc <_dtoa_r+0xa4>
 8006c96:	9b04      	ldr	r3, [sp, #16]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	dcb5      	bgt.n	8006c08 <_dtoa_r+0xad0>
 8006c9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	f73f aebb 	bgt.w	8006a1a <_dtoa_r+0x8e2>
 8006ca4:	e7b0      	b.n	8006c08 <_dtoa_r+0xad0>
 8006ca6:	bf00      	nop
 8006ca8:	0800ade2 	.word	0x0800ade2
 8006cac:	0800acb2 	.word	0x0800acb2
 8006cb0:	0800add9 	.word	0x0800add9

08006cb4 <__sflush_r>:
 8006cb4:	898b      	ldrh	r3, [r1, #12]
 8006cb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cba:	4605      	mov	r5, r0
 8006cbc:	0718      	lsls	r0, r3, #28
 8006cbe:	460c      	mov	r4, r1
 8006cc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006cc4:	d45f      	bmi.n	8006d86 <__sflush_r+0xd2>
 8006cc6:	684b      	ldr	r3, [r1, #4]
 8006cc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	818a      	strh	r2, [r1, #12]
 8006cd0:	dc05      	bgt.n	8006cde <__sflush_r+0x2a>
 8006cd2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	dc02      	bgt.n	8006cde <__sflush_r+0x2a>
 8006cd8:	2000      	movs	r0, #0
 8006cda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cde:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006ce0:	2e00      	cmp	r6, #0
 8006ce2:	d0f9      	beq.n	8006cd8 <__sflush_r+0x24>
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006cea:	682f      	ldr	r7, [r5, #0]
 8006cec:	602b      	str	r3, [r5, #0]
 8006cee:	d036      	beq.n	8006d5e <__sflush_r+0xaa>
 8006cf0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8006cf2:	89a3      	ldrh	r3, [r4, #12]
 8006cf4:	075a      	lsls	r2, r3, #29
 8006cf6:	d505      	bpl.n	8006d04 <__sflush_r+0x50>
 8006cf8:	6863      	ldr	r3, [r4, #4]
 8006cfa:	1ac0      	subs	r0, r0, r3
 8006cfc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006cfe:	b10b      	cbz	r3, 8006d04 <__sflush_r+0x50>
 8006d00:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006d02:	1ac0      	subs	r0, r0, r3
 8006d04:	2300      	movs	r3, #0
 8006d06:	4602      	mov	r2, r0
 8006d08:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d0a:	4628      	mov	r0, r5
 8006d0c:	69e1      	ldr	r1, [r4, #28]
 8006d0e:	47b0      	blx	r6
 8006d10:	1c43      	adds	r3, r0, #1
 8006d12:	89a3      	ldrh	r3, [r4, #12]
 8006d14:	d106      	bne.n	8006d24 <__sflush_r+0x70>
 8006d16:	6829      	ldr	r1, [r5, #0]
 8006d18:	291d      	cmp	r1, #29
 8006d1a:	d830      	bhi.n	8006d7e <__sflush_r+0xca>
 8006d1c:	4a2b      	ldr	r2, [pc, #172]	; (8006dcc <__sflush_r+0x118>)
 8006d1e:	40ca      	lsrs	r2, r1
 8006d20:	07d6      	lsls	r6, r2, #31
 8006d22:	d52c      	bpl.n	8006d7e <__sflush_r+0xca>
 8006d24:	2200      	movs	r2, #0
 8006d26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d2a:	b21b      	sxth	r3, r3
 8006d2c:	6062      	str	r2, [r4, #4]
 8006d2e:	6922      	ldr	r2, [r4, #16]
 8006d30:	04d9      	lsls	r1, r3, #19
 8006d32:	81a3      	strh	r3, [r4, #12]
 8006d34:	6022      	str	r2, [r4, #0]
 8006d36:	d504      	bpl.n	8006d42 <__sflush_r+0x8e>
 8006d38:	1c42      	adds	r2, r0, #1
 8006d3a:	d101      	bne.n	8006d40 <__sflush_r+0x8c>
 8006d3c:	682b      	ldr	r3, [r5, #0]
 8006d3e:	b903      	cbnz	r3, 8006d42 <__sflush_r+0x8e>
 8006d40:	6520      	str	r0, [r4, #80]	; 0x50
 8006d42:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006d44:	602f      	str	r7, [r5, #0]
 8006d46:	2900      	cmp	r1, #0
 8006d48:	d0c6      	beq.n	8006cd8 <__sflush_r+0x24>
 8006d4a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006d4e:	4299      	cmp	r1, r3
 8006d50:	d002      	beq.n	8006d58 <__sflush_r+0xa4>
 8006d52:	4628      	mov	r0, r5
 8006d54:	f000 f938 	bl	8006fc8 <_free_r>
 8006d58:	2000      	movs	r0, #0
 8006d5a:	6320      	str	r0, [r4, #48]	; 0x30
 8006d5c:	e7bd      	b.n	8006cda <__sflush_r+0x26>
 8006d5e:	69e1      	ldr	r1, [r4, #28]
 8006d60:	2301      	movs	r3, #1
 8006d62:	4628      	mov	r0, r5
 8006d64:	47b0      	blx	r6
 8006d66:	1c41      	adds	r1, r0, #1
 8006d68:	d1c3      	bne.n	8006cf2 <__sflush_r+0x3e>
 8006d6a:	682b      	ldr	r3, [r5, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d0c0      	beq.n	8006cf2 <__sflush_r+0x3e>
 8006d70:	2b1d      	cmp	r3, #29
 8006d72:	d001      	beq.n	8006d78 <__sflush_r+0xc4>
 8006d74:	2b16      	cmp	r3, #22
 8006d76:	d101      	bne.n	8006d7c <__sflush_r+0xc8>
 8006d78:	602f      	str	r7, [r5, #0]
 8006d7a:	e7ad      	b.n	8006cd8 <__sflush_r+0x24>
 8006d7c:	89a3      	ldrh	r3, [r4, #12]
 8006d7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d82:	81a3      	strh	r3, [r4, #12]
 8006d84:	e7a9      	b.n	8006cda <__sflush_r+0x26>
 8006d86:	690f      	ldr	r7, [r1, #16]
 8006d88:	2f00      	cmp	r7, #0
 8006d8a:	d0a5      	beq.n	8006cd8 <__sflush_r+0x24>
 8006d8c:	079b      	lsls	r3, r3, #30
 8006d8e:	bf18      	it	ne
 8006d90:	2300      	movne	r3, #0
 8006d92:	680e      	ldr	r6, [r1, #0]
 8006d94:	bf08      	it	eq
 8006d96:	694b      	ldreq	r3, [r1, #20]
 8006d98:	eba6 0807 	sub.w	r8, r6, r7
 8006d9c:	600f      	str	r7, [r1, #0]
 8006d9e:	608b      	str	r3, [r1, #8]
 8006da0:	f1b8 0f00 	cmp.w	r8, #0
 8006da4:	dd98      	ble.n	8006cd8 <__sflush_r+0x24>
 8006da6:	4643      	mov	r3, r8
 8006da8:	463a      	mov	r2, r7
 8006daa:	4628      	mov	r0, r5
 8006dac:	69e1      	ldr	r1, [r4, #28]
 8006dae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006db0:	47b0      	blx	r6
 8006db2:	2800      	cmp	r0, #0
 8006db4:	dc06      	bgt.n	8006dc4 <__sflush_r+0x110>
 8006db6:	89a3      	ldrh	r3, [r4, #12]
 8006db8:	f04f 30ff 	mov.w	r0, #4294967295
 8006dbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dc0:	81a3      	strh	r3, [r4, #12]
 8006dc2:	e78a      	b.n	8006cda <__sflush_r+0x26>
 8006dc4:	4407      	add	r7, r0
 8006dc6:	eba8 0800 	sub.w	r8, r8, r0
 8006dca:	e7e9      	b.n	8006da0 <__sflush_r+0xec>
 8006dcc:	20400001 	.word	0x20400001

08006dd0 <_fflush_r>:
 8006dd0:	b538      	push	{r3, r4, r5, lr}
 8006dd2:	460c      	mov	r4, r1
 8006dd4:	4605      	mov	r5, r0
 8006dd6:	b118      	cbz	r0, 8006de0 <_fflush_r+0x10>
 8006dd8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006dda:	b90b      	cbnz	r3, 8006de0 <_fflush_r+0x10>
 8006ddc:	f000 f864 	bl	8006ea8 <__sinit>
 8006de0:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8006de4:	b1b8      	cbz	r0, 8006e16 <_fflush_r+0x46>
 8006de6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006de8:	07db      	lsls	r3, r3, #31
 8006dea:	d404      	bmi.n	8006df6 <_fflush_r+0x26>
 8006dec:	0581      	lsls	r1, r0, #22
 8006dee:	d402      	bmi.n	8006df6 <_fflush_r+0x26>
 8006df0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006df2:	f000 f9cf 	bl	8007194 <__retarget_lock_acquire_recursive>
 8006df6:	4628      	mov	r0, r5
 8006df8:	4621      	mov	r1, r4
 8006dfa:	f7ff ff5b 	bl	8006cb4 <__sflush_r>
 8006dfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e00:	4605      	mov	r5, r0
 8006e02:	07da      	lsls	r2, r3, #31
 8006e04:	d405      	bmi.n	8006e12 <_fflush_r+0x42>
 8006e06:	89a3      	ldrh	r3, [r4, #12]
 8006e08:	059b      	lsls	r3, r3, #22
 8006e0a:	d402      	bmi.n	8006e12 <_fflush_r+0x42>
 8006e0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e0e:	f000 f9c2 	bl	8007196 <__retarget_lock_release_recursive>
 8006e12:	4628      	mov	r0, r5
 8006e14:	bd38      	pop	{r3, r4, r5, pc}
 8006e16:	4605      	mov	r5, r0
 8006e18:	e7fb      	b.n	8006e12 <_fflush_r+0x42>
	...

08006e1c <std>:
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	b510      	push	{r4, lr}
 8006e20:	4604      	mov	r4, r0
 8006e22:	e9c0 3300 	strd	r3, r3, [r0]
 8006e26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e2a:	6083      	str	r3, [r0, #8]
 8006e2c:	8181      	strh	r1, [r0, #12]
 8006e2e:	6643      	str	r3, [r0, #100]	; 0x64
 8006e30:	81c2      	strh	r2, [r0, #14]
 8006e32:	6183      	str	r3, [r0, #24]
 8006e34:	4619      	mov	r1, r3
 8006e36:	2208      	movs	r2, #8
 8006e38:	305c      	adds	r0, #92	; 0x5c
 8006e3a:	f7fd fc6f 	bl	800471c <memset>
 8006e3e:	4b07      	ldr	r3, [pc, #28]	; (8006e5c <std+0x40>)
 8006e40:	61e4      	str	r4, [r4, #28]
 8006e42:	6223      	str	r3, [r4, #32]
 8006e44:	4b06      	ldr	r3, [pc, #24]	; (8006e60 <std+0x44>)
 8006e46:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006e4a:	6263      	str	r3, [r4, #36]	; 0x24
 8006e4c:	4b05      	ldr	r3, [pc, #20]	; (8006e64 <std+0x48>)
 8006e4e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e50:	4b05      	ldr	r3, [pc, #20]	; (8006e68 <std+0x4c>)
 8006e52:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e58:	f000 b99a 	b.w	8007190 <__retarget_lock_init_recursive>
 8006e5c:	08007979 	.word	0x08007979
 8006e60:	0800799b 	.word	0x0800799b
 8006e64:	080079d3 	.word	0x080079d3
 8006e68:	080079f7 	.word	0x080079f7

08006e6c <_cleanup_r>:
 8006e6c:	4901      	ldr	r1, [pc, #4]	; (8006e74 <_cleanup_r+0x8>)
 8006e6e:	f000 b96b 	b.w	8007148 <_fwalk_reent>
 8006e72:	bf00      	nop
 8006e74:	08009911 	.word	0x08009911

08006e78 <__sfp_lock_acquire>:
 8006e78:	4801      	ldr	r0, [pc, #4]	; (8006e80 <__sfp_lock_acquire+0x8>)
 8006e7a:	f000 b98b 	b.w	8007194 <__retarget_lock_acquire_recursive>
 8006e7e:	bf00      	nop
 8006e80:	20000f10 	.word	0x20000f10

08006e84 <__sfp_lock_release>:
 8006e84:	4801      	ldr	r0, [pc, #4]	; (8006e8c <__sfp_lock_release+0x8>)
 8006e86:	f000 b986 	b.w	8007196 <__retarget_lock_release_recursive>
 8006e8a:	bf00      	nop
 8006e8c:	20000f10 	.word	0x20000f10

08006e90 <__sinit_lock_acquire>:
 8006e90:	4801      	ldr	r0, [pc, #4]	; (8006e98 <__sinit_lock_acquire+0x8>)
 8006e92:	f000 b97f 	b.w	8007194 <__retarget_lock_acquire_recursive>
 8006e96:	bf00      	nop
 8006e98:	20000f0b 	.word	0x20000f0b

08006e9c <__sinit_lock_release>:
 8006e9c:	4801      	ldr	r0, [pc, #4]	; (8006ea4 <__sinit_lock_release+0x8>)
 8006e9e:	f000 b97a 	b.w	8007196 <__retarget_lock_release_recursive>
 8006ea2:	bf00      	nop
 8006ea4:	20000f0b 	.word	0x20000f0b

08006ea8 <__sinit>:
 8006ea8:	b510      	push	{r4, lr}
 8006eaa:	4604      	mov	r4, r0
 8006eac:	f7ff fff0 	bl	8006e90 <__sinit_lock_acquire>
 8006eb0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006eb2:	b11a      	cbz	r2, 8006ebc <__sinit+0x14>
 8006eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006eb8:	f7ff bff0 	b.w	8006e9c <__sinit_lock_release>
 8006ebc:	4b0d      	ldr	r3, [pc, #52]	; (8006ef4 <__sinit+0x4c>)
 8006ebe:	2104      	movs	r1, #4
 8006ec0:	63e3      	str	r3, [r4, #60]	; 0x3c
 8006ec2:	2303      	movs	r3, #3
 8006ec4:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8006ec8:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8006ecc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8006ed0:	6860      	ldr	r0, [r4, #4]
 8006ed2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8006ed6:	f7ff ffa1 	bl	8006e1c <std>
 8006eda:	2201      	movs	r2, #1
 8006edc:	2109      	movs	r1, #9
 8006ede:	68a0      	ldr	r0, [r4, #8]
 8006ee0:	f7ff ff9c 	bl	8006e1c <std>
 8006ee4:	2202      	movs	r2, #2
 8006ee6:	2112      	movs	r1, #18
 8006ee8:	68e0      	ldr	r0, [r4, #12]
 8006eea:	f7ff ff97 	bl	8006e1c <std>
 8006eee:	2301      	movs	r3, #1
 8006ef0:	63a3      	str	r3, [r4, #56]	; 0x38
 8006ef2:	e7df      	b.n	8006eb4 <__sinit+0xc>
 8006ef4:	08006e6d 	.word	0x08006e6d

08006ef8 <__libc_fini_array>:
 8006ef8:	b538      	push	{r3, r4, r5, lr}
 8006efa:	4d07      	ldr	r5, [pc, #28]	; (8006f18 <__libc_fini_array+0x20>)
 8006efc:	4c07      	ldr	r4, [pc, #28]	; (8006f1c <__libc_fini_array+0x24>)
 8006efe:	1b64      	subs	r4, r4, r5
 8006f00:	10a4      	asrs	r4, r4, #2
 8006f02:	b91c      	cbnz	r4, 8006f0c <__libc_fini_array+0x14>
 8006f04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f08:	f003 bb34 	b.w	800a574 <_fini>
 8006f0c:	3c01      	subs	r4, #1
 8006f0e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8006f12:	4798      	blx	r3
 8006f14:	e7f5      	b.n	8006f02 <__libc_fini_array+0xa>
 8006f16:	bf00      	nop
 8006f18:	0800b04c 	.word	0x0800b04c
 8006f1c:	0800b050 	.word	0x0800b050

08006f20 <_malloc_trim_r>:
 8006f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f24:	4606      	mov	r6, r0
 8006f26:	2008      	movs	r0, #8
 8006f28:	460c      	mov	r4, r1
 8006f2a:	f7fd fd65 	bl	80049f8 <sysconf>
 8006f2e:	4680      	mov	r8, r0
 8006f30:	4f22      	ldr	r7, [pc, #136]	; (8006fbc <_malloc_trim_r+0x9c>)
 8006f32:	4630      	mov	r0, r6
 8006f34:	f7fd fbfa 	bl	800472c <__malloc_lock>
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	685d      	ldr	r5, [r3, #4]
 8006f3c:	f025 0503 	bic.w	r5, r5, #3
 8006f40:	1b2c      	subs	r4, r5, r4
 8006f42:	3c11      	subs	r4, #17
 8006f44:	4444      	add	r4, r8
 8006f46:	fbb4 f4f8 	udiv	r4, r4, r8
 8006f4a:	3c01      	subs	r4, #1
 8006f4c:	fb08 f404 	mul.w	r4, r8, r4
 8006f50:	45a0      	cmp	r8, r4
 8006f52:	dd05      	ble.n	8006f60 <_malloc_trim_r+0x40>
 8006f54:	4630      	mov	r0, r6
 8006f56:	f7fd fbef 	bl	8004738 <__malloc_unlock>
 8006f5a:	2000      	movs	r0, #0
 8006f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f60:	2100      	movs	r1, #0
 8006f62:	4630      	mov	r0, r6
 8006f64:	f7fa fb92 	bl	800168c <_sbrk_r>
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	442b      	add	r3, r5
 8006f6c:	4298      	cmp	r0, r3
 8006f6e:	d1f1      	bne.n	8006f54 <_malloc_trim_r+0x34>
 8006f70:	4630      	mov	r0, r6
 8006f72:	4261      	negs	r1, r4
 8006f74:	f7fa fb8a 	bl	800168c <_sbrk_r>
 8006f78:	3001      	adds	r0, #1
 8006f7a:	d110      	bne.n	8006f9e <_malloc_trim_r+0x7e>
 8006f7c:	2100      	movs	r1, #0
 8006f7e:	4630      	mov	r0, r6
 8006f80:	f7fa fb84 	bl	800168c <_sbrk_r>
 8006f84:	68ba      	ldr	r2, [r7, #8]
 8006f86:	1a83      	subs	r3, r0, r2
 8006f88:	2b0f      	cmp	r3, #15
 8006f8a:	dde3      	ble.n	8006f54 <_malloc_trim_r+0x34>
 8006f8c:	490c      	ldr	r1, [pc, #48]	; (8006fc0 <_malloc_trim_r+0xa0>)
 8006f8e:	f043 0301 	orr.w	r3, r3, #1
 8006f92:	6809      	ldr	r1, [r1, #0]
 8006f94:	6053      	str	r3, [r2, #4]
 8006f96:	1a40      	subs	r0, r0, r1
 8006f98:	490a      	ldr	r1, [pc, #40]	; (8006fc4 <_malloc_trim_r+0xa4>)
 8006f9a:	6008      	str	r0, [r1, #0]
 8006f9c:	e7da      	b.n	8006f54 <_malloc_trim_r+0x34>
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	4a08      	ldr	r2, [pc, #32]	; (8006fc4 <_malloc_trim_r+0xa4>)
 8006fa2:	1b2d      	subs	r5, r5, r4
 8006fa4:	f045 0501 	orr.w	r5, r5, #1
 8006fa8:	605d      	str	r5, [r3, #4]
 8006faa:	6813      	ldr	r3, [r2, #0]
 8006fac:	4630      	mov	r0, r6
 8006fae:	1b1c      	subs	r4, r3, r4
 8006fb0:	6014      	str	r4, [r2, #0]
 8006fb2:	f7fd fbc1 	bl	8004738 <__malloc_unlock>
 8006fb6:	2001      	movs	r0, #1
 8006fb8:	e7d0      	b.n	8006f5c <_malloc_trim_r+0x3c>
 8006fba:	bf00      	nop
 8006fbc:	20000478 	.word	0x20000478
 8006fc0:	20000880 	.word	0x20000880
 8006fc4:	20000e10 	.word	0x20000e10

08006fc8 <_free_r>:
 8006fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fca:	4605      	mov	r5, r0
 8006fcc:	460f      	mov	r7, r1
 8006fce:	2900      	cmp	r1, #0
 8006fd0:	f000 80b1 	beq.w	8007136 <_free_r+0x16e>
 8006fd4:	f7fd fbaa 	bl	800472c <__malloc_lock>
 8006fd8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006fdc:	4856      	ldr	r0, [pc, #344]	; (8007138 <_free_r+0x170>)
 8006fde:	f022 0401 	bic.w	r4, r2, #1
 8006fe2:	f1a7 0308 	sub.w	r3, r7, #8
 8006fe6:	eb03 0c04 	add.w	ip, r3, r4
 8006fea:	6881      	ldr	r1, [r0, #8]
 8006fec:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8006ff0:	4561      	cmp	r1, ip
 8006ff2:	f026 0603 	bic.w	r6, r6, #3
 8006ff6:	f002 0201 	and.w	r2, r2, #1
 8006ffa:	d11b      	bne.n	8007034 <_free_r+0x6c>
 8006ffc:	4434      	add	r4, r6
 8006ffe:	b93a      	cbnz	r2, 8007010 <_free_r+0x48>
 8007000:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8007004:	1a9b      	subs	r3, r3, r2
 8007006:	4414      	add	r4, r2
 8007008:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800700c:	60ca      	str	r2, [r1, #12]
 800700e:	6091      	str	r1, [r2, #8]
 8007010:	f044 0201 	orr.w	r2, r4, #1
 8007014:	605a      	str	r2, [r3, #4]
 8007016:	6083      	str	r3, [r0, #8]
 8007018:	4b48      	ldr	r3, [pc, #288]	; (800713c <_free_r+0x174>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	42a3      	cmp	r3, r4
 800701e:	d804      	bhi.n	800702a <_free_r+0x62>
 8007020:	4b47      	ldr	r3, [pc, #284]	; (8007140 <_free_r+0x178>)
 8007022:	4628      	mov	r0, r5
 8007024:	6819      	ldr	r1, [r3, #0]
 8007026:	f7ff ff7b 	bl	8006f20 <_malloc_trim_r>
 800702a:	4628      	mov	r0, r5
 800702c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007030:	f7fd bb82 	b.w	8004738 <__malloc_unlock>
 8007034:	f8cc 6004 	str.w	r6, [ip, #4]
 8007038:	2a00      	cmp	r2, #0
 800703a:	d138      	bne.n	80070ae <_free_r+0xe6>
 800703c:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8007040:	f100 0708 	add.w	r7, r0, #8
 8007044:	1a5b      	subs	r3, r3, r1
 8007046:	440c      	add	r4, r1
 8007048:	6899      	ldr	r1, [r3, #8]
 800704a:	42b9      	cmp	r1, r7
 800704c:	d031      	beq.n	80070b2 <_free_r+0xea>
 800704e:	68df      	ldr	r7, [r3, #12]
 8007050:	60cf      	str	r7, [r1, #12]
 8007052:	60b9      	str	r1, [r7, #8]
 8007054:	eb0c 0106 	add.w	r1, ip, r6
 8007058:	6849      	ldr	r1, [r1, #4]
 800705a:	07c9      	lsls	r1, r1, #31
 800705c:	d40b      	bmi.n	8007076 <_free_r+0xae>
 800705e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8007062:	4434      	add	r4, r6
 8007064:	bb3a      	cbnz	r2, 80070b6 <_free_r+0xee>
 8007066:	4e37      	ldr	r6, [pc, #220]	; (8007144 <_free_r+0x17c>)
 8007068:	42b1      	cmp	r1, r6
 800706a:	d124      	bne.n	80070b6 <_free_r+0xee>
 800706c:	2201      	movs	r2, #1
 800706e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007072:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8007076:	f044 0101 	orr.w	r1, r4, #1
 800707a:	6059      	str	r1, [r3, #4]
 800707c:	511c      	str	r4, [r3, r4]
 800707e:	2a00      	cmp	r2, #0
 8007080:	d1d3      	bne.n	800702a <_free_r+0x62>
 8007082:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8007086:	d21b      	bcs.n	80070c0 <_free_r+0xf8>
 8007088:	0961      	lsrs	r1, r4, #5
 800708a:	08e2      	lsrs	r2, r4, #3
 800708c:	2401      	movs	r4, #1
 800708e:	408c      	lsls	r4, r1
 8007090:	6841      	ldr	r1, [r0, #4]
 8007092:	3201      	adds	r2, #1
 8007094:	430c      	orrs	r4, r1
 8007096:	6044      	str	r4, [r0, #4]
 8007098:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800709c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 80070a0:	3908      	subs	r1, #8
 80070a2:	e9c3 4102 	strd	r4, r1, [r3, #8]
 80070a6:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 80070aa:	60e3      	str	r3, [r4, #12]
 80070ac:	e7bd      	b.n	800702a <_free_r+0x62>
 80070ae:	2200      	movs	r2, #0
 80070b0:	e7d0      	b.n	8007054 <_free_r+0x8c>
 80070b2:	2201      	movs	r2, #1
 80070b4:	e7ce      	b.n	8007054 <_free_r+0x8c>
 80070b6:	f8dc 600c 	ldr.w	r6, [ip, #12]
 80070ba:	60ce      	str	r6, [r1, #12]
 80070bc:	60b1      	str	r1, [r6, #8]
 80070be:	e7da      	b.n	8007076 <_free_r+0xae>
 80070c0:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 80070c4:	ea4f 2254 	mov.w	r2, r4, lsr #9
 80070c8:	d214      	bcs.n	80070f4 <_free_r+0x12c>
 80070ca:	09a2      	lsrs	r2, r4, #6
 80070cc:	3238      	adds	r2, #56	; 0x38
 80070ce:	1c51      	adds	r1, r2, #1
 80070d0:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 80070d4:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 80070d8:	428e      	cmp	r6, r1
 80070da:	d125      	bne.n	8007128 <_free_r+0x160>
 80070dc:	2401      	movs	r4, #1
 80070de:	1092      	asrs	r2, r2, #2
 80070e0:	fa04 f202 	lsl.w	r2, r4, r2
 80070e4:	6844      	ldr	r4, [r0, #4]
 80070e6:	4322      	orrs	r2, r4
 80070e8:	6042      	str	r2, [r0, #4]
 80070ea:	e9c3 1602 	strd	r1, r6, [r3, #8]
 80070ee:	60b3      	str	r3, [r6, #8]
 80070f0:	60cb      	str	r3, [r1, #12]
 80070f2:	e79a      	b.n	800702a <_free_r+0x62>
 80070f4:	2a14      	cmp	r2, #20
 80070f6:	d801      	bhi.n	80070fc <_free_r+0x134>
 80070f8:	325b      	adds	r2, #91	; 0x5b
 80070fa:	e7e8      	b.n	80070ce <_free_r+0x106>
 80070fc:	2a54      	cmp	r2, #84	; 0x54
 80070fe:	d802      	bhi.n	8007106 <_free_r+0x13e>
 8007100:	0b22      	lsrs	r2, r4, #12
 8007102:	326e      	adds	r2, #110	; 0x6e
 8007104:	e7e3      	b.n	80070ce <_free_r+0x106>
 8007106:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800710a:	d802      	bhi.n	8007112 <_free_r+0x14a>
 800710c:	0be2      	lsrs	r2, r4, #15
 800710e:	3277      	adds	r2, #119	; 0x77
 8007110:	e7dd      	b.n	80070ce <_free_r+0x106>
 8007112:	f240 5154 	movw	r1, #1364	; 0x554
 8007116:	428a      	cmp	r2, r1
 8007118:	bf96      	itet	ls
 800711a:	0ca2      	lsrls	r2, r4, #18
 800711c:	227e      	movhi	r2, #126	; 0x7e
 800711e:	327c      	addls	r2, #124	; 0x7c
 8007120:	e7d5      	b.n	80070ce <_free_r+0x106>
 8007122:	6889      	ldr	r1, [r1, #8]
 8007124:	428e      	cmp	r6, r1
 8007126:	d004      	beq.n	8007132 <_free_r+0x16a>
 8007128:	684a      	ldr	r2, [r1, #4]
 800712a:	f022 0203 	bic.w	r2, r2, #3
 800712e:	42a2      	cmp	r2, r4
 8007130:	d8f7      	bhi.n	8007122 <_free_r+0x15a>
 8007132:	68ce      	ldr	r6, [r1, #12]
 8007134:	e7d9      	b.n	80070ea <_free_r+0x122>
 8007136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007138:	20000478 	.word	0x20000478
 800713c:	20000884 	.word	0x20000884
 8007140:	20000e40 	.word	0x20000e40
 8007144:	20000480 	.word	0x20000480

08007148 <_fwalk_reent>:
 8007148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800714c:	4606      	mov	r6, r0
 800714e:	4688      	mov	r8, r1
 8007150:	2700      	movs	r7, #0
 8007152:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8007156:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800715a:	f1b9 0901 	subs.w	r9, r9, #1
 800715e:	d505      	bpl.n	800716c <_fwalk_reent+0x24>
 8007160:	6824      	ldr	r4, [r4, #0]
 8007162:	2c00      	cmp	r4, #0
 8007164:	d1f7      	bne.n	8007156 <_fwalk_reent+0xe>
 8007166:	4638      	mov	r0, r7
 8007168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800716c:	89ab      	ldrh	r3, [r5, #12]
 800716e:	2b01      	cmp	r3, #1
 8007170:	d907      	bls.n	8007182 <_fwalk_reent+0x3a>
 8007172:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007176:	3301      	adds	r3, #1
 8007178:	d003      	beq.n	8007182 <_fwalk_reent+0x3a>
 800717a:	4629      	mov	r1, r5
 800717c:	4630      	mov	r0, r6
 800717e:	47c0      	blx	r8
 8007180:	4307      	orrs	r7, r0
 8007182:	3568      	adds	r5, #104	; 0x68
 8007184:	e7e9      	b.n	800715a <_fwalk_reent+0x12>
	...

08007188 <_localeconv_r>:
 8007188:	4800      	ldr	r0, [pc, #0]	; (800718c <_localeconv_r+0x4>)
 800718a:	4770      	bx	lr
 800718c:	2000097c 	.word	0x2000097c

08007190 <__retarget_lock_init_recursive>:
 8007190:	4770      	bx	lr

08007192 <__retarget_lock_close_recursive>:
 8007192:	4770      	bx	lr

08007194 <__retarget_lock_acquire_recursive>:
 8007194:	4770      	bx	lr

08007196 <__retarget_lock_release_recursive>:
 8007196:	4770      	bx	lr

08007198 <__swhatbuf_r>:
 8007198:	b570      	push	{r4, r5, r6, lr}
 800719a:	460e      	mov	r6, r1
 800719c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071a0:	4614      	mov	r4, r2
 80071a2:	2900      	cmp	r1, #0
 80071a4:	461d      	mov	r5, r3
 80071a6:	b096      	sub	sp, #88	; 0x58
 80071a8:	da09      	bge.n	80071be <__swhatbuf_r+0x26>
 80071aa:	2200      	movs	r2, #0
 80071ac:	89b3      	ldrh	r3, [r6, #12]
 80071ae:	602a      	str	r2, [r5, #0]
 80071b0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80071b4:	d116      	bne.n	80071e4 <__swhatbuf_r+0x4c>
 80071b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071ba:	6023      	str	r3, [r4, #0]
 80071bc:	e015      	b.n	80071ea <__swhatbuf_r+0x52>
 80071be:	466a      	mov	r2, sp
 80071c0:	f002 fc7a 	bl	8009ab8 <_fstat_r>
 80071c4:	2800      	cmp	r0, #0
 80071c6:	dbf0      	blt.n	80071aa <__swhatbuf_r+0x12>
 80071c8:	9a01      	ldr	r2, [sp, #4]
 80071ca:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80071ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80071d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80071d6:	425a      	negs	r2, r3
 80071d8:	415a      	adcs	r2, r3
 80071da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071de:	602a      	str	r2, [r5, #0]
 80071e0:	6023      	str	r3, [r4, #0]
 80071e2:	e002      	b.n	80071ea <__swhatbuf_r+0x52>
 80071e4:	2340      	movs	r3, #64	; 0x40
 80071e6:	4610      	mov	r0, r2
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	b016      	add	sp, #88	; 0x58
 80071ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080071f0 <__smakebuf_r>:
 80071f0:	898b      	ldrh	r3, [r1, #12]
 80071f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80071f4:	079d      	lsls	r5, r3, #30
 80071f6:	4606      	mov	r6, r0
 80071f8:	460c      	mov	r4, r1
 80071fa:	d507      	bpl.n	800720c <__smakebuf_r+0x1c>
 80071fc:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8007200:	6023      	str	r3, [r4, #0]
 8007202:	6123      	str	r3, [r4, #16]
 8007204:	2301      	movs	r3, #1
 8007206:	6163      	str	r3, [r4, #20]
 8007208:	b002      	add	sp, #8
 800720a:	bd70      	pop	{r4, r5, r6, pc}
 800720c:	466a      	mov	r2, sp
 800720e:	ab01      	add	r3, sp, #4
 8007210:	f7ff ffc2 	bl	8007198 <__swhatbuf_r>
 8007214:	9900      	ldr	r1, [sp, #0]
 8007216:	4605      	mov	r5, r0
 8007218:	4630      	mov	r0, r6
 800721a:	f7fd f83d 	bl	8004298 <_malloc_r>
 800721e:	b948      	cbnz	r0, 8007234 <__smakebuf_r+0x44>
 8007220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007224:	059a      	lsls	r2, r3, #22
 8007226:	d4ef      	bmi.n	8007208 <__smakebuf_r+0x18>
 8007228:	f023 0303 	bic.w	r3, r3, #3
 800722c:	f043 0302 	orr.w	r3, r3, #2
 8007230:	81a3      	strh	r3, [r4, #12]
 8007232:	e7e3      	b.n	80071fc <__smakebuf_r+0xc>
 8007234:	4b0d      	ldr	r3, [pc, #52]	; (800726c <__smakebuf_r+0x7c>)
 8007236:	63f3      	str	r3, [r6, #60]	; 0x3c
 8007238:	89a3      	ldrh	r3, [r4, #12]
 800723a:	6020      	str	r0, [r4, #0]
 800723c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007240:	81a3      	strh	r3, [r4, #12]
 8007242:	9b00      	ldr	r3, [sp, #0]
 8007244:	6120      	str	r0, [r4, #16]
 8007246:	6163      	str	r3, [r4, #20]
 8007248:	9b01      	ldr	r3, [sp, #4]
 800724a:	b15b      	cbz	r3, 8007264 <__smakebuf_r+0x74>
 800724c:	4630      	mov	r0, r6
 800724e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007252:	f002 fd8d 	bl	8009d70 <_isatty_r>
 8007256:	b128      	cbz	r0, 8007264 <__smakebuf_r+0x74>
 8007258:	89a3      	ldrh	r3, [r4, #12]
 800725a:	f023 0303 	bic.w	r3, r3, #3
 800725e:	f043 0301 	orr.w	r3, r3, #1
 8007262:	81a3      	strh	r3, [r4, #12]
 8007264:	89a0      	ldrh	r0, [r4, #12]
 8007266:	4305      	orrs	r5, r0
 8007268:	81a5      	strh	r5, [r4, #12]
 800726a:	e7cd      	b.n	8007208 <__smakebuf_r+0x18>
 800726c:	08006e6d 	.word	0x08006e6d

08007270 <memchr>:
 8007270:	4603      	mov	r3, r0
 8007272:	b510      	push	{r4, lr}
 8007274:	b2c9      	uxtb	r1, r1
 8007276:	4402      	add	r2, r0
 8007278:	4293      	cmp	r3, r2
 800727a:	4618      	mov	r0, r3
 800727c:	d101      	bne.n	8007282 <memchr+0x12>
 800727e:	2000      	movs	r0, #0
 8007280:	e003      	b.n	800728a <memchr+0x1a>
 8007282:	7804      	ldrb	r4, [r0, #0]
 8007284:	3301      	adds	r3, #1
 8007286:	428c      	cmp	r4, r1
 8007288:	d1f6      	bne.n	8007278 <memchr+0x8>
 800728a:	bd10      	pop	{r4, pc}

0800728c <memcpy>:
 800728c:	440a      	add	r2, r1
 800728e:	4291      	cmp	r1, r2
 8007290:	f100 33ff 	add.w	r3, r0, #4294967295
 8007294:	d100      	bne.n	8007298 <memcpy+0xc>
 8007296:	4770      	bx	lr
 8007298:	b510      	push	{r4, lr}
 800729a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800729e:	4291      	cmp	r1, r2
 80072a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072a4:	d1f9      	bne.n	800729a <memcpy+0xe>
 80072a6:	bd10      	pop	{r4, pc}

080072a8 <_Balloc>:
 80072a8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80072aa:	b570      	push	{r4, r5, r6, lr}
 80072ac:	4605      	mov	r5, r0
 80072ae:	460c      	mov	r4, r1
 80072b0:	b17b      	cbz	r3, 80072d2 <_Balloc+0x2a>
 80072b2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80072b4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80072b8:	b9a0      	cbnz	r0, 80072e4 <_Balloc+0x3c>
 80072ba:	2101      	movs	r1, #1
 80072bc:	fa01 f604 	lsl.w	r6, r1, r4
 80072c0:	1d72      	adds	r2, r6, #5
 80072c2:	4628      	mov	r0, r5
 80072c4:	0092      	lsls	r2, r2, #2
 80072c6:	f002 fae5 	bl	8009894 <_calloc_r>
 80072ca:	b148      	cbz	r0, 80072e0 <_Balloc+0x38>
 80072cc:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80072d0:	e00b      	b.n	80072ea <_Balloc+0x42>
 80072d2:	2221      	movs	r2, #33	; 0x21
 80072d4:	2104      	movs	r1, #4
 80072d6:	f002 fadd 	bl	8009894 <_calloc_r>
 80072da:	64e8      	str	r0, [r5, #76]	; 0x4c
 80072dc:	2800      	cmp	r0, #0
 80072de:	d1e8      	bne.n	80072b2 <_Balloc+0xa>
 80072e0:	2000      	movs	r0, #0
 80072e2:	bd70      	pop	{r4, r5, r6, pc}
 80072e4:	6802      	ldr	r2, [r0, #0]
 80072e6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80072ea:	2300      	movs	r3, #0
 80072ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80072f0:	e7f7      	b.n	80072e2 <_Balloc+0x3a>

080072f2 <_Bfree>:
 80072f2:	b131      	cbz	r1, 8007302 <_Bfree+0x10>
 80072f4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80072f6:	684a      	ldr	r2, [r1, #4]
 80072f8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80072fc:	6008      	str	r0, [r1, #0]
 80072fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007302:	4770      	bx	lr

08007304 <__multadd>:
 8007304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007308:	4698      	mov	r8, r3
 800730a:	460c      	mov	r4, r1
 800730c:	2300      	movs	r3, #0
 800730e:	690e      	ldr	r6, [r1, #16]
 8007310:	4607      	mov	r7, r0
 8007312:	f101 0014 	add.w	r0, r1, #20
 8007316:	6805      	ldr	r5, [r0, #0]
 8007318:	3301      	adds	r3, #1
 800731a:	b2a9      	uxth	r1, r5
 800731c:	fb02 8101 	mla	r1, r2, r1, r8
 8007320:	0c2d      	lsrs	r5, r5, #16
 8007322:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007326:	fb02 c505 	mla	r5, r2, r5, ip
 800732a:	b289      	uxth	r1, r1
 800732c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007330:	429e      	cmp	r6, r3
 8007332:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007336:	f840 1b04 	str.w	r1, [r0], #4
 800733a:	dcec      	bgt.n	8007316 <__multadd+0x12>
 800733c:	f1b8 0f00 	cmp.w	r8, #0
 8007340:	d022      	beq.n	8007388 <__multadd+0x84>
 8007342:	68a3      	ldr	r3, [r4, #8]
 8007344:	42b3      	cmp	r3, r6
 8007346:	dc19      	bgt.n	800737c <__multadd+0x78>
 8007348:	6861      	ldr	r1, [r4, #4]
 800734a:	4638      	mov	r0, r7
 800734c:	3101      	adds	r1, #1
 800734e:	f7ff ffab 	bl	80072a8 <_Balloc>
 8007352:	4605      	mov	r5, r0
 8007354:	b928      	cbnz	r0, 8007362 <__multadd+0x5e>
 8007356:	4602      	mov	r2, r0
 8007358:	21b5      	movs	r1, #181	; 0xb5
 800735a:	4b0d      	ldr	r3, [pc, #52]	; (8007390 <__multadd+0x8c>)
 800735c:	480d      	ldr	r0, [pc, #52]	; (8007394 <__multadd+0x90>)
 800735e:	f002 fa7b 	bl	8009858 <__assert_func>
 8007362:	6922      	ldr	r2, [r4, #16]
 8007364:	f104 010c 	add.w	r1, r4, #12
 8007368:	3202      	adds	r2, #2
 800736a:	0092      	lsls	r2, r2, #2
 800736c:	300c      	adds	r0, #12
 800736e:	f7ff ff8d 	bl	800728c <memcpy>
 8007372:	4621      	mov	r1, r4
 8007374:	4638      	mov	r0, r7
 8007376:	f7ff ffbc 	bl	80072f2 <_Bfree>
 800737a:	462c      	mov	r4, r5
 800737c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007380:	3601      	adds	r6, #1
 8007382:	f8c3 8014 	str.w	r8, [r3, #20]
 8007386:	6126      	str	r6, [r4, #16]
 8007388:	4620      	mov	r0, r4
 800738a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800738e:	bf00      	nop
 8007390:	0800ade2 	.word	0x0800ade2
 8007394:	0800ae52 	.word	0x0800ae52

08007398 <__hi0bits>:
 8007398:	0c02      	lsrs	r2, r0, #16
 800739a:	0412      	lsls	r2, r2, #16
 800739c:	4603      	mov	r3, r0
 800739e:	b9ca      	cbnz	r2, 80073d4 <__hi0bits+0x3c>
 80073a0:	0403      	lsls	r3, r0, #16
 80073a2:	2010      	movs	r0, #16
 80073a4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80073a8:	bf04      	itt	eq
 80073aa:	021b      	lsleq	r3, r3, #8
 80073ac:	3008      	addeq	r0, #8
 80073ae:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80073b2:	bf04      	itt	eq
 80073b4:	011b      	lsleq	r3, r3, #4
 80073b6:	3004      	addeq	r0, #4
 80073b8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80073bc:	bf04      	itt	eq
 80073be:	009b      	lsleq	r3, r3, #2
 80073c0:	3002      	addeq	r0, #2
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	db05      	blt.n	80073d2 <__hi0bits+0x3a>
 80073c6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80073ca:	f100 0001 	add.w	r0, r0, #1
 80073ce:	bf08      	it	eq
 80073d0:	2020      	moveq	r0, #32
 80073d2:	4770      	bx	lr
 80073d4:	2000      	movs	r0, #0
 80073d6:	e7e5      	b.n	80073a4 <__hi0bits+0xc>

080073d8 <__lo0bits>:
 80073d8:	6803      	ldr	r3, [r0, #0]
 80073da:	4602      	mov	r2, r0
 80073dc:	f013 0007 	ands.w	r0, r3, #7
 80073e0:	d00b      	beq.n	80073fa <__lo0bits+0x22>
 80073e2:	07d9      	lsls	r1, r3, #31
 80073e4:	d422      	bmi.n	800742c <__lo0bits+0x54>
 80073e6:	0798      	lsls	r0, r3, #30
 80073e8:	bf49      	itett	mi
 80073ea:	085b      	lsrmi	r3, r3, #1
 80073ec:	089b      	lsrpl	r3, r3, #2
 80073ee:	2001      	movmi	r0, #1
 80073f0:	6013      	strmi	r3, [r2, #0]
 80073f2:	bf5c      	itt	pl
 80073f4:	2002      	movpl	r0, #2
 80073f6:	6013      	strpl	r3, [r2, #0]
 80073f8:	4770      	bx	lr
 80073fa:	b299      	uxth	r1, r3
 80073fc:	b909      	cbnz	r1, 8007402 <__lo0bits+0x2a>
 80073fe:	2010      	movs	r0, #16
 8007400:	0c1b      	lsrs	r3, r3, #16
 8007402:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007406:	bf04      	itt	eq
 8007408:	0a1b      	lsreq	r3, r3, #8
 800740a:	3008      	addeq	r0, #8
 800740c:	0719      	lsls	r1, r3, #28
 800740e:	bf04      	itt	eq
 8007410:	091b      	lsreq	r3, r3, #4
 8007412:	3004      	addeq	r0, #4
 8007414:	0799      	lsls	r1, r3, #30
 8007416:	bf04      	itt	eq
 8007418:	089b      	lsreq	r3, r3, #2
 800741a:	3002      	addeq	r0, #2
 800741c:	07d9      	lsls	r1, r3, #31
 800741e:	d403      	bmi.n	8007428 <__lo0bits+0x50>
 8007420:	085b      	lsrs	r3, r3, #1
 8007422:	f100 0001 	add.w	r0, r0, #1
 8007426:	d003      	beq.n	8007430 <__lo0bits+0x58>
 8007428:	6013      	str	r3, [r2, #0]
 800742a:	4770      	bx	lr
 800742c:	2000      	movs	r0, #0
 800742e:	4770      	bx	lr
 8007430:	2020      	movs	r0, #32
 8007432:	4770      	bx	lr

08007434 <__i2b>:
 8007434:	b510      	push	{r4, lr}
 8007436:	460c      	mov	r4, r1
 8007438:	2101      	movs	r1, #1
 800743a:	f7ff ff35 	bl	80072a8 <_Balloc>
 800743e:	4602      	mov	r2, r0
 8007440:	b928      	cbnz	r0, 800744e <__i2b+0x1a>
 8007442:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007446:	4b04      	ldr	r3, [pc, #16]	; (8007458 <__i2b+0x24>)
 8007448:	4804      	ldr	r0, [pc, #16]	; (800745c <__i2b+0x28>)
 800744a:	f002 fa05 	bl	8009858 <__assert_func>
 800744e:	2301      	movs	r3, #1
 8007450:	6144      	str	r4, [r0, #20]
 8007452:	6103      	str	r3, [r0, #16]
 8007454:	bd10      	pop	{r4, pc}
 8007456:	bf00      	nop
 8007458:	0800ade2 	.word	0x0800ade2
 800745c:	0800ae52 	.word	0x0800ae52

08007460 <__multiply>:
 8007460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007464:	4614      	mov	r4, r2
 8007466:	690a      	ldr	r2, [r1, #16]
 8007468:	6923      	ldr	r3, [r4, #16]
 800746a:	460d      	mov	r5, r1
 800746c:	429a      	cmp	r2, r3
 800746e:	bfbe      	ittt	lt
 8007470:	460b      	movlt	r3, r1
 8007472:	4625      	movlt	r5, r4
 8007474:	461c      	movlt	r4, r3
 8007476:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800747a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800747e:	68ab      	ldr	r3, [r5, #8]
 8007480:	6869      	ldr	r1, [r5, #4]
 8007482:	eb0a 0709 	add.w	r7, sl, r9
 8007486:	42bb      	cmp	r3, r7
 8007488:	b085      	sub	sp, #20
 800748a:	bfb8      	it	lt
 800748c:	3101      	addlt	r1, #1
 800748e:	f7ff ff0b 	bl	80072a8 <_Balloc>
 8007492:	b930      	cbnz	r0, 80074a2 <__multiply+0x42>
 8007494:	4602      	mov	r2, r0
 8007496:	f240 115d 	movw	r1, #349	; 0x15d
 800749a:	4b41      	ldr	r3, [pc, #260]	; (80075a0 <__multiply+0x140>)
 800749c:	4841      	ldr	r0, [pc, #260]	; (80075a4 <__multiply+0x144>)
 800749e:	f002 f9db 	bl	8009858 <__assert_func>
 80074a2:	f100 0614 	add.w	r6, r0, #20
 80074a6:	4633      	mov	r3, r6
 80074a8:	2200      	movs	r2, #0
 80074aa:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80074ae:	4543      	cmp	r3, r8
 80074b0:	d31e      	bcc.n	80074f0 <__multiply+0x90>
 80074b2:	f105 0c14 	add.w	ip, r5, #20
 80074b6:	f104 0314 	add.w	r3, r4, #20
 80074ba:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80074be:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80074c2:	9202      	str	r2, [sp, #8]
 80074c4:	ebac 0205 	sub.w	r2, ip, r5
 80074c8:	3a15      	subs	r2, #21
 80074ca:	f022 0203 	bic.w	r2, r2, #3
 80074ce:	3204      	adds	r2, #4
 80074d0:	f105 0115 	add.w	r1, r5, #21
 80074d4:	458c      	cmp	ip, r1
 80074d6:	bf38      	it	cc
 80074d8:	2204      	movcc	r2, #4
 80074da:	9201      	str	r2, [sp, #4]
 80074dc:	9a02      	ldr	r2, [sp, #8]
 80074de:	9303      	str	r3, [sp, #12]
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d808      	bhi.n	80074f6 <__multiply+0x96>
 80074e4:	2f00      	cmp	r7, #0
 80074e6:	dc55      	bgt.n	8007594 <__multiply+0x134>
 80074e8:	6107      	str	r7, [r0, #16]
 80074ea:	b005      	add	sp, #20
 80074ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074f0:	f843 2b04 	str.w	r2, [r3], #4
 80074f4:	e7db      	b.n	80074ae <__multiply+0x4e>
 80074f6:	f8b3 a000 	ldrh.w	sl, [r3]
 80074fa:	f1ba 0f00 	cmp.w	sl, #0
 80074fe:	d020      	beq.n	8007542 <__multiply+0xe2>
 8007500:	46b1      	mov	r9, r6
 8007502:	2200      	movs	r2, #0
 8007504:	f105 0e14 	add.w	lr, r5, #20
 8007508:	f85e 4b04 	ldr.w	r4, [lr], #4
 800750c:	f8d9 b000 	ldr.w	fp, [r9]
 8007510:	b2a1      	uxth	r1, r4
 8007512:	fa1f fb8b 	uxth.w	fp, fp
 8007516:	fb0a b101 	mla	r1, sl, r1, fp
 800751a:	4411      	add	r1, r2
 800751c:	f8d9 2000 	ldr.w	r2, [r9]
 8007520:	0c24      	lsrs	r4, r4, #16
 8007522:	0c12      	lsrs	r2, r2, #16
 8007524:	fb0a 2404 	mla	r4, sl, r4, r2
 8007528:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800752c:	b289      	uxth	r1, r1
 800752e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007532:	45f4      	cmp	ip, lr
 8007534:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007538:	f849 1b04 	str.w	r1, [r9], #4
 800753c:	d8e4      	bhi.n	8007508 <__multiply+0xa8>
 800753e:	9901      	ldr	r1, [sp, #4]
 8007540:	5072      	str	r2, [r6, r1]
 8007542:	9a03      	ldr	r2, [sp, #12]
 8007544:	3304      	adds	r3, #4
 8007546:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800754a:	f1b9 0f00 	cmp.w	r9, #0
 800754e:	d01f      	beq.n	8007590 <__multiply+0x130>
 8007550:	46b6      	mov	lr, r6
 8007552:	f04f 0a00 	mov.w	sl, #0
 8007556:	6834      	ldr	r4, [r6, #0]
 8007558:	f105 0114 	add.w	r1, r5, #20
 800755c:	880a      	ldrh	r2, [r1, #0]
 800755e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007562:	b2a4      	uxth	r4, r4
 8007564:	fb09 b202 	mla	r2, r9, r2, fp
 8007568:	4492      	add	sl, r2
 800756a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800756e:	f84e 4b04 	str.w	r4, [lr], #4
 8007572:	f851 4b04 	ldr.w	r4, [r1], #4
 8007576:	f8be 2000 	ldrh.w	r2, [lr]
 800757a:	0c24      	lsrs	r4, r4, #16
 800757c:	fb09 2404 	mla	r4, r9, r4, r2
 8007580:	458c      	cmp	ip, r1
 8007582:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007586:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800758a:	d8e7      	bhi.n	800755c <__multiply+0xfc>
 800758c:	9a01      	ldr	r2, [sp, #4]
 800758e:	50b4      	str	r4, [r6, r2]
 8007590:	3604      	adds	r6, #4
 8007592:	e7a3      	b.n	80074dc <__multiply+0x7c>
 8007594:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1a5      	bne.n	80074e8 <__multiply+0x88>
 800759c:	3f01      	subs	r7, #1
 800759e:	e7a1      	b.n	80074e4 <__multiply+0x84>
 80075a0:	0800ade2 	.word	0x0800ade2
 80075a4:	0800ae52 	.word	0x0800ae52

080075a8 <__pow5mult>:
 80075a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075ac:	4615      	mov	r5, r2
 80075ae:	f012 0203 	ands.w	r2, r2, #3
 80075b2:	4606      	mov	r6, r0
 80075b4:	460f      	mov	r7, r1
 80075b6:	d007      	beq.n	80075c8 <__pow5mult+0x20>
 80075b8:	4c1a      	ldr	r4, [pc, #104]	; (8007624 <__pow5mult+0x7c>)
 80075ba:	3a01      	subs	r2, #1
 80075bc:	2300      	movs	r3, #0
 80075be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80075c2:	f7ff fe9f 	bl	8007304 <__multadd>
 80075c6:	4607      	mov	r7, r0
 80075c8:	10ad      	asrs	r5, r5, #2
 80075ca:	d027      	beq.n	800761c <__pow5mult+0x74>
 80075cc:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 80075ce:	b944      	cbnz	r4, 80075e2 <__pow5mult+0x3a>
 80075d0:	f240 2171 	movw	r1, #625	; 0x271
 80075d4:	4630      	mov	r0, r6
 80075d6:	f7ff ff2d 	bl	8007434 <__i2b>
 80075da:	2300      	movs	r3, #0
 80075dc:	4604      	mov	r4, r0
 80075de:	64b0      	str	r0, [r6, #72]	; 0x48
 80075e0:	6003      	str	r3, [r0, #0]
 80075e2:	f04f 0900 	mov.w	r9, #0
 80075e6:	07eb      	lsls	r3, r5, #31
 80075e8:	d50a      	bpl.n	8007600 <__pow5mult+0x58>
 80075ea:	4639      	mov	r1, r7
 80075ec:	4622      	mov	r2, r4
 80075ee:	4630      	mov	r0, r6
 80075f0:	f7ff ff36 	bl	8007460 <__multiply>
 80075f4:	4680      	mov	r8, r0
 80075f6:	4639      	mov	r1, r7
 80075f8:	4630      	mov	r0, r6
 80075fa:	f7ff fe7a 	bl	80072f2 <_Bfree>
 80075fe:	4647      	mov	r7, r8
 8007600:	106d      	asrs	r5, r5, #1
 8007602:	d00b      	beq.n	800761c <__pow5mult+0x74>
 8007604:	6820      	ldr	r0, [r4, #0]
 8007606:	b938      	cbnz	r0, 8007618 <__pow5mult+0x70>
 8007608:	4622      	mov	r2, r4
 800760a:	4621      	mov	r1, r4
 800760c:	4630      	mov	r0, r6
 800760e:	f7ff ff27 	bl	8007460 <__multiply>
 8007612:	6020      	str	r0, [r4, #0]
 8007614:	f8c0 9000 	str.w	r9, [r0]
 8007618:	4604      	mov	r4, r0
 800761a:	e7e4      	b.n	80075e6 <__pow5mult+0x3e>
 800761c:	4638      	mov	r0, r7
 800761e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007622:	bf00      	nop
 8007624:	0800afa8 	.word	0x0800afa8

08007628 <__lshift>:
 8007628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800762c:	460c      	mov	r4, r1
 800762e:	4607      	mov	r7, r0
 8007630:	4691      	mov	r9, r2
 8007632:	6923      	ldr	r3, [r4, #16]
 8007634:	6849      	ldr	r1, [r1, #4]
 8007636:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800763a:	68a3      	ldr	r3, [r4, #8]
 800763c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007640:	f108 0601 	add.w	r6, r8, #1
 8007644:	42b3      	cmp	r3, r6
 8007646:	db0b      	blt.n	8007660 <__lshift+0x38>
 8007648:	4638      	mov	r0, r7
 800764a:	f7ff fe2d 	bl	80072a8 <_Balloc>
 800764e:	4605      	mov	r5, r0
 8007650:	b948      	cbnz	r0, 8007666 <__lshift+0x3e>
 8007652:	4602      	mov	r2, r0
 8007654:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007658:	4b27      	ldr	r3, [pc, #156]	; (80076f8 <__lshift+0xd0>)
 800765a:	4828      	ldr	r0, [pc, #160]	; (80076fc <__lshift+0xd4>)
 800765c:	f002 f8fc 	bl	8009858 <__assert_func>
 8007660:	3101      	adds	r1, #1
 8007662:	005b      	lsls	r3, r3, #1
 8007664:	e7ee      	b.n	8007644 <__lshift+0x1c>
 8007666:	2300      	movs	r3, #0
 8007668:	f100 0114 	add.w	r1, r0, #20
 800766c:	f100 0210 	add.w	r2, r0, #16
 8007670:	4618      	mov	r0, r3
 8007672:	4553      	cmp	r3, sl
 8007674:	db33      	blt.n	80076de <__lshift+0xb6>
 8007676:	6920      	ldr	r0, [r4, #16]
 8007678:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800767c:	f104 0314 	add.w	r3, r4, #20
 8007680:	f019 091f 	ands.w	r9, r9, #31
 8007684:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007688:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800768c:	d02b      	beq.n	80076e6 <__lshift+0xbe>
 800768e:	468a      	mov	sl, r1
 8007690:	2200      	movs	r2, #0
 8007692:	f1c9 0e20 	rsb	lr, r9, #32
 8007696:	6818      	ldr	r0, [r3, #0]
 8007698:	fa00 f009 	lsl.w	r0, r0, r9
 800769c:	4302      	orrs	r2, r0
 800769e:	f84a 2b04 	str.w	r2, [sl], #4
 80076a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80076a6:	459c      	cmp	ip, r3
 80076a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80076ac:	d8f3      	bhi.n	8007696 <__lshift+0x6e>
 80076ae:	ebac 0304 	sub.w	r3, ip, r4
 80076b2:	3b15      	subs	r3, #21
 80076b4:	f023 0303 	bic.w	r3, r3, #3
 80076b8:	3304      	adds	r3, #4
 80076ba:	f104 0015 	add.w	r0, r4, #21
 80076be:	4584      	cmp	ip, r0
 80076c0:	bf38      	it	cc
 80076c2:	2304      	movcc	r3, #4
 80076c4:	50ca      	str	r2, [r1, r3]
 80076c6:	b10a      	cbz	r2, 80076cc <__lshift+0xa4>
 80076c8:	f108 0602 	add.w	r6, r8, #2
 80076cc:	3e01      	subs	r6, #1
 80076ce:	4638      	mov	r0, r7
 80076d0:	4621      	mov	r1, r4
 80076d2:	612e      	str	r6, [r5, #16]
 80076d4:	f7ff fe0d 	bl	80072f2 <_Bfree>
 80076d8:	4628      	mov	r0, r5
 80076da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076de:	f842 0f04 	str.w	r0, [r2, #4]!
 80076e2:	3301      	adds	r3, #1
 80076e4:	e7c5      	b.n	8007672 <__lshift+0x4a>
 80076e6:	3904      	subs	r1, #4
 80076e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80076ec:	459c      	cmp	ip, r3
 80076ee:	f841 2f04 	str.w	r2, [r1, #4]!
 80076f2:	d8f9      	bhi.n	80076e8 <__lshift+0xc0>
 80076f4:	e7ea      	b.n	80076cc <__lshift+0xa4>
 80076f6:	bf00      	nop
 80076f8:	0800ade2 	.word	0x0800ade2
 80076fc:	0800ae52 	.word	0x0800ae52

08007700 <__mcmp>:
 8007700:	4603      	mov	r3, r0
 8007702:	690a      	ldr	r2, [r1, #16]
 8007704:	6900      	ldr	r0, [r0, #16]
 8007706:	b530      	push	{r4, r5, lr}
 8007708:	1a80      	subs	r0, r0, r2
 800770a:	d10d      	bne.n	8007728 <__mcmp+0x28>
 800770c:	3314      	adds	r3, #20
 800770e:	3114      	adds	r1, #20
 8007710:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007714:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007718:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800771c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007720:	4295      	cmp	r5, r2
 8007722:	d002      	beq.n	800772a <__mcmp+0x2a>
 8007724:	d304      	bcc.n	8007730 <__mcmp+0x30>
 8007726:	2001      	movs	r0, #1
 8007728:	bd30      	pop	{r4, r5, pc}
 800772a:	42a3      	cmp	r3, r4
 800772c:	d3f4      	bcc.n	8007718 <__mcmp+0x18>
 800772e:	e7fb      	b.n	8007728 <__mcmp+0x28>
 8007730:	f04f 30ff 	mov.w	r0, #4294967295
 8007734:	e7f8      	b.n	8007728 <__mcmp+0x28>
	...

08007738 <__mdiff>:
 8007738:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800773c:	460c      	mov	r4, r1
 800773e:	4606      	mov	r6, r0
 8007740:	4611      	mov	r1, r2
 8007742:	4620      	mov	r0, r4
 8007744:	4692      	mov	sl, r2
 8007746:	f7ff ffdb 	bl	8007700 <__mcmp>
 800774a:	1e05      	subs	r5, r0, #0
 800774c:	d111      	bne.n	8007772 <__mdiff+0x3a>
 800774e:	4629      	mov	r1, r5
 8007750:	4630      	mov	r0, r6
 8007752:	f7ff fda9 	bl	80072a8 <_Balloc>
 8007756:	4602      	mov	r2, r0
 8007758:	b928      	cbnz	r0, 8007766 <__mdiff+0x2e>
 800775a:	f240 2132 	movw	r1, #562	; 0x232
 800775e:	4b3c      	ldr	r3, [pc, #240]	; (8007850 <__mdiff+0x118>)
 8007760:	483c      	ldr	r0, [pc, #240]	; (8007854 <__mdiff+0x11c>)
 8007762:	f002 f879 	bl	8009858 <__assert_func>
 8007766:	2301      	movs	r3, #1
 8007768:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800776c:	4610      	mov	r0, r2
 800776e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007772:	bfa4      	itt	ge
 8007774:	4653      	movge	r3, sl
 8007776:	46a2      	movge	sl, r4
 8007778:	4630      	mov	r0, r6
 800777a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800777e:	bfa6      	itte	ge
 8007780:	461c      	movge	r4, r3
 8007782:	2500      	movge	r5, #0
 8007784:	2501      	movlt	r5, #1
 8007786:	f7ff fd8f 	bl	80072a8 <_Balloc>
 800778a:	4602      	mov	r2, r0
 800778c:	b918      	cbnz	r0, 8007796 <__mdiff+0x5e>
 800778e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007792:	4b2f      	ldr	r3, [pc, #188]	; (8007850 <__mdiff+0x118>)
 8007794:	e7e4      	b.n	8007760 <__mdiff+0x28>
 8007796:	f100 0814 	add.w	r8, r0, #20
 800779a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800779e:	60c5      	str	r5, [r0, #12]
 80077a0:	f04f 0c00 	mov.w	ip, #0
 80077a4:	f10a 0514 	add.w	r5, sl, #20
 80077a8:	f10a 0010 	add.w	r0, sl, #16
 80077ac:	46c2      	mov	sl, r8
 80077ae:	6926      	ldr	r6, [r4, #16]
 80077b0:	f104 0914 	add.w	r9, r4, #20
 80077b4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80077b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80077bc:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80077c0:	f859 3b04 	ldr.w	r3, [r9], #4
 80077c4:	fa1f f18b 	uxth.w	r1, fp
 80077c8:	4461      	add	r1, ip
 80077ca:	fa1f fc83 	uxth.w	ip, r3
 80077ce:	0c1b      	lsrs	r3, r3, #16
 80077d0:	eba1 010c 	sub.w	r1, r1, ip
 80077d4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80077d8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80077dc:	b289      	uxth	r1, r1
 80077de:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80077e2:	454e      	cmp	r6, r9
 80077e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80077e8:	f84a 3b04 	str.w	r3, [sl], #4
 80077ec:	d8e6      	bhi.n	80077bc <__mdiff+0x84>
 80077ee:	1b33      	subs	r3, r6, r4
 80077f0:	3b15      	subs	r3, #21
 80077f2:	f023 0303 	bic.w	r3, r3, #3
 80077f6:	3415      	adds	r4, #21
 80077f8:	3304      	adds	r3, #4
 80077fa:	42a6      	cmp	r6, r4
 80077fc:	bf38      	it	cc
 80077fe:	2304      	movcc	r3, #4
 8007800:	441d      	add	r5, r3
 8007802:	4443      	add	r3, r8
 8007804:	461e      	mov	r6, r3
 8007806:	462c      	mov	r4, r5
 8007808:	4574      	cmp	r4, lr
 800780a:	d30e      	bcc.n	800782a <__mdiff+0xf2>
 800780c:	f10e 0103 	add.w	r1, lr, #3
 8007810:	1b49      	subs	r1, r1, r5
 8007812:	f021 0103 	bic.w	r1, r1, #3
 8007816:	3d03      	subs	r5, #3
 8007818:	45ae      	cmp	lr, r5
 800781a:	bf38      	it	cc
 800781c:	2100      	movcc	r1, #0
 800781e:	4419      	add	r1, r3
 8007820:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007824:	b18b      	cbz	r3, 800784a <__mdiff+0x112>
 8007826:	6117      	str	r7, [r2, #16]
 8007828:	e7a0      	b.n	800776c <__mdiff+0x34>
 800782a:	f854 8b04 	ldr.w	r8, [r4], #4
 800782e:	fa1f f188 	uxth.w	r1, r8
 8007832:	4461      	add	r1, ip
 8007834:	1408      	asrs	r0, r1, #16
 8007836:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800783a:	b289      	uxth	r1, r1
 800783c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007840:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007844:	f846 1b04 	str.w	r1, [r6], #4
 8007848:	e7de      	b.n	8007808 <__mdiff+0xd0>
 800784a:	3f01      	subs	r7, #1
 800784c:	e7e8      	b.n	8007820 <__mdiff+0xe8>
 800784e:	bf00      	nop
 8007850:	0800ade2 	.word	0x0800ade2
 8007854:	0800ae52 	.word	0x0800ae52

08007858 <__d2b>:
 8007858:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800785c:	2101      	movs	r1, #1
 800785e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007862:	4690      	mov	r8, r2
 8007864:	461d      	mov	r5, r3
 8007866:	f7ff fd1f 	bl	80072a8 <_Balloc>
 800786a:	4604      	mov	r4, r0
 800786c:	b930      	cbnz	r0, 800787c <__d2b+0x24>
 800786e:	4602      	mov	r2, r0
 8007870:	f240 310a 	movw	r1, #778	; 0x30a
 8007874:	4b24      	ldr	r3, [pc, #144]	; (8007908 <__d2b+0xb0>)
 8007876:	4825      	ldr	r0, [pc, #148]	; (800790c <__d2b+0xb4>)
 8007878:	f001 ffee 	bl	8009858 <__assert_func>
 800787c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007880:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007884:	bb2d      	cbnz	r5, 80078d2 <__d2b+0x7a>
 8007886:	9301      	str	r3, [sp, #4]
 8007888:	f1b8 0300 	subs.w	r3, r8, #0
 800788c:	d026      	beq.n	80078dc <__d2b+0x84>
 800788e:	4668      	mov	r0, sp
 8007890:	9300      	str	r3, [sp, #0]
 8007892:	f7ff fda1 	bl	80073d8 <__lo0bits>
 8007896:	9900      	ldr	r1, [sp, #0]
 8007898:	b1f0      	cbz	r0, 80078d8 <__d2b+0x80>
 800789a:	9a01      	ldr	r2, [sp, #4]
 800789c:	f1c0 0320 	rsb	r3, r0, #32
 80078a0:	fa02 f303 	lsl.w	r3, r2, r3
 80078a4:	430b      	orrs	r3, r1
 80078a6:	40c2      	lsrs	r2, r0
 80078a8:	6163      	str	r3, [r4, #20]
 80078aa:	9201      	str	r2, [sp, #4]
 80078ac:	9b01      	ldr	r3, [sp, #4]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	bf14      	ite	ne
 80078b2:	2102      	movne	r1, #2
 80078b4:	2101      	moveq	r1, #1
 80078b6:	61a3      	str	r3, [r4, #24]
 80078b8:	6121      	str	r1, [r4, #16]
 80078ba:	b1c5      	cbz	r5, 80078ee <__d2b+0x96>
 80078bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80078c0:	4405      	add	r5, r0
 80078c2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80078c6:	603d      	str	r5, [r7, #0]
 80078c8:	6030      	str	r0, [r6, #0]
 80078ca:	4620      	mov	r0, r4
 80078cc:	b002      	add	sp, #8
 80078ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078d6:	e7d6      	b.n	8007886 <__d2b+0x2e>
 80078d8:	6161      	str	r1, [r4, #20]
 80078da:	e7e7      	b.n	80078ac <__d2b+0x54>
 80078dc:	a801      	add	r0, sp, #4
 80078de:	f7ff fd7b 	bl	80073d8 <__lo0bits>
 80078e2:	2101      	movs	r1, #1
 80078e4:	9b01      	ldr	r3, [sp, #4]
 80078e6:	6121      	str	r1, [r4, #16]
 80078e8:	6163      	str	r3, [r4, #20]
 80078ea:	3020      	adds	r0, #32
 80078ec:	e7e5      	b.n	80078ba <__d2b+0x62>
 80078ee:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80078f2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80078f6:	6038      	str	r0, [r7, #0]
 80078f8:	6918      	ldr	r0, [r3, #16]
 80078fa:	f7ff fd4d 	bl	8007398 <__hi0bits>
 80078fe:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007902:	6031      	str	r1, [r6, #0]
 8007904:	e7e1      	b.n	80078ca <__d2b+0x72>
 8007906:	bf00      	nop
 8007908:	0800ade2 	.word	0x0800ade2
 800790c:	0800ae52 	.word	0x0800ae52

08007910 <frexp>:
 8007910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007912:	4617      	mov	r7, r2
 8007914:	2200      	movs	r2, #0
 8007916:	603a      	str	r2, [r7, #0]
 8007918:	4a14      	ldr	r2, [pc, #80]	; (800796c <frexp+0x5c>)
 800791a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800791e:	4296      	cmp	r6, r2
 8007920:	4604      	mov	r4, r0
 8007922:	460d      	mov	r5, r1
 8007924:	460b      	mov	r3, r1
 8007926:	dc1e      	bgt.n	8007966 <frexp+0x56>
 8007928:	4602      	mov	r2, r0
 800792a:	4332      	orrs	r2, r6
 800792c:	d01b      	beq.n	8007966 <frexp+0x56>
 800792e:	4a10      	ldr	r2, [pc, #64]	; (8007970 <frexp+0x60>)
 8007930:	400a      	ands	r2, r1
 8007932:	b952      	cbnz	r2, 800794a <frexp+0x3a>
 8007934:	2200      	movs	r2, #0
 8007936:	4b0f      	ldr	r3, [pc, #60]	; (8007974 <frexp+0x64>)
 8007938:	f7f8 fdce 	bl	80004d8 <__aeabi_dmul>
 800793c:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8007940:	4604      	mov	r4, r0
 8007942:	460b      	mov	r3, r1
 8007944:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007948:	603a      	str	r2, [r7, #0]
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	1536      	asrs	r6, r6, #20
 800794e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007952:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8007956:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800795a:	4416      	add	r6, r2
 800795c:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8007960:	603e      	str	r6, [r7, #0]
 8007962:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8007966:	4620      	mov	r0, r4
 8007968:	4629      	mov	r1, r5
 800796a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800796c:	7fefffff 	.word	0x7fefffff
 8007970:	7ff00000 	.word	0x7ff00000
 8007974:	43500000 	.word	0x43500000

08007978 <__sread>:
 8007978:	b510      	push	{r4, lr}
 800797a:	460c      	mov	r4, r1
 800797c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007980:	f002 fa4a 	bl	8009e18 <_read_r>
 8007984:	2800      	cmp	r0, #0
 8007986:	bfab      	itete	ge
 8007988:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800798a:	89a3      	ldrhlt	r3, [r4, #12]
 800798c:	181b      	addge	r3, r3, r0
 800798e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007992:	bfac      	ite	ge
 8007994:	6523      	strge	r3, [r4, #80]	; 0x50
 8007996:	81a3      	strhlt	r3, [r4, #12]
 8007998:	bd10      	pop	{r4, pc}

0800799a <__swrite>:
 800799a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800799e:	461f      	mov	r7, r3
 80079a0:	898b      	ldrh	r3, [r1, #12]
 80079a2:	4605      	mov	r5, r0
 80079a4:	05db      	lsls	r3, r3, #23
 80079a6:	460c      	mov	r4, r1
 80079a8:	4616      	mov	r6, r2
 80079aa:	d505      	bpl.n	80079b8 <__swrite+0x1e>
 80079ac:	2302      	movs	r3, #2
 80079ae:	2200      	movs	r2, #0
 80079b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079b4:	f002 f9f2 	bl	8009d9c <_lseek_r>
 80079b8:	89a3      	ldrh	r3, [r4, #12]
 80079ba:	4632      	mov	r2, r6
 80079bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079c0:	81a3      	strh	r3, [r4, #12]
 80079c2:	4628      	mov	r0, r5
 80079c4:	463b      	mov	r3, r7
 80079c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079ce:	f001 bef1 	b.w	80097b4 <_write_r>

080079d2 <__sseek>:
 80079d2:	b510      	push	{r4, lr}
 80079d4:	460c      	mov	r4, r1
 80079d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079da:	f002 f9df 	bl	8009d9c <_lseek_r>
 80079de:	1c43      	adds	r3, r0, #1
 80079e0:	89a3      	ldrh	r3, [r4, #12]
 80079e2:	bf15      	itete	ne
 80079e4:	6520      	strne	r0, [r4, #80]	; 0x50
 80079e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079ee:	81a3      	strheq	r3, [r4, #12]
 80079f0:	bf18      	it	ne
 80079f2:	81a3      	strhne	r3, [r4, #12]
 80079f4:	bd10      	pop	{r4, pc}

080079f6 <__sclose>:
 80079f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079fa:	f001 bf79 	b.w	80098f0 <_close_r>

080079fe <strncpy>:
 80079fe:	4603      	mov	r3, r0
 8007a00:	b510      	push	{r4, lr}
 8007a02:	3901      	subs	r1, #1
 8007a04:	b132      	cbz	r2, 8007a14 <strncpy+0x16>
 8007a06:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007a0a:	3a01      	subs	r2, #1
 8007a0c:	f803 4b01 	strb.w	r4, [r3], #1
 8007a10:	2c00      	cmp	r4, #0
 8007a12:	d1f7      	bne.n	8007a04 <strncpy+0x6>
 8007a14:	2100      	movs	r1, #0
 8007a16:	441a      	add	r2, r3
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d100      	bne.n	8007a1e <strncpy+0x20>
 8007a1c:	bd10      	pop	{r4, pc}
 8007a1e:	f803 1b01 	strb.w	r1, [r3], #1
 8007a22:	e7f9      	b.n	8007a18 <strncpy+0x1a>

08007a24 <_svfprintf_r>:
 8007a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a28:	b0d3      	sub	sp, #332	; 0x14c
 8007a2a:	468b      	mov	fp, r1
 8007a2c:	9207      	str	r2, [sp, #28]
 8007a2e:	461e      	mov	r6, r3
 8007a30:	4681      	mov	r9, r0
 8007a32:	f7ff fba9 	bl	8007188 <_localeconv_r>
 8007a36:	6803      	ldr	r3, [r0, #0]
 8007a38:	4618      	mov	r0, r3
 8007a3a:	9318      	str	r3, [sp, #96]	; 0x60
 8007a3c:	f7f8 fb88 	bl	8000150 <strlen>
 8007a40:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007a44:	9012      	str	r0, [sp, #72]	; 0x48
 8007a46:	061a      	lsls	r2, r3, #24
 8007a48:	d518      	bpl.n	8007a7c <_svfprintf_r+0x58>
 8007a4a:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007a4e:	b9ab      	cbnz	r3, 8007a7c <_svfprintf_r+0x58>
 8007a50:	2140      	movs	r1, #64	; 0x40
 8007a52:	4648      	mov	r0, r9
 8007a54:	f7fc fc20 	bl	8004298 <_malloc_r>
 8007a58:	f8cb 0000 	str.w	r0, [fp]
 8007a5c:	f8cb 0010 	str.w	r0, [fp, #16]
 8007a60:	b948      	cbnz	r0, 8007a76 <_svfprintf_r+0x52>
 8007a62:	230c      	movs	r3, #12
 8007a64:	f8c9 3000 	str.w	r3, [r9]
 8007a68:	f04f 33ff 	mov.w	r3, #4294967295
 8007a6c:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a6e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007a70:	b053      	add	sp, #332	; 0x14c
 8007a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a76:	2340      	movs	r3, #64	; 0x40
 8007a78:	f8cb 3014 	str.w	r3, [fp, #20]
 8007a7c:	2500      	movs	r5, #0
 8007a7e:	2200      	movs	r2, #0
 8007a80:	2300      	movs	r3, #0
 8007a82:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007a86:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007a8a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8007a8e:	ac29      	add	r4, sp, #164	; 0xa4
 8007a90:	9426      	str	r4, [sp, #152]	; 0x98
 8007a92:	9508      	str	r5, [sp, #32]
 8007a94:	950e      	str	r5, [sp, #56]	; 0x38
 8007a96:	9516      	str	r5, [sp, #88]	; 0x58
 8007a98:	9519      	str	r5, [sp, #100]	; 0x64
 8007a9a:	9513      	str	r5, [sp, #76]	; 0x4c
 8007a9c:	9b07      	ldr	r3, [sp, #28]
 8007a9e:	461d      	mov	r5, r3
 8007aa0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007aa4:	b10a      	cbz	r2, 8007aaa <_svfprintf_r+0x86>
 8007aa6:	2a25      	cmp	r2, #37	; 0x25
 8007aa8:	d1f9      	bne.n	8007a9e <_svfprintf_r+0x7a>
 8007aaa:	9b07      	ldr	r3, [sp, #28]
 8007aac:	1aef      	subs	r7, r5, r3
 8007aae:	d00d      	beq.n	8007acc <_svfprintf_r+0xa8>
 8007ab0:	e9c4 3700 	strd	r3, r7, [r4]
 8007ab4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007ab6:	443b      	add	r3, r7
 8007ab8:	9328      	str	r3, [sp, #160]	; 0xa0
 8007aba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007abc:	3301      	adds	r3, #1
 8007abe:	2b07      	cmp	r3, #7
 8007ac0:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ac2:	dc78      	bgt.n	8007bb6 <_svfprintf_r+0x192>
 8007ac4:	3408      	adds	r4, #8
 8007ac6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007ac8:	443b      	add	r3, r7
 8007aca:	9313      	str	r3, [sp, #76]	; 0x4c
 8007acc:	782b      	ldrb	r3, [r5, #0]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	f001 8142 	beq.w	8008d58 <_svfprintf_r+0x1334>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	f04f 38ff 	mov.w	r8, #4294967295
 8007ada:	469a      	mov	sl, r3
 8007adc:	270a      	movs	r7, #10
 8007ade:	212b      	movs	r1, #43	; 0x2b
 8007ae0:	3501      	adds	r5, #1
 8007ae2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007ae6:	9314      	str	r3, [sp, #80]	; 0x50
 8007ae8:	462a      	mov	r2, r5
 8007aea:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007aee:	930b      	str	r3, [sp, #44]	; 0x2c
 8007af0:	920f      	str	r2, [sp, #60]	; 0x3c
 8007af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007af4:	3b20      	subs	r3, #32
 8007af6:	2b5a      	cmp	r3, #90	; 0x5a
 8007af8:	f200 85a0 	bhi.w	800863c <_svfprintf_r+0xc18>
 8007afc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007b00:	059e007e 	.word	0x059e007e
 8007b04:	0086059e 	.word	0x0086059e
 8007b08:	059e059e 	.word	0x059e059e
 8007b0c:	0065059e 	.word	0x0065059e
 8007b10:	059e059e 	.word	0x059e059e
 8007b14:	00930089 	.word	0x00930089
 8007b18:	0090059e 	.word	0x0090059e
 8007b1c:	059e0096 	.word	0x059e0096
 8007b20:	00b300b0 	.word	0x00b300b0
 8007b24:	00b300b3 	.word	0x00b300b3
 8007b28:	00b300b3 	.word	0x00b300b3
 8007b2c:	00b300b3 	.word	0x00b300b3
 8007b30:	00b300b3 	.word	0x00b300b3
 8007b34:	059e059e 	.word	0x059e059e
 8007b38:	059e059e 	.word	0x059e059e
 8007b3c:	059e059e 	.word	0x059e059e
 8007b40:	011d059e 	.word	0x011d059e
 8007b44:	00e0059e 	.word	0x00e0059e
 8007b48:	011d00f3 	.word	0x011d00f3
 8007b4c:	011d011d 	.word	0x011d011d
 8007b50:	059e059e 	.word	0x059e059e
 8007b54:	059e059e 	.word	0x059e059e
 8007b58:	059e00c3 	.word	0x059e00c3
 8007b5c:	0471059e 	.word	0x0471059e
 8007b60:	059e059e 	.word	0x059e059e
 8007b64:	04b8059e 	.word	0x04b8059e
 8007b68:	04da059e 	.word	0x04da059e
 8007b6c:	059e059e 	.word	0x059e059e
 8007b70:	059e04f9 	.word	0x059e04f9
 8007b74:	059e059e 	.word	0x059e059e
 8007b78:	059e059e 	.word	0x059e059e
 8007b7c:	059e059e 	.word	0x059e059e
 8007b80:	011d059e 	.word	0x011d059e
 8007b84:	00e0059e 	.word	0x00e0059e
 8007b88:	011d00f5 	.word	0x011d00f5
 8007b8c:	011d011d 	.word	0x011d011d
 8007b90:	00f500c6 	.word	0x00f500c6
 8007b94:	059e00da 	.word	0x059e00da
 8007b98:	059e00d3 	.word	0x059e00d3
 8007b9c:	0473044e 	.word	0x0473044e
 8007ba0:	00da04a7 	.word	0x00da04a7
 8007ba4:	04b8059e 	.word	0x04b8059e
 8007ba8:	04dc007c 	.word	0x04dc007c
 8007bac:	059e059e 	.word	0x059e059e
 8007bb0:	059e0516 	.word	0x059e0516
 8007bb4:	007c      	.short	0x007c
 8007bb6:	4659      	mov	r1, fp
 8007bb8:	4648      	mov	r0, r9
 8007bba:	aa26      	add	r2, sp, #152	; 0x98
 8007bbc:	f002 fae8 	bl	800a190 <__ssprint_r>
 8007bc0:	2800      	cmp	r0, #0
 8007bc2:	f040 8128 	bne.w	8007e16 <_svfprintf_r+0x3f2>
 8007bc6:	ac29      	add	r4, sp, #164	; 0xa4
 8007bc8:	e77d      	b.n	8007ac6 <_svfprintf_r+0xa2>
 8007bca:	4648      	mov	r0, r9
 8007bcc:	f7ff fadc 	bl	8007188 <_localeconv_r>
 8007bd0:	6843      	ldr	r3, [r0, #4]
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	9319      	str	r3, [sp, #100]	; 0x64
 8007bd6:	f7f8 fabb 	bl	8000150 <strlen>
 8007bda:	9016      	str	r0, [sp, #88]	; 0x58
 8007bdc:	4648      	mov	r0, r9
 8007bde:	f7ff fad3 	bl	8007188 <_localeconv_r>
 8007be2:	6883      	ldr	r3, [r0, #8]
 8007be4:	212b      	movs	r1, #43	; 0x2b
 8007be6:	930e      	str	r3, [sp, #56]	; 0x38
 8007be8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007bea:	b12b      	cbz	r3, 8007bf8 <_svfprintf_r+0x1d4>
 8007bec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bee:	b11b      	cbz	r3, 8007bf8 <_svfprintf_r+0x1d4>
 8007bf0:	781b      	ldrb	r3, [r3, #0]
 8007bf2:	b10b      	cbz	r3, 8007bf8 <_svfprintf_r+0x1d4>
 8007bf4:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8007bf8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007bfa:	e775      	b.n	8007ae8 <_svfprintf_r+0xc4>
 8007bfc:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d1f9      	bne.n	8007bf8 <_svfprintf_r+0x1d4>
 8007c04:	2320      	movs	r3, #32
 8007c06:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007c0a:	e7f5      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007c0c:	f04a 0a01 	orr.w	sl, sl, #1
 8007c10:	e7f2      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007c12:	f856 3b04 	ldr.w	r3, [r6], #4
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	9314      	str	r3, [sp, #80]	; 0x50
 8007c1a:	daed      	bge.n	8007bf8 <_svfprintf_r+0x1d4>
 8007c1c:	425b      	negs	r3, r3
 8007c1e:	9314      	str	r3, [sp, #80]	; 0x50
 8007c20:	f04a 0a04 	orr.w	sl, sl, #4
 8007c24:	e7e8      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007c26:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8007c2a:	e7e5      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007c2c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c2e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007c32:	2b2a      	cmp	r3, #42	; 0x2a
 8007c34:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c36:	d110      	bne.n	8007c5a <_svfprintf_r+0x236>
 8007c38:	f856 0b04 	ldr.w	r0, [r6], #4
 8007c3c:	920f      	str	r2, [sp, #60]	; 0x3c
 8007c3e:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8007c42:	e7d9      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007c44:	fb07 3808 	mla	r8, r7, r8, r3
 8007c48:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007c4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c50:	3b30      	subs	r3, #48	; 0x30
 8007c52:	2b09      	cmp	r3, #9
 8007c54:	d9f6      	bls.n	8007c44 <_svfprintf_r+0x220>
 8007c56:	920f      	str	r2, [sp, #60]	; 0x3c
 8007c58:	e74b      	b.n	8007af2 <_svfprintf_r+0xce>
 8007c5a:	f04f 0800 	mov.w	r8, #0
 8007c5e:	e7f6      	b.n	8007c4e <_svfprintf_r+0x22a>
 8007c60:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8007c64:	e7c8      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007c66:	2300      	movs	r3, #0
 8007c68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c6a:	9314      	str	r3, [sp, #80]	; 0x50
 8007c6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c6e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007c70:	3b30      	subs	r3, #48	; 0x30
 8007c72:	fb07 3300 	mla	r3, r7, r0, r3
 8007c76:	9314      	str	r3, [sp, #80]	; 0x50
 8007c78:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007c7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c7e:	3b30      	subs	r3, #48	; 0x30
 8007c80:	2b09      	cmp	r3, #9
 8007c82:	d9f3      	bls.n	8007c6c <_svfprintf_r+0x248>
 8007c84:	e7e7      	b.n	8007c56 <_svfprintf_r+0x232>
 8007c86:	f04a 0a08 	orr.w	sl, sl, #8
 8007c8a:	e7b5      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007c8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	2b68      	cmp	r3, #104	; 0x68
 8007c92:	bf01      	itttt	eq
 8007c94:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8007c96:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8007c9a:	3301      	addeq	r3, #1
 8007c9c:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007c9e:	bf18      	it	ne
 8007ca0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8007ca4:	e7a8      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007ca6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	2b6c      	cmp	r3, #108	; 0x6c
 8007cac:	d105      	bne.n	8007cba <_svfprintf_r+0x296>
 8007cae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	930f      	str	r3, [sp, #60]	; 0x3c
 8007cb4:	f04a 0a20 	orr.w	sl, sl, #32
 8007cb8:	e79e      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007cba:	f04a 0a10 	orr.w	sl, sl, #16
 8007cbe:	e79b      	b.n	8007bf8 <_svfprintf_r+0x1d4>
 8007cc0:	4632      	mov	r2, r6
 8007cc2:	2000      	movs	r0, #0
 8007cc4:	f852 3b04 	ldr.w	r3, [r2], #4
 8007cc8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007ccc:	920a      	str	r2, [sp, #40]	; 0x28
 8007cce:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007cd2:	ab39      	add	r3, sp, #228	; 0xe4
 8007cd4:	4607      	mov	r7, r0
 8007cd6:	f04f 0801 	mov.w	r8, #1
 8007cda:	4606      	mov	r6, r0
 8007cdc:	4605      	mov	r5, r0
 8007cde:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007ce2:	9307      	str	r3, [sp, #28]
 8007ce4:	e1a9      	b.n	800803a <_svfprintf_r+0x616>
 8007ce6:	f04a 0a10 	orr.w	sl, sl, #16
 8007cea:	f01a 0f20 	tst.w	sl, #32
 8007cee:	d011      	beq.n	8007d14 <_svfprintf_r+0x2f0>
 8007cf0:	3607      	adds	r6, #7
 8007cf2:	f026 0307 	bic.w	r3, r6, #7
 8007cf6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007cfa:	930a      	str	r3, [sp, #40]	; 0x28
 8007cfc:	2e00      	cmp	r6, #0
 8007cfe:	f177 0300 	sbcs.w	r3, r7, #0
 8007d02:	da05      	bge.n	8007d10 <_svfprintf_r+0x2ec>
 8007d04:	232d      	movs	r3, #45	; 0x2d
 8007d06:	4276      	negs	r6, r6
 8007d08:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007d0c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007d10:	2301      	movs	r3, #1
 8007d12:	e377      	b.n	8008404 <_svfprintf_r+0x9e0>
 8007d14:	1d33      	adds	r3, r6, #4
 8007d16:	f01a 0f10 	tst.w	sl, #16
 8007d1a:	930a      	str	r3, [sp, #40]	; 0x28
 8007d1c:	d002      	beq.n	8007d24 <_svfprintf_r+0x300>
 8007d1e:	6836      	ldr	r6, [r6, #0]
 8007d20:	17f7      	asrs	r7, r6, #31
 8007d22:	e7eb      	b.n	8007cfc <_svfprintf_r+0x2d8>
 8007d24:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007d28:	6836      	ldr	r6, [r6, #0]
 8007d2a:	d001      	beq.n	8007d30 <_svfprintf_r+0x30c>
 8007d2c:	b236      	sxth	r6, r6
 8007d2e:	e7f7      	b.n	8007d20 <_svfprintf_r+0x2fc>
 8007d30:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007d34:	bf18      	it	ne
 8007d36:	b276      	sxtbne	r6, r6
 8007d38:	e7f2      	b.n	8007d20 <_svfprintf_r+0x2fc>
 8007d3a:	3607      	adds	r6, #7
 8007d3c:	f026 0307 	bic.w	r3, r6, #7
 8007d40:	4619      	mov	r1, r3
 8007d42:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007d46:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007d4a:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007d4e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007d52:	910a      	str	r1, [sp, #40]	; 0x28
 8007d54:	f04f 32ff 	mov.w	r2, #4294967295
 8007d58:	4630      	mov	r0, r6
 8007d5a:	4629      	mov	r1, r5
 8007d5c:	4b32      	ldr	r3, [pc, #200]	; (8007e28 <_svfprintf_r+0x404>)
 8007d5e:	f7f8 fe55 	bl	8000a0c <__aeabi_dcmpun>
 8007d62:	bb08      	cbnz	r0, 8007da8 <_svfprintf_r+0x384>
 8007d64:	f04f 32ff 	mov.w	r2, #4294967295
 8007d68:	4630      	mov	r0, r6
 8007d6a:	4629      	mov	r1, r5
 8007d6c:	4b2e      	ldr	r3, [pc, #184]	; (8007e28 <_svfprintf_r+0x404>)
 8007d6e:	f7f8 fe2f 	bl	80009d0 <__aeabi_dcmple>
 8007d72:	b9c8      	cbnz	r0, 8007da8 <_svfprintf_r+0x384>
 8007d74:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007d78:	2200      	movs	r2, #0
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	f7f8 fe1e 	bl	80009bc <__aeabi_dcmplt>
 8007d80:	b110      	cbz	r0, 8007d88 <_svfprintf_r+0x364>
 8007d82:	232d      	movs	r3, #45	; 0x2d
 8007d84:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007d88:	4a28      	ldr	r2, [pc, #160]	; (8007e2c <_svfprintf_r+0x408>)
 8007d8a:	4829      	ldr	r0, [pc, #164]	; (8007e30 <_svfprintf_r+0x40c>)
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d90:	2700      	movs	r7, #0
 8007d92:	2947      	cmp	r1, #71	; 0x47
 8007d94:	bfc8      	it	gt
 8007d96:	4603      	movgt	r3, r0
 8007d98:	f04f 0803 	mov.w	r8, #3
 8007d9c:	9307      	str	r3, [sp, #28]
 8007d9e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8007da2:	463e      	mov	r6, r7
 8007da4:	f000 bc24 	b.w	80085f0 <_svfprintf_r+0xbcc>
 8007da8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007dac:	4610      	mov	r0, r2
 8007dae:	4619      	mov	r1, r3
 8007db0:	f7f8 fe2c 	bl	8000a0c <__aeabi_dcmpun>
 8007db4:	4607      	mov	r7, r0
 8007db6:	b148      	cbz	r0, 8007dcc <_svfprintf_r+0x3a8>
 8007db8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007dba:	4a1e      	ldr	r2, [pc, #120]	; (8007e34 <_svfprintf_r+0x410>)
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	bfb8      	it	lt
 8007dc0:	232d      	movlt	r3, #45	; 0x2d
 8007dc2:	481d      	ldr	r0, [pc, #116]	; (8007e38 <_svfprintf_r+0x414>)
 8007dc4:	bfb8      	it	lt
 8007dc6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8007dca:	e7df      	b.n	8007d8c <_svfprintf_r+0x368>
 8007dcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dce:	f023 0320 	bic.w	r3, r3, #32
 8007dd2:	2b41      	cmp	r3, #65	; 0x41
 8007dd4:	930c      	str	r3, [sp, #48]	; 0x30
 8007dd6:	d131      	bne.n	8007e3c <_svfprintf_r+0x418>
 8007dd8:	2330      	movs	r3, #48	; 0x30
 8007dda:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007dde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007de0:	f04a 0a02 	orr.w	sl, sl, #2
 8007de4:	2b61      	cmp	r3, #97	; 0x61
 8007de6:	bf0c      	ite	eq
 8007de8:	2378      	moveq	r3, #120	; 0x78
 8007dea:	2358      	movne	r3, #88	; 0x58
 8007dec:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8007df0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007df4:	f340 81fa 	ble.w	80081ec <_svfprintf_r+0x7c8>
 8007df8:	4648      	mov	r0, r9
 8007dfa:	f108 0101 	add.w	r1, r8, #1
 8007dfe:	f7fc fa4b 	bl	8004298 <_malloc_r>
 8007e02:	9007      	str	r0, [sp, #28]
 8007e04:	2800      	cmp	r0, #0
 8007e06:	f040 81f4 	bne.w	80081f2 <_svfprintf_r+0x7ce>
 8007e0a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007e0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e12:	f8ab 300c 	strh.w	r3, [fp, #12]
 8007e16:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007e1a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007e1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e20:	bf18      	it	ne
 8007e22:	f04f 33ff 	movne.w	r3, #4294967295
 8007e26:	e621      	b.n	8007a6c <_svfprintf_r+0x48>
 8007e28:	7fefffff 	.word	0x7fefffff
 8007e2c:	0800ac80 	.word	0x0800ac80
 8007e30:	0800ac84 	.word	0x0800ac84
 8007e34:	0800ac88 	.word	0x0800ac88
 8007e38:	0800ac8c 	.word	0x0800ac8c
 8007e3c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007e40:	f000 81d9 	beq.w	80081f6 <_svfprintf_r+0x7d2>
 8007e44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e46:	2b47      	cmp	r3, #71	; 0x47
 8007e48:	d105      	bne.n	8007e56 <_svfprintf_r+0x432>
 8007e4a:	f1b8 0f00 	cmp.w	r8, #0
 8007e4e:	d102      	bne.n	8007e56 <_svfprintf_r+0x432>
 8007e50:	4647      	mov	r7, r8
 8007e52:	f04f 0801 	mov.w	r8, #1
 8007e56:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8007e5a:	9315      	str	r3, [sp, #84]	; 0x54
 8007e5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e5e:	1e1d      	subs	r5, r3, #0
 8007e60:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e62:	9308      	str	r3, [sp, #32]
 8007e64:	bfb7      	itett	lt
 8007e66:	462b      	movlt	r3, r5
 8007e68:	2300      	movge	r3, #0
 8007e6a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007e6e:	232d      	movlt	r3, #45	; 0x2d
 8007e70:	931c      	str	r3, [sp, #112]	; 0x70
 8007e72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e74:	2b41      	cmp	r3, #65	; 0x41
 8007e76:	f040 81d7 	bne.w	8008228 <_svfprintf_r+0x804>
 8007e7a:	aa20      	add	r2, sp, #128	; 0x80
 8007e7c:	4629      	mov	r1, r5
 8007e7e:	9808      	ldr	r0, [sp, #32]
 8007e80:	f7ff fd46 	bl	8007910 <frexp>
 8007e84:	2200      	movs	r2, #0
 8007e86:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007e8a:	f7f8 fb25 	bl	80004d8 <__aeabi_dmul>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007e96:	2200      	movs	r2, #0
 8007e98:	2300      	movs	r3, #0
 8007e9a:	f7f8 fd85 	bl	80009a8 <__aeabi_dcmpeq>
 8007e9e:	b108      	cbz	r0, 8007ea4 <_svfprintf_r+0x480>
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	9320      	str	r3, [sp, #128]	; 0x80
 8007ea4:	4eb4      	ldr	r6, [pc, #720]	; (8008178 <_svfprintf_r+0x754>)
 8007ea6:	4bb5      	ldr	r3, [pc, #724]	; (800817c <_svfprintf_r+0x758>)
 8007ea8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007eaa:	9d07      	ldr	r5, [sp, #28]
 8007eac:	2a61      	cmp	r2, #97	; 0x61
 8007eae:	bf18      	it	ne
 8007eb0:	461e      	movne	r6, r3
 8007eb2:	9617      	str	r6, [sp, #92]	; 0x5c
 8007eb4:	f108 36ff 	add.w	r6, r8, #4294967295
 8007eb8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	4bb0      	ldr	r3, [pc, #704]	; (8008180 <_svfprintf_r+0x75c>)
 8007ec0:	f7f8 fb0a 	bl	80004d8 <__aeabi_dmul>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	460b      	mov	r3, r1
 8007ec8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007ecc:	f7f8 fdb4 	bl	8000a38 <__aeabi_d2iz>
 8007ed0:	901d      	str	r0, [sp, #116]	; 0x74
 8007ed2:	f7f8 fa97 	bl	8000404 <__aeabi_i2d>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	460b      	mov	r3, r1
 8007eda:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007ede:	f7f8 f943 	bl	8000168 <__aeabi_dsub>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007eea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007eec:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007eee:	960d      	str	r6, [sp, #52]	; 0x34
 8007ef0:	5c9b      	ldrb	r3, [r3, r2]
 8007ef2:	f805 3b01 	strb.w	r3, [r5], #1
 8007ef6:	1c73      	adds	r3, r6, #1
 8007ef8:	d006      	beq.n	8007f08 <_svfprintf_r+0x4e4>
 8007efa:	2200      	movs	r2, #0
 8007efc:	2300      	movs	r3, #0
 8007efe:	3e01      	subs	r6, #1
 8007f00:	f7f8 fd52 	bl	80009a8 <__aeabi_dcmpeq>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	d0d7      	beq.n	8007eb8 <_svfprintf_r+0x494>
 8007f08:	2200      	movs	r2, #0
 8007f0a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007f0e:	4b9d      	ldr	r3, [pc, #628]	; (8008184 <_svfprintf_r+0x760>)
 8007f10:	f7f8 fd72 	bl	80009f8 <__aeabi_dcmpgt>
 8007f14:	b960      	cbnz	r0, 8007f30 <_svfprintf_r+0x50c>
 8007f16:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	4b99      	ldr	r3, [pc, #612]	; (8008184 <_svfprintf_r+0x760>)
 8007f1e:	f7f8 fd43 	bl	80009a8 <__aeabi_dcmpeq>
 8007f22:	2800      	cmp	r0, #0
 8007f24:	f000 817b 	beq.w	800821e <_svfprintf_r+0x7fa>
 8007f28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007f2a:	07d8      	lsls	r0, r3, #31
 8007f2c:	f140 8177 	bpl.w	800821e <_svfprintf_r+0x7fa>
 8007f30:	2030      	movs	r0, #48	; 0x30
 8007f32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f34:	9524      	str	r5, [sp, #144]	; 0x90
 8007f36:	7bd9      	ldrb	r1, [r3, #15]
 8007f38:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007f3a:	1e53      	subs	r3, r2, #1
 8007f3c:	9324      	str	r3, [sp, #144]	; 0x90
 8007f3e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007f42:	428b      	cmp	r3, r1
 8007f44:	f000 815a 	beq.w	80081fc <_svfprintf_r+0x7d8>
 8007f48:	2b39      	cmp	r3, #57	; 0x39
 8007f4a:	bf0b      	itete	eq
 8007f4c:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8007f4e:	3301      	addne	r3, #1
 8007f50:	7a9b      	ldrbeq	r3, [r3, #10]
 8007f52:	b2db      	uxtbne	r3, r3
 8007f54:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f58:	9b07      	ldr	r3, [sp, #28]
 8007f5a:	1aeb      	subs	r3, r5, r3
 8007f5c:	9308      	str	r3, [sp, #32]
 8007f5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f60:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007f62:	2b47      	cmp	r3, #71	; 0x47
 8007f64:	f040 81ad 	bne.w	80082c2 <_svfprintf_r+0x89e>
 8007f68:	1ce9      	adds	r1, r5, #3
 8007f6a:	db02      	blt.n	8007f72 <_svfprintf_r+0x54e>
 8007f6c:	45a8      	cmp	r8, r5
 8007f6e:	f280 81cf 	bge.w	8008310 <_svfprintf_r+0x8ec>
 8007f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f74:	3b02      	subs	r3, #2
 8007f76:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007f7a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8007f7e:	f021 0120 	bic.w	r1, r1, #32
 8007f82:	2941      	cmp	r1, #65	; 0x41
 8007f84:	bf08      	it	eq
 8007f86:	320f      	addeq	r2, #15
 8007f88:	f105 33ff 	add.w	r3, r5, #4294967295
 8007f8c:	bf06      	itte	eq
 8007f8e:	b2d2      	uxtbeq	r2, r2
 8007f90:	2101      	moveq	r1, #1
 8007f92:	2100      	movne	r1, #0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8007f9a:	bfb4      	ite	lt
 8007f9c:	222d      	movlt	r2, #45	; 0x2d
 8007f9e:	222b      	movge	r2, #43	; 0x2b
 8007fa0:	9320      	str	r3, [sp, #128]	; 0x80
 8007fa2:	bfb8      	it	lt
 8007fa4:	f1c5 0301 	rsblt	r3, r5, #1
 8007fa8:	2b09      	cmp	r3, #9
 8007faa:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8007fae:	f340 819e 	ble.w	80082ee <_svfprintf_r+0x8ca>
 8007fb2:	260a      	movs	r6, #10
 8007fb4:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007fb8:	fb93 f5f6 	sdiv	r5, r3, r6
 8007fbc:	4611      	mov	r1, r2
 8007fbe:	fb06 3015 	mls	r0, r6, r5, r3
 8007fc2:	3030      	adds	r0, #48	; 0x30
 8007fc4:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007fc8:	4618      	mov	r0, r3
 8007fca:	2863      	cmp	r0, #99	; 0x63
 8007fcc:	462b      	mov	r3, r5
 8007fce:	f102 32ff 	add.w	r2, r2, #4294967295
 8007fd2:	dcf1      	bgt.n	8007fb8 <_svfprintf_r+0x594>
 8007fd4:	3330      	adds	r3, #48	; 0x30
 8007fd6:	1e88      	subs	r0, r1, #2
 8007fd8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007fdc:	4603      	mov	r3, r0
 8007fde:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007fe2:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8007fe6:	42ab      	cmp	r3, r5
 8007fe8:	f0c0 817c 	bcc.w	80082e4 <_svfprintf_r+0x8c0>
 8007fec:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007ff0:	1a52      	subs	r2, r2, r1
 8007ff2:	42a8      	cmp	r0, r5
 8007ff4:	bf88      	it	hi
 8007ff6:	2200      	movhi	r2, #0
 8007ff8:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007ffc:	441a      	add	r2, r3
 8007ffe:	ab22      	add	r3, sp, #136	; 0x88
 8008000:	1ad3      	subs	r3, r2, r3
 8008002:	9a08      	ldr	r2, [sp, #32]
 8008004:	931a      	str	r3, [sp, #104]	; 0x68
 8008006:	2a01      	cmp	r2, #1
 8008008:	eb03 0802 	add.w	r8, r3, r2
 800800c:	dc02      	bgt.n	8008014 <_svfprintf_r+0x5f0>
 800800e:	f01a 0f01 	tst.w	sl, #1
 8008012:	d001      	beq.n	8008018 <_svfprintf_r+0x5f4>
 8008014:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008016:	4498      	add	r8, r3
 8008018:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 800801c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008020:	9315      	str	r3, [sp, #84]	; 0x54
 8008022:	2300      	movs	r3, #0
 8008024:	461d      	mov	r5, r3
 8008026:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800802a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800802c:	b113      	cbz	r3, 8008034 <_svfprintf_r+0x610>
 800802e:	232d      	movs	r3, #45	; 0x2d
 8008030:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8008034:	2600      	movs	r6, #0
 8008036:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 800803a:	4546      	cmp	r6, r8
 800803c:	4633      	mov	r3, r6
 800803e:	bfb8      	it	lt
 8008040:	4643      	movlt	r3, r8
 8008042:	9315      	str	r3, [sp, #84]	; 0x54
 8008044:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8008048:	b113      	cbz	r3, 8008050 <_svfprintf_r+0x62c>
 800804a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800804c:	3301      	adds	r3, #1
 800804e:	9315      	str	r3, [sp, #84]	; 0x54
 8008050:	f01a 0302 	ands.w	r3, sl, #2
 8008054:	931c      	str	r3, [sp, #112]	; 0x70
 8008056:	bf1e      	ittt	ne
 8008058:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800805a:	3302      	addne	r3, #2
 800805c:	9315      	strne	r3, [sp, #84]	; 0x54
 800805e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8008062:	931d      	str	r3, [sp, #116]	; 0x74
 8008064:	d121      	bne.n	80080aa <_svfprintf_r+0x686>
 8008066:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800806a:	1a9b      	subs	r3, r3, r2
 800806c:	2b00      	cmp	r3, #0
 800806e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008070:	dd1b      	ble.n	80080aa <_svfprintf_r+0x686>
 8008072:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008076:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008078:	3301      	adds	r3, #1
 800807a:	2810      	cmp	r0, #16
 800807c:	4842      	ldr	r0, [pc, #264]	; (8008188 <_svfprintf_r+0x764>)
 800807e:	f104 0108 	add.w	r1, r4, #8
 8008082:	6020      	str	r0, [r4, #0]
 8008084:	f300 82e6 	bgt.w	8008654 <_svfprintf_r+0xc30>
 8008088:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800808a:	2b07      	cmp	r3, #7
 800808c:	4402      	add	r2, r0
 800808e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008092:	6060      	str	r0, [r4, #4]
 8008094:	f340 82f3 	ble.w	800867e <_svfprintf_r+0xc5a>
 8008098:	4659      	mov	r1, fp
 800809a:	4648      	mov	r0, r9
 800809c:	aa26      	add	r2, sp, #152	; 0x98
 800809e:	f002 f877 	bl	800a190 <__ssprint_r>
 80080a2:	2800      	cmp	r0, #0
 80080a4:	f040 8636 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80080a8:	ac29      	add	r4, sp, #164	; 0xa4
 80080aa:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80080ae:	b173      	cbz	r3, 80080ce <_svfprintf_r+0x6aa>
 80080b0:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80080b4:	6023      	str	r3, [r4, #0]
 80080b6:	2301      	movs	r3, #1
 80080b8:	6063      	str	r3, [r4, #4]
 80080ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80080bc:	3301      	adds	r3, #1
 80080be:	9328      	str	r3, [sp, #160]	; 0xa0
 80080c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80080c2:	3301      	adds	r3, #1
 80080c4:	2b07      	cmp	r3, #7
 80080c6:	9327      	str	r3, [sp, #156]	; 0x9c
 80080c8:	f300 82db 	bgt.w	8008682 <_svfprintf_r+0xc5e>
 80080cc:	3408      	adds	r4, #8
 80080ce:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80080d0:	b16b      	cbz	r3, 80080ee <_svfprintf_r+0x6ca>
 80080d2:	ab1f      	add	r3, sp, #124	; 0x7c
 80080d4:	6023      	str	r3, [r4, #0]
 80080d6:	2302      	movs	r3, #2
 80080d8:	6063      	str	r3, [r4, #4]
 80080da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80080dc:	3302      	adds	r3, #2
 80080de:	9328      	str	r3, [sp, #160]	; 0xa0
 80080e0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80080e2:	3301      	adds	r3, #1
 80080e4:	2b07      	cmp	r3, #7
 80080e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80080e8:	f300 82d5 	bgt.w	8008696 <_svfprintf_r+0xc72>
 80080ec:	3408      	adds	r4, #8
 80080ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80080f0:	2b80      	cmp	r3, #128	; 0x80
 80080f2:	d121      	bne.n	8008138 <_svfprintf_r+0x714>
 80080f4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80080f8:	1a9b      	subs	r3, r3, r2
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	9317      	str	r3, [sp, #92]	; 0x5c
 80080fe:	dd1b      	ble.n	8008138 <_svfprintf_r+0x714>
 8008100:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008104:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008106:	3301      	adds	r3, #1
 8008108:	2810      	cmp	r0, #16
 800810a:	4820      	ldr	r0, [pc, #128]	; (800818c <_svfprintf_r+0x768>)
 800810c:	f104 0108 	add.w	r1, r4, #8
 8008110:	6020      	str	r0, [r4, #0]
 8008112:	f300 82ca 	bgt.w	80086aa <_svfprintf_r+0xc86>
 8008116:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008118:	2b07      	cmp	r3, #7
 800811a:	4402      	add	r2, r0
 800811c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008120:	6060      	str	r0, [r4, #4]
 8008122:	f340 82d7 	ble.w	80086d4 <_svfprintf_r+0xcb0>
 8008126:	4659      	mov	r1, fp
 8008128:	4648      	mov	r0, r9
 800812a:	aa26      	add	r2, sp, #152	; 0x98
 800812c:	f002 f830 	bl	800a190 <__ssprint_r>
 8008130:	2800      	cmp	r0, #0
 8008132:	f040 85ef 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008136:	ac29      	add	r4, sp, #164	; 0xa4
 8008138:	eba6 0608 	sub.w	r6, r6, r8
 800813c:	2e00      	cmp	r6, #0
 800813e:	dd27      	ble.n	8008190 <_svfprintf_r+0x76c>
 8008140:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008144:	4811      	ldr	r0, [pc, #68]	; (800818c <_svfprintf_r+0x768>)
 8008146:	2e10      	cmp	r6, #16
 8008148:	f103 0301 	add.w	r3, r3, #1
 800814c:	f104 0108 	add.w	r1, r4, #8
 8008150:	6020      	str	r0, [r4, #0]
 8008152:	f300 82c1 	bgt.w	80086d8 <_svfprintf_r+0xcb4>
 8008156:	6066      	str	r6, [r4, #4]
 8008158:	2b07      	cmp	r3, #7
 800815a:	4416      	add	r6, r2
 800815c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008160:	f340 82cd 	ble.w	80086fe <_svfprintf_r+0xcda>
 8008164:	4659      	mov	r1, fp
 8008166:	4648      	mov	r0, r9
 8008168:	aa26      	add	r2, sp, #152	; 0x98
 800816a:	f002 f811 	bl	800a190 <__ssprint_r>
 800816e:	2800      	cmp	r0, #0
 8008170:	f040 85d0 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008174:	ac29      	add	r4, sp, #164	; 0xa4
 8008176:	e00b      	b.n	8008190 <_svfprintf_r+0x76c>
 8008178:	0800ac90 	.word	0x0800ac90
 800817c:	0800aca1 	.word	0x0800aca1
 8008180:	40300000 	.word	0x40300000
 8008184:	3fe00000 	.word	0x3fe00000
 8008188:	0800afb4 	.word	0x0800afb4
 800818c:	0800afc4 	.word	0x0800afc4
 8008190:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008194:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8008196:	f040 82b9 	bne.w	800870c <_svfprintf_r+0xce8>
 800819a:	9b07      	ldr	r3, [sp, #28]
 800819c:	4446      	add	r6, r8
 800819e:	e9c4 3800 	strd	r3, r8, [r4]
 80081a2:	9628      	str	r6, [sp, #160]	; 0xa0
 80081a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80081a6:	3301      	adds	r3, #1
 80081a8:	2b07      	cmp	r3, #7
 80081aa:	9327      	str	r3, [sp, #156]	; 0x9c
 80081ac:	f300 82f4 	bgt.w	8008798 <_svfprintf_r+0xd74>
 80081b0:	3408      	adds	r4, #8
 80081b2:	f01a 0f04 	tst.w	sl, #4
 80081b6:	f040 858e 	bne.w	8008cd6 <_svfprintf_r+0x12b2>
 80081ba:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80081be:	9915      	ldr	r1, [sp, #84]	; 0x54
 80081c0:	428a      	cmp	r2, r1
 80081c2:	bfac      	ite	ge
 80081c4:	189b      	addge	r3, r3, r2
 80081c6:	185b      	addlt	r3, r3, r1
 80081c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80081ca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80081cc:	b13b      	cbz	r3, 80081de <_svfprintf_r+0x7ba>
 80081ce:	4659      	mov	r1, fp
 80081d0:	4648      	mov	r0, r9
 80081d2:	aa26      	add	r2, sp, #152	; 0x98
 80081d4:	f001 ffdc 	bl	800a190 <__ssprint_r>
 80081d8:	2800      	cmp	r0, #0
 80081da:	f040 859b 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80081de:	2300      	movs	r3, #0
 80081e0:	9327      	str	r3, [sp, #156]	; 0x9c
 80081e2:	2f00      	cmp	r7, #0
 80081e4:	f040 85b2 	bne.w	8008d4c <_svfprintf_r+0x1328>
 80081e8:	ac29      	add	r4, sp, #164	; 0xa4
 80081ea:	e0e3      	b.n	80083b4 <_svfprintf_r+0x990>
 80081ec:	ab39      	add	r3, sp, #228	; 0xe4
 80081ee:	9307      	str	r3, [sp, #28]
 80081f0:	e631      	b.n	8007e56 <_svfprintf_r+0x432>
 80081f2:	9f07      	ldr	r7, [sp, #28]
 80081f4:	e62f      	b.n	8007e56 <_svfprintf_r+0x432>
 80081f6:	f04f 0806 	mov.w	r8, #6
 80081fa:	e62c      	b.n	8007e56 <_svfprintf_r+0x432>
 80081fc:	f802 0c01 	strb.w	r0, [r2, #-1]
 8008200:	e69a      	b.n	8007f38 <_svfprintf_r+0x514>
 8008202:	f803 0b01 	strb.w	r0, [r3], #1
 8008206:	1aca      	subs	r2, r1, r3
 8008208:	2a00      	cmp	r2, #0
 800820a:	dafa      	bge.n	8008202 <_svfprintf_r+0x7de>
 800820c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800820e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008210:	3201      	adds	r2, #1
 8008212:	f103 0301 	add.w	r3, r3, #1
 8008216:	bfb8      	it	lt
 8008218:	2300      	movlt	r3, #0
 800821a:	441d      	add	r5, r3
 800821c:	e69c      	b.n	8007f58 <_svfprintf_r+0x534>
 800821e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008220:	462b      	mov	r3, r5
 8008222:	2030      	movs	r0, #48	; 0x30
 8008224:	18a9      	adds	r1, r5, r2
 8008226:	e7ee      	b.n	8008206 <_svfprintf_r+0x7e2>
 8008228:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800822a:	2b46      	cmp	r3, #70	; 0x46
 800822c:	d005      	beq.n	800823a <_svfprintf_r+0x816>
 800822e:	2b45      	cmp	r3, #69	; 0x45
 8008230:	d11b      	bne.n	800826a <_svfprintf_r+0x846>
 8008232:	f108 0601 	add.w	r6, r8, #1
 8008236:	2302      	movs	r3, #2
 8008238:	e001      	b.n	800823e <_svfprintf_r+0x81a>
 800823a:	4646      	mov	r6, r8
 800823c:	2303      	movs	r3, #3
 800823e:	aa24      	add	r2, sp, #144	; 0x90
 8008240:	9204      	str	r2, [sp, #16]
 8008242:	aa21      	add	r2, sp, #132	; 0x84
 8008244:	9203      	str	r2, [sp, #12]
 8008246:	aa20      	add	r2, sp, #128	; 0x80
 8008248:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	4648      	mov	r0, r9
 8008250:	462b      	mov	r3, r5
 8008252:	9a08      	ldr	r2, [sp, #32]
 8008254:	f7fd ff70 	bl	8006138 <_dtoa_r>
 8008258:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800825a:	9007      	str	r0, [sp, #28]
 800825c:	2b47      	cmp	r3, #71	; 0x47
 800825e:	d106      	bne.n	800826e <_svfprintf_r+0x84a>
 8008260:	f01a 0f01 	tst.w	sl, #1
 8008264:	d103      	bne.n	800826e <_svfprintf_r+0x84a>
 8008266:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8008268:	e676      	b.n	8007f58 <_svfprintf_r+0x534>
 800826a:	4646      	mov	r6, r8
 800826c:	e7e3      	b.n	8008236 <_svfprintf_r+0x812>
 800826e:	9b07      	ldr	r3, [sp, #28]
 8008270:	4433      	add	r3, r6
 8008272:	930d      	str	r3, [sp, #52]	; 0x34
 8008274:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008276:	2b46      	cmp	r3, #70	; 0x46
 8008278:	d111      	bne.n	800829e <_svfprintf_r+0x87a>
 800827a:	9b07      	ldr	r3, [sp, #28]
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	2b30      	cmp	r3, #48	; 0x30
 8008280:	d109      	bne.n	8008296 <_svfprintf_r+0x872>
 8008282:	2200      	movs	r2, #0
 8008284:	2300      	movs	r3, #0
 8008286:	4629      	mov	r1, r5
 8008288:	9808      	ldr	r0, [sp, #32]
 800828a:	f7f8 fb8d 	bl	80009a8 <__aeabi_dcmpeq>
 800828e:	b910      	cbnz	r0, 8008296 <_svfprintf_r+0x872>
 8008290:	f1c6 0601 	rsb	r6, r6, #1
 8008294:	9620      	str	r6, [sp, #128]	; 0x80
 8008296:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008298:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800829a:	441a      	add	r2, r3
 800829c:	920d      	str	r2, [sp, #52]	; 0x34
 800829e:	2200      	movs	r2, #0
 80082a0:	2300      	movs	r3, #0
 80082a2:	4629      	mov	r1, r5
 80082a4:	9808      	ldr	r0, [sp, #32]
 80082a6:	f7f8 fb7f 	bl	80009a8 <__aeabi_dcmpeq>
 80082aa:	b108      	cbz	r0, 80082b0 <_svfprintf_r+0x88c>
 80082ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082ae:	9324      	str	r3, [sp, #144]	; 0x90
 80082b0:	2230      	movs	r2, #48	; 0x30
 80082b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80082b4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80082b6:	4299      	cmp	r1, r3
 80082b8:	d9d5      	bls.n	8008266 <_svfprintf_r+0x842>
 80082ba:	1c59      	adds	r1, r3, #1
 80082bc:	9124      	str	r1, [sp, #144]	; 0x90
 80082be:	701a      	strb	r2, [r3, #0]
 80082c0:	e7f7      	b.n	80082b2 <_svfprintf_r+0x88e>
 80082c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082c4:	2b46      	cmp	r3, #70	; 0x46
 80082c6:	f47f ae57 	bne.w	8007f78 <_svfprintf_r+0x554>
 80082ca:	f00a 0301 	and.w	r3, sl, #1
 80082ce:	2d00      	cmp	r5, #0
 80082d0:	ea43 0308 	orr.w	r3, r3, r8
 80082d4:	dd18      	ble.n	8008308 <_svfprintf_r+0x8e4>
 80082d6:	b383      	cbz	r3, 800833a <_svfprintf_r+0x916>
 80082d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80082da:	18eb      	adds	r3, r5, r3
 80082dc:	4498      	add	r8, r3
 80082de:	2366      	movs	r3, #102	; 0x66
 80082e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80082e2:	e030      	b.n	8008346 <_svfprintf_r+0x922>
 80082e4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80082e8:	f802 6b01 	strb.w	r6, [r2], #1
 80082ec:	e67b      	b.n	8007fe6 <_svfprintf_r+0x5c2>
 80082ee:	b941      	cbnz	r1, 8008302 <_svfprintf_r+0x8de>
 80082f0:	2230      	movs	r2, #48	; 0x30
 80082f2:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 80082f6:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80082fa:	3330      	adds	r3, #48	; 0x30
 80082fc:	f802 3b01 	strb.w	r3, [r2], #1
 8008300:	e67d      	b.n	8007ffe <_svfprintf_r+0x5da>
 8008302:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008306:	e7f8      	b.n	80082fa <_svfprintf_r+0x8d6>
 8008308:	b1cb      	cbz	r3, 800833e <_svfprintf_r+0x91a>
 800830a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800830c:	3301      	adds	r3, #1
 800830e:	e7e5      	b.n	80082dc <_svfprintf_r+0x8b8>
 8008310:	9b08      	ldr	r3, [sp, #32]
 8008312:	429d      	cmp	r5, r3
 8008314:	db07      	blt.n	8008326 <_svfprintf_r+0x902>
 8008316:	f01a 0f01 	tst.w	sl, #1
 800831a:	d029      	beq.n	8008370 <_svfprintf_r+0x94c>
 800831c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800831e:	eb05 0803 	add.w	r8, r5, r3
 8008322:	2367      	movs	r3, #103	; 0x67
 8008324:	e7dc      	b.n	80082e0 <_svfprintf_r+0x8bc>
 8008326:	9b08      	ldr	r3, [sp, #32]
 8008328:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800832a:	2d00      	cmp	r5, #0
 800832c:	eb03 0802 	add.w	r8, r3, r2
 8008330:	dcf7      	bgt.n	8008322 <_svfprintf_r+0x8fe>
 8008332:	f1c5 0301 	rsb	r3, r5, #1
 8008336:	4498      	add	r8, r3
 8008338:	e7f3      	b.n	8008322 <_svfprintf_r+0x8fe>
 800833a:	46a8      	mov	r8, r5
 800833c:	e7cf      	b.n	80082de <_svfprintf_r+0x8ba>
 800833e:	2366      	movs	r3, #102	; 0x66
 8008340:	f04f 0801 	mov.w	r8, #1
 8008344:	930b      	str	r3, [sp, #44]	; 0x2c
 8008346:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 800834a:	930d      	str	r3, [sp, #52]	; 0x34
 800834c:	d023      	beq.n	8008396 <_svfprintf_r+0x972>
 800834e:	2300      	movs	r3, #0
 8008350:	2d00      	cmp	r5, #0
 8008352:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8008356:	f77f ae68 	ble.w	800802a <_svfprintf_r+0x606>
 800835a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	2bff      	cmp	r3, #255	; 0xff
 8008360:	d108      	bne.n	8008374 <_svfprintf_r+0x950>
 8008362:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008366:	4413      	add	r3, r2
 8008368:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800836a:	fb02 8803 	mla	r8, r2, r3, r8
 800836e:	e65c      	b.n	800802a <_svfprintf_r+0x606>
 8008370:	46a8      	mov	r8, r5
 8008372:	e7d6      	b.n	8008322 <_svfprintf_r+0x8fe>
 8008374:	42ab      	cmp	r3, r5
 8008376:	daf4      	bge.n	8008362 <_svfprintf_r+0x93e>
 8008378:	1aed      	subs	r5, r5, r3
 800837a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800837c:	785b      	ldrb	r3, [r3, #1]
 800837e:	b133      	cbz	r3, 800838e <_svfprintf_r+0x96a>
 8008380:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008382:	3301      	adds	r3, #1
 8008384:	930d      	str	r3, [sp, #52]	; 0x34
 8008386:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008388:	3301      	adds	r3, #1
 800838a:	930e      	str	r3, [sp, #56]	; 0x38
 800838c:	e7e5      	b.n	800835a <_svfprintf_r+0x936>
 800838e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008390:	3301      	adds	r3, #1
 8008392:	930c      	str	r3, [sp, #48]	; 0x30
 8008394:	e7e1      	b.n	800835a <_svfprintf_r+0x936>
 8008396:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008398:	930c      	str	r3, [sp, #48]	; 0x30
 800839a:	e646      	b.n	800802a <_svfprintf_r+0x606>
 800839c:	4632      	mov	r2, r6
 800839e:	f852 3b04 	ldr.w	r3, [r2], #4
 80083a2:	f01a 0f20 	tst.w	sl, #32
 80083a6:	920a      	str	r2, [sp, #40]	; 0x28
 80083a8:	d009      	beq.n	80083be <_svfprintf_r+0x99a>
 80083aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80083ac:	4610      	mov	r0, r2
 80083ae:	17d1      	asrs	r1, r2, #31
 80083b0:	e9c3 0100 	strd	r0, r1, [r3]
 80083b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083b6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80083b8:	9307      	str	r3, [sp, #28]
 80083ba:	f7ff bb6f 	b.w	8007a9c <_svfprintf_r+0x78>
 80083be:	f01a 0f10 	tst.w	sl, #16
 80083c2:	d002      	beq.n	80083ca <_svfprintf_r+0x9a6>
 80083c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80083c6:	601a      	str	r2, [r3, #0]
 80083c8:	e7f4      	b.n	80083b4 <_svfprintf_r+0x990>
 80083ca:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80083ce:	d002      	beq.n	80083d6 <_svfprintf_r+0x9b2>
 80083d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80083d2:	801a      	strh	r2, [r3, #0]
 80083d4:	e7ee      	b.n	80083b4 <_svfprintf_r+0x990>
 80083d6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80083da:	d0f3      	beq.n	80083c4 <_svfprintf_r+0x9a0>
 80083dc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80083de:	701a      	strb	r2, [r3, #0]
 80083e0:	e7e8      	b.n	80083b4 <_svfprintf_r+0x990>
 80083e2:	f04a 0a10 	orr.w	sl, sl, #16
 80083e6:	f01a 0f20 	tst.w	sl, #32
 80083ea:	d01e      	beq.n	800842a <_svfprintf_r+0xa06>
 80083ec:	3607      	adds	r6, #7
 80083ee:	f026 0307 	bic.w	r3, r6, #7
 80083f2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80083f6:	930a      	str	r3, [sp, #40]	; 0x28
 80083f8:	2300      	movs	r3, #0
 80083fa:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80083fe:	2200      	movs	r2, #0
 8008400:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008404:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008408:	f000 84b1 	beq.w	8008d6e <_svfprintf_r+0x134a>
 800840c:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8008410:	920c      	str	r2, [sp, #48]	; 0x30
 8008412:	ea56 0207 	orrs.w	r2, r6, r7
 8008416:	f040 84b0 	bne.w	8008d7a <_svfprintf_r+0x1356>
 800841a:	f1b8 0f00 	cmp.w	r8, #0
 800841e:	f000 8103 	beq.w	8008628 <_svfprintf_r+0xc04>
 8008422:	2b01      	cmp	r3, #1
 8008424:	f040 84ac 	bne.w	8008d80 <_svfprintf_r+0x135c>
 8008428:	e098      	b.n	800855c <_svfprintf_r+0xb38>
 800842a:	1d33      	adds	r3, r6, #4
 800842c:	f01a 0f10 	tst.w	sl, #16
 8008430:	930a      	str	r3, [sp, #40]	; 0x28
 8008432:	d001      	beq.n	8008438 <_svfprintf_r+0xa14>
 8008434:	6836      	ldr	r6, [r6, #0]
 8008436:	e003      	b.n	8008440 <_svfprintf_r+0xa1c>
 8008438:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800843c:	d002      	beq.n	8008444 <_svfprintf_r+0xa20>
 800843e:	8836      	ldrh	r6, [r6, #0]
 8008440:	2700      	movs	r7, #0
 8008442:	e7d9      	b.n	80083f8 <_svfprintf_r+0x9d4>
 8008444:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8008448:	d0f4      	beq.n	8008434 <_svfprintf_r+0xa10>
 800844a:	7836      	ldrb	r6, [r6, #0]
 800844c:	e7f8      	b.n	8008440 <_svfprintf_r+0xa1c>
 800844e:	4633      	mov	r3, r6
 8008450:	f853 6b04 	ldr.w	r6, [r3], #4
 8008454:	2278      	movs	r2, #120	; 0x78
 8008456:	930a      	str	r3, [sp, #40]	; 0x28
 8008458:	f647 0330 	movw	r3, #30768	; 0x7830
 800845c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8008460:	4ba8      	ldr	r3, [pc, #672]	; (8008704 <_svfprintf_r+0xce0>)
 8008462:	2700      	movs	r7, #0
 8008464:	931b      	str	r3, [sp, #108]	; 0x6c
 8008466:	f04a 0a02 	orr.w	sl, sl, #2
 800846a:	2302      	movs	r3, #2
 800846c:	920b      	str	r2, [sp, #44]	; 0x2c
 800846e:	e7c6      	b.n	80083fe <_svfprintf_r+0x9da>
 8008470:	4632      	mov	r2, r6
 8008472:	2500      	movs	r5, #0
 8008474:	f852 3b04 	ldr.w	r3, [r2], #4
 8008478:	f1b8 3fff 	cmp.w	r8, #4294967295
 800847c:	9307      	str	r3, [sp, #28]
 800847e:	920a      	str	r2, [sp, #40]	; 0x28
 8008480:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8008484:	d010      	beq.n	80084a8 <_svfprintf_r+0xa84>
 8008486:	4642      	mov	r2, r8
 8008488:	4629      	mov	r1, r5
 800848a:	9807      	ldr	r0, [sp, #28]
 800848c:	f7fe fef0 	bl	8007270 <memchr>
 8008490:	4607      	mov	r7, r0
 8008492:	2800      	cmp	r0, #0
 8008494:	f43f ac85 	beq.w	8007da2 <_svfprintf_r+0x37e>
 8008498:	9b07      	ldr	r3, [sp, #28]
 800849a:	462f      	mov	r7, r5
 800849c:	462e      	mov	r6, r5
 800849e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80084a2:	eba0 0803 	sub.w	r8, r0, r3
 80084a6:	e5c8      	b.n	800803a <_svfprintf_r+0x616>
 80084a8:	9807      	ldr	r0, [sp, #28]
 80084aa:	f7f7 fe51 	bl	8000150 <strlen>
 80084ae:	462f      	mov	r7, r5
 80084b0:	4680      	mov	r8, r0
 80084b2:	e476      	b.n	8007da2 <_svfprintf_r+0x37e>
 80084b4:	f04a 0a10 	orr.w	sl, sl, #16
 80084b8:	f01a 0f20 	tst.w	sl, #32
 80084bc:	d007      	beq.n	80084ce <_svfprintf_r+0xaaa>
 80084be:	3607      	adds	r6, #7
 80084c0:	f026 0307 	bic.w	r3, r6, #7
 80084c4:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80084c8:	930a      	str	r3, [sp, #40]	; 0x28
 80084ca:	2301      	movs	r3, #1
 80084cc:	e797      	b.n	80083fe <_svfprintf_r+0x9da>
 80084ce:	1d33      	adds	r3, r6, #4
 80084d0:	f01a 0f10 	tst.w	sl, #16
 80084d4:	930a      	str	r3, [sp, #40]	; 0x28
 80084d6:	d001      	beq.n	80084dc <_svfprintf_r+0xab8>
 80084d8:	6836      	ldr	r6, [r6, #0]
 80084da:	e003      	b.n	80084e4 <_svfprintf_r+0xac0>
 80084dc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80084e0:	d002      	beq.n	80084e8 <_svfprintf_r+0xac4>
 80084e2:	8836      	ldrh	r6, [r6, #0]
 80084e4:	2700      	movs	r7, #0
 80084e6:	e7f0      	b.n	80084ca <_svfprintf_r+0xaa6>
 80084e8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80084ec:	d0f4      	beq.n	80084d8 <_svfprintf_r+0xab4>
 80084ee:	7836      	ldrb	r6, [r6, #0]
 80084f0:	e7f8      	b.n	80084e4 <_svfprintf_r+0xac0>
 80084f2:	4b85      	ldr	r3, [pc, #532]	; (8008708 <_svfprintf_r+0xce4>)
 80084f4:	f01a 0f20 	tst.w	sl, #32
 80084f8:	931b      	str	r3, [sp, #108]	; 0x6c
 80084fa:	d019      	beq.n	8008530 <_svfprintf_r+0xb0c>
 80084fc:	3607      	adds	r6, #7
 80084fe:	f026 0307 	bic.w	r3, r6, #7
 8008502:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008506:	930a      	str	r3, [sp, #40]	; 0x28
 8008508:	f01a 0f01 	tst.w	sl, #1
 800850c:	d00a      	beq.n	8008524 <_svfprintf_r+0xb00>
 800850e:	ea56 0307 	orrs.w	r3, r6, r7
 8008512:	d007      	beq.n	8008524 <_svfprintf_r+0xb00>
 8008514:	2330      	movs	r3, #48	; 0x30
 8008516:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800851a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800851c:	f04a 0a02 	orr.w	sl, sl, #2
 8008520:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8008524:	2302      	movs	r3, #2
 8008526:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800852a:	e768      	b.n	80083fe <_svfprintf_r+0x9da>
 800852c:	4b75      	ldr	r3, [pc, #468]	; (8008704 <_svfprintf_r+0xce0>)
 800852e:	e7e1      	b.n	80084f4 <_svfprintf_r+0xad0>
 8008530:	1d33      	adds	r3, r6, #4
 8008532:	f01a 0f10 	tst.w	sl, #16
 8008536:	930a      	str	r3, [sp, #40]	; 0x28
 8008538:	d001      	beq.n	800853e <_svfprintf_r+0xb1a>
 800853a:	6836      	ldr	r6, [r6, #0]
 800853c:	e003      	b.n	8008546 <_svfprintf_r+0xb22>
 800853e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008542:	d002      	beq.n	800854a <_svfprintf_r+0xb26>
 8008544:	8836      	ldrh	r6, [r6, #0]
 8008546:	2700      	movs	r7, #0
 8008548:	e7de      	b.n	8008508 <_svfprintf_r+0xae4>
 800854a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800854e:	d0f4      	beq.n	800853a <_svfprintf_r+0xb16>
 8008550:	7836      	ldrb	r6, [r6, #0]
 8008552:	e7f8      	b.n	8008546 <_svfprintf_r+0xb22>
 8008554:	2f00      	cmp	r7, #0
 8008556:	bf08      	it	eq
 8008558:	2e0a      	cmpeq	r6, #10
 800855a:	d206      	bcs.n	800856a <_svfprintf_r+0xb46>
 800855c:	3630      	adds	r6, #48	; 0x30
 800855e:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8008562:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8008566:	f000 bc2d 	b.w	8008dc4 <_svfprintf_r+0x13a0>
 800856a:	2300      	movs	r3, #0
 800856c:	9308      	str	r3, [sp, #32]
 800856e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008570:	ad52      	add	r5, sp, #328	; 0x148
 8008572:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8008576:	1e6b      	subs	r3, r5, #1
 8008578:	9307      	str	r3, [sp, #28]
 800857a:	220a      	movs	r2, #10
 800857c:	2300      	movs	r3, #0
 800857e:	4630      	mov	r0, r6
 8008580:	4639      	mov	r1, r7
 8008582:	f7f8 fa81 	bl	8000a88 <__aeabi_uldivmod>
 8008586:	9b08      	ldr	r3, [sp, #32]
 8008588:	3230      	adds	r2, #48	; 0x30
 800858a:	3301      	adds	r3, #1
 800858c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008590:	9308      	str	r3, [sp, #32]
 8008592:	f1ba 0f00 	cmp.w	sl, #0
 8008596:	d019      	beq.n	80085cc <_svfprintf_r+0xba8>
 8008598:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800859a:	9a08      	ldr	r2, [sp, #32]
 800859c:	781b      	ldrb	r3, [r3, #0]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d114      	bne.n	80085cc <_svfprintf_r+0xba8>
 80085a2:	2aff      	cmp	r2, #255	; 0xff
 80085a4:	d012      	beq.n	80085cc <_svfprintf_r+0xba8>
 80085a6:	2f00      	cmp	r7, #0
 80085a8:	bf08      	it	eq
 80085aa:	2e0a      	cmpeq	r6, #10
 80085ac:	d30e      	bcc.n	80085cc <_svfprintf_r+0xba8>
 80085ae:	9b07      	ldr	r3, [sp, #28]
 80085b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80085b2:	9919      	ldr	r1, [sp, #100]	; 0x64
 80085b4:	1a9b      	subs	r3, r3, r2
 80085b6:	4618      	mov	r0, r3
 80085b8:	9307      	str	r3, [sp, #28]
 80085ba:	f7ff fa20 	bl	80079fe <strncpy>
 80085be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085c0:	785d      	ldrb	r5, [r3, #1]
 80085c2:	b1ed      	cbz	r5, 8008600 <_svfprintf_r+0xbdc>
 80085c4:	3301      	adds	r3, #1
 80085c6:	930e      	str	r3, [sp, #56]	; 0x38
 80085c8:	2300      	movs	r3, #0
 80085ca:	9308      	str	r3, [sp, #32]
 80085cc:	220a      	movs	r2, #10
 80085ce:	2300      	movs	r3, #0
 80085d0:	4630      	mov	r0, r6
 80085d2:	4639      	mov	r1, r7
 80085d4:	f7f8 fa58 	bl	8000a88 <__aeabi_uldivmod>
 80085d8:	2f00      	cmp	r7, #0
 80085da:	bf08      	it	eq
 80085dc:	2e0a      	cmpeq	r6, #10
 80085de:	d20b      	bcs.n	80085f8 <_svfprintf_r+0xbd4>
 80085e0:	2700      	movs	r7, #0
 80085e2:	9b07      	ldr	r3, [sp, #28]
 80085e4:	aa52      	add	r2, sp, #328	; 0x148
 80085e6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80085ea:	4646      	mov	r6, r8
 80085ec:	eba2 0803 	sub.w	r8, r2, r3
 80085f0:	463d      	mov	r5, r7
 80085f2:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80085f6:	e520      	b.n	800803a <_svfprintf_r+0x616>
 80085f8:	4606      	mov	r6, r0
 80085fa:	460f      	mov	r7, r1
 80085fc:	9d07      	ldr	r5, [sp, #28]
 80085fe:	e7ba      	b.n	8008576 <_svfprintf_r+0xb52>
 8008600:	9508      	str	r5, [sp, #32]
 8008602:	e7e3      	b.n	80085cc <_svfprintf_r+0xba8>
 8008604:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008606:	f006 030f 	and.w	r3, r6, #15
 800860a:	5cd3      	ldrb	r3, [r2, r3]
 800860c:	9a07      	ldr	r2, [sp, #28]
 800860e:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008612:	0933      	lsrs	r3, r6, #4
 8008614:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008618:	9207      	str	r2, [sp, #28]
 800861a:	093a      	lsrs	r2, r7, #4
 800861c:	461e      	mov	r6, r3
 800861e:	4617      	mov	r7, r2
 8008620:	ea56 0307 	orrs.w	r3, r6, r7
 8008624:	d1ee      	bne.n	8008604 <_svfprintf_r+0xbe0>
 8008626:	e7db      	b.n	80085e0 <_svfprintf_r+0xbbc>
 8008628:	b933      	cbnz	r3, 8008638 <_svfprintf_r+0xc14>
 800862a:	f01a 0f01 	tst.w	sl, #1
 800862e:	d003      	beq.n	8008638 <_svfprintf_r+0xc14>
 8008630:	2330      	movs	r3, #48	; 0x30
 8008632:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8008636:	e794      	b.n	8008562 <_svfprintf_r+0xb3e>
 8008638:	ab52      	add	r3, sp, #328	; 0x148
 800863a:	e3c3      	b.n	8008dc4 <_svfprintf_r+0x13a0>
 800863c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800863e:	2b00      	cmp	r3, #0
 8008640:	f000 838a 	beq.w	8008d58 <_svfprintf_r+0x1334>
 8008644:	2000      	movs	r0, #0
 8008646:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800864a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800864e:	960a      	str	r6, [sp, #40]	; 0x28
 8008650:	f7ff bb3f 	b.w	8007cd2 <_svfprintf_r+0x2ae>
 8008654:	2010      	movs	r0, #16
 8008656:	2b07      	cmp	r3, #7
 8008658:	4402      	add	r2, r0
 800865a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800865e:	6060      	str	r0, [r4, #4]
 8008660:	dd08      	ble.n	8008674 <_svfprintf_r+0xc50>
 8008662:	4659      	mov	r1, fp
 8008664:	4648      	mov	r0, r9
 8008666:	aa26      	add	r2, sp, #152	; 0x98
 8008668:	f001 fd92 	bl	800a190 <__ssprint_r>
 800866c:	2800      	cmp	r0, #0
 800866e:	f040 8351 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008672:	a929      	add	r1, sp, #164	; 0xa4
 8008674:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008676:	460c      	mov	r4, r1
 8008678:	3b10      	subs	r3, #16
 800867a:	9317      	str	r3, [sp, #92]	; 0x5c
 800867c:	e4f9      	b.n	8008072 <_svfprintf_r+0x64e>
 800867e:	460c      	mov	r4, r1
 8008680:	e513      	b.n	80080aa <_svfprintf_r+0x686>
 8008682:	4659      	mov	r1, fp
 8008684:	4648      	mov	r0, r9
 8008686:	aa26      	add	r2, sp, #152	; 0x98
 8008688:	f001 fd82 	bl	800a190 <__ssprint_r>
 800868c:	2800      	cmp	r0, #0
 800868e:	f040 8341 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008692:	ac29      	add	r4, sp, #164	; 0xa4
 8008694:	e51b      	b.n	80080ce <_svfprintf_r+0x6aa>
 8008696:	4659      	mov	r1, fp
 8008698:	4648      	mov	r0, r9
 800869a:	aa26      	add	r2, sp, #152	; 0x98
 800869c:	f001 fd78 	bl	800a190 <__ssprint_r>
 80086a0:	2800      	cmp	r0, #0
 80086a2:	f040 8337 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80086a6:	ac29      	add	r4, sp, #164	; 0xa4
 80086a8:	e521      	b.n	80080ee <_svfprintf_r+0x6ca>
 80086aa:	2010      	movs	r0, #16
 80086ac:	2b07      	cmp	r3, #7
 80086ae:	4402      	add	r2, r0
 80086b0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80086b4:	6060      	str	r0, [r4, #4]
 80086b6:	dd08      	ble.n	80086ca <_svfprintf_r+0xca6>
 80086b8:	4659      	mov	r1, fp
 80086ba:	4648      	mov	r0, r9
 80086bc:	aa26      	add	r2, sp, #152	; 0x98
 80086be:	f001 fd67 	bl	800a190 <__ssprint_r>
 80086c2:	2800      	cmp	r0, #0
 80086c4:	f040 8326 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80086c8:	a929      	add	r1, sp, #164	; 0xa4
 80086ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086cc:	460c      	mov	r4, r1
 80086ce:	3b10      	subs	r3, #16
 80086d0:	9317      	str	r3, [sp, #92]	; 0x5c
 80086d2:	e515      	b.n	8008100 <_svfprintf_r+0x6dc>
 80086d4:	460c      	mov	r4, r1
 80086d6:	e52f      	b.n	8008138 <_svfprintf_r+0x714>
 80086d8:	2010      	movs	r0, #16
 80086da:	2b07      	cmp	r3, #7
 80086dc:	4402      	add	r2, r0
 80086de:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80086e2:	6060      	str	r0, [r4, #4]
 80086e4:	dd08      	ble.n	80086f8 <_svfprintf_r+0xcd4>
 80086e6:	4659      	mov	r1, fp
 80086e8:	4648      	mov	r0, r9
 80086ea:	aa26      	add	r2, sp, #152	; 0x98
 80086ec:	f001 fd50 	bl	800a190 <__ssprint_r>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	f040 830f 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80086f6:	a929      	add	r1, sp, #164	; 0xa4
 80086f8:	460c      	mov	r4, r1
 80086fa:	3e10      	subs	r6, #16
 80086fc:	e520      	b.n	8008140 <_svfprintf_r+0x71c>
 80086fe:	460c      	mov	r4, r1
 8008700:	e546      	b.n	8008190 <_svfprintf_r+0x76c>
 8008702:	bf00      	nop
 8008704:	0800ac90 	.word	0x0800ac90
 8008708:	0800aca1 	.word	0x0800aca1
 800870c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800870e:	2b65      	cmp	r3, #101	; 0x65
 8008710:	f340 824a 	ble.w	8008ba8 <_svfprintf_r+0x1184>
 8008714:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008718:	2200      	movs	r2, #0
 800871a:	2300      	movs	r3, #0
 800871c:	f7f8 f944 	bl	80009a8 <__aeabi_dcmpeq>
 8008720:	2800      	cmp	r0, #0
 8008722:	d06a      	beq.n	80087fa <_svfprintf_r+0xdd6>
 8008724:	4b6f      	ldr	r3, [pc, #444]	; (80088e4 <_svfprintf_r+0xec0>)
 8008726:	6023      	str	r3, [r4, #0]
 8008728:	2301      	movs	r3, #1
 800872a:	441e      	add	r6, r3
 800872c:	6063      	str	r3, [r4, #4]
 800872e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008730:	9628      	str	r6, [sp, #160]	; 0xa0
 8008732:	3301      	adds	r3, #1
 8008734:	2b07      	cmp	r3, #7
 8008736:	9327      	str	r3, [sp, #156]	; 0x9c
 8008738:	dc38      	bgt.n	80087ac <_svfprintf_r+0xd88>
 800873a:	3408      	adds	r4, #8
 800873c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800873e:	9a08      	ldr	r2, [sp, #32]
 8008740:	4293      	cmp	r3, r2
 8008742:	db03      	blt.n	800874c <_svfprintf_r+0xd28>
 8008744:	f01a 0f01 	tst.w	sl, #1
 8008748:	f43f ad33 	beq.w	80081b2 <_svfprintf_r+0x78e>
 800874c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800874e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008750:	6023      	str	r3, [r4, #0]
 8008752:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008754:	6063      	str	r3, [r4, #4]
 8008756:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008758:	4413      	add	r3, r2
 800875a:	9328      	str	r3, [sp, #160]	; 0xa0
 800875c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800875e:	3301      	adds	r3, #1
 8008760:	2b07      	cmp	r3, #7
 8008762:	9327      	str	r3, [sp, #156]	; 0x9c
 8008764:	dc2c      	bgt.n	80087c0 <_svfprintf_r+0xd9c>
 8008766:	3408      	adds	r4, #8
 8008768:	9b08      	ldr	r3, [sp, #32]
 800876a:	1e5d      	subs	r5, r3, #1
 800876c:	2d00      	cmp	r5, #0
 800876e:	f77f ad20 	ble.w	80081b2 <_svfprintf_r+0x78e>
 8008772:	f04f 0810 	mov.w	r8, #16
 8008776:	4e5c      	ldr	r6, [pc, #368]	; (80088e8 <_svfprintf_r+0xec4>)
 8008778:	2d10      	cmp	r5, #16
 800877a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800877e:	f104 0108 	add.w	r1, r4, #8
 8008782:	f103 0301 	add.w	r3, r3, #1
 8008786:	6026      	str	r6, [r4, #0]
 8008788:	dc24      	bgt.n	80087d4 <_svfprintf_r+0xdb0>
 800878a:	6065      	str	r5, [r4, #4]
 800878c:	2b07      	cmp	r3, #7
 800878e:	4415      	add	r5, r2
 8008790:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008794:	f340 829c 	ble.w	8008cd0 <_svfprintf_r+0x12ac>
 8008798:	4659      	mov	r1, fp
 800879a:	4648      	mov	r0, r9
 800879c:	aa26      	add	r2, sp, #152	; 0x98
 800879e:	f001 fcf7 	bl	800a190 <__ssprint_r>
 80087a2:	2800      	cmp	r0, #0
 80087a4:	f040 82b6 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80087a8:	ac29      	add	r4, sp, #164	; 0xa4
 80087aa:	e502      	b.n	80081b2 <_svfprintf_r+0x78e>
 80087ac:	4659      	mov	r1, fp
 80087ae:	4648      	mov	r0, r9
 80087b0:	aa26      	add	r2, sp, #152	; 0x98
 80087b2:	f001 fced 	bl	800a190 <__ssprint_r>
 80087b6:	2800      	cmp	r0, #0
 80087b8:	f040 82ac 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80087bc:	ac29      	add	r4, sp, #164	; 0xa4
 80087be:	e7bd      	b.n	800873c <_svfprintf_r+0xd18>
 80087c0:	4659      	mov	r1, fp
 80087c2:	4648      	mov	r0, r9
 80087c4:	aa26      	add	r2, sp, #152	; 0x98
 80087c6:	f001 fce3 	bl	800a190 <__ssprint_r>
 80087ca:	2800      	cmp	r0, #0
 80087cc:	f040 82a2 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80087d0:	ac29      	add	r4, sp, #164	; 0xa4
 80087d2:	e7c9      	b.n	8008768 <_svfprintf_r+0xd44>
 80087d4:	3210      	adds	r2, #16
 80087d6:	2b07      	cmp	r3, #7
 80087d8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80087dc:	f8c4 8004 	str.w	r8, [r4, #4]
 80087e0:	dd08      	ble.n	80087f4 <_svfprintf_r+0xdd0>
 80087e2:	4659      	mov	r1, fp
 80087e4:	4648      	mov	r0, r9
 80087e6:	aa26      	add	r2, sp, #152	; 0x98
 80087e8:	f001 fcd2 	bl	800a190 <__ssprint_r>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	f040 8291 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80087f2:	a929      	add	r1, sp, #164	; 0xa4
 80087f4:	460c      	mov	r4, r1
 80087f6:	3d10      	subs	r5, #16
 80087f8:	e7be      	b.n	8008778 <_svfprintf_r+0xd54>
 80087fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	dc75      	bgt.n	80088ec <_svfprintf_r+0xec8>
 8008800:	4b38      	ldr	r3, [pc, #224]	; (80088e4 <_svfprintf_r+0xec0>)
 8008802:	6023      	str	r3, [r4, #0]
 8008804:	2301      	movs	r3, #1
 8008806:	441e      	add	r6, r3
 8008808:	6063      	str	r3, [r4, #4]
 800880a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800880c:	9628      	str	r6, [sp, #160]	; 0xa0
 800880e:	3301      	adds	r3, #1
 8008810:	2b07      	cmp	r3, #7
 8008812:	9327      	str	r3, [sp, #156]	; 0x9c
 8008814:	dc3e      	bgt.n	8008894 <_svfprintf_r+0xe70>
 8008816:	3408      	adds	r4, #8
 8008818:	9908      	ldr	r1, [sp, #32]
 800881a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800881c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800881e:	430a      	orrs	r2, r1
 8008820:	f00a 0101 	and.w	r1, sl, #1
 8008824:	430a      	orrs	r2, r1
 8008826:	f43f acc4 	beq.w	80081b2 <_svfprintf_r+0x78e>
 800882a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800882c:	6022      	str	r2, [r4, #0]
 800882e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008830:	4413      	add	r3, r2
 8008832:	9328      	str	r3, [sp, #160]	; 0xa0
 8008834:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008836:	6062      	str	r2, [r4, #4]
 8008838:	3301      	adds	r3, #1
 800883a:	2b07      	cmp	r3, #7
 800883c:	9327      	str	r3, [sp, #156]	; 0x9c
 800883e:	dc33      	bgt.n	80088a8 <_svfprintf_r+0xe84>
 8008840:	3408      	adds	r4, #8
 8008842:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008844:	2d00      	cmp	r5, #0
 8008846:	da1c      	bge.n	8008882 <_svfprintf_r+0xe5e>
 8008848:	4623      	mov	r3, r4
 800884a:	f04f 0810 	mov.w	r8, #16
 800884e:	4e26      	ldr	r6, [pc, #152]	; (80088e8 <_svfprintf_r+0xec4>)
 8008850:	426d      	negs	r5, r5
 8008852:	2d10      	cmp	r5, #16
 8008854:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008858:	f104 0408 	add.w	r4, r4, #8
 800885c:	f102 0201 	add.w	r2, r2, #1
 8008860:	601e      	str	r6, [r3, #0]
 8008862:	dc2b      	bgt.n	80088bc <_svfprintf_r+0xe98>
 8008864:	605d      	str	r5, [r3, #4]
 8008866:	2a07      	cmp	r2, #7
 8008868:	440d      	add	r5, r1
 800886a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800886e:	dd08      	ble.n	8008882 <_svfprintf_r+0xe5e>
 8008870:	4659      	mov	r1, fp
 8008872:	4648      	mov	r0, r9
 8008874:	aa26      	add	r2, sp, #152	; 0x98
 8008876:	f001 fc8b 	bl	800a190 <__ssprint_r>
 800887a:	2800      	cmp	r0, #0
 800887c:	f040 824a 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008880:	ac29      	add	r4, sp, #164	; 0xa4
 8008882:	9b07      	ldr	r3, [sp, #28]
 8008884:	9a08      	ldr	r2, [sp, #32]
 8008886:	6023      	str	r3, [r4, #0]
 8008888:	9b08      	ldr	r3, [sp, #32]
 800888a:	6063      	str	r3, [r4, #4]
 800888c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800888e:	4413      	add	r3, r2
 8008890:	9328      	str	r3, [sp, #160]	; 0xa0
 8008892:	e487      	b.n	80081a4 <_svfprintf_r+0x780>
 8008894:	4659      	mov	r1, fp
 8008896:	4648      	mov	r0, r9
 8008898:	aa26      	add	r2, sp, #152	; 0x98
 800889a:	f001 fc79 	bl	800a190 <__ssprint_r>
 800889e:	2800      	cmp	r0, #0
 80088a0:	f040 8238 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80088a4:	ac29      	add	r4, sp, #164	; 0xa4
 80088a6:	e7b7      	b.n	8008818 <_svfprintf_r+0xdf4>
 80088a8:	4659      	mov	r1, fp
 80088aa:	4648      	mov	r0, r9
 80088ac:	aa26      	add	r2, sp, #152	; 0x98
 80088ae:	f001 fc6f 	bl	800a190 <__ssprint_r>
 80088b2:	2800      	cmp	r0, #0
 80088b4:	f040 822e 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80088b8:	ac29      	add	r4, sp, #164	; 0xa4
 80088ba:	e7c2      	b.n	8008842 <_svfprintf_r+0xe1e>
 80088bc:	3110      	adds	r1, #16
 80088be:	2a07      	cmp	r2, #7
 80088c0:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80088c4:	f8c3 8004 	str.w	r8, [r3, #4]
 80088c8:	dd08      	ble.n	80088dc <_svfprintf_r+0xeb8>
 80088ca:	4659      	mov	r1, fp
 80088cc:	4648      	mov	r0, r9
 80088ce:	aa26      	add	r2, sp, #152	; 0x98
 80088d0:	f001 fc5e 	bl	800a190 <__ssprint_r>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	f040 821d 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 80088da:	ac29      	add	r4, sp, #164	; 0xa4
 80088dc:	4623      	mov	r3, r4
 80088de:	3d10      	subs	r5, #16
 80088e0:	e7b7      	b.n	8008852 <_svfprintf_r+0xe2e>
 80088e2:	bf00      	nop
 80088e4:	0800acb2 	.word	0x0800acb2
 80088e8:	0800afc4 	.word	0x0800afc4
 80088ec:	9b08      	ldr	r3, [sp, #32]
 80088ee:	42ab      	cmp	r3, r5
 80088f0:	bfa8      	it	ge
 80088f2:	462b      	movge	r3, r5
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	4698      	mov	r8, r3
 80088f8:	dd0b      	ble.n	8008912 <_svfprintf_r+0xeee>
 80088fa:	9b07      	ldr	r3, [sp, #28]
 80088fc:	4446      	add	r6, r8
 80088fe:	e9c4 3800 	strd	r3, r8, [r4]
 8008902:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008904:	9628      	str	r6, [sp, #160]	; 0xa0
 8008906:	3301      	adds	r3, #1
 8008908:	2b07      	cmp	r3, #7
 800890a:	9327      	str	r3, [sp, #156]	; 0x9c
 800890c:	f300 808f 	bgt.w	8008a2e <_svfprintf_r+0x100a>
 8008910:	3408      	adds	r4, #8
 8008912:	f1b8 0f00 	cmp.w	r8, #0
 8008916:	bfb4      	ite	lt
 8008918:	462e      	movlt	r6, r5
 800891a:	eba5 0608 	subge.w	r6, r5, r8
 800891e:	2e00      	cmp	r6, #0
 8008920:	dd1c      	ble.n	800895c <_svfprintf_r+0xf38>
 8008922:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8008ba4 <_svfprintf_r+0x1180>
 8008926:	2e10      	cmp	r6, #16
 8008928:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800892c:	f104 0108 	add.w	r1, r4, #8
 8008930:	f103 0301 	add.w	r3, r3, #1
 8008934:	f8c4 8000 	str.w	r8, [r4]
 8008938:	f300 8083 	bgt.w	8008a42 <_svfprintf_r+0x101e>
 800893c:	6066      	str	r6, [r4, #4]
 800893e:	2b07      	cmp	r3, #7
 8008940:	4416      	add	r6, r2
 8008942:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008946:	f340 808f 	ble.w	8008a68 <_svfprintf_r+0x1044>
 800894a:	4659      	mov	r1, fp
 800894c:	4648      	mov	r0, r9
 800894e:	aa26      	add	r2, sp, #152	; 0x98
 8008950:	f001 fc1e 	bl	800a190 <__ssprint_r>
 8008954:	2800      	cmp	r0, #0
 8008956:	f040 81dd 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 800895a:	ac29      	add	r4, sp, #164	; 0xa4
 800895c:	9b07      	ldr	r3, [sp, #28]
 800895e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8008962:	441d      	add	r5, r3
 8008964:	d00c      	beq.n	8008980 <_svfprintf_r+0xf5c>
 8008966:	4e8f      	ldr	r6, [pc, #572]	; (8008ba4 <_svfprintf_r+0x1180>)
 8008968:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800896a:	2b00      	cmp	r3, #0
 800896c:	d17e      	bne.n	8008a6c <_svfprintf_r+0x1048>
 800896e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008970:	2b00      	cmp	r3, #0
 8008972:	d17e      	bne.n	8008a72 <_svfprintf_r+0x104e>
 8008974:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008978:	4413      	add	r3, r2
 800897a:	429d      	cmp	r5, r3
 800897c:	bf28      	it	cs
 800897e:	461d      	movcs	r5, r3
 8008980:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008982:	9a08      	ldr	r2, [sp, #32]
 8008984:	4293      	cmp	r3, r2
 8008986:	db02      	blt.n	800898e <_svfprintf_r+0xf6a>
 8008988:	f01a 0f01 	tst.w	sl, #1
 800898c:	d00e      	beq.n	80089ac <_svfprintf_r+0xf88>
 800898e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008990:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008992:	6023      	str	r3, [r4, #0]
 8008994:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008996:	6063      	str	r3, [r4, #4]
 8008998:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800899a:	4413      	add	r3, r2
 800899c:	9328      	str	r3, [sp, #160]	; 0xa0
 800899e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80089a0:	3301      	adds	r3, #1
 80089a2:	2b07      	cmp	r3, #7
 80089a4:	9327      	str	r3, [sp, #156]	; 0x9c
 80089a6:	f300 80e8 	bgt.w	8008b7a <_svfprintf_r+0x1156>
 80089aa:	3408      	adds	r4, #8
 80089ac:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80089ae:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 80089b2:	440b      	add	r3, r1
 80089b4:	1b8e      	subs	r6, r1, r6
 80089b6:	1b5a      	subs	r2, r3, r5
 80089b8:	4296      	cmp	r6, r2
 80089ba:	bfa8      	it	ge
 80089bc:	4616      	movge	r6, r2
 80089be:	2e00      	cmp	r6, #0
 80089c0:	dd0b      	ble.n	80089da <_svfprintf_r+0xfb6>
 80089c2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80089c4:	e9c4 5600 	strd	r5, r6, [r4]
 80089c8:	4433      	add	r3, r6
 80089ca:	9328      	str	r3, [sp, #160]	; 0xa0
 80089cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80089ce:	3301      	adds	r3, #1
 80089d0:	2b07      	cmp	r3, #7
 80089d2:	9327      	str	r3, [sp, #156]	; 0x9c
 80089d4:	f300 80db 	bgt.w	8008b8e <_svfprintf_r+0x116a>
 80089d8:	3408      	adds	r4, #8
 80089da:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80089dc:	9b08      	ldr	r3, [sp, #32]
 80089de:	2e00      	cmp	r6, #0
 80089e0:	eba3 0505 	sub.w	r5, r3, r5
 80089e4:	bfa8      	it	ge
 80089e6:	1bad      	subge	r5, r5, r6
 80089e8:	2d00      	cmp	r5, #0
 80089ea:	f77f abe2 	ble.w	80081b2 <_svfprintf_r+0x78e>
 80089ee:	f04f 0810 	mov.w	r8, #16
 80089f2:	4e6c      	ldr	r6, [pc, #432]	; (8008ba4 <_svfprintf_r+0x1180>)
 80089f4:	2d10      	cmp	r5, #16
 80089f6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80089fa:	f104 0108 	add.w	r1, r4, #8
 80089fe:	f103 0301 	add.w	r3, r3, #1
 8008a02:	6026      	str	r6, [r4, #0]
 8008a04:	f77f aec1 	ble.w	800878a <_svfprintf_r+0xd66>
 8008a08:	3210      	adds	r2, #16
 8008a0a:	2b07      	cmp	r3, #7
 8008a0c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008a10:	f8c4 8004 	str.w	r8, [r4, #4]
 8008a14:	dd08      	ble.n	8008a28 <_svfprintf_r+0x1004>
 8008a16:	4659      	mov	r1, fp
 8008a18:	4648      	mov	r0, r9
 8008a1a:	aa26      	add	r2, sp, #152	; 0x98
 8008a1c:	f001 fbb8 	bl	800a190 <__ssprint_r>
 8008a20:	2800      	cmp	r0, #0
 8008a22:	f040 8177 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008a26:	a929      	add	r1, sp, #164	; 0xa4
 8008a28:	460c      	mov	r4, r1
 8008a2a:	3d10      	subs	r5, #16
 8008a2c:	e7e2      	b.n	80089f4 <_svfprintf_r+0xfd0>
 8008a2e:	4659      	mov	r1, fp
 8008a30:	4648      	mov	r0, r9
 8008a32:	aa26      	add	r2, sp, #152	; 0x98
 8008a34:	f001 fbac 	bl	800a190 <__ssprint_r>
 8008a38:	2800      	cmp	r0, #0
 8008a3a:	f040 816b 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008a3e:	ac29      	add	r4, sp, #164	; 0xa4
 8008a40:	e767      	b.n	8008912 <_svfprintf_r+0xeee>
 8008a42:	2010      	movs	r0, #16
 8008a44:	2b07      	cmp	r3, #7
 8008a46:	4402      	add	r2, r0
 8008a48:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008a4c:	6060      	str	r0, [r4, #4]
 8008a4e:	dd08      	ble.n	8008a62 <_svfprintf_r+0x103e>
 8008a50:	4659      	mov	r1, fp
 8008a52:	4648      	mov	r0, r9
 8008a54:	aa26      	add	r2, sp, #152	; 0x98
 8008a56:	f001 fb9b 	bl	800a190 <__ssprint_r>
 8008a5a:	2800      	cmp	r0, #0
 8008a5c:	f040 815a 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008a60:	a929      	add	r1, sp, #164	; 0xa4
 8008a62:	460c      	mov	r4, r1
 8008a64:	3e10      	subs	r6, #16
 8008a66:	e75e      	b.n	8008926 <_svfprintf_r+0xf02>
 8008a68:	460c      	mov	r4, r1
 8008a6a:	e777      	b.n	800895c <_svfprintf_r+0xf38>
 8008a6c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d052      	beq.n	8008b18 <_svfprintf_r+0x10f4>
 8008a72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a74:	3b01      	subs	r3, #1
 8008a76:	930c      	str	r3, [sp, #48]	; 0x30
 8008a78:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a7a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008a7c:	6023      	str	r3, [r4, #0]
 8008a7e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008a80:	6063      	str	r3, [r4, #4]
 8008a82:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a84:	4413      	add	r3, r2
 8008a86:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a88:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a8a:	3301      	adds	r3, #1
 8008a8c:	2b07      	cmp	r3, #7
 8008a8e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a90:	dc49      	bgt.n	8008b26 <_svfprintf_r+0x1102>
 8008a92:	3408      	adds	r4, #8
 8008a94:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008a98:	eb03 0802 	add.w	r8, r3, r2
 8008a9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a9e:	eba8 0805 	sub.w	r8, r8, r5
 8008aa2:	781b      	ldrb	r3, [r3, #0]
 8008aa4:	4598      	cmp	r8, r3
 8008aa6:	bfa8      	it	ge
 8008aa8:	4698      	movge	r8, r3
 8008aaa:	f1b8 0f00 	cmp.w	r8, #0
 8008aae:	dd0a      	ble.n	8008ac6 <_svfprintf_r+0x10a2>
 8008ab0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008ab2:	e9c4 5800 	strd	r5, r8, [r4]
 8008ab6:	4443      	add	r3, r8
 8008ab8:	9328      	str	r3, [sp, #160]	; 0xa0
 8008aba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008abc:	3301      	adds	r3, #1
 8008abe:	2b07      	cmp	r3, #7
 8008ac0:	9327      	str	r3, [sp, #156]	; 0x9c
 8008ac2:	dc3a      	bgt.n	8008b3a <_svfprintf_r+0x1116>
 8008ac4:	3408      	adds	r4, #8
 8008ac6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ac8:	f1b8 0f00 	cmp.w	r8, #0
 8008acc:	781b      	ldrb	r3, [r3, #0]
 8008ace:	bfb4      	ite	lt
 8008ad0:	4698      	movlt	r8, r3
 8008ad2:	eba3 0808 	subge.w	r8, r3, r8
 8008ad6:	f1b8 0f00 	cmp.w	r8, #0
 8008ada:	dd19      	ble.n	8008b10 <_svfprintf_r+0x10ec>
 8008adc:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008ae0:	f1b8 0f10 	cmp.w	r8, #16
 8008ae4:	f102 0201 	add.w	r2, r2, #1
 8008ae8:	f104 0108 	add.w	r1, r4, #8
 8008aec:	6026      	str	r6, [r4, #0]
 8008aee:	dc2e      	bgt.n	8008b4e <_svfprintf_r+0x112a>
 8008af0:	4443      	add	r3, r8
 8008af2:	2a07      	cmp	r2, #7
 8008af4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008af8:	f8c4 8004 	str.w	r8, [r4, #4]
 8008afc:	dd3b      	ble.n	8008b76 <_svfprintf_r+0x1152>
 8008afe:	4659      	mov	r1, fp
 8008b00:	4648      	mov	r0, r9
 8008b02:	aa26      	add	r2, sp, #152	; 0x98
 8008b04:	f001 fb44 	bl	800a190 <__ssprint_r>
 8008b08:	2800      	cmp	r0, #0
 8008b0a:	f040 8103 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008b0e:	ac29      	add	r4, sp, #164	; 0xa4
 8008b10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	441d      	add	r5, r3
 8008b16:	e727      	b.n	8008968 <_svfprintf_r+0xf44>
 8008b18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	930e      	str	r3, [sp, #56]	; 0x38
 8008b1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b20:	3b01      	subs	r3, #1
 8008b22:	930d      	str	r3, [sp, #52]	; 0x34
 8008b24:	e7a8      	b.n	8008a78 <_svfprintf_r+0x1054>
 8008b26:	4659      	mov	r1, fp
 8008b28:	4648      	mov	r0, r9
 8008b2a:	aa26      	add	r2, sp, #152	; 0x98
 8008b2c:	f001 fb30 	bl	800a190 <__ssprint_r>
 8008b30:	2800      	cmp	r0, #0
 8008b32:	f040 80ef 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008b36:	ac29      	add	r4, sp, #164	; 0xa4
 8008b38:	e7ac      	b.n	8008a94 <_svfprintf_r+0x1070>
 8008b3a:	4659      	mov	r1, fp
 8008b3c:	4648      	mov	r0, r9
 8008b3e:	aa26      	add	r2, sp, #152	; 0x98
 8008b40:	f001 fb26 	bl	800a190 <__ssprint_r>
 8008b44:	2800      	cmp	r0, #0
 8008b46:	f040 80e5 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008b4a:	ac29      	add	r4, sp, #164	; 0xa4
 8008b4c:	e7bb      	b.n	8008ac6 <_svfprintf_r+0x10a2>
 8008b4e:	2010      	movs	r0, #16
 8008b50:	2a07      	cmp	r2, #7
 8008b52:	4403      	add	r3, r0
 8008b54:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008b58:	6060      	str	r0, [r4, #4]
 8008b5a:	dd08      	ble.n	8008b6e <_svfprintf_r+0x114a>
 8008b5c:	4659      	mov	r1, fp
 8008b5e:	4648      	mov	r0, r9
 8008b60:	aa26      	add	r2, sp, #152	; 0x98
 8008b62:	f001 fb15 	bl	800a190 <__ssprint_r>
 8008b66:	2800      	cmp	r0, #0
 8008b68:	f040 80d4 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008b6c:	a929      	add	r1, sp, #164	; 0xa4
 8008b6e:	460c      	mov	r4, r1
 8008b70:	f1a8 0810 	sub.w	r8, r8, #16
 8008b74:	e7b2      	b.n	8008adc <_svfprintf_r+0x10b8>
 8008b76:	460c      	mov	r4, r1
 8008b78:	e7ca      	b.n	8008b10 <_svfprintf_r+0x10ec>
 8008b7a:	4659      	mov	r1, fp
 8008b7c:	4648      	mov	r0, r9
 8008b7e:	aa26      	add	r2, sp, #152	; 0x98
 8008b80:	f001 fb06 	bl	800a190 <__ssprint_r>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	f040 80c5 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008b8a:	ac29      	add	r4, sp, #164	; 0xa4
 8008b8c:	e70e      	b.n	80089ac <_svfprintf_r+0xf88>
 8008b8e:	4659      	mov	r1, fp
 8008b90:	4648      	mov	r0, r9
 8008b92:	aa26      	add	r2, sp, #152	; 0x98
 8008b94:	f001 fafc 	bl	800a190 <__ssprint_r>
 8008b98:	2800      	cmp	r0, #0
 8008b9a:	f040 80bb 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008b9e:	ac29      	add	r4, sp, #164	; 0xa4
 8008ba0:	e71b      	b.n	80089da <_svfprintf_r+0xfb6>
 8008ba2:	bf00      	nop
 8008ba4:	0800afc4 	.word	0x0800afc4
 8008ba8:	9a08      	ldr	r2, [sp, #32]
 8008baa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008bac:	2a01      	cmp	r2, #1
 8008bae:	9a07      	ldr	r2, [sp, #28]
 8008bb0:	f106 0601 	add.w	r6, r6, #1
 8008bb4:	6022      	str	r2, [r4, #0]
 8008bb6:	f04f 0201 	mov.w	r2, #1
 8008bba:	f103 0301 	add.w	r3, r3, #1
 8008bbe:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008bc2:	f104 0508 	add.w	r5, r4, #8
 8008bc6:	6062      	str	r2, [r4, #4]
 8008bc8:	dc02      	bgt.n	8008bd0 <_svfprintf_r+0x11ac>
 8008bca:	f01a 0f01 	tst.w	sl, #1
 8008bce:	d07a      	beq.n	8008cc6 <_svfprintf_r+0x12a2>
 8008bd0:	2b07      	cmp	r3, #7
 8008bd2:	dd08      	ble.n	8008be6 <_svfprintf_r+0x11c2>
 8008bd4:	4659      	mov	r1, fp
 8008bd6:	4648      	mov	r0, r9
 8008bd8:	aa26      	add	r2, sp, #152	; 0x98
 8008bda:	f001 fad9 	bl	800a190 <__ssprint_r>
 8008bde:	2800      	cmp	r0, #0
 8008be0:	f040 8098 	bne.w	8008d14 <_svfprintf_r+0x12f0>
 8008be4:	ad29      	add	r5, sp, #164	; 0xa4
 8008be6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008be8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008bea:	602b      	str	r3, [r5, #0]
 8008bec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008bee:	606b      	str	r3, [r5, #4]
 8008bf0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008bf2:	4413      	add	r3, r2
 8008bf4:	9328      	str	r3, [sp, #160]	; 0xa0
 8008bf6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	2b07      	cmp	r3, #7
 8008bfc:	9327      	str	r3, [sp, #156]	; 0x9c
 8008bfe:	dc32      	bgt.n	8008c66 <_svfprintf_r+0x1242>
 8008c00:	3508      	adds	r5, #8
 8008c02:	9b08      	ldr	r3, [sp, #32]
 8008c04:	2200      	movs	r2, #0
 8008c06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008c0a:	1e5c      	subs	r4, r3, #1
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	f7f7 fecb 	bl	80009a8 <__aeabi_dcmpeq>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d130      	bne.n	8008c78 <_svfprintf_r+0x1254>
 8008c16:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8008c18:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c1a:	9807      	ldr	r0, [sp, #28]
 8008c1c:	9a08      	ldr	r2, [sp, #32]
 8008c1e:	3101      	adds	r1, #1
 8008c20:	3b01      	subs	r3, #1
 8008c22:	3001      	adds	r0, #1
 8008c24:	4413      	add	r3, r2
 8008c26:	2907      	cmp	r1, #7
 8008c28:	e9c5 0400 	strd	r0, r4, [r5]
 8008c2c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008c30:	dd4c      	ble.n	8008ccc <_svfprintf_r+0x12a8>
 8008c32:	4659      	mov	r1, fp
 8008c34:	4648      	mov	r0, r9
 8008c36:	aa26      	add	r2, sp, #152	; 0x98
 8008c38:	f001 faaa 	bl	800a190 <__ssprint_r>
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	d169      	bne.n	8008d14 <_svfprintf_r+0x12f0>
 8008c40:	ad29      	add	r5, sp, #164	; 0xa4
 8008c42:	ab22      	add	r3, sp, #136	; 0x88
 8008c44:	602b      	str	r3, [r5, #0]
 8008c46:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008c48:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008c4a:	606b      	str	r3, [r5, #4]
 8008c4c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c4e:	4413      	add	r3, r2
 8008c50:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c52:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c54:	3301      	adds	r3, #1
 8008c56:	2b07      	cmp	r3, #7
 8008c58:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c5a:	f73f ad9d 	bgt.w	8008798 <_svfprintf_r+0xd74>
 8008c5e:	f105 0408 	add.w	r4, r5, #8
 8008c62:	f7ff baa6 	b.w	80081b2 <_svfprintf_r+0x78e>
 8008c66:	4659      	mov	r1, fp
 8008c68:	4648      	mov	r0, r9
 8008c6a:	aa26      	add	r2, sp, #152	; 0x98
 8008c6c:	f001 fa90 	bl	800a190 <__ssprint_r>
 8008c70:	2800      	cmp	r0, #0
 8008c72:	d14f      	bne.n	8008d14 <_svfprintf_r+0x12f0>
 8008c74:	ad29      	add	r5, sp, #164	; 0xa4
 8008c76:	e7c4      	b.n	8008c02 <_svfprintf_r+0x11de>
 8008c78:	2c00      	cmp	r4, #0
 8008c7a:	dde2      	ble.n	8008c42 <_svfprintf_r+0x121e>
 8008c7c:	f04f 0810 	mov.w	r8, #16
 8008c80:	4e51      	ldr	r6, [pc, #324]	; (8008dc8 <_svfprintf_r+0x13a4>)
 8008c82:	2c10      	cmp	r4, #16
 8008c84:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008c88:	f105 0108 	add.w	r1, r5, #8
 8008c8c:	f103 0301 	add.w	r3, r3, #1
 8008c90:	602e      	str	r6, [r5, #0]
 8008c92:	dc07      	bgt.n	8008ca4 <_svfprintf_r+0x1280>
 8008c94:	606c      	str	r4, [r5, #4]
 8008c96:	2b07      	cmp	r3, #7
 8008c98:	4414      	add	r4, r2
 8008c9a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008c9e:	dcc8      	bgt.n	8008c32 <_svfprintf_r+0x120e>
 8008ca0:	460d      	mov	r5, r1
 8008ca2:	e7ce      	b.n	8008c42 <_svfprintf_r+0x121e>
 8008ca4:	3210      	adds	r2, #16
 8008ca6:	2b07      	cmp	r3, #7
 8008ca8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008cac:	f8c5 8004 	str.w	r8, [r5, #4]
 8008cb0:	dd06      	ble.n	8008cc0 <_svfprintf_r+0x129c>
 8008cb2:	4659      	mov	r1, fp
 8008cb4:	4648      	mov	r0, r9
 8008cb6:	aa26      	add	r2, sp, #152	; 0x98
 8008cb8:	f001 fa6a 	bl	800a190 <__ssprint_r>
 8008cbc:	bb50      	cbnz	r0, 8008d14 <_svfprintf_r+0x12f0>
 8008cbe:	a929      	add	r1, sp, #164	; 0xa4
 8008cc0:	460d      	mov	r5, r1
 8008cc2:	3c10      	subs	r4, #16
 8008cc4:	e7dd      	b.n	8008c82 <_svfprintf_r+0x125e>
 8008cc6:	2b07      	cmp	r3, #7
 8008cc8:	ddbb      	ble.n	8008c42 <_svfprintf_r+0x121e>
 8008cca:	e7b2      	b.n	8008c32 <_svfprintf_r+0x120e>
 8008ccc:	3508      	adds	r5, #8
 8008cce:	e7b8      	b.n	8008c42 <_svfprintf_r+0x121e>
 8008cd0:	460c      	mov	r4, r1
 8008cd2:	f7ff ba6e 	b.w	80081b2 <_svfprintf_r+0x78e>
 8008cd6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8008cda:	1a9d      	subs	r5, r3, r2
 8008cdc:	2d00      	cmp	r5, #0
 8008cde:	f77f aa6c 	ble.w	80081ba <_svfprintf_r+0x796>
 8008ce2:	f04f 0810 	mov.w	r8, #16
 8008ce6:	4e39      	ldr	r6, [pc, #228]	; (8008dcc <_svfprintf_r+0x13a8>)
 8008ce8:	2d10      	cmp	r5, #16
 8008cea:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008cee:	6026      	str	r6, [r4, #0]
 8008cf0:	f103 0301 	add.w	r3, r3, #1
 8008cf4:	dc17      	bgt.n	8008d26 <_svfprintf_r+0x1302>
 8008cf6:	6065      	str	r5, [r4, #4]
 8008cf8:	2b07      	cmp	r3, #7
 8008cfa:	4415      	add	r5, r2
 8008cfc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008d00:	f77f aa5b 	ble.w	80081ba <_svfprintf_r+0x796>
 8008d04:	4659      	mov	r1, fp
 8008d06:	4648      	mov	r0, r9
 8008d08:	aa26      	add	r2, sp, #152	; 0x98
 8008d0a:	f001 fa41 	bl	800a190 <__ssprint_r>
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	f43f aa53 	beq.w	80081ba <_svfprintf_r+0x796>
 8008d14:	2f00      	cmp	r7, #0
 8008d16:	f43f a87e 	beq.w	8007e16 <_svfprintf_r+0x3f2>
 8008d1a:	4639      	mov	r1, r7
 8008d1c:	4648      	mov	r0, r9
 8008d1e:	f7fe f953 	bl	8006fc8 <_free_r>
 8008d22:	f7ff b878 	b.w	8007e16 <_svfprintf_r+0x3f2>
 8008d26:	3210      	adds	r2, #16
 8008d28:	2b07      	cmp	r3, #7
 8008d2a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008d2e:	f8c4 8004 	str.w	r8, [r4, #4]
 8008d32:	dc02      	bgt.n	8008d3a <_svfprintf_r+0x1316>
 8008d34:	3408      	adds	r4, #8
 8008d36:	3d10      	subs	r5, #16
 8008d38:	e7d6      	b.n	8008ce8 <_svfprintf_r+0x12c4>
 8008d3a:	4659      	mov	r1, fp
 8008d3c:	4648      	mov	r0, r9
 8008d3e:	aa26      	add	r2, sp, #152	; 0x98
 8008d40:	f001 fa26 	bl	800a190 <__ssprint_r>
 8008d44:	2800      	cmp	r0, #0
 8008d46:	d1e5      	bne.n	8008d14 <_svfprintf_r+0x12f0>
 8008d48:	ac29      	add	r4, sp, #164	; 0xa4
 8008d4a:	e7f4      	b.n	8008d36 <_svfprintf_r+0x1312>
 8008d4c:	4639      	mov	r1, r7
 8008d4e:	4648      	mov	r0, r9
 8008d50:	f7fe f93a 	bl	8006fc8 <_free_r>
 8008d54:	f7ff ba48 	b.w	80081e8 <_svfprintf_r+0x7c4>
 8008d58:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	f43f a85b 	beq.w	8007e16 <_svfprintf_r+0x3f2>
 8008d60:	4659      	mov	r1, fp
 8008d62:	4648      	mov	r0, r9
 8008d64:	aa26      	add	r2, sp, #152	; 0x98
 8008d66:	f001 fa13 	bl	800a190 <__ssprint_r>
 8008d6a:	f7ff b854 	b.w	8007e16 <_svfprintf_r+0x3f2>
 8008d6e:	ea56 0207 	orrs.w	r2, r6, r7
 8008d72:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008d76:	f43f ab54 	beq.w	8008422 <_svfprintf_r+0x9fe>
 8008d7a:	2b01      	cmp	r3, #1
 8008d7c:	f43f abea 	beq.w	8008554 <_svfprintf_r+0xb30>
 8008d80:	2b02      	cmp	r3, #2
 8008d82:	ab52      	add	r3, sp, #328	; 0x148
 8008d84:	9307      	str	r3, [sp, #28]
 8008d86:	f43f ac3d 	beq.w	8008604 <_svfprintf_r+0xbe0>
 8008d8a:	9907      	ldr	r1, [sp, #28]
 8008d8c:	f006 0307 	and.w	r3, r6, #7
 8008d90:	460a      	mov	r2, r1
 8008d92:	3330      	adds	r3, #48	; 0x30
 8008d94:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008d98:	9207      	str	r2, [sp, #28]
 8008d9a:	08f2      	lsrs	r2, r6, #3
 8008d9c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008da0:	08f8      	lsrs	r0, r7, #3
 8008da2:	4616      	mov	r6, r2
 8008da4:	4607      	mov	r7, r0
 8008da6:	ea56 0207 	orrs.w	r2, r6, r7
 8008daa:	d1ee      	bne.n	8008d8a <_svfprintf_r+0x1366>
 8008dac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008dae:	07d2      	lsls	r2, r2, #31
 8008db0:	f57f ac16 	bpl.w	80085e0 <_svfprintf_r+0xbbc>
 8008db4:	2b30      	cmp	r3, #48	; 0x30
 8008db6:	f43f ac13 	beq.w	80085e0 <_svfprintf_r+0xbbc>
 8008dba:	2330      	movs	r3, #48	; 0x30
 8008dbc:	9a07      	ldr	r2, [sp, #28]
 8008dbe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008dc2:	1e8b      	subs	r3, r1, #2
 8008dc4:	9307      	str	r3, [sp, #28]
 8008dc6:	e40b      	b.n	80085e0 <_svfprintf_r+0xbbc>
 8008dc8:	0800afc4 	.word	0x0800afc4
 8008dcc:	0800afb4 	.word	0x0800afb4

08008dd0 <__sprint_r>:
 8008dd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd4:	6893      	ldr	r3, [r2, #8]
 8008dd6:	4680      	mov	r8, r0
 8008dd8:	460f      	mov	r7, r1
 8008dda:	4614      	mov	r4, r2
 8008ddc:	b91b      	cbnz	r3, 8008de6 <__sprint_r+0x16>
 8008dde:	4618      	mov	r0, r3
 8008de0:	6053      	str	r3, [r2, #4]
 8008de2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008de6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008de8:	049d      	lsls	r5, r3, #18
 8008dea:	d520      	bpl.n	8008e2e <__sprint_r+0x5e>
 8008dec:	6815      	ldr	r5, [r2, #0]
 8008dee:	3508      	adds	r5, #8
 8008df0:	f04f 0900 	mov.w	r9, #0
 8008df4:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8008df8:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8008dfc:	45ca      	cmp	sl, r9
 8008dfe:	dc0b      	bgt.n	8008e18 <__sprint_r+0x48>
 8008e00:	68a0      	ldr	r0, [r4, #8]
 8008e02:	f026 0603 	bic.w	r6, r6, #3
 8008e06:	1b80      	subs	r0, r0, r6
 8008e08:	60a0      	str	r0, [r4, #8]
 8008e0a:	3508      	adds	r5, #8
 8008e0c:	2800      	cmp	r0, #0
 8008e0e:	d1ef      	bne.n	8008df0 <__sprint_r+0x20>
 8008e10:	2300      	movs	r3, #0
 8008e12:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8008e16:	e7e4      	b.n	8008de2 <__sprint_r+0x12>
 8008e18:	463a      	mov	r2, r7
 8008e1a:	4640      	mov	r0, r8
 8008e1c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8008e20:	f000 fe21 	bl	8009a66 <_fputwc_r>
 8008e24:	1c43      	adds	r3, r0, #1
 8008e26:	d0f3      	beq.n	8008e10 <__sprint_r+0x40>
 8008e28:	f109 0901 	add.w	r9, r9, #1
 8008e2c:	e7e6      	b.n	8008dfc <__sprint_r+0x2c>
 8008e2e:	f000 fe55 	bl	8009adc <__sfvwrite_r>
 8008e32:	e7ed      	b.n	8008e10 <__sprint_r+0x40>

08008e34 <_vfiprintf_r>:
 8008e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e38:	b0bb      	sub	sp, #236	; 0xec
 8008e3a:	460f      	mov	r7, r1
 8008e3c:	461d      	mov	r5, r3
 8008e3e:	461c      	mov	r4, r3
 8008e40:	4681      	mov	r9, r0
 8008e42:	9202      	str	r2, [sp, #8]
 8008e44:	b118      	cbz	r0, 8008e4e <_vfiprintf_r+0x1a>
 8008e46:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008e48:	b90b      	cbnz	r3, 8008e4e <_vfiprintf_r+0x1a>
 8008e4a:	f7fe f82d 	bl	8006ea8 <__sinit>
 8008e4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e50:	07d8      	lsls	r0, r3, #31
 8008e52:	d405      	bmi.n	8008e60 <_vfiprintf_r+0x2c>
 8008e54:	89bb      	ldrh	r3, [r7, #12]
 8008e56:	0599      	lsls	r1, r3, #22
 8008e58:	d402      	bmi.n	8008e60 <_vfiprintf_r+0x2c>
 8008e5a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008e5c:	f7fe f99a 	bl	8007194 <__retarget_lock_acquire_recursive>
 8008e60:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008e64:	049a      	lsls	r2, r3, #18
 8008e66:	d406      	bmi.n	8008e76 <_vfiprintf_r+0x42>
 8008e68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008e6c:	81bb      	strh	r3, [r7, #12]
 8008e6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e74:	667b      	str	r3, [r7, #100]	; 0x64
 8008e76:	89bb      	ldrh	r3, [r7, #12]
 8008e78:	071e      	lsls	r6, r3, #28
 8008e7a:	d501      	bpl.n	8008e80 <_vfiprintf_r+0x4c>
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	b9ab      	cbnz	r3, 8008eac <_vfiprintf_r+0x78>
 8008e80:	4639      	mov	r1, r7
 8008e82:	4648      	mov	r0, r9
 8008e84:	f7fd f860 	bl	8005f48 <__swsetup_r>
 8008e88:	b180      	cbz	r0, 8008eac <_vfiprintf_r+0x78>
 8008e8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008e8c:	07d8      	lsls	r0, r3, #31
 8008e8e:	d506      	bpl.n	8008e9e <_vfiprintf_r+0x6a>
 8008e90:	f04f 33ff 	mov.w	r3, #4294967295
 8008e94:	9303      	str	r3, [sp, #12]
 8008e96:	9803      	ldr	r0, [sp, #12]
 8008e98:	b03b      	add	sp, #236	; 0xec
 8008e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e9e:	89bb      	ldrh	r3, [r7, #12]
 8008ea0:	0599      	lsls	r1, r3, #22
 8008ea2:	d4f5      	bmi.n	8008e90 <_vfiprintf_r+0x5c>
 8008ea4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008ea6:	f7fe f976 	bl	8007196 <__retarget_lock_release_recursive>
 8008eaa:	e7f1      	b.n	8008e90 <_vfiprintf_r+0x5c>
 8008eac:	89bb      	ldrh	r3, [r7, #12]
 8008eae:	f003 021a 	and.w	r2, r3, #26
 8008eb2:	2a0a      	cmp	r2, #10
 8008eb4:	d113      	bne.n	8008ede <_vfiprintf_r+0xaa>
 8008eb6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008eba:	2a00      	cmp	r2, #0
 8008ebc:	db0f      	blt.n	8008ede <_vfiprintf_r+0xaa>
 8008ebe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008ec0:	07d2      	lsls	r2, r2, #31
 8008ec2:	d404      	bmi.n	8008ece <_vfiprintf_r+0x9a>
 8008ec4:	059e      	lsls	r6, r3, #22
 8008ec6:	d402      	bmi.n	8008ece <_vfiprintf_r+0x9a>
 8008ec8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008eca:	f7fe f964 	bl	8007196 <__retarget_lock_release_recursive>
 8008ece:	462b      	mov	r3, r5
 8008ed0:	4639      	mov	r1, r7
 8008ed2:	4648      	mov	r0, r9
 8008ed4:	9a02      	ldr	r2, [sp, #8]
 8008ed6:	f000 fc2d 	bl	8009734 <__sbprintf>
 8008eda:	9003      	str	r0, [sp, #12]
 8008edc:	e7db      	b.n	8008e96 <_vfiprintf_r+0x62>
 8008ede:	2300      	movs	r3, #0
 8008ee0:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 8008ee4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8008ee8:	ae11      	add	r6, sp, #68	; 0x44
 8008eea:	960e      	str	r6, [sp, #56]	; 0x38
 8008eec:	9308      	str	r3, [sp, #32]
 8008eee:	930a      	str	r3, [sp, #40]	; 0x28
 8008ef0:	9303      	str	r3, [sp, #12]
 8008ef2:	9b02      	ldr	r3, [sp, #8]
 8008ef4:	461d      	mov	r5, r3
 8008ef6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008efa:	b10a      	cbz	r2, 8008f00 <_vfiprintf_r+0xcc>
 8008efc:	2a25      	cmp	r2, #37	; 0x25
 8008efe:	d1f9      	bne.n	8008ef4 <_vfiprintf_r+0xc0>
 8008f00:	9b02      	ldr	r3, [sp, #8]
 8008f02:	ebb5 0803 	subs.w	r8, r5, r3
 8008f06:	d00d      	beq.n	8008f24 <_vfiprintf_r+0xf0>
 8008f08:	e9c6 3800 	strd	r3, r8, [r6]
 8008f0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f0e:	4443      	add	r3, r8
 8008f10:	9310      	str	r3, [sp, #64]	; 0x40
 8008f12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f14:	3301      	adds	r3, #1
 8008f16:	2b07      	cmp	r3, #7
 8008f18:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f1a:	dc75      	bgt.n	8009008 <_vfiprintf_r+0x1d4>
 8008f1c:	3608      	adds	r6, #8
 8008f1e:	9b03      	ldr	r3, [sp, #12]
 8008f20:	4443      	add	r3, r8
 8008f22:	9303      	str	r3, [sp, #12]
 8008f24:	782b      	ldrb	r3, [r5, #0]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	f000 83c6 	beq.w	80096b8 <_vfiprintf_r+0x884>
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f04f 31ff 	mov.w	r1, #4294967295
 8008f32:	469a      	mov	sl, r3
 8008f34:	1c6a      	adds	r2, r5, #1
 8008f36:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8008f3a:	9101      	str	r1, [sp, #4]
 8008f3c:	9304      	str	r3, [sp, #16]
 8008f3e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008f42:	9202      	str	r2, [sp, #8]
 8008f44:	f1a3 0220 	sub.w	r2, r3, #32
 8008f48:	2a5a      	cmp	r2, #90	; 0x5a
 8008f4a:	f200 830e 	bhi.w	800956a <_vfiprintf_r+0x736>
 8008f4e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008f52:	0098      	.short	0x0098
 8008f54:	030c030c 	.word	0x030c030c
 8008f58:	030c00a0 	.word	0x030c00a0
 8008f5c:	030c030c 	.word	0x030c030c
 8008f60:	030c0080 	.word	0x030c0080
 8008f64:	00a3030c 	.word	0x00a3030c
 8008f68:	030c00ad 	.word	0x030c00ad
 8008f6c:	00af00aa 	.word	0x00af00aa
 8008f70:	00ca030c 	.word	0x00ca030c
 8008f74:	00cd00cd 	.word	0x00cd00cd
 8008f78:	00cd00cd 	.word	0x00cd00cd
 8008f7c:	00cd00cd 	.word	0x00cd00cd
 8008f80:	00cd00cd 	.word	0x00cd00cd
 8008f84:	030c00cd 	.word	0x030c00cd
 8008f88:	030c030c 	.word	0x030c030c
 8008f8c:	030c030c 	.word	0x030c030c
 8008f90:	030c030c 	.word	0x030c030c
 8008f94:	030c030c 	.word	0x030c030c
 8008f98:	010500f7 	.word	0x010500f7
 8008f9c:	030c030c 	.word	0x030c030c
 8008fa0:	030c030c 	.word	0x030c030c
 8008fa4:	030c030c 	.word	0x030c030c
 8008fa8:	030c030c 	.word	0x030c030c
 8008fac:	030c030c 	.word	0x030c030c
 8008fb0:	030c014b 	.word	0x030c014b
 8008fb4:	030c030c 	.word	0x030c030c
 8008fb8:	030c0191 	.word	0x030c0191
 8008fbc:	030c026f 	.word	0x030c026f
 8008fc0:	028d030c 	.word	0x028d030c
 8008fc4:	030c030c 	.word	0x030c030c
 8008fc8:	030c030c 	.word	0x030c030c
 8008fcc:	030c030c 	.word	0x030c030c
 8008fd0:	030c030c 	.word	0x030c030c
 8008fd4:	030c030c 	.word	0x030c030c
 8008fd8:	010700f7 	.word	0x010700f7
 8008fdc:	030c030c 	.word	0x030c030c
 8008fe0:	00dd030c 	.word	0x00dd030c
 8008fe4:	00f10107 	.word	0x00f10107
 8008fe8:	00ea030c 	.word	0x00ea030c
 8008fec:	012e030c 	.word	0x012e030c
 8008ff0:	0180014d 	.word	0x0180014d
 8008ff4:	030c00f1 	.word	0x030c00f1
 8008ff8:	00960191 	.word	0x00960191
 8008ffc:	030c0271 	.word	0x030c0271
 8009000:	0065030c 	.word	0x0065030c
 8009004:	0096030c 	.word	0x0096030c
 8009008:	4639      	mov	r1, r7
 800900a:	4648      	mov	r0, r9
 800900c:	aa0e      	add	r2, sp, #56	; 0x38
 800900e:	f7ff fedf 	bl	8008dd0 <__sprint_r>
 8009012:	2800      	cmp	r0, #0
 8009014:	f040 832f 	bne.w	8009676 <_vfiprintf_r+0x842>
 8009018:	ae11      	add	r6, sp, #68	; 0x44
 800901a:	e780      	b.n	8008f1e <_vfiprintf_r+0xea>
 800901c:	4a94      	ldr	r2, [pc, #592]	; (8009270 <_vfiprintf_r+0x43c>)
 800901e:	f01a 0f20 	tst.w	sl, #32
 8009022:	9206      	str	r2, [sp, #24]
 8009024:	f000 8224 	beq.w	8009470 <_vfiprintf_r+0x63c>
 8009028:	3407      	adds	r4, #7
 800902a:	f024 0b07 	bic.w	fp, r4, #7
 800902e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8009032:	f01a 0f01 	tst.w	sl, #1
 8009036:	d009      	beq.n	800904c <_vfiprintf_r+0x218>
 8009038:	ea54 0205 	orrs.w	r2, r4, r5
 800903c:	bf1f      	itttt	ne
 800903e:	2230      	movne	r2, #48	; 0x30
 8009040:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 8009044:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 8009048:	f04a 0a02 	orrne.w	sl, sl, #2
 800904c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009050:	e10b      	b.n	800926a <_vfiprintf_r+0x436>
 8009052:	4648      	mov	r0, r9
 8009054:	f7fe f898 	bl	8007188 <_localeconv_r>
 8009058:	6843      	ldr	r3, [r0, #4]
 800905a:	4618      	mov	r0, r3
 800905c:	930a      	str	r3, [sp, #40]	; 0x28
 800905e:	f7f7 f877 	bl	8000150 <strlen>
 8009062:	9008      	str	r0, [sp, #32]
 8009064:	4648      	mov	r0, r9
 8009066:	f7fe f88f 	bl	8007188 <_localeconv_r>
 800906a:	6883      	ldr	r3, [r0, #8]
 800906c:	9307      	str	r3, [sp, #28]
 800906e:	9b08      	ldr	r3, [sp, #32]
 8009070:	b12b      	cbz	r3, 800907e <_vfiprintf_r+0x24a>
 8009072:	9b07      	ldr	r3, [sp, #28]
 8009074:	b11b      	cbz	r3, 800907e <_vfiprintf_r+0x24a>
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	b10b      	cbz	r3, 800907e <_vfiprintf_r+0x24a>
 800907a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800907e:	9a02      	ldr	r2, [sp, #8]
 8009080:	e75d      	b.n	8008f3e <_vfiprintf_r+0x10a>
 8009082:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1f9      	bne.n	800907e <_vfiprintf_r+0x24a>
 800908a:	2320      	movs	r3, #32
 800908c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009090:	e7f5      	b.n	800907e <_vfiprintf_r+0x24a>
 8009092:	f04a 0a01 	orr.w	sl, sl, #1
 8009096:	e7f2      	b.n	800907e <_vfiprintf_r+0x24a>
 8009098:	f854 3b04 	ldr.w	r3, [r4], #4
 800909c:	2b00      	cmp	r3, #0
 800909e:	9304      	str	r3, [sp, #16]
 80090a0:	daed      	bge.n	800907e <_vfiprintf_r+0x24a>
 80090a2:	425b      	negs	r3, r3
 80090a4:	9304      	str	r3, [sp, #16]
 80090a6:	f04a 0a04 	orr.w	sl, sl, #4
 80090aa:	e7e8      	b.n	800907e <_vfiprintf_r+0x24a>
 80090ac:	232b      	movs	r3, #43	; 0x2b
 80090ae:	e7ed      	b.n	800908c <_vfiprintf_r+0x258>
 80090b0:	9a02      	ldr	r2, [sp, #8]
 80090b2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80090b6:	2b2a      	cmp	r3, #42	; 0x2a
 80090b8:	d112      	bne.n	80090e0 <_vfiprintf_r+0x2ac>
 80090ba:	f854 0b04 	ldr.w	r0, [r4], #4
 80090be:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 80090c2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80090c6:	e7da      	b.n	800907e <_vfiprintf_r+0x24a>
 80090c8:	200a      	movs	r0, #10
 80090ca:	9b01      	ldr	r3, [sp, #4]
 80090cc:	fb00 1303 	mla	r3, r0, r3, r1
 80090d0:	9301      	str	r3, [sp, #4]
 80090d2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80090d6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80090da:	2909      	cmp	r1, #9
 80090dc:	d9f4      	bls.n	80090c8 <_vfiprintf_r+0x294>
 80090de:	e730      	b.n	8008f42 <_vfiprintf_r+0x10e>
 80090e0:	2100      	movs	r1, #0
 80090e2:	9101      	str	r1, [sp, #4]
 80090e4:	e7f7      	b.n	80090d6 <_vfiprintf_r+0x2a2>
 80090e6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80090ea:	e7c8      	b.n	800907e <_vfiprintf_r+0x24a>
 80090ec:	2100      	movs	r1, #0
 80090ee:	9a02      	ldr	r2, [sp, #8]
 80090f0:	9104      	str	r1, [sp, #16]
 80090f2:	200a      	movs	r0, #10
 80090f4:	9904      	ldr	r1, [sp, #16]
 80090f6:	3b30      	subs	r3, #48	; 0x30
 80090f8:	fb00 3301 	mla	r3, r0, r1, r3
 80090fc:	9304      	str	r3, [sp, #16]
 80090fe:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009102:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009106:	2909      	cmp	r1, #9
 8009108:	d9f3      	bls.n	80090f2 <_vfiprintf_r+0x2be>
 800910a:	e71a      	b.n	8008f42 <_vfiprintf_r+0x10e>
 800910c:	9b02      	ldr	r3, [sp, #8]
 800910e:	781b      	ldrb	r3, [r3, #0]
 8009110:	2b68      	cmp	r3, #104	; 0x68
 8009112:	bf01      	itttt	eq
 8009114:	9b02      	ldreq	r3, [sp, #8]
 8009116:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800911a:	3301      	addeq	r3, #1
 800911c:	9302      	streq	r3, [sp, #8]
 800911e:	bf18      	it	ne
 8009120:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009124:	e7ab      	b.n	800907e <_vfiprintf_r+0x24a>
 8009126:	9b02      	ldr	r3, [sp, #8]
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	2b6c      	cmp	r3, #108	; 0x6c
 800912c:	d105      	bne.n	800913a <_vfiprintf_r+0x306>
 800912e:	9b02      	ldr	r3, [sp, #8]
 8009130:	3301      	adds	r3, #1
 8009132:	9302      	str	r3, [sp, #8]
 8009134:	f04a 0a20 	orr.w	sl, sl, #32
 8009138:	e7a1      	b.n	800907e <_vfiprintf_r+0x24a>
 800913a:	f04a 0a10 	orr.w	sl, sl, #16
 800913e:	e79e      	b.n	800907e <_vfiprintf_r+0x24a>
 8009140:	46a3      	mov	fp, r4
 8009142:	2100      	movs	r1, #0
 8009144:	f85b 3b04 	ldr.w	r3, [fp], #4
 8009148:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800914c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009150:	2301      	movs	r3, #1
 8009152:	460d      	mov	r5, r1
 8009154:	9301      	str	r3, [sp, #4]
 8009156:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800915a:	e0a0      	b.n	800929e <_vfiprintf_r+0x46a>
 800915c:	f04a 0a10 	orr.w	sl, sl, #16
 8009160:	f01a 0f20 	tst.w	sl, #32
 8009164:	d010      	beq.n	8009188 <_vfiprintf_r+0x354>
 8009166:	3407      	adds	r4, #7
 8009168:	f024 0b07 	bic.w	fp, r4, #7
 800916c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8009170:	2c00      	cmp	r4, #0
 8009172:	f175 0300 	sbcs.w	r3, r5, #0
 8009176:	da05      	bge.n	8009184 <_vfiprintf_r+0x350>
 8009178:	232d      	movs	r3, #45	; 0x2d
 800917a:	4264      	negs	r4, r4
 800917c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8009180:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009184:	2301      	movs	r3, #1
 8009186:	e03f      	b.n	8009208 <_vfiprintf_r+0x3d4>
 8009188:	f01a 0f10 	tst.w	sl, #16
 800918c:	f104 0b04 	add.w	fp, r4, #4
 8009190:	d002      	beq.n	8009198 <_vfiprintf_r+0x364>
 8009192:	6824      	ldr	r4, [r4, #0]
 8009194:	17e5      	asrs	r5, r4, #31
 8009196:	e7eb      	b.n	8009170 <_vfiprintf_r+0x33c>
 8009198:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800919c:	6824      	ldr	r4, [r4, #0]
 800919e:	d001      	beq.n	80091a4 <_vfiprintf_r+0x370>
 80091a0:	b224      	sxth	r4, r4
 80091a2:	e7f7      	b.n	8009194 <_vfiprintf_r+0x360>
 80091a4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80091a8:	bf18      	it	ne
 80091aa:	b264      	sxtbne	r4, r4
 80091ac:	e7f2      	b.n	8009194 <_vfiprintf_r+0x360>
 80091ae:	f01a 0f20 	tst.w	sl, #32
 80091b2:	f854 3b04 	ldr.w	r3, [r4], #4
 80091b6:	d005      	beq.n	80091c4 <_vfiprintf_r+0x390>
 80091b8:	9a03      	ldr	r2, [sp, #12]
 80091ba:	4610      	mov	r0, r2
 80091bc:	17d1      	asrs	r1, r2, #31
 80091be:	e9c3 0100 	strd	r0, r1, [r3]
 80091c2:	e696      	b.n	8008ef2 <_vfiprintf_r+0xbe>
 80091c4:	f01a 0f10 	tst.w	sl, #16
 80091c8:	d002      	beq.n	80091d0 <_vfiprintf_r+0x39c>
 80091ca:	9a03      	ldr	r2, [sp, #12]
 80091cc:	601a      	str	r2, [r3, #0]
 80091ce:	e690      	b.n	8008ef2 <_vfiprintf_r+0xbe>
 80091d0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80091d4:	d002      	beq.n	80091dc <_vfiprintf_r+0x3a8>
 80091d6:	9a03      	ldr	r2, [sp, #12]
 80091d8:	801a      	strh	r2, [r3, #0]
 80091da:	e68a      	b.n	8008ef2 <_vfiprintf_r+0xbe>
 80091dc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80091e0:	d0f3      	beq.n	80091ca <_vfiprintf_r+0x396>
 80091e2:	9a03      	ldr	r2, [sp, #12]
 80091e4:	701a      	strb	r2, [r3, #0]
 80091e6:	e684      	b.n	8008ef2 <_vfiprintf_r+0xbe>
 80091e8:	f04a 0a10 	orr.w	sl, sl, #16
 80091ec:	f01a 0f20 	tst.w	sl, #32
 80091f0:	d01d      	beq.n	800922e <_vfiprintf_r+0x3fa>
 80091f2:	3407      	adds	r4, #7
 80091f4:	f024 0b07 	bic.w	fp, r4, #7
 80091f8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 80091fc:	2300      	movs	r3, #0
 80091fe:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009202:	2200      	movs	r2, #0
 8009204:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 8009208:	9a01      	ldr	r2, [sp, #4]
 800920a:	3201      	adds	r2, #1
 800920c:	f000 8261 	beq.w	80096d2 <_vfiprintf_r+0x89e>
 8009210:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009214:	9205      	str	r2, [sp, #20]
 8009216:	ea54 0205 	orrs.w	r2, r4, r5
 800921a:	f040 8260 	bne.w	80096de <_vfiprintf_r+0x8aa>
 800921e:	9a01      	ldr	r2, [sp, #4]
 8009220:	2a00      	cmp	r2, #0
 8009222:	f000 8197 	beq.w	8009554 <_vfiprintf_r+0x720>
 8009226:	2b01      	cmp	r3, #1
 8009228:	f040 825c 	bne.w	80096e4 <_vfiprintf_r+0x8b0>
 800922c:	e136      	b.n	800949c <_vfiprintf_r+0x668>
 800922e:	f01a 0f10 	tst.w	sl, #16
 8009232:	f104 0b04 	add.w	fp, r4, #4
 8009236:	d001      	beq.n	800923c <_vfiprintf_r+0x408>
 8009238:	6824      	ldr	r4, [r4, #0]
 800923a:	e003      	b.n	8009244 <_vfiprintf_r+0x410>
 800923c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009240:	d002      	beq.n	8009248 <_vfiprintf_r+0x414>
 8009242:	8824      	ldrh	r4, [r4, #0]
 8009244:	2500      	movs	r5, #0
 8009246:	e7d9      	b.n	80091fc <_vfiprintf_r+0x3c8>
 8009248:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800924c:	d0f4      	beq.n	8009238 <_vfiprintf_r+0x404>
 800924e:	7824      	ldrb	r4, [r4, #0]
 8009250:	e7f8      	b.n	8009244 <_vfiprintf_r+0x410>
 8009252:	f647 0330 	movw	r3, #30768	; 0x7830
 8009256:	46a3      	mov	fp, r4
 8009258:	2500      	movs	r5, #0
 800925a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800925e:	4b04      	ldr	r3, [pc, #16]	; (8009270 <_vfiprintf_r+0x43c>)
 8009260:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009264:	f04a 0a02 	orr.w	sl, sl, #2
 8009268:	9306      	str	r3, [sp, #24]
 800926a:	2302      	movs	r3, #2
 800926c:	e7c9      	b.n	8009202 <_vfiprintf_r+0x3ce>
 800926e:	bf00      	nop
 8009270:	0800ac90 	.word	0x0800ac90
 8009274:	46a3      	mov	fp, r4
 8009276:	2500      	movs	r5, #0
 8009278:	9b01      	ldr	r3, [sp, #4]
 800927a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800927e:	1c5c      	adds	r4, r3, #1
 8009280:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 8009284:	f000 80cf 	beq.w	8009426 <_vfiprintf_r+0x5f2>
 8009288:	461a      	mov	r2, r3
 800928a:	4629      	mov	r1, r5
 800928c:	4640      	mov	r0, r8
 800928e:	f7fd ffef 	bl	8007270 <memchr>
 8009292:	2800      	cmp	r0, #0
 8009294:	f000 8173 	beq.w	800957e <_vfiprintf_r+0x74a>
 8009298:	eba0 0308 	sub.w	r3, r0, r8
 800929c:	9301      	str	r3, [sp, #4]
 800929e:	9b01      	ldr	r3, [sp, #4]
 80092a0:	42ab      	cmp	r3, r5
 80092a2:	bfb8      	it	lt
 80092a4:	462b      	movlt	r3, r5
 80092a6:	9305      	str	r3, [sp, #20]
 80092a8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80092ac:	b113      	cbz	r3, 80092b4 <_vfiprintf_r+0x480>
 80092ae:	9b05      	ldr	r3, [sp, #20]
 80092b0:	3301      	adds	r3, #1
 80092b2:	9305      	str	r3, [sp, #20]
 80092b4:	f01a 0302 	ands.w	r3, sl, #2
 80092b8:	9309      	str	r3, [sp, #36]	; 0x24
 80092ba:	bf1e      	ittt	ne
 80092bc:	9b05      	ldrne	r3, [sp, #20]
 80092be:	3302      	addne	r3, #2
 80092c0:	9305      	strne	r3, [sp, #20]
 80092c2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80092c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80092c8:	d11f      	bne.n	800930a <_vfiprintf_r+0x4d6>
 80092ca:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80092ce:	1a9c      	subs	r4, r3, r2
 80092d0:	2c00      	cmp	r4, #0
 80092d2:	dd1a      	ble.n	800930a <_vfiprintf_r+0x4d6>
 80092d4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80092d8:	48b4      	ldr	r0, [pc, #720]	; (80095ac <_vfiprintf_r+0x778>)
 80092da:	2c10      	cmp	r4, #16
 80092dc:	f103 0301 	add.w	r3, r3, #1
 80092e0:	f106 0108 	add.w	r1, r6, #8
 80092e4:	6030      	str	r0, [r6, #0]
 80092e6:	f300 814c 	bgt.w	8009582 <_vfiprintf_r+0x74e>
 80092ea:	6074      	str	r4, [r6, #4]
 80092ec:	2b07      	cmp	r3, #7
 80092ee:	4414      	add	r4, r2
 80092f0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80092f4:	f340 8157 	ble.w	80095a6 <_vfiprintf_r+0x772>
 80092f8:	4639      	mov	r1, r7
 80092fa:	4648      	mov	r0, r9
 80092fc:	aa0e      	add	r2, sp, #56	; 0x38
 80092fe:	f7ff fd67 	bl	8008dd0 <__sprint_r>
 8009302:	2800      	cmp	r0, #0
 8009304:	f040 81b7 	bne.w	8009676 <_vfiprintf_r+0x842>
 8009308:	ae11      	add	r6, sp, #68	; 0x44
 800930a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800930e:	b173      	cbz	r3, 800932e <_vfiprintf_r+0x4fa>
 8009310:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009314:	6032      	str	r2, [r6, #0]
 8009316:	2201      	movs	r2, #1
 8009318:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800931a:	6072      	str	r2, [r6, #4]
 800931c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800931e:	3301      	adds	r3, #1
 8009320:	3201      	adds	r2, #1
 8009322:	2b07      	cmp	r3, #7
 8009324:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009328:	f300 8146 	bgt.w	80095b8 <_vfiprintf_r+0x784>
 800932c:	3608      	adds	r6, #8
 800932e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009330:	b16b      	cbz	r3, 800934e <_vfiprintf_r+0x51a>
 8009332:	aa0d      	add	r2, sp, #52	; 0x34
 8009334:	6032      	str	r2, [r6, #0]
 8009336:	2202      	movs	r2, #2
 8009338:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800933a:	6072      	str	r2, [r6, #4]
 800933c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800933e:	3301      	adds	r3, #1
 8009340:	3202      	adds	r2, #2
 8009342:	2b07      	cmp	r3, #7
 8009344:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009348:	f300 813f 	bgt.w	80095ca <_vfiprintf_r+0x796>
 800934c:	3608      	adds	r6, #8
 800934e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009350:	2b80      	cmp	r3, #128	; 0x80
 8009352:	d11f      	bne.n	8009394 <_vfiprintf_r+0x560>
 8009354:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009358:	1a9c      	subs	r4, r3, r2
 800935a:	2c00      	cmp	r4, #0
 800935c:	dd1a      	ble.n	8009394 <_vfiprintf_r+0x560>
 800935e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009362:	4893      	ldr	r0, [pc, #588]	; (80095b0 <_vfiprintf_r+0x77c>)
 8009364:	2c10      	cmp	r4, #16
 8009366:	f103 0301 	add.w	r3, r3, #1
 800936a:	f106 0108 	add.w	r1, r6, #8
 800936e:	6030      	str	r0, [r6, #0]
 8009370:	f300 8134 	bgt.w	80095dc <_vfiprintf_r+0x7a8>
 8009374:	6074      	str	r4, [r6, #4]
 8009376:	2b07      	cmp	r3, #7
 8009378:	4414      	add	r4, r2
 800937a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800937e:	f340 813f 	ble.w	8009600 <_vfiprintf_r+0x7cc>
 8009382:	4639      	mov	r1, r7
 8009384:	4648      	mov	r0, r9
 8009386:	aa0e      	add	r2, sp, #56	; 0x38
 8009388:	f7ff fd22 	bl	8008dd0 <__sprint_r>
 800938c:	2800      	cmp	r0, #0
 800938e:	f040 8172 	bne.w	8009676 <_vfiprintf_r+0x842>
 8009392:	ae11      	add	r6, sp, #68	; 0x44
 8009394:	9b01      	ldr	r3, [sp, #4]
 8009396:	1aec      	subs	r4, r5, r3
 8009398:	2c00      	cmp	r4, #0
 800939a:	dd1a      	ble.n	80093d2 <_vfiprintf_r+0x59e>
 800939c:	4d84      	ldr	r5, [pc, #528]	; (80095b0 <_vfiprintf_r+0x77c>)
 800939e:	2c10      	cmp	r4, #16
 80093a0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 80093a4:	f106 0208 	add.w	r2, r6, #8
 80093a8:	f103 0301 	add.w	r3, r3, #1
 80093ac:	6035      	str	r5, [r6, #0]
 80093ae:	f300 8129 	bgt.w	8009604 <_vfiprintf_r+0x7d0>
 80093b2:	6074      	str	r4, [r6, #4]
 80093b4:	2b07      	cmp	r3, #7
 80093b6:	440c      	add	r4, r1
 80093b8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80093bc:	f340 8133 	ble.w	8009626 <_vfiprintf_r+0x7f2>
 80093c0:	4639      	mov	r1, r7
 80093c2:	4648      	mov	r0, r9
 80093c4:	aa0e      	add	r2, sp, #56	; 0x38
 80093c6:	f7ff fd03 	bl	8008dd0 <__sprint_r>
 80093ca:	2800      	cmp	r0, #0
 80093cc:	f040 8153 	bne.w	8009676 <_vfiprintf_r+0x842>
 80093d0:	ae11      	add	r6, sp, #68	; 0x44
 80093d2:	9b01      	ldr	r3, [sp, #4]
 80093d4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80093d6:	6073      	str	r3, [r6, #4]
 80093d8:	4418      	add	r0, r3
 80093da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80093dc:	f8c6 8000 	str.w	r8, [r6]
 80093e0:	3301      	adds	r3, #1
 80093e2:	2b07      	cmp	r3, #7
 80093e4:	9010      	str	r0, [sp, #64]	; 0x40
 80093e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80093e8:	f300 811f 	bgt.w	800962a <_vfiprintf_r+0x7f6>
 80093ec:	f106 0308 	add.w	r3, r6, #8
 80093f0:	f01a 0f04 	tst.w	sl, #4
 80093f4:	f040 8121 	bne.w	800963a <_vfiprintf_r+0x806>
 80093f8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80093fc:	9905      	ldr	r1, [sp, #20]
 80093fe:	428a      	cmp	r2, r1
 8009400:	bfac      	ite	ge
 8009402:	189b      	addge	r3, r3, r2
 8009404:	185b      	addlt	r3, r3, r1
 8009406:	9303      	str	r3, [sp, #12]
 8009408:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800940a:	b13b      	cbz	r3, 800941c <_vfiprintf_r+0x5e8>
 800940c:	4639      	mov	r1, r7
 800940e:	4648      	mov	r0, r9
 8009410:	aa0e      	add	r2, sp, #56	; 0x38
 8009412:	f7ff fcdd 	bl	8008dd0 <__sprint_r>
 8009416:	2800      	cmp	r0, #0
 8009418:	f040 812d 	bne.w	8009676 <_vfiprintf_r+0x842>
 800941c:	2300      	movs	r3, #0
 800941e:	465c      	mov	r4, fp
 8009420:	930f      	str	r3, [sp, #60]	; 0x3c
 8009422:	ae11      	add	r6, sp, #68	; 0x44
 8009424:	e565      	b.n	8008ef2 <_vfiprintf_r+0xbe>
 8009426:	4640      	mov	r0, r8
 8009428:	f7f6 fe92 	bl	8000150 <strlen>
 800942c:	9001      	str	r0, [sp, #4]
 800942e:	e736      	b.n	800929e <_vfiprintf_r+0x46a>
 8009430:	f04a 0a10 	orr.w	sl, sl, #16
 8009434:	f01a 0f20 	tst.w	sl, #32
 8009438:	d006      	beq.n	8009448 <_vfiprintf_r+0x614>
 800943a:	3407      	adds	r4, #7
 800943c:	f024 0b07 	bic.w	fp, r4, #7
 8009440:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8009444:	2301      	movs	r3, #1
 8009446:	e6dc      	b.n	8009202 <_vfiprintf_r+0x3ce>
 8009448:	f01a 0f10 	tst.w	sl, #16
 800944c:	f104 0b04 	add.w	fp, r4, #4
 8009450:	d001      	beq.n	8009456 <_vfiprintf_r+0x622>
 8009452:	6824      	ldr	r4, [r4, #0]
 8009454:	e003      	b.n	800945e <_vfiprintf_r+0x62a>
 8009456:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800945a:	d002      	beq.n	8009462 <_vfiprintf_r+0x62e>
 800945c:	8824      	ldrh	r4, [r4, #0]
 800945e:	2500      	movs	r5, #0
 8009460:	e7f0      	b.n	8009444 <_vfiprintf_r+0x610>
 8009462:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009466:	d0f4      	beq.n	8009452 <_vfiprintf_r+0x61e>
 8009468:	7824      	ldrb	r4, [r4, #0]
 800946a:	e7f8      	b.n	800945e <_vfiprintf_r+0x62a>
 800946c:	4a51      	ldr	r2, [pc, #324]	; (80095b4 <_vfiprintf_r+0x780>)
 800946e:	e5d6      	b.n	800901e <_vfiprintf_r+0x1ea>
 8009470:	f01a 0f10 	tst.w	sl, #16
 8009474:	f104 0b04 	add.w	fp, r4, #4
 8009478:	d001      	beq.n	800947e <_vfiprintf_r+0x64a>
 800947a:	6824      	ldr	r4, [r4, #0]
 800947c:	e003      	b.n	8009486 <_vfiprintf_r+0x652>
 800947e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009482:	d002      	beq.n	800948a <_vfiprintf_r+0x656>
 8009484:	8824      	ldrh	r4, [r4, #0]
 8009486:	2500      	movs	r5, #0
 8009488:	e5d3      	b.n	8009032 <_vfiprintf_r+0x1fe>
 800948a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800948e:	d0f4      	beq.n	800947a <_vfiprintf_r+0x646>
 8009490:	7824      	ldrb	r4, [r4, #0]
 8009492:	e7f8      	b.n	8009486 <_vfiprintf_r+0x652>
 8009494:	2d00      	cmp	r5, #0
 8009496:	bf08      	it	eq
 8009498:	2c0a      	cmpeq	r4, #10
 800949a:	d205      	bcs.n	80094a8 <_vfiprintf_r+0x674>
 800949c:	3430      	adds	r4, #48	; 0x30
 800949e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 80094a2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 80094a6:	e13b      	b.n	8009720 <_vfiprintf_r+0x8ec>
 80094a8:	f04f 0a00 	mov.w	sl, #0
 80094ac:	ab3a      	add	r3, sp, #232	; 0xe8
 80094ae:	9309      	str	r3, [sp, #36]	; 0x24
 80094b0:	9b05      	ldr	r3, [sp, #20]
 80094b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80094b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094ba:	220a      	movs	r2, #10
 80094bc:	4620      	mov	r0, r4
 80094be:	4629      	mov	r1, r5
 80094c0:	f103 38ff 	add.w	r8, r3, #4294967295
 80094c4:	2300      	movs	r3, #0
 80094c6:	f7f7 fadf 	bl	8000a88 <__aeabi_uldivmod>
 80094ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094cc:	3230      	adds	r2, #48	; 0x30
 80094ce:	f803 2c01 	strb.w	r2, [r3, #-1]
 80094d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094d4:	f10a 0a01 	add.w	sl, sl, #1
 80094d8:	b1d3      	cbz	r3, 8009510 <_vfiprintf_r+0x6dc>
 80094da:	9b07      	ldr	r3, [sp, #28]
 80094dc:	781b      	ldrb	r3, [r3, #0]
 80094de:	4553      	cmp	r3, sl
 80094e0:	d116      	bne.n	8009510 <_vfiprintf_r+0x6dc>
 80094e2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80094e6:	d013      	beq.n	8009510 <_vfiprintf_r+0x6dc>
 80094e8:	2d00      	cmp	r5, #0
 80094ea:	bf08      	it	eq
 80094ec:	2c0a      	cmpeq	r4, #10
 80094ee:	d30f      	bcc.n	8009510 <_vfiprintf_r+0x6dc>
 80094f0:	9b08      	ldr	r3, [sp, #32]
 80094f2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80094f4:	eba8 0803 	sub.w	r8, r8, r3
 80094f8:	461a      	mov	r2, r3
 80094fa:	4640      	mov	r0, r8
 80094fc:	f7fe fa7f 	bl	80079fe <strncpy>
 8009500:	9b07      	ldr	r3, [sp, #28]
 8009502:	785b      	ldrb	r3, [r3, #1]
 8009504:	b1a3      	cbz	r3, 8009530 <_vfiprintf_r+0x6fc>
 8009506:	f04f 0a00 	mov.w	sl, #0
 800950a:	9b07      	ldr	r3, [sp, #28]
 800950c:	3301      	adds	r3, #1
 800950e:	9307      	str	r3, [sp, #28]
 8009510:	220a      	movs	r2, #10
 8009512:	2300      	movs	r3, #0
 8009514:	4620      	mov	r0, r4
 8009516:	4629      	mov	r1, r5
 8009518:	f7f7 fab6 	bl	8000a88 <__aeabi_uldivmod>
 800951c:	2d00      	cmp	r5, #0
 800951e:	bf08      	it	eq
 8009520:	2c0a      	cmpeq	r4, #10
 8009522:	f0c0 80fd 	bcc.w	8009720 <_vfiprintf_r+0x8ec>
 8009526:	4604      	mov	r4, r0
 8009528:	460d      	mov	r5, r1
 800952a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800952e:	e7c3      	b.n	80094b8 <_vfiprintf_r+0x684>
 8009530:	469a      	mov	sl, r3
 8009532:	e7ed      	b.n	8009510 <_vfiprintf_r+0x6dc>
 8009534:	9a06      	ldr	r2, [sp, #24]
 8009536:	f004 030f 	and.w	r3, r4, #15
 800953a:	5cd3      	ldrb	r3, [r2, r3]
 800953c:	092a      	lsrs	r2, r5, #4
 800953e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009542:	0923      	lsrs	r3, r4, #4
 8009544:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8009548:	461c      	mov	r4, r3
 800954a:	4615      	mov	r5, r2
 800954c:	ea54 0305 	orrs.w	r3, r4, r5
 8009550:	d1f0      	bne.n	8009534 <_vfiprintf_r+0x700>
 8009552:	e0e5      	b.n	8009720 <_vfiprintf_r+0x8ec>
 8009554:	b933      	cbnz	r3, 8009564 <_vfiprintf_r+0x730>
 8009556:	f01a 0f01 	tst.w	sl, #1
 800955a:	d003      	beq.n	8009564 <_vfiprintf_r+0x730>
 800955c:	2330      	movs	r3, #48	; 0x30
 800955e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 8009562:	e79e      	b.n	80094a2 <_vfiprintf_r+0x66e>
 8009564:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 8009568:	e0da      	b.n	8009720 <_vfiprintf_r+0x8ec>
 800956a:	2b00      	cmp	r3, #0
 800956c:	f000 80a4 	beq.w	80096b8 <_vfiprintf_r+0x884>
 8009570:	2100      	movs	r1, #0
 8009572:	46a3      	mov	fp, r4
 8009574:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009578:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800957c:	e5e8      	b.n	8009150 <_vfiprintf_r+0x31c>
 800957e:	4605      	mov	r5, r0
 8009580:	e68d      	b.n	800929e <_vfiprintf_r+0x46a>
 8009582:	2010      	movs	r0, #16
 8009584:	2b07      	cmp	r3, #7
 8009586:	4402      	add	r2, r0
 8009588:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800958c:	6070      	str	r0, [r6, #4]
 800958e:	dd07      	ble.n	80095a0 <_vfiprintf_r+0x76c>
 8009590:	4639      	mov	r1, r7
 8009592:	4648      	mov	r0, r9
 8009594:	aa0e      	add	r2, sp, #56	; 0x38
 8009596:	f7ff fc1b 	bl	8008dd0 <__sprint_r>
 800959a:	2800      	cmp	r0, #0
 800959c:	d16b      	bne.n	8009676 <_vfiprintf_r+0x842>
 800959e:	a911      	add	r1, sp, #68	; 0x44
 80095a0:	460e      	mov	r6, r1
 80095a2:	3c10      	subs	r4, #16
 80095a4:	e696      	b.n	80092d4 <_vfiprintf_r+0x4a0>
 80095a6:	460e      	mov	r6, r1
 80095a8:	e6af      	b.n	800930a <_vfiprintf_r+0x4d6>
 80095aa:	bf00      	nop
 80095ac:	0800afd4 	.word	0x0800afd4
 80095b0:	0800afe4 	.word	0x0800afe4
 80095b4:	0800aca1 	.word	0x0800aca1
 80095b8:	4639      	mov	r1, r7
 80095ba:	4648      	mov	r0, r9
 80095bc:	aa0e      	add	r2, sp, #56	; 0x38
 80095be:	f7ff fc07 	bl	8008dd0 <__sprint_r>
 80095c2:	2800      	cmp	r0, #0
 80095c4:	d157      	bne.n	8009676 <_vfiprintf_r+0x842>
 80095c6:	ae11      	add	r6, sp, #68	; 0x44
 80095c8:	e6b1      	b.n	800932e <_vfiprintf_r+0x4fa>
 80095ca:	4639      	mov	r1, r7
 80095cc:	4648      	mov	r0, r9
 80095ce:	aa0e      	add	r2, sp, #56	; 0x38
 80095d0:	f7ff fbfe 	bl	8008dd0 <__sprint_r>
 80095d4:	2800      	cmp	r0, #0
 80095d6:	d14e      	bne.n	8009676 <_vfiprintf_r+0x842>
 80095d8:	ae11      	add	r6, sp, #68	; 0x44
 80095da:	e6b8      	b.n	800934e <_vfiprintf_r+0x51a>
 80095dc:	2010      	movs	r0, #16
 80095de:	2b07      	cmp	r3, #7
 80095e0:	4402      	add	r2, r0
 80095e2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 80095e6:	6070      	str	r0, [r6, #4]
 80095e8:	dd07      	ble.n	80095fa <_vfiprintf_r+0x7c6>
 80095ea:	4639      	mov	r1, r7
 80095ec:	4648      	mov	r0, r9
 80095ee:	aa0e      	add	r2, sp, #56	; 0x38
 80095f0:	f7ff fbee 	bl	8008dd0 <__sprint_r>
 80095f4:	2800      	cmp	r0, #0
 80095f6:	d13e      	bne.n	8009676 <_vfiprintf_r+0x842>
 80095f8:	a911      	add	r1, sp, #68	; 0x44
 80095fa:	460e      	mov	r6, r1
 80095fc:	3c10      	subs	r4, #16
 80095fe:	e6ae      	b.n	800935e <_vfiprintf_r+0x52a>
 8009600:	460e      	mov	r6, r1
 8009602:	e6c7      	b.n	8009394 <_vfiprintf_r+0x560>
 8009604:	2010      	movs	r0, #16
 8009606:	2b07      	cmp	r3, #7
 8009608:	4401      	add	r1, r0
 800960a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800960e:	6070      	str	r0, [r6, #4]
 8009610:	dd06      	ble.n	8009620 <_vfiprintf_r+0x7ec>
 8009612:	4639      	mov	r1, r7
 8009614:	4648      	mov	r0, r9
 8009616:	aa0e      	add	r2, sp, #56	; 0x38
 8009618:	f7ff fbda 	bl	8008dd0 <__sprint_r>
 800961c:	bb58      	cbnz	r0, 8009676 <_vfiprintf_r+0x842>
 800961e:	aa11      	add	r2, sp, #68	; 0x44
 8009620:	4616      	mov	r6, r2
 8009622:	3c10      	subs	r4, #16
 8009624:	e6bb      	b.n	800939e <_vfiprintf_r+0x56a>
 8009626:	4616      	mov	r6, r2
 8009628:	e6d3      	b.n	80093d2 <_vfiprintf_r+0x59e>
 800962a:	4639      	mov	r1, r7
 800962c:	4648      	mov	r0, r9
 800962e:	aa0e      	add	r2, sp, #56	; 0x38
 8009630:	f7ff fbce 	bl	8008dd0 <__sprint_r>
 8009634:	b9f8      	cbnz	r0, 8009676 <_vfiprintf_r+0x842>
 8009636:	ab11      	add	r3, sp, #68	; 0x44
 8009638:	e6da      	b.n	80093f0 <_vfiprintf_r+0x5bc>
 800963a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800963e:	1a54      	subs	r4, r2, r1
 8009640:	2c00      	cmp	r4, #0
 8009642:	f77f aed9 	ble.w	80093f8 <_vfiprintf_r+0x5c4>
 8009646:	2610      	movs	r6, #16
 8009648:	4d39      	ldr	r5, [pc, #228]	; (8009730 <_vfiprintf_r+0x8fc>)
 800964a:	2c10      	cmp	r4, #16
 800964c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 8009650:	601d      	str	r5, [r3, #0]
 8009652:	f102 0201 	add.w	r2, r2, #1
 8009656:	dc1d      	bgt.n	8009694 <_vfiprintf_r+0x860>
 8009658:	605c      	str	r4, [r3, #4]
 800965a:	2a07      	cmp	r2, #7
 800965c:	440c      	add	r4, r1
 800965e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 8009662:	f77f aec9 	ble.w	80093f8 <_vfiprintf_r+0x5c4>
 8009666:	4639      	mov	r1, r7
 8009668:	4648      	mov	r0, r9
 800966a:	aa0e      	add	r2, sp, #56	; 0x38
 800966c:	f7ff fbb0 	bl	8008dd0 <__sprint_r>
 8009670:	2800      	cmp	r0, #0
 8009672:	f43f aec1 	beq.w	80093f8 <_vfiprintf_r+0x5c4>
 8009676:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009678:	07d9      	lsls	r1, r3, #31
 800967a:	d405      	bmi.n	8009688 <_vfiprintf_r+0x854>
 800967c:	89bb      	ldrh	r3, [r7, #12]
 800967e:	059a      	lsls	r2, r3, #22
 8009680:	d402      	bmi.n	8009688 <_vfiprintf_r+0x854>
 8009682:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009684:	f7fd fd87 	bl	8007196 <__retarget_lock_release_recursive>
 8009688:	89bb      	ldrh	r3, [r7, #12]
 800968a:	065b      	lsls	r3, r3, #25
 800968c:	f57f ac03 	bpl.w	8008e96 <_vfiprintf_r+0x62>
 8009690:	f7ff bbfe 	b.w	8008e90 <_vfiprintf_r+0x5c>
 8009694:	3110      	adds	r1, #16
 8009696:	2a07      	cmp	r2, #7
 8009698:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800969c:	605e      	str	r6, [r3, #4]
 800969e:	dc02      	bgt.n	80096a6 <_vfiprintf_r+0x872>
 80096a0:	3308      	adds	r3, #8
 80096a2:	3c10      	subs	r4, #16
 80096a4:	e7d1      	b.n	800964a <_vfiprintf_r+0x816>
 80096a6:	4639      	mov	r1, r7
 80096a8:	4648      	mov	r0, r9
 80096aa:	aa0e      	add	r2, sp, #56	; 0x38
 80096ac:	f7ff fb90 	bl	8008dd0 <__sprint_r>
 80096b0:	2800      	cmp	r0, #0
 80096b2:	d1e0      	bne.n	8009676 <_vfiprintf_r+0x842>
 80096b4:	ab11      	add	r3, sp, #68	; 0x44
 80096b6:	e7f4      	b.n	80096a2 <_vfiprintf_r+0x86e>
 80096b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80096ba:	b913      	cbnz	r3, 80096c2 <_vfiprintf_r+0x88e>
 80096bc:	2300      	movs	r3, #0
 80096be:	930f      	str	r3, [sp, #60]	; 0x3c
 80096c0:	e7d9      	b.n	8009676 <_vfiprintf_r+0x842>
 80096c2:	4639      	mov	r1, r7
 80096c4:	4648      	mov	r0, r9
 80096c6:	aa0e      	add	r2, sp, #56	; 0x38
 80096c8:	f7ff fb82 	bl	8008dd0 <__sprint_r>
 80096cc:	2800      	cmp	r0, #0
 80096ce:	d0f5      	beq.n	80096bc <_vfiprintf_r+0x888>
 80096d0:	e7d1      	b.n	8009676 <_vfiprintf_r+0x842>
 80096d2:	ea54 0205 	orrs.w	r2, r4, r5
 80096d6:	f8cd a014 	str.w	sl, [sp, #20]
 80096da:	f43f ada4 	beq.w	8009226 <_vfiprintf_r+0x3f2>
 80096de:	2b01      	cmp	r3, #1
 80096e0:	f43f aed8 	beq.w	8009494 <_vfiprintf_r+0x660>
 80096e4:	2b02      	cmp	r3, #2
 80096e6:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 80096ea:	f43f af23 	beq.w	8009534 <_vfiprintf_r+0x700>
 80096ee:	08e2      	lsrs	r2, r4, #3
 80096f0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 80096f4:	08e8      	lsrs	r0, r5, #3
 80096f6:	f004 0307 	and.w	r3, r4, #7
 80096fa:	4605      	mov	r5, r0
 80096fc:	4614      	mov	r4, r2
 80096fe:	3330      	adds	r3, #48	; 0x30
 8009700:	ea54 0205 	orrs.w	r2, r4, r5
 8009704:	4641      	mov	r1, r8
 8009706:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800970a:	d1f0      	bne.n	80096ee <_vfiprintf_r+0x8ba>
 800970c:	9a05      	ldr	r2, [sp, #20]
 800970e:	07d0      	lsls	r0, r2, #31
 8009710:	d506      	bpl.n	8009720 <_vfiprintf_r+0x8ec>
 8009712:	2b30      	cmp	r3, #48	; 0x30
 8009714:	d004      	beq.n	8009720 <_vfiprintf_r+0x8ec>
 8009716:	2330      	movs	r3, #48	; 0x30
 8009718:	f808 3c01 	strb.w	r3, [r8, #-1]
 800971c:	f1a1 0802 	sub.w	r8, r1, #2
 8009720:	ab3a      	add	r3, sp, #232	; 0xe8
 8009722:	eba3 0308 	sub.w	r3, r3, r8
 8009726:	9d01      	ldr	r5, [sp, #4]
 8009728:	f8dd a014 	ldr.w	sl, [sp, #20]
 800972c:	9301      	str	r3, [sp, #4]
 800972e:	e5b6      	b.n	800929e <_vfiprintf_r+0x46a>
 8009730:	0800afd4 	.word	0x0800afd4

08009734 <__sbprintf>:
 8009734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009736:	461f      	mov	r7, r3
 8009738:	898b      	ldrh	r3, [r1, #12]
 800973a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800973e:	f023 0302 	bic.w	r3, r3, #2
 8009742:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009746:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009748:	4615      	mov	r5, r2
 800974a:	9319      	str	r3, [sp, #100]	; 0x64
 800974c:	89cb      	ldrh	r3, [r1, #14]
 800974e:	4606      	mov	r6, r0
 8009750:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009754:	69cb      	ldr	r3, [r1, #28]
 8009756:	a816      	add	r0, sp, #88	; 0x58
 8009758:	9307      	str	r3, [sp, #28]
 800975a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800975c:	460c      	mov	r4, r1
 800975e:	9309      	str	r3, [sp, #36]	; 0x24
 8009760:	ab1a      	add	r3, sp, #104	; 0x68
 8009762:	9300      	str	r3, [sp, #0]
 8009764:	9304      	str	r3, [sp, #16]
 8009766:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800976a:	9302      	str	r3, [sp, #8]
 800976c:	9305      	str	r3, [sp, #20]
 800976e:	2300      	movs	r3, #0
 8009770:	9306      	str	r3, [sp, #24]
 8009772:	f7fd fd0d 	bl	8007190 <__retarget_lock_init_recursive>
 8009776:	462a      	mov	r2, r5
 8009778:	463b      	mov	r3, r7
 800977a:	4669      	mov	r1, sp
 800977c:	4630      	mov	r0, r6
 800977e:	f7ff fb59 	bl	8008e34 <_vfiprintf_r>
 8009782:	1e05      	subs	r5, r0, #0
 8009784:	db07      	blt.n	8009796 <__sbprintf+0x62>
 8009786:	4669      	mov	r1, sp
 8009788:	4630      	mov	r0, r6
 800978a:	f7fd fb21 	bl	8006dd0 <_fflush_r>
 800978e:	2800      	cmp	r0, #0
 8009790:	bf18      	it	ne
 8009792:	f04f 35ff 	movne.w	r5, #4294967295
 8009796:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800979a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800979c:	065b      	lsls	r3, r3, #25
 800979e:	bf42      	ittt	mi
 80097a0:	89a3      	ldrhmi	r3, [r4, #12]
 80097a2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80097a6:	81a3      	strhmi	r3, [r4, #12]
 80097a8:	f7fd fcf3 	bl	8007192 <__retarget_lock_close_recursive>
 80097ac:	4628      	mov	r0, r5
 80097ae:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80097b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080097b4 <_write_r>:
 80097b4:	b538      	push	{r3, r4, r5, lr}
 80097b6:	4604      	mov	r4, r0
 80097b8:	4608      	mov	r0, r1
 80097ba:	4611      	mov	r1, r2
 80097bc:	2200      	movs	r2, #0
 80097be:	4d05      	ldr	r5, [pc, #20]	; (80097d4 <_write_r+0x20>)
 80097c0:	602a      	str	r2, [r5, #0]
 80097c2:	461a      	mov	r2, r3
 80097c4:	f7f7 ffe8 	bl	8001798 <_write>
 80097c8:	1c43      	adds	r3, r0, #1
 80097ca:	d102      	bne.n	80097d2 <_write_r+0x1e>
 80097cc:	682b      	ldr	r3, [r5, #0]
 80097ce:	b103      	cbz	r3, 80097d2 <_write_r+0x1e>
 80097d0:	6023      	str	r3, [r4, #0]
 80097d2:	bd38      	pop	{r3, r4, r5, pc}
 80097d4:	20000f14 	.word	0x20000f14

080097d8 <__register_exitproc>:
 80097d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097dc:	4d1c      	ldr	r5, [pc, #112]	; (8009850 <__register_exitproc+0x78>)
 80097de:	4606      	mov	r6, r0
 80097e0:	6828      	ldr	r0, [r5, #0]
 80097e2:	4698      	mov	r8, r3
 80097e4:	460f      	mov	r7, r1
 80097e6:	4691      	mov	r9, r2
 80097e8:	f7fd fcd4 	bl	8007194 <__retarget_lock_acquire_recursive>
 80097ec:	4b19      	ldr	r3, [pc, #100]	; (8009854 <__register_exitproc+0x7c>)
 80097ee:	4628      	mov	r0, r5
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 80097f6:	b91c      	cbnz	r4, 8009800 <__register_exitproc+0x28>
 80097f8:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 80097fc:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8009800:	6865      	ldr	r5, [r4, #4]
 8009802:	6800      	ldr	r0, [r0, #0]
 8009804:	2d1f      	cmp	r5, #31
 8009806:	dd05      	ble.n	8009814 <__register_exitproc+0x3c>
 8009808:	f7fd fcc5 	bl	8007196 <__retarget_lock_release_recursive>
 800980c:	f04f 30ff 	mov.w	r0, #4294967295
 8009810:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009814:	b19e      	cbz	r6, 800983e <__register_exitproc+0x66>
 8009816:	2201      	movs	r2, #1
 8009818:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800981c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8009820:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8009824:	40aa      	lsls	r2, r5
 8009826:	4313      	orrs	r3, r2
 8009828:	2e02      	cmp	r6, #2
 800982a:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800982e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8009832:	bf02      	ittt	eq
 8009834:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8009838:	431a      	orreq	r2, r3
 800983a:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800983e:	1c6b      	adds	r3, r5, #1
 8009840:	3502      	adds	r5, #2
 8009842:	6063      	str	r3, [r4, #4]
 8009844:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8009848:	f7fd fca5 	bl	8007196 <__retarget_lock_release_recursive>
 800984c:	2000      	movs	r0, #0
 800984e:	e7df      	b.n	8009810 <__register_exitproc+0x38>
 8009850:	20000888 	.word	0x20000888
 8009854:	0800ac7c 	.word	0x0800ac7c

08009858 <__assert_func>:
 8009858:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800985a:	4614      	mov	r4, r2
 800985c:	461a      	mov	r2, r3
 800985e:	4b09      	ldr	r3, [pc, #36]	; (8009884 <__assert_func+0x2c>)
 8009860:	4605      	mov	r5, r0
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	68d8      	ldr	r0, [r3, #12]
 8009866:	b14c      	cbz	r4, 800987c <__assert_func+0x24>
 8009868:	4b07      	ldr	r3, [pc, #28]	; (8009888 <__assert_func+0x30>)
 800986a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800986e:	9100      	str	r1, [sp, #0]
 8009870:	462b      	mov	r3, r5
 8009872:	4906      	ldr	r1, [pc, #24]	; (800988c <__assert_func+0x34>)
 8009874:	f000 f8a4 	bl	80099c0 <fiprintf>
 8009878:	f000 fd71 	bl	800a35e <abort>
 800987c:	4b04      	ldr	r3, [pc, #16]	; (8009890 <__assert_func+0x38>)
 800987e:	461c      	mov	r4, r3
 8009880:	e7f3      	b.n	800986a <__assert_func+0x12>
 8009882:	bf00      	nop
 8009884:	2000004c 	.word	0x2000004c
 8009888:	0800aff4 	.word	0x0800aff4
 800988c:	0800b001 	.word	0x0800b001
 8009890:	0800b02f 	.word	0x0800b02f

08009894 <_calloc_r>:
 8009894:	b510      	push	{r4, lr}
 8009896:	4351      	muls	r1, r2
 8009898:	f7fa fcfe 	bl	8004298 <_malloc_r>
 800989c:	4604      	mov	r4, r0
 800989e:	b198      	cbz	r0, 80098c8 <_calloc_r+0x34>
 80098a0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80098a4:	f022 0203 	bic.w	r2, r2, #3
 80098a8:	3a04      	subs	r2, #4
 80098aa:	2a24      	cmp	r2, #36	; 0x24
 80098ac:	d81b      	bhi.n	80098e6 <_calloc_r+0x52>
 80098ae:	2a13      	cmp	r2, #19
 80098b0:	d917      	bls.n	80098e2 <_calloc_r+0x4e>
 80098b2:	2100      	movs	r1, #0
 80098b4:	2a1b      	cmp	r2, #27
 80098b6:	e9c0 1100 	strd	r1, r1, [r0]
 80098ba:	d807      	bhi.n	80098cc <_calloc_r+0x38>
 80098bc:	f100 0308 	add.w	r3, r0, #8
 80098c0:	2200      	movs	r2, #0
 80098c2:	e9c3 2200 	strd	r2, r2, [r3]
 80098c6:	609a      	str	r2, [r3, #8]
 80098c8:	4620      	mov	r0, r4
 80098ca:	bd10      	pop	{r4, pc}
 80098cc:	2a24      	cmp	r2, #36	; 0x24
 80098ce:	e9c0 1102 	strd	r1, r1, [r0, #8]
 80098d2:	bf11      	iteee	ne
 80098d4:	f100 0310 	addne.w	r3, r0, #16
 80098d8:	6101      	streq	r1, [r0, #16]
 80098da:	f100 0318 	addeq.w	r3, r0, #24
 80098de:	6141      	streq	r1, [r0, #20]
 80098e0:	e7ee      	b.n	80098c0 <_calloc_r+0x2c>
 80098e2:	4603      	mov	r3, r0
 80098e4:	e7ec      	b.n	80098c0 <_calloc_r+0x2c>
 80098e6:	2100      	movs	r1, #0
 80098e8:	f7fa ff18 	bl	800471c <memset>
 80098ec:	e7ec      	b.n	80098c8 <_calloc_r+0x34>
	...

080098f0 <_close_r>:
 80098f0:	b538      	push	{r3, r4, r5, lr}
 80098f2:	2300      	movs	r3, #0
 80098f4:	4d05      	ldr	r5, [pc, #20]	; (800990c <_close_r+0x1c>)
 80098f6:	4604      	mov	r4, r0
 80098f8:	4608      	mov	r0, r1
 80098fa:	602b      	str	r3, [r5, #0]
 80098fc:	f000 fdf2 	bl	800a4e4 <_close>
 8009900:	1c43      	adds	r3, r0, #1
 8009902:	d102      	bne.n	800990a <_close_r+0x1a>
 8009904:	682b      	ldr	r3, [r5, #0]
 8009906:	b103      	cbz	r3, 800990a <_close_r+0x1a>
 8009908:	6023      	str	r3, [r4, #0]
 800990a:	bd38      	pop	{r3, r4, r5, pc}
 800990c:	20000f14 	.word	0x20000f14

08009910 <_fclose_r>:
 8009910:	b570      	push	{r4, r5, r6, lr}
 8009912:	4606      	mov	r6, r0
 8009914:	460c      	mov	r4, r1
 8009916:	b911      	cbnz	r1, 800991e <_fclose_r+0xe>
 8009918:	2500      	movs	r5, #0
 800991a:	4628      	mov	r0, r5
 800991c:	bd70      	pop	{r4, r5, r6, pc}
 800991e:	b118      	cbz	r0, 8009928 <_fclose_r+0x18>
 8009920:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009922:	b90b      	cbnz	r3, 8009928 <_fclose_r+0x18>
 8009924:	f7fd fac0 	bl	8006ea8 <__sinit>
 8009928:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800992a:	07d8      	lsls	r0, r3, #31
 800992c:	d405      	bmi.n	800993a <_fclose_r+0x2a>
 800992e:	89a3      	ldrh	r3, [r4, #12]
 8009930:	0599      	lsls	r1, r3, #22
 8009932:	d402      	bmi.n	800993a <_fclose_r+0x2a>
 8009934:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009936:	f7fd fc2d 	bl	8007194 <__retarget_lock_acquire_recursive>
 800993a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800993e:	b93b      	cbnz	r3, 8009950 <_fclose_r+0x40>
 8009940:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009942:	f015 0501 	ands.w	r5, r5, #1
 8009946:	d1e7      	bne.n	8009918 <_fclose_r+0x8>
 8009948:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800994a:	f7fd fc24 	bl	8007196 <__retarget_lock_release_recursive>
 800994e:	e7e4      	b.n	800991a <_fclose_r+0xa>
 8009950:	4621      	mov	r1, r4
 8009952:	4630      	mov	r0, r6
 8009954:	f7fd f9ae 	bl	8006cb4 <__sflush_r>
 8009958:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800995a:	4605      	mov	r5, r0
 800995c:	b133      	cbz	r3, 800996c <_fclose_r+0x5c>
 800995e:	4630      	mov	r0, r6
 8009960:	69e1      	ldr	r1, [r4, #28]
 8009962:	4798      	blx	r3
 8009964:	2800      	cmp	r0, #0
 8009966:	bfb8      	it	lt
 8009968:	f04f 35ff 	movlt.w	r5, #4294967295
 800996c:	89a3      	ldrh	r3, [r4, #12]
 800996e:	061a      	lsls	r2, r3, #24
 8009970:	d503      	bpl.n	800997a <_fclose_r+0x6a>
 8009972:	4630      	mov	r0, r6
 8009974:	6921      	ldr	r1, [r4, #16]
 8009976:	f7fd fb27 	bl	8006fc8 <_free_r>
 800997a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800997c:	b141      	cbz	r1, 8009990 <_fclose_r+0x80>
 800997e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009982:	4299      	cmp	r1, r3
 8009984:	d002      	beq.n	800998c <_fclose_r+0x7c>
 8009986:	4630      	mov	r0, r6
 8009988:	f7fd fb1e 	bl	8006fc8 <_free_r>
 800998c:	2300      	movs	r3, #0
 800998e:	6323      	str	r3, [r4, #48]	; 0x30
 8009990:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009992:	b121      	cbz	r1, 800999e <_fclose_r+0x8e>
 8009994:	4630      	mov	r0, r6
 8009996:	f7fd fb17 	bl	8006fc8 <_free_r>
 800999a:	2300      	movs	r3, #0
 800999c:	6463      	str	r3, [r4, #68]	; 0x44
 800999e:	f7fd fa6b 	bl	8006e78 <__sfp_lock_acquire>
 80099a2:	2300      	movs	r3, #0
 80099a4:	81a3      	strh	r3, [r4, #12]
 80099a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099a8:	07db      	lsls	r3, r3, #31
 80099aa:	d402      	bmi.n	80099b2 <_fclose_r+0xa2>
 80099ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099ae:	f7fd fbf2 	bl	8007196 <__retarget_lock_release_recursive>
 80099b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099b4:	f7fd fbed 	bl	8007192 <__retarget_lock_close_recursive>
 80099b8:	f7fd fa64 	bl	8006e84 <__sfp_lock_release>
 80099bc:	e7ad      	b.n	800991a <_fclose_r+0xa>
	...

080099c0 <fiprintf>:
 80099c0:	b40e      	push	{r1, r2, r3}
 80099c2:	b503      	push	{r0, r1, lr}
 80099c4:	4601      	mov	r1, r0
 80099c6:	ab03      	add	r3, sp, #12
 80099c8:	4805      	ldr	r0, [pc, #20]	; (80099e0 <fiprintf+0x20>)
 80099ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80099ce:	6800      	ldr	r0, [r0, #0]
 80099d0:	9301      	str	r3, [sp, #4]
 80099d2:	f7ff fa2f 	bl	8008e34 <_vfiprintf_r>
 80099d6:	b002      	add	sp, #8
 80099d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80099dc:	b003      	add	sp, #12
 80099de:	4770      	bx	lr
 80099e0:	2000004c 	.word	0x2000004c

080099e4 <__fputwc>:
 80099e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80099e8:	4680      	mov	r8, r0
 80099ea:	460e      	mov	r6, r1
 80099ec:	4615      	mov	r5, r2
 80099ee:	f000 f9cf 	bl	8009d90 <__locale_mb_cur_max>
 80099f2:	2801      	cmp	r0, #1
 80099f4:	4604      	mov	r4, r0
 80099f6:	d11b      	bne.n	8009a30 <__fputwc+0x4c>
 80099f8:	1e73      	subs	r3, r6, #1
 80099fa:	2bfe      	cmp	r3, #254	; 0xfe
 80099fc:	d818      	bhi.n	8009a30 <__fputwc+0x4c>
 80099fe:	f88d 6004 	strb.w	r6, [sp, #4]
 8009a02:	2700      	movs	r7, #0
 8009a04:	f10d 0904 	add.w	r9, sp, #4
 8009a08:	42a7      	cmp	r7, r4
 8009a0a:	d020      	beq.n	8009a4e <__fputwc+0x6a>
 8009a0c:	68ab      	ldr	r3, [r5, #8]
 8009a0e:	f817 1009 	ldrb.w	r1, [r7, r9]
 8009a12:	3b01      	subs	r3, #1
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	60ab      	str	r3, [r5, #8]
 8009a18:	da04      	bge.n	8009a24 <__fputwc+0x40>
 8009a1a:	69aa      	ldr	r2, [r5, #24]
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	db1a      	blt.n	8009a56 <__fputwc+0x72>
 8009a20:	290a      	cmp	r1, #10
 8009a22:	d018      	beq.n	8009a56 <__fputwc+0x72>
 8009a24:	682b      	ldr	r3, [r5, #0]
 8009a26:	1c5a      	adds	r2, r3, #1
 8009a28:	602a      	str	r2, [r5, #0]
 8009a2a:	7019      	strb	r1, [r3, #0]
 8009a2c:	3701      	adds	r7, #1
 8009a2e:	e7eb      	b.n	8009a08 <__fputwc+0x24>
 8009a30:	4632      	mov	r2, r6
 8009a32:	4640      	mov	r0, r8
 8009a34:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8009a38:	a901      	add	r1, sp, #4
 8009a3a:	f000 fc6d 	bl	800a318 <_wcrtomb_r>
 8009a3e:	1c42      	adds	r2, r0, #1
 8009a40:	4604      	mov	r4, r0
 8009a42:	d1de      	bne.n	8009a02 <__fputwc+0x1e>
 8009a44:	4606      	mov	r6, r0
 8009a46:	89ab      	ldrh	r3, [r5, #12]
 8009a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a4c:	81ab      	strh	r3, [r5, #12]
 8009a4e:	4630      	mov	r0, r6
 8009a50:	b003      	add	sp, #12
 8009a52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a56:	462a      	mov	r2, r5
 8009a58:	4640      	mov	r0, r8
 8009a5a:	f000 fc14 	bl	800a286 <__swbuf_r>
 8009a5e:	1c43      	adds	r3, r0, #1
 8009a60:	d1e4      	bne.n	8009a2c <__fputwc+0x48>
 8009a62:	4606      	mov	r6, r0
 8009a64:	e7f3      	b.n	8009a4e <__fputwc+0x6a>

08009a66 <_fputwc_r>:
 8009a66:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8009a68:	b570      	push	{r4, r5, r6, lr}
 8009a6a:	07db      	lsls	r3, r3, #31
 8009a6c:	4605      	mov	r5, r0
 8009a6e:	460e      	mov	r6, r1
 8009a70:	4614      	mov	r4, r2
 8009a72:	d405      	bmi.n	8009a80 <_fputwc_r+0x1a>
 8009a74:	8993      	ldrh	r3, [r2, #12]
 8009a76:	0598      	lsls	r0, r3, #22
 8009a78:	d402      	bmi.n	8009a80 <_fputwc_r+0x1a>
 8009a7a:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8009a7c:	f7fd fb8a 	bl	8007194 <__retarget_lock_acquire_recursive>
 8009a80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a84:	0499      	lsls	r1, r3, #18
 8009a86:	d406      	bmi.n	8009a96 <_fputwc_r+0x30>
 8009a88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009a8c:	81a3      	strh	r3, [r4, #12]
 8009a8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009a94:	6663      	str	r3, [r4, #100]	; 0x64
 8009a96:	4622      	mov	r2, r4
 8009a98:	4628      	mov	r0, r5
 8009a9a:	4631      	mov	r1, r6
 8009a9c:	f7ff ffa2 	bl	80099e4 <__fputwc>
 8009aa0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009aa2:	4605      	mov	r5, r0
 8009aa4:	07da      	lsls	r2, r3, #31
 8009aa6:	d405      	bmi.n	8009ab4 <_fputwc_r+0x4e>
 8009aa8:	89a3      	ldrh	r3, [r4, #12]
 8009aaa:	059b      	lsls	r3, r3, #22
 8009aac:	d402      	bmi.n	8009ab4 <_fputwc_r+0x4e>
 8009aae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ab0:	f7fd fb71 	bl	8007196 <__retarget_lock_release_recursive>
 8009ab4:	4628      	mov	r0, r5
 8009ab6:	bd70      	pop	{r4, r5, r6, pc}

08009ab8 <_fstat_r>:
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	2300      	movs	r3, #0
 8009abc:	4d06      	ldr	r5, [pc, #24]	; (8009ad8 <_fstat_r+0x20>)
 8009abe:	4604      	mov	r4, r0
 8009ac0:	4608      	mov	r0, r1
 8009ac2:	4611      	mov	r1, r2
 8009ac4:	602b      	str	r3, [r5, #0]
 8009ac6:	f7f7 fd8f 	bl	80015e8 <_fstat>
 8009aca:	1c43      	adds	r3, r0, #1
 8009acc:	d102      	bne.n	8009ad4 <_fstat_r+0x1c>
 8009ace:	682b      	ldr	r3, [r5, #0]
 8009ad0:	b103      	cbz	r3, 8009ad4 <_fstat_r+0x1c>
 8009ad2:	6023      	str	r3, [r4, #0]
 8009ad4:	bd38      	pop	{r3, r4, r5, pc}
 8009ad6:	bf00      	nop
 8009ad8:	20000f14 	.word	0x20000f14

08009adc <__sfvwrite_r>:
 8009adc:	6893      	ldr	r3, [r2, #8]
 8009ade:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ae2:	4606      	mov	r6, r0
 8009ae4:	460c      	mov	r4, r1
 8009ae6:	4690      	mov	r8, r2
 8009ae8:	b91b      	cbnz	r3, 8009af2 <__sfvwrite_r+0x16>
 8009aea:	2000      	movs	r0, #0
 8009aec:	b003      	add	sp, #12
 8009aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009af2:	898b      	ldrh	r3, [r1, #12]
 8009af4:	0718      	lsls	r0, r3, #28
 8009af6:	d550      	bpl.n	8009b9a <__sfvwrite_r+0xbe>
 8009af8:	690b      	ldr	r3, [r1, #16]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d04d      	beq.n	8009b9a <__sfvwrite_r+0xbe>
 8009afe:	89a3      	ldrh	r3, [r4, #12]
 8009b00:	f8d8 7000 	ldr.w	r7, [r8]
 8009b04:	f013 0902 	ands.w	r9, r3, #2
 8009b08:	d16c      	bne.n	8009be4 <__sfvwrite_r+0x108>
 8009b0a:	f013 0301 	ands.w	r3, r3, #1
 8009b0e:	f000 809c 	beq.w	8009c4a <__sfvwrite_r+0x16e>
 8009b12:	4648      	mov	r0, r9
 8009b14:	46ca      	mov	sl, r9
 8009b16:	46cb      	mov	fp, r9
 8009b18:	f1bb 0f00 	cmp.w	fp, #0
 8009b1c:	f000 8103 	beq.w	8009d26 <__sfvwrite_r+0x24a>
 8009b20:	b950      	cbnz	r0, 8009b38 <__sfvwrite_r+0x5c>
 8009b22:	465a      	mov	r2, fp
 8009b24:	210a      	movs	r1, #10
 8009b26:	4650      	mov	r0, sl
 8009b28:	f7fd fba2 	bl	8007270 <memchr>
 8009b2c:	2800      	cmp	r0, #0
 8009b2e:	f000 80ff 	beq.w	8009d30 <__sfvwrite_r+0x254>
 8009b32:	3001      	adds	r0, #1
 8009b34:	eba0 090a 	sub.w	r9, r0, sl
 8009b38:	6820      	ldr	r0, [r4, #0]
 8009b3a:	6921      	ldr	r1, [r4, #16]
 8009b3c:	45d9      	cmp	r9, fp
 8009b3e:	464a      	mov	r2, r9
 8009b40:	bf28      	it	cs
 8009b42:	465a      	movcs	r2, fp
 8009b44:	4288      	cmp	r0, r1
 8009b46:	6963      	ldr	r3, [r4, #20]
 8009b48:	f240 80f5 	bls.w	8009d36 <__sfvwrite_r+0x25a>
 8009b4c:	68a5      	ldr	r5, [r4, #8]
 8009b4e:	441d      	add	r5, r3
 8009b50:	42aa      	cmp	r2, r5
 8009b52:	f340 80f0 	ble.w	8009d36 <__sfvwrite_r+0x25a>
 8009b56:	4651      	mov	r1, sl
 8009b58:	462a      	mov	r2, r5
 8009b5a:	f000 f943 	bl	8009de4 <memmove>
 8009b5e:	6823      	ldr	r3, [r4, #0]
 8009b60:	4621      	mov	r1, r4
 8009b62:	442b      	add	r3, r5
 8009b64:	4630      	mov	r0, r6
 8009b66:	6023      	str	r3, [r4, #0]
 8009b68:	f7fd f932 	bl	8006dd0 <_fflush_r>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	d167      	bne.n	8009c40 <__sfvwrite_r+0x164>
 8009b70:	ebb9 0905 	subs.w	r9, r9, r5
 8009b74:	f040 80f7 	bne.w	8009d66 <__sfvwrite_r+0x28a>
 8009b78:	4621      	mov	r1, r4
 8009b7a:	4630      	mov	r0, r6
 8009b7c:	f7fd f928 	bl	8006dd0 <_fflush_r>
 8009b80:	2800      	cmp	r0, #0
 8009b82:	d15d      	bne.n	8009c40 <__sfvwrite_r+0x164>
 8009b84:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009b88:	44aa      	add	sl, r5
 8009b8a:	ebab 0b05 	sub.w	fp, fp, r5
 8009b8e:	1b55      	subs	r5, r2, r5
 8009b90:	f8c8 5008 	str.w	r5, [r8, #8]
 8009b94:	2d00      	cmp	r5, #0
 8009b96:	d1bf      	bne.n	8009b18 <__sfvwrite_r+0x3c>
 8009b98:	e7a7      	b.n	8009aea <__sfvwrite_r+0xe>
 8009b9a:	4621      	mov	r1, r4
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	f7fc f9d3 	bl	8005f48 <__swsetup_r>
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	d0ab      	beq.n	8009afe <__sfvwrite_r+0x22>
 8009ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8009baa:	e79f      	b.n	8009aec <__sfvwrite_r+0x10>
 8009bac:	e9d7 b900 	ldrd	fp, r9, [r7]
 8009bb0:	3708      	adds	r7, #8
 8009bb2:	f1b9 0f00 	cmp.w	r9, #0
 8009bb6:	d0f9      	beq.n	8009bac <__sfvwrite_r+0xd0>
 8009bb8:	45d1      	cmp	r9, sl
 8009bba:	464b      	mov	r3, r9
 8009bbc:	465a      	mov	r2, fp
 8009bbe:	bf28      	it	cs
 8009bc0:	4653      	movcs	r3, sl
 8009bc2:	4630      	mov	r0, r6
 8009bc4:	69e1      	ldr	r1, [r4, #28]
 8009bc6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009bc8:	47a8      	blx	r5
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	dd38      	ble.n	8009c40 <__sfvwrite_r+0x164>
 8009bce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bd2:	4483      	add	fp, r0
 8009bd4:	eba9 0900 	sub.w	r9, r9, r0
 8009bd8:	1a18      	subs	r0, r3, r0
 8009bda:	f8c8 0008 	str.w	r0, [r8, #8]
 8009bde:	2800      	cmp	r0, #0
 8009be0:	d1e7      	bne.n	8009bb2 <__sfvwrite_r+0xd6>
 8009be2:	e782      	b.n	8009aea <__sfvwrite_r+0xe>
 8009be4:	f04f 0b00 	mov.w	fp, #0
 8009be8:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009d6c <__sfvwrite_r+0x290>
 8009bec:	46d9      	mov	r9, fp
 8009bee:	e7e0      	b.n	8009bb2 <__sfvwrite_r+0xd6>
 8009bf0:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009bf4:	3708      	adds	r7, #8
 8009bf6:	f1ba 0f00 	cmp.w	sl, #0
 8009bfa:	d0f9      	beq.n	8009bf0 <__sfvwrite_r+0x114>
 8009bfc:	89a3      	ldrh	r3, [r4, #12]
 8009bfe:	68a2      	ldr	r2, [r4, #8]
 8009c00:	0599      	lsls	r1, r3, #22
 8009c02:	6820      	ldr	r0, [r4, #0]
 8009c04:	d563      	bpl.n	8009cce <__sfvwrite_r+0x1f2>
 8009c06:	4552      	cmp	r2, sl
 8009c08:	d836      	bhi.n	8009c78 <__sfvwrite_r+0x19c>
 8009c0a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009c0e:	d033      	beq.n	8009c78 <__sfvwrite_r+0x19c>
 8009c10:	6921      	ldr	r1, [r4, #16]
 8009c12:	6965      	ldr	r5, [r4, #20]
 8009c14:	eba0 0b01 	sub.w	fp, r0, r1
 8009c18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c20:	f10b 0201 	add.w	r2, fp, #1
 8009c24:	106d      	asrs	r5, r5, #1
 8009c26:	4452      	add	r2, sl
 8009c28:	4295      	cmp	r5, r2
 8009c2a:	bf38      	it	cc
 8009c2c:	4615      	movcc	r5, r2
 8009c2e:	055b      	lsls	r3, r3, #21
 8009c30:	d53d      	bpl.n	8009cae <__sfvwrite_r+0x1d2>
 8009c32:	4629      	mov	r1, r5
 8009c34:	4630      	mov	r0, r6
 8009c36:	f7fa fb2f 	bl	8004298 <_malloc_r>
 8009c3a:	b948      	cbnz	r0, 8009c50 <__sfvwrite_r+0x174>
 8009c3c:	230c      	movs	r3, #12
 8009c3e:	6033      	str	r3, [r6, #0]
 8009c40:	89a3      	ldrh	r3, [r4, #12]
 8009c42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c46:	81a3      	strh	r3, [r4, #12]
 8009c48:	e7ad      	b.n	8009ba6 <__sfvwrite_r+0xca>
 8009c4a:	4699      	mov	r9, r3
 8009c4c:	469a      	mov	sl, r3
 8009c4e:	e7d2      	b.n	8009bf6 <__sfvwrite_r+0x11a>
 8009c50:	465a      	mov	r2, fp
 8009c52:	6921      	ldr	r1, [r4, #16]
 8009c54:	9001      	str	r0, [sp, #4]
 8009c56:	f7fd fb19 	bl	800728c <memcpy>
 8009c5a:	89a2      	ldrh	r2, [r4, #12]
 8009c5c:	9b01      	ldr	r3, [sp, #4]
 8009c5e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009c62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009c66:	81a2      	strh	r2, [r4, #12]
 8009c68:	4652      	mov	r2, sl
 8009c6a:	6123      	str	r3, [r4, #16]
 8009c6c:	6165      	str	r5, [r4, #20]
 8009c6e:	445b      	add	r3, fp
 8009c70:	eba5 050b 	sub.w	r5, r5, fp
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	60a5      	str	r5, [r4, #8]
 8009c78:	4552      	cmp	r2, sl
 8009c7a:	bf28      	it	cs
 8009c7c:	4652      	movcs	r2, sl
 8009c7e:	4655      	mov	r5, sl
 8009c80:	4649      	mov	r1, r9
 8009c82:	6820      	ldr	r0, [r4, #0]
 8009c84:	9201      	str	r2, [sp, #4]
 8009c86:	f000 f8ad 	bl	8009de4 <memmove>
 8009c8a:	68a3      	ldr	r3, [r4, #8]
 8009c8c:	9a01      	ldr	r2, [sp, #4]
 8009c8e:	1a9b      	subs	r3, r3, r2
 8009c90:	60a3      	str	r3, [r4, #8]
 8009c92:	6823      	ldr	r3, [r4, #0]
 8009c94:	441a      	add	r2, r3
 8009c96:	6022      	str	r2, [r4, #0]
 8009c98:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009c9c:	44a9      	add	r9, r5
 8009c9e:	ebaa 0a05 	sub.w	sl, sl, r5
 8009ca2:	1b45      	subs	r5, r0, r5
 8009ca4:	f8c8 5008 	str.w	r5, [r8, #8]
 8009ca8:	2d00      	cmp	r5, #0
 8009caa:	d1a4      	bne.n	8009bf6 <__sfvwrite_r+0x11a>
 8009cac:	e71d      	b.n	8009aea <__sfvwrite_r+0xe>
 8009cae:	462a      	mov	r2, r5
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	f000 f8c3 	bl	8009e3c <_realloc_r>
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d1d5      	bne.n	8009c68 <__sfvwrite_r+0x18c>
 8009cbc:	4630      	mov	r0, r6
 8009cbe:	6921      	ldr	r1, [r4, #16]
 8009cc0:	f7fd f982 	bl	8006fc8 <_free_r>
 8009cc4:	89a3      	ldrh	r3, [r4, #12]
 8009cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009cca:	81a3      	strh	r3, [r4, #12]
 8009ccc:	e7b6      	b.n	8009c3c <__sfvwrite_r+0x160>
 8009cce:	6923      	ldr	r3, [r4, #16]
 8009cd0:	4283      	cmp	r3, r0
 8009cd2:	d302      	bcc.n	8009cda <__sfvwrite_r+0x1fe>
 8009cd4:	6961      	ldr	r1, [r4, #20]
 8009cd6:	4551      	cmp	r1, sl
 8009cd8:	d915      	bls.n	8009d06 <__sfvwrite_r+0x22a>
 8009cda:	4552      	cmp	r2, sl
 8009cdc:	bf28      	it	cs
 8009cde:	4652      	movcs	r2, sl
 8009ce0:	4615      	mov	r5, r2
 8009ce2:	4649      	mov	r1, r9
 8009ce4:	f000 f87e 	bl	8009de4 <memmove>
 8009ce8:	68a3      	ldr	r3, [r4, #8]
 8009cea:	6822      	ldr	r2, [r4, #0]
 8009cec:	1b5b      	subs	r3, r3, r5
 8009cee:	442a      	add	r2, r5
 8009cf0:	60a3      	str	r3, [r4, #8]
 8009cf2:	6022      	str	r2, [r4, #0]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d1cf      	bne.n	8009c98 <__sfvwrite_r+0x1bc>
 8009cf8:	4621      	mov	r1, r4
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f7fd f868 	bl	8006dd0 <_fflush_r>
 8009d00:	2800      	cmp	r0, #0
 8009d02:	d0c9      	beq.n	8009c98 <__sfvwrite_r+0x1bc>
 8009d04:	e79c      	b.n	8009c40 <__sfvwrite_r+0x164>
 8009d06:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009d0a:	459a      	cmp	sl, r3
 8009d0c:	bf38      	it	cc
 8009d0e:	4653      	movcc	r3, sl
 8009d10:	fb93 f3f1 	sdiv	r3, r3, r1
 8009d14:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d16:	434b      	muls	r3, r1
 8009d18:	464a      	mov	r2, r9
 8009d1a:	4630      	mov	r0, r6
 8009d1c:	69e1      	ldr	r1, [r4, #28]
 8009d1e:	47a8      	blx	r5
 8009d20:	1e05      	subs	r5, r0, #0
 8009d22:	dcb9      	bgt.n	8009c98 <__sfvwrite_r+0x1bc>
 8009d24:	e78c      	b.n	8009c40 <__sfvwrite_r+0x164>
 8009d26:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009d2a:	2000      	movs	r0, #0
 8009d2c:	3708      	adds	r7, #8
 8009d2e:	e6f3      	b.n	8009b18 <__sfvwrite_r+0x3c>
 8009d30:	f10b 0901 	add.w	r9, fp, #1
 8009d34:	e700      	b.n	8009b38 <__sfvwrite_r+0x5c>
 8009d36:	4293      	cmp	r3, r2
 8009d38:	dc08      	bgt.n	8009d4c <__sfvwrite_r+0x270>
 8009d3a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d3c:	4652      	mov	r2, sl
 8009d3e:	4630      	mov	r0, r6
 8009d40:	69e1      	ldr	r1, [r4, #28]
 8009d42:	47a8      	blx	r5
 8009d44:	1e05      	subs	r5, r0, #0
 8009d46:	f73f af13 	bgt.w	8009b70 <__sfvwrite_r+0x94>
 8009d4a:	e779      	b.n	8009c40 <__sfvwrite_r+0x164>
 8009d4c:	4651      	mov	r1, sl
 8009d4e:	9201      	str	r2, [sp, #4]
 8009d50:	f000 f848 	bl	8009de4 <memmove>
 8009d54:	9a01      	ldr	r2, [sp, #4]
 8009d56:	68a3      	ldr	r3, [r4, #8]
 8009d58:	4615      	mov	r5, r2
 8009d5a:	1a9b      	subs	r3, r3, r2
 8009d5c:	60a3      	str	r3, [r4, #8]
 8009d5e:	6823      	ldr	r3, [r4, #0]
 8009d60:	4413      	add	r3, r2
 8009d62:	6023      	str	r3, [r4, #0]
 8009d64:	e704      	b.n	8009b70 <__sfvwrite_r+0x94>
 8009d66:	2001      	movs	r0, #1
 8009d68:	e70c      	b.n	8009b84 <__sfvwrite_r+0xa8>
 8009d6a:	bf00      	nop
 8009d6c:	7ffffc00 	.word	0x7ffffc00

08009d70 <_isatty_r>:
 8009d70:	b538      	push	{r3, r4, r5, lr}
 8009d72:	2300      	movs	r3, #0
 8009d74:	4d05      	ldr	r5, [pc, #20]	; (8009d8c <_isatty_r+0x1c>)
 8009d76:	4604      	mov	r4, r0
 8009d78:	4608      	mov	r0, r1
 8009d7a:	602b      	str	r3, [r5, #0]
 8009d7c:	f000 fbd8 	bl	800a530 <_isatty>
 8009d80:	1c43      	adds	r3, r0, #1
 8009d82:	d102      	bne.n	8009d8a <_isatty_r+0x1a>
 8009d84:	682b      	ldr	r3, [r5, #0]
 8009d86:	b103      	cbz	r3, 8009d8a <_isatty_r+0x1a>
 8009d88:	6023      	str	r3, [r4, #0]
 8009d8a:	bd38      	pop	{r3, r4, r5, pc}
 8009d8c:	20000f14 	.word	0x20000f14

08009d90 <__locale_mb_cur_max>:
 8009d90:	4b01      	ldr	r3, [pc, #4]	; (8009d98 <__locale_mb_cur_max+0x8>)
 8009d92:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8009d96:	4770      	bx	lr
 8009d98:	2000088c 	.word	0x2000088c

08009d9c <_lseek_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	4604      	mov	r4, r0
 8009da0:	4608      	mov	r0, r1
 8009da2:	4611      	mov	r1, r2
 8009da4:	2200      	movs	r2, #0
 8009da6:	4d05      	ldr	r5, [pc, #20]	; (8009dbc <_lseek_r+0x20>)
 8009da8:	602a      	str	r2, [r5, #0]
 8009daa:	461a      	mov	r2, r3
 8009dac:	f000 fb8a 	bl	800a4c4 <_lseek>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	d102      	bne.n	8009dba <_lseek_r+0x1e>
 8009db4:	682b      	ldr	r3, [r5, #0]
 8009db6:	b103      	cbz	r3, 8009dba <_lseek_r+0x1e>
 8009db8:	6023      	str	r3, [r4, #0]
 8009dba:	bd38      	pop	{r3, r4, r5, pc}
 8009dbc:	20000f14 	.word	0x20000f14

08009dc0 <__ascii_mbtowc>:
 8009dc0:	b082      	sub	sp, #8
 8009dc2:	b901      	cbnz	r1, 8009dc6 <__ascii_mbtowc+0x6>
 8009dc4:	a901      	add	r1, sp, #4
 8009dc6:	b142      	cbz	r2, 8009dda <__ascii_mbtowc+0x1a>
 8009dc8:	b14b      	cbz	r3, 8009dde <__ascii_mbtowc+0x1e>
 8009dca:	7813      	ldrb	r3, [r2, #0]
 8009dcc:	600b      	str	r3, [r1, #0]
 8009dce:	7812      	ldrb	r2, [r2, #0]
 8009dd0:	1e10      	subs	r0, r2, #0
 8009dd2:	bf18      	it	ne
 8009dd4:	2001      	movne	r0, #1
 8009dd6:	b002      	add	sp, #8
 8009dd8:	4770      	bx	lr
 8009dda:	4610      	mov	r0, r2
 8009ddc:	e7fb      	b.n	8009dd6 <__ascii_mbtowc+0x16>
 8009dde:	f06f 0001 	mvn.w	r0, #1
 8009de2:	e7f8      	b.n	8009dd6 <__ascii_mbtowc+0x16>

08009de4 <memmove>:
 8009de4:	4288      	cmp	r0, r1
 8009de6:	b510      	push	{r4, lr}
 8009de8:	eb01 0402 	add.w	r4, r1, r2
 8009dec:	d902      	bls.n	8009df4 <memmove+0x10>
 8009dee:	4284      	cmp	r4, r0
 8009df0:	4623      	mov	r3, r4
 8009df2:	d807      	bhi.n	8009e04 <memmove+0x20>
 8009df4:	1e43      	subs	r3, r0, #1
 8009df6:	42a1      	cmp	r1, r4
 8009df8:	d008      	beq.n	8009e0c <memmove+0x28>
 8009dfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dfe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e02:	e7f8      	b.n	8009df6 <memmove+0x12>
 8009e04:	4601      	mov	r1, r0
 8009e06:	4402      	add	r2, r0
 8009e08:	428a      	cmp	r2, r1
 8009e0a:	d100      	bne.n	8009e0e <memmove+0x2a>
 8009e0c:	bd10      	pop	{r4, pc}
 8009e0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e16:	e7f7      	b.n	8009e08 <memmove+0x24>

08009e18 <_read_r>:
 8009e18:	b538      	push	{r3, r4, r5, lr}
 8009e1a:	4604      	mov	r4, r0
 8009e1c:	4608      	mov	r0, r1
 8009e1e:	4611      	mov	r1, r2
 8009e20:	2200      	movs	r2, #0
 8009e22:	4d05      	ldr	r5, [pc, #20]	; (8009e38 <_read_r+0x20>)
 8009e24:	602a      	str	r2, [r5, #0]
 8009e26:	461a      	mov	r2, r3
 8009e28:	f7f7 fc78 	bl	800171c <_read>
 8009e2c:	1c43      	adds	r3, r0, #1
 8009e2e:	d102      	bne.n	8009e36 <_read_r+0x1e>
 8009e30:	682b      	ldr	r3, [r5, #0]
 8009e32:	b103      	cbz	r3, 8009e36 <_read_r+0x1e>
 8009e34:	6023      	str	r3, [r4, #0]
 8009e36:	bd38      	pop	{r3, r4, r5, pc}
 8009e38:	20000f14 	.word	0x20000f14

08009e3c <_realloc_r>:
 8009e3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e40:	460c      	mov	r4, r1
 8009e42:	4681      	mov	r9, r0
 8009e44:	4611      	mov	r1, r2
 8009e46:	b924      	cbnz	r4, 8009e52 <_realloc_r+0x16>
 8009e48:	b003      	add	sp, #12
 8009e4a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e4e:	f7fa ba23 	b.w	8004298 <_malloc_r>
 8009e52:	9201      	str	r2, [sp, #4]
 8009e54:	f7fa fc6a 	bl	800472c <__malloc_lock>
 8009e58:	9901      	ldr	r1, [sp, #4]
 8009e5a:	f101 080b 	add.w	r8, r1, #11
 8009e5e:	f1b8 0f16 	cmp.w	r8, #22
 8009e62:	d90b      	bls.n	8009e7c <_realloc_r+0x40>
 8009e64:	f038 0807 	bics.w	r8, r8, #7
 8009e68:	d50a      	bpl.n	8009e80 <_realloc_r+0x44>
 8009e6a:	230c      	movs	r3, #12
 8009e6c:	f04f 0b00 	mov.w	fp, #0
 8009e70:	f8c9 3000 	str.w	r3, [r9]
 8009e74:	4658      	mov	r0, fp
 8009e76:	b003      	add	sp, #12
 8009e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e7c:	f04f 0810 	mov.w	r8, #16
 8009e80:	4588      	cmp	r8, r1
 8009e82:	d3f2      	bcc.n	8009e6a <_realloc_r+0x2e>
 8009e84:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009e88:	f1a4 0a08 	sub.w	sl, r4, #8
 8009e8c:	f025 0603 	bic.w	r6, r5, #3
 8009e90:	45b0      	cmp	r8, r6
 8009e92:	f340 8173 	ble.w	800a17c <_realloc_r+0x340>
 8009e96:	48aa      	ldr	r0, [pc, #680]	; (800a140 <_realloc_r+0x304>)
 8009e98:	eb0a 0306 	add.w	r3, sl, r6
 8009e9c:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8009ea0:	685a      	ldr	r2, [r3, #4]
 8009ea2:	459c      	cmp	ip, r3
 8009ea4:	9001      	str	r0, [sp, #4]
 8009ea6:	d005      	beq.n	8009eb4 <_realloc_r+0x78>
 8009ea8:	f022 0001 	bic.w	r0, r2, #1
 8009eac:	4418      	add	r0, r3
 8009eae:	6840      	ldr	r0, [r0, #4]
 8009eb0:	07c7      	lsls	r7, r0, #31
 8009eb2:	d427      	bmi.n	8009f04 <_realloc_r+0xc8>
 8009eb4:	f022 0203 	bic.w	r2, r2, #3
 8009eb8:	459c      	cmp	ip, r3
 8009eba:	eb06 0702 	add.w	r7, r6, r2
 8009ebe:	d119      	bne.n	8009ef4 <_realloc_r+0xb8>
 8009ec0:	f108 0010 	add.w	r0, r8, #16
 8009ec4:	42b8      	cmp	r0, r7
 8009ec6:	dc1f      	bgt.n	8009f08 <_realloc_r+0xcc>
 8009ec8:	9a01      	ldr	r2, [sp, #4]
 8009eca:	eba7 0708 	sub.w	r7, r7, r8
 8009ece:	eb0a 0308 	add.w	r3, sl, r8
 8009ed2:	f047 0701 	orr.w	r7, r7, #1
 8009ed6:	6093      	str	r3, [r2, #8]
 8009ed8:	605f      	str	r7, [r3, #4]
 8009eda:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009ede:	4648      	mov	r0, r9
 8009ee0:	f003 0301 	and.w	r3, r3, #1
 8009ee4:	ea43 0308 	orr.w	r3, r3, r8
 8009ee8:	f844 3c04 	str.w	r3, [r4, #-4]
 8009eec:	f7fa fc24 	bl	8004738 <__malloc_unlock>
 8009ef0:	46a3      	mov	fp, r4
 8009ef2:	e7bf      	b.n	8009e74 <_realloc_r+0x38>
 8009ef4:	45b8      	cmp	r8, r7
 8009ef6:	dc07      	bgt.n	8009f08 <_realloc_r+0xcc>
 8009ef8:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009efc:	60da      	str	r2, [r3, #12]
 8009efe:	6093      	str	r3, [r2, #8]
 8009f00:	4655      	mov	r5, sl
 8009f02:	e080      	b.n	800a006 <_realloc_r+0x1ca>
 8009f04:	2200      	movs	r2, #0
 8009f06:	4613      	mov	r3, r2
 8009f08:	07e8      	lsls	r0, r5, #31
 8009f0a:	f100 80e8 	bmi.w	800a0de <_realloc_r+0x2a2>
 8009f0e:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009f12:	ebaa 0505 	sub.w	r5, sl, r5
 8009f16:	6868      	ldr	r0, [r5, #4]
 8009f18:	f020 0003 	bic.w	r0, r0, #3
 8009f1c:	eb00 0b06 	add.w	fp, r0, r6
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	f000 80a7 	beq.w	800a074 <_realloc_r+0x238>
 8009f26:	459c      	cmp	ip, r3
 8009f28:	eb02 070b 	add.w	r7, r2, fp
 8009f2c:	d14b      	bne.n	8009fc6 <_realloc_r+0x18a>
 8009f2e:	f108 0310 	add.w	r3, r8, #16
 8009f32:	42bb      	cmp	r3, r7
 8009f34:	f300 809e 	bgt.w	800a074 <_realloc_r+0x238>
 8009f38:	46ab      	mov	fp, r5
 8009f3a:	68eb      	ldr	r3, [r5, #12]
 8009f3c:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8009f40:	60d3      	str	r3, [r2, #12]
 8009f42:	609a      	str	r2, [r3, #8]
 8009f44:	1f32      	subs	r2, r6, #4
 8009f46:	2a24      	cmp	r2, #36	; 0x24
 8009f48:	d838      	bhi.n	8009fbc <_realloc_r+0x180>
 8009f4a:	2a13      	cmp	r2, #19
 8009f4c:	d934      	bls.n	8009fb8 <_realloc_r+0x17c>
 8009f4e:	6823      	ldr	r3, [r4, #0]
 8009f50:	2a1b      	cmp	r2, #27
 8009f52:	60ab      	str	r3, [r5, #8]
 8009f54:	6863      	ldr	r3, [r4, #4]
 8009f56:	60eb      	str	r3, [r5, #12]
 8009f58:	d81b      	bhi.n	8009f92 <_realloc_r+0x156>
 8009f5a:	3408      	adds	r4, #8
 8009f5c:	f105 0310 	add.w	r3, r5, #16
 8009f60:	6822      	ldr	r2, [r4, #0]
 8009f62:	601a      	str	r2, [r3, #0]
 8009f64:	6862      	ldr	r2, [r4, #4]
 8009f66:	605a      	str	r2, [r3, #4]
 8009f68:	68a2      	ldr	r2, [r4, #8]
 8009f6a:	609a      	str	r2, [r3, #8]
 8009f6c:	9a01      	ldr	r2, [sp, #4]
 8009f6e:	eba7 0708 	sub.w	r7, r7, r8
 8009f72:	eb05 0308 	add.w	r3, r5, r8
 8009f76:	f047 0701 	orr.w	r7, r7, #1
 8009f7a:	6093      	str	r3, [r2, #8]
 8009f7c:	605f      	str	r7, [r3, #4]
 8009f7e:	686b      	ldr	r3, [r5, #4]
 8009f80:	f003 0301 	and.w	r3, r3, #1
 8009f84:	ea43 0308 	orr.w	r3, r3, r8
 8009f88:	606b      	str	r3, [r5, #4]
 8009f8a:	4648      	mov	r0, r9
 8009f8c:	f7fa fbd4 	bl	8004738 <__malloc_unlock>
 8009f90:	e770      	b.n	8009e74 <_realloc_r+0x38>
 8009f92:	68a3      	ldr	r3, [r4, #8]
 8009f94:	2a24      	cmp	r2, #36	; 0x24
 8009f96:	612b      	str	r3, [r5, #16]
 8009f98:	68e3      	ldr	r3, [r4, #12]
 8009f9a:	bf18      	it	ne
 8009f9c:	3410      	addne	r4, #16
 8009f9e:	616b      	str	r3, [r5, #20]
 8009fa0:	bf09      	itett	eq
 8009fa2:	6923      	ldreq	r3, [r4, #16]
 8009fa4:	f105 0318 	addne.w	r3, r5, #24
 8009fa8:	61ab      	streq	r3, [r5, #24]
 8009faa:	6962      	ldreq	r2, [r4, #20]
 8009fac:	bf02      	ittt	eq
 8009fae:	f105 0320 	addeq.w	r3, r5, #32
 8009fb2:	61ea      	streq	r2, [r5, #28]
 8009fb4:	3418      	addeq	r4, #24
 8009fb6:	e7d3      	b.n	8009f60 <_realloc_r+0x124>
 8009fb8:	465b      	mov	r3, fp
 8009fba:	e7d1      	b.n	8009f60 <_realloc_r+0x124>
 8009fbc:	4621      	mov	r1, r4
 8009fbe:	4658      	mov	r0, fp
 8009fc0:	f7ff ff10 	bl	8009de4 <memmove>
 8009fc4:	e7d2      	b.n	8009f6c <_realloc_r+0x130>
 8009fc6:	45b8      	cmp	r8, r7
 8009fc8:	dc54      	bgt.n	800a074 <_realloc_r+0x238>
 8009fca:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009fce:	4628      	mov	r0, r5
 8009fd0:	60da      	str	r2, [r3, #12]
 8009fd2:	6093      	str	r3, [r2, #8]
 8009fd4:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009fd8:	68eb      	ldr	r3, [r5, #12]
 8009fda:	60d3      	str	r3, [r2, #12]
 8009fdc:	609a      	str	r2, [r3, #8]
 8009fde:	1f32      	subs	r2, r6, #4
 8009fe0:	2a24      	cmp	r2, #36	; 0x24
 8009fe2:	d843      	bhi.n	800a06c <_realloc_r+0x230>
 8009fe4:	2a13      	cmp	r2, #19
 8009fe6:	d908      	bls.n	8009ffa <_realloc_r+0x1be>
 8009fe8:	6823      	ldr	r3, [r4, #0]
 8009fea:	2a1b      	cmp	r2, #27
 8009fec:	60ab      	str	r3, [r5, #8]
 8009fee:	6863      	ldr	r3, [r4, #4]
 8009ff0:	60eb      	str	r3, [r5, #12]
 8009ff2:	d828      	bhi.n	800a046 <_realloc_r+0x20a>
 8009ff4:	3408      	adds	r4, #8
 8009ff6:	f105 0010 	add.w	r0, r5, #16
 8009ffa:	6823      	ldr	r3, [r4, #0]
 8009ffc:	6003      	str	r3, [r0, #0]
 8009ffe:	6863      	ldr	r3, [r4, #4]
 800a000:	6043      	str	r3, [r0, #4]
 800a002:	68a3      	ldr	r3, [r4, #8]
 800a004:	6083      	str	r3, [r0, #8]
 800a006:	686a      	ldr	r2, [r5, #4]
 800a008:	eba7 0008 	sub.w	r0, r7, r8
 800a00c:	280f      	cmp	r0, #15
 800a00e:	f002 0201 	and.w	r2, r2, #1
 800a012:	eb05 0307 	add.w	r3, r5, r7
 800a016:	f240 80b3 	bls.w	800a180 <_realloc_r+0x344>
 800a01a:	eb05 0108 	add.w	r1, r5, r8
 800a01e:	ea48 0202 	orr.w	r2, r8, r2
 800a022:	f040 0001 	orr.w	r0, r0, #1
 800a026:	606a      	str	r2, [r5, #4]
 800a028:	6048      	str	r0, [r1, #4]
 800a02a:	685a      	ldr	r2, [r3, #4]
 800a02c:	4648      	mov	r0, r9
 800a02e:	f042 0201 	orr.w	r2, r2, #1
 800a032:	605a      	str	r2, [r3, #4]
 800a034:	3108      	adds	r1, #8
 800a036:	f7fc ffc7 	bl	8006fc8 <_free_r>
 800a03a:	4648      	mov	r0, r9
 800a03c:	f7fa fb7c 	bl	8004738 <__malloc_unlock>
 800a040:	f105 0b08 	add.w	fp, r5, #8
 800a044:	e716      	b.n	8009e74 <_realloc_r+0x38>
 800a046:	68a3      	ldr	r3, [r4, #8]
 800a048:	2a24      	cmp	r2, #36	; 0x24
 800a04a:	612b      	str	r3, [r5, #16]
 800a04c:	68e3      	ldr	r3, [r4, #12]
 800a04e:	bf18      	it	ne
 800a050:	f105 0018 	addne.w	r0, r5, #24
 800a054:	616b      	str	r3, [r5, #20]
 800a056:	bf09      	itett	eq
 800a058:	6923      	ldreq	r3, [r4, #16]
 800a05a:	3410      	addne	r4, #16
 800a05c:	61ab      	streq	r3, [r5, #24]
 800a05e:	6963      	ldreq	r3, [r4, #20]
 800a060:	bf02      	ittt	eq
 800a062:	f105 0020 	addeq.w	r0, r5, #32
 800a066:	61eb      	streq	r3, [r5, #28]
 800a068:	3418      	addeq	r4, #24
 800a06a:	e7c6      	b.n	8009ffa <_realloc_r+0x1be>
 800a06c:	4621      	mov	r1, r4
 800a06e:	f7ff feb9 	bl	8009de4 <memmove>
 800a072:	e7c8      	b.n	800a006 <_realloc_r+0x1ca>
 800a074:	45d8      	cmp	r8, fp
 800a076:	dc32      	bgt.n	800a0de <_realloc_r+0x2a2>
 800a078:	4628      	mov	r0, r5
 800a07a:	68eb      	ldr	r3, [r5, #12]
 800a07c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a080:	60d3      	str	r3, [r2, #12]
 800a082:	609a      	str	r2, [r3, #8]
 800a084:	1f32      	subs	r2, r6, #4
 800a086:	2a24      	cmp	r2, #36	; 0x24
 800a088:	d825      	bhi.n	800a0d6 <_realloc_r+0x29a>
 800a08a:	2a13      	cmp	r2, #19
 800a08c:	d908      	bls.n	800a0a0 <_realloc_r+0x264>
 800a08e:	6823      	ldr	r3, [r4, #0]
 800a090:	2a1b      	cmp	r2, #27
 800a092:	60ab      	str	r3, [r5, #8]
 800a094:	6863      	ldr	r3, [r4, #4]
 800a096:	60eb      	str	r3, [r5, #12]
 800a098:	d80a      	bhi.n	800a0b0 <_realloc_r+0x274>
 800a09a:	3408      	adds	r4, #8
 800a09c:	f105 0010 	add.w	r0, r5, #16
 800a0a0:	6823      	ldr	r3, [r4, #0]
 800a0a2:	6003      	str	r3, [r0, #0]
 800a0a4:	6863      	ldr	r3, [r4, #4]
 800a0a6:	6043      	str	r3, [r0, #4]
 800a0a8:	68a3      	ldr	r3, [r4, #8]
 800a0aa:	6083      	str	r3, [r0, #8]
 800a0ac:	465f      	mov	r7, fp
 800a0ae:	e7aa      	b.n	800a006 <_realloc_r+0x1ca>
 800a0b0:	68a3      	ldr	r3, [r4, #8]
 800a0b2:	2a24      	cmp	r2, #36	; 0x24
 800a0b4:	612b      	str	r3, [r5, #16]
 800a0b6:	68e3      	ldr	r3, [r4, #12]
 800a0b8:	bf18      	it	ne
 800a0ba:	f105 0018 	addne.w	r0, r5, #24
 800a0be:	616b      	str	r3, [r5, #20]
 800a0c0:	bf09      	itett	eq
 800a0c2:	6923      	ldreq	r3, [r4, #16]
 800a0c4:	3410      	addne	r4, #16
 800a0c6:	61ab      	streq	r3, [r5, #24]
 800a0c8:	6963      	ldreq	r3, [r4, #20]
 800a0ca:	bf02      	ittt	eq
 800a0cc:	f105 0020 	addeq.w	r0, r5, #32
 800a0d0:	61eb      	streq	r3, [r5, #28]
 800a0d2:	3418      	addeq	r4, #24
 800a0d4:	e7e4      	b.n	800a0a0 <_realloc_r+0x264>
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	f7ff fe84 	bl	8009de4 <memmove>
 800a0dc:	e7e6      	b.n	800a0ac <_realloc_r+0x270>
 800a0de:	4648      	mov	r0, r9
 800a0e0:	f7fa f8da 	bl	8004298 <_malloc_r>
 800a0e4:	4683      	mov	fp, r0
 800a0e6:	2800      	cmp	r0, #0
 800a0e8:	f43f af4f 	beq.w	8009f8a <_realloc_r+0x14e>
 800a0ec:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a0f0:	f1a0 0208 	sub.w	r2, r0, #8
 800a0f4:	f023 0301 	bic.w	r3, r3, #1
 800a0f8:	4453      	add	r3, sl
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d105      	bne.n	800a10a <_realloc_r+0x2ce>
 800a0fe:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a102:	f027 0703 	bic.w	r7, r7, #3
 800a106:	4437      	add	r7, r6
 800a108:	e6fa      	b.n	8009f00 <_realloc_r+0xc4>
 800a10a:	1f32      	subs	r2, r6, #4
 800a10c:	2a24      	cmp	r2, #36	; 0x24
 800a10e:	d831      	bhi.n	800a174 <_realloc_r+0x338>
 800a110:	2a13      	cmp	r2, #19
 800a112:	d92c      	bls.n	800a16e <_realloc_r+0x332>
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	2a1b      	cmp	r2, #27
 800a118:	6003      	str	r3, [r0, #0]
 800a11a:	6863      	ldr	r3, [r4, #4]
 800a11c:	6043      	str	r3, [r0, #4]
 800a11e:	d811      	bhi.n	800a144 <_realloc_r+0x308>
 800a120:	f104 0208 	add.w	r2, r4, #8
 800a124:	f100 0308 	add.w	r3, r0, #8
 800a128:	6811      	ldr	r1, [r2, #0]
 800a12a:	6019      	str	r1, [r3, #0]
 800a12c:	6851      	ldr	r1, [r2, #4]
 800a12e:	6059      	str	r1, [r3, #4]
 800a130:	6892      	ldr	r2, [r2, #8]
 800a132:	609a      	str	r2, [r3, #8]
 800a134:	4621      	mov	r1, r4
 800a136:	4648      	mov	r0, r9
 800a138:	f7fc ff46 	bl	8006fc8 <_free_r>
 800a13c:	e725      	b.n	8009f8a <_realloc_r+0x14e>
 800a13e:	bf00      	nop
 800a140:	20000478 	.word	0x20000478
 800a144:	68a3      	ldr	r3, [r4, #8]
 800a146:	2a24      	cmp	r2, #36	; 0x24
 800a148:	6083      	str	r3, [r0, #8]
 800a14a:	68e3      	ldr	r3, [r4, #12]
 800a14c:	bf18      	it	ne
 800a14e:	f104 0210 	addne.w	r2, r4, #16
 800a152:	60c3      	str	r3, [r0, #12]
 800a154:	bf09      	itett	eq
 800a156:	6923      	ldreq	r3, [r4, #16]
 800a158:	f100 0310 	addne.w	r3, r0, #16
 800a15c:	6103      	streq	r3, [r0, #16]
 800a15e:	6961      	ldreq	r1, [r4, #20]
 800a160:	bf02      	ittt	eq
 800a162:	f104 0218 	addeq.w	r2, r4, #24
 800a166:	f100 0318 	addeq.w	r3, r0, #24
 800a16a:	6141      	streq	r1, [r0, #20]
 800a16c:	e7dc      	b.n	800a128 <_realloc_r+0x2ec>
 800a16e:	4603      	mov	r3, r0
 800a170:	4622      	mov	r2, r4
 800a172:	e7d9      	b.n	800a128 <_realloc_r+0x2ec>
 800a174:	4621      	mov	r1, r4
 800a176:	f7ff fe35 	bl	8009de4 <memmove>
 800a17a:	e7db      	b.n	800a134 <_realloc_r+0x2f8>
 800a17c:	4637      	mov	r7, r6
 800a17e:	e6bf      	b.n	8009f00 <_realloc_r+0xc4>
 800a180:	4317      	orrs	r7, r2
 800a182:	606f      	str	r7, [r5, #4]
 800a184:	685a      	ldr	r2, [r3, #4]
 800a186:	f042 0201 	orr.w	r2, r2, #1
 800a18a:	605a      	str	r2, [r3, #4]
 800a18c:	e755      	b.n	800a03a <_realloc_r+0x1fe>
 800a18e:	bf00      	nop

0800a190 <__ssprint_r>:
 800a190:	6893      	ldr	r3, [r2, #8]
 800a192:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a196:	4680      	mov	r8, r0
 800a198:	460c      	mov	r4, r1
 800a19a:	4617      	mov	r7, r2
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d061      	beq.n	800a264 <__ssprint_r+0xd4>
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	469b      	mov	fp, r3
 800a1a4:	f8d2 a000 	ldr.w	sl, [r2]
 800a1a8:	9301      	str	r3, [sp, #4]
 800a1aa:	f1bb 0f00 	cmp.w	fp, #0
 800a1ae:	d02b      	beq.n	800a208 <__ssprint_r+0x78>
 800a1b0:	68a6      	ldr	r6, [r4, #8]
 800a1b2:	45b3      	cmp	fp, r6
 800a1b4:	d342      	bcc.n	800a23c <__ssprint_r+0xac>
 800a1b6:	89a2      	ldrh	r2, [r4, #12]
 800a1b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1bc:	d03e      	beq.n	800a23c <__ssprint_r+0xac>
 800a1be:	6825      	ldr	r5, [r4, #0]
 800a1c0:	6921      	ldr	r1, [r4, #16]
 800a1c2:	eba5 0901 	sub.w	r9, r5, r1
 800a1c6:	6965      	ldr	r5, [r4, #20]
 800a1c8:	f109 0001 	add.w	r0, r9, #1
 800a1cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1d4:	106d      	asrs	r5, r5, #1
 800a1d6:	4458      	add	r0, fp
 800a1d8:	4285      	cmp	r5, r0
 800a1da:	bf38      	it	cc
 800a1dc:	4605      	movcc	r5, r0
 800a1de:	0553      	lsls	r3, r2, #21
 800a1e0:	d545      	bpl.n	800a26e <__ssprint_r+0xde>
 800a1e2:	4629      	mov	r1, r5
 800a1e4:	4640      	mov	r0, r8
 800a1e6:	f7fa f857 	bl	8004298 <_malloc_r>
 800a1ea:	4606      	mov	r6, r0
 800a1ec:	b9a0      	cbnz	r0, 800a218 <__ssprint_r+0x88>
 800a1ee:	230c      	movs	r3, #12
 800a1f0:	f8c8 3000 	str.w	r3, [r8]
 800a1f4:	89a3      	ldrh	r3, [r4, #12]
 800a1f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a1fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1fe:	81a3      	strh	r3, [r4, #12]
 800a200:	2300      	movs	r3, #0
 800a202:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800a206:	e02f      	b.n	800a268 <__ssprint_r+0xd8>
 800a208:	f8da 3000 	ldr.w	r3, [sl]
 800a20c:	f8da b004 	ldr.w	fp, [sl, #4]
 800a210:	9301      	str	r3, [sp, #4]
 800a212:	f10a 0a08 	add.w	sl, sl, #8
 800a216:	e7c8      	b.n	800a1aa <__ssprint_r+0x1a>
 800a218:	464a      	mov	r2, r9
 800a21a:	6921      	ldr	r1, [r4, #16]
 800a21c:	f7fd f836 	bl	800728c <memcpy>
 800a220:	89a2      	ldrh	r2, [r4, #12]
 800a222:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a226:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a22a:	81a2      	strh	r2, [r4, #12]
 800a22c:	6126      	str	r6, [r4, #16]
 800a22e:	444e      	add	r6, r9
 800a230:	6026      	str	r6, [r4, #0]
 800a232:	465e      	mov	r6, fp
 800a234:	6165      	str	r5, [r4, #20]
 800a236:	eba5 0509 	sub.w	r5, r5, r9
 800a23a:	60a5      	str	r5, [r4, #8]
 800a23c:	455e      	cmp	r6, fp
 800a23e:	bf28      	it	cs
 800a240:	465e      	movcs	r6, fp
 800a242:	9901      	ldr	r1, [sp, #4]
 800a244:	4632      	mov	r2, r6
 800a246:	6820      	ldr	r0, [r4, #0]
 800a248:	f7ff fdcc 	bl	8009de4 <memmove>
 800a24c:	68a2      	ldr	r2, [r4, #8]
 800a24e:	1b92      	subs	r2, r2, r6
 800a250:	60a2      	str	r2, [r4, #8]
 800a252:	6822      	ldr	r2, [r4, #0]
 800a254:	4432      	add	r2, r6
 800a256:	6022      	str	r2, [r4, #0]
 800a258:	68ba      	ldr	r2, [r7, #8]
 800a25a:	eba2 030b 	sub.w	r3, r2, fp
 800a25e:	60bb      	str	r3, [r7, #8]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d1d1      	bne.n	800a208 <__ssprint_r+0x78>
 800a264:	2000      	movs	r0, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	b003      	add	sp, #12
 800a26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a26e:	462a      	mov	r2, r5
 800a270:	4640      	mov	r0, r8
 800a272:	f7ff fde3 	bl	8009e3c <_realloc_r>
 800a276:	4606      	mov	r6, r0
 800a278:	2800      	cmp	r0, #0
 800a27a:	d1d7      	bne.n	800a22c <__ssprint_r+0x9c>
 800a27c:	4640      	mov	r0, r8
 800a27e:	6921      	ldr	r1, [r4, #16]
 800a280:	f7fc fea2 	bl	8006fc8 <_free_r>
 800a284:	e7b3      	b.n	800a1ee <__ssprint_r+0x5e>

0800a286 <__swbuf_r>:
 800a286:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a288:	460e      	mov	r6, r1
 800a28a:	4614      	mov	r4, r2
 800a28c:	4605      	mov	r5, r0
 800a28e:	b118      	cbz	r0, 800a298 <__swbuf_r+0x12>
 800a290:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a292:	b90b      	cbnz	r3, 800a298 <__swbuf_r+0x12>
 800a294:	f7fc fe08 	bl	8006ea8 <__sinit>
 800a298:	69a3      	ldr	r3, [r4, #24]
 800a29a:	60a3      	str	r3, [r4, #8]
 800a29c:	89a3      	ldrh	r3, [r4, #12]
 800a29e:	0719      	lsls	r1, r3, #28
 800a2a0:	d529      	bpl.n	800a2f6 <__swbuf_r+0x70>
 800a2a2:	6923      	ldr	r3, [r4, #16]
 800a2a4:	b33b      	cbz	r3, 800a2f6 <__swbuf_r+0x70>
 800a2a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2aa:	b2f6      	uxtb	r6, r6
 800a2ac:	049a      	lsls	r2, r3, #18
 800a2ae:	4637      	mov	r7, r6
 800a2b0:	d52a      	bpl.n	800a308 <__swbuf_r+0x82>
 800a2b2:	6823      	ldr	r3, [r4, #0]
 800a2b4:	6920      	ldr	r0, [r4, #16]
 800a2b6:	1a18      	subs	r0, r3, r0
 800a2b8:	6963      	ldr	r3, [r4, #20]
 800a2ba:	4283      	cmp	r3, r0
 800a2bc:	dc04      	bgt.n	800a2c8 <__swbuf_r+0x42>
 800a2be:	4621      	mov	r1, r4
 800a2c0:	4628      	mov	r0, r5
 800a2c2:	f7fc fd85 	bl	8006dd0 <_fflush_r>
 800a2c6:	b9e0      	cbnz	r0, 800a302 <__swbuf_r+0x7c>
 800a2c8:	68a3      	ldr	r3, [r4, #8]
 800a2ca:	3001      	adds	r0, #1
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	60a3      	str	r3, [r4, #8]
 800a2d0:	6823      	ldr	r3, [r4, #0]
 800a2d2:	1c5a      	adds	r2, r3, #1
 800a2d4:	6022      	str	r2, [r4, #0]
 800a2d6:	701e      	strb	r6, [r3, #0]
 800a2d8:	6963      	ldr	r3, [r4, #20]
 800a2da:	4283      	cmp	r3, r0
 800a2dc:	d004      	beq.n	800a2e8 <__swbuf_r+0x62>
 800a2de:	89a3      	ldrh	r3, [r4, #12]
 800a2e0:	07db      	lsls	r3, r3, #31
 800a2e2:	d506      	bpl.n	800a2f2 <__swbuf_r+0x6c>
 800a2e4:	2e0a      	cmp	r6, #10
 800a2e6:	d104      	bne.n	800a2f2 <__swbuf_r+0x6c>
 800a2e8:	4621      	mov	r1, r4
 800a2ea:	4628      	mov	r0, r5
 800a2ec:	f7fc fd70 	bl	8006dd0 <_fflush_r>
 800a2f0:	b938      	cbnz	r0, 800a302 <__swbuf_r+0x7c>
 800a2f2:	4638      	mov	r0, r7
 800a2f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2f6:	4621      	mov	r1, r4
 800a2f8:	4628      	mov	r0, r5
 800a2fa:	f7fb fe25 	bl	8005f48 <__swsetup_r>
 800a2fe:	2800      	cmp	r0, #0
 800a300:	d0d1      	beq.n	800a2a6 <__swbuf_r+0x20>
 800a302:	f04f 37ff 	mov.w	r7, #4294967295
 800a306:	e7f4      	b.n	800a2f2 <__swbuf_r+0x6c>
 800a308:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a30c:	81a3      	strh	r3, [r4, #12]
 800a30e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a310:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a314:	6663      	str	r3, [r4, #100]	; 0x64
 800a316:	e7cc      	b.n	800a2b2 <__swbuf_r+0x2c>

0800a318 <_wcrtomb_r>:
 800a318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a31a:	4c09      	ldr	r4, [pc, #36]	; (800a340 <_wcrtomb_r+0x28>)
 800a31c:	4605      	mov	r5, r0
 800a31e:	461e      	mov	r6, r3
 800a320:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800a324:	b085      	sub	sp, #20
 800a326:	b909      	cbnz	r1, 800a32c <_wcrtomb_r+0x14>
 800a328:	460a      	mov	r2, r1
 800a32a:	a901      	add	r1, sp, #4
 800a32c:	47b8      	blx	r7
 800a32e:	1c43      	adds	r3, r0, #1
 800a330:	bf01      	itttt	eq
 800a332:	2300      	moveq	r3, #0
 800a334:	6033      	streq	r3, [r6, #0]
 800a336:	238a      	moveq	r3, #138	; 0x8a
 800a338:	602b      	streq	r3, [r5, #0]
 800a33a:	b005      	add	sp, #20
 800a33c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a33e:	bf00      	nop
 800a340:	2000088c 	.word	0x2000088c

0800a344 <__ascii_wctomb>:
 800a344:	4603      	mov	r3, r0
 800a346:	4608      	mov	r0, r1
 800a348:	b141      	cbz	r1, 800a35c <__ascii_wctomb+0x18>
 800a34a:	2aff      	cmp	r2, #255	; 0xff
 800a34c:	d904      	bls.n	800a358 <__ascii_wctomb+0x14>
 800a34e:	228a      	movs	r2, #138	; 0x8a
 800a350:	f04f 30ff 	mov.w	r0, #4294967295
 800a354:	601a      	str	r2, [r3, #0]
 800a356:	4770      	bx	lr
 800a358:	2001      	movs	r0, #1
 800a35a:	700a      	strb	r2, [r1, #0]
 800a35c:	4770      	bx	lr

0800a35e <abort>:
 800a35e:	2006      	movs	r0, #6
 800a360:	b508      	push	{r3, lr}
 800a362:	f000 f82d 	bl	800a3c0 <raise>
 800a366:	2001      	movs	r0, #1
 800a368:	f7f7 f932 	bl	80015d0 <_exit>

0800a36c <_raise_r>:
 800a36c:	291f      	cmp	r1, #31
 800a36e:	b538      	push	{r3, r4, r5, lr}
 800a370:	4604      	mov	r4, r0
 800a372:	460d      	mov	r5, r1
 800a374:	d904      	bls.n	800a380 <_raise_r+0x14>
 800a376:	2316      	movs	r3, #22
 800a378:	6003      	str	r3, [r0, #0]
 800a37a:	f04f 30ff 	mov.w	r0, #4294967295
 800a37e:	bd38      	pop	{r3, r4, r5, pc}
 800a380:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800a384:	b112      	cbz	r2, 800a38c <_raise_r+0x20>
 800a386:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a38a:	b94b      	cbnz	r3, 800a3a0 <_raise_r+0x34>
 800a38c:	4620      	mov	r0, r4
 800a38e:	f000 f831 	bl	800a3f4 <_getpid_r>
 800a392:	462a      	mov	r2, r5
 800a394:	4601      	mov	r1, r0
 800a396:	4620      	mov	r0, r4
 800a398:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a39c:	f000 b818 	b.w	800a3d0 <_kill_r>
 800a3a0:	2b01      	cmp	r3, #1
 800a3a2:	d00a      	beq.n	800a3ba <_raise_r+0x4e>
 800a3a4:	1c59      	adds	r1, r3, #1
 800a3a6:	d103      	bne.n	800a3b0 <_raise_r+0x44>
 800a3a8:	2316      	movs	r3, #22
 800a3aa:	6003      	str	r3, [r0, #0]
 800a3ac:	2001      	movs	r0, #1
 800a3ae:	e7e6      	b.n	800a37e <_raise_r+0x12>
 800a3b0:	2400      	movs	r4, #0
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a3b8:	4798      	blx	r3
 800a3ba:	2000      	movs	r0, #0
 800a3bc:	e7df      	b.n	800a37e <_raise_r+0x12>
	...

0800a3c0 <raise>:
 800a3c0:	4b02      	ldr	r3, [pc, #8]	; (800a3cc <raise+0xc>)
 800a3c2:	4601      	mov	r1, r0
 800a3c4:	6818      	ldr	r0, [r3, #0]
 800a3c6:	f7ff bfd1 	b.w	800a36c <_raise_r>
 800a3ca:	bf00      	nop
 800a3cc:	2000004c 	.word	0x2000004c

0800a3d0 <_kill_r>:
 800a3d0:	b538      	push	{r3, r4, r5, lr}
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	4d06      	ldr	r5, [pc, #24]	; (800a3f0 <_kill_r+0x20>)
 800a3d6:	4604      	mov	r4, r0
 800a3d8:	4608      	mov	r0, r1
 800a3da:	4611      	mov	r1, r2
 800a3dc:	602b      	str	r3, [r5, #0]
 800a3de:	f7f7 f919 	bl	8001614 <_kill>
 800a3e2:	1c43      	adds	r3, r0, #1
 800a3e4:	d102      	bne.n	800a3ec <_kill_r+0x1c>
 800a3e6:	682b      	ldr	r3, [r5, #0]
 800a3e8:	b103      	cbz	r3, 800a3ec <_kill_r+0x1c>
 800a3ea:	6023      	str	r3, [r4, #0]
 800a3ec:	bd38      	pop	{r3, r4, r5, pc}
 800a3ee:	bf00      	nop
 800a3f0:	20000f14 	.word	0x20000f14

0800a3f4 <_getpid_r>:
 800a3f4:	f7f7 b907 	b.w	8001606 <_getpid>

0800a3f8 <findslot>:
 800a3f8:	4b0a      	ldr	r3, [pc, #40]	; (800a424 <findslot+0x2c>)
 800a3fa:	b510      	push	{r4, lr}
 800a3fc:	4604      	mov	r4, r0
 800a3fe:	6818      	ldr	r0, [r3, #0]
 800a400:	b118      	cbz	r0, 800a40a <findslot+0x12>
 800a402:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a404:	b90b      	cbnz	r3, 800a40a <findslot+0x12>
 800a406:	f7fc fd4f 	bl	8006ea8 <__sinit>
 800a40a:	2c13      	cmp	r4, #19
 800a40c:	d807      	bhi.n	800a41e <findslot+0x26>
 800a40e:	4806      	ldr	r0, [pc, #24]	; (800a428 <findslot+0x30>)
 800a410:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800a414:	3201      	adds	r2, #1
 800a416:	d002      	beq.n	800a41e <findslot+0x26>
 800a418:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800a41c:	bd10      	pop	{r4, pc}
 800a41e:	2000      	movs	r0, #0
 800a420:	e7fc      	b.n	800a41c <findslot+0x24>
 800a422:	bf00      	nop
 800a424:	2000004c 	.word	0x2000004c
 800a428:	20000e44 	.word	0x20000e44

0800a42c <checkerror>:
 800a42c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a42e:	1c43      	adds	r3, r0, #1
 800a430:	4604      	mov	r4, r0
 800a432:	d109      	bne.n	800a448 <checkerror+0x1c>
 800a434:	f7f9 fef6 	bl	8004224 <__errno>
 800a438:	2613      	movs	r6, #19
 800a43a:	4605      	mov	r5, r0
 800a43c:	2700      	movs	r7, #0
 800a43e:	4630      	mov	r0, r6
 800a440:	4639      	mov	r1, r7
 800a442:	beab      	bkpt	0x00ab
 800a444:	4606      	mov	r6, r0
 800a446:	602e      	str	r6, [r5, #0]
 800a448:	4620      	mov	r0, r4
 800a44a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a44c <_swilseek>:
 800a44c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a44e:	460c      	mov	r4, r1
 800a450:	4616      	mov	r6, r2
 800a452:	f7ff ffd1 	bl	800a3f8 <findslot>
 800a456:	4605      	mov	r5, r0
 800a458:	b940      	cbnz	r0, 800a46c <_swilseek+0x20>
 800a45a:	f7f9 fee3 	bl	8004224 <__errno>
 800a45e:	2309      	movs	r3, #9
 800a460:	6003      	str	r3, [r0, #0]
 800a462:	f04f 34ff 	mov.w	r4, #4294967295
 800a466:	4620      	mov	r0, r4
 800a468:	b003      	add	sp, #12
 800a46a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a46c:	2e02      	cmp	r6, #2
 800a46e:	d903      	bls.n	800a478 <_swilseek+0x2c>
 800a470:	f7f9 fed8 	bl	8004224 <__errno>
 800a474:	2316      	movs	r3, #22
 800a476:	e7f3      	b.n	800a460 <_swilseek+0x14>
 800a478:	2e01      	cmp	r6, #1
 800a47a:	d112      	bne.n	800a4a2 <_swilseek+0x56>
 800a47c:	6843      	ldr	r3, [r0, #4]
 800a47e:	18e4      	adds	r4, r4, r3
 800a480:	d4f6      	bmi.n	800a470 <_swilseek+0x24>
 800a482:	682b      	ldr	r3, [r5, #0]
 800a484:	260a      	movs	r6, #10
 800a486:	466f      	mov	r7, sp
 800a488:	e9cd 3400 	strd	r3, r4, [sp]
 800a48c:	4630      	mov	r0, r6
 800a48e:	4639      	mov	r1, r7
 800a490:	beab      	bkpt	0x00ab
 800a492:	4606      	mov	r6, r0
 800a494:	4630      	mov	r0, r6
 800a496:	f7ff ffc9 	bl	800a42c <checkerror>
 800a49a:	2800      	cmp	r0, #0
 800a49c:	dbe1      	blt.n	800a462 <_swilseek+0x16>
 800a49e:	606c      	str	r4, [r5, #4]
 800a4a0:	e7e1      	b.n	800a466 <_swilseek+0x1a>
 800a4a2:	2e02      	cmp	r6, #2
 800a4a4:	d1ed      	bne.n	800a482 <_swilseek+0x36>
 800a4a6:	6803      	ldr	r3, [r0, #0]
 800a4a8:	260c      	movs	r6, #12
 800a4aa:	466f      	mov	r7, sp
 800a4ac:	9300      	str	r3, [sp, #0]
 800a4ae:	4630      	mov	r0, r6
 800a4b0:	4639      	mov	r1, r7
 800a4b2:	beab      	bkpt	0x00ab
 800a4b4:	4606      	mov	r6, r0
 800a4b6:	4630      	mov	r0, r6
 800a4b8:	f7ff ffb8 	bl	800a42c <checkerror>
 800a4bc:	1c43      	adds	r3, r0, #1
 800a4be:	d0d0      	beq.n	800a462 <_swilseek+0x16>
 800a4c0:	4404      	add	r4, r0
 800a4c2:	e7de      	b.n	800a482 <_swilseek+0x36>

0800a4c4 <_lseek>:
 800a4c4:	f7ff bfc2 	b.w	800a44c <_swilseek>

0800a4c8 <_swiclose>:
 800a4c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a4ca:	2402      	movs	r4, #2
 800a4cc:	9001      	str	r0, [sp, #4]
 800a4ce:	ad01      	add	r5, sp, #4
 800a4d0:	4620      	mov	r0, r4
 800a4d2:	4629      	mov	r1, r5
 800a4d4:	beab      	bkpt	0x00ab
 800a4d6:	4604      	mov	r4, r0
 800a4d8:	4620      	mov	r0, r4
 800a4da:	f7ff ffa7 	bl	800a42c <checkerror>
 800a4de:	b003      	add	sp, #12
 800a4e0:	bd30      	pop	{r4, r5, pc}
	...

0800a4e4 <_close>:
 800a4e4:	b538      	push	{r3, r4, r5, lr}
 800a4e6:	4605      	mov	r5, r0
 800a4e8:	f7ff ff86 	bl	800a3f8 <findslot>
 800a4ec:	4604      	mov	r4, r0
 800a4ee:	b930      	cbnz	r0, 800a4fe <_close+0x1a>
 800a4f0:	f7f9 fe98 	bl	8004224 <__errno>
 800a4f4:	2309      	movs	r3, #9
 800a4f6:	6003      	str	r3, [r0, #0]
 800a4f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4fc:	bd38      	pop	{r3, r4, r5, pc}
 800a4fe:	3d01      	subs	r5, #1
 800a500:	2d01      	cmp	r5, #1
 800a502:	d809      	bhi.n	800a518 <_close+0x34>
 800a504:	4b09      	ldr	r3, [pc, #36]	; (800a52c <_close+0x48>)
 800a506:	689a      	ldr	r2, [r3, #8]
 800a508:	691b      	ldr	r3, [r3, #16]
 800a50a:	429a      	cmp	r2, r3
 800a50c:	d104      	bne.n	800a518 <_close+0x34>
 800a50e:	f04f 33ff 	mov.w	r3, #4294967295
 800a512:	6003      	str	r3, [r0, #0]
 800a514:	2000      	movs	r0, #0
 800a516:	e7f1      	b.n	800a4fc <_close+0x18>
 800a518:	6820      	ldr	r0, [r4, #0]
 800a51a:	f7ff ffd5 	bl	800a4c8 <_swiclose>
 800a51e:	2800      	cmp	r0, #0
 800a520:	d1ec      	bne.n	800a4fc <_close+0x18>
 800a522:	f04f 33ff 	mov.w	r3, #4294967295
 800a526:	6023      	str	r3, [r4, #0]
 800a528:	e7e8      	b.n	800a4fc <_close+0x18>
 800a52a:	bf00      	nop
 800a52c:	20000e44 	.word	0x20000e44

0800a530 <_isatty>:
 800a530:	b570      	push	{r4, r5, r6, lr}
 800a532:	f7ff ff61 	bl	800a3f8 <findslot>
 800a536:	2509      	movs	r5, #9
 800a538:	4604      	mov	r4, r0
 800a53a:	b920      	cbnz	r0, 800a546 <_isatty+0x16>
 800a53c:	f7f9 fe72 	bl	8004224 <__errno>
 800a540:	6005      	str	r5, [r0, #0]
 800a542:	4620      	mov	r0, r4
 800a544:	bd70      	pop	{r4, r5, r6, pc}
 800a546:	4628      	mov	r0, r5
 800a548:	4621      	mov	r1, r4
 800a54a:	beab      	bkpt	0x00ab
 800a54c:	4604      	mov	r4, r0
 800a54e:	2c01      	cmp	r4, #1
 800a550:	d0f7      	beq.n	800a542 <_isatty+0x12>
 800a552:	f7f9 fe67 	bl	8004224 <__errno>
 800a556:	2400      	movs	r4, #0
 800a558:	4605      	mov	r5, r0
 800a55a:	2613      	movs	r6, #19
 800a55c:	4630      	mov	r0, r6
 800a55e:	4621      	mov	r1, r4
 800a560:	beab      	bkpt	0x00ab
 800a562:	4606      	mov	r6, r0
 800a564:	602e      	str	r6, [r5, #0]
 800a566:	e7ec      	b.n	800a542 <_isatty+0x12>

0800a568 <_init>:
 800a568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a56a:	bf00      	nop
 800a56c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a56e:	bc08      	pop	{r3}
 800a570:	469e      	mov	lr, r3
 800a572:	4770      	bx	lr

0800a574 <_fini>:
 800a574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a576:	bf00      	nop
 800a578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a57a:	bc08      	pop	{r3}
 800a57c:	469e      	mov	lr, r3
 800a57e:	4770      	bx	lr
