{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521806895141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521806895141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 23 09:08:14 2018 " "Processing started: Fri Mar 23 09:08:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521806895141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521806895141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart_RX -c uart_rx_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart_RX -c uart_rx_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521806895141 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1521806895626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_only_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_only_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_only_top-bdf_type " "Found design unit 1: uart_rx_only_top-bdf_type" {  } { { "../source/uart_rx_only_top.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_only_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896217 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_only_top " "Found entity 1: uart_rx_only_top" {  } { { "../source/uart_rx_only_top.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_only_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521806896217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/uart_rx_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_fsm-rtl " "Found design unit 1: uart_rx_fsm-rtl" {  } { { "../source/uart_rx_fsm.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_fsm.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896232 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_fsm " "Found entity 1: uart_rx_fsm" {  } { { "../source/uart_rx_fsm.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_fsm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521806896232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/sync_n_edgedetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/sync_n_edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_n_edgeDetector-rtl " "Found design unit 1: sync_n_edgeDetector-rtl" {  } { { "../source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/sync_n_edgeDetector.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896248 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_n_edgeDetector " "Found entity 1: sync_n_edgeDetector" {  } { { "../source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/sync_n_edgeDetector.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521806896248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/hex2sevseg_w_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/hex2sevseg_w_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2sevseg_w_control-rtl " "Found design unit 1: hex2sevseg_w_control-rtl" {  } { { "../source/hex2sevseg_w_control.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/hex2sevseg_w_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896263 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2sevseg_w_control " "Found entity 1: hex2sevseg_w_control" {  } { { "../source/hex2sevseg_w_control.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/hex2sevseg_w_control.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521806896263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/buffer_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/buffer_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_registers-rtl " "Found design unit 1: buffer_registers-rtl" {  } { { "../source/buffer_registers.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/buffer_registers.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896279 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_registers " "Found entity 1: buffer_registers" {  } { { "../source/buffer_registers.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/buffer_registers.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521806896279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ea999/documents/118723/ea999_1s2018/lab2/project/source/baud_tick_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ea999/documents/118723/ea999_1s2018/lab2/project/source/baud_tick_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick_generator-rtl " "Found design unit 1: baud_tick_generator-rtl" {  } { { "../source/baud_tick_generator.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/baud_tick_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896295 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick_generator " "Found entity 1: baud_tick_generator" {  } { { "../source/baud_tick_generator.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/baud_tick_generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521806896295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521806896295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_rx_only_top " "Elaborating entity \"uart_rx_only_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521806896342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_n_edgeDetector sync_n_edgeDetector:b2v_inst " "Elaborating entity \"sync_n_edgeDetector\" for hierarchy \"sync_n_edgeDetector:b2v_inst\"" {  } { { "../source/uart_rx_only_top.vhd" "b2v_inst" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_only_top.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521806896420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_tick_generator baud_tick_generator:b2v_inst2 " "Elaborating entity \"baud_tick_generator\" for hierarchy \"baud_tick_generator:b2v_inst2\"" {  } { { "../source/uart_rx_only_top.vhd" "b2v_inst2" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_only_top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521806896435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_registers buffer_registers:b2v_inst3 " "Elaborating entity \"buffer_registers\" for hierarchy \"buffer_registers:b2v_inst3\"" {  } { { "../source/uart_rx_only_top.vhd" "b2v_inst3" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_only_top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521806896435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2sevseg_w_control hex2sevseg_w_control:b2v_inst4 " "Elaborating entity \"hex2sevseg_w_control\" for hierarchy \"hex2sevseg_w_control:b2v_inst4\"" {  } { { "../source/uart_rx_only_top.vhd" "b2v_inst4" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_only_top.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521806896435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_fsm uart_rx_fsm:b2v_inst9 " "Elaborating entity \"uart_rx_fsm\" for hierarchy \"uart_rx_fsm:b2v_inst9\"" {  } { { "../source/uart_rx_only_top.vhd" "b2v_inst9" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/uart_rx_only_top.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521806896435 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/buffer_registers.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/buffer_registers.vhd" 61 -1 0 } } { "../source/sync_n_edgeDetector.vhd" "" { Text "C:/Users/ea999/Documents/118723/EA999_1s2018/LAB2/Project/source/sync_n_edgeDetector.vhd" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1521806897029 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1521806897029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521806897389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521806897389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521806897498 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521806897498 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521806897498 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521806897482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521806897514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 23 09:08:17 2018 " "Processing ended: Fri Mar 23 09:08:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521806897514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521806897514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521806897514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521806897514 ""}
