#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 22 18:48:31 2018
# Process ID: 6324
# Current directory: /home/thiago/Área de Trabalho/ULA/ULA.runs/impl_1
# Command line: vivado -log Mux_display.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Mux_display.tcl -notrace
# Log file: /home/thiago/Área de Trabalho/ULA/ULA.runs/impl_1/Mux_display.vdi
# Journal file: /home/thiago/Área de Trabalho/ULA/ULA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Mux_display.tcl -notrace
Command: link_design -top Mux_display -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/thiago/Área de Trabalho/ULA/ULA.srcs/constrs_1/imports/ULA/Basys3_Master.xdc]
Finished Parsing XDC File [/home/thiago/Área de Trabalho/ULA/ULA.srcs/constrs_1/imports/ULA/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 6 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1454.270 ; gain = 275.824 ; free physical = 533 ; free virtual = 4511
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1507.285 ; gain = 53.016 ; free physical = 527 ; free virtual = 4505

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fad22667

Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1960.785 ; gain = 453.500 ; free physical = 146 ; free virtual = 4154

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fad22667

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 147 ; free virtual = 4155
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 125a60ae7

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 145 ; free virtual = 4154
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18490b2f4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 145 ; free virtual = 4154
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18490b2f4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 145 ; free virtual = 4153
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b8dff67f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 145 ; free virtual = 4153
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b8dff67f

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 145 ; free virtual = 4153
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 145 ; free virtual = 4153
Ending Logic Optimization Task | Checksum: 1b8dff67f

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 145 ; free virtual = 4153

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b8dff67f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 144 ; free virtual = 4153

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b8dff67f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.785 ; gain = 0.000 ; free physical = 144 ; free virtual = 4153
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1960.785 ; gain = 506.516 ; free physical = 144 ; free virtual = 4153
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1992.801 ; gain = 0.000 ; free physical = 142 ; free virtual = 4152
INFO: [Common 17-1381] The checkpoint '/home/thiago/Área de Trabalho/ULA/ULA.runs/impl_1/Mux_display_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mux_display_drc_opted.rpt -pb Mux_display_drc_opted.pb -rpx Mux_display_drc_opted.rpx
Command: report_drc -file Mux_display_drc_opted.rpt -pb Mux_display_drc_opted.pb -rpx Mux_display_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/thiago/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thiago/Área de Trabalho/ULA/ULA.runs/impl_1/Mux_display_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2048.828 ; gain = 56.027 ; free physical = 123 ; free virtual = 4141
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2048.828 ; gain = 0.000 ; free physical = 121 ; free virtual = 4138
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15134abcb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2048.828 ; gain = 0.000 ; free physical = 121 ; free virtual = 4138
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2048.828 ; gain = 0.000 ; free physical = 121 ; free virtual = 4138

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c94020a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2048.828 ; gain = 0.000 ; free physical = 106 ; free virtual = 4131

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ed99fa88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2048.828 ; gain = 0.000 ; free physical = 136 ; free virtual = 4126

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ed99fa88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2048.828 ; gain = 0.000 ; free physical = 136 ; free virtual = 4125
Phase 1 Placer Initialization | Checksum: ed99fa88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2048.828 ; gain = 0.000 ; free physical = 136 ; free virtual = 4125

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1681ed6f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2048.828 ; gain = 0.000 ; free physical = 131 ; free virtual = 4121

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.473 ; gain = 0.000 ; free physical = 134 ; free virtual = 4125

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e2214f3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 132 ; free virtual = 4124
Phase 2 Global Placement | Checksum: 18dc7f121

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 161 ; free virtual = 4139

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18dc7f121

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 161 ; free virtual = 4139

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13ff01eb0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 161 ; free virtual = 4139

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b2224667

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 161 ; free virtual = 4139

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b2224667

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 160 ; free virtual = 4139

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 107997415

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 155 ; free virtual = 4136

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 5fac5c80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 155 ; free virtual = 4136

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 5fac5c80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 155 ; free virtual = 4136
Phase 3 Detail Placement | Checksum: 5fac5c80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 155 ; free virtual = 4136

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2089d8d46

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2089d8d46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 142 ; free virtual = 4128
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.643. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d58c0978

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 142 ; free virtual = 4128
Phase 4.1 Post Commit Optimization | Checksum: 1d58c0978

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 142 ; free virtual = 4128

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d58c0978

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 142 ; free virtual = 4128

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d58c0978

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 142 ; free virtual = 4128

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15ecf2287

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 142 ; free virtual = 4128
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15ecf2287

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 142 ; free virtual = 4128
Ending Placer Task | Checksum: 957e52db

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 148 ; free virtual = 4135
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2059.473 ; gain = 10.645 ; free physical = 148 ; free virtual = 4135
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2059.473 ; gain = 0.000 ; free physical = 142 ; free virtual = 4130
INFO: [Common 17-1381] The checkpoint '/home/thiago/Área de Trabalho/ULA/ULA.runs/impl_1/Mux_display_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Mux_display_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2059.473 ; gain = 0.000 ; free physical = 137 ; free virtual = 4125
INFO: [runtcl-4] Executing : report_utilization -file Mux_display_utilization_placed.rpt -pb Mux_display_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2059.473 ; gain = 0.000 ; free physical = 141 ; free virtual = 4128
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Mux_display_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2059.473 ; gain = 0.000 ; free physical = 139 ; free virtual = 4127
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 4f07820a ConstDB: 0 ShapeSum: 4676d0d1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 684d2774

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2099.309 ; gain = 39.836 ; free physical = 131 ; free virtual = 4023
Post Restoration Checksum: NetGraph: 38ade5f NumContArr: 64c24915 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 684d2774

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2099.309 ; gain = 39.836 ; free physical = 130 ; free virtual = 4022

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 684d2774

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2114.309 ; gain = 54.836 ; free physical = 114 ; free virtual = 4007

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 684d2774

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2114.309 ; gain = 54.836 ; free physical = 114 ; free virtual = 4007
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dc909761

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 183 ; free virtual = 3994
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.647  | TNS=0.000  | WHS=-0.066 | THS=-0.786 |

Phase 2 Router Initialization | Checksum: 10cdb87df

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 183 ; free virtual = 3995

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f70028c9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 183 ; free virtual = 3995

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.533  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d335a853

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 183 ; free virtual = 3995

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.442  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10bd4ba0c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993
Phase 4 Rip-up And Reroute | Checksum: 10bd4ba0c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18a820abd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.627  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18a820abd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a820abd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993
Phase 5 Delay and Skew Optimization | Checksum: 18a820abd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ddbc88c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.627  | TNS=0.000  | WHS=0.209  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1aa9da548

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993
Phase 6 Post Hold Fix | Checksum: 1aa9da548

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0537352 %
  Global Horizontal Routing Utilization  = 0.0715773 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 148498630

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 182 ; free virtual = 3993

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 148498630

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 180 ; free virtual = 3992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19861d26a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 180 ; free virtual = 3992

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.627  | TNS=0.000  | WHS=0.209  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19861d26a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 181 ; free virtual = 3992
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 197 ; free virtual = 4009

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2122.309 ; gain = 62.836 ; free physical = 197 ; free virtual = 4009
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2124.309 ; gain = 0.000 ; free physical = 192 ; free virtual = 4005
INFO: [Common 17-1381] The checkpoint '/home/thiago/Área de Trabalho/ULA/ULA.runs/impl_1/Mux_display_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mux_display_drc_routed.rpt -pb Mux_display_drc_routed.pb -rpx Mux_display_drc_routed.rpx
Command: report_drc -file Mux_display_drc_routed.rpt -pb Mux_display_drc_routed.pb -rpx Mux_display_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thiago/Área de Trabalho/ULA/ULA.runs/impl_1/Mux_display_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Mux_display_methodology_drc_routed.rpt -pb Mux_display_methodology_drc_routed.pb -rpx Mux_display_methodology_drc_routed.rpx
Command: report_methodology -file Mux_display_methodology_drc_routed.rpt -pb Mux_display_methodology_drc_routed.pb -rpx Mux_display_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/thiago/Área de Trabalho/ULA/ULA.runs/impl_1/Mux_display_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Mux_display_power_routed.rpt -pb Mux_display_power_summary_routed.pb -rpx Mux_display_power_routed.rpx
Command: report_power -file Mux_display_power_routed.rpt -pb Mux_display_power_summary_routed.pb -rpx Mux_display_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Mux_display_route_status.rpt -pb Mux_display_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Mux_display_timing_summary_routed.rpt -pb Mux_display_timing_summary_routed.pb -rpx Mux_display_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Mux_display_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Mux_display_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Mux_display_bus_skew_routed.rpt -pb Mux_display_bus_skew_routed.pb -rpx Mux_display_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 18:50:13 2018...
