# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../07_fsm_pulse_generator.srcs/sources_1/ip/vio_1/sim/vio_1.vhd" \
"../../../../07_fsm_pulse_generator.srcs/sources_1/ip/ila_0/sim/ila_0.vhd" \
"../../../../../../Lessons/Code/Lab7/Lab7.srcs/sources_1/new/break_measure.vhd" \
"../../../../../../Lessons/Code/Lab7/Lab7.srcs/sources_1/new/pulses_generator.vhd" \
"../../../../../../Lessons/Code/Lab7/Lab7.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
