// Seed: 3338222859
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_2 = 32'd64
) (
    output reg id_1,
    input _id_2,
    output id_3
);
  assign id_2 = 1;
  reg id_4 = 1;
  always @(*) begin
    if (id_3) begin
      for (id_3 = 1 == -id_4; id_4; id_1 = 1) begin
        id_2 <= id_1;
        SystemTFIdentifier;
      end
    end
    if (id_2) id_1 <= #1 id_4;
  end
  assign id_3 = id_4 ? id_2 : id_3 - id_1 ** 1;
  assign id_2[id_2] = 1;
  assign id_3[1] = id_2;
  logic id_5;
  logic id_6;
endmodule
