[{"DBLP title": "Floating-Point Fused Multiply-Add under HUB Format.", "DBLP authors": ["Javier Hormigo", "Julio Villalba-Moreno", "Sonia Gonzalez-Navarro"], "year": 2020, "MAG papers": [{"PaperId": 3047182445, "PaperTitle": "floating point fused multiply add under hub format", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of malaga": 3.0}}], "source": "ES"}, {"DBLP title": "A Correctly-Rounded Fixed-Point-Arithmetic Dot-Product Algorithm.", "DBLP authors": ["Sylvie Boldo", "Diane Gallois-Wong", "Thibault Hilaire"], "year": 2020, "MAG papers": [{"PaperId": 3047365684, "PaperTitle": "a correctly rounded fixed point arithmetic dot product algorithm", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of paris": 1.0, "universite paris saclay": 2.0}}], "source": "ES"}, {"DBLP title": "Heuristics for the Design of Large Multipliers for FPGAs.", "DBLP authors": ["Andreas B\u00f6ttcher", "Keanu Kullmann", "Martin Kumm"], "year": 2020, "MAG papers": [{"PaperId": 3047131805, "PaperTitle": "heuristics for the design of large multipliers for fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"fulda university of applied sciences": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient, arbitrarily high precision hardware logarithmic arithmetic for linear algebra.", "DBLP authors": ["Jeff Johnson"], "year": 2020, "MAG papers": [{"PaperId": 3047358464, "PaperTitle": "efficient arbitrarily high precision hardware logarithmic arithmetic for linear algebra", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"facebook": 1.0}}, {"PaperId": 3016486731, "PaperTitle": "efficient arbitrarily high precision hardware logarithmic arithmetic for linear algebra", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"facebook": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Method of Modular Multiplication Based on Karatsuba-like Multiplication.", "DBLP authors": ["Zhen Gu", "Shuguo Li"], "year": 2020, "MAG papers": [{"PaperId": 3047409455, "PaperTitle": "a novel method of modular multiplication based on karatsuba like multiplication", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Alternative Split Functions and Dekker's Product.", "DBLP authors": ["Stef Graillat", "Vincent Lef\u00e8vre", "Jean-Michel Muller"], "year": 2020, "MAG papers": [{"PaperId": 3006551192, "PaperTitle": "alternative split functions and dekker s product", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of paris": 1.0, "ecole normale superieure de lyon": 2.0}}], "source": "ES"}, {"DBLP title": "Algorithms for Manipulating Quaternions in Floating-Point Arithmetic.", "DBLP authors": ["Mioara Joldes", "Jean-Michel Muller"], "year": 2020, "MAG papers": [{"PaperId": 3005104873, "PaperTitle": "algorithms for manipulating quaternions in floating point arithmetic", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"centre national de la recherche scientifique": 1.0, "university of lyon": 1.0}}], "source": "ES"}, {"DBLP title": "A Hole in the Ladder : Interleaved Variables in Iterative Conditional Branching.", "DBLP authors": ["Yoann Marquer", "Tania Richmond"], "year": 2020, "MAG papers": [{"PaperId": 3038458024, "PaperTitle": "a hole in the ladder interleaved variables in iterative conditional branching", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rennes": 2.0}}], "source": "ES"}, {"DBLP title": "Highly Optimized Montgomery Multiplier for SIKE Primes on FPGA.", "DBLP authors": ["Rami Elkhatib", "Reza Azarderakhsh", "Mehran Mozaffari Kermani"], "year": 2020, "MAG papers": [{"PaperId": 3047593630, "PaperTitle": "highly optimized montgomery multiplier for sike primes on fpga", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"florida atlantic university": 2.0, "university of south florida": 1.0}}], "source": "ES"}, {"DBLP title": "Fast, Small, and Area-Time Efficient Architectures for Key-Exchange on Curve25519.", "DBLP authors": ["Mojtaba Bisheh Niasar", "Rami El Khatib", "Reza Azarderakhsh", "Mehran Mozaffari Kermani"], "year": 2020, "MAG papers": [{"PaperId": 3047159940, "PaperTitle": "fast small and area time efficient architectures for key exchange on curve25519", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of south florida": 1.0, "florida atlantic university": 3.0}}, {"PaperId": 3046394233, "PaperTitle": "fast small and area time efficient architectures for key exchange on curve25519", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An asymptotically faster version of FV supported on HPR.", "DBLP authors": ["Jean-Claude Bajard", "Julien Eynard", "Paulo Martins", "Leonel Sousa", "Vincent Zucca"], "year": 2020, "MAG papers": [{"PaperId": 3047535409, "PaperTitle": "an asymptotically faster version of fv supported on hpr", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"instituto superior tecnico": 2.0, "university of paris": 1.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "Maximum Delay Models for Parallel-Prefix Adders in the Presence of Threshold Voltage Variations.", "DBLP authors": ["Kleanthis Papachatzopoulos", "Vassilis Paliouras"], "year": 2020, "MAG papers": [{"PaperId": 3047200798, "PaperTitle": "maximum delay models for parallel prefix adders in the presence of threshold voltage variations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of patras": 2.0}}], "source": "ES"}, {"DBLP title": "Variable Precision 16-Bit Floating-Point Vector Unit for Embedded Processors.", "DBLP authors": ["Alberto Nannarelli"], "year": 2020, "MAG papers": [{"PaperId": 3047333257, "PaperTitle": "variable precision 16 bit floating point vector unit for embedded processors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Framework for Semi-Automatic Precision and Accuracy Analysis for Fast and Rigorous Deep Learning.", "DBLP authors": ["Christoph Quirin Lauter", "Anastasia Volkova"], "year": 2020, "MAG papers": [{"PaperId": 3047354260, "PaperTitle": "a framework for semi automatic precision and accuracy analysis for fast and rigorous deep learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of nantes": 1.0, "university of alaska anchorage": 1.0}}, {"PaperId": 3005415467, "PaperTitle": "a framework for semi automatic precision and accuracy analysis for fast and rigorous deep learning", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of alaska anchorage": 1.0, "university of nantes": 1.0}}], "source": "ES"}, {"DBLP title": "Variable-Radix Coding of the Reals.", "DBLP authors": ["Peter Lindstrom"], "year": 2020, "MAG papers": [{"PaperId": 3047008417, "PaperTitle": "variable radix coding of the reals", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"lawrence livermore national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic Design Space Exploration for an Error Tolerant Application.", "DBLP authors": ["Samuel Coward", "Theo Drane", "Yoav Harel"], "year": 2020, "MAG papers": [{"PaperId": 3047479066, "PaperTitle": "automatic design space exploration for an error tolerant application", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 3.0}}], "source": "ES"}, {"DBLP title": "Custom-Precision Mathematical Library Explorations for Code Profiling and Optimization.", "DBLP authors": ["David Defour", "Pablo de Oliveira Castro", "Matei Istoan", "Eric Petit"], "year": 2020, "MAG papers": [{"PaperId": 3047086065, "PaperTitle": "custom precision mathematical library explorations for code profiling and optimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of perpignan": 1.0}}, {"PaperId": 3022607065, "PaperTitle": "custom precision mathematical library explorations for code profiling and optimization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"versailles saint quentin en yvelines university": 1.0, "university of perpignan": 1.0}}], "source": "ES"}, {"DBLP title": "SIMD Multi Format Floating-Point Unit on the IBM z15(TM).", "DBLP authors": ["Stefan Payer", "C\u00e9dric Lichtenau", "Michael Klein", "Kerstin Schelm", "Petra Leber", "Nicol Hofmann", "Tina Babinsky"], "year": 2020, "MAG papers": [{"PaperId": 3047503493, "PaperTitle": "simd multi format floating point unit on the ibm z15 tm", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ibm": 7.0}}], "source": "ES"}, {"DBLP title": "Issues with rounding in the GCC implementation of the ISO 18037: 2008 standard fixed-point arithmetic.", "DBLP authors": ["Mantas Mikaitis"], "year": 2020, "MAG papers": [{"PaperId": 3101344892, "PaperTitle": "issues with rounding in the gcc implementation of the iso 18037 2008 standard fixed point arithmetic", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of manchester": 1.0}}, {"PaperId": 2998300368, "PaperTitle": "issues with rounding in the gcc implementation of the iso 18037 2008 standard fixed point arithmetic", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of manchester": 1.0}}], "source": "ES"}, {"DBLP title": "Intel Nervana Neural Network Processor-T (NNP-T) Fused Floating Point Many-Term Dot Product.", "DBLP authors": ["Brian Hickmann", "Jieasheng Chen", "Michael Rotzin", "Andrew Yang", "Maciej Urbanski", "Sasikanth Avancha"], "year": 2020, "MAG papers": [{"PaperId": 3047486355, "PaperTitle": "intel nervana neural network processor t nnp t fused floating point many term dot product", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"intel": 6.0}}], "source": "ES"}]