// Seed: 1582075085
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  tri0 id_2;
  assign id_2[1 : 1] = id_2[1];
  logic   id_3;
  integer id_4;
  assign id_2[1] = id_1;
  type_7 id_5 (id_2);
endmodule
