{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 23:27:16 2022 " "Info: Processing started: Mon Nov 21 23:27:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGA2 -c FPGA2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA2 -c FPGA2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "q " "Info: Assuming node \"q\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "q" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "r " "Info: Assuming node \"r\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 312 800 968 328 "r" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "r" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "e " "Info: Assuming node \"e\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "e" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "u " "Info: Assuming node \"u\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "u" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "t " "Info: Assuming node \"t\" is an undefined clock" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "t" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst59 " "Info: Detected gated clock \"inst59\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst38\|inst " "Info: Detected ripple clock \"25xdec:inst38\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst38\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst38\|inst4 " "Info: Detected ripple clock \"25xdec:inst38\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst38\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "2Xdec:inst27\|inst " "Info: Detected ripple clock \"2Xdec:inst27\|inst\" as buffer" {  } { { "2Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/2Xdec.bdf" { { 152 488 552 232 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "2Xdec:inst27\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst60 " "Info: Detected gated clock \"inst60\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst39\|inst " "Info: Detected ripple clock \"25xdec:inst39\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst39\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst39\|inst4 " "Info: Detected ripple clock \"25xdec:inst39\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst39\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "8xdec:inst30\|inst " "Info: Detected ripple clock \"8xdec:inst30\|inst\" as buffer" {  } { { "8xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/8xdec.bdf" { { 160 536 600 240 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "8xdec:inst30\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "8xdec:inst30\|inst4 " "Info: Detected ripple clock \"8xdec:inst30\|inst4\" as buffer" {  } { { "8xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/8xdec.bdf" { { 312 832 896 392 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "8xdec:inst30\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst57 " "Info: Detected gated clock \"inst57\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst36\|inst " "Info: Detected ripple clock \"25xdec:inst36\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst36\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst36\|inst4 " "Info: Detected ripple clock \"25xdec:inst36\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst36\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "3Xdec:inst23\|inst1 " "Info: Detected ripple clock \"3Xdec:inst23\|inst1\" as buffer" {  } { { "3Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/3Xdec.bdf" { { 344 592 656 424 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "3Xdec:inst23\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "4xdec:inst24\|inst " "Info: Detected ripple clock \"4xdec:inst24\|inst\" as buffer" {  } { { "4xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/4xdec.bdf" { { 112 608 672 192 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "4xdec:inst24\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst58 " "Info: Detected gated clock \"inst58\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 1080 1144 336 "inst58" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst37\|inst " "Info: Detected ripple clock \"25xdec:inst37\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst37\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst37\|inst4 " "Info: Detected ripple clock \"25xdec:inst37\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst37\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst55 " "Info: Detected gated clock \"inst55\" as buffer" {  } { { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst34\|inst " "Info: Detected ripple clock \"25xdec:inst34\|inst\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst34\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "25xdec:inst34\|inst4 " "Info: Detected ripple clock \"25xdec:inst34\|inst4\" as buffer" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "25xdec:inst34\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "15Xdec:inst22\|inst1 " "Info: Detected ripple clock \"15Xdec:inst22\|inst1\" as buffer" {  } { { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 304 400 464 384 "inst1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "15Xdec:inst22\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "q register 25xdec:inst34\|inst6 register 25xdec:inst34\|inst4 196.35 MHz 5.093 ns Internal " "Info: Clock \"q\" has Internal fmax of 196.35 MHz between source register \"25xdec:inst34\|inst6\" and destination register \"25xdec:inst34\|inst4\" (period= 5.093 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.215 ns + Longest register register " "Info: + Longest register to register delay is 1.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst34\|inst6 1 REG LCFF_X19_Y18_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.366 ns) 1.107 ns 25xdec:inst34\|inst8 2 COMB LCCOMB_X18_Y18_N18 1 " "Info: 2: + IC(0.741 ns) + CELL(0.366 ns) = 1.107 ns; Loc. = LCCOMB_X18_Y18_N18; Fanout = 1; COMB Node = '25xdec:inst34\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.215 ns 25xdec:inst34\|inst4 3 REG LCFF_X18_Y18_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.215 ns; Loc. = LCFF_X18_Y18_N19; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 39.01 % ) " "Info: Total cell delay = 0.474 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.741 ns ( 60.99 % ) " "Info: Total interconnect delay = 0.741 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { 25xdec:inst34|inst6 {} 25xdec:inst34|inst8 {} 25xdec:inst34|inst4 {} } { 0.000ns 0.741ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.614 ns - Smallest " "Info: - Smallest clock skew is -3.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q destination 7.882 ns + Shortest register " "Info: + Shortest clock path from clock \"q\" to destination register is 7.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.206 ns) 3.306 ns inst55 2 COMB LCCOMB_X30_Y10_N28 3 " "Info: 2: + IC(2.115 ns) + CELL(0.206 ns) = 3.306 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.970 ns) 6.814 ns 25xdec:inst34\|inst 3 REG LCFF_X18_Y18_N11 3 " "Info: 3: + IC(2.538 ns) + CELL(0.970 ns) = 6.814 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.666 ns) 7.882 ns 25xdec:inst34\|inst4 4 REG LCFF_X18_Y18_N19 3 " "Info: 4: + IC(0.402 ns) + CELL(0.666 ns) = 7.882 ns; Loc. = LCFF_X18_Y18_N19; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 35.87 % ) " "Info: Total cell delay = 2.827 ns ( 35.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.055 ns ( 64.13 % ) " "Info: Total interconnect delay = 5.055 ns ( 64.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 0.402ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q source 11.496 ns - Longest register " "Info: - Longest clock path from clock \"q\" to source register is 11.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.206 ns) 3.306 ns inst55 2 COMB LCCOMB_X30_Y10_N28 3 " "Info: 2: + IC(2.115 ns) + CELL(0.206 ns) = 3.306 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.970 ns) 6.814 ns 25xdec:inst34\|inst 3 REG LCFF_X18_Y18_N11 3 " "Info: 3: + IC(2.538 ns) + CELL(0.970 ns) = 6.814 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.000 ns) 9.922 ns 25xdec:inst34\|inst~clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(3.108 ns) + CELL(0.000 ns) = 9.922 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = '25xdec:inst34\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 11.496 ns 25xdec:inst34\|inst6 5 REG LCFF_X19_Y18_N27 3 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 11.496 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 24.59 % ) " "Info: Total cell delay = 2.827 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.669 ns ( 75.41 % ) " "Info: Total interconnect delay = 8.669 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.496 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.496 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 3.108ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 0.402ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.496 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.496 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 3.108ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { 25xdec:inst34|inst6 {} 25xdec:inst34|inst8 {} 25xdec:inst34|inst4 {} } { 0.000ns 0.741ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 0.402ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.496 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.496 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 3.108ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 25xdec:inst34\|inst6 register 25xdec:inst34\|inst4 196.35 MHz 5.093 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 196.35 MHz between source register \"25xdec:inst34\|inst6\" and destination register \"25xdec:inst34\|inst4\" (period= 5.093 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.215 ns + Longest register register " "Info: + Longest register to register delay is 1.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst34\|inst6 1 REG LCFF_X19_Y18_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.366 ns) 1.107 ns 25xdec:inst34\|inst8 2 COMB LCCOMB_X18_Y18_N18 1 " "Info: 2: + IC(0.741 ns) + CELL(0.366 ns) = 1.107 ns; Loc. = LCCOMB_X18_Y18_N18; Fanout = 1; COMB Node = '25xdec:inst34\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.215 ns 25xdec:inst34\|inst4 3 REG LCFF_X18_Y18_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.215 ns; Loc. = LCFF_X18_Y18_N19; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 39.01 % ) " "Info: Total cell delay = 0.474 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.741 ns ( 60.99 % ) " "Info: Total interconnect delay = 0.741 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { 25xdec:inst34|inst6 {} 25xdec:inst34|inst8 {} 25xdec:inst34|inst4 {} } { 0.000ns 0.741ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.614 ns - Smallest " "Info: - Smallest clock skew is -3.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.025 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 7.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.366 ns) 2.449 ns inst55 2 COMB LCCOMB_X30_Y10_N28 3 " "Info: 2: + IC(0.933 ns) + CELL(0.366 ns) = 2.449 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.970 ns) 5.957 ns 25xdec:inst34\|inst 3 REG LCFF_X18_Y18_N11 3 " "Info: 3: + IC(2.538 ns) + CELL(0.970 ns) = 5.957 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.666 ns) 7.025 ns 25xdec:inst34\|inst4 4 REG LCFF_X18_Y18_N19 3 " "Info: 4: + IC(0.402 ns) + CELL(0.666 ns) = 7.025 ns; Loc. = LCFF_X18_Y18_N19; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.152 ns ( 44.87 % ) " "Info: Total cell delay = 3.152 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 55.13 % ) " "Info: Total interconnect delay = 3.873 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 0.402ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.639 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 10.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.366 ns) 2.449 ns inst55 2 COMB LCCOMB_X30_Y10_N28 3 " "Info: 2: + IC(0.933 ns) + CELL(0.366 ns) = 2.449 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.970 ns) 5.957 ns 25xdec:inst34\|inst 3 REG LCFF_X18_Y18_N11 3 " "Info: 3: + IC(2.538 ns) + CELL(0.970 ns) = 5.957 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.000 ns) 9.065 ns 25xdec:inst34\|inst~clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(3.108 ns) + CELL(0.000 ns) = 9.065 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = '25xdec:inst34\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.639 ns 25xdec:inst34\|inst6 5 REG LCFF_X19_Y18_N27 3 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 10.639 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.152 ns ( 29.63 % ) " "Info: Total cell delay = 3.152 ns ( 29.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.487 ns ( 70.37 % ) " "Info: Total interconnect delay = 7.487 ns ( 70.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.639 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.639 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 3.108ns 0.908ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 0.402ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.639 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.639 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 3.108ns 0.908ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { 25xdec:inst34|inst6 25xdec:inst34|inst8 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { 25xdec:inst34|inst6 {} 25xdec:inst34|inst8 {} 25xdec:inst34|inst4 {} } { 0.000ns 0.741ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 0.402ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.639 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.639 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 3.108ns 0.908ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "r register register 25xdec:inst37\|inst6 25xdec:inst37\|inst4 360.1 MHz Internal " "Info: Clock \"r\" Internal fmax is restricted to 360.1 MHz between source register \"25xdec:inst37\|inst6\" and destination register \"25xdec:inst37\|inst4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.920 ns + Longest register register " "Info: + Longest register to register delay is 0.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst37\|inst6 1 REG LCFF_X33_Y10_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 3; REG Node = '25xdec:inst37\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.366 ns) 0.812 ns 25xdec:inst37\|inst8 2 COMB LCCOMB_X33_Y10_N18 1 " "Info: 2: + IC(0.446 ns) + CELL(0.366 ns) = 0.812 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 1; COMB Node = '25xdec:inst37\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { 25xdec:inst37|inst6 25xdec:inst37|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.920 ns 25xdec:inst37\|inst4 3 REG LCFF_X33_Y10_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.920 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 2; REG Node = '25xdec:inst37\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst37|inst8 25xdec:inst37|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.52 % ) " "Info: Total cell delay = 0.474 ns ( 51.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns ( 48.48 % ) " "Info: Total interconnect delay = 0.446 ns ( 48.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { 25xdec:inst37|inst6 25xdec:inst37|inst8 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.920 ns" { 25xdec:inst37|inst6 {} 25xdec:inst37|inst8 {} 25xdec:inst37|inst4 {} } { 0.000ns 0.446ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.953 ns - Smallest " "Info: - Smallest clock skew is -0.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "r destination 6.670 ns + Shortest register " "Info: + Shortest clock path from clock \"r\" to destination register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns r 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'r'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 312 800 968 328 "r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.366 ns) 3.483 ns inst58 2 COMB LCCOMB_X30_Y10_N14 3 " "Info: 2: + IC(2.122 ns) + CELL(0.366 ns) = 3.483 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 3; COMB Node = 'inst58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { r inst58 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 1080 1144 336 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 4.982 ns 25xdec:inst37\|inst 3 REG LCFF_X31_Y10_N23 3 " "Info: 3: + IC(0.529 ns) + CELL(0.970 ns) = 4.982 ns; Loc. = LCFF_X31_Y10_N23; Fanout = 3; REG Node = '25xdec:inst37\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { inst58 25xdec:inst37|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.666 ns) 6.670 ns 25xdec:inst37\|inst4 4 REG LCFF_X33_Y10_N19 2 " "Info: 4: + IC(1.022 ns) + CELL(0.666 ns) = 6.670 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 2; REG Node = '25xdec:inst37\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 44.93 % ) " "Info: Total cell delay = 2.997 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.673 ns ( 55.07 % ) " "Info: Total interconnect delay = 3.673 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst4 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.022ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "r source 7.623 ns - Longest register " "Info: - Longest clock path from clock \"r\" to source register is 7.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns r 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'r'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 312 800 968 328 "r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.366 ns) 3.483 ns inst58 2 COMB LCCOMB_X30_Y10_N14 3 " "Info: 2: + IC(2.122 ns) + CELL(0.366 ns) = 3.483 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 3; COMB Node = 'inst58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { r inst58 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 1080 1144 336 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 4.982 ns 25xdec:inst37\|inst 3 REG LCFF_X31_Y10_N23 3 " "Info: 3: + IC(0.529 ns) + CELL(0.970 ns) = 4.982 ns; Loc. = LCFF_X31_Y10_N23; Fanout = 3; REG Node = '25xdec:inst37\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { inst58 25xdec:inst37|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.000 ns) 6.077 ns 25xdec:inst37\|inst~clkctrl 4 COMB CLKCTRL_G6 2 " "Info: 4: + IC(1.095 ns) + CELL(0.000 ns) = 6.077 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = '25xdec:inst37\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.666 ns) 7.623 ns 25xdec:inst37\|inst6 5 REG LCFF_X33_Y10_N9 3 " "Info: 5: + IC(0.880 ns) + CELL(0.666 ns) = 7.623 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 3; REG Node = '25xdec:inst37\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 39.32 % ) " "Info: Total cell delay = 2.997 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 60.68 % ) " "Info: Total interconnect delay = 4.626 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.623 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.623 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst~clkctrl {} 25xdec:inst37|inst6 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.095ns 0.880ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst4 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.022ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.623 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.623 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst~clkctrl {} 25xdec:inst37|inst6 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.095ns 0.880ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { 25xdec:inst37|inst6 25xdec:inst37|inst8 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.920 ns" { 25xdec:inst37|inst6 {} 25xdec:inst37|inst8 {} 25xdec:inst37|inst4 {} } { 0.000ns 0.446ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst4 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.022ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.623 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.623 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst~clkctrl {} 25xdec:inst37|inst6 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.095ns 0.880ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 25xdec:inst37|inst4 {} } {  } {  } "" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "e register register 25xdec:inst36\|inst6 25xdec:inst36\|inst4 360.1 MHz Internal " "Info: Clock \"e\" Internal fmax is restricted to 360.1 MHz between source register \"25xdec:inst36\|inst6\" and destination register \"25xdec:inst36\|inst4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.918 ns + Longest register register " "Info: + Longest register to register delay is 0.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst36\|inst6 1 REG LCFF_X32_Y12_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y12_N15; Fanout = 3; REG Node = '25xdec:inst36\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst36|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.366 ns) 0.810 ns 25xdec:inst36\|inst8 2 COMB LCCOMB_X32_Y12_N0 1 " "Info: 2: + IC(0.444 ns) + CELL(0.366 ns) = 0.810 ns; Loc. = LCCOMB_X32_Y12_N0; Fanout = 1; COMB Node = '25xdec:inst36\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { 25xdec:inst36|inst6 25xdec:inst36|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.918 ns 25xdec:inst36\|inst4 3 REG LCFF_X32_Y12_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.918 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 3; REG Node = '25xdec:inst36\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst36|inst8 25xdec:inst36|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.63 % ) " "Info: Total cell delay = 0.474 ns ( 51.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 48.37 % ) " "Info: Total interconnect delay = 0.444 ns ( 48.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { 25xdec:inst36|inst6 25xdec:inst36|inst8 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.918 ns" { 25xdec:inst36|inst6 {} 25xdec:inst36|inst8 {} 25xdec:inst36|inst4 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.888 ns - Smallest " "Info: - Smallest clock skew is -0.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "e destination 7.196 ns + Shortest register " "Info: + Shortest clock path from clock \"e\" to destination register is 7.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns e 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'e'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.366 ns) 3.508 ns inst57 2 COMB LCCOMB_X30_Y10_N0 3 " "Info: 2: + IC(2.157 ns) + CELL(0.366 ns) = 3.508 ns; Loc. = LCCOMB_X30_Y10_N0; Fanout = 3; COMB Node = 'inst57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { e inst57 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.970 ns) 5.430 ns 25xdec:inst36\|inst 3 REG LCFF_X32_Y11_N17 3 " "Info: 3: + IC(0.952 ns) + CELL(0.970 ns) = 5.430 ns; Loc. = LCFF_X32_Y11_N17; Fanout = 3; REG Node = '25xdec:inst36\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { inst57 25xdec:inst36|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.666 ns) 7.196 ns 25xdec:inst36\|inst4 4 REG LCFF_X32_Y12_N1 3 " "Info: 4: + IC(1.100 ns) + CELL(0.666 ns) = 7.196 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 3; REG Node = '25xdec:inst36\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.987 ns ( 41.51 % ) " "Info: Total cell delay = 2.987 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.209 ns ( 58.49 % ) " "Info: Total interconnect delay = 4.209 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.100ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "e source 8.084 ns - Longest register " "Info: - Longest clock path from clock \"e\" to source register is 8.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns e 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'e'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.366 ns) 3.508 ns inst57 2 COMB LCCOMB_X30_Y10_N0 3 " "Info: 2: + IC(2.157 ns) + CELL(0.366 ns) = 3.508 ns; Loc. = LCCOMB_X30_Y10_N0; Fanout = 3; COMB Node = 'inst57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { e inst57 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.970 ns) 5.430 ns 25xdec:inst36\|inst 3 REG LCFF_X32_Y11_N17 3 " "Info: 3: + IC(0.952 ns) + CELL(0.970 ns) = 5.430 ns; Loc. = LCFF_X32_Y11_N17; Fanout = 3; REG Node = '25xdec:inst36\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { inst57 25xdec:inst36|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.000 ns) 6.510 ns 25xdec:inst36\|inst~clkctrl 4 COMB CLKCTRL_G5 2 " "Info: 4: + IC(1.080 ns) + CELL(0.000 ns) = 6.510 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst36\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 8.084 ns 25xdec:inst36\|inst6 5 REG LCFF_X32_Y12_N15 3 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 8.084 ns; Loc. = LCFF_X32_Y12_N15; Fanout = 3; REG Node = '25xdec:inst36\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.987 ns ( 36.95 % ) " "Info: Total cell delay = 2.987 ns ( 36.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.097 ns ( 63.05 % ) " "Info: Total interconnect delay = 5.097 ns ( 63.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.080ns 0.908ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.100ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.080ns 0.908ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { 25xdec:inst36|inst6 25xdec:inst36|inst8 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.918 ns" { 25xdec:inst36|inst6 {} 25xdec:inst36|inst8 {} 25xdec:inst36|inst4 {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.100ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.080ns 0.908ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 25xdec:inst36|inst4 {} } {  } {  } "" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "u register 25xdec:inst39\|inst6 register 25xdec:inst39\|inst4 351.62 MHz 2.844 ns Internal " "Info: Clock \"u\" has Internal fmax of 351.62 MHz between source register \"25xdec:inst39\|inst6\" and destination register \"25xdec:inst39\|inst4\" (period= 2.844 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.921 ns + Longest register register " "Info: + Longest register to register delay is 0.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst39\|inst6 1 REG LCFF_X23_Y12_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N21; Fanout = 3; REG Node = '25xdec:inst39\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst39|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.366 ns) 0.813 ns 25xdec:inst39\|inst8 2 COMB LCCOMB_X23_Y12_N16 1 " "Info: 2: + IC(0.447 ns) + CELL(0.366 ns) = 0.813 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 1; COMB Node = '25xdec:inst39\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { 25xdec:inst39|inst6 25xdec:inst39|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.921 ns 25xdec:inst39\|inst4 3 REG LCFF_X23_Y12_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.921 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 2; REG Node = '25xdec:inst39\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst39|inst8 25xdec:inst39|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 51.47 % ) " "Info: Total cell delay = 0.474 ns ( 51.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns ( 48.53 % ) " "Info: Total interconnect delay = 0.447 ns ( 48.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { 25xdec:inst39|inst6 25xdec:inst39|inst8 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.921 ns" { 25xdec:inst39|inst6 {} 25xdec:inst39|inst8 {} 25xdec:inst39|inst4 {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.659 ns - Smallest " "Info: - Smallest clock skew is -1.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "u destination 8.224 ns + Shortest register " "Info: + Shortest clock path from clock \"u\" to destination register is 8.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns u 1 CLK PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 1; CLK Node = 'u'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { u } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.366 ns) 3.513 ns inst60 2 COMB LCCOMB_X30_Y10_N16 3 " "Info: 2: + IC(2.152 ns) + CELL(0.366 ns) = 3.513 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 3; COMB Node = 'inst60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { u inst60 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.970 ns) 6.168 ns 25xdec:inst39\|inst 3 REG LCFF_X21_Y10_N23 3 " "Info: 3: + IC(1.685 ns) + CELL(0.970 ns) = 6.168 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 3; REG Node = '25xdec:inst39\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { inst60 25xdec:inst39|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.666 ns) 8.224 ns 25xdec:inst39\|inst4 4 REG LCFF_X23_Y12_N17 2 " "Info: 4: + IC(1.390 ns) + CELL(0.666 ns) = 8.224 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 2; REG Node = '25xdec:inst39\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 36.44 % ) " "Info: Total cell delay = 2.997 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.227 ns ( 63.56 % ) " "Info: Total interconnect delay = 5.227 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 1.390ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "u source 9.883 ns - Longest register " "Info: - Longest clock path from clock \"u\" to source register is 9.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns u 1 CLK PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 1; CLK Node = 'u'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { u } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.366 ns) 3.513 ns inst60 2 COMB LCCOMB_X30_Y10_N16 3 " "Info: 2: + IC(2.152 ns) + CELL(0.366 ns) = 3.513 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 3; COMB Node = 'inst60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { u inst60 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.970 ns) 6.168 ns 25xdec:inst39\|inst 3 REG LCFF_X21_Y10_N23 3 " "Info: 3: + IC(1.685 ns) + CELL(0.970 ns) = 6.168 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 3; REG Node = '25xdec:inst39\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { inst60 25xdec:inst39|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.000 ns) 8.321 ns 25xdec:inst39\|inst~clkctrl 4 COMB CLKCTRL_G4 2 " "Info: 4: + IC(2.153 ns) + CELL(0.000 ns) = 8.321 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = '25xdec:inst39\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 9.883 ns 25xdec:inst39\|inst6 5 REG LCFF_X23_Y12_N21 3 " "Info: 5: + IC(0.896 ns) + CELL(0.666 ns) = 9.883 ns; Loc. = LCFF_X23_Y12_N21; Fanout = 3; REG Node = '25xdec:inst39\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 30.32 % ) " "Info: Total cell delay = 2.997 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.886 ns ( 69.68 % ) " "Info: Total interconnect delay = 6.886 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.883 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.883 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 2.153ns 0.896ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 1.390ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.883 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.883 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 2.153ns 0.896ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { 25xdec:inst39|inst6 25xdec:inst39|inst8 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.921 ns" { 25xdec:inst39|inst6 {} 25xdec:inst39|inst8 {} 25xdec:inst39|inst4 {} } { 0.000ns 0.447ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 1.390ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.883 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.883 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 2.153ns 0.896ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "t register 25xdec:inst38\|inst6 register 25xdec:inst38\|inst4 206.06 MHz 4.853 ns Internal " "Info: Clock \"t\" has Internal fmax of 206.06 MHz between source register \"25xdec:inst38\|inst6\" and destination register \"25xdec:inst38\|inst4\" (period= 4.853 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.134 ns + Longest register register " "Info: + Longest register to register delay is 1.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst38\|inst6 1 REG LCFF_X25_Y17_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N15; Fanout = 3; REG Node = '25xdec:inst38\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst38|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.366 ns) 1.026 ns 25xdec:inst38\|inst8 2 COMB LCCOMB_X24_Y17_N30 1 " "Info: 2: + IC(0.660 ns) + CELL(0.366 ns) = 1.026 ns; Loc. = LCCOMB_X24_Y17_N30; Fanout = 1; COMB Node = '25xdec:inst38\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { 25xdec:inst38|inst6 25xdec:inst38|inst8 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 920 984 184 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.134 ns 25xdec:inst38\|inst4 3 REG LCFF_X24_Y17_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.134 ns; Loc. = LCFF_X24_Y17_N31; Fanout = 2; REG Node = '25xdec:inst38\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst38|inst8 25xdec:inst38|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.474 ns ( 41.80 % ) " "Info: Total cell delay = 0.474 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.660 ns ( 58.20 % ) " "Info: Total interconnect delay = 0.660 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { 25xdec:inst38|inst6 25xdec:inst38|inst8 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.134 ns" { 25xdec:inst38|inst6 {} 25xdec:inst38|inst8 {} 25xdec:inst38|inst4 {} } { 0.000ns 0.660ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.455 ns - Smallest " "Info: - Smallest clock skew is -3.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t destination 7.750 ns + Shortest register " "Info: + Shortest clock path from clock \"t\" to destination register is 7.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns t 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 't'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.366 ns) 3.520 ns inst59 2 COMB LCCOMB_X30_Y10_N12 3 " "Info: 2: + IC(2.159 ns) + CELL(0.366 ns) = 3.520 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 3; COMB Node = 'inst59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { t inst59 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.970 ns) 6.675 ns 25xdec:inst38\|inst 3 REG LCFF_X24_Y17_N23 3 " "Info: 3: + IC(2.185 ns) + CELL(0.970 ns) = 6.675 ns; Loc. = LCFF_X24_Y17_N23; Fanout = 3; REG Node = '25xdec:inst38\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { inst59 25xdec:inst38|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.666 ns) 7.750 ns 25xdec:inst38\|inst4 4 REG LCFF_X24_Y17_N31 2 " "Info: 4: + IC(0.409 ns) + CELL(0.666 ns) = 7.750 ns; Loc. = LCFF_X24_Y17_N31; Fanout = 2; REG Node = '25xdec:inst38\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 38.67 % ) " "Info: Total cell delay = 2.997 ns ( 38.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.753 ns ( 61.33 % ) " "Info: Total interconnect delay = 4.753 ns ( 61.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 0.409ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t source 11.205 ns - Longest register " "Info: - Longest clock path from clock \"t\" to source register is 11.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns t 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 't'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.366 ns) 3.520 ns inst59 2 COMB LCCOMB_X30_Y10_N12 3 " "Info: 2: + IC(2.159 ns) + CELL(0.366 ns) = 3.520 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 3; COMB Node = 'inst59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { t inst59 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.970 ns) 6.675 ns 25xdec:inst38\|inst 3 REG LCFF_X24_Y17_N23 3 " "Info: 3: + IC(2.185 ns) + CELL(0.970 ns) = 6.675 ns; Loc. = LCFF_X24_Y17_N23; Fanout = 3; REG Node = '25xdec:inst38\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { inst59 25xdec:inst38|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.944 ns) + CELL(0.000 ns) 9.619 ns 25xdec:inst38\|inst~clkctrl 4 COMB CLKCTRL_G0 2 " "Info: 4: + IC(2.944 ns) + CELL(0.000 ns) = 9.619 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = '25xdec:inst38\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 11.205 ns 25xdec:inst38\|inst6 5 REG LCFF_X25_Y17_N15 3 " "Info: 5: + IC(0.920 ns) + CELL(0.666 ns) = 11.205 ns; Loc. = LCFF_X25_Y17_N15; Fanout = 3; REG Node = '25xdec:inst38\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 26.75 % ) " "Info: Total cell delay = 2.997 ns ( 26.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.208 ns ( 73.25 % ) " "Info: Total interconnect delay = 8.208 ns ( 73.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.205 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.205 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 2.944ns 0.920ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 0.409ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.205 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.205 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 2.944ns 0.920ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { 25xdec:inst38|inst6 25xdec:inst38|inst8 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.134 ns" { 25xdec:inst38|inst6 {} 25xdec:inst38|inst8 {} 25xdec:inst38|inst4 {} } { 0.000ns 0.660ns 0.000ns } { 0.000ns 0.366ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 0.409ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.205 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.205 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 2.944ns 0.920ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "q 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"q\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst34\|inst4 25xdec:inst34\|inst6 q 2.17 ns " "Info: Found hold time violation between source  pin or register \"25xdec:inst34\|inst4\" and destination pin or register \"25xdec:inst34\|inst6\" for clock \"q\" (Hold time is 2.17 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.614 ns + Largest " "Info: + Largest clock skew is 3.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q destination 11.496 ns + Longest register " "Info: + Longest clock path from clock \"q\" to destination register is 11.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.206 ns) 3.306 ns inst55 2 COMB LCCOMB_X30_Y10_N28 3 " "Info: 2: + IC(2.115 ns) + CELL(0.206 ns) = 3.306 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.970 ns) 6.814 ns 25xdec:inst34\|inst 3 REG LCFF_X18_Y18_N11 3 " "Info: 3: + IC(2.538 ns) + CELL(0.970 ns) = 6.814 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.000 ns) 9.922 ns 25xdec:inst34\|inst~clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(3.108 ns) + CELL(0.000 ns) = 9.922 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = '25xdec:inst34\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 11.496 ns 25xdec:inst34\|inst6 5 REG LCFF_X19_Y18_N27 3 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 11.496 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 24.59 % ) " "Info: Total cell delay = 2.827 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.669 ns ( 75.41 % ) " "Info: Total interconnect delay = 8.669 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.496 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.496 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 3.108ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q source 7.882 ns - Shortest register " "Info: - Shortest clock path from clock \"q\" to source register is 7.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.206 ns) 3.306 ns inst55 2 COMB LCCOMB_X30_Y10_N28 3 " "Info: 2: + IC(2.115 ns) + CELL(0.206 ns) = 3.306 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.970 ns) 6.814 ns 25xdec:inst34\|inst 3 REG LCFF_X18_Y18_N11 3 " "Info: 3: + IC(2.538 ns) + CELL(0.970 ns) = 6.814 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.666 ns) 7.882 ns 25xdec:inst34\|inst4 4 REG LCFF_X18_Y18_N19 3 " "Info: 4: + IC(0.402 ns) + CELL(0.666 ns) = 7.882 ns; Loc. = LCFF_X18_Y18_N19; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.827 ns ( 35.87 % ) " "Info: Total cell delay = 2.827 ns ( 35.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.055 ns ( 64.13 % ) " "Info: Total interconnect delay = 5.055 ns ( 64.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 0.402ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.496 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.496 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 3.108ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 0.402ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.446 ns - Shortest register register " "Info: - Shortest register to register delay is 1.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst34\|inst4 1 REG LCFF_X18_Y18_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y18_N19; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.202 ns) 1.338 ns 25xdec:inst34\|inst21 2 COMB LCCOMB_X19_Y18_N26 1 " "Info: 2: + IC(1.136 ns) + CELL(0.202 ns) = 1.338 ns; Loc. = LCCOMB_X19_Y18_N26; Fanout = 1; COMB Node = '25xdec:inst34\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.446 ns 25xdec:inst34\|inst6 3 REG LCFF_X19_Y18_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.446 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 21.44 % ) " "Info: Total cell delay = 0.310 ns ( 21.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 78.56 % ) " "Info: Total interconnect delay = 1.136 ns ( 78.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.446 ns" { 25xdec:inst34|inst4 {} 25xdec:inst34|inst21 {} 25xdec:inst34|inst6 {} } { 0.000ns 1.136ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.496 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.496 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 3.108ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.882 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.882 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 0.402ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.446 ns" { 25xdec:inst34|inst4 {} 25xdec:inst34|inst21 {} 25xdec:inst34|inst6 {} } { 0.000ns 1.136ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 5 " "Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst34\|inst4 25xdec:inst34\|inst6 CLK 2.17 ns " "Info: Found hold time violation between source  pin or register \"25xdec:inst34\|inst4\" and destination pin or register \"25xdec:inst34\|inst6\" for clock \"CLK\" (Hold time is 2.17 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.614 ns + Largest " "Info: + Largest clock skew is 3.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.639 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.366 ns) 2.449 ns inst55 2 COMB LCCOMB_X30_Y10_N28 3 " "Info: 2: + IC(0.933 ns) + CELL(0.366 ns) = 2.449 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.970 ns) 5.957 ns 25xdec:inst34\|inst 3 REG LCFF_X18_Y18_N11 3 " "Info: 3: + IC(2.538 ns) + CELL(0.970 ns) = 5.957 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.108 ns) + CELL(0.000 ns) 9.065 ns 25xdec:inst34\|inst~clkctrl 4 COMB CLKCTRL_G2 2 " "Info: 4: + IC(3.108 ns) + CELL(0.000 ns) = 9.065 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = '25xdec:inst34\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.639 ns 25xdec:inst34\|inst6 5 REG LCFF_X19_Y18_N27 3 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 10.639 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.152 ns ( 29.63 % ) " "Info: Total cell delay = 3.152 ns ( 29.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.487 ns ( 70.37 % ) " "Info: Total interconnect delay = 7.487 ns ( 70.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.639 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.639 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 3.108ns 0.908ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.025 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 5 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 712 832 1000 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.366 ns) 2.449 ns inst55 2 COMB LCCOMB_X30_Y10_N28 3 " "Info: 2: + IC(0.933 ns) + CELL(0.366 ns) = 2.449 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { CLK inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.970 ns) 5.957 ns 25xdec:inst34\|inst 3 REG LCFF_X18_Y18_N11 3 " "Info: 3: + IC(2.538 ns) + CELL(0.970 ns) = 5.957 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.666 ns) 7.025 ns 25xdec:inst34\|inst4 4 REG LCFF_X18_Y18_N19 3 " "Info: 4: + IC(0.402 ns) + CELL(0.666 ns) = 7.025 ns; Loc. = LCFF_X18_Y18_N19; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.152 ns ( 44.87 % ) " "Info: Total cell delay = 3.152 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 55.13 % ) " "Info: Total interconnect delay = 3.873 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 0.402ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.639 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.639 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 3.108ns 0.908ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 0.402ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.446 ns - Shortest register register " "Info: - Shortest register to register delay is 1.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst34\|inst4 1 REG LCFF_X18_Y18_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y18_N19; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.202 ns) 1.338 ns 25xdec:inst34\|inst21 2 COMB LCCOMB_X19_Y18_N26 1 " "Info: 2: + IC(1.136 ns) + CELL(0.202 ns) = 1.338 ns; Loc. = LCCOMB_X19_Y18_N26; Fanout = 1; COMB Node = '25xdec:inst34\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.446 ns 25xdec:inst34\|inst6 3 REG LCFF_X19_Y18_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.446 ns; Loc. = LCFF_X19_Y18_N27; Fanout = 3; REG Node = '25xdec:inst34\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 21.44 % ) " "Info: Total cell delay = 0.310 ns ( 21.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 78.56 % ) " "Info: Total interconnect delay = 1.136 ns ( 78.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.446 ns" { 25xdec:inst34|inst4 {} 25xdec:inst34|inst21 {} 25xdec:inst34|inst6 {} } { 0.000ns 1.136ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.639 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst~clkctrl 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.639 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst~clkctrl {} 25xdec:inst34|inst6 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 3.108ns 0.908ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.025 ns" { CLK inst55 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.025 ns" { CLK {} CLK~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} } { 0.000ns 0.000ns 0.933ns 2.538ns 0.402ns } { 0.000ns 1.150ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { 25xdec:inst34|inst4 25xdec:inst34|inst21 25xdec:inst34|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.446 ns" { 25xdec:inst34|inst4 {} 25xdec:inst34|inst21 {} 25xdec:inst34|inst6 {} } { 0.000ns 1.136ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "r 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"r\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst37\|inst4 25xdec:inst37\|inst6 r 210 ps " "Info: Found hold time violation between source  pin or register \"25xdec:inst37\|inst4\" and destination pin or register \"25xdec:inst37\|inst6\" for clock \"r\" (Hold time is 210 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.953 ns + Largest " "Info: + Largest clock skew is 0.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "r destination 7.623 ns + Longest register " "Info: + Longest clock path from clock \"r\" to destination register is 7.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns r 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'r'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 312 800 968 328 "r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.366 ns) 3.483 ns inst58 2 COMB LCCOMB_X30_Y10_N14 3 " "Info: 2: + IC(2.122 ns) + CELL(0.366 ns) = 3.483 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 3; COMB Node = 'inst58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { r inst58 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 1080 1144 336 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 4.982 ns 25xdec:inst37\|inst 3 REG LCFF_X31_Y10_N23 3 " "Info: 3: + IC(0.529 ns) + CELL(0.970 ns) = 4.982 ns; Loc. = LCFF_X31_Y10_N23; Fanout = 3; REG Node = '25xdec:inst37\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { inst58 25xdec:inst37|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.000 ns) 6.077 ns 25xdec:inst37\|inst~clkctrl 4 COMB CLKCTRL_G6 2 " "Info: 4: + IC(1.095 ns) + CELL(0.000 ns) = 6.077 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = '25xdec:inst37\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.666 ns) 7.623 ns 25xdec:inst37\|inst6 5 REG LCFF_X33_Y10_N9 3 " "Info: 5: + IC(0.880 ns) + CELL(0.666 ns) = 7.623 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 3; REG Node = '25xdec:inst37\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 39.32 % ) " "Info: Total cell delay = 2.997 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.626 ns ( 60.68 % ) " "Info: Total interconnect delay = 4.626 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.623 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.623 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst~clkctrl {} 25xdec:inst37|inst6 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.095ns 0.880ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "r source 6.670 ns - Shortest register " "Info: - Shortest clock path from clock \"r\" to source register is 6.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns r 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'r'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 312 800 968 328 "r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.366 ns) 3.483 ns inst58 2 COMB LCCOMB_X30_Y10_N14 3 " "Info: 2: + IC(2.122 ns) + CELL(0.366 ns) = 3.483 ns; Loc. = LCCOMB_X30_Y10_N14; Fanout = 3; COMB Node = 'inst58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { r inst58 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 1080 1144 336 "inst58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.970 ns) 4.982 ns 25xdec:inst37\|inst 3 REG LCFF_X31_Y10_N23 3 " "Info: 3: + IC(0.529 ns) + CELL(0.970 ns) = 4.982 ns; Loc. = LCFF_X31_Y10_N23; Fanout = 3; REG Node = '25xdec:inst37\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { inst58 25xdec:inst37|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.666 ns) 6.670 ns 25xdec:inst37\|inst4 4 REG LCFF_X33_Y10_N19 2 " "Info: 4: + IC(1.022 ns) + CELL(0.666 ns) = 6.670 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 2; REG Node = '25xdec:inst37\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 44.93 % ) " "Info: Total cell delay = 2.997 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.673 ns ( 55.07 % ) " "Info: Total interconnect delay = 3.673 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst4 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.022ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.623 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.623 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst~clkctrl {} 25xdec:inst37|inst6 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.095ns 0.880ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst4 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.022ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.745 ns - Shortest register register " "Info: - Shortest register to register delay is 0.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst37\|inst4 1 REG LCFF_X33_Y10_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 2; REG Node = '25xdec:inst37\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst37|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.202 ns) 0.637 ns 25xdec:inst37\|inst21 2 COMB LCCOMB_X33_Y10_N8 1 " "Info: 2: + IC(0.435 ns) + CELL(0.202 ns) = 0.637 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = '25xdec:inst37\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { 25xdec:inst37|inst4 25xdec:inst37|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.745 ns 25xdec:inst37\|inst6 3 REG LCFF_X33_Y10_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.745 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 3; REG Node = '25xdec:inst37\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst37|inst21 25xdec:inst37|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 41.61 % ) " "Info: Total cell delay = 0.310 ns ( 41.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.435 ns ( 58.39 % ) " "Info: Total interconnect delay = 0.435 ns ( 58.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { 25xdec:inst37|inst4 25xdec:inst37|inst21 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { 25xdec:inst37|inst4 {} 25xdec:inst37|inst21 {} 25xdec:inst37|inst6 {} } { 0.000ns 0.435ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.623 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst~clkctrl 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.623 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst~clkctrl {} 25xdec:inst37|inst6 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.095ns 0.880ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.670 ns" { r inst58 25xdec:inst37|inst 25xdec:inst37|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.670 ns" { r {} r~combout {} inst58 {} 25xdec:inst37|inst {} 25xdec:inst37|inst4 {} } { 0.000ns 0.000ns 2.122ns 0.529ns 1.022ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { 25xdec:inst37|inst4 25xdec:inst37|inst21 25xdec:inst37|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.745 ns" { 25xdec:inst37|inst4 {} 25xdec:inst37|inst21 {} 25xdec:inst37|inst6 {} } { 0.000ns 0.435ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "e 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"e\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst36\|inst4 25xdec:inst36\|inst6 e 147 ps " "Info: Found hold time violation between source  pin or register \"25xdec:inst36\|inst4\" and destination pin or register \"25xdec:inst36\|inst6\" for clock \"e\" (Hold time is 147 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.888 ns + Largest " "Info: + Largest clock skew is 0.888 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "e destination 8.084 ns + Longest register " "Info: + Longest clock path from clock \"e\" to destination register is 8.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns e 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'e'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.366 ns) 3.508 ns inst57 2 COMB LCCOMB_X30_Y10_N0 3 " "Info: 2: + IC(2.157 ns) + CELL(0.366 ns) = 3.508 ns; Loc. = LCCOMB_X30_Y10_N0; Fanout = 3; COMB Node = 'inst57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { e inst57 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.970 ns) 5.430 ns 25xdec:inst36\|inst 3 REG LCFF_X32_Y11_N17 3 " "Info: 3: + IC(0.952 ns) + CELL(0.970 ns) = 5.430 ns; Loc. = LCFF_X32_Y11_N17; Fanout = 3; REG Node = '25xdec:inst36\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { inst57 25xdec:inst36|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.000 ns) 6.510 ns 25xdec:inst36\|inst~clkctrl 4 COMB CLKCTRL_G5 2 " "Info: 4: + IC(1.080 ns) + CELL(0.000 ns) = 6.510 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = '25xdec:inst36\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 8.084 ns 25xdec:inst36\|inst6 5 REG LCFF_X32_Y12_N15 3 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 8.084 ns; Loc. = LCFF_X32_Y12_N15; Fanout = 3; REG Node = '25xdec:inst36\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.987 ns ( 36.95 % ) " "Info: Total cell delay = 2.987 ns ( 36.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.097 ns ( 63.05 % ) " "Info: Total interconnect delay = 5.097 ns ( 63.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.080ns 0.908ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "e source 7.196 ns - Shortest register " "Info: - Shortest clock path from clock \"e\" to source register is 7.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns e 1 CLK PIN_113 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 1; CLK Node = 'e'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 200 784 952 216 "e" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.366 ns) 3.508 ns inst57 2 COMB LCCOMB_X30_Y10_N0 3 " "Info: 2: + IC(2.157 ns) + CELL(0.366 ns) = 3.508 ns; Loc. = LCCOMB_X30_Y10_N0; Fanout = 3; COMB Node = 'inst57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.523 ns" { e inst57 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 160 1072 1136 208 "inst57" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.970 ns) 5.430 ns 25xdec:inst36\|inst 3 REG LCFF_X32_Y11_N17 3 " "Info: 3: + IC(0.952 ns) + CELL(0.970 ns) = 5.430 ns; Loc. = LCFF_X32_Y11_N17; Fanout = 3; REG Node = '25xdec:inst36\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { inst57 25xdec:inst36|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.666 ns) 7.196 ns 25xdec:inst36\|inst4 4 REG LCFF_X32_Y12_N1 3 " "Info: 4: + IC(1.100 ns) + CELL(0.666 ns) = 7.196 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 3; REG Node = '25xdec:inst36\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.987 ns ( 41.51 % ) " "Info: Total cell delay = 2.987 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.209 ns ( 58.49 % ) " "Info: Total interconnect delay = 4.209 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.100ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.080ns 0.908ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.100ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.743 ns - Shortest register register " "Info: - Shortest register to register delay is 0.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst36\|inst4 1 REG LCFF_X32_Y12_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 3; REG Node = '25xdec:inst36\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst36|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.202 ns) 0.635 ns 25xdec:inst36\|inst21 2 COMB LCCOMB_X32_Y12_N14 1 " "Info: 2: + IC(0.433 ns) + CELL(0.202 ns) = 0.635 ns; Loc. = LCCOMB_X32_Y12_N14; Fanout = 1; COMB Node = '25xdec:inst36\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { 25xdec:inst36|inst4 25xdec:inst36|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.743 ns 25xdec:inst36\|inst6 3 REG LCFF_X32_Y12_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.743 ns; Loc. = LCFF_X32_Y12_N15; Fanout = 3; REG Node = '25xdec:inst36\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst36|inst21 25xdec:inst36|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 41.72 % ) " "Info: Total cell delay = 0.310 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 58.28 % ) " "Info: Total interconnect delay = 0.433 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { 25xdec:inst36|inst4 25xdec:inst36|inst21 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.743 ns" { 25xdec:inst36|inst4 {} 25xdec:inst36|inst21 {} 25xdec:inst36|inst6 {} } { 0.000ns 0.433ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst~clkctrl 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst~clkctrl {} 25xdec:inst36|inst6 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.080ns 0.908ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { e inst57 25xdec:inst36|inst 25xdec:inst36|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.196 ns" { e {} e~combout {} inst57 {} 25xdec:inst36|inst {} 25xdec:inst36|inst4 {} } { 0.000ns 0.000ns 2.157ns 0.952ns 1.100ns } { 0.000ns 0.985ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { 25xdec:inst36|inst4 25xdec:inst36|inst21 25xdec:inst36|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.743 ns" { 25xdec:inst36|inst4 {} 25xdec:inst36|inst21 {} 25xdec:inst36|inst6 {} } { 0.000ns 0.433ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "u 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"u\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst39\|inst4 25xdec:inst39\|inst6 u 546 ps " "Info: Found hold time violation between source  pin or register \"25xdec:inst39\|inst4\" and destination pin or register \"25xdec:inst39\|inst6\" for clock \"u\" (Hold time is 546 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.659 ns + Largest " "Info: + Largest clock skew is 1.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "u destination 9.883 ns + Longest register " "Info: + Longest clock path from clock \"u\" to destination register is 9.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns u 1 CLK PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 1; CLK Node = 'u'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { u } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.366 ns) 3.513 ns inst60 2 COMB LCCOMB_X30_Y10_N16 3 " "Info: 2: + IC(2.152 ns) + CELL(0.366 ns) = 3.513 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 3; COMB Node = 'inst60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { u inst60 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.970 ns) 6.168 ns 25xdec:inst39\|inst 3 REG LCFF_X21_Y10_N23 3 " "Info: 3: + IC(1.685 ns) + CELL(0.970 ns) = 6.168 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 3; REG Node = '25xdec:inst39\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { inst60 25xdec:inst39|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(0.000 ns) 8.321 ns 25xdec:inst39\|inst~clkctrl 4 COMB CLKCTRL_G4 2 " "Info: 4: + IC(2.153 ns) + CELL(0.000 ns) = 8.321 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = '25xdec:inst39\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 9.883 ns 25xdec:inst39\|inst6 5 REG LCFF_X23_Y12_N21 3 " "Info: 5: + IC(0.896 ns) + CELL(0.666 ns) = 9.883 ns; Loc. = LCFF_X23_Y12_N21; Fanout = 3; REG Node = '25xdec:inst39\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 30.32 % ) " "Info: Total cell delay = 2.997 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.886 ns ( 69.68 % ) " "Info: Total interconnect delay = 6.886 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.883 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.883 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 2.153ns 0.896ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "u source 8.224 ns - Shortest register " "Info: - Shortest clock path from clock \"u\" to source register is 8.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns u 1 CLK PIN_116 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_116; Fanout = 1; CLK Node = 'u'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { u } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 504 808 976 520 "u" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.366 ns) 3.513 ns inst60 2 COMB LCCOMB_X30_Y10_N16 3 " "Info: 2: + IC(2.152 ns) + CELL(0.366 ns) = 3.513 ns; Loc. = LCCOMB_X30_Y10_N16; Fanout = 3; COMB Node = 'inst60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { u inst60 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 496 1080 1144 544 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.970 ns) 6.168 ns 25xdec:inst39\|inst 3 REG LCFF_X21_Y10_N23 3 " "Info: 3: + IC(1.685 ns) + CELL(0.970 ns) = 6.168 ns; Loc. = LCFF_X21_Y10_N23; Fanout = 3; REG Node = '25xdec:inst39\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { inst60 25xdec:inst39|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.666 ns) 8.224 ns 25xdec:inst39\|inst4 4 REG LCFF_X23_Y12_N17 2 " "Info: 4: + IC(1.390 ns) + CELL(0.666 ns) = 8.224 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 2; REG Node = '25xdec:inst39\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 36.44 % ) " "Info: Total cell delay = 2.997 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.227 ns ( 63.56 % ) " "Info: Total interconnect delay = 5.227 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 1.390ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.883 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.883 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 2.153ns 0.896ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 1.390ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.115 ns - Shortest register register " "Info: - Shortest register to register delay is 1.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst39\|inst4 1 REG LCFF_X23_Y12_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N17; Fanout = 2; REG Node = '25xdec:inst39\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst39|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.534 ns) 1.007 ns 25xdec:inst39\|inst21 2 COMB LCCOMB_X23_Y12_N20 1 " "Info: 2: + IC(0.473 ns) + CELL(0.534 ns) = 1.007 ns; Loc. = LCCOMB_X23_Y12_N20; Fanout = 1; COMB Node = '25xdec:inst39\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { 25xdec:inst39|inst4 25xdec:inst39|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.115 ns 25xdec:inst39\|inst6 3 REG LCFF_X23_Y12_N21 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.115 ns; Loc. = LCFF_X23_Y12_N21; Fanout = 3; REG Node = '25xdec:inst39\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst39|inst21 25xdec:inst39|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.642 ns ( 57.58 % ) " "Info: Total cell delay = 0.642 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.473 ns ( 42.42 % ) " "Info: Total interconnect delay = 0.473 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { 25xdec:inst39|inst4 25xdec:inst39|inst21 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { 25xdec:inst39|inst4 {} 25xdec:inst39|inst21 {} 25xdec:inst39|inst6 {} } { 0.000ns 0.473ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.883 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst~clkctrl 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.883 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst~clkctrl {} 25xdec:inst39|inst6 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 2.153ns 0.896ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.224 ns" { u inst60 25xdec:inst39|inst 25xdec:inst39|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.224 ns" { u {} u~combout {} inst60 {} 25xdec:inst39|inst {} 25xdec:inst39|inst4 {} } { 0.000ns 0.000ns 2.152ns 1.685ns 1.390ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { 25xdec:inst39|inst4 25xdec:inst39|inst21 25xdec:inst39|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { 25xdec:inst39|inst4 {} 25xdec:inst39|inst21 {} 25xdec:inst39|inst6 {} } { 0.000ns 0.473ns 0.000ns } { 0.000ns 0.534ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "t 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"t\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "25xdec:inst38\|inst4 25xdec:inst38\|inst6 t 2.027 ns " "Info: Found hold time violation between source  pin or register \"25xdec:inst38\|inst4\" and destination pin or register \"25xdec:inst38\|inst6\" for clock \"t\" (Hold time is 2.027 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.455 ns + Largest " "Info: + Largest clock skew is 3.455 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t destination 11.205 ns + Longest register " "Info: + Longest clock path from clock \"t\" to destination register is 11.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns t 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 't'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.366 ns) 3.520 ns inst59 2 COMB LCCOMB_X30_Y10_N12 3 " "Info: 2: + IC(2.159 ns) + CELL(0.366 ns) = 3.520 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 3; COMB Node = 'inst59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { t inst59 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.970 ns) 6.675 ns 25xdec:inst38\|inst 3 REG LCFF_X24_Y17_N23 3 " "Info: 3: + IC(2.185 ns) + CELL(0.970 ns) = 6.675 ns; Loc. = LCFF_X24_Y17_N23; Fanout = 3; REG Node = '25xdec:inst38\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { inst59 25xdec:inst38|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.944 ns) + CELL(0.000 ns) 9.619 ns 25xdec:inst38\|inst~clkctrl 4 COMB CLKCTRL_G0 2 " "Info: 4: + IC(2.944 ns) + CELL(0.000 ns) = 9.619 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = '25xdec:inst38\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 11.205 ns 25xdec:inst38\|inst6 5 REG LCFF_X25_Y17_N15 3 " "Info: 5: + IC(0.920 ns) + CELL(0.666 ns) = 11.205 ns; Loc. = LCFF_X25_Y17_N15; Fanout = 3; REG Node = '25xdec:inst38\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 26.75 % ) " "Info: Total cell delay = 2.997 ns ( 26.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.208 ns ( 73.25 % ) " "Info: Total interconnect delay = 8.208 ns ( 73.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.205 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.205 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 2.944ns 0.920ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "t source 7.750 ns - Shortest register " "Info: - Shortest clock path from clock \"t\" to source register is 7.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns t 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 't'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { t } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 408 816 984 424 "t" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.159 ns) + CELL(0.366 ns) 3.520 ns inst59 2 COMB LCCOMB_X30_Y10_N12 3 " "Info: 2: + IC(2.159 ns) + CELL(0.366 ns) = 3.520 ns; Loc. = LCCOMB_X30_Y10_N12; Fanout = 3; COMB Node = 'inst59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { t inst59 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 392 1080 1144 440 "inst59" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(0.970 ns) 6.675 ns 25xdec:inst38\|inst 3 REG LCFF_X24_Y17_N23 3 " "Info: 3: + IC(2.185 ns) + CELL(0.970 ns) = 6.675 ns; Loc. = LCFF_X24_Y17_N23; Fanout = 3; REG Node = '25xdec:inst38\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.155 ns" { inst59 25xdec:inst38|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.666 ns) 7.750 ns 25xdec:inst38\|inst4 4 REG LCFF_X24_Y17_N31 2 " "Info: 4: + IC(0.409 ns) + CELL(0.666 ns) = 7.750 ns; Loc. = LCFF_X24_Y17_N31; Fanout = 2; REG Node = '25xdec:inst38\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.997 ns ( 38.67 % ) " "Info: Total cell delay = 2.997 ns ( 38.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.753 ns ( 61.33 % ) " "Info: Total interconnect delay = 4.753 ns ( 61.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 0.409ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.205 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.205 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 2.944ns 0.920ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 0.409ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.430 ns - Shortest register register " "Info: - Shortest register to register delay is 1.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 25xdec:inst38\|inst4 1 REG LCFF_X24_Y17_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y17_N31; Fanout = 2; REG Node = '25xdec:inst38\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 25xdec:inst38|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.202 ns) 1.322 ns 25xdec:inst38\|inst21 2 COMB LCCOMB_X25_Y17_N14 1 " "Info: 2: + IC(1.120 ns) + CELL(0.202 ns) = 1.322 ns; Loc. = LCCOMB_X25_Y17_N14; Fanout = 1; COMB Node = '25xdec:inst38\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { 25xdec:inst38|inst4 25xdec:inst38|inst21 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 944 1008 416 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.430 ns 25xdec:inst38\|inst6 3 REG LCFF_X25_Y17_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.430 ns; Loc. = LCFF_X25_Y17_N15; Fanout = 3; REG Node = '25xdec:inst38\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 25xdec:inst38|inst21 25xdec:inst38|inst6 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.310 ns ( 21.68 % ) " "Info: Total cell delay = 0.310 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 78.32 % ) " "Info: Total interconnect delay = 1.120 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { 25xdec:inst38|inst4 25xdec:inst38|inst21 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.430 ns" { 25xdec:inst38|inst4 {} 25xdec:inst38|inst21 {} 25xdec:inst38|inst6 {} } { 0.000ns 1.120ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 368 1040 1104 448 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.205 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst~clkctrl 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.205 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst~clkctrl {} 25xdec:inst38|inst6 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 2.944ns 0.920ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.750 ns" { t inst59 25xdec:inst38|inst 25xdec:inst38|inst4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.750 ns" { t {} t~combout {} inst59 {} 25xdec:inst38|inst {} 25xdec:inst38|inst4 {} } { 0.000ns 0.000ns 2.159ns 2.185ns 0.409ns } { 0.000ns 0.995ns 0.366ns 0.970ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { 25xdec:inst38|inst4 25xdec:inst38|inst21 25xdec:inst38|inst6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.430 ns" { 25xdec:inst38|inst4 {} 25xdec:inst38|inst21 {} 25xdec:inst38|inst6 {} } { 0.000ns 1.120ns 0.000ns } { 0.000ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "q K 15Xdec:inst22\|inst7 22.682 ns register " "Info: tco from clock \"q\" to destination pin \"K\" through register \"15Xdec:inst22\|inst7\" is 22.682 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "q source 15.251 ns + Longest register " "Info: + Longest clock path from clock \"q\" to source register is 15.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns q 1 CLK PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 1; CLK Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -56 824 992 -40 "q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.206 ns) 3.306 ns inst55 2 COMB LCCOMB_X30_Y10_N28 3 " "Info: 2: + IC(2.115 ns) + CELL(0.206 ns) = 3.306 ns; Loc. = LCCOMB_X30_Y10_N28; Fanout = 3; COMB Node = 'inst55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { q inst55 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { -72 1096 1160 -24 "inst55" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.970 ns) 6.814 ns 25xdec:inst34\|inst 3 REG LCFF_X18_Y18_N11 3 " "Info: 3: + IC(2.538 ns) + CELL(0.970 ns) = 6.814 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 3; REG Node = '25xdec:inst34\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.508 ns" { inst55 25xdec:inst34|inst } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 96 640 704 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.970 ns) 8.186 ns 25xdec:inst34\|inst4 4 REG LCFF_X18_Y18_N19 3 " "Info: 4: + IC(0.402 ns) + CELL(0.970 ns) = 8.186 ns; Loc. = LCFF_X18_Y18_N19; Fanout = 3; REG Node = '25xdec:inst34\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { 25xdec:inst34|inst 25xdec:inst34|inst4 } "NODE_NAME" } } { "25xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/25xdec.bdf" { { 136 1040 1104 216 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.970 ns) 11.075 ns 15Xdec:inst22\|inst1 5 REG LCFF_X17_Y12_N19 3 " "Info: 5: + IC(1.919 ns) + CELL(0.970 ns) = 11.075 ns; Loc. = LCFF_X17_Y12_N19; Fanout = 3; REG Node = '15Xdec:inst22\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { 25xdec:inst34|inst4 15Xdec:inst22|inst1 } "NODE_NAME" } } { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 304 400 464 384 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.585 ns) + CELL(0.000 ns) 13.660 ns 15Xdec:inst22\|inst1~clkctrl 6 COMB CLKCTRL_G1 3 " "Info: 6: + IC(2.585 ns) + CELL(0.000 ns) = 13.660 ns; Loc. = CLKCTRL_G1; Fanout = 3; COMB Node = '15Xdec:inst22\|inst1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { 15Xdec:inst22|inst1 15Xdec:inst22|inst1~clkctrl } "NODE_NAME" } } { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 304 400 464 384 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 15.251 ns 15Xdec:inst22\|inst7 7 REG LCFF_X31_Y15_N1 2 " "Info: 7: + IC(0.925 ns) + CELL(0.666 ns) = 15.251 ns; Loc. = LCFF_X31_Y15_N1; Fanout = 2; REG Node = '15Xdec:inst22\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { 15Xdec:inst22|inst1~clkctrl 15Xdec:inst22|inst7 } "NODE_NAME" } } { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 400 784 848 480 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.767 ns ( 31.26 % ) " "Info: Total cell delay = 4.767 ns ( 31.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.484 ns ( 68.74 % ) " "Info: Total interconnect delay = 10.484 ns ( 68.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.251 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 15Xdec:inst22|inst1 15Xdec:inst22|inst1~clkctrl 15Xdec:inst22|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.251 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} 15Xdec:inst22|inst1 {} 15Xdec:inst22|inst1~clkctrl {} 15Xdec:inst22|inst7 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 0.402ns 1.919ns 2.585ns 0.925ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 400 784 848 480 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.127 ns + Longest register pin " "Info: + Longest register to pin delay is 7.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 15Xdec:inst22\|inst7 1 REG LCFF_X31_Y15_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y15_N1; Fanout = 2; REG Node = '15Xdec:inst22\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 15Xdec:inst22|inst7 } "NODE_NAME" } } { "15Xdec.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/15Xdec.bdf" { { 400 784 848 480 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.319 ns) 1.068 ns inst~0 2 COMB LCCOMB_X32_Y15_N22 1 " "Info: 2: + IC(0.749 ns) + CELL(0.319 ns) = 1.068 ns; Loc. = LCCOMB_X32_Y15_N22; Fanout = 1; COMB Node = 'inst~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { 15Xdec:inst22|inst7 inst~0 } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 216 1960 2024 360 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 1.646 ns inst 3 COMB LCCOMB_X32_Y15_N8 1 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 1.646 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 1; COMB Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { inst~0 inst } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 216 1960 2024 360 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.185 ns) + CELL(3.296 ns) 7.127 ns K 4 PIN PIN_102 0 " "Info: 4: + IC(2.185 ns) + CELL(3.296 ns) = 7.127 ns; Loc. = PIN_102; Fanout = 0; PIN Node = 'K'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.481 ns" { inst K } "NODE_NAME" } } { "fpga2.bdf" "" { Schematic "C:/Users/USER/Desktop/FPGA2/fpga2.bdf" { { 288 2064 2240 304 "K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.821 ns ( 53.61 % ) " "Info: Total cell delay = 3.821 ns ( 53.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.306 ns ( 46.39 % ) " "Info: Total interconnect delay = 3.306 ns ( 46.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.127 ns" { 15Xdec:inst22|inst7 inst~0 inst K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.127 ns" { 15Xdec:inst22|inst7 {} inst~0 {} inst {} K {} } { 0.000ns 0.749ns 0.372ns 2.185ns } { 0.000ns 0.319ns 0.206ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.251 ns" { q inst55 25xdec:inst34|inst 25xdec:inst34|inst4 15Xdec:inst22|inst1 15Xdec:inst22|inst1~clkctrl 15Xdec:inst22|inst7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.251 ns" { q {} q~combout {} inst55 {} 25xdec:inst34|inst {} 25xdec:inst34|inst4 {} 15Xdec:inst22|inst1 {} 15Xdec:inst22|inst1~clkctrl {} 15Xdec:inst22|inst7 {} } { 0.000ns 0.000ns 2.115ns 2.538ns 0.402ns 1.919ns 2.585ns 0.925ns } { 0.000ns 0.985ns 0.206ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.127 ns" { 15Xdec:inst22|inst7 inst~0 inst K } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.127 ns" { 15Xdec:inst22|inst7 {} inst~0 {} inst {} K {} } { 0.000ns 0.749ns 0.372ns 2.185ns } { 0.000ns 0.319ns 0.206ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 23:27:17 2022 " "Info: Processing ended: Mon Nov 21 23:27:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
