// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_113 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_392_p2;
reg   [0:0] icmp_ln86_reg_1291;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1291_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1291_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1672_fu_398_p2;
reg   [0:0] icmp_ln86_1672_reg_1301;
wire   [0:0] icmp_ln86_1673_fu_404_p2;
reg   [0:0] icmp_ln86_1673_reg_1306;
reg   [0:0] icmp_ln86_1673_reg_1306_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1674_fu_410_p2;
reg   [0:0] icmp_ln86_1674_reg_1312;
wire   [0:0] icmp_ln86_1675_fu_416_p2;
reg   [0:0] icmp_ln86_1675_reg_1318;
wire   [0:0] icmp_ln86_1676_fu_422_p2;
reg   [0:0] icmp_ln86_1676_reg_1325;
reg   [0:0] icmp_ln86_1676_reg_1325_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1676_reg_1325_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1677_fu_428_p2;
reg   [0:0] icmp_ln86_1677_reg_1331;
reg   [0:0] icmp_ln86_1677_reg_1331_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1677_reg_1331_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1677_reg_1331_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1678_fu_434_p2;
reg   [0:0] icmp_ln86_1678_reg_1337;
reg   [0:0] icmp_ln86_1678_reg_1337_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1679_fu_440_p2;
reg   [0:0] icmp_ln86_1679_reg_1343;
reg   [0:0] icmp_ln86_1679_reg_1343_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1679_reg_1343_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1680_fu_446_p2;
reg   [0:0] icmp_ln86_1680_reg_1349;
reg   [0:0] icmp_ln86_1680_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1680_reg_1349_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1681_fu_452_p2;
reg   [0:0] icmp_ln86_1681_reg_1355;
reg   [0:0] icmp_ln86_1681_reg_1355_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1681_reg_1355_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1681_reg_1355_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1682_fu_458_p2;
reg   [0:0] icmp_ln86_1682_reg_1361;
reg   [0:0] icmp_ln86_1682_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1682_reg_1361_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1682_reg_1361_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1683_fu_464_p2;
reg   [0:0] icmp_ln86_1683_reg_1367;
reg   [0:0] icmp_ln86_1683_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1683_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1683_reg_1367_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1683_reg_1367_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1684_fu_470_p2;
reg   [0:0] icmp_ln86_1684_reg_1373;
reg   [0:0] icmp_ln86_1684_reg_1373_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1684_reg_1373_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1684_reg_1373_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1684_reg_1373_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1684_reg_1373_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1685_fu_476_p2;
reg   [0:0] icmp_ln86_1685_reg_1379;
reg   [0:0] icmp_ln86_1685_reg_1379_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1686_fu_482_p2;
reg   [0:0] icmp_ln86_1686_reg_1384;
reg   [0:0] icmp_ln86_1686_reg_1384_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1687_fu_488_p2;
reg   [0:0] icmp_ln86_1687_reg_1389;
reg   [0:0] icmp_ln86_1687_reg_1389_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1688_fu_494_p2;
reg   [0:0] icmp_ln86_1688_reg_1394;
reg   [0:0] icmp_ln86_1688_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1688_reg_1394_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1689_fu_500_p2;
reg   [0:0] icmp_ln86_1689_reg_1399;
reg   [0:0] icmp_ln86_1689_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1689_reg_1399_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1690_fu_516_p2;
reg   [0:0] icmp_ln86_1690_reg_1404;
reg   [0:0] icmp_ln86_1690_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1690_reg_1404_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1691_fu_522_p2;
reg   [0:0] icmp_ln86_1691_reg_1409;
reg   [0:0] icmp_ln86_1691_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1691_reg_1409_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1691_reg_1409_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1692_fu_528_p2;
reg   [0:0] icmp_ln86_1692_reg_1414;
reg   [0:0] icmp_ln86_1692_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1692_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1692_reg_1414_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1693_fu_534_p2;
reg   [0:0] icmp_ln86_1693_reg_1419;
reg   [0:0] icmp_ln86_1693_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1693_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1693_reg_1419_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1694_fu_540_p2;
reg   [0:0] icmp_ln86_1694_reg_1424;
reg   [0:0] icmp_ln86_1694_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1694_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1694_reg_1424_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1694_reg_1424_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1695_fu_546_p2;
reg   [0:0] icmp_ln86_1695_reg_1429;
reg   [0:0] icmp_ln86_1695_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1695_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1695_reg_1429_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1695_reg_1429_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1696_fu_552_p2;
reg   [0:0] icmp_ln86_1696_reg_1434;
reg   [0:0] icmp_ln86_1696_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1696_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1696_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1696_reg_1434_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1697_fu_558_p2;
reg   [0:0] icmp_ln86_1697_reg_1439;
reg   [0:0] icmp_ln86_1697_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1697_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1697_reg_1439_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1697_reg_1439_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1697_reg_1439_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_564_p2;
reg   [0:0] and_ln102_reg_1444;
reg   [0:0] and_ln102_reg_1444_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_576_p2;
reg   [0:0] and_ln104_reg_1451;
wire   [0:0] xor_ln104_fu_582_p2;
reg   [0:0] xor_ln104_reg_1457;
wire   [0:0] and_ln102_1861_fu_587_p2;
reg   [0:0] and_ln102_1861_reg_1463;
wire   [0:0] and_ln104_316_fu_596_p2;
reg   [0:0] and_ln104_316_reg_1469;
reg   [0:0] and_ln104_316_reg_1469_pp0_iter2_reg;
wire   [0:0] and_ln102_1862_fu_601_p2;
reg   [0:0] and_ln102_1862_reg_1475;
reg   [0:0] and_ln102_1862_reg_1475_pp0_iter2_reg;
wire   [0:0] and_ln102_1865_fu_615_p2;
reg   [0:0] and_ln102_1865_reg_1480;
wire   [0:0] or_ln117_fu_631_p2;
reg   [0:0] or_ln117_reg_1485;
wire   [1:0] select_ln117_fu_651_p3;
reg   [1:0] select_ln117_reg_1492;
wire   [0:0] or_ln117_1511_fu_659_p2;
reg   [0:0] or_ln117_1511_reg_1497;
wire   [0:0] and_ln102_1860_fu_665_p2;
reg   [0:0] and_ln102_1860_reg_1503;
wire   [0:0] and_ln104_315_fu_674_p2;
reg   [0:0] and_ln104_315_reg_1509;
reg   [0:0] and_ln104_315_reg_1509_pp0_iter3_reg;
wire   [0:0] and_ln102_1863_fu_679_p2;
reg   [0:0] and_ln102_1863_reg_1515;
reg   [0:0] and_ln102_1863_reg_1515_pp0_iter3_reg;
wire   [0:0] or_ln117_1515_fu_766_p2;
reg   [0:0] or_ln117_1515_reg_1522;
wire   [3:0] select_ln117_1626_fu_784_p3;
reg   [3:0] select_ln117_1626_reg_1527;
wire   [0:0] or_ln117_1517_fu_792_p2;
reg   [0:0] or_ln117_1517_reg_1532;
wire   [0:0] and_ln104_318_fu_801_p2;
reg   [0:0] and_ln104_318_reg_1538;
wire   [0:0] and_ln102_1868_fu_815_p2;
reg   [0:0] and_ln102_1868_reg_1543;
wire   [0:0] or_ln117_1520_fu_888_p2;
reg   [0:0] or_ln117_1520_reg_1549;
wire   [3:0] select_ln117_1632_fu_901_p3;
reg   [3:0] select_ln117_1632_reg_1554;
wire   [0:0] or_ln117_1522_fu_909_p2;
reg   [0:0] or_ln117_1522_reg_1559;
wire   [0:0] or_ln117_1526_fu_913_p2;
reg   [0:0] or_ln117_1526_reg_1566;
reg   [0:0] or_ln117_1526_reg_1566_pp0_iter4_reg;
wire   [0:0] and_ln102_1864_fu_917_p2;
reg   [0:0] and_ln102_1864_reg_1574;
wire   [0:0] and_ln104_319_fu_926_p2;
reg   [0:0] and_ln104_319_reg_1580;
reg   [0:0] and_ln104_319_reg_1580_pp0_iter5_reg;
wire   [0:0] and_ln102_1869_fu_941_p2;
reg   [0:0] and_ln102_1869_reg_1586;
wire   [4:0] select_ln117_1638_fu_1032_p3;
reg   [4:0] select_ln117_1638_reg_1591;
wire   [0:0] or_ln117_1528_fu_1039_p2;
reg   [0:0] or_ln117_1528_reg_1596;
wire   [0:0] or_ln117_1532_fu_1122_p2;
reg   [0:0] or_ln117_1532_reg_1602;
wire   [4:0] select_ln117_1644_fu_1136_p3;
reg   [4:0] select_ln117_1644_reg_1607;
wire    ap_block_pp0_stage0;
wire   [10:0] tmp_fu_506_p4;
wire   [0:0] xor_ln104_799_fu_570_p2;
wire   [0:0] xor_ln104_801_fu_591_p2;
wire   [0:0] xor_ln104_802_fu_605_p2;
wire   [0:0] xor_ln104_807_fu_620_p2;
wire   [0:0] and_ln104_317_fu_610_p2;
wire   [0:0] and_ln104_320_fu_625_p2;
wire   [0:0] or_ln117_1508_fu_637_p2;
wire   [0:0] or_ln117_1509_fu_642_p2;
wire   [1:0] zext_ln117_fu_647_p1;
wire   [0:0] xor_ln104_800_fu_669_p2;
wire   [0:0] xor_ln104_805_fu_684_p2;
wire   [0:0] and_ln102_1872_fu_697_p2;
wire   [0:0] and_ln102_1866_fu_689_p2;
wire   [0:0] and_ln102_1871_fu_693_p2;
wire   [0:0] or_ln117_1510_fu_712_p2;
wire   [1:0] select_ln117_1621_fu_717_p3;
wire   [0:0] and_ln102_1873_fu_702_p2;
wire   [2:0] zext_ln117_180_fu_724_p1;
wire   [0:0] or_ln117_1512_fu_728_p2;
wire   [2:0] select_ln117_1622_fu_733_p3;
wire   [0:0] or_ln117_1513_fu_740_p2;
wire   [0:0] and_ln102_1874_fu_707_p2;
wire   [2:0] select_ln117_1623_fu_744_p3;
wire   [0:0] or_ln117_1514_fu_752_p2;
wire   [2:0] select_ln117_1624_fu_758_p3;
wire   [2:0] select_ln117_1625_fu_772_p3;
wire   [3:0] zext_ln117_181_fu_780_p1;
wire   [0:0] xor_ln104_803_fu_796_p2;
wire   [0:0] xor_ln104_806_fu_806_p2;
wire   [0:0] and_ln102_1875_fu_820_p2;
wire   [0:0] and_ln102_1877_fu_830_p2;
wire   [0:0] and_ln102_1867_fu_811_p2;
wire   [0:0] and_ln102_1876_fu_825_p2;
wire   [0:0] or_ln117_1516_fu_844_p2;
wire   [0:0] and_ln102_1878_fu_834_p2;
wire   [3:0] select_ln117_1627_fu_849_p3;
wire   [0:0] or_ln117_1518_fu_856_p2;
wire   [3:0] select_ln117_1628_fu_861_p3;
wire   [0:0] and_ln102_1879_fu_839_p2;
wire   [3:0] select_ln117_1629_fu_868_p3;
wire   [0:0] or_ln117_1519_fu_876_p2;
wire   [3:0] select_ln117_1630_fu_881_p3;
wire   [3:0] select_ln117_1631_fu_893_p3;
wire   [0:0] xor_ln104_804_fu_921_p2;
wire   [0:0] xor_ln104_808_fu_931_p2;
wire   [0:0] and_ln102_1880_fu_946_p2;
wire   [0:0] xor_ln104_809_fu_936_p2;
wire   [0:0] and_ln102_1883_fu_960_p2;
wire   [0:0] and_ln102_1881_fu_951_p2;
wire   [0:0] or_ln117_1521_fu_970_p2;
wire   [3:0] select_ln117_1633_fu_975_p3;
wire   [0:0] and_ln102_1882_fu_956_p2;
wire   [4:0] zext_ln117_182_fu_982_p1;
wire   [0:0] or_ln117_1523_fu_986_p2;
wire   [4:0] select_ln117_1634_fu_991_p3;
wire   [0:0] or_ln117_1524_fu_998_p2;
wire   [0:0] and_ln102_1884_fu_965_p2;
wire   [4:0] select_ln117_1635_fu_1002_p3;
wire   [0:0] or_ln117_1525_fu_1010_p2;
wire   [4:0] select_ln117_1636_fu_1016_p3;
wire   [4:0] select_ln117_1637_fu_1024_p3;
wire   [0:0] xor_ln104_810_fu_1044_p2;
wire   [0:0] and_ln102_1886_fu_1057_p2;
wire   [0:0] and_ln102_1870_fu_1049_p2;
wire   [0:0] and_ln102_1885_fu_1053_p2;
wire   [0:0] or_ln117_1527_fu_1072_p2;
wire   [0:0] and_ln102_1887_fu_1062_p2;
wire   [4:0] select_ln117_1639_fu_1077_p3;
wire   [0:0] or_ln117_1529_fu_1084_p2;
wire   [4:0] select_ln117_1640_fu_1089_p3;
wire   [0:0] or_ln117_1530_fu_1096_p2;
wire   [0:0] and_ln102_1888_fu_1067_p2;
wire   [4:0] select_ln117_1641_fu_1100_p3;
wire   [0:0] or_ln117_1531_fu_1108_p2;
wire   [4:0] select_ln117_1642_fu_1114_p3;
wire   [4:0] select_ln117_1643_fu_1128_p3;
wire   [0:0] xor_ln104_811_fu_1144_p2;
wire   [0:0] and_ln102_1889_fu_1149_p2;
wire   [0:0] and_ln102_1890_fu_1154_p2;
wire   [0:0] or_ln117_1533_fu_1159_p2;
wire   [11:0] agg_result_fu_1171_p57;
wire   [4:0] agg_result_fu_1171_p58;
wire   [11:0] agg_result_fu_1171_p59;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
wire   [4:0] agg_result_fu_1171_p1;
wire   [4:0] agg_result_fu_1171_p3;
wire   [4:0] agg_result_fu_1171_p5;
wire   [4:0] agg_result_fu_1171_p7;
wire   [4:0] agg_result_fu_1171_p9;
wire   [4:0] agg_result_fu_1171_p11;
wire   [4:0] agg_result_fu_1171_p13;
wire   [4:0] agg_result_fu_1171_p15;
wire   [4:0] agg_result_fu_1171_p17;
wire   [4:0] agg_result_fu_1171_p19;
wire   [4:0] agg_result_fu_1171_p21;
wire   [4:0] agg_result_fu_1171_p23;
wire   [4:0] agg_result_fu_1171_p25;
wire   [4:0] agg_result_fu_1171_p27;
wire   [4:0] agg_result_fu_1171_p29;
wire   [4:0] agg_result_fu_1171_p31;
wire  signed [4:0] agg_result_fu_1171_p33;
wire  signed [4:0] agg_result_fu_1171_p35;
wire  signed [4:0] agg_result_fu_1171_p37;
wire  signed [4:0] agg_result_fu_1171_p39;
wire  signed [4:0] agg_result_fu_1171_p41;
wire  signed [4:0] agg_result_fu_1171_p43;
wire  signed [4:0] agg_result_fu_1171_p45;
wire  signed [4:0] agg_result_fu_1171_p47;
wire  signed [4:0] agg_result_fu_1171_p49;
wire  signed [4:0] agg_result_fu_1171_p51;
wire  signed [4:0] agg_result_fu_1171_p53;
wire  signed [4:0] agg_result_fu_1171_p55;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_57_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_57_5_12_1_1_x_U2429(
    .din0(12'd462),
    .din1(12'd248),
    .din2(12'd4092),
    .din3(12'd4023),
    .din4(12'd3674),
    .din5(12'd281),
    .din6(12'd1255),
    .din7(12'd225),
    .din8(12'd4088),
    .din9(12'd264),
    .din10(12'd3627),
    .din11(12'd252),
    .din12(12'd523),
    .din13(12'd93),
    .din14(12'd333),
    .din15(12'd1566),
    .din16(12'd62),
    .din17(12'd3822),
    .din18(12'd355),
    .din19(12'd25),
    .din20(12'd822),
    .din21(12'd4024),
    .din22(12'd3911),
    .din23(12'd77),
    .din24(12'd1437),
    .din25(12'd3942),
    .din26(12'd768),
    .din27(12'd112),
    .def(agg_result_fu_1171_p57),
    .sel(agg_result_fu_1171_p58),
    .dout(agg_result_fu_1171_p59)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1860_reg_1503 <= and_ln102_1860_fu_665_p2;
        and_ln102_1861_reg_1463 <= and_ln102_1861_fu_587_p2;
        and_ln102_1862_reg_1475 <= and_ln102_1862_fu_601_p2;
        and_ln102_1862_reg_1475_pp0_iter2_reg <= and_ln102_1862_reg_1475;
        and_ln102_1863_reg_1515 <= and_ln102_1863_fu_679_p2;
        and_ln102_1863_reg_1515_pp0_iter3_reg <= and_ln102_1863_reg_1515;
        and_ln102_1864_reg_1574 <= and_ln102_1864_fu_917_p2;
        and_ln102_1865_reg_1480 <= and_ln102_1865_fu_615_p2;
        and_ln102_1868_reg_1543 <= and_ln102_1868_fu_815_p2;
        and_ln102_1869_reg_1586 <= and_ln102_1869_fu_941_p2;
        and_ln102_reg_1444 <= and_ln102_fu_564_p2;
        and_ln102_reg_1444_pp0_iter1_reg <= and_ln102_reg_1444;
        and_ln104_315_reg_1509 <= and_ln104_315_fu_674_p2;
        and_ln104_315_reg_1509_pp0_iter3_reg <= and_ln104_315_reg_1509;
        and_ln104_316_reg_1469 <= and_ln104_316_fu_596_p2;
        and_ln104_316_reg_1469_pp0_iter2_reg <= and_ln104_316_reg_1469;
        and_ln104_318_reg_1538 <= and_ln104_318_fu_801_p2;
        and_ln104_319_reg_1580 <= and_ln104_319_fu_926_p2;
        and_ln104_319_reg_1580_pp0_iter5_reg <= and_ln104_319_reg_1580;
        and_ln104_reg_1451 <= and_ln104_fu_576_p2;
        icmp_ln86_1672_reg_1301 <= icmp_ln86_1672_fu_398_p2;
        icmp_ln86_1673_reg_1306 <= icmp_ln86_1673_fu_404_p2;
        icmp_ln86_1673_reg_1306_pp0_iter1_reg <= icmp_ln86_1673_reg_1306;
        icmp_ln86_1674_reg_1312 <= icmp_ln86_1674_fu_410_p2;
        icmp_ln86_1675_reg_1318 <= icmp_ln86_1675_fu_416_p2;
        icmp_ln86_1676_reg_1325 <= icmp_ln86_1676_fu_422_p2;
        icmp_ln86_1676_reg_1325_pp0_iter1_reg <= icmp_ln86_1676_reg_1325;
        icmp_ln86_1676_reg_1325_pp0_iter2_reg <= icmp_ln86_1676_reg_1325_pp0_iter1_reg;
        icmp_ln86_1677_reg_1331 <= icmp_ln86_1677_fu_428_p2;
        icmp_ln86_1677_reg_1331_pp0_iter1_reg <= icmp_ln86_1677_reg_1331;
        icmp_ln86_1677_reg_1331_pp0_iter2_reg <= icmp_ln86_1677_reg_1331_pp0_iter1_reg;
        icmp_ln86_1677_reg_1331_pp0_iter3_reg <= icmp_ln86_1677_reg_1331_pp0_iter2_reg;
        icmp_ln86_1678_reg_1337 <= icmp_ln86_1678_fu_434_p2;
        icmp_ln86_1678_reg_1337_pp0_iter1_reg <= icmp_ln86_1678_reg_1337;
        icmp_ln86_1679_reg_1343 <= icmp_ln86_1679_fu_440_p2;
        icmp_ln86_1679_reg_1343_pp0_iter1_reg <= icmp_ln86_1679_reg_1343;
        icmp_ln86_1679_reg_1343_pp0_iter2_reg <= icmp_ln86_1679_reg_1343_pp0_iter1_reg;
        icmp_ln86_1680_reg_1349 <= icmp_ln86_1680_fu_446_p2;
        icmp_ln86_1680_reg_1349_pp0_iter1_reg <= icmp_ln86_1680_reg_1349;
        icmp_ln86_1680_reg_1349_pp0_iter2_reg <= icmp_ln86_1680_reg_1349_pp0_iter1_reg;
        icmp_ln86_1681_reg_1355 <= icmp_ln86_1681_fu_452_p2;
        icmp_ln86_1681_reg_1355_pp0_iter1_reg <= icmp_ln86_1681_reg_1355;
        icmp_ln86_1681_reg_1355_pp0_iter2_reg <= icmp_ln86_1681_reg_1355_pp0_iter1_reg;
        icmp_ln86_1681_reg_1355_pp0_iter3_reg <= icmp_ln86_1681_reg_1355_pp0_iter2_reg;
        icmp_ln86_1682_reg_1361 <= icmp_ln86_1682_fu_458_p2;
        icmp_ln86_1682_reg_1361_pp0_iter1_reg <= icmp_ln86_1682_reg_1361;
        icmp_ln86_1682_reg_1361_pp0_iter2_reg <= icmp_ln86_1682_reg_1361_pp0_iter1_reg;
        icmp_ln86_1682_reg_1361_pp0_iter3_reg <= icmp_ln86_1682_reg_1361_pp0_iter2_reg;
        icmp_ln86_1683_reg_1367 <= icmp_ln86_1683_fu_464_p2;
        icmp_ln86_1683_reg_1367_pp0_iter1_reg <= icmp_ln86_1683_reg_1367;
        icmp_ln86_1683_reg_1367_pp0_iter2_reg <= icmp_ln86_1683_reg_1367_pp0_iter1_reg;
        icmp_ln86_1683_reg_1367_pp0_iter3_reg <= icmp_ln86_1683_reg_1367_pp0_iter2_reg;
        icmp_ln86_1683_reg_1367_pp0_iter4_reg <= icmp_ln86_1683_reg_1367_pp0_iter3_reg;
        icmp_ln86_1684_reg_1373 <= icmp_ln86_1684_fu_470_p2;
        icmp_ln86_1684_reg_1373_pp0_iter1_reg <= icmp_ln86_1684_reg_1373;
        icmp_ln86_1684_reg_1373_pp0_iter2_reg <= icmp_ln86_1684_reg_1373_pp0_iter1_reg;
        icmp_ln86_1684_reg_1373_pp0_iter3_reg <= icmp_ln86_1684_reg_1373_pp0_iter2_reg;
        icmp_ln86_1684_reg_1373_pp0_iter4_reg <= icmp_ln86_1684_reg_1373_pp0_iter3_reg;
        icmp_ln86_1684_reg_1373_pp0_iter5_reg <= icmp_ln86_1684_reg_1373_pp0_iter4_reg;
        icmp_ln86_1685_reg_1379 <= icmp_ln86_1685_fu_476_p2;
        icmp_ln86_1685_reg_1379_pp0_iter1_reg <= icmp_ln86_1685_reg_1379;
        icmp_ln86_1686_reg_1384 <= icmp_ln86_1686_fu_482_p2;
        icmp_ln86_1686_reg_1384_pp0_iter1_reg <= icmp_ln86_1686_reg_1384;
        icmp_ln86_1687_reg_1389 <= icmp_ln86_1687_fu_488_p2;
        icmp_ln86_1687_reg_1389_pp0_iter1_reg <= icmp_ln86_1687_reg_1389;
        icmp_ln86_1688_reg_1394 <= icmp_ln86_1688_fu_494_p2;
        icmp_ln86_1688_reg_1394_pp0_iter1_reg <= icmp_ln86_1688_reg_1394;
        icmp_ln86_1688_reg_1394_pp0_iter2_reg <= icmp_ln86_1688_reg_1394_pp0_iter1_reg;
        icmp_ln86_1689_reg_1399 <= icmp_ln86_1689_fu_500_p2;
        icmp_ln86_1689_reg_1399_pp0_iter1_reg <= icmp_ln86_1689_reg_1399;
        icmp_ln86_1689_reg_1399_pp0_iter2_reg <= icmp_ln86_1689_reg_1399_pp0_iter1_reg;
        icmp_ln86_1690_reg_1404 <= icmp_ln86_1690_fu_516_p2;
        icmp_ln86_1690_reg_1404_pp0_iter1_reg <= icmp_ln86_1690_reg_1404;
        icmp_ln86_1690_reg_1404_pp0_iter2_reg <= icmp_ln86_1690_reg_1404_pp0_iter1_reg;
        icmp_ln86_1691_reg_1409 <= icmp_ln86_1691_fu_522_p2;
        icmp_ln86_1691_reg_1409_pp0_iter1_reg <= icmp_ln86_1691_reg_1409;
        icmp_ln86_1691_reg_1409_pp0_iter2_reg <= icmp_ln86_1691_reg_1409_pp0_iter1_reg;
        icmp_ln86_1691_reg_1409_pp0_iter3_reg <= icmp_ln86_1691_reg_1409_pp0_iter2_reg;
        icmp_ln86_1692_reg_1414 <= icmp_ln86_1692_fu_528_p2;
        icmp_ln86_1692_reg_1414_pp0_iter1_reg <= icmp_ln86_1692_reg_1414;
        icmp_ln86_1692_reg_1414_pp0_iter2_reg <= icmp_ln86_1692_reg_1414_pp0_iter1_reg;
        icmp_ln86_1692_reg_1414_pp0_iter3_reg <= icmp_ln86_1692_reg_1414_pp0_iter2_reg;
        icmp_ln86_1693_reg_1419 <= icmp_ln86_1693_fu_534_p2;
        icmp_ln86_1693_reg_1419_pp0_iter1_reg <= icmp_ln86_1693_reg_1419;
        icmp_ln86_1693_reg_1419_pp0_iter2_reg <= icmp_ln86_1693_reg_1419_pp0_iter1_reg;
        icmp_ln86_1693_reg_1419_pp0_iter3_reg <= icmp_ln86_1693_reg_1419_pp0_iter2_reg;
        icmp_ln86_1694_reg_1424 <= icmp_ln86_1694_fu_540_p2;
        icmp_ln86_1694_reg_1424_pp0_iter1_reg <= icmp_ln86_1694_reg_1424;
        icmp_ln86_1694_reg_1424_pp0_iter2_reg <= icmp_ln86_1694_reg_1424_pp0_iter1_reg;
        icmp_ln86_1694_reg_1424_pp0_iter3_reg <= icmp_ln86_1694_reg_1424_pp0_iter2_reg;
        icmp_ln86_1694_reg_1424_pp0_iter4_reg <= icmp_ln86_1694_reg_1424_pp0_iter3_reg;
        icmp_ln86_1695_reg_1429 <= icmp_ln86_1695_fu_546_p2;
        icmp_ln86_1695_reg_1429_pp0_iter1_reg <= icmp_ln86_1695_reg_1429;
        icmp_ln86_1695_reg_1429_pp0_iter2_reg <= icmp_ln86_1695_reg_1429_pp0_iter1_reg;
        icmp_ln86_1695_reg_1429_pp0_iter3_reg <= icmp_ln86_1695_reg_1429_pp0_iter2_reg;
        icmp_ln86_1695_reg_1429_pp0_iter4_reg <= icmp_ln86_1695_reg_1429_pp0_iter3_reg;
        icmp_ln86_1696_reg_1434 <= icmp_ln86_1696_fu_552_p2;
        icmp_ln86_1696_reg_1434_pp0_iter1_reg <= icmp_ln86_1696_reg_1434;
        icmp_ln86_1696_reg_1434_pp0_iter2_reg <= icmp_ln86_1696_reg_1434_pp0_iter1_reg;
        icmp_ln86_1696_reg_1434_pp0_iter3_reg <= icmp_ln86_1696_reg_1434_pp0_iter2_reg;
        icmp_ln86_1696_reg_1434_pp0_iter4_reg <= icmp_ln86_1696_reg_1434_pp0_iter3_reg;
        icmp_ln86_1697_reg_1439 <= icmp_ln86_1697_fu_558_p2;
        icmp_ln86_1697_reg_1439_pp0_iter1_reg <= icmp_ln86_1697_reg_1439;
        icmp_ln86_1697_reg_1439_pp0_iter2_reg <= icmp_ln86_1697_reg_1439_pp0_iter1_reg;
        icmp_ln86_1697_reg_1439_pp0_iter3_reg <= icmp_ln86_1697_reg_1439_pp0_iter2_reg;
        icmp_ln86_1697_reg_1439_pp0_iter4_reg <= icmp_ln86_1697_reg_1439_pp0_iter3_reg;
        icmp_ln86_1697_reg_1439_pp0_iter5_reg <= icmp_ln86_1697_reg_1439_pp0_iter4_reg;
        icmp_ln86_reg_1291 <= icmp_ln86_fu_392_p2;
        icmp_ln86_reg_1291_pp0_iter1_reg <= icmp_ln86_reg_1291;
        icmp_ln86_reg_1291_pp0_iter2_reg <= icmp_ln86_reg_1291_pp0_iter1_reg;
        or_ln117_1511_reg_1497 <= or_ln117_1511_fu_659_p2;
        or_ln117_1515_reg_1522 <= or_ln117_1515_fu_766_p2;
        or_ln117_1517_reg_1532 <= or_ln117_1517_fu_792_p2;
        or_ln117_1520_reg_1549 <= or_ln117_1520_fu_888_p2;
        or_ln117_1522_reg_1559 <= or_ln117_1522_fu_909_p2;
        or_ln117_1526_reg_1566 <= or_ln117_1526_fu_913_p2;
        or_ln117_1526_reg_1566_pp0_iter4_reg <= or_ln117_1526_reg_1566;
        or_ln117_1528_reg_1596 <= or_ln117_1528_fu_1039_p2;
        or_ln117_1532_reg_1602 <= or_ln117_1532_fu_1122_p2;
        or_ln117_reg_1485 <= or_ln117_fu_631_p2;
        select_ln117_1626_reg_1527 <= select_ln117_1626_fu_784_p3;
        select_ln117_1632_reg_1554 <= select_ln117_1632_fu_901_p3;
        select_ln117_1638_reg_1591 <= select_ln117_1638_fu_1032_p3;
        select_ln117_1644_reg_1607 <= select_ln117_1644_fu_1136_p3;
        select_ln117_reg_1492 <= select_ln117_fu_651_p3;
        xor_ln104_reg_1457 <= xor_ln104_fu_582_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1171_p57 = 'bx;

assign agg_result_fu_1171_p58 = ((or_ln117_1533_fu_1159_p2[0:0] == 1'b1) ? select_ln117_1644_reg_1607 : 5'd27);

assign and_ln102_1860_fu_665_p2 = (xor_ln104_reg_1457 & icmp_ln86_1673_reg_1306_pp0_iter1_reg);

assign and_ln102_1861_fu_587_p2 = (icmp_ln86_1674_reg_1312 & and_ln102_reg_1444);

assign and_ln102_1862_fu_601_p2 = (icmp_ln86_1675_reg_1318 & and_ln104_reg_1451);

assign and_ln102_1863_fu_679_p2 = (icmp_ln86_1676_reg_1325_pp0_iter1_reg & and_ln102_1860_fu_665_p2);

assign and_ln102_1864_fu_917_p2 = (icmp_ln86_1677_reg_1331_pp0_iter3_reg & and_ln104_315_reg_1509_pp0_iter3_reg);

assign and_ln102_1865_fu_615_p2 = (icmp_ln86_1678_reg_1337 & and_ln102_1861_fu_587_p2);

assign and_ln102_1866_fu_689_p2 = (icmp_ln86_1679_reg_1343_pp0_iter1_reg & and_ln104_316_reg_1469);

assign and_ln102_1867_fu_811_p2 = (icmp_ln86_1681_reg_1355_pp0_iter2_reg & and_ln102_1863_reg_1515);

assign and_ln102_1868_fu_815_p2 = (icmp_ln86_1682_reg_1361_pp0_iter2_reg & and_ln104_318_fu_801_p2);

assign and_ln102_1869_fu_941_p2 = (icmp_ln86_1683_reg_1367_pp0_iter3_reg & and_ln102_1864_fu_917_p2);

assign and_ln102_1870_fu_1049_p2 = (icmp_ln86_1684_reg_1373_pp0_iter4_reg & and_ln104_319_reg_1580);

assign and_ln102_1871_fu_693_p2 = (icmp_ln86_1685_reg_1379_pp0_iter1_reg & and_ln102_1865_reg_1480);

assign and_ln102_1872_fu_697_p2 = (xor_ln104_805_fu_684_p2 & icmp_ln86_1686_reg_1384_pp0_iter1_reg);

assign and_ln102_1873_fu_702_p2 = (and_ln102_1872_fu_697_p2 & and_ln102_1861_reg_1463);

assign and_ln102_1874_fu_707_p2 = (icmp_ln86_1687_reg_1389_pp0_iter1_reg & and_ln102_1866_fu_689_p2);

assign and_ln102_1875_fu_820_p2 = (xor_ln104_806_fu_806_p2 & icmp_ln86_1688_reg_1394_pp0_iter2_reg);

assign and_ln102_1876_fu_825_p2 = (and_ln104_316_reg_1469_pp0_iter2_reg & and_ln102_1875_fu_820_p2);

assign and_ln102_1877_fu_830_p2 = (icmp_ln86_1689_reg_1399_pp0_iter2_reg & and_ln102_1862_reg_1475_pp0_iter2_reg);

assign and_ln102_1878_fu_834_p2 = (icmp_ln86_1680_reg_1349_pp0_iter2_reg & and_ln102_1877_fu_830_p2);

assign and_ln102_1879_fu_839_p2 = (icmp_ln86_1690_reg_1404_pp0_iter2_reg & and_ln102_1867_fu_811_p2);

assign and_ln102_1880_fu_946_p2 = (xor_ln104_808_fu_931_p2 & icmp_ln86_1691_reg_1409_pp0_iter3_reg);

assign and_ln102_1881_fu_951_p2 = (and_ln102_1880_fu_946_p2 & and_ln102_1863_reg_1515_pp0_iter3_reg);

assign and_ln102_1882_fu_956_p2 = (icmp_ln86_1692_reg_1414_pp0_iter3_reg & and_ln102_1868_reg_1543);

assign and_ln102_1883_fu_960_p2 = (xor_ln104_809_fu_936_p2 & icmp_ln86_1693_reg_1419_pp0_iter3_reg);

assign and_ln102_1884_fu_965_p2 = (and_ln104_318_reg_1538 & and_ln102_1883_fu_960_p2);

assign and_ln102_1885_fu_1053_p2 = (icmp_ln86_1694_reg_1424_pp0_iter4_reg & and_ln102_1869_reg_1586);

assign and_ln102_1886_fu_1057_p2 = (xor_ln104_810_fu_1044_p2 & icmp_ln86_1695_reg_1429_pp0_iter4_reg);

assign and_ln102_1887_fu_1062_p2 = (and_ln102_1886_fu_1057_p2 & and_ln102_1864_reg_1574);

assign and_ln102_1888_fu_1067_p2 = (icmp_ln86_1696_reg_1434_pp0_iter4_reg & and_ln102_1870_fu_1049_p2);

assign and_ln102_1889_fu_1149_p2 = (xor_ln104_811_fu_1144_p2 & icmp_ln86_1697_reg_1439_pp0_iter5_reg);

assign and_ln102_1890_fu_1154_p2 = (and_ln104_319_reg_1580_pp0_iter5_reg & and_ln102_1889_fu_1149_p2);

assign and_ln102_fu_564_p2 = (icmp_ln86_fu_392_p2 & icmp_ln86_1672_fu_398_p2);

assign and_ln104_315_fu_674_p2 = (xor_ln104_reg_1457 & xor_ln104_800_fu_669_p2);

assign and_ln104_316_fu_596_p2 = (xor_ln104_801_fu_591_p2 & and_ln102_reg_1444);

assign and_ln104_317_fu_610_p2 = (xor_ln104_802_fu_605_p2 & and_ln104_reg_1451);

assign and_ln104_318_fu_801_p2 = (xor_ln104_803_fu_796_p2 & and_ln102_1860_reg_1503);

assign and_ln104_319_fu_926_p2 = (xor_ln104_804_fu_921_p2 & and_ln104_315_reg_1509_pp0_iter3_reg);

assign and_ln104_320_fu_625_p2 = (xor_ln104_807_fu_620_p2 & and_ln102_1862_fu_601_p2);

assign and_ln104_fu_576_p2 = (xor_ln104_799_fu_570_p2 & icmp_ln86_fu_392_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1171_p59;

assign icmp_ln86_1672_fu_398_p2 = (($signed(p_read5_int_reg) < $signed(18'd10908)) ? 1'b1 : 1'b0);

assign icmp_ln86_1673_fu_404_p2 = (($signed(p_read14_int_reg) < $signed(18'd768)) ? 1'b1 : 1'b0);

assign icmp_ln86_1674_fu_410_p2 = (($signed(p_read4_int_reg) < $signed(18'd81900)) ? 1'b1 : 1'b0);

assign icmp_ln86_1675_fu_416_p2 = (($signed(p_read9_int_reg) < $signed(18'd993)) ? 1'b1 : 1'b0);

assign icmp_ln86_1676_fu_422_p2 = (($signed(p_read7_int_reg) < $signed(18'd1139)) ? 1'b1 : 1'b0);

assign icmp_ln86_1677_fu_428_p2 = (($signed(p_read2_int_reg) < $signed(18'd279)) ? 1'b1 : 1'b0);

assign icmp_ln86_1678_fu_434_p2 = (($signed(p_read4_int_reg) < $signed(18'd80964)) ? 1'b1 : 1'b0);

assign icmp_ln86_1679_fu_440_p2 = (($signed(p_read20_int_reg) < $signed(18'd86863)) ? 1'b1 : 1'b0);

assign icmp_ln86_1680_fu_446_p2 = (($signed(p_read12_int_reg) < $signed(18'd137)) ? 1'b1 : 1'b0);

assign icmp_ln86_1681_fu_452_p2 = (($signed(p_read9_int_reg) < $signed(18'd561)) ? 1'b1 : 1'b0);

assign icmp_ln86_1682_fu_458_p2 = (($signed(p_read11_int_reg) < $signed(18'd24)) ? 1'b1 : 1'b0);

assign icmp_ln86_1683_fu_464_p2 = (($signed(p_read7_int_reg) < $signed(18'd610)) ? 1'b1 : 1'b0);

assign icmp_ln86_1684_fu_470_p2 = (($signed(p_read8_int_reg) < $signed(18'd734)) ? 1'b1 : 1'b0);

assign icmp_ln86_1685_fu_476_p2 = (($signed(p_read13_int_reg) < $signed(18'd13550)) ? 1'b1 : 1'b0);

assign icmp_ln86_1686_fu_482_p2 = (($signed(p_read3_int_reg) < $signed(18'd98544)) ? 1'b1 : 1'b0);

assign icmp_ln86_1687_fu_488_p2 = (($signed(p_read16_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1688_fu_494_p2 = (($signed(p_read21_int_reg) < $signed(18'd146)) ? 1'b1 : 1'b0);

assign icmp_ln86_1689_fu_500_p2 = (($signed(p_read19_int_reg) < $signed(18'd211706)) ? 1'b1 : 1'b0);

assign icmp_ln86_1690_fu_516_p2 = (($signed(tmp_fu_506_p4) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1691_fu_522_p2 = (($signed(p_read18_int_reg) < $signed(18'd399)) ? 1'b1 : 1'b0);

assign icmp_ln86_1692_fu_528_p2 = (($signed(p_read22_int_reg) < $signed(18'd49665)) ? 1'b1 : 1'b0);

assign icmp_ln86_1693_fu_534_p2 = (($signed(p_read17_int_reg) < $signed(18'd412)) ? 1'b1 : 1'b0);

assign icmp_ln86_1694_fu_540_p2 = (($signed(p_read15_int_reg) < $signed(18'd438)) ? 1'b1 : 1'b0);

assign icmp_ln86_1695_fu_546_p2 = (($signed(p_read1_int_reg) < $signed(18'd70530)) ? 1'b1 : 1'b0);

assign icmp_ln86_1696_fu_552_p2 = (($signed(p_read10_int_reg) < $signed(18'd258418)) ? 1'b1 : 1'b0);

assign icmp_ln86_1697_fu_558_p2 = (($signed(p_read2_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_392_p2 = (($signed(p_read6_int_reg) < $signed(18'd1854)) ? 1'b1 : 1'b0);

assign or_ln117_1508_fu_637_p2 = (xor_ln104_fu_582_p2 | icmp_ln86_1672_reg_1301);

assign or_ln117_1509_fu_642_p2 = (or_ln117_1508_fu_637_p2 | icmp_ln86_1675_reg_1318);

assign or_ln117_1510_fu_712_p2 = (or_ln117_reg_1485 | and_ln102_1871_fu_693_p2);

assign or_ln117_1511_fu_659_p2 = (or_ln117_fu_631_p2 | and_ln102_1865_fu_615_p2);

assign or_ln117_1512_fu_728_p2 = (or_ln117_1511_reg_1497 | and_ln102_1873_fu_702_p2);

assign or_ln117_1513_fu_740_p2 = (or_ln117_reg_1485 | and_ln102_1861_reg_1463);

assign or_ln117_1514_fu_752_p2 = (or_ln117_1513_fu_740_p2 | and_ln102_1874_fu_707_p2);

assign or_ln117_1515_fu_766_p2 = (or_ln117_1513_fu_740_p2 | and_ln102_1866_fu_689_p2);

assign or_ln117_1516_fu_844_p2 = (or_ln117_1515_reg_1522 | and_ln102_1876_fu_825_p2);

assign or_ln117_1517_fu_792_p2 = (or_ln117_reg_1485 | and_ln102_reg_1444_pp0_iter1_reg);

assign or_ln117_1518_fu_856_p2 = (or_ln117_1517_reg_1532 | and_ln102_1878_fu_834_p2);

assign or_ln117_1519_fu_876_p2 = (icmp_ln86_reg_1291_pp0_iter2_reg | and_ln102_1879_fu_839_p2);

assign or_ln117_1520_fu_888_p2 = (icmp_ln86_reg_1291_pp0_iter2_reg | and_ln102_1867_fu_811_p2);

assign or_ln117_1521_fu_970_p2 = (or_ln117_1520_reg_1549 | and_ln102_1881_fu_951_p2);

assign or_ln117_1522_fu_909_p2 = (icmp_ln86_reg_1291_pp0_iter2_reg | and_ln102_1863_reg_1515);

assign or_ln117_1523_fu_986_p2 = (or_ln117_1522_reg_1559 | and_ln102_1882_fu_956_p2);

assign or_ln117_1524_fu_998_p2 = (or_ln117_1522_reg_1559 | and_ln102_1868_reg_1543);

assign or_ln117_1525_fu_1010_p2 = (or_ln117_1524_fu_998_p2 | and_ln102_1884_fu_965_p2);

assign or_ln117_1526_fu_913_p2 = (icmp_ln86_reg_1291_pp0_iter2_reg | and_ln102_1860_reg_1503);

assign or_ln117_1527_fu_1072_p2 = (or_ln117_1526_reg_1566_pp0_iter4_reg | and_ln102_1885_fu_1053_p2);

assign or_ln117_1528_fu_1039_p2 = (or_ln117_1526_reg_1566 | and_ln102_1869_fu_941_p2);

assign or_ln117_1529_fu_1084_p2 = (or_ln117_1528_reg_1596 | and_ln102_1887_fu_1062_p2);

assign or_ln117_1530_fu_1096_p2 = (or_ln117_1526_reg_1566_pp0_iter4_reg | and_ln102_1864_reg_1574);

assign or_ln117_1531_fu_1108_p2 = (or_ln117_1530_fu_1096_p2 | and_ln102_1888_fu_1067_p2);

assign or_ln117_1532_fu_1122_p2 = (or_ln117_1530_fu_1096_p2 | and_ln102_1870_fu_1049_p2);

assign or_ln117_1533_fu_1159_p2 = (or_ln117_1532_reg_1602 | and_ln102_1890_fu_1154_p2);

assign or_ln117_fu_631_p2 = (and_ln104_320_fu_625_p2 | and_ln104_317_fu_610_p2);

assign select_ln117_1621_fu_717_p3 = ((or_ln117_1510_fu_712_p2[0:0] == 1'b1) ? select_ln117_reg_1492 : 2'd3);

assign select_ln117_1622_fu_733_p3 = ((or_ln117_1511_reg_1497[0:0] == 1'b1) ? zext_ln117_180_fu_724_p1 : 3'd4);

assign select_ln117_1623_fu_744_p3 = ((or_ln117_1512_fu_728_p2[0:0] == 1'b1) ? select_ln117_1622_fu_733_p3 : 3'd5);

assign select_ln117_1624_fu_758_p3 = ((or_ln117_1513_fu_740_p2[0:0] == 1'b1) ? select_ln117_1623_fu_744_p3 : 3'd6);

assign select_ln117_1625_fu_772_p3 = ((or_ln117_1514_fu_752_p2[0:0] == 1'b1) ? select_ln117_1624_fu_758_p3 : 3'd7);

assign select_ln117_1626_fu_784_p3 = ((or_ln117_1515_fu_766_p2[0:0] == 1'b1) ? zext_ln117_181_fu_780_p1 : 4'd8);

assign select_ln117_1627_fu_849_p3 = ((or_ln117_1516_fu_844_p2[0:0] == 1'b1) ? select_ln117_1626_reg_1527 : 4'd9);

assign select_ln117_1628_fu_861_p3 = ((or_ln117_1517_reg_1532[0:0] == 1'b1) ? select_ln117_1627_fu_849_p3 : 4'd10);

assign select_ln117_1629_fu_868_p3 = ((or_ln117_1518_fu_856_p2[0:0] == 1'b1) ? select_ln117_1628_fu_861_p3 : 4'd11);

assign select_ln117_1630_fu_881_p3 = ((icmp_ln86_reg_1291_pp0_iter2_reg[0:0] == 1'b1) ? select_ln117_1629_fu_868_p3 : 4'd12);

assign select_ln117_1631_fu_893_p3 = ((or_ln117_1519_fu_876_p2[0:0] == 1'b1) ? select_ln117_1630_fu_881_p3 : 4'd13);

assign select_ln117_1632_fu_901_p3 = ((or_ln117_1520_fu_888_p2[0:0] == 1'b1) ? select_ln117_1631_fu_893_p3 : 4'd14);

assign select_ln117_1633_fu_975_p3 = ((or_ln117_1521_fu_970_p2[0:0] == 1'b1) ? select_ln117_1632_reg_1554 : 4'd15);

assign select_ln117_1634_fu_991_p3 = ((or_ln117_1522_reg_1559[0:0] == 1'b1) ? zext_ln117_182_fu_982_p1 : 5'd16);

assign select_ln117_1635_fu_1002_p3 = ((or_ln117_1523_fu_986_p2[0:0] == 1'b1) ? select_ln117_1634_fu_991_p3 : 5'd17);

assign select_ln117_1636_fu_1016_p3 = ((or_ln117_1524_fu_998_p2[0:0] == 1'b1) ? select_ln117_1635_fu_1002_p3 : 5'd18);

assign select_ln117_1637_fu_1024_p3 = ((or_ln117_1525_fu_1010_p2[0:0] == 1'b1) ? select_ln117_1636_fu_1016_p3 : 5'd19);

assign select_ln117_1638_fu_1032_p3 = ((or_ln117_1526_reg_1566[0:0] == 1'b1) ? select_ln117_1637_fu_1024_p3 : 5'd20);

assign select_ln117_1639_fu_1077_p3 = ((or_ln117_1527_fu_1072_p2[0:0] == 1'b1) ? select_ln117_1638_reg_1591 : 5'd21);

assign select_ln117_1640_fu_1089_p3 = ((or_ln117_1528_reg_1596[0:0] == 1'b1) ? select_ln117_1639_fu_1077_p3 : 5'd22);

assign select_ln117_1641_fu_1100_p3 = ((or_ln117_1529_fu_1084_p2[0:0] == 1'b1) ? select_ln117_1640_fu_1089_p3 : 5'd23);

assign select_ln117_1642_fu_1114_p3 = ((or_ln117_1530_fu_1096_p2[0:0] == 1'b1) ? select_ln117_1641_fu_1100_p3 : 5'd24);

assign select_ln117_1643_fu_1128_p3 = ((or_ln117_1531_fu_1108_p2[0:0] == 1'b1) ? select_ln117_1642_fu_1114_p3 : 5'd25);

assign select_ln117_1644_fu_1136_p3 = ((or_ln117_1532_fu_1122_p2[0:0] == 1'b1) ? select_ln117_1643_fu_1128_p3 : 5'd26);

assign select_ln117_fu_651_p3 = ((or_ln117_fu_631_p2[0:0] == 1'b1) ? zext_ln117_fu_647_p1 : 2'd2);

assign tmp_fu_506_p4 = {{p_read12_int_reg[17:7]}};

assign xor_ln104_799_fu_570_p2 = (icmp_ln86_1672_fu_398_p2 ^ 1'd1);

assign xor_ln104_800_fu_669_p2 = (icmp_ln86_1673_reg_1306_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_801_fu_591_p2 = (icmp_ln86_1674_reg_1312 ^ 1'd1);

assign xor_ln104_802_fu_605_p2 = (icmp_ln86_1675_reg_1318 ^ 1'd1);

assign xor_ln104_803_fu_796_p2 = (icmp_ln86_1676_reg_1325_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_804_fu_921_p2 = (icmp_ln86_1677_reg_1331_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_805_fu_684_p2 = (icmp_ln86_1678_reg_1337_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_806_fu_806_p2 = (icmp_ln86_1679_reg_1343_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_807_fu_620_p2 = (icmp_ln86_1680_reg_1349 ^ 1'd1);

assign xor_ln104_808_fu_931_p2 = (icmp_ln86_1681_reg_1355_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_809_fu_936_p2 = (icmp_ln86_1682_reg_1361_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_810_fu_1044_p2 = (icmp_ln86_1683_reg_1367_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_811_fu_1144_p2 = (icmp_ln86_1684_reg_1373_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_582_p2 = (icmp_ln86_reg_1291 ^ 1'd1);

assign zext_ln117_180_fu_724_p1 = select_ln117_1621_fu_717_p3;

assign zext_ln117_181_fu_780_p1 = select_ln117_1625_fu_772_p3;

assign zext_ln117_182_fu_982_p1 = select_ln117_1633_fu_975_p3;

assign zext_ln117_fu_647_p1 = or_ln117_1509_fu_642_p2;

endmodule //conifer_jettag_accelerator_decision_function_113
