`timescale 1ns / 1ps
//
// çº¿è·¯å‘½åæ–¹å¼??
//     1ï¼Œå‚è€ƒæ•°æ????è·¯å›¾ä¸­çš„å„æ¡çº¿è·¯å‘½åï¼ŒåŸºæœ¬ç›¸å?
//     2. rtnå³returnï¼ŒæŒ‡ä»£å™¨ä»¶è¿”å›ç»“æœï¼›muxçš„æ˜¯å¤šè·¯é€‰æ‹©??,å¦‚rtnMuxb32_1ï¼Œrtnæ˜¯å®ƒçš„è¾“å‡ºï¼Œbä»£è¡¨ä½æ•°,_1æ˜¯å®ƒçš„åºå·ï¼›
// R1_sharpæŒ‡R1#ï¼Œsharp??'#'çš„æ„æ€????
//     3. éƒ¨åˆ†å‘½åä¸å›¾ç¤ºä¸åŒï¼ŒRamDinï¼ŒRamDoutï¼ŒRomOutç­????ä½†å¯ä»¥ç›´æ¥çœ‹å‡ºå‘½åçš„æ˜¯å“ªæ¡çº¿è·?
//

//
// å¦‚ä½•æ–¹ä¾¿åœ°æ·»åŠ è‡ªå·±çš„å››æ¡æŒ‡ä»¤??
//     1.å­¦ä¹ è€å¸ˆç»™çš„æ–‡ä»¶ "æµæ°´çº¿è°ƒè¯•é«˜çº§æŠ€??.doc" ã€‚å°†ä½ æƒ³è¦çœ‹åˆ°çš„ä¿¡æ¯ï¼Œå¦‚è¿è¡Œçš„æŒ‡ä»¤é¡ºåºï¼Œ??16è¿›åˆ¶æ‰“å°å‡ºæ¥ï¼Œè¾“å‡ºæ–‡ä»¶å‘½åä¸ºlogisim.txt??
//     2.æ‰“å¼€ "logout.v" ä¸­çš„æ¨¡å—ï¼Œæ›´æ”¹æ¨¡å—ä¸­è¾“å‡ºçš????ï¼Œæ³¨æ„è¾“å‡ºæ ¼å¼???$fwrite()å‡½æ•°çš„æ ‡å‡†è¾“å‡ºæ ¼å¼ä¸Cè¯­è¨€ä¸­çš„printfç›¸åŒ??
//     3.è¾“å‡ºæ–‡ä»¶åœ¨{$project_dir}/(project_name).sim/sim_1/behav/xsim/data_out.txt??
//     4.å°†ç¾¤é‡Œæä¾›çš„è„šæœ¬æ–‡ä»¶å’Œä»¥ä¸Šä¸¤ä¸ªæ–‡ä»¶æ”¾æ‹·è´è‡³åŒ??ä¸ªæ–‡ä»¶å¤¹ä¸­ï¼ŒåŒå‡»è¿è¡Œè„šæœ¬æ–‡ä»¶ï¼Œå³å¯æ¯”å¯¹å‡ºæŒ‡ä»¤è¿è¡Œé¡ºåºçš„ä¸å????
//     5.data_out.txtä¸­å’Œlogisim.txtä¸­ä¸åŒçš„åœ°æ–¹åº”è¯¥æ˜¯data_out.txtä¸­çš„é”™è¯¯ï¼Œå³ä»¿çœŸé”™è¯¯ï¼Œä½†ä¹Ÿä¸æ’é™¤ä½ çš„logisimç”µè·¯å›¾æœ‰é—®é¢˜??
//     5.æ¬¢ä¹debug??
//

//module Top(rst,CLK,GO,mode,an,seg,totalCycle,JMPTimes,CJMPTimes,PCout,rtnAdder1,JMP,JR,RegDst,JAL,RegWrite,AluSrcB,RomOut);
 module pipelining(rst,ck,GO,mode,memaddr,an,seg);   
    input rst;
    input ck;
    wire CLK;
    input GO;
    input [1:0]mode;     //é€‰æ‹©æ˜¾ç¤ºä¿¡å·
    input [3:0] memaddr;
    output [7:0] an;  //
    output [7:0] seg; //
    wire [15:0] totalCycle;  //æ€»å‘¨æœŸæ•°
    wire [15:0] JMPTimes;    //æ— æ¡ä»¶è·³è½¬åˆ†æ”¯æ•°
    wire [15:0] CJMPTimes;   //æ¡ä»¶è·³è½¬åˆ†æ”¯??
    wire [31:0] rtnAdder1;
    wire EX_JR;
    wire EX_RegDst;
    wire EX_JAL;
    wire EX_RegWrite;
    wire EX_AluSrcB;
    wire [3:0] EX_AluOP;
    wire EX_MemWrite;
    wire EX_MemToReg;
    wire EX_Bne;
    wire EX_Beq;
    wire EX_SignedExt;
    wire EX_Syscall;
    wire EX_BLEZ;
    wire EX_LBU;
    wire EX_SRAV;
    wire EX_JMP;
    wire [31:0] EX_PC;
    wire EX_PCr;
    wire [4:0] EX_WSharp;
    wire [31:0]EX_IR;
    wire [31:0]EX_imm;
    wire [31:0]EX_Address;
    wire [4:0]EX_shamt;
    wire [31:0] rtnMuxb32_4;
    wire [31:0] rtnMuxb32_5;
    wire [31:0] rtnMuxb32_7;
    wire [4:0] W_Sharp;
    wire [31:0] RegfileDin;
    wire ID_rst;
    wire halt;
    wire Stop;
    wire WB_RegWrite;
    reg [9:0] RamAddr;
    localparam sys_2 = 5'h2;
    localparam sys_4 = 5'h4;
    localparam sys_hex2 = 32'h22;
    localparam signExt_2 = 5'h2;
    localparam sys_1f = 5'b11111;
    localparam load = 1'b1;
//    åŒç†ï¼Œä¸‹æ–¹çœ‹åˆ°çš„æ§åˆ¶å™¨è¾“å‡ºä¿¡å·ä¹Ÿåº”æ”¹æˆwireç±»å‹
    

// å…¨å±€æ€»çº¿
    wire Enable; // è¿è¡Œ/åœæœº æŒ‡ä»¤æŒ‡ç¤º

// å–æŒ‡é˜¶æ®µç›¸å…³æ€»çº¿
    wire [31:0] RomOut;
    wire [31:0] rtnMuxb32_1;
    wire [31:0] rtnMuxb32_2;
    wire [31:0]PCout;
    wire PC_En;
    wire LoadUse;
    wire IF_rst;
    wire JMP;
    wire branchSel;
    wire [31:0]ID_IR;
    wire [31:0] ID_PC4;
    wire [31:0] ID_PC;
    localparam pc_4 = 32'h4;
    assign PC_En = ~LoadUse & Enable; 
    assign rtnAdder1 = PCout + pc_4;
    assign IF_rst = EX_JMP | rst | branchSel;
    Register _register(
        .clk(CLK),.rst(rst),
        .en(PC_En),.indata(rtnMuxb32_2),
        .outdata(PCout)
    );
    rom _rom(
        .read_addr(PCout[11:2]),.data(RomOut)
    );
    IF_ID _ifid(
        .clk(CLK),.rst(IF_rst),.Enable(PC_En),.instru(RomOut),.pc4(rtnAdder1),
        .instru_out(ID_IR),.pc4_out(ID_PC4),.pc(PCout),.pc_out(ID_PC)
    );

    
//è¯‘ç é˜¶æ®µ
    wire JR;
    wire RegDst;
    wire JAL;
    wire RegWrite;
    wire AluSrcB;
    wire [3:0] AluOP;
    wire MemWrite;
    wire MemToReg;
    wire Bne;
    wire Beq;
    wire SignedExt;
    wire Syscall;
    wire BLEZ;
    wire LBU;
    wire SRAV;
    wire [31:0] ZeroExtRtn;
    wire [31:0] SignedExtRtn_1;
    wire [31:0] SignedExtRtn_2;
    wire [4:0] rtnMuxb5_1;
    wire [4:0] rtnMuxb5_2;
    wire [4:0] rtnMuxb5_3;
    wire [4:0] rtnMuxb5_4;
    wire [31:0] LeftShifter_1;
    wire [31:0]R1;
    wire [31:0]R2;
    wire [31:0]EX_R1;
    wire [31:0]EX_R2;
   
    assign ID_rst = IF_rst | LoadUse;
    assign halt = Stop & EX_Syscall;
    
    regfile _regfile(
        .R1_in(rtnMuxb5_1),.R2_in(rtnMuxb5_2),
        .W(W_Sharp),.Din(RegfileDin),
        .RegWrite(WB_RegWrite),.clk(CLK),
        .R1(R1),.R2(R2)
    );
    // RegfileDinï¼ŒW_Sharp åœ¨åé¢ç»™å‡?
    
    
    ID_EX _idex(
        .CLK(CLK),.Reset(ID_rst),.SRAV_in(SRAV),
        .SRAV_out(EX_SRAV),.BLEZ_in(BLEZ),.BLEZ_out(EX_BLEZ),.LBU_in(LBU),
        .LBU_out(EX_LBU),.JR_in(JR),.JR_out(EX_JR),.JMP_in(JMP),
        .JMP_out(EX_JMP),.BEQ_in(Beq),.BEQ_out(EX_Beq),.BNE_in(Bne),
        .BNE_out(EX_Bne),.MemToReg_in(MemToReg),.MemToReg_out(EX_MemToReg),.MemWrite_in(MemWrite),
        .MemWrite_out(EX_MemWrite),.AluOP_in(AluOP),.AluOP_out(EX_AluOP),.AluSrcB_in(AluSrcB),
        .AluSrcB_out(EX_AluSrcB),.RegWrite_in(RegWrite),.RegWrite_out(EX_RegWrite),.JAL_in(JAL),
        .JAL_out(EX_JAL),.RegDst_in(RegDst),.RegDst_out(EX_RegDst),.Syscall_in(Syscall),
        .Syscall_out(EX_Syscall),.R1_in(R1),.R1_out(EX_R1),.R2_in(R2),
        .R2_out(EX_R2),.PCr_in(ID_PC),.PCr_out(EX_PCr),.IR_in(ID_IR),
        .IR_out(EX_IR),.WSharp_in(rtnMuxb5_4),.WSharp_out(EX_WSharp),.PC_in(ID_PC4),
        .PC_out(EX_PC),.imm_in(rtnMuxb32_4),.imm_out(EX_imm),.Address_in(LeftShifter_1),
        .Address_out(EX_Address),.shamt_in(ID_IR[10:6]),.shamt_out(EX_shamt),.Enable(Enable)
    );
    
    main_control _mainControl(
        .op_code(ID_IR[31:26]),.func(ID_IR[5:0]),
        .alu_op(AluOP),.MemtoReg(MemToReg),
        .MemWrite(MemWrite),.ALU_SRC(AluSrcB),
        .RegWrite(RegWrite),.SYSCALL(Syscall),
        .SignedExt(SignedExt),.RegDst(RegDst),
        .BEQ(Beq),.BNE(Bne),.JR(JR),
        .JMP(JMP),.JAL(JAL),.LBU(LBU),
        .BLEZ(BLEZ),.SRAV(SRAV)
    );
    Muxb5 _muxb5_1(
        .out(rtnMuxb5_1),.a(ID_IR[25:21]),
        .b(sys_4),.sel(Syscall)
    );
    Muxb5 _muxb5_2(
        .out(rtnMuxb5_2),.a(ID_IR[20:16]),
        .b(sys_2),.sel(Syscall)
    );
    Muxb5 _muxb5_3(
        .out(rtnMuxb5_3),.a(ID_IR[20:16]),
        .b(ID_IR[15:11]),.sel(RegDst)
    );
    Muxb5 _muxb5_4(
        .out(rtnMuxb5_4),.a(rtnMuxb5_3),
        .b(sys_1f),.sel(JAL)
    );
    movzx _zeroExt(
        .indata(ID_IR[15:0]),.outdata(ZeroExtRtn)
    );
    movsx _signExt(
        .indata(ID_IR[15:0]),.outdata(SignedExtRtn_1)
    );
    movsx#(26,32) _signExt_2(
        .indata(ID_IR[25:0]),.outdata(SignedExtRtn_2)
    );
    shifter _leftshifter_1(
        .data_in(SignedExtRtn_2),.data_out(LeftShifter_1)
    );
    Muxb32 _muxb32_4(
        .out(rtnMuxb32_4),.a(ZeroExtRtn),
        .b(SignedExtRtn_1),.sel(SignedExt)
    );

// æ‰§è¡ŒæŒ‡ä»¤é˜¶æ®µ
    
    wire [31:0] R;
    wire MEM_LBU;
    wire MEM_MemToReg;
    wire MEM_MemWrite;
    wire MEM_RegWrite;
    wire MEM_JAL;
    wire MEM_RegDst;
    wire MEM_Syscall;
    wire [31:0] MEM_R2_in;
    wire [31:0] MEM_PCr;
    wire [31:0] MEM_IR;
    wire [4:0] MEM_WSharp;
    wire [31:0]MEM_PC;
    wire [1:0] R1_Forward;
    wire [1:0] R2_Forward;
    wire [31:0] WB_AluR;
    wire [31:0] WB_MemD;
    wire [31:0] MEM_AluR;
    wire [31:0] rtnMux4b32_1;
    wire [31:0] rtnMux4b32_2;
    wire [4:0] rtnMuxb5_5;
    wire CallType;
    wire [31:0] LeftShifter_2;
    wire [31:0] rtnAdder2;
    wire [31:0] MEM_R2;
    wire [31:0] rtnMuxb32_6;
    wire cmp;
    wire ifEqual;
    wire MEM_halt;

    assign cmp = ($signed(rtnMux4b32_1) <= 0) ? 1:0;
    assign rtnAdder2 = LeftShifter_2 + EX_PC;
    assign CallType = (rtnMux4b32_2 == sys_hex2)? 1:0;
    assign Stop = ~CallType;
    assign branchSel = ((cmp & EX_BLEZ)| (EX_Beq & ifEqual) | (~ifEqual & EX_Bne)) & Enable;

    Mux4b32 _selAluSrcA(
        .sel(R1_Forward),.a(EX_R1),.b(WB_AluR),
        .c(WB_MemD),.d(MEM_AluR),.out(rtnMux4b32_1)
    );
    Mux4b32 _selAluSrcB(
        .sel(R2_Forward),.a(EX_R2),.b(WB_AluR),
        .c(WB_MemD),.d(MEM_AluR),.out(rtnMux4b32_2)
    );
    ALU _alu(
        .AluOP(EX_AluOP),.A(rtnMux4b32_1),
        .B(rtnMuxb32_6),.shamt(rtnMuxb5_5),
        .clk(CLK),.equal(ifEqual),
        .R(R)
    );
    Muxb32 _muxb32_6(
        .out(rtnMuxb32_6),.a(rtnMux4b32_2),
        .b(EX_imm),.sel(EX_AluSrcB)
    );
    Muxb5 _muxb5_5(
        .out(rtnMuxb5_5),.a(EX_shamt),
        .b(rtnMux4b32_1[4:0]),.sel(EX_SRAV)
    );
    shifter _leftshifter_2(
        .data_in(EX_imm),.data_out(LeftShifter_2)
    );
    EX_MEM _exmem(
        .CLK(CLK),.Reset(rst),.Enable(Enable),
        .LBU_in(EX_LBU),.LBU_out(MEM_LBU),.MemToReg_in(EX_MemToReg),.MemToReg_out(MEM_MemToReg),
        .MemWrite_in(EX_MemWrite),.MemWrite_out(MEM_MemWrite),.RegWrite_in(EX_RegWrite),.RegWrite_out(MEM_RegWrite),
        .JAL_in(EX_JAL),.JAL_out(MEM_JAL),.RegDst_in(EX_RegDst),.RegDst_out(MEM_RegDst),
        .Syscall_in(EX_Syscall),.Syscall_out(MEM_Syscall),.AluR_in(R),.AluR_out(MEM_AluR),
        .R2_in(rtnMux4b32_2),.R2_out(MEM_R2),.PCr_in(EX_PCr),.PCr_out(MEM_PCr),
        .IR_in(EX_IR),.IR_out(MEM_IR),.WSharp_in(EX_WSharp),.WSharp_out(MEM_WSharp),
        .PC_in(EX_PC),.PC_out(MEM_PC),.halt_in(halt),.halt_out(MEM_halt)
    );

// memé˜¶æ®µ
    reg RamLoad=0;
    wire [31:0] RamDout;
    wire WB_MemToReg;
    wire WB_JAL;
    wire [31:0]WB_PCr;
    wire [31:0] WB_PC;
    wire WB_halt;
    wire [7:0] sldRamDout;
    wire [31:0] ExtSldRamDout;
    wire [31:0] rtnMuxb32_8;

    ram _ram(
        .addr(RamAddr),.data_in(MEM_R2),
        .MemWrite(MEM_MemWrite),.clk(CLK),
        .load(RamLoad),.data_out(RamDout)
    );

    Mux4 _muxofDout(
        .out(sldRamDout),.data(RamDout),.sel(MEM_AluR[1:0])
    );

    movzx#(8,32) _ZroExtsleRD(
        .indata(sldRamDout),.outdata(ExtSldRamDout)
    );

    Muxb32 _muxb32_8(
        .out(rtnMuxb32_8),.a(RamDout),
        .b(ExtSldRamDout),.sel(MEM_LBU)
    );

    MEM_WB _memwb(
        .CLK(CLK),.Reset(rst),.Enable(Enable),
        .MemToReg_in(MEM_MemToReg),.MemToReg_out(WB_MemToReg),
        .RegWrite_in(MEM_RegWrite),.RegWrite_out(WB_RegWrite),
        .JAL_in(MEM_JAL),.JAL_out(WB_JAL),.AluR_in(MEM_AluR),.AluR_out(WB_AluR),
        .MemD_in(rtnMuxb32_8),.MemD_out(WB_MemD),.PCr_in(MEM_PCr),.PCr_out(WB_PCr),
        .WSharp_in(MEM_WSharp),.WSharp_out(W_Sharp),.PC_in(MEM_PC),.PC_out(WB_PC),
        .halt_in(MEM_halt),.halt_out(WB_halt)
    );
    Muxb32 _muxb32_5(
        .out(rtnMuxb32_5),.a(rtnMuxb32_7),
        .b(WB_PC),.sel(WB_JAL)
    );
    Muxb32 _muxb32_7(
        .out(rtnMuxb32_7),.a(WB_AluR),
        .b(WB_MemD),.sel(WB_MemToReg)
    );
    assign RegfileDin = rtnMuxb32_5;

    wire [31:0]LedData;

    wire [31:0] rtnMuxb32_3;

    wire LedControl;


// å¸¸é‡

///////////////////////////////////////////////////main module Initial/////////////////////////////////////////////



    //ledDataå¯„å­˜??
    Register _ledRegister(
        .clk(CLK),.rst(rst),
        .en(LedControl),.indata(R1),
        .outdata(LedData)
    );

    
    // æ€»å‘¨æœŸæ•°è®¡æ•°??
    counter _cycleCounter(
        .en(Enable),.clk(CLK),
        .out(totalCycle),.rst(rst)
    );

    // æ— æ¡ä»¶è·³è½¬è®¡æ•°å™¨
    counter _JMPCounter(
        .en(EX_JMP),.clk(CLK),
        .out(JMPTimes),.rst(rst)
    );

    // æœ‰æ¡ä»¶è·³è½¬è®¡æ•°å™¨
    counter _CJMPCounter(
        .en(branchSel),.clk(CLK),
        .out(CJMPTimes),.rst(rst)
    );
    divider _divider(.clk(ck),.clk_N(CLK));
    // æ•°ç æ˜¾ç¤º??
    display _display(
        .clk(ck),.mode(mode),.mem(RamDout),
        .leddata(LedData),.totaltimes(totalCycle),
        .JMP(JMPTimes),.CJMP(CJMPTimes),
        .SEG(seg),.AN(an)
    );
    
    always@(R or mode or memaddr) begin
        if(mode == 3) begin
            RamLoad = 1;
            case(memaddr)
                0:RamAddr = 0;
                1:RamAddr = 1;
                2:RamAddr = 2;
                3:RamAddr = 3;
                4:RamAddr = 4;
                5: RamAddr = 5;
                6: RamAddr = 6;
                7: RamAddr = 7;
                8: RamAddr = 8;
                9: RamAddr = 9;
                10:RamAddr = 10;
                11:RamAddr = 11;
                12:RamAddr = 12;
                13:RamAddr = 13;
                14:RamAddr = 14;
                15: RamAddr = 15;     
             endcase
         end
         else begin
             RamAddr = MEM_AluR[11:2];
             RamLoad = MemToReg;
         end
    end   

    wire DataConflict;
///////////////////////////////////////////////////main module Connect/////////////////////////////////////////////

    RedirectControl _rcontrol(
        .DataConflict(DataConflict),.CLK(CLK),.R1_Forward(R1_Forward),.R2_Forward(R2_Forward),
        .LoadUse(LoadUse),.op(ID_IR[31:26]),.EX_WSharp(EX_WSharp),.EX_RegWrite(EX_RegWrite),
        .MEM_WSharp(MEM_WSharp),.MEM_RegWrite(MEM_RegWrite),.func(ID_IR[5:0]),.R1Sharp(rtnMuxb5_1),
        .R2Sharp(rtnMuxb5_2),.EX_op(EX_IR[31:26]),.MEM_op(MEM_IR[31:26]),.Reset(rst)
    );
    assign Enable = ~WB_halt | rst | GO;
    assign LedControl = Syscall & CallType;

    //å¤æ‚é€»è¾‘ã€æ—¶åºç”µ??

    Muxb32 _muxb32_1(
        .out(rtnMuxb32_1),.a(rtnAdder1),
        .b(rtnAdder2),.sel(branchSel)
    );
    Muxb32 _muxb32_2(
        .out(rtnMuxb32_2),.a(rtnMuxb32_1),
        .b(rtnMuxb32_3),.sel(EX_JMP)
    );
    Muxb32 _muxb32_3(
        .out(rtnMuxb32_3),.a(EX_Address),
        .b(rtnMux4b32_1),.sel(EX_JR)
    );
    logout _log(
        .clk(CLK),.cy(totalCycle),.jm(JMPTimes),
        .cj(CJMPTimes),.commandLine(RomOut),
        .R1(R1),.R2(R2),.Ramout(RamDout)
    );

endmodule