\hypertarget{union__hw__uart__s1}{}\section{\+\_\+hw\+\_\+uart\+\_\+s1 Union Reference}
\label{union__hw__uart__s1}\index{\+\_\+hw\+\_\+uart\+\_\+s1@{\+\_\+hw\+\_\+uart\+\_\+s1}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+S1 -\/ U\+A\+RT Status Register 1 (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__s1_1_1__hw__uart__s1__bitfields}{\+\_\+hw\+\_\+uart\+\_\+s1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__s1_a27a127413260b46e450390b76dc347b1}{}\label{union__hw__uart__s1_a27a127413260b46e450390b76dc347b1}

\item 
struct \hyperlink{struct__hw__uart__s1_1_1__hw__uart__s1__bitfields}{\+\_\+hw\+\_\+uart\+\_\+s1\+::\+\_\+hw\+\_\+uart\+\_\+s1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__s1_a2f1648ac149afa7c65c440ddfbf6c243}{}\label{union__hw__uart__s1_a2f1648ac149afa7c65c440ddfbf6c243}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+S1 -\/ U\+A\+RT Status Register 1 (RO) 

Reset value\+: 0x\+C0U

The S1 register provides inputs to the M\+CU for generation of U\+A\+RT interrupts or D\+MA requests. This register can also be polled by the M\+CU to check the status of its fields. To clear a flag, the status register should be read followed by a read or write to D register, depending on the interrupt flag type. Other instructions can be executed between the two steps as long the handling of I/O is not compromised, but the order of operations is important for flag clearing. When a flag is configured to trigger a D\+MA request, assertion of the associated D\+MA done signal from the D\+MA controller clears the flag. If the condition that results in the assertion of the flag, interrupt, or D\+MA request is not resolved prior to clearing the flag, the flag, and interrupt/\+D\+MA request, reasserts. For example, if the D\+MA or interrupt service routine fails to write sufficient data to the transmit buffer to raise it above the watermark level, the flag reasserts and generates another interrupt or D\+MA request. Reading an empty data register to clear one of the flags of the S1 register causes the F\+I\+FO pointers to become misaligned. A receive F\+I\+FO flush reinitializes the pointers. A better way to prevent this situation is to always leave one byte in F\+I\+FO and this byte will be read eventually in clearing the flag bit. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
