-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "12/08/2017 21:17:31"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	schematic IS
    PORT (
	SRAM_ADDR0 : OUT std_logic;
	CLK : IN std_logic;
	H : IN std_logic;
	V : IN std_logic;
	SW3 : IN std_logic;
	SW0 : IN std_logic;
	SW1 : IN std_logic;
	DOWN_BTN : IN std_logic;
	LEFT_BTN : IN std_logic;
	PB : IN std_logic;
	PG : IN std_logic;
	PR : IN std_logic;
	RESET : IN std_logic;
	RIGHT_BTN : IN std_logic;
	SB : IN std_logic;
	SG : IN std_logic;
	SR : IN std_logic;
	UP_BTN : IN std_logic;
	SRAM_DQ15 : INOUT std_logic;
	SRAM_DQ14 : INOUT std_logic;
	SRAM_DQ13 : INOUT std_logic;
	SRAM_DQ12 : INOUT std_logic;
	SRAM_DQ11 : INOUT std_logic;
	SRAM_DQ10 : INOUT std_logic;
	SRAM_DQ9 : INOUT std_logic;
	SRAM_DQ8 : INOUT std_logic;
	SRAM_DQ7 : INOUT std_logic;
	SRAM_DQ6 : INOUT std_logic;
	SRAM_DQ5 : INOUT std_logic;
	SRAM_DQ4 : INOUT std_logic;
	SRAM_DQ3 : INOUT std_logic;
	SRAM_DQ2 : INOUT std_logic;
	SRAM_DQ1 : INOUT std_logic;
	SRAM_DQ0 : INOUT std_logic;
	SW2 : IN std_logic;
	SRAM_ADDR1 : OUT std_logic;
	SRAM_ADDR2 : OUT std_logic;
	SRAM_ADDR3 : OUT std_logic;
	SRAM_ADDR4 : OUT std_logic;
	SRAM_ADDR5 : OUT std_logic;
	SRAM_ADDR6 : OUT std_logic;
	SRAM_ADDR7 : OUT std_logic;
	SRAM_ADDR8 : OUT std_logic;
	SRAM_ADDR9 : OUT std_logic;
	SRAM_ADDR10 : OUT std_logic;
	SRAM_ADDR11 : OUT std_logic;
	SRAM_ADDR12 : OUT std_logic;
	SRAM_ADDR13 : OUT std_logic;
	SRAM_ADDR14 : OUT std_logic;
	SRAM_ADDR15 : OUT std_logic;
	SRAM_ADDR16 : OUT std_logic;
	SRAM_CE : OUT std_logic;
	SRAM_OE : OUT std_logic;
	SRAM_WE : OUT std_logic;
	SRAM_UB : OUT std_logic;
	SRAM_LB : OUT std_logic;
	SRAM_ADDR17 : OUT std_logic;
	R0 : OUT std_logic;
	R1 : OUT std_logic;
	R2 : OUT std_logic;
	G0 : OUT std_logic;
	G1 : OUT std_logic;
	G2 : OUT std_logic;
	B0 : OUT std_logic;
	B1 : OUT std_logic;
	B2 : OUT std_logic;
	HSYNC : OUT std_logic;
	VSYNC : OUT std_logic;
	LED0 : OUT std_logic;
	LED1 : OUT std_logic;
	LED2 : OUT std_logic;
	LED3 : OUT std_logic;
	R3 : OUT std_logic;
	G3 : OUT std_logic;
	B3 : OUT std_logic
	);
END schematic;

-- Design Ports Information
-- SRAM_ADDR0	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR1	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR2	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR3	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR4	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR5	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR6	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR7	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR8	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR9	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR10	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR11	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR12	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR13	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR14	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR15	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR16	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_CE	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_OE	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_WE	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_UB	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_LB	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_ADDR17	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- R0	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- R1	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- R2	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- G0	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- G1	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- G2	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B0	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B1	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B2	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HSYNC	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VSYNC	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED0	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED1	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED2	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LED3	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- R3	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- G3	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B3	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ15	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ14	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ13	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ12	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ11	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ10	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ9	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ8	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ7	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ6	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ5	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ4	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ3	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ2	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ1	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SRAM_DQ0	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW1	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW2	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW3	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW0	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- V	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- H	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SB	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SG	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PR	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SR	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PG	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PB	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DOWN_BTN	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- UP_BTN	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEFT_BTN	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RIGHT_BTN	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF schematic IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_SRAM_ADDR0 : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_H : std_logic;
SIGNAL ww_V : std_logic;
SIGNAL ww_SW3 : std_logic;
SIGNAL ww_SW0 : std_logic;
SIGNAL ww_SW1 : std_logic;
SIGNAL ww_DOWN_BTN : std_logic;
SIGNAL ww_LEFT_BTN : std_logic;
SIGNAL ww_PB : std_logic;
SIGNAL ww_PG : std_logic;
SIGNAL ww_PR : std_logic;
SIGNAL ww_RESET : std_logic;
SIGNAL ww_RIGHT_BTN : std_logic;
SIGNAL ww_SB : std_logic;
SIGNAL ww_SG : std_logic;
SIGNAL ww_SR : std_logic;
SIGNAL ww_UP_BTN : std_logic;
SIGNAL ww_SW2 : std_logic;
SIGNAL ww_SRAM_ADDR1 : std_logic;
SIGNAL ww_SRAM_ADDR2 : std_logic;
SIGNAL ww_SRAM_ADDR3 : std_logic;
SIGNAL ww_SRAM_ADDR4 : std_logic;
SIGNAL ww_SRAM_ADDR5 : std_logic;
SIGNAL ww_SRAM_ADDR6 : std_logic;
SIGNAL ww_SRAM_ADDR7 : std_logic;
SIGNAL ww_SRAM_ADDR8 : std_logic;
SIGNAL ww_SRAM_ADDR9 : std_logic;
SIGNAL ww_SRAM_ADDR10 : std_logic;
SIGNAL ww_SRAM_ADDR11 : std_logic;
SIGNAL ww_SRAM_ADDR12 : std_logic;
SIGNAL ww_SRAM_ADDR13 : std_logic;
SIGNAL ww_SRAM_ADDR14 : std_logic;
SIGNAL ww_SRAM_ADDR15 : std_logic;
SIGNAL ww_SRAM_ADDR16 : std_logic;
SIGNAL ww_SRAM_CE : std_logic;
SIGNAL ww_SRAM_OE : std_logic;
SIGNAL ww_SRAM_WE : std_logic;
SIGNAL ww_SRAM_UB : std_logic;
SIGNAL ww_SRAM_LB : std_logic;
SIGNAL ww_SRAM_ADDR17 : std_logic;
SIGNAL ww_R0 : std_logic;
SIGNAL ww_R1 : std_logic;
SIGNAL ww_R2 : std_logic;
SIGNAL ww_G0 : std_logic;
SIGNAL ww_G1 : std_logic;
SIGNAL ww_G2 : std_logic;
SIGNAL ww_B0 : std_logic;
SIGNAL ww_B1 : std_logic;
SIGNAL ww_B2 : std_logic;
SIGNAL ww_HSYNC : std_logic;
SIGNAL ww_VSYNC : std_logic;
SIGNAL ww_LED0 : std_logic;
SIGNAL ww_LED1 : std_logic;
SIGNAL ww_LED2 : std_logic;
SIGNAL ww_LED3 : std_logic;
SIGNAL ww_R3 : std_logic;
SIGNAL ww_G3 : std_logic;
SIGNAL ww_B3 : std_logic;
SIGNAL \pll1|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll1|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \pll2|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll2|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cga_sync_level|video_enable~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hgc_sync_level|video_enable~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mda_sync_level|video_enable~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ega_sync_level|video_enable~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SRAM_DQ15~input_o\ : std_logic;
SIGNAL \SRAM_DQ14~input_o\ : std_logic;
SIGNAL \SRAM_DQ7~input_o\ : std_logic;
SIGNAL \SRAM_DQ6~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \pll2|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \cga_sram|SramAdr[0]~enfeeder_combout\ : std_logic;
SIGNAL \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \cga_sync_level|hcount[0]~16_combout\ : std_logic;
SIGNAL \H~input_o\ : std_logic;
SIGNAL \cga_sync_level|peak~31_combout\ : std_logic;
SIGNAL \cga_sync_level|Add2~1\ : std_logic;
SIGNAL \cga_sync_level|Add2~2_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~30_combout\ : std_logic;
SIGNAL \cga_sync_level|Add2~3\ : std_logic;
SIGNAL \cga_sync_level|Add2~4_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~29_combout\ : std_logic;
SIGNAL \cga_sync_level|Add2~5\ : std_logic;
SIGNAL \cga_sync_level|Add2~6_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~28_combout\ : std_logic;
SIGNAL \cga_sync_level|Add2~7\ : std_logic;
SIGNAL \cga_sync_level|Add2~8_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~27_combout\ : std_logic;
SIGNAL \cga_sync_level|Add2~9\ : std_logic;
SIGNAL \cga_sync_level|Add2~10_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~26_combout\ : std_logic;
SIGNAL \cga_sync_level|Add2~11\ : std_logic;
SIGNAL \cga_sync_level|Add2~12_combout\ : std_logic;
SIGNAL \cga_sync_level|hsync_adjust[5]~feeder_combout\ : std_logic;
SIGNAL \SW1~input_o\ : std_logic;
SIGNAL \cga_genlock|Add6~0_combout\ : std_logic;
SIGNAL \RESET~input_o\ : std_logic;
SIGNAL \cga_genlock|process_0~0_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~38_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~1\ : std_logic;
SIGNAL \cga_genlock|Add0~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~39_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~3\ : std_logic;
SIGNAL \cga_genlock|Add0~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~40_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~5\ : std_logic;
SIGNAL \cga_genlock|Add0~6_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~41_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~7\ : std_logic;
SIGNAL \cga_genlock|Add0~8_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~42_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~9\ : std_logic;
SIGNAL \cga_genlock|Add0~10_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~43_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~11\ : std_logic;
SIGNAL \cga_genlock|Add0~12_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~44_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~13\ : std_logic;
SIGNAL \cga_genlock|Add0~14_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~45_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~15\ : std_logic;
SIGNAL \cga_genlock|Add0~16_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~46_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~17\ : std_logic;
SIGNAL \cga_genlock|Add0~18_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~47_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~19\ : std_logic;
SIGNAL \cga_genlock|Add0~20_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~48_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~21\ : std_logic;
SIGNAL \cga_genlock|Add0~22_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~49_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~23\ : std_logic;
SIGNAL \cga_genlock|Add0~24_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~50_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~25\ : std_logic;
SIGNAL \cga_genlock|Add0~26_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~51_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~27\ : std_logic;
SIGNAL \cga_genlock|Add0~28_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~52_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~29\ : std_logic;
SIGNAL \cga_genlock|Add0~30_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~53_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~31\ : std_logic;
SIGNAL \cga_genlock|Add0~32_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~37_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan0~3_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan0~2_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan0~1_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan0~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan0~4_combout\ : std_logic;
SIGNAL \cga_genlock|peak~0_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~33\ : std_logic;
SIGNAL \cga_genlock|Add0~34_combout\ : std_logic;
SIGNAL \cga_genlock|Add0~36_combout\ : std_logic;
SIGNAL \cga_genlock|adj_trg_reset~0_combout\ : std_logic;
SIGNAL \cga_genlock|latch~0_combout\ : std_logic;
SIGNAL \cga_genlock|latch~q\ : std_logic;
SIGNAL \cga_genlock|adj_trg_reset~1_combout\ : std_logic;
SIGNAL \cga_genlock|adj_trg_reset~q\ : std_logic;
SIGNAL \cga_genlock|Add6~1\ : std_logic;
SIGNAL \cga_genlock|Add6~2_combout\ : std_logic;
SIGNAL \cga_genlock|sample_ticks[1]~1_combout\ : std_logic;
SIGNAL \cga_genlock|Add6~3\ : std_logic;
SIGNAL \cga_genlock|Add6~4_combout\ : std_logic;
SIGNAL \cga_genlock|sample_ticks[2]~0_combout\ : std_logic;
SIGNAL \cga_genlock|Add6~5\ : std_logic;
SIGNAL \cga_genlock|Add6~6_combout\ : std_logic;
SIGNAL \cga_genlock|Add6~7\ : std_logic;
SIGNAL \cga_genlock|Add6~8_combout\ : std_logic;
SIGNAL \cga_genlock|hsync_ticks[2]~feeder_combout\ : std_logic;
SIGNAL \cga_genlock|hsync_ticks[1]~feeder_combout\ : std_logic;
SIGNAL \cga_sync_level|Add0~0_combout\ : std_logic;
SIGNAL \cga_sync_level|Add0~1_combout\ : std_logic;
SIGNAL \cga_sync_level|hsync_adjust[1]~1_combout\ : std_logic;
SIGNAL \cga_genlock|hsync_ticks[0]~0_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan1~0_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan1~1_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan1~2_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan1~3_combout\ : std_logic;
SIGNAL \cga_sync_level|sync~0_combout\ : std_logic;
SIGNAL \cga_sync_level|sync~q\ : std_logic;
SIGNAL \cga_sync_level|hcount~18_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[0]~17\ : std_logic;
SIGNAL \cga_sync_level|hcount[1]~19_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[1]~20\ : std_logic;
SIGNAL \cga_sync_level|hcount[2]~21_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[2]~22\ : std_logic;
SIGNAL \cga_sync_level|hcount[3]~23_combout\ : std_logic;
SIGNAL \cga_sync_level|Equal0~0_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[3]~24\ : std_logic;
SIGNAL \cga_sync_level|hcount[4]~25_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[4]~26\ : std_logic;
SIGNAL \cga_sync_level|hcount[5]~27_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[5]~28\ : std_logic;
SIGNAL \cga_sync_level|hcount[6]~29_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[6]~30\ : std_logic;
SIGNAL \cga_sync_level|hcount[7]~31_combout\ : std_logic;
SIGNAL \cga_sync_level|Equal0~1_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[7]~32\ : std_logic;
SIGNAL \cga_sync_level|hcount[8]~33_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[8]~34\ : std_logic;
SIGNAL \cga_sync_level|hcount[9]~35_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[9]~36\ : std_logic;
SIGNAL \cga_sync_level|hcount[10]~37_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[10]~38\ : std_logic;
SIGNAL \cga_sync_level|hcount[11]~39_combout\ : std_logic;
SIGNAL \cga_sync_level|Equal0~2_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[11]~40\ : std_logic;
SIGNAL \cga_sync_level|hcount[12]~41_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[12]~42\ : std_logic;
SIGNAL \cga_sync_level|hcount[13]~43_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[13]~44\ : std_logic;
SIGNAL \cga_sync_level|hcount[14]~45_combout\ : std_logic;
SIGNAL \cga_sync_level|hcount[14]~46\ : std_logic;
SIGNAL \cga_sync_level|hcount[15]~47_combout\ : std_logic;
SIGNAL \cga_sync_level|Equal0~3_combout\ : std_logic;
SIGNAL \cga_sync_level|Equal0~4_combout\ : std_logic;
SIGNAL \SW3~input_o\ : std_logic;
SIGNAL \V~input_o\ : std_logic;
SIGNAL \cga_sync_level|peak~32_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[12]~q\ : std_logic;
SIGNAL \cga_sync_level|peak~44_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[0]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~1\ : std_logic;
SIGNAL \cga_sync_level|Add3~2_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~43_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[1]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~3\ : std_logic;
SIGNAL \cga_sync_level|Add3~4_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~42_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[2]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~5\ : std_logic;
SIGNAL \cga_sync_level|Add3~6_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~41_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[3]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~7\ : std_logic;
SIGNAL \cga_sync_level|Add3~8_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~40_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[4]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~9\ : std_logic;
SIGNAL \cga_sync_level|Add3~10_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~39_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[5]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~11\ : std_logic;
SIGNAL \cga_sync_level|Add3~12_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~38_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[6]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~13\ : std_logic;
SIGNAL \cga_sync_level|Add3~14_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~37_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[7]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~15\ : std_logic;
SIGNAL \cga_sync_level|Add3~16_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~36_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[8]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~17\ : std_logic;
SIGNAL \cga_sync_level|Add3~18_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~35_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[9]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~19\ : std_logic;
SIGNAL \cga_sync_level|Add3~20_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~34_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[10]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~21\ : std_logic;
SIGNAL \cga_sync_level|Add3~22_combout\ : std_logic;
SIGNAL \cga_sync_level|peak~33_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:peak[11]~q\ : std_logic;
SIGNAL \cga_sync_level|Add3~23\ : std_logic;
SIGNAL \cga_sync_level|Add3~24_combout\ : std_logic;
SIGNAL \cga_sync_level|Add3~25\ : std_logic;
SIGNAL \cga_sync_level|Add3~26_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan2~3_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan2~0_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan2~1_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan2~2_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan2~4_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:sync~0_combout\ : std_logic;
SIGNAL \cga_sync_level|process_3:sync~q\ : std_logic;
SIGNAL \cga_sync_level|vchange~0_combout\ : std_logic;
SIGNAL \cga_sync_level|vchange~q\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~27_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~1\ : std_logic;
SIGNAL \cga_sync_level|Add4~2_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~26_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~3\ : std_logic;
SIGNAL \cga_sync_level|Add4~4_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~25_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~5\ : std_logic;
SIGNAL \cga_sync_level|Add4~6_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~24_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~7\ : std_logic;
SIGNAL \cga_sync_level|Add4~8_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~23_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~9\ : std_logic;
SIGNAL \cga_sync_level|Add4~10_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~22_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~11\ : std_logic;
SIGNAL \cga_sync_level|Add4~12_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~21_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~13\ : std_logic;
SIGNAL \cga_sync_level|Add4~14_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~20_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~15\ : std_logic;
SIGNAL \cga_sync_level|Add4~16_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~19_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~17\ : std_logic;
SIGNAL \cga_sync_level|Add4~18_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~18_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~19\ : std_logic;
SIGNAL \cga_sync_level|Add4~20_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~17_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~21\ : std_logic;
SIGNAL \cga_sync_level|Add4~22_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~16_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~23\ : std_logic;
SIGNAL \cga_sync_level|Add4~24_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~15_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~25\ : std_logic;
SIGNAL \cga_sync_level|Add4~26_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~14_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~27\ : std_logic;
SIGNAL \cga_sync_level|Add4~28_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~13_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~29\ : std_logic;
SIGNAL \cga_sync_level|Add4~30_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~12_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~31\ : std_logic;
SIGNAL \cga_sync_level|Add4~32_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~11_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~33\ : std_logic;
SIGNAL \cga_sync_level|Add4~34_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~10_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~35\ : std_logic;
SIGNAL \cga_sync_level|Add4~36_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~9_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~37\ : std_logic;
SIGNAL \cga_sync_level|Add4~38_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~8_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~39\ : std_logic;
SIGNAL \cga_sync_level|Add4~40_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~7_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~41\ : std_logic;
SIGNAL \cga_sync_level|Add4~42_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~6_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~43\ : std_logic;
SIGNAL \cga_sync_level|Add4~44_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~5_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~45\ : std_logic;
SIGNAL \cga_sync_level|Add4~46_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~4_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~47\ : std_logic;
SIGNAL \cga_sync_level|Add4~48_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~3_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~49\ : std_logic;
SIGNAL \cga_sync_level|Add4~50_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~2_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~51\ : std_logic;
SIGNAL \cga_sync_level|Add4~52_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~1_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~53\ : std_logic;
SIGNAL \cga_sync_level|Add4~54_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_lo~0_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~56_combout\ : std_logic;
SIGNAL \cga_sync_level|vsync_lo[2]~0_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~0_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~27_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~1\ : std_logic;
SIGNAL \cga_sync_level|Add5~2_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~26_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~3\ : std_logic;
SIGNAL \cga_sync_level|Add5~4_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~25_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~5\ : std_logic;
SIGNAL \cga_sync_level|Add5~6_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~24_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~7\ : std_logic;
SIGNAL \cga_sync_level|Add5~8_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~23_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~9\ : std_logic;
SIGNAL \cga_sync_level|Add5~10_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~22_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~11\ : std_logic;
SIGNAL \cga_sync_level|Add5~12_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~21_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~13\ : std_logic;
SIGNAL \cga_sync_level|Add5~14_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~20_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~15\ : std_logic;
SIGNAL \cga_sync_level|Add5~16_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~19_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~17\ : std_logic;
SIGNAL \cga_sync_level|Add5~18_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~18_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~19\ : std_logic;
SIGNAL \cga_sync_level|Add5~20_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~17_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~21\ : std_logic;
SIGNAL \cga_sync_level|Add5~22_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~16_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~23\ : std_logic;
SIGNAL \cga_sync_level|Add5~24_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~15_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~25\ : std_logic;
SIGNAL \cga_sync_level|Add5~26_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~14_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~27\ : std_logic;
SIGNAL \cga_sync_level|Add5~28_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~13_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~29\ : std_logic;
SIGNAL \cga_sync_level|Add5~30_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~12_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~31\ : std_logic;
SIGNAL \cga_sync_level|Add5~32_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~11_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~33\ : std_logic;
SIGNAL \cga_sync_level|Add5~34_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~10_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~35\ : std_logic;
SIGNAL \cga_sync_level|Add5~36_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~9_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~37\ : std_logic;
SIGNAL \cga_sync_level|Add5~38_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~8_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~39\ : std_logic;
SIGNAL \cga_sync_level|Add5~40_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~7_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~41\ : std_logic;
SIGNAL \cga_sync_level|Add5~42_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~6_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~43\ : std_logic;
SIGNAL \cga_sync_level|Add5~44_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~5_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~45\ : std_logic;
SIGNAL \cga_sync_level|Add5~46_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~4_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~47\ : std_logic;
SIGNAL \cga_sync_level|Add5~48_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~3_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~49\ : std_logic;
SIGNAL \cga_sync_level|Add5~50_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~2_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~51\ : std_logic;
SIGNAL \cga_sync_level|Add5~52_combout\ : std_logic;
SIGNAL \cga_sync_level|peak_hi~1_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~53\ : std_logic;
SIGNAL \cga_sync_level|Add5~54_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~56_combout\ : std_logic;
SIGNAL \cga_sync_level|vsync_hi[7]~0_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~57_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~57_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~58_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~58_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~59_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~59_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~60_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~60_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~61_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~61_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~62_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~62_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~63_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~63_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~64_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~64_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~65_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~65_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~66_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~66_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~67_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~67_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~68_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~68_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~69_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~69_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~70_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~70_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~71_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~71_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~72_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~72_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~73_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~73_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~74_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~74_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~75_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~75_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~76_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~76_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~77_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~77_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~78_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~78_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~79_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~79_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~80_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~80_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~81_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~81_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~82_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~82_combout\ : std_logic;
SIGNAL \cga_sync_level|Add5~83_combout\ : std_logic;
SIGNAL \cga_sync_level|Add4~83_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~1_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~3_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~5_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~7_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~9_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~11_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~13_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~15_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~17_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~19_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~21_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~23_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~25_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~27_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~29_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~31_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~33_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~35_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~37_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~39_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~41_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~43_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~45_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~47_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~49_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~51_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~53_cout\ : std_logic;
SIGNAL \cga_sync_level|LessThan6~54_combout\ : std_logic;
SIGNAL \cga_sync_level|video_enable~0_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[0]~28_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[0]~29\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[1]~30_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[1]~31\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[2]~32_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[2]~33\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[3]~34_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[3]~35\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[4]~36_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[4]~37\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[5]~38_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[5]~39\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[6]~40_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[6]~41\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[7]~42_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[7]~43\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[8]~44_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[8]~45\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[9]~46_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[9]~47\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[10]~48_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[10]~49\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[11]~50_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[11]~51\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[12]~52_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[12]~53\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[13]~54_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[13]~55\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[14]~56_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[14]~57\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[15]~58_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[15]~59\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[16]~60_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[16]~61\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[17]~62_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[17]~63\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[18]~64_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[18]~65\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[19]~66_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan5~5_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[19]~67\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[20]~68_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[20]~69\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[21]~70_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[21]~71\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[22]~72_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[22]~73\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[23]~74_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan5~6_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan5~0_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan5~1_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan5~2_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan5~3_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan5~4_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[23]~75\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[24]~76_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[24]~77\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[25]~78_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[25]~79\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[26]~80_combout\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[26]~81\ : std_logic;
SIGNAL \cga_sync_level|video_cnt[27]~82_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan5~7_combout\ : std_logic;
SIGNAL \cga_sync_level|LessThan5~8_combout\ : std_logic;
SIGNAL \cga_sync_level|video_trg~feeder_combout\ : std_logic;
SIGNAL \cga_sync_level|video_trg~q\ : std_logic;
SIGNAL \cga_sync_level|video_enable~q\ : std_logic;
SIGNAL \cga_sync_level|video_enable~clkctrl_outclk\ : std_logic;
SIGNAL \cga_genlock|vcount[0]~14_combout\ : std_logic;
SIGNAL \cga_sync_level|hblank~0_combout\ : std_logic;
SIGNAL \cga_sync_level|hblank~q\ : std_logic;
SIGNAL \cga_sync_level|vblank~0_combout\ : std_logic;
SIGNAL \cga_sync_level|vblank~q\ : std_logic;
SIGNAL \cga_genlock|vcount~26_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[0]~15\ : std_logic;
SIGNAL \cga_genlock|vcount[1]~16_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[1]~17\ : std_logic;
SIGNAL \cga_genlock|vcount[2]~18_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[2]~19\ : std_logic;
SIGNAL \cga_genlock|vcount[3]~20_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[3]~21\ : std_logic;
SIGNAL \cga_genlock|vcount[4]~22_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[4]~23\ : std_logic;
SIGNAL \cga_genlock|vcount[5]~24_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[5]~25\ : std_logic;
SIGNAL \cga_genlock|vcount[6]~27_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[6]~28\ : std_logic;
SIGNAL \cga_genlock|vcount[7]~29_combout\ : std_logic;
SIGNAL \cga_genlock|process_12~6_combout\ : std_logic;
SIGNAL \cga_genlock|process_12~7_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[7]~30\ : std_logic;
SIGNAL \cga_genlock|vcount[8]~31_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[8]~32\ : std_logic;
SIGNAL \cga_genlock|vcount[9]~33_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[9]~34\ : std_logic;
SIGNAL \cga_genlock|vcount[10]~35_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[10]~36\ : std_logic;
SIGNAL \cga_genlock|vcount[11]~37_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[11]~38\ : std_logic;
SIGNAL \cga_genlock|vcount[12]~39_combout\ : std_logic;
SIGNAL \cga_genlock|vcount[12]~40\ : std_logic;
SIGNAL \cga_genlock|vcount[13]~41_combout\ : std_logic;
SIGNAL \cga_genlock|process_12~2_combout\ : std_logic;
SIGNAL \cga_genlock|process_12~3_combout\ : std_logic;
SIGNAL \cga_genlock|process_12~4_combout\ : std_logic;
SIGNAL \cga_genlock|process_12~5_combout\ : std_logic;
SIGNAL \cga_genlock|process_12~9_combout\ : std_logic;
SIGNAL \cga_genlock|store_trg~0_combout\ : std_logic;
SIGNAL \cga_genlock|store_trg~q\ : std_logic;
SIGNAL \cga_genlock|wr_req~0_combout\ : std_logic;
SIGNAL \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \cga_vga_video|Add1~1\ : std_logic;
SIGNAL \cga_vga_video|Add1~3\ : std_logic;
SIGNAL \cga_vga_video|Add1~4_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~5\ : std_logic;
SIGNAL \cga_vga_video|Add1~6_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~7\ : std_logic;
SIGNAL \cga_vga_video|Add1~8_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal0~2_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~9\ : std_logic;
SIGNAL \cga_vga_video|Add1~10_combout\ : std_logic;
SIGNAL \cga_vga_video|hcount~1_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~11\ : std_logic;
SIGNAL \cga_vga_video|Add1~12_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~13\ : std_logic;
SIGNAL \cga_vga_video|Add1~14_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~15\ : std_logic;
SIGNAL \cga_vga_video|Add1~17\ : std_logic;
SIGNAL \cga_vga_video|Add1~18_combout\ : std_logic;
SIGNAL \cga_vga_video|hcount~4_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~19\ : std_logic;
SIGNAL \cga_vga_video|Add1~20_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~21\ : std_logic;
SIGNAL \cga_vga_video|Add1~22_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~23\ : std_logic;
SIGNAL \cga_vga_video|Add1~24_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~25\ : std_logic;
SIGNAL \cga_vga_video|Add1~26_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~27\ : std_logic;
SIGNAL \cga_vga_video|Add1~28_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~29\ : std_logic;
SIGNAL \cga_vga_video|Add1~30_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal0~0_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal0~1_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal0~3_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal0~6_combout\ : std_logic;
SIGNAL \cga_vga_video|hcount~2_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~2_combout\ : std_logic;
SIGNAL \cga_vga_video|hcount~3_combout\ : std_logic;
SIGNAL \cga_vga_video|Add1~16_combout\ : std_logic;
SIGNAL \cga_vga_video|hcount~0_combout\ : std_logic;
SIGNAL \cga_vga_video|process_5~0_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal3~1_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal5~0_combout\ : std_logic;
SIGNAL \cga_vga_video|rd_req~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector11~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector11~1_combout\ : std_logic;
SIGNAL \cga_sram|Add0~1\ : std_logic;
SIGNAL \cga_sram|Add0~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector10~0_combout\ : std_logic;
SIGNAL \cga_sram|Add0~3\ : std_logic;
SIGNAL \cga_sram|Add0~4_combout\ : std_logic;
SIGNAL \cga_sram|Selector9~0_combout\ : std_logic;
SIGNAL \cga_sram|Add0~5\ : std_logic;
SIGNAL \cga_sram|Add0~6_combout\ : std_logic;
SIGNAL \cga_sram|Selector8~0_combout\ : std_logic;
SIGNAL \cga_sram|Add0~7\ : std_logic;
SIGNAL \cga_sram|Add0~8_combout\ : std_logic;
SIGNAL \cga_sram|Selector7~0_combout\ : std_logic;
SIGNAL \cga_sram|Add0~9\ : std_logic;
SIGNAL \cga_sram|Add0~10_combout\ : std_logic;
SIGNAL \cga_sram|Selector6~0_combout\ : std_logic;
SIGNAL \cga_sram|Add0~11\ : std_logic;
SIGNAL \cga_sram|Add0~13\ : std_logic;
SIGNAL \cga_sram|Add0~15\ : std_logic;
SIGNAL \cga_sram|Add0~16_combout\ : std_logic;
SIGNAL \cga_sram|Selector3~0_combout\ : std_logic;
SIGNAL \cga_sram|Add0~17\ : std_logic;
SIGNAL \cga_sram|Add0~18_combout\ : std_logic;
SIGNAL \cga_sram|Selector2~0_combout\ : std_logic;
SIGNAL \cga_sram|Add0~19\ : std_logic;
SIGNAL \cga_sram|Add0~20_combout\ : std_logic;
SIGNAL \cga_sram|Selector1~0_combout\ : std_logic;
SIGNAL \cga_sram|Add0~21\ : std_logic;
SIGNAL \cga_sram|Add0~22_combout\ : std_logic;
SIGNAL \cga_sram|Selector0~2_combout\ : std_logic;
SIGNAL \cga_sram|LessThan0~0_combout\ : std_logic;
SIGNAL \cga_sram|Equal0~0_combout\ : std_logic;
SIGNAL \cga_sram|LessThan0~1_combout\ : std_logic;
SIGNAL \cga_sram|rd_ack~q\ : std_logic;
SIGNAL \cga_vga_video|rd_req~q\ : std_logic;
SIGNAL \cga_sram|Selector32~0_combout\ : std_logic;
SIGNAL \cga_sram|SramRoutine.SramRoutine_Store~q\ : std_logic;
SIGNAL \cga_sram|Add0~14_combout\ : std_logic;
SIGNAL \cga_sram|Selector4~0_combout\ : std_logic;
SIGNAL \cga_sram|Equal0~1_combout\ : std_logic;
SIGNAL \cga_sram|Equal0~2_combout\ : std_logic;
SIGNAL \cga_sram|Equal0~3_combout\ : std_logic;
SIGNAL \cga_sram|store_col~0_combout\ : std_logic;
SIGNAL \cga_sram|Add0~12_combout\ : std_logic;
SIGNAL \cga_sram|Selector5~0_combout\ : std_logic;
SIGNAL \cga_sram|LessThan1~0_combout\ : std_logic;
SIGNAL \cga_sram|Equal0~4_combout\ : std_logic;
SIGNAL \cga_sram|LessThan1~1_combout\ : std_logic;
SIGNAL \cga_sram|LessThan1~2_combout\ : std_logic;
SIGNAL \cga_sram|wr_ack~q\ : std_logic;
SIGNAL \cga_genlock|wr_req~q\ : std_logic;
SIGNAL \cga_sram|SramAdr[17]~18_combout\ : std_logic;
SIGNAL \cga_sram|SramRoutine.SramRoutine_Idle~0_combout\ : std_logic;
SIGNAL \cga_sram|SramRoutine.SramRoutine_Idle~feeder_combout\ : std_logic;
SIGNAL \cga_sram|SramRoutine.SramRoutine_Idle~q\ : std_logic;
SIGNAL \cga_sram|Selector31~0_combout\ : std_logic;
SIGNAL \cga_sram|SramRoutine.SramRoutine_Load~q\ : std_logic;
SIGNAL \cga_sram|Selector11~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector0~3_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[0]~en_q\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \pll1|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \SW2~input_o\ : std_logic;
SIGNAL \hgc_sync_level|hcount[0]~16_combout\ : std_logic;
SIGNAL \mda_sync_level|hsync_adjust[3]~feeder_combout\ : std_logic;
SIGNAL \hgc_sync_level|peak~7_combout\ : std_logic;
SIGNAL \hgc_sync_level|Add1~1\ : std_logic;
SIGNAL \hgc_sync_level|Add1~2_combout\ : std_logic;
SIGNAL \hgc_sync_level|peak~6_combout\ : std_logic;
SIGNAL \hgc_sync_level|Add1~3\ : std_logic;
SIGNAL \hgc_sync_level|Add1~4_combout\ : std_logic;
SIGNAL \hgc_sync_level|peak~5_combout\ : std_logic;
SIGNAL \hgc_sync_level|Add1~5\ : std_logic;
SIGNAL \hgc_sync_level|Add1~6_combout\ : std_logic;
SIGNAL \hgc_sync_level|peak~4_combout\ : std_logic;
SIGNAL \hgc_sync_level|Add1~7\ : std_logic;
SIGNAL \hgc_sync_level|Add1~8_combout\ : std_logic;
SIGNAL \hgc_sync_level|peak~3_combout\ : std_logic;
SIGNAL \hgc_sync_level|Add1~9\ : std_logic;
SIGNAL \hgc_sync_level|Add1~10_combout\ : std_logic;
SIGNAL \hgc_sync_level|peak~2_combout\ : std_logic;
SIGNAL \hgc_sync_level|Add1~11\ : std_logic;
SIGNAL \hgc_sync_level|Add1~12_combout\ : std_logic;
SIGNAL \hgc_sync_level|peak~1_combout\ : std_logic;
SIGNAL \hgc_sync_level|Add1~13\ : std_logic;
SIGNAL \hgc_sync_level|Add1~14_combout\ : std_logic;
SIGNAL \hgc_sync_level|peak~0_combout\ : std_logic;
SIGNAL \hgc_sync_level|Add1~15\ : std_logic;
SIGNAL \hgc_sync_level|Add1~16_combout\ : std_logic;
SIGNAL \hgc_genlock|Add6~0_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~38_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~1\ : std_logic;
SIGNAL \hgc_genlock|Add0~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~39_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~3\ : std_logic;
SIGNAL \hgc_genlock|Add0~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~40_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~5\ : std_logic;
SIGNAL \hgc_genlock|Add0~6_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~41_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~7\ : std_logic;
SIGNAL \hgc_genlock|Add0~8_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~42_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~9\ : std_logic;
SIGNAL \hgc_genlock|Add0~10_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~43_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~11\ : std_logic;
SIGNAL \hgc_genlock|Add0~12_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~44_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~13\ : std_logic;
SIGNAL \hgc_genlock|Add0~14_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~45_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~15\ : std_logic;
SIGNAL \hgc_genlock|Add0~16_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~46_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~17\ : std_logic;
SIGNAL \hgc_genlock|Add0~18_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~47_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~19\ : std_logic;
SIGNAL \hgc_genlock|Add0~20_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~48_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~21\ : std_logic;
SIGNAL \hgc_genlock|Add0~22_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~49_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~23\ : std_logic;
SIGNAL \hgc_genlock|Add0~24_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~50_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~25\ : std_logic;
SIGNAL \hgc_genlock|Add0~26_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~51_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~27\ : std_logic;
SIGNAL \hgc_genlock|Add0~28_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~52_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~29\ : std_logic;
SIGNAL \hgc_genlock|Add0~30_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~53_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~31\ : std_logic;
SIGNAL \hgc_genlock|Add0~32_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~37_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan0~3_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan0~1_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan0~2_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan0~0_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan0~4_combout\ : std_logic;
SIGNAL \hgc_genlock|process_0~0_combout\ : std_logic;
SIGNAL \hgc_genlock|peak~0_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~33\ : std_logic;
SIGNAL \hgc_genlock|Add0~34_combout\ : std_logic;
SIGNAL \hgc_genlock|Add0~36_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_reset~0_combout\ : std_logic;
SIGNAL \hgc_genlock|latch~0_combout\ : std_logic;
SIGNAL \hgc_genlock|latch~q\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_reset~1_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_reset~q\ : std_logic;
SIGNAL \hgc_genlock|Add6~1\ : std_logic;
SIGNAL \hgc_genlock|Add6~2_combout\ : std_logic;
SIGNAL \hgc_genlock|sample_ticks[1]~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add6~3\ : std_logic;
SIGNAL \hgc_genlock|Add6~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add6~5\ : std_logic;
SIGNAL \hgc_genlock|Add6~6_combout\ : std_logic;
SIGNAL \hgc_genlock|sample_ticks[3]~1_combout\ : std_logic;
SIGNAL \hgc_genlock|Add6~7\ : std_logic;
SIGNAL \hgc_genlock|Add6~8_combout\ : std_logic;
SIGNAL \hgc_genlock|sample_ticks[4]~0_combout\ : std_logic;
SIGNAL \hgc_genlock|hsync_ticks[2]~0_combout\ : std_logic;
SIGNAL \hgc_genlock|hsync_ticks[0]~feeder_combout\ : std_logic;
SIGNAL \hgc_genlock|hsync_ticks[1]~1_combout\ : std_logic;
SIGNAL \hgc_sync_level|LessThan1~0_combout\ : std_logic;
SIGNAL \hgc_sync_level|LessThan1~1_combout\ : std_logic;
SIGNAL \hgc_sync_level|LessThan1~2_combout\ : std_logic;
SIGNAL \hgc_sync_level|LessThan1~3_combout\ : std_logic;
SIGNAL \hgc_sync_level|LessThan1~4_combout\ : std_logic;
SIGNAL \hgc_sync_level|sync~0_combout\ : std_logic;
SIGNAL \hgc_sync_level|sync~q\ : std_logic;
SIGNAL \hgc_sync_level|hcount~18_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[0]~17\ : std_logic;
SIGNAL \hgc_sync_level|hcount[1]~19_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[1]~20\ : std_logic;
SIGNAL \hgc_sync_level|hcount[2]~21_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[2]~22\ : std_logic;
SIGNAL \hgc_sync_level|hcount[3]~23_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[3]~24\ : std_logic;
SIGNAL \hgc_sync_level|hcount[4]~25_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[4]~26\ : std_logic;
SIGNAL \hgc_sync_level|hcount[5]~27_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[5]~28\ : std_logic;
SIGNAL \hgc_sync_level|hcount[6]~29_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[6]~30\ : std_logic;
SIGNAL \hgc_sync_level|hcount[7]~31_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[7]~32\ : std_logic;
SIGNAL \hgc_sync_level|hcount[8]~33_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[8]~34\ : std_logic;
SIGNAL \hgc_sync_level|hcount[9]~35_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[9]~36\ : std_logic;
SIGNAL \hgc_sync_level|hcount[10]~37_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[10]~38\ : std_logic;
SIGNAL \hgc_sync_level|hcount[11]~39_combout\ : std_logic;
SIGNAL \hgc_sync_level|Equal0~2_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[11]~40\ : std_logic;
SIGNAL \hgc_sync_level|hcount[12]~41_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[12]~42\ : std_logic;
SIGNAL \hgc_sync_level|hcount[13]~43_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[13]~44\ : std_logic;
SIGNAL \hgc_sync_level|hcount[14]~45_combout\ : std_logic;
SIGNAL \hgc_sync_level|hcount[14]~46\ : std_logic;
SIGNAL \hgc_sync_level|hcount[15]~47_combout\ : std_logic;
SIGNAL \hgc_sync_level|Equal0~3_combout\ : std_logic;
SIGNAL \hgc_sync_level|Equal0~0_combout\ : std_logic;
SIGNAL \hgc_sync_level|Equal0~1_combout\ : std_logic;
SIGNAL \hgc_sync_level|Equal0~4_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~9_RESYN16_BDD17\ : std_logic;
SIGNAL \ega_sync_level|peak~9_RESYN18_BDD19\ : std_logic;
SIGNAL \ega_sync_level|LessThan2~2_RESYN4_BDD5\ : std_logic;
SIGNAL \ega_sync_level|LessThan2~2_RESYN2_BDD3\ : std_logic;
SIGNAL \ega_sync_level|LessThan2~2_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~9_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~22_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[0]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~1\ : std_logic;
SIGNAL \ega_sync_level|Add3~2_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~21_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[1]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~3\ : std_logic;
SIGNAL \ega_sync_level|Add3~4_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~20_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[2]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~5\ : std_logic;
SIGNAL \ega_sync_level|Add3~6_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~19_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[3]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~7\ : std_logic;
SIGNAL \ega_sync_level|Add3~8_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~18_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[4]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~9\ : std_logic;
SIGNAL \ega_sync_level|Add3~10_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~17_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[5]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~11\ : std_logic;
SIGNAL \ega_sync_level|Add3~12_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~16_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[6]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~13\ : std_logic;
SIGNAL \ega_sync_level|Add3~14_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~15_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[7]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~15\ : std_logic;
SIGNAL \ega_sync_level|Add3~16_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~14_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[8]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~17\ : std_logic;
SIGNAL \ega_sync_level|Add3~18_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~13_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[9]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~19\ : std_logic;
SIGNAL \ega_sync_level|Add3~20_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~12_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[10]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~21\ : std_logic;
SIGNAL \ega_sync_level|Add3~22_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~11_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[11]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~23\ : std_logic;
SIGNAL \ega_sync_level|Add3~24_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~10_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:peak[12]~q\ : std_logic;
SIGNAL \ega_sync_level|Add3~25\ : std_logic;
SIGNAL \ega_sync_level|Add3~26_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan2~3_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:sync~0_combout\ : std_logic;
SIGNAL \ega_sync_level|process_3:sync~q\ : std_logic;
SIGNAL \ega_sync_level|vchange~0_combout\ : std_logic;
SIGNAL \ega_sync_level|vchange~q\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~27_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~1\ : std_logic;
SIGNAL \ega_sync_level|Add5~2_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~26_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~3\ : std_logic;
SIGNAL \ega_sync_level|Add5~4_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~25_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~5\ : std_logic;
SIGNAL \ega_sync_level|Add5~6_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~24_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~7\ : std_logic;
SIGNAL \ega_sync_level|Add5~8_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~23_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~9\ : std_logic;
SIGNAL \ega_sync_level|Add5~10_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~22_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~11\ : std_logic;
SIGNAL \ega_sync_level|Add5~12_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~21_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~13\ : std_logic;
SIGNAL \ega_sync_level|Add5~14_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~20_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~15\ : std_logic;
SIGNAL \ega_sync_level|Add5~16_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~19_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~17\ : std_logic;
SIGNAL \ega_sync_level|Add5~18_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~18_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~19\ : std_logic;
SIGNAL \ega_sync_level|Add5~20_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~17_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~21\ : std_logic;
SIGNAL \ega_sync_level|Add5~22_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~16_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~23\ : std_logic;
SIGNAL \ega_sync_level|Add5~24_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~15_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~25\ : std_logic;
SIGNAL \ega_sync_level|Add5~26_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~14_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~27\ : std_logic;
SIGNAL \ega_sync_level|Add5~28_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~13_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~29\ : std_logic;
SIGNAL \ega_sync_level|Add5~30_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~12_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~31\ : std_logic;
SIGNAL \ega_sync_level|Add5~32_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~11_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~33\ : std_logic;
SIGNAL \ega_sync_level|Add5~34_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~10_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~35\ : std_logic;
SIGNAL \ega_sync_level|Add5~36_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~9_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~37\ : std_logic;
SIGNAL \ega_sync_level|Add5~38_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~8_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~39\ : std_logic;
SIGNAL \ega_sync_level|Add5~40_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~7_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~41\ : std_logic;
SIGNAL \ega_sync_level|Add5~42_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~6_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~43\ : std_logic;
SIGNAL \ega_sync_level|Add5~44_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~5_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~45\ : std_logic;
SIGNAL \ega_sync_level|Add5~46_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~4_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~47\ : std_logic;
SIGNAL \ega_sync_level|Add5~48_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~3_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~49\ : std_logic;
SIGNAL \ega_sync_level|Add5~50_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~2_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~51\ : std_logic;
SIGNAL \ega_sync_level|Add5~52_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~1_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~53\ : std_logic;
SIGNAL \ega_sync_level|Add5~54_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_hi~0_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~56_combout\ : std_logic;
SIGNAL \ega_sync_level|vsync_hi[25]~0_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~27_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~1\ : std_logic;
SIGNAL \ega_sync_level|Add4~2_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~26_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~3\ : std_logic;
SIGNAL \ega_sync_level|Add4~4_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~25_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~5\ : std_logic;
SIGNAL \ega_sync_level|Add4~6_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~24_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~7\ : std_logic;
SIGNAL \ega_sync_level|Add4~8_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~23_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~9\ : std_logic;
SIGNAL \ega_sync_level|Add4~10_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~22_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~11\ : std_logic;
SIGNAL \ega_sync_level|Add4~12_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~21_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~13\ : std_logic;
SIGNAL \ega_sync_level|Add4~14_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~20_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~15\ : std_logic;
SIGNAL \ega_sync_level|Add4~16_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~19_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~17\ : std_logic;
SIGNAL \ega_sync_level|Add4~18_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~18_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~19\ : std_logic;
SIGNAL \ega_sync_level|Add4~20_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~17_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~21\ : std_logic;
SIGNAL \ega_sync_level|Add4~22_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~16_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~23\ : std_logic;
SIGNAL \ega_sync_level|Add4~24_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~15_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~25\ : std_logic;
SIGNAL \ega_sync_level|Add4~26_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~14_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~27\ : std_logic;
SIGNAL \ega_sync_level|Add4~28_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~13_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~29\ : std_logic;
SIGNAL \ega_sync_level|Add4~30_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~12_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~31\ : std_logic;
SIGNAL \ega_sync_level|Add4~32_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~11_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~33\ : std_logic;
SIGNAL \ega_sync_level|Add4~34_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~10_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~35\ : std_logic;
SIGNAL \ega_sync_level|Add4~36_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~9_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~37\ : std_logic;
SIGNAL \ega_sync_level|Add4~38_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~8_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~39\ : std_logic;
SIGNAL \ega_sync_level|Add4~40_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~7_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~41\ : std_logic;
SIGNAL \ega_sync_level|Add4~42_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~6_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~43\ : std_logic;
SIGNAL \ega_sync_level|Add4~44_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~5_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~45\ : std_logic;
SIGNAL \ega_sync_level|Add4~46_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~4_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~47\ : std_logic;
SIGNAL \ega_sync_level|Add4~48_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~3_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~49\ : std_logic;
SIGNAL \ega_sync_level|Add4~50_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~2_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~51\ : std_logic;
SIGNAL \ega_sync_level|Add4~52_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~1_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~53\ : std_logic;
SIGNAL \ega_sync_level|Add4~54_combout\ : std_logic;
SIGNAL \ega_sync_level|peak_lo~0_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~56_combout\ : std_logic;
SIGNAL \ega_sync_level|vsync_lo[4]~0_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~57_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~57_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~58_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~58_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~59_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~59_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~60_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~60_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~61_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~61_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~62_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~62_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~63_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~63_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~64_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~64_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~65_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~65_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~66_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~66_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~67_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~67_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~68_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~68_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~69_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~69_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~70_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~70_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~71_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~71_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~72_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~72_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~73_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~73_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~74_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~74_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~75_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~75_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~76_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~76_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~77_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~77_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~78_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~78_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~79_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~79_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~80_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~80_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~81_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~81_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~82_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~82_combout\ : std_logic;
SIGNAL \ega_sync_level|Add4~83_combout\ : std_logic;
SIGNAL \ega_sync_level|Add5~83_combout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~1_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~3_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~5_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~7_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~9_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~11_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~13_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~15_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~17_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~19_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~21_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~23_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~25_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~27_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~29_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~31_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~33_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~35_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~37_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~39_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~41_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~43_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~45_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~47_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~49_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~51_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~53_cout\ : std_logic;
SIGNAL \mda_sync_level|LessThan6~54_combout\ : std_logic;
SIGNAL \hgc_sync_level|video_enable~0_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[0]~28_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[0]~29\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[1]~30_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[1]~31\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[2]~32_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[2]~33\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[3]~34_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[3]~35\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[4]~36_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[4]~37\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[5]~38_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[5]~39\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[6]~40_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[6]~41\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[7]~42_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[7]~43\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[8]~44_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[8]~45\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[9]~46_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[9]~47\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[10]~48_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[10]~49\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[11]~50_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan5~2_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[11]~51\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[12]~52_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[12]~53\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[13]~54_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[13]~55\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[14]~56_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[14]~57\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[15]~58_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan5~3_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan5~0_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan5~1_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan5~4_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[15]~59\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[16]~60_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[16]~61\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[17]~62_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[17]~63\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[18]~64_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[18]~65\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[19]~66_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[19]~67\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[20]~68_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[20]~69\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[21]~70_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[21]~71\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[22]~72_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[22]~73\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[23]~74_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[23]~75\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[24]~76_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[24]~77\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[25]~78_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[25]~79\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[26]~80_combout\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[26]~81\ : std_logic;
SIGNAL \ega_sync_level|video_cnt[27]~82_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan5~7_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan5~6_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan5~5_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan5~8_combout\ : std_logic;
SIGNAL \ega_sync_level|video_trg~feeder_combout\ : std_logic;
SIGNAL \ega_sync_level|video_trg~q\ : std_logic;
SIGNAL \hgc_sync_level|video_enable~q\ : std_logic;
SIGNAL \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \hgc_vga_video|Add1~13\ : std_logic;
SIGNAL \hgc_vga_video|Add1~14_combout\ : std_logic;
SIGNAL \hgc_vga_video|hcount~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal0~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~15\ : std_logic;
SIGNAL \hgc_vga_video|Add1~16_combout\ : std_logic;
SIGNAL \hgc_vga_video|hcount~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~17\ : std_logic;
SIGNAL \hgc_vga_video|Add1~18_combout\ : std_logic;
SIGNAL \hgc_vga_video|hcount~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~19\ : std_logic;
SIGNAL \hgc_vga_video|Add1~20_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~21\ : std_logic;
SIGNAL \hgc_vga_video|Add1~22_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~23\ : std_logic;
SIGNAL \hgc_vga_video|Add1~24_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~25\ : std_logic;
SIGNAL \hgc_vga_video|Add1~26_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~27\ : std_logic;
SIGNAL \hgc_vga_video|Add1~28_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~29\ : std_logic;
SIGNAL \hgc_vga_video|Add1~30_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal0~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_5~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal0~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal0~3_combout\ : std_logic;
SIGNAL \hgc_vga_video|hcount~3_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~1\ : std_logic;
SIGNAL \hgc_vga_video|Add1~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~3\ : std_logic;
SIGNAL \hgc_vga_video|Add1~4_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~5\ : std_logic;
SIGNAL \hgc_vga_video|Add1~6_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~7\ : std_logic;
SIGNAL \hgc_vga_video|Add1~8_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~9\ : std_logic;
SIGNAL \hgc_vga_video|Add1~10_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add1~11\ : std_logic;
SIGNAL \hgc_vga_video|Add1~12_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal5~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal0~4_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal5~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|rd_req~0_combout\ : std_logic;
SIGNAL \hgc_sync_level|hblank~0_combout\ : std_logic;
SIGNAL \hgc_sync_level|hblank~q\ : std_logic;
SIGNAL \hgc_genlock|vcount[0]~14_combout\ : std_logic;
SIGNAL \ega_sync_level|vblank~0_combout\ : std_logic;
SIGNAL \ega_sync_level|vblank~q\ : std_logic;
SIGNAL \hgc_genlock|vcount~42_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[0]~15\ : std_logic;
SIGNAL \hgc_genlock|vcount[1]~16_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[1]~17\ : std_logic;
SIGNAL \hgc_genlock|vcount[2]~18_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[2]~19\ : std_logic;
SIGNAL \hgc_genlock|vcount[3]~20_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[3]~21\ : std_logic;
SIGNAL \hgc_genlock|vcount[4]~22_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[4]~23\ : std_logic;
SIGNAL \hgc_genlock|vcount[5]~24_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[5]~25\ : std_logic;
SIGNAL \hgc_genlock|vcount[6]~26_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[6]~27\ : std_logic;
SIGNAL \hgc_genlock|vcount[7]~28_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[7]~29\ : std_logic;
SIGNAL \hgc_genlock|vcount[8]~30_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[8]~31\ : std_logic;
SIGNAL \hgc_genlock|vcount[9]~32_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[9]~33\ : std_logic;
SIGNAL \hgc_genlock|vcount[10]~34_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[10]~35\ : std_logic;
SIGNAL \hgc_genlock|vcount[11]~36_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[11]~37\ : std_logic;
SIGNAL \hgc_genlock|vcount[12]~38_combout\ : std_logic;
SIGNAL \hgc_genlock|vcount[12]~39\ : std_logic;
SIGNAL \hgc_genlock|vcount[13]~40_combout\ : std_logic;
SIGNAL \hgc_genlock|process_13~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_13~1_combout\ : std_logic;
SIGNAL \hgc_genlock|process_13~2_combout\ : std_logic;
SIGNAL \hgc_genlock|process_13~3_combout\ : std_logic;
SIGNAL \hgc_genlock|process_13~4_combout\ : std_logic;
SIGNAL \hgc_genlock|store_trg~0_combout\ : std_logic;
SIGNAL \hgc_genlock|store_trg~q\ : std_logic;
SIGNAL \hgc_genlock|wr_req~0_combout\ : std_logic;
SIGNAL \hgc_sync_level|video_enable~clkctrl_outclk\ : std_logic;
SIGNAL \hgc_sram|wr_ack~q\ : std_logic;
SIGNAL \hgc_genlock|wr_req~q\ : std_logic;
SIGNAL \hgc_sram|Add0~11\ : std_logic;
SIGNAL \hgc_sram|Add0~12_combout\ : std_logic;
SIGNAL \hgc_sram|Selector5~0_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~13\ : std_logic;
SIGNAL \hgc_sram|Add0~14_combout\ : std_logic;
SIGNAL \hgc_sram|Selector4~0_combout\ : std_logic;
SIGNAL \hgc_sram|Equal0~0_combout\ : std_logic;
SIGNAL \hgc_sram|Equal0~1_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~15\ : std_logic;
SIGNAL \hgc_sram|Add0~16_combout\ : std_logic;
SIGNAL \hgc_sram|Selector3~0_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~17\ : std_logic;
SIGNAL \hgc_sram|Add0~18_combout\ : std_logic;
SIGNAL \hgc_sram|Selector2~0_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~19\ : std_logic;
SIGNAL \hgc_sram|Add0~20_combout\ : std_logic;
SIGNAL \hgc_sram|Selector1~0_combout\ : std_logic;
SIGNAL \hgc_sram|LessThan0~0_combout\ : std_logic;
SIGNAL \hgc_sram|Equal0~2_combout\ : std_logic;
SIGNAL \hgc_sram|Equal0~3_combout\ : std_logic;
SIGNAL \hgc_sram|Equal0~4_combout\ : std_logic;
SIGNAL \hgc_sram|LessThan1~0_combout\ : std_logic;
SIGNAL \hgc_sram|LessThan0~1_combout\ : std_logic;
SIGNAL \hgc_sram|load_col~0_combout\ : std_logic;
SIGNAL \hgc_sram|SramRoutine.SramRoutine_Idle~0_combout\ : std_logic;
SIGNAL \hgc_sram|SramRoutine.SramRoutine_Idle~feeder_combout\ : std_logic;
SIGNAL \hgc_sram|Equal0~5_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~18_combout\ : std_logic;
SIGNAL \hgc_sram|SramRoutine.SramRoutine_Idle~q\ : std_logic;
SIGNAL \hgc_sram|Selector31~0_combout\ : std_logic;
SIGNAL \hgc_sram|SramRoutine.SramRoutine_Load~q\ : std_logic;
SIGNAL \hgc_sram|Selector11~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector11~2_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~1\ : std_logic;
SIGNAL \hgc_sram|Add0~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector10~0_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~3\ : std_logic;
SIGNAL \hgc_sram|Add0~4_combout\ : std_logic;
SIGNAL \hgc_sram|Selector9~0_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~5\ : std_logic;
SIGNAL \hgc_sram|Add0~6_combout\ : std_logic;
SIGNAL \hgc_sram|Selector8~0_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~7\ : std_logic;
SIGNAL \hgc_sram|Add0~8_combout\ : std_logic;
SIGNAL \hgc_sram|Selector7~0_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~9\ : std_logic;
SIGNAL \hgc_sram|Add0~10_combout\ : std_logic;
SIGNAL \hgc_sram|Selector6~0_combout\ : std_logic;
SIGNAL \hgc_sram|LessThan1~2_combout\ : std_logic;
SIGNAL \hgc_sram|LessThan1~1_combout\ : std_logic;
SIGNAL \hgc_sram|LessThan1~3_combout\ : std_logic;
SIGNAL \hgc_sram|Selector11~1_combout\ : std_logic;
SIGNAL \hgc_sram|Add0~21\ : std_logic;
SIGNAL \hgc_sram|Add0~22_combout\ : std_logic;
SIGNAL \hgc_sram|Selector0~1_combout\ : std_logic;
SIGNAL \hgc_sram|LessThan0~2_combout\ : std_logic;
SIGNAL \hgc_sram|rd_ack~q\ : std_logic;
SIGNAL \hgc_vga_video|rd_req~q\ : std_logic;
SIGNAL \hgc_sram|Selector32~0_combout\ : std_logic;
SIGNAL \hgc_sram|SramRoutine.SramRoutine_Store~q\ : std_logic;
SIGNAL \hgc_sram|SramAddress[0]~11_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[0]~12_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[0]~10_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[0]~13_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[0]~14_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[0]~15_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[0]~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector0~0_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[12]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[12]~en_q\ : std_logic;
SIGNAL \cga_sram|SramAddress[0]~15_combout\ : std_logic;
SIGNAL \cga_sram|store_col[1]~1_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[0]~12_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[0]~13_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[0]~14_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[0]~28_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[0]~16_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[0]~17_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[0]~18_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[0]~0_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[0]~18_combout\ : std_logic;
SIGNAL \mda_sram|Add0~1\ : std_logic;
SIGNAL \mda_sram|Add0~2_combout\ : std_logic;
SIGNAL \mda_sram|Add0~3\ : std_logic;
SIGNAL \mda_sram|Add0~4_combout\ : std_logic;
SIGNAL \mda_sram|Selector9~0_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[0]~16_combout\ : std_logic;
SIGNAL \mda_sync_level|peak~3_combout\ : std_logic;
SIGNAL \mda_sync_level|peak~7_combout\ : std_logic;
SIGNAL \mda_sync_level|Add1~1\ : std_logic;
SIGNAL \mda_sync_level|Add1~2_combout\ : std_logic;
SIGNAL \mda_sync_level|peak~6_combout\ : std_logic;
SIGNAL \mda_sync_level|Add1~3\ : std_logic;
SIGNAL \mda_sync_level|Add1~4_combout\ : std_logic;
SIGNAL \mda_sync_level|peak~5_combout\ : std_logic;
SIGNAL \mda_sync_level|Add1~5\ : std_logic;
SIGNAL \mda_sync_level|Add1~6_combout\ : std_logic;
SIGNAL \mda_sync_level|peak~4_combout\ : std_logic;
SIGNAL \mda_sync_level|Add1~7\ : std_logic;
SIGNAL \mda_sync_level|Add1~8_combout\ : std_logic;
SIGNAL \mda_sync_level|peak~1_combout\ : std_logic;
SIGNAL \mda_sync_level|Add1~9\ : std_logic;
SIGNAL \mda_sync_level|Add1~10_combout\ : std_logic;
SIGNAL \mda_sync_level|peak~2_combout\ : std_logic;
SIGNAL \mda_sync_level|Add1~11\ : std_logic;
SIGNAL \mda_sync_level|Add1~12_combout\ : std_logic;
SIGNAL \mda_sync_level|peak~0_combout\ : std_logic;
SIGNAL \mda_sync_level|Add1~13\ : std_logic;
SIGNAL \mda_sync_level|Add1~14_combout\ : std_logic;
SIGNAL \mda_sync_level|LessThan1~5_combout\ : std_logic;
SIGNAL \mda_genlock|Add6~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_0~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~38_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~1\ : std_logic;
SIGNAL \mda_genlock|Add0~2_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~39_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~3\ : std_logic;
SIGNAL \mda_genlock|Add0~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~40_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~5\ : std_logic;
SIGNAL \mda_genlock|Add0~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~41_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~7\ : std_logic;
SIGNAL \mda_genlock|Add0~8_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~42_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~9\ : std_logic;
SIGNAL \mda_genlock|Add0~10_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~43_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~11\ : std_logic;
SIGNAL \mda_genlock|Add0~12_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~44_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~13\ : std_logic;
SIGNAL \mda_genlock|Add0~14_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~45_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~15\ : std_logic;
SIGNAL \mda_genlock|Add0~16_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~46_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~17\ : std_logic;
SIGNAL \mda_genlock|Add0~18_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~47_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~19\ : std_logic;
SIGNAL \mda_genlock|Add0~21\ : std_logic;
SIGNAL \mda_genlock|Add0~22_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~49_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~23\ : std_logic;
SIGNAL \mda_genlock|Add0~24_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~50_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~25\ : std_logic;
SIGNAL \mda_genlock|Add0~26_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~51_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~27\ : std_logic;
SIGNAL \mda_genlock|Add0~28_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~52_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~29\ : std_logic;
SIGNAL \mda_genlock|Add0~30_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~53_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~31\ : std_logic;
SIGNAL \mda_genlock|Add0~32_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~37_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~33\ : std_logic;
SIGNAL \mda_genlock|Add0~34_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~36_combout\ : std_logic;
SIGNAL \mda_genlock|peak~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~20_combout\ : std_logic;
SIGNAL \mda_genlock|Add0~48_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan0~2_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan0~0_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan0~1_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan0~3_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan0~4_combout\ : std_logic;
SIGNAL \mda_genlock|adj_trg_reset~0_combout\ : std_logic;
SIGNAL \mda_genlock|latch~0_combout\ : std_logic;
SIGNAL \mda_genlock|latch~q\ : std_logic;
SIGNAL \mda_genlock|adj_trg_reset~1_combout\ : std_logic;
SIGNAL \mda_genlock|adj_trg_reset~q\ : std_logic;
SIGNAL \mda_genlock|Add6~1\ : std_logic;
SIGNAL \mda_genlock|Add6~2_combout\ : std_logic;
SIGNAL \mda_genlock|sample_ticks[1]~1_combout\ : std_logic;
SIGNAL \mda_genlock|Add6~3\ : std_logic;
SIGNAL \mda_genlock|Add6~4_combout\ : std_logic;
SIGNAL \mda_genlock|sample_ticks[2]~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add6~5\ : std_logic;
SIGNAL \mda_genlock|Add6~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add6~7\ : std_logic;
SIGNAL \mda_genlock|Add6~8_combout\ : std_logic;
SIGNAL \mda_genlock|hsync_ticks[0]~0_combout\ : std_logic;
SIGNAL \mda_sync_level|LessThan1~3_combout\ : std_logic;
SIGNAL \mda_sync_level|LessThan1~4_combout\ : std_logic;
SIGNAL \mda_sync_level|Add1~15\ : std_logic;
SIGNAL \mda_sync_level|Add1~16_combout\ : std_logic;
SIGNAL \mda_sync_level|LessThan1~1_combout\ : std_logic;
SIGNAL \mda_sync_level|LessThan1~0_combout\ : std_logic;
SIGNAL \mda_sync_level|LessThan1~2_combout\ : std_logic;
SIGNAL \mda_sync_level|LessThan1~6_combout\ : std_logic;
SIGNAL \mda_sync_level|sync~0_combout\ : std_logic;
SIGNAL \mda_sync_level|sync~q\ : std_logic;
SIGNAL \mda_sync_level|hcount~18_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount~19_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[0]~17\ : std_logic;
SIGNAL \mda_sync_level|hcount[1]~20_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[1]~21\ : std_logic;
SIGNAL \mda_sync_level|hcount[2]~22_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[2]~23\ : std_logic;
SIGNAL \mda_sync_level|hcount[3]~24_combout\ : std_logic;
SIGNAL \mda_sync_level|Equal0~0_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[3]~25\ : std_logic;
SIGNAL \mda_sync_level|hcount[4]~26_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[4]~27\ : std_logic;
SIGNAL \mda_sync_level|hcount[5]~28_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[5]~29\ : std_logic;
SIGNAL \mda_sync_level|hcount[6]~30_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[6]~31\ : std_logic;
SIGNAL \mda_sync_level|hcount[7]~32_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[7]~33\ : std_logic;
SIGNAL \mda_sync_level|hcount[8]~34_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[8]~35\ : std_logic;
SIGNAL \mda_sync_level|hcount[9]~36_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[9]~37\ : std_logic;
SIGNAL \mda_sync_level|hcount[10]~38_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[10]~39\ : std_logic;
SIGNAL \mda_sync_level|hcount[11]~40_combout\ : std_logic;
SIGNAL \mda_sync_level|Equal0~2_combout\ : std_logic;
SIGNAL \mda_sync_level|Equal0~1_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[11]~41\ : std_logic;
SIGNAL \mda_sync_level|hcount[12]~42_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[12]~43\ : std_logic;
SIGNAL \mda_sync_level|hcount[13]~44_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[13]~45\ : std_logic;
SIGNAL \mda_sync_level|hcount[14]~46_combout\ : std_logic;
SIGNAL \mda_sync_level|hcount[14]~47\ : std_logic;
SIGNAL \mda_sync_level|hcount[15]~48_combout\ : std_logic;
SIGNAL \mda_sync_level|Equal0~3_combout\ : std_logic;
SIGNAL \mda_sync_level|Equal0~4_combout\ : std_logic;
SIGNAL \mda_sync_level|video_enable~0_combout\ : std_logic;
SIGNAL \mda_sync_level|video_enable~q\ : std_logic;
SIGNAL \mda_sync_level|video_enable~clkctrl_outclk\ : std_logic;
SIGNAL \mda_sram|Add0~5\ : std_logic;
SIGNAL \mda_sram|Add0~6_combout\ : std_logic;
SIGNAL \mda_sram|Selector8~0_combout\ : std_logic;
SIGNAL \mda_sram|Add0~7\ : std_logic;
SIGNAL \mda_sram|Add0~8_combout\ : std_logic;
SIGNAL \mda_sram|Selector7~0_combout\ : std_logic;
SIGNAL \mda_sram|Add0~9\ : std_logic;
SIGNAL \mda_sram|Add0~10_combout\ : std_logic;
SIGNAL \mda_sram|Selector6~0_combout\ : std_logic;
SIGNAL \mda_sram|Add0~11\ : std_logic;
SIGNAL \mda_sram|Add0~12_combout\ : std_logic;
SIGNAL \mda_sram|Selector5~0_combout\ : std_logic;
SIGNAL \mda_sram|Add0~13\ : std_logic;
SIGNAL \mda_sram|Add0~14_combout\ : std_logic;
SIGNAL \mda_sram|Selector4~0_combout\ : std_logic;
SIGNAL \mda_sram|Add0~15\ : std_logic;
SIGNAL \mda_sram|Add0~16_combout\ : std_logic;
SIGNAL \mda_sram|Selector3~0_combout\ : std_logic;
SIGNAL \mda_sram|Add0~17\ : std_logic;
SIGNAL \mda_sram|Add0~18_combout\ : std_logic;
SIGNAL \mda_sram|Selector2~0_combout\ : std_logic;
SIGNAL \mda_sram|Add0~19\ : std_logic;
SIGNAL \mda_sram|Add0~20_combout\ : std_logic;
SIGNAL \mda_sram|Selector1~0_combout\ : std_logic;
SIGNAL \mda_sram|Add0~21\ : std_logic;
SIGNAL \mda_sram|Add0~22_combout\ : std_logic;
SIGNAL \mda_sram|Selector0~1_combout\ : std_logic;
SIGNAL \mda_sram|LessThan1~4_combout\ : std_logic;
SIGNAL \mda_sram|LessThan1~3_combout\ : std_logic;
SIGNAL \mda_sram|LessThan1~5_combout\ : std_logic;
SIGNAL \mda_sram|LessThan1~6_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~5\ : std_logic;
SIGNAL \mda_vga_video|Add1~6_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~7\ : std_logic;
SIGNAL \mda_vga_video|Add1~8_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~9\ : std_logic;
SIGNAL \mda_vga_video|Add1~10_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~11\ : std_logic;
SIGNAL \mda_vga_video|Add1~12_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~13\ : std_logic;
SIGNAL \mda_vga_video|Add1~14_combout\ : std_logic;
SIGNAL \mda_vga_video|hcount~2_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal0~2_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~15\ : std_logic;
SIGNAL \mda_vga_video|Add1~16_combout\ : std_logic;
SIGNAL \mda_vga_video|hcount~1_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~17\ : std_logic;
SIGNAL \mda_vga_video|Add1~18_combout\ : std_logic;
SIGNAL \mda_vga_video|hcount~0_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~19\ : std_logic;
SIGNAL \mda_vga_video|Add1~20_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~21\ : std_logic;
SIGNAL \mda_vga_video|Add1~22_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~23\ : std_logic;
SIGNAL \mda_vga_video|Add1~24_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~25\ : std_logic;
SIGNAL \mda_vga_video|Add1~26_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~27\ : std_logic;
SIGNAL \mda_vga_video|Add1~28_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~29\ : std_logic;
SIGNAL \mda_vga_video|Add1~30_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal0~0_combout\ : std_logic;
SIGNAL \mda_vga_video|process_5~0_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal0~1_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal0~3_combout\ : std_logic;
SIGNAL \mda_vga_video|hcount~3_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~1\ : std_logic;
SIGNAL \mda_vga_video|Add1~2_combout\ : std_logic;
SIGNAL \mda_vga_video|Add1~3\ : std_logic;
SIGNAL \mda_vga_video|Add1~4_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal5~2_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal5~0_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal5~1_combout\ : std_logic;
SIGNAL \mda_vga_video|rd_req~0_combout\ : std_logic;
SIGNAL \mda_sram|LessThan1~2_combout\ : std_logic;
SIGNAL \mda_sram|LessThan0~1_combout\ : std_logic;
SIGNAL \mda_sram|Equal0~0_combout\ : std_logic;
SIGNAL \mda_sram|Equal0~1_combout\ : std_logic;
SIGNAL \mda_sram|LessThan0~2_combout\ : std_logic;
SIGNAL \mda_sram|LessThan0~0_combout\ : std_logic;
SIGNAL \mda_sram|Equal0~2_combout\ : std_logic;
SIGNAL \mda_sram|Equal0~4_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[17]~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector31~0_combout\ : std_logic;
SIGNAL \mda_sram|SramRoutine.SramRoutine_Load~q\ : std_logic;
SIGNAL \mda_sram|rd_ack~q\ : std_logic;
SIGNAL \mda_vga_video|rd_req~q\ : std_logic;
SIGNAL \mda_sync_level|hblank~0_combout\ : std_logic;
SIGNAL \mda_sync_level|hblank~q\ : std_logic;
SIGNAL \mda_genlock|vcount[0]~14_combout\ : std_logic;
SIGNAL \mda_genlock|vcount~42_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[0]~15\ : std_logic;
SIGNAL \mda_genlock|vcount[1]~16_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[1]~17\ : std_logic;
SIGNAL \mda_genlock|vcount[2]~18_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[2]~19\ : std_logic;
SIGNAL \mda_genlock|vcount[3]~20_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[3]~21\ : std_logic;
SIGNAL \mda_genlock|vcount[4]~22_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[4]~23\ : std_logic;
SIGNAL \mda_genlock|vcount[5]~24_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[5]~25\ : std_logic;
SIGNAL \mda_genlock|vcount[6]~26_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[6]~27\ : std_logic;
SIGNAL \mda_genlock|vcount[7]~28_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[7]~29\ : std_logic;
SIGNAL \mda_genlock|vcount[8]~30_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[8]~31\ : std_logic;
SIGNAL \mda_genlock|vcount[9]~32_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[9]~33\ : std_logic;
SIGNAL \mda_genlock|vcount[10]~34_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[10]~35\ : std_logic;
SIGNAL \mda_genlock|vcount[11]~36_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[11]~37\ : std_logic;
SIGNAL \mda_genlock|vcount[12]~38_combout\ : std_logic;
SIGNAL \mda_genlock|process_12~0_combout\ : std_logic;
SIGNAL \mda_genlock|vcount[12]~39\ : std_logic;
SIGNAL \mda_genlock|vcount[13]~40_combout\ : std_logic;
SIGNAL \mda_genlock|process_12~2_combout\ : std_logic;
SIGNAL \mda_genlock|process_12~1_combout\ : std_logic;
SIGNAL \mda_genlock|process_12~3_combout\ : std_logic;
SIGNAL \mda_genlock|process_12~4_combout\ : std_logic;
SIGNAL \mda_genlock|store_trg~0_combout\ : std_logic;
SIGNAL \mda_genlock|store_trg~q\ : std_logic;
SIGNAL \mda_genlock|wr_req~0_combout\ : std_logic;
SIGNAL \mda_sram|wr_ack~q\ : std_logic;
SIGNAL \mda_genlock|wr_req~q\ : std_logic;
SIGNAL \mda_sram|SramAddress~10_combout\ : std_logic;
SIGNAL \mda_sram|SramRoutine.SramRoutine_Idle~0_combout\ : std_logic;
SIGNAL \mda_sram|store_col~0_combout\ : std_logic;
SIGNAL \mda_sram|SramRoutine.SramRoutine_Idle~q\ : std_logic;
SIGNAL \mda_sram|Selector32~0_combout\ : std_logic;
SIGNAL \mda_sram|SramRoutine.SramRoutine_Store~q\ : std_logic;
SIGNAL \mda_sram|Selector11~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector10~0_combout\ : std_logic;
SIGNAL \mda_sram|Equal0~3_combout\ : std_logic;
SIGNAL \mda_sram|Equal0~5_combout\ : std_logic;
SIGNAL \mda_sram|Selector11~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector11~2_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[0]~11_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress~9_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[0]~12_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[0]~13_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[0]~15_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[0]~14_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[0]~16_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[0]~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector0~0_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[4]~enfeeder_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[0]~16_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~8_combout\ : std_logic;
SIGNAL \ega_sync_level|Add2~1\ : std_logic;
SIGNAL \ega_sync_level|Add2~2_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~7_combout\ : std_logic;
SIGNAL \ega_sync_level|Add2~3\ : std_logic;
SIGNAL \ega_sync_level|Add2~5\ : std_logic;
SIGNAL \ega_sync_level|Add2~6_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~5_combout\ : std_logic;
SIGNAL \ega_sync_level|Add2~7\ : std_logic;
SIGNAL \ega_sync_level|Add2~8_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~4_combout\ : std_logic;
SIGNAL \ega_sync_level|Add2~9\ : std_logic;
SIGNAL \ega_sync_level|Add2~10_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~3_combout\ : std_logic;
SIGNAL \ega_sync_level|Add2~11\ : std_logic;
SIGNAL \ega_sync_level|Add2~12_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~2_combout\ : std_logic;
SIGNAL \ega_sync_level|Add2~13\ : std_logic;
SIGNAL \ega_sync_level|Add2~14_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~1_combout\ : std_logic;
SIGNAL \ega_sync_level|Add2~15\ : std_logic;
SIGNAL \ega_sync_level|Add2~16_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan1~5_RESYN0_BDD1\ : std_logic;
SIGNAL \ega_sync_level|LessThan1~5_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan1~0_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan1~1_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan1~2_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan1~6_combout\ : std_logic;
SIGNAL \ega_sync_level|sync~0_combout\ : std_logic;
SIGNAL \ega_sync_level|sync~q\ : std_logic;
SIGNAL \ega_sync_level|process_1~0_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~0_combout\ : std_logic;
SIGNAL \ega_sync_level|peak~6_combout\ : std_logic;
SIGNAL \ega_sync_level|Add2~4_combout\ : std_logic;
SIGNAL \ega_sync_level|LessThan1~3_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount~18_RESYN14_BDD15\ : std_logic;
SIGNAL \ega_sync_level|hcount~18_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[0]~17\ : std_logic;
SIGNAL \ega_sync_level|hcount[1]~19_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[1]~20\ : std_logic;
SIGNAL \ega_sync_level|hcount[2]~21_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[2]~22\ : std_logic;
SIGNAL \ega_sync_level|hcount[3]~23_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[3]~24\ : std_logic;
SIGNAL \ega_sync_level|hcount[4]~25_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[4]~26\ : std_logic;
SIGNAL \ega_sync_level|hcount[5]~27_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[5]~28\ : std_logic;
SIGNAL \ega_sync_level|hcount[6]~29_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[6]~30\ : std_logic;
SIGNAL \ega_sync_level|hcount[7]~31_combout\ : std_logic;
SIGNAL \ega_sync_level|Equal0~1_combout\ : std_logic;
SIGNAL \ega_sync_level|Equal0~0_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[7]~32\ : std_logic;
SIGNAL \ega_sync_level|hcount[8]~33_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[8]~34\ : std_logic;
SIGNAL \ega_sync_level|hcount[9]~35_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[9]~36\ : std_logic;
SIGNAL \ega_sync_level|hcount[10]~37_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[10]~38\ : std_logic;
SIGNAL \ega_sync_level|hcount[11]~39_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[11]~40\ : std_logic;
SIGNAL \ega_sync_level|hcount[12]~41_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[12]~42\ : std_logic;
SIGNAL \ega_sync_level|hcount[13]~43_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[13]~44\ : std_logic;
SIGNAL \ega_sync_level|hcount[14]~45_combout\ : std_logic;
SIGNAL \ega_sync_level|hcount[14]~46\ : std_logic;
SIGNAL \ega_sync_level|hcount[15]~47_combout\ : std_logic;
SIGNAL \ega_sync_level|Equal0~3_combout\ : std_logic;
SIGNAL \ega_sync_level|Equal0~2_combout\ : std_logic;
SIGNAL \ega_sync_level|Equal0~4_combout\ : std_logic;
SIGNAL \ega_sync_level|video_enable~0_combout\ : std_logic;
SIGNAL \ega_sync_level|video_enable~q\ : std_logic;
SIGNAL \ega_sync_level|video_enable~clkctrl_outclk\ : std_logic;
SIGNAL \ega_vga_video|Add1~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~15\ : std_logic;
SIGNAL \ega_vga_video|Add1~16_combout\ : std_logic;
SIGNAL \ega_vga_video|hcount~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~1\ : std_logic;
SIGNAL \ega_vga_video|Add1~2_combout\ : std_logic;
SIGNAL \ega_vga_video|hcount~1_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~3\ : std_logic;
SIGNAL \ega_vga_video|Add1~4_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~5\ : std_logic;
SIGNAL \ega_vga_video|Add1~6_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal0~3_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~7\ : std_logic;
SIGNAL \ega_vga_video|Add1~8_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal0~2_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~17\ : std_logic;
SIGNAL \ega_vga_video|Add1~18_combout\ : std_logic;
SIGNAL \ega_vga_video|hcount~3_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~19\ : std_logic;
SIGNAL \ega_vga_video|Add1~20_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~21\ : std_logic;
SIGNAL \ega_vga_video|Add1~22_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~23\ : std_logic;
SIGNAL \ega_vga_video|Add1~24_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~25\ : std_logic;
SIGNAL \ega_vga_video|Add1~26_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~27\ : std_logic;
SIGNAL \ega_vga_video|Add1~28_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~29\ : std_logic;
SIGNAL \ega_vga_video|Add1~30_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal0~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal0~1_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal0~4_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~9\ : std_logic;
SIGNAL \ega_vga_video|Add1~10_combout\ : std_logic;
SIGNAL \ega_vga_video|hcount~2_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~11\ : std_logic;
SIGNAL \ega_vga_video|Add1~12_combout\ : std_logic;
SIGNAL \ega_vga_video|Add1~13\ : std_logic;
SIGNAL \ega_vga_video|Add1~14_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal5~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal0~5_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal0~6_combout\ : std_logic;
SIGNAL \ega_vga_video|rd_req~0_combout\ : std_logic;
SIGNAL \ega_sram|Add0~21\ : std_logic;
SIGNAL \ega_sram|Add0~22_combout\ : std_logic;
SIGNAL \ega_sram|Selector0~2_combout\ : std_logic;
SIGNAL \ega_sram|LessThan1~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector11~1_combout\ : std_logic;
SIGNAL \ega_sram|Add0~1\ : std_logic;
SIGNAL \ega_sram|Add0~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector10~0_combout\ : std_logic;
SIGNAL \ega_sram|Add0~3\ : std_logic;
SIGNAL \ega_sram|Add0~4_combout\ : std_logic;
SIGNAL \ega_sram|Selector9~0_combout\ : std_logic;
SIGNAL \ega_sram|Add0~5\ : std_logic;
SIGNAL \ega_sram|Add0~6_combout\ : std_logic;
SIGNAL \ega_sram|Selector8~0_combout\ : std_logic;
SIGNAL \ega_sram|Add0~7\ : std_logic;
SIGNAL \ega_sram|Add0~8_combout\ : std_logic;
SIGNAL \ega_sram|Selector7~0_combout\ : std_logic;
SIGNAL \ega_sram|Add0~9\ : std_logic;
SIGNAL \ega_sram|Add0~10_combout\ : std_logic;
SIGNAL \ega_sram|Selector6~0_combout\ : std_logic;
SIGNAL \ega_sram|LessThan1~0_combout\ : std_logic;
SIGNAL \ega_sram|Equal0~4_combout\ : std_logic;
SIGNAL \ega_sram|LessThan1~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector11~2_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[0]~14_combout\ : std_logic;
SIGNAL \ega_sync_level|hblank~0_combout\ : std_logic;
SIGNAL \ega_sync_level|hblank~q\ : std_logic;
SIGNAL \ega_genlock|hcount[0]~15\ : std_logic;
SIGNAL \ega_genlock|hcount[1]~16_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[1]~17\ : std_logic;
SIGNAL \ega_genlock|hcount[2]~18_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[2]~19\ : std_logic;
SIGNAL \ega_genlock|hcount[3]~20_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[3]~21\ : std_logic;
SIGNAL \ega_genlock|hcount[4]~22_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[4]~23\ : std_logic;
SIGNAL \ega_genlock|hcount[5]~24_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[5]~25\ : std_logic;
SIGNAL \ega_genlock|hcount[6]~26_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[6]~27\ : std_logic;
SIGNAL \ega_genlock|hcount[7]~28_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[7]~29\ : std_logic;
SIGNAL \ega_genlock|hcount[8]~30_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[8]~31\ : std_logic;
SIGNAL \ega_genlock|hcount[9]~32_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[9]~33\ : std_logic;
SIGNAL \ega_genlock|hcount[10]~34_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[10]~35\ : std_logic;
SIGNAL \ega_genlock|hcount[11]~36_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[11]~37\ : std_logic;
SIGNAL \ega_genlock|hcount[12]~38_combout\ : std_logic;
SIGNAL \ega_genlock|row_number~4_combout\ : std_logic;
SIGNAL \ega_genlock|row_number~5_combout\ : std_logic;
SIGNAL \ega_genlock|row_number~6_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[0]~14_combout\ : std_logic;
SIGNAL \ega_genlock|vcount~32_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[0]~15\ : std_logic;
SIGNAL \ega_genlock|vcount[1]~16_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[1]~17\ : std_logic;
SIGNAL \ega_genlock|vcount[2]~18_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[2]~19\ : std_logic;
SIGNAL \ega_genlock|vcount[3]~20_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[3]~21\ : std_logic;
SIGNAL \ega_genlock|vcount[4]~22_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[4]~23\ : std_logic;
SIGNAL \ega_genlock|vcount[5]~24_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[5]~25\ : std_logic;
SIGNAL \ega_genlock|vcount[6]~26_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[6]~27\ : std_logic;
SIGNAL \ega_genlock|vcount[7]~28_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[7]~29\ : std_logic;
SIGNAL \ega_genlock|vcount[8]~30_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[8]~31\ : std_logic;
SIGNAL \ega_genlock|vcount[9]~33_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[9]~34\ : std_logic;
SIGNAL \ega_genlock|vcount[10]~35_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[10]~36\ : std_logic;
SIGNAL \ega_genlock|vcount[11]~37_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[11]~38\ : std_logic;
SIGNAL \ega_genlock|vcount[12]~39_combout\ : std_logic;
SIGNAL \ega_genlock|vcount[12]~40\ : std_logic;
SIGNAL \ega_genlock|vcount[13]~41_combout\ : std_logic;
SIGNAL \ega_genlock|hcount[12]~39\ : std_logic;
SIGNAL \ega_genlock|hcount[13]~40_combout\ : std_logic;
SIGNAL \ega_genlock|row_number~2_combout\ : std_logic;
SIGNAL \ega_genlock|row_number~3_combout\ : std_logic;
SIGNAL \ega_genlock|process_12~2_combout\ : std_logic;
SIGNAL \ega_genlock|process_12~3_combout\ : std_logic;
SIGNAL \ega_genlock|row_number~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_12~1_combout\ : std_logic;
SIGNAL \ega_genlock|process_12~0_combout\ : std_logic;
SIGNAL \ega_genlock|row_number~1_combout\ : std_logic;
SIGNAL \ega_genlock|row_number~7_combout\ : std_logic;
SIGNAL \ega_genlock|store_trg~0_combout\ : std_logic;
SIGNAL \ega_genlock|store_trg~q\ : std_logic;
SIGNAL \ega_genlock|wr_req~0_combout\ : std_logic;
SIGNAL \ega_sram|wr_ack~q\ : std_logic;
SIGNAL \ega_genlock|wr_req~q\ : std_logic;
SIGNAL \ega_sram|load_col~0_combout\ : std_logic;
SIGNAL \ega_sram|SramRoutine.SramRoutine_Idle~0_combout\ : std_logic;
SIGNAL \ega_sram|SramRoutine.SramRoutine_Idle~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramRoutine.SramRoutine_Idle~q\ : std_logic;
SIGNAL \ega_sram|Selector32~0_combout\ : std_logic;
SIGNAL \ega_sram|SramRoutine.SramRoutine_Store~q\ : std_logic;
SIGNAL \ega_sram|Add0~11\ : std_logic;
SIGNAL \ega_sram|Add0~12_combout\ : std_logic;
SIGNAL \ega_sram|Selector5~0_combout\ : std_logic;
SIGNAL \ega_sram|Add0~13\ : std_logic;
SIGNAL \ega_sram|Add0~15\ : std_logic;
SIGNAL \ega_sram|Add0~16_combout\ : std_logic;
SIGNAL \ega_sram|Selector3~0_combout\ : std_logic;
SIGNAL \ega_sram|Add0~17\ : std_logic;
SIGNAL \ega_sram|Add0~18_combout\ : std_logic;
SIGNAL \ega_sram|Selector2~0_combout\ : std_logic;
SIGNAL \ega_sram|Add0~19\ : std_logic;
SIGNAL \ega_sram|Add0~20_combout\ : std_logic;
SIGNAL \ega_sram|Selector1~0_combout\ : std_logic;
SIGNAL \ega_sram|Equal0~0_combout\ : std_logic;
SIGNAL \ega_sram|Equal0~1_combout\ : std_logic;
SIGNAL \ega_sram|Equal0~2_combout\ : std_logic;
SIGNAL \ega_sram|Equal0~3_combout\ : std_logic;
SIGNAL \ega_sram|store_col~0_combout\ : std_logic;
SIGNAL \ega_sram|Add0~14_combout\ : std_logic;
SIGNAL \ega_sram|Selector4~0_combout\ : std_logic;
SIGNAL \ega_sram|LessThan0~0_combout\ : std_logic;
SIGNAL \ega_sram|LessThan0~1_combout\ : std_logic;
SIGNAL \ega_sram|rd_ack~q\ : std_logic;
SIGNAL \ega_vga_video|rd_req~q\ : std_logic;
SIGNAL \ega_sram|Selector31~0_combout\ : std_logic;
SIGNAL \ega_sram|SramRoutine.SramRoutine_Load~q\ : std_logic;
SIGNAL \ega_sram|Selector11~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector0~3_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[4]~en_q\ : std_logic;
SIGNAL \mda_sram|SramAdr[2]~enfeeder_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[2]~en_q\ : std_logic;
SIGNAL \ega_sram|SramAddress[0]~12_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[0]~13_combout\ : std_logic;
SIGNAL \ega_sram|store_col[4]~1_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[0]~14_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[0]~16_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[0]~15_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[0]~17_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[0]~28_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[0]~18_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[0]~0_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[0]~19_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[0]~20_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[0]~21_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[1]~19_combout\ : std_logic;
SIGNAL \cga_sram|Add1~1\ : std_logic;
SIGNAL \cga_sram|Add1~2_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[1]~1_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~1\ : std_logic;
SIGNAL \hgc_sram|Add1~2_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[1]~16_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[1]~1_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[1]~22_combout\ : std_logic;
SIGNAL \mda_sram|Add1~1\ : std_logic;
SIGNAL \mda_sram|Add1~2_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[1]~17_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[1]~2_combout\ : std_logic;
SIGNAL \ega_sram|Add1~1\ : std_logic;
SIGNAL \ega_sram|Add1~2_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[1]~19_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[1]~1_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[1]~23_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[1]~24_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~3\ : std_logic;
SIGNAL \hgc_sram|Add1~4_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[2]~17_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[2]~2_combout\ : std_logic;
SIGNAL \cga_sram|Add1~3\ : std_logic;
SIGNAL \cga_sram|Add1~4_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[2]~20_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[2]~2_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[2]~25_combout\ : std_logic;
SIGNAL \mda_sram|Add1~3\ : std_logic;
SIGNAL \mda_sram|Add1~4_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[2]~18_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[2]~3_combout\ : std_logic;
SIGNAL \ega_sram|Add1~3\ : std_logic;
SIGNAL \ega_sram|Add1~4_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[2]~20_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[2]~2_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[2]~26_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[2]~27_combout\ : std_logic;
SIGNAL \cga_sram|Add1~5\ : std_logic;
SIGNAL \cga_sram|Add1~6_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[3]~21_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[3]~3_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[3]~18_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~5\ : std_logic;
SIGNAL \hgc_sram|Add1~6_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[3]~3_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[3]~28_combout\ : std_logic;
SIGNAL \ega_sram|Add1~5\ : std_logic;
SIGNAL \ega_sram|Add1~6_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[3]~21_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[3]~3_combout\ : std_logic;
SIGNAL \mda_sram|Add1~5\ : std_logic;
SIGNAL \mda_sram|Add1~6_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[3]~19_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[3]~4_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[3]~29_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[3]~30_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~7\ : std_logic;
SIGNAL \hgc_sram|Add1~8_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[4]~19_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[4]~4_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[4]~22_combout\ : std_logic;
SIGNAL \cga_sram|Add1~7\ : std_logic;
SIGNAL \cga_sram|Add1~8_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[4]~4_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[4]~31_combout\ : std_logic;
SIGNAL \mda_sram|Add1~7\ : std_logic;
SIGNAL \mda_sram|Add1~8_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[4]~20_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[4]~5_combout\ : std_logic;
SIGNAL \ega_sram|Add1~7\ : std_logic;
SIGNAL \ega_sram|Add1~8_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[4]~22_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[4]~4_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[4]~32_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[4]~33_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[5]~20_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~9\ : std_logic;
SIGNAL \hgc_sram|Add1~10_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[5]~5_combout\ : std_logic;
SIGNAL \cga_sram|Add1~9\ : std_logic;
SIGNAL \cga_sram|Add1~10_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[5]~23_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[5]~5_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[5]~34_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[5]~23_combout\ : std_logic;
SIGNAL \ega_sram|Add1~9\ : std_logic;
SIGNAL \ega_sram|Add1~10_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[5]~5_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[5]~21_combout\ : std_logic;
SIGNAL \mda_sram|Add1~9\ : std_logic;
SIGNAL \mda_sram|Add1~10_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[5]~6_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[5]~35_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[5]~36_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~11\ : std_logic;
SIGNAL \hgc_sram|Add1~12_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[6]~21_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[6]~6_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[6]~24_combout\ : std_logic;
SIGNAL \cga_sram|Add1~11\ : std_logic;
SIGNAL \cga_sram|Add1~12_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[6]~6_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[6]~37_combout\ : std_logic;
SIGNAL \ega_sram|Add1~11\ : std_logic;
SIGNAL \ega_sram|Add1~12_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[6]~24_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[6]~6_combout\ : std_logic;
SIGNAL \mda_sram|Add1~11\ : std_logic;
SIGNAL \mda_sram|Add1~12_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[6]~22_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[6]~7_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[6]~38_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[6]~39_combout\ : std_logic;
SIGNAL \cga_sram|Add1~13\ : std_logic;
SIGNAL \cga_sram|Add1~14_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[7]~25_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[7]~7_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~13\ : std_logic;
SIGNAL \hgc_sram|Add1~14_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[7]~22_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[7]~7_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[7]~40_combout\ : std_logic;
SIGNAL \ega_sram|Add1~13\ : std_logic;
SIGNAL \ega_sram|Add1~14_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[7]~25_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[7]~7_combout\ : std_logic;
SIGNAL \mda_sram|Add1~13\ : std_logic;
SIGNAL \mda_sram|Add1~14_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[7]~23_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[7]~8_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[7]~41_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[7]~42_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[8]~26_combout\ : std_logic;
SIGNAL \cga_sram|Add1~15\ : std_logic;
SIGNAL \cga_sram|Add1~16_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[8]~8_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[8]~23_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~15\ : std_logic;
SIGNAL \hgc_sram|Add1~16_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[8]~8_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[8]~enfeeder_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[8]~en_q\ : std_logic;
SIGNAL \ega_sram|pMemAdr[8]~43_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[8]~26_combout\ : std_logic;
SIGNAL \ega_sram|Add1~15\ : std_logic;
SIGNAL \ega_sram|Add1~16_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[8]~8_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[8]~enfeeder_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[8]~en_q\ : std_logic;
SIGNAL \mda_sram|Add1~15\ : std_logic;
SIGNAL \mda_sram|Add1~16_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[8]~24_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[8]~9_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[8]~enfeeder_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[8]~en_q\ : std_logic;
SIGNAL \ega_sram|pMemAdr[8]~44_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[8]~45_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[8]~46_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~17\ : std_logic;
SIGNAL \hgc_sram|Add1~18_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress~9_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[9]~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[0]~16_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_1~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_1~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_1~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[0]~17\ : std_logic;
SIGNAL \hgc_vga_video|vcount[1]~18_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[1]~19\ : std_logic;
SIGNAL \hgc_vga_video|vcount[2]~20_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[2]~21\ : std_logic;
SIGNAL \hgc_vga_video|vcount[3]~22_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[3]~23\ : std_logic;
SIGNAL \hgc_vga_video|vcount[4]~24_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[4]~25\ : std_logic;
SIGNAL \hgc_vga_video|vcount[5]~26_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[5]~27\ : std_logic;
SIGNAL \hgc_vga_video|vcount[6]~28_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[6]~29\ : std_logic;
SIGNAL \hgc_vga_video|vcount[7]~30_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[7]~31\ : std_logic;
SIGNAL \hgc_vga_video|vcount[8]~32_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[8]~33\ : std_logic;
SIGNAL \hgc_vga_video|vcount[9]~34_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[9]~35\ : std_logic;
SIGNAL \hgc_vga_video|vcount[10]~36_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[10]~37\ : std_logic;
SIGNAL \hgc_vga_video|vcount[11]~38_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[11]~39\ : std_logic;
SIGNAL \hgc_vga_video|vcount[12]~40_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal4~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[12]~41\ : std_logic;
SIGNAL \hgc_vga_video|vcount[13]~42_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[13]~43\ : std_logic;
SIGNAL \hgc_vga_video|vcount[14]~44_combout\ : std_logic;
SIGNAL \hgc_vga_video|vcount[14]~45\ : std_logic;
SIGNAL \hgc_vga_video|vcount[15]~46_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal4~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal4~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan5~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal4~3_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal4~4_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan5~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan5~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[9]~0_combout\ : std_logic;
SIGNAL \hgc_genlock|Add10~0_combout\ : std_logic;
SIGNAL \UP_BTN~input_o\ : std_logic;
SIGNAL \hgc_genlock|Add3~33\ : std_logic;
SIGNAL \hgc_genlock|Add3~34_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~36_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[17]~q\ : std_logic;
SIGNAL \hgc_genlock|process_3~0_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan3~2_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan3~3_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~38_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[0]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~1\ : std_logic;
SIGNAL \hgc_genlock|Add3~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~39_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[1]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~3\ : std_logic;
SIGNAL \hgc_genlock|Add3~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~40_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[2]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~5\ : std_logic;
SIGNAL \hgc_genlock|Add3~6_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~41_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[3]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~7\ : std_logic;
SIGNAL \hgc_genlock|Add3~8_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~42_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[4]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~9\ : std_logic;
SIGNAL \hgc_genlock|Add3~10_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~43_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[5]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~11\ : std_logic;
SIGNAL \hgc_genlock|Add3~12_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~44_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[6]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~13\ : std_logic;
SIGNAL \hgc_genlock|Add3~14_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~45_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[7]~q\ : std_logic;
SIGNAL \hgc_genlock|LessThan3~1_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan3~0_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan3~4_combout\ : std_logic;
SIGNAL \hgc_genlock|peak~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~15\ : std_logic;
SIGNAL \hgc_genlock|Add3~16_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~46_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[8]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~17\ : std_logic;
SIGNAL \hgc_genlock|Add3~18_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~47_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[9]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~19\ : std_logic;
SIGNAL \hgc_genlock|Add3~20_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~48_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[10]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~21\ : std_logic;
SIGNAL \hgc_genlock|Add3~22_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~49_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[11]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~23\ : std_logic;
SIGNAL \hgc_genlock|Add3~24_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~50_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[12]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~25\ : std_logic;
SIGNAL \hgc_genlock|Add3~26_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~51_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[13]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~27\ : std_logic;
SIGNAL \hgc_genlock|Add3~28_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~52_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[14]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~29\ : std_logic;
SIGNAL \hgc_genlock|Add3~30_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~53_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[15]~q\ : std_logic;
SIGNAL \hgc_genlock|Add3~31\ : std_logic;
SIGNAL \hgc_genlock|Add3~32_combout\ : std_logic;
SIGNAL \hgc_genlock|Add3~37_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:peak[16]~q\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_up~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:latch~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_3:latch~q\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_up~1_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_up~q\ : std_logic;
SIGNAL \DOWN_BTN~input_o\ : std_logic;
SIGNAL \hgc_genlock|Add4~33\ : std_logic;
SIGNAL \hgc_genlock|Add4~34_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~36_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[17]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~38_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[0]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~1\ : std_logic;
SIGNAL \hgc_genlock|Add4~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~39_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[1]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~3\ : std_logic;
SIGNAL \hgc_genlock|Add4~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~40_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[2]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~5\ : std_logic;
SIGNAL \hgc_genlock|Add4~6_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~41_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[3]~q\ : std_logic;
SIGNAL \hgc_genlock|LessThan4~0_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~7\ : std_logic;
SIGNAL \hgc_genlock|Add4~8_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~42_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[4]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~9\ : std_logic;
SIGNAL \hgc_genlock|Add4~10_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~43_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[5]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~11\ : std_logic;
SIGNAL \hgc_genlock|Add4~12_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~44_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[6]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~13\ : std_logic;
SIGNAL \hgc_genlock|Add4~14_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~45_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[7]~q\ : std_logic;
SIGNAL \hgc_genlock|LessThan4~1_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan4~3_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~15\ : std_logic;
SIGNAL \hgc_genlock|Add4~16_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~46_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[8]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~17\ : std_logic;
SIGNAL \hgc_genlock|Add4~18_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~47_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[9]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~19\ : std_logic;
SIGNAL \hgc_genlock|Add4~20_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~48_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[10]~q\ : std_logic;
SIGNAL \hgc_genlock|LessThan4~2_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan4~4_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4~0_combout\ : std_logic;
SIGNAL \hgc_genlock|peak~1_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~21\ : std_logic;
SIGNAL \hgc_genlock|Add4~22_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~49_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[11]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~23\ : std_logic;
SIGNAL \hgc_genlock|Add4~24_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~50_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[12]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~25\ : std_logic;
SIGNAL \hgc_genlock|Add4~26_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~51_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[13]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~27\ : std_logic;
SIGNAL \hgc_genlock|Add4~28_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~52_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[14]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~29\ : std_logic;
SIGNAL \hgc_genlock|Add4~30_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~53_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[15]~q\ : std_logic;
SIGNAL \hgc_genlock|Add4~31\ : std_logic;
SIGNAL \hgc_genlock|Add4~32_combout\ : std_logic;
SIGNAL \hgc_genlock|Add4~37_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:peak[16]~q\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_down~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:latch~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_4:latch~q\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_down~1_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_down~q\ : std_logic;
SIGNAL \hgc_genlock|Add10~1\ : std_logic;
SIGNAL \hgc_genlock|Add10~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add10~3\ : std_logic;
SIGNAL \hgc_genlock|Add10~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add10~5\ : std_logic;
SIGNAL \hgc_genlock|Add10~6_combout\ : std_logic;
SIGNAL \hgc_genlock|Add10~7\ : std_logic;
SIGNAL \hgc_genlock|Add10~8_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_y[4]~3_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_y~1_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_y~0_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_y~2_combout\ : std_logic;
SIGNAL \hgc_genlock|adjust_y[0]~feeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[0]~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal2~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal2~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|hblank~q\ : std_logic;
SIGNAL \hgc_vga_video|row_number[9]~2_combout\ : std_logic;
SIGNAL \hgc_genlock|row_number~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector20~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector20~1_combout\ : std_logic;
SIGNAL \hgc_sram|wren~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector20~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector20~3_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[9]~9_combout\ : std_logic;
SIGNAL \cga_sram|Add1~17\ : std_logic;
SIGNAL \cga_sram|Add1~18_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress~11_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[9]~0_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal0~4_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal0~5_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[0]~16_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[1]~19\ : std_logic;
SIGNAL \cga_vga_video|vcount[2]~20_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[2]~21\ : std_logic;
SIGNAL \cga_vga_video|vcount[3]~22_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[3]~23\ : std_logic;
SIGNAL \cga_vga_video|vcount[4]~24_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[4]~25\ : std_logic;
SIGNAL \cga_vga_video|vcount[5]~26_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[5]~27\ : std_logic;
SIGNAL \cga_vga_video|vcount[6]~28_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[6]~29\ : std_logic;
SIGNAL \cga_vga_video|vcount[7]~30_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[7]~31\ : std_logic;
SIGNAL \cga_vga_video|vcount[8]~32_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan7~0_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[8]~33\ : std_logic;
SIGNAL \cga_vga_video|vcount[9]~34_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[9]~35\ : std_logic;
SIGNAL \cga_vga_video|vcount[10]~36_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[10]~37\ : std_logic;
SIGNAL \cga_vga_video|vcount[11]~38_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[11]~39\ : std_logic;
SIGNAL \cga_vga_video|vcount[12]~40_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal4~0_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[12]~41\ : std_logic;
SIGNAL \cga_vga_video|vcount[13]~42_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[13]~43\ : std_logic;
SIGNAL \cga_vga_video|vcount[14]~44_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[14]~45\ : std_logic;
SIGNAL \cga_vga_video|vcount[15]~46_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal4~1_combout\ : std_logic;
SIGNAL \cga_vga_video|process_1~0_combout\ : std_logic;
SIGNAL \cga_vga_video|process_1~1_combout\ : std_logic;
SIGNAL \cga_vga_video|process_1~2_combout\ : std_logic;
SIGNAL \cga_vga_video|vcount[0]~17\ : std_logic;
SIGNAL \cga_vga_video|vcount[1]~18_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal4~2_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal4~3_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal4~4_combout\ : std_logic;
SIGNAL \cga_vga_video|process_1~3_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan7~1_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan5~2_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan5~3_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[8]~0_combout\ : std_logic;
SIGNAL \cga_genlock|Add10~0_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~38_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[0]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~1\ : std_logic;
SIGNAL \cga_genlock|Add4~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~39_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[1]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~3\ : std_logic;
SIGNAL \cga_genlock|Add4~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~40_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[2]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~5\ : std_logic;
SIGNAL \cga_genlock|Add4~6_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~41_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[3]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~7\ : std_logic;
SIGNAL \cga_genlock|Add4~8_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~42_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[4]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~9\ : std_logic;
SIGNAL \cga_genlock|Add4~10_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~43_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[5]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~11\ : std_logic;
SIGNAL \cga_genlock|Add4~12_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~44_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[6]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~13\ : std_logic;
SIGNAL \cga_genlock|Add4~14_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~45_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[7]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~15\ : std_logic;
SIGNAL \cga_genlock|Add4~16_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~46_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[8]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~17\ : std_logic;
SIGNAL \cga_genlock|Add4~18_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~47_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[9]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~19\ : std_logic;
SIGNAL \cga_genlock|Add4~20_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~48_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[10]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~21\ : std_logic;
SIGNAL \cga_genlock|Add4~22_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~49_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[11]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan4~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~23\ : std_logic;
SIGNAL \cga_genlock|Add4~24_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~50_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[12]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~25\ : std_logic;
SIGNAL \cga_genlock|Add4~26_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~51_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[13]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~27\ : std_logic;
SIGNAL \cga_genlock|Add4~28_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~52_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[14]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan4~3_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan4~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan4~1_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan4~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~33\ : std_logic;
SIGNAL \cga_genlock|Add4~34_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~36_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[17]~q\ : std_logic;
SIGNAL \cga_genlock|process_4~0_combout\ : std_logic;
SIGNAL \cga_genlock|peak~1_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~29\ : std_logic;
SIGNAL \cga_genlock|Add4~30_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~53_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[15]~q\ : std_logic;
SIGNAL \cga_genlock|Add4~31\ : std_logic;
SIGNAL \cga_genlock|Add4~32_combout\ : std_logic;
SIGNAL \cga_genlock|Add4~37_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:peak[16]~q\ : std_logic;
SIGNAL \cga_genlock|adj_trg_down~0_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:latch~0_combout\ : std_logic;
SIGNAL \cga_genlock|process_4:latch~q\ : std_logic;
SIGNAL \cga_genlock|adj_trg_down~1_combout\ : std_logic;
SIGNAL \cga_genlock|adj_trg_down~q\ : std_logic;
SIGNAL \cga_genlock|process_3:latch~0_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:latch~q\ : std_logic;
SIGNAL \cga_genlock|process_3~0_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~38_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[0]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~1\ : std_logic;
SIGNAL \cga_genlock|Add3~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~39_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[1]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~3\ : std_logic;
SIGNAL \cga_genlock|Add3~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~40_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[2]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~5\ : std_logic;
SIGNAL \cga_genlock|Add3~6_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~41_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[3]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~7\ : std_logic;
SIGNAL \cga_genlock|Add3~8_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~42_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[4]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~9\ : std_logic;
SIGNAL \cga_genlock|Add3~10_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~43_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[5]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~11\ : std_logic;
SIGNAL \cga_genlock|Add3~12_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~44_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[6]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~13\ : std_logic;
SIGNAL \cga_genlock|Add3~14_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~45_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[7]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan3~1_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~15\ : std_logic;
SIGNAL \cga_genlock|Add3~16_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~46_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[8]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~17\ : std_logic;
SIGNAL \cga_genlock|Add3~18_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~47_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[9]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan3~2_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan3~3_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan3~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan3~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~33\ : std_logic;
SIGNAL \cga_genlock|Add3~34_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~36_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[17]~q\ : std_logic;
SIGNAL \cga_genlock|peak~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~19\ : std_logic;
SIGNAL \cga_genlock|Add3~20_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~48_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[10]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~21\ : std_logic;
SIGNAL \cga_genlock|Add3~22_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~49_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[11]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~23\ : std_logic;
SIGNAL \cga_genlock|Add3~24_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~50_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[12]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~25\ : std_logic;
SIGNAL \cga_genlock|Add3~26_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~51_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[13]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~27\ : std_logic;
SIGNAL \cga_genlock|Add3~28_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~52_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[14]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~29\ : std_logic;
SIGNAL \cga_genlock|Add3~30_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~53_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[15]~q\ : std_logic;
SIGNAL \cga_genlock|Add3~31\ : std_logic;
SIGNAL \cga_genlock|Add3~32_combout\ : std_logic;
SIGNAL \cga_genlock|Add3~37_combout\ : std_logic;
SIGNAL \cga_genlock|process_3:peak[16]~q\ : std_logic;
SIGNAL \cga_genlock|adj_trg_up~0_combout\ : std_logic;
SIGNAL \cga_genlock|adj_trg_up~1_combout\ : std_logic;
SIGNAL \cga_genlock|adj_trg_up~q\ : std_logic;
SIGNAL \cga_genlock|Add10~1\ : std_logic;
SIGNAL \cga_genlock|Add10~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add10~3\ : std_logic;
SIGNAL \cga_genlock|Add10~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add10~5\ : std_logic;
SIGNAL \cga_genlock|Add10~6_combout\ : std_logic;
SIGNAL \cga_genlock|Add10~7\ : std_logic;
SIGNAL \cga_genlock|Add10~8_combout\ : std_logic;
SIGNAL \cga_genlock|adj_y[4]~3_combout\ : std_logic;
SIGNAL \cga_genlock|adj_y~1_combout\ : std_logic;
SIGNAL \cga_genlock|adj_y~0_combout\ : std_logic;
SIGNAL \cga_genlock|adj_y~2_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~0_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[0]~1_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal2~0_combout\ : std_logic;
SIGNAL \cga_vga_video|hblank~q\ : std_logic;
SIGNAL \cga_vga_video|row_number[8]~2_combout\ : std_logic;
SIGNAL \cga_genlock|process_12~8_combout\ : std_logic;
SIGNAL \cga_genlock|row_number~10_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[0]~11_combout\ : std_logic;
SIGNAL \cga_sram|Selector20~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector20~1_combout\ : std_logic;
SIGNAL \cga_sram|wren~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector20~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector20~3_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[9]~9_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[9]~47_combout\ : std_logic;
SIGNAL \mda_sram|Add1~17\ : std_logic;
SIGNAL \mda_sram|Add1~18_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[9]~0_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[0]~16_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[6]~29\ : std_logic;
SIGNAL \mda_vga_video|vcount[7]~30_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[7]~31\ : std_logic;
SIGNAL \mda_vga_video|vcount[8]~32_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[8]~33\ : std_logic;
SIGNAL \mda_vga_video|vcount[9]~34_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[9]~35\ : std_logic;
SIGNAL \mda_vga_video|vcount[10]~36_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[10]~37\ : std_logic;
SIGNAL \mda_vga_video|vcount[11]~38_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[11]~39\ : std_logic;
SIGNAL \mda_vga_video|vcount[12]~40_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal4~0_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[12]~41\ : std_logic;
SIGNAL \mda_vga_video|vcount[13]~42_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[13]~43\ : std_logic;
SIGNAL \mda_vga_video|vcount[14]~44_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[14]~45\ : std_logic;
SIGNAL \mda_vga_video|vcount[15]~46_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal4~1_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal4~2_combout\ : std_logic;
SIGNAL \mda_vga_video|process_1~0_combout\ : std_logic;
SIGNAL \mda_vga_video|process_1~1_combout\ : std_logic;
SIGNAL \mda_vga_video|process_1~2_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[0]~17\ : std_logic;
SIGNAL \mda_vga_video|vcount[1]~18_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[1]~19\ : std_logic;
SIGNAL \mda_vga_video|vcount[2]~20_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[2]~21\ : std_logic;
SIGNAL \mda_vga_video|vcount[3]~22_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[3]~23\ : std_logic;
SIGNAL \mda_vga_video|vcount[4]~24_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[4]~25\ : std_logic;
SIGNAL \mda_vga_video|vcount[5]~26_combout\ : std_logic;
SIGNAL \mda_vga_video|vcount[5]~27\ : std_logic;
SIGNAL \mda_vga_video|vcount[6]~28_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan5~0_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal4~3_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal4~4_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan5~1_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan5~2_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[9]~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add10~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_4~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~38_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[0]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~1\ : std_logic;
SIGNAL \mda_genlock|Add4~2_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~39_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[1]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~3\ : std_logic;
SIGNAL \mda_genlock|Add4~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~40_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[2]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~5\ : std_logic;
SIGNAL \mda_genlock|Add4~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~41_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[3]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~7\ : std_logic;
SIGNAL \mda_genlock|Add4~8_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~42_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[4]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~9\ : std_logic;
SIGNAL \mda_genlock|Add4~10_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~43_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[5]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~11\ : std_logic;
SIGNAL \mda_genlock|Add4~12_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~44_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[6]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~13\ : std_logic;
SIGNAL \mda_genlock|Add4~14_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~45_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[7]~q\ : std_logic;
SIGNAL \mda_genlock|LessThan4~1_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan4~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~15\ : std_logic;
SIGNAL \mda_genlock|Add4~16_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~46_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[8]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~17\ : std_logic;
SIGNAL \mda_genlock|Add4~18_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~47_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[9]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~19\ : std_logic;
SIGNAL \mda_genlock|Add4~20_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~48_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[10]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~21\ : std_logic;
SIGNAL \mda_genlock|Add4~22_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~49_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[11]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~23\ : std_logic;
SIGNAL \mda_genlock|Add4~24_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~50_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[12]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~25\ : std_logic;
SIGNAL \mda_genlock|Add4~26_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~51_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[13]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~27\ : std_logic;
SIGNAL \mda_genlock|Add4~28_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~52_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[14]~q\ : std_logic;
SIGNAL \mda_genlock|Add4~29\ : std_logic;
SIGNAL \mda_genlock|Add4~30_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~53_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[15]~q\ : std_logic;
SIGNAL \mda_genlock|LessThan4~3_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan4~2_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan4~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~31\ : std_logic;
SIGNAL \mda_genlock|Add4~32_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~37_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[16]~q\ : std_logic;
SIGNAL \mda_genlock|peak~1_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~33\ : std_logic;
SIGNAL \mda_genlock|Add4~34_combout\ : std_logic;
SIGNAL \mda_genlock|Add4~36_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:peak[17]~q\ : std_logic;
SIGNAL \mda_genlock|adj_trg_down~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:latch~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_4:latch~q\ : std_logic;
SIGNAL \mda_genlock|adj_trg_down~1_combout\ : std_logic;
SIGNAL \mda_genlock|adj_trg_down~q\ : std_logic;
SIGNAL \mda_genlock|Add3~38_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[0]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~1\ : std_logic;
SIGNAL \mda_genlock|Add3~2_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~39_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[1]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~3\ : std_logic;
SIGNAL \mda_genlock|Add3~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~40_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[2]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~5\ : std_logic;
SIGNAL \mda_genlock|Add3~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~41_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[3]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~7\ : std_logic;
SIGNAL \mda_genlock|Add3~8_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~42_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[4]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~9\ : std_logic;
SIGNAL \mda_genlock|Add3~10_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~43_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[5]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~11\ : std_logic;
SIGNAL \mda_genlock|Add3~12_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~44_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[6]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~13\ : std_logic;
SIGNAL \mda_genlock|Add3~14_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~45_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[7]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~15\ : std_logic;
SIGNAL \mda_genlock|Add3~16_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~46_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[8]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~17\ : std_logic;
SIGNAL \mda_genlock|Add3~18_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~47_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[9]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~19\ : std_logic;
SIGNAL \mda_genlock|Add3~20_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~48_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[10]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~21\ : std_logic;
SIGNAL \mda_genlock|Add3~22_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~49_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[11]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~23\ : std_logic;
SIGNAL \mda_genlock|Add3~24_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~50_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[12]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~25\ : std_logic;
SIGNAL \mda_genlock|Add3~26_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~51_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[13]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~27\ : std_logic;
SIGNAL \mda_genlock|Add3~28_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~52_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[14]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~29\ : std_logic;
SIGNAL \mda_genlock|Add3~30_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~53_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[15]~q\ : std_logic;
SIGNAL \mda_genlock|Add3~31\ : std_logic;
SIGNAL \mda_genlock|Add3~32_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~37_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[16]~q\ : std_logic;
SIGNAL \mda_genlock|process_3~0_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan3~2_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan3~0_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan3~1_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan3~3_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan3~4_combout\ : std_logic;
SIGNAL \mda_genlock|peak~2_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~33\ : std_logic;
SIGNAL \mda_genlock|Add3~34_combout\ : std_logic;
SIGNAL \mda_genlock|Add3~36_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:peak[17]~q\ : std_logic;
SIGNAL \mda_genlock|adj_trg_up~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:latch~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_3:latch~q\ : std_logic;
SIGNAL \mda_genlock|adj_trg_up~1_combout\ : std_logic;
SIGNAL \mda_genlock|adj_trg_up~q\ : std_logic;
SIGNAL \mda_genlock|Add10~1\ : std_logic;
SIGNAL \mda_genlock|Add10~2_combout\ : std_logic;
SIGNAL \mda_genlock|Add10~3\ : std_logic;
SIGNAL \mda_genlock|Add10~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add10~5\ : std_logic;
SIGNAL \mda_genlock|Add10~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add10~7\ : std_logic;
SIGNAL \mda_genlock|Add10~8_combout\ : std_logic;
SIGNAL \mda_genlock|adj_y[4]~3_combout\ : std_logic;
SIGNAL \mda_genlock|adj_y~1_combout\ : std_logic;
SIGNAL \mda_genlock|adj_y~0_combout\ : std_logic;
SIGNAL \mda_genlock|adj_y~2_combout\ : std_logic;
SIGNAL \mda_genlock|adjust_y[0]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|start_row[0]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[0]~1_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal2~0_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal2~1_combout\ : std_logic;
SIGNAL \mda_vga_video|hblank~q\ : std_logic;
SIGNAL \mda_vga_video|row_number[9]~2_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector20~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector20~1_combout\ : std_logic;
SIGNAL \mda_sram|wren~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector20~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector20~3_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[9]~10_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress~11_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[9]~0_combout\ : std_logic;
SIGNAL \ega_sram|wren~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector20~2_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[0]~16_combout\ : std_logic;
SIGNAL \ega_vga_video|process_1~0_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[0]~17\ : std_logic;
SIGNAL \ega_vga_video|vcount[1]~18_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[1]~19\ : std_logic;
SIGNAL \ega_vga_video|vcount[2]~20_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[2]~21\ : std_logic;
SIGNAL \ega_vga_video|vcount[3]~22_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[3]~23\ : std_logic;
SIGNAL \ega_vga_video|vcount[4]~24_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[4]~25\ : std_logic;
SIGNAL \ega_vga_video|vcount[5]~26_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[5]~27\ : std_logic;
SIGNAL \ega_vga_video|vcount[6]~28_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[6]~29\ : std_logic;
SIGNAL \ega_vga_video|vcount[7]~30_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[7]~31\ : std_logic;
SIGNAL \ega_vga_video|vcount[8]~32_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[8]~33\ : std_logic;
SIGNAL \ega_vga_video|vcount[9]~34_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[9]~35\ : std_logic;
SIGNAL \ega_vga_video|vcount[10]~36_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[10]~37\ : std_logic;
SIGNAL \ega_vga_video|vcount[11]~38_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[11]~39\ : std_logic;
SIGNAL \ega_vga_video|vcount[12]~40_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal4~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal4~2_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[12]~41\ : std_logic;
SIGNAL \ega_vga_video|vcount[13]~42_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[13]~43\ : std_logic;
SIGNAL \ega_vga_video|vcount[14]~44_combout\ : std_logic;
SIGNAL \ega_vga_video|vcount[14]~45\ : std_logic;
SIGNAL \ega_vga_video|vcount[15]~46_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal4~1_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal4~3_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal4~4_combout\ : std_logic;
SIGNAL \ega_vga_video|LessThan5~0_combout\ : std_logic;
SIGNAL \ega_vga_video|LessThan5~1_combout\ : std_logic;
SIGNAL \ega_vga_video|LessThan5~2_combout\ : std_logic;
SIGNAL \ega_vga_video|LessThan5~3_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[9]~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal4~5_combout\ : std_logic;
SIGNAL \ega_genlock|Add10~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_3~0_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~38_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[0]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~1\ : std_logic;
SIGNAL \ega_genlock|Add3~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~39_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[1]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~3\ : std_logic;
SIGNAL \ega_genlock|Add3~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~40_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[2]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~5\ : std_logic;
SIGNAL \ega_genlock|Add3~6_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~41_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[3]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~7\ : std_logic;
SIGNAL \ega_genlock|Add3~8_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~42_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[4]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~9\ : std_logic;
SIGNAL \ega_genlock|Add3~10_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~43_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[5]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~11\ : std_logic;
SIGNAL \ega_genlock|Add3~12_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~44_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[6]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~13\ : std_logic;
SIGNAL \ega_genlock|Add3~14_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~45_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[7]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~15\ : std_logic;
SIGNAL \ega_genlock|Add3~16_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~46_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[8]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~17\ : std_logic;
SIGNAL \ega_genlock|Add3~18_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~47_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[9]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~19\ : std_logic;
SIGNAL \ega_genlock|Add3~20_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~48_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[10]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~21\ : std_logic;
SIGNAL \ega_genlock|Add3~22_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~49_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[11]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~23\ : std_logic;
SIGNAL \ega_genlock|Add3~24_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~50_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[12]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~25\ : std_logic;
SIGNAL \ega_genlock|Add3~26_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~51_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[13]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~27\ : std_logic;
SIGNAL \ega_genlock|Add3~28_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~52_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[14]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~29\ : std_logic;
SIGNAL \ega_genlock|Add3~30_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~53_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[15]~q\ : std_logic;
SIGNAL \ega_genlock|Add3~31\ : std_logic;
SIGNAL \ega_genlock|Add3~32_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~37_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[16]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan3~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan3~1_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan3~2_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan3~3_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan3~4_combout\ : std_logic;
SIGNAL \ega_genlock|peak~1_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~33\ : std_logic;
SIGNAL \ega_genlock|Add3~34_combout\ : std_logic;
SIGNAL \ega_genlock|Add3~36_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:peak[17]~q\ : std_logic;
SIGNAL \ega_genlock|adj_trg_up~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:latch~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_3:latch~q\ : std_logic;
SIGNAL \ega_genlock|adj_trg_up~1_combout\ : std_logic;
SIGNAL \ega_genlock|adj_trg_up~q\ : std_logic;
SIGNAL \ega_genlock|Add10~1\ : std_logic;
SIGNAL \ega_genlock|Add10~2_combout\ : std_logic;
SIGNAL \ega_genlock|adj_y[1]~3_combout\ : std_logic;
SIGNAL \ega_genlock|Add10~3\ : std_logic;
SIGNAL \ega_genlock|Add10~4_combout\ : std_logic;
SIGNAL \ega_genlock|adj_y[2]~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add10~5\ : std_logic;
SIGNAL \ega_genlock|Add10~6_combout\ : std_logic;
SIGNAL \ega_genlock|adj_y[3]~5_combout\ : std_logic;
SIGNAL \ega_genlock|Add10~7\ : std_logic;
SIGNAL \ega_genlock|Add10~8_combout\ : std_logic;
SIGNAL \ega_genlock|adj_y~1_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~33\ : std_logic;
SIGNAL \ega_genlock|Add4~34_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~36_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[17]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~38_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[0]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~1\ : std_logic;
SIGNAL \ega_genlock|Add4~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~39_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[1]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~3\ : std_logic;
SIGNAL \ega_genlock|Add4~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~40_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[2]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~5\ : std_logic;
SIGNAL \ega_genlock|Add4~6_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~41_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[3]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~7\ : std_logic;
SIGNAL \ega_genlock|Add4~8_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~42_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[4]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~9\ : std_logic;
SIGNAL \ega_genlock|Add4~10_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~43_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[5]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~11\ : std_logic;
SIGNAL \ega_genlock|Add4~12_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~44_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[6]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~13\ : std_logic;
SIGNAL \ega_genlock|Add4~14_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~45_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[7]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan4~1_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~15\ : std_logic;
SIGNAL \ega_genlock|Add4~16_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~46_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[8]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~17\ : std_logic;
SIGNAL \ega_genlock|Add4~18_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~47_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[9]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~19\ : std_logic;
SIGNAL \ega_genlock|Add4~20_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~48_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[10]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~21\ : std_logic;
SIGNAL \ega_genlock|Add4~22_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~49_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[11]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan4~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~23\ : std_logic;
SIGNAL \ega_genlock|Add4~24_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~50_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[12]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~25\ : std_logic;
SIGNAL \ega_genlock|Add4~26_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~51_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[13]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan4~3_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan4~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan4~4_combout\ : std_logic;
SIGNAL \ega_genlock|process_4~0_combout\ : std_logic;
SIGNAL \ega_genlock|peak~0_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~27\ : std_logic;
SIGNAL \ega_genlock|Add4~28_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~52_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[14]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~29\ : std_logic;
SIGNAL \ega_genlock|Add4~30_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~53_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[15]~q\ : std_logic;
SIGNAL \ega_genlock|Add4~31\ : std_logic;
SIGNAL \ega_genlock|Add4~32_combout\ : std_logic;
SIGNAL \ega_genlock|Add4~37_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:peak[16]~q\ : std_logic;
SIGNAL \ega_genlock|adj_trg_down~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:latch~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_4:latch~q\ : std_logic;
SIGNAL \ega_genlock|adj_trg_down~1_combout\ : std_logic;
SIGNAL \ega_genlock|adj_trg_down~q\ : std_logic;
SIGNAL \ega_genlock|adj_y~0_combout\ : std_logic;
SIGNAL \ega_genlock|adj_y~2_combout\ : std_logic;
SIGNAL \ega_vga_video|start_row[0]~feeder_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[0]~1_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal2~0_combout\ : std_logic;
SIGNAL \ega_vga_video|hblank~q\ : std_logic;
SIGNAL \ega_vga_video|row_number[9]~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector20~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector20~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector20~3_combout\ : std_logic;
SIGNAL \ega_sram|Add1~17\ : std_logic;
SIGNAL \ega_sram|Add1~18_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[9]~9_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[9]~48_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[9]~49_combout\ : std_logic;
SIGNAL \ega_sram|Add1~19\ : std_logic;
SIGNAL \ega_sram|Add1~20_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[10]~1_combout\ : std_logic;
SIGNAL \ega_genlock|adjust_y[1]~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Add3~1\ : std_logic;
SIGNAL \ega_vga_video|Add3~2_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[1]~3_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~1\ : std_logic;
SIGNAL \ega_genlock|Add14~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector19~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector19~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector19~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector19~3_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[10]~10_combout\ : std_logic;
SIGNAL \mda_sram|Add1~19\ : std_logic;
SIGNAL \mda_sram|Add1~20_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[10]~1_combout\ : std_logic;
SIGNAL \mda_vga_video|Add3~1\ : std_logic;
SIGNAL \mda_vga_video|Add3~2_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[1]~3_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~1\ : std_logic;
SIGNAL \mda_genlock|Add14~2_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector19~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector19~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector19~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector19~3_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[10]~11_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[10]~51_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[10]~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add3~1\ : std_logic;
SIGNAL \hgc_vga_video|Add3~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[1]~3_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~1\ : std_logic;
SIGNAL \hgc_genlock|Add15~2_combout\ : std_logic;
SIGNAL \hgc_genlock|row_number~1_combout\ : std_logic;
SIGNAL \hgc_sram|Selector19~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector19~1_combout\ : std_logic;
SIGNAL \hgc_sram|Selector19~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector19~3_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~19\ : std_logic;
SIGNAL \hgc_sram|Add1~20_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[10]~10_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[10]~1_combout\ : std_logic;
SIGNAL \cga_genlock|adjust_y[1]~feeder_combout\ : std_logic;
SIGNAL \cga_vga_video|start_row[1]~feeder_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~1\ : std_logic;
SIGNAL \cga_vga_video|Add3~2_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[1]~3_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[0]~12\ : std_logic;
SIGNAL \cga_genlock|row_number[1]~13_combout\ : std_logic;
SIGNAL \cga_sram|Selector19~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector19~1_combout\ : std_logic;
SIGNAL \cga_sram|Selector19~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector19~3_combout\ : std_logic;
SIGNAL \cga_sram|Add1~19\ : std_logic;
SIGNAL \cga_sram|Add1~20_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[10]~10_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[10]~50_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[10]~52_combout\ : std_logic;
SIGNAL \mda_sram|Add1~21\ : std_logic;
SIGNAL \mda_sram|Add1~22_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[11]~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector18~2_combout\ : std_logic;
SIGNAL \mda_genlock|adjust_y[2]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|Add3~3\ : std_logic;
SIGNAL \mda_vga_video|Add3~4_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[2]~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~3\ : std_logic;
SIGNAL \mda_genlock|Add14~4_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector18~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector18~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector18~3_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[11]~12_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[11]~2_combout\ : std_logic;
SIGNAL \ega_genlock|adjust_y[2]~1_combout\ : std_logic;
SIGNAL \ega_vga_video|Add3~3\ : std_logic;
SIGNAL \ega_vga_video|Add3~4_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[2]~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~3\ : std_logic;
SIGNAL \ega_genlock|Add14~4_combout\ : std_logic;
SIGNAL \ega_sram|Selector18~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector18~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector18~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector18~3_combout\ : std_logic;
SIGNAL \ega_sram|Add1~21\ : std_logic;
SIGNAL \ega_sram|Add1~22_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[11]~11_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[11]~54_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[11]~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add3~3\ : std_logic;
SIGNAL \hgc_vga_video|Add3~4_combout\ : std_logic;
SIGNAL \hgc_genlock|adjust_y[2]~feeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|start_row[2]~feeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[2]~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~3\ : std_logic;
SIGNAL \hgc_genlock|Add15~4_combout\ : std_logic;
SIGNAL \hgc_genlock|row_number~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector18~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector18~1_combout\ : std_logic;
SIGNAL \hgc_sram|Selector18~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector18~3_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~21\ : std_logic;
SIGNAL \hgc_sram|Add1~22_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[11]~11_combout\ : std_logic;
SIGNAL \cga_sram|Add1~21\ : std_logic;
SIGNAL \cga_sram|Add1~22_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[11]~2_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~3\ : std_logic;
SIGNAL \cga_vga_video|Add3~4_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[2]~4_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[1]~14\ : std_logic;
SIGNAL \cga_genlock|row_number[2]~15_combout\ : std_logic;
SIGNAL \cga_sram|Selector18~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector18~1_combout\ : std_logic;
SIGNAL \cga_sram|Selector18~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector18~3_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[11]~11_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[11]~53_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[11]~55_combout\ : std_logic;
SIGNAL \cga_sram|Add1~23\ : std_logic;
SIGNAL \cga_sram|Add1~24_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[12]~3_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~5\ : std_logic;
SIGNAL \cga_vga_video|Add3~6_combout\ : std_logic;
SIGNAL \cga_genlock|adjust_y[3]~feeder_combout\ : std_logic;
SIGNAL \cga_vga_video|start_row[3]~feeder_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[3]~5_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[2]~16\ : std_logic;
SIGNAL \cga_genlock|row_number[3]~17_combout\ : std_logic;
SIGNAL \cga_sram|Selector17~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector17~1_combout\ : std_logic;
SIGNAL \cga_sram|Selector17~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector17~3_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[12]~12_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~23\ : std_logic;
SIGNAL \hgc_sram|Add1~24_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[12]~3_combout\ : std_logic;
SIGNAL \hgc_sram|Selector17~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~5\ : std_logic;
SIGNAL \hgc_genlock|Add15~6_combout\ : std_logic;
SIGNAL \hgc_genlock|row_number~3_combout\ : std_logic;
SIGNAL \hgc_sram|Selector17~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|start_row[3]~feeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add3~5\ : std_logic;
SIGNAL \hgc_vga_video|Add3~6_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[3]~5_combout\ : std_logic;
SIGNAL \hgc_sram|Selector17~1_combout\ : std_logic;
SIGNAL \hgc_sram|Selector17~3_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[12]~12_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[12]~56_combout\ : std_logic;
SIGNAL \ega_sram|Add1~23\ : std_logic;
SIGNAL \ega_sram|Add1~24_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[12]~3_combout\ : std_logic;
SIGNAL \ega_vga_video|Add3~5\ : std_logic;
SIGNAL \ega_vga_video|Add3~6_combout\ : std_logic;
SIGNAL \ega_genlock|adjust_y[3]~2_combout\ : std_logic;
SIGNAL \ega_vga_video|start_row[3]~feeder_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[3]~5_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~5\ : std_logic;
SIGNAL \ega_genlock|Add14~6_combout\ : std_logic;
SIGNAL \ega_sram|Selector17~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector17~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector17~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector17~3_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[12]~12_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[12]~3_combout\ : std_logic;
SIGNAL \mda_vga_video|Add3~5\ : std_logic;
SIGNAL \mda_vga_video|Add3~6_combout\ : std_logic;
SIGNAL \mda_vga_video|start_row[3]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[3]~5_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~5\ : std_logic;
SIGNAL \mda_genlock|Add14~6_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~3_combout\ : std_logic;
SIGNAL \mda_sram|Selector17~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector17~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector17~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector17~3_combout\ : std_logic;
SIGNAL \mda_sram|Add1~23\ : std_logic;
SIGNAL \mda_sram|Add1~24_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[12]~13_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[12]~57_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[12]~58_combout\ : std_logic;
SIGNAL \ega_sram|Add1~25\ : std_logic;
SIGNAL \ega_sram|Add1~26_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[13]~4_combout\ : std_logic;
SIGNAL \ega_vga_video|start_row[4]~feeder_combout\ : std_logic;
SIGNAL \ega_vga_video|Add3~7\ : std_logic;
SIGNAL \ega_vga_video|Add3~8_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[4]~6_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~7\ : std_logic;
SIGNAL \ega_genlock|Add14~8_combout\ : std_logic;
SIGNAL \ega_sram|Selector16~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector16~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector16~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector16~3_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[13]~13_combout\ : std_logic;
SIGNAL \mda_sram|Add1~25\ : std_logic;
SIGNAL \mda_sram|Add1~26_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[13]~4_combout\ : std_logic;
SIGNAL \mda_genlock|adjust_y[4]~0_combout\ : std_logic;
SIGNAL \mda_vga_video|start_row[4]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|Add3~7\ : std_logic;
SIGNAL \mda_vga_video|Add3~8_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[4]~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~7\ : std_logic;
SIGNAL \mda_genlock|Add14~8_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~4_combout\ : std_logic;
SIGNAL \mda_sram|Selector16~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector16~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector16~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector16~3_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[13]~14_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[13]~60_combout\ : std_logic;
SIGNAL \cga_sram|Add1~25\ : std_logic;
SIGNAL \cga_sram|Add1~26_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[13]~4_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~7\ : std_logic;
SIGNAL \cga_vga_video|Add3~8_combout\ : std_logic;
SIGNAL \cga_genlock|adjust_y[4]~0_combout\ : std_logic;
SIGNAL \cga_vga_video|start_row[4]~feeder_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[4]~6_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[3]~18\ : std_logic;
SIGNAL \cga_genlock|row_number[4]~19_combout\ : std_logic;
SIGNAL \cga_sram|Selector16~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector16~1_combout\ : std_logic;
SIGNAL \cga_sram|Selector16~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector16~3_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[13]~13_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[13]~4_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add3~7\ : std_logic;
SIGNAL \hgc_vga_video|Add3~8_combout\ : std_logic;
SIGNAL \hgc_genlock|adjust_y[4]~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[4]~6_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~7\ : std_logic;
SIGNAL \hgc_genlock|Add15~8_combout\ : std_logic;
SIGNAL \hgc_genlock|row_number~4_combout\ : std_logic;
SIGNAL \hgc_sram|Selector16~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector16~1_combout\ : std_logic;
SIGNAL \hgc_sram|Selector16~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector16~3_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~25\ : std_logic;
SIGNAL \hgc_sram|Add1~26_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[13]~13_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[13]~59_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[13]~61_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[14]~enfeeder_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[14]~en_q\ : std_logic;
SIGNAL \ega_sram|SramAdr[14]~enfeeder_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[14]~en_q\ : std_logic;
SIGNAL \ega_sram|SramAddress[14]~5_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~9\ : std_logic;
SIGNAL \ega_genlock|Add14~10_combout\ : std_logic;
SIGNAL \ega_sram|Selector15~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Add3~9\ : std_logic;
SIGNAL \ega_vga_video|Add3~10_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[5]~7_combout\ : std_logic;
SIGNAL \ega_sram|Selector15~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector15~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector15~3_combout\ : std_logic;
SIGNAL \ega_sram|Add1~27\ : std_logic;
SIGNAL \ega_sram|Add1~28_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[14]~14_combout\ : std_logic;
SIGNAL \mda_sram|Add1~27\ : std_logic;
SIGNAL \mda_sram|Add1~28_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[14]~5_combout\ : std_logic;
SIGNAL \mda_vga_video|Add3~9\ : std_logic;
SIGNAL \mda_vga_video|Add3~10_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[5]~7_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~9\ : std_logic;
SIGNAL \mda_genlock|Add14~10_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~5_combout\ : std_logic;
SIGNAL \mda_sram|Selector15~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector15~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector15~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector15~3_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[14]~15_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[14]~63_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~27\ : std_logic;
SIGNAL \hgc_sram|Add1~28_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[14]~5_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add3~9\ : std_logic;
SIGNAL \hgc_vga_video|Add3~10_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[5]~7_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~9\ : std_logic;
SIGNAL \hgc_genlock|Add15~10_combout\ : std_logic;
SIGNAL \hgc_genlock|row_number~5_combout\ : std_logic;
SIGNAL \hgc_sram|Selector15~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector15~1_combout\ : std_logic;
SIGNAL \hgc_sram|Selector15~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector15~3_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[14]~14_combout\ : std_logic;
SIGNAL \cga_sram|Add1~27\ : std_logic;
SIGNAL \cga_sram|Add1~28_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[14]~5_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~9\ : std_logic;
SIGNAL \cga_vga_video|Add3~10_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[5]~7_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[4]~20\ : std_logic;
SIGNAL \cga_genlock|row_number[5]~21_combout\ : std_logic;
SIGNAL \cga_sram|Selector15~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector15~1_combout\ : std_logic;
SIGNAL \cga_sram|Selector15~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector15~3_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[14]~14_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[14]~enfeeder_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[14]~en_q\ : std_logic;
SIGNAL \ega_sram|pMemAdr[14]~62_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[14]~64_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[14]~65_combout\ : std_logic;
SIGNAL \ega_sram|Add1~29\ : std_logic;
SIGNAL \ega_sram|Add1~30_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[15]~6_combout\ : std_logic;
SIGNAL \ega_vga_video|Add3~11\ : std_logic;
SIGNAL \ega_vga_video|Add3~12_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[6]~8_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~11\ : std_logic;
SIGNAL \ega_genlock|Add14~12_combout\ : std_logic;
SIGNAL \ega_sram|Selector14~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector14~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector14~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector14~3_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[15]~15_combout\ : std_logic;
SIGNAL \mda_sram|Add1~29\ : std_logic;
SIGNAL \mda_sram|Add1~30_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[15]~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~11\ : std_logic;
SIGNAL \mda_genlock|Add14~12_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~6_combout\ : std_logic;
SIGNAL \mda_sram|Selector14~0_combout\ : std_logic;
SIGNAL \mda_vga_video|Add3~11\ : std_logic;
SIGNAL \mda_vga_video|Add3~12_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[6]~8_combout\ : std_logic;
SIGNAL \mda_sram|Selector14~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector14~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector14~3_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[15]~16_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[15]~67_combout\ : std_logic;
SIGNAL \cga_sram|Add1~29\ : std_logic;
SIGNAL \cga_sram|Add1~30_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[15]~6_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~11\ : std_logic;
SIGNAL \cga_vga_video|Add3~12_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[6]~8_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[5]~22\ : std_logic;
SIGNAL \cga_genlock|row_number[6]~23_combout\ : std_logic;
SIGNAL \cga_sram|Selector14~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector14~1_combout\ : std_logic;
SIGNAL \cga_sram|Selector14~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector14~3_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[15]~15_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~29\ : std_logic;
SIGNAL \hgc_sram|Add1~30_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[15]~6_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add3~11\ : std_logic;
SIGNAL \hgc_vga_video|Add3~12_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[6]~8_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~11\ : std_logic;
SIGNAL \hgc_genlock|Add15~12_combout\ : std_logic;
SIGNAL \hgc_genlock|row_number~6_combout\ : std_logic;
SIGNAL \hgc_sram|Selector14~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector14~1_combout\ : std_logic;
SIGNAL \hgc_sram|Selector14~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector14~3_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[15]~15_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[15]~66_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[15]~68_combout\ : std_logic;
SIGNAL \cga_sram|Add1~31\ : std_logic;
SIGNAL \cga_sram|Add1~32_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[16]~7_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~13\ : std_logic;
SIGNAL \cga_vga_video|Add3~14_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[7]~9_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[6]~24\ : std_logic;
SIGNAL \cga_genlock|row_number[7]~25_combout\ : std_logic;
SIGNAL \cga_sram|Selector13~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector13~1_combout\ : std_logic;
SIGNAL \cga_sram|Selector13~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector13~3_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[16]~16_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[16]~7_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add3~13\ : std_logic;
SIGNAL \hgc_vga_video|Add3~14_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[7]~9_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~13\ : std_logic;
SIGNAL \hgc_genlock|Add15~14_combout\ : std_logic;
SIGNAL \hgc_genlock|row_number~7_combout\ : std_logic;
SIGNAL \hgc_sram|Selector13~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector13~1_combout\ : std_logic;
SIGNAL \hgc_sram|Selector13~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector13~3_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~31\ : std_logic;
SIGNAL \hgc_sram|Add1~32_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[16]~16_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[16]~69_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[16]~7_combout\ : std_logic;
SIGNAL \ega_vga_video|Add3~13\ : std_logic;
SIGNAL \ega_vga_video|Add3~14_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[7]~9_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~13\ : std_logic;
SIGNAL \ega_genlock|Add14~14_combout\ : std_logic;
SIGNAL \ega_sram|Selector13~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector13~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector13~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector13~3_combout\ : std_logic;
SIGNAL \ega_sram|Add1~31\ : std_logic;
SIGNAL \ega_sram|Add1~32_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[16]~16_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[16]~7_combout\ : std_logic;
SIGNAL \mda_vga_video|Add3~13\ : std_logic;
SIGNAL \mda_vga_video|Add3~14_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[7]~9_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~13\ : std_logic;
SIGNAL \mda_genlock|Add14~14_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~7_combout\ : std_logic;
SIGNAL \mda_sram|Selector13~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector13~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector13~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector13~3_combout\ : std_logic;
SIGNAL \mda_sram|Add1~31\ : std_logic;
SIGNAL \mda_sram|Add1~32_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[16]~17_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[16]~70_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[16]~71_combout\ : std_logic;
SIGNAL \cga_sram|Selector73~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector74~0_combout\ : std_logic;
SIGNAL \cga_sram|SramCe~q\ : std_logic;
SIGNAL \cga_sram|SramCe~enfeeder_combout\ : std_logic;
SIGNAL \cga_sram|SramCe~en_q\ : std_logic;
SIGNAL \hgc_sram|Selector73~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector74~0_combout\ : std_logic;
SIGNAL \hgc_sram|SramCe~q\ : std_logic;
SIGNAL \hgc_sram|SramCe~enfeeder_combout\ : std_logic;
SIGNAL \hgc_sram|SramCe~en_q\ : std_logic;
SIGNAL \ega_sram|pMemCe~1_combout\ : std_logic;
SIGNAL \ega_sram|SramCe~enfeeder_combout\ : std_logic;
SIGNAL \ega_sram|Selector74~0_combout\ : std_logic;
SIGNAL \ega_sram|SramCe~en_q\ : std_logic;
SIGNAL \ega_sram|Selector73~0_combout\ : std_logic;
SIGNAL \ega_sram|SramCe~q\ : std_logic;
SIGNAL \mda_sram|Selector73~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector74~0_combout\ : std_logic;
SIGNAL \mda_sram|SramCe~q\ : std_logic;
SIGNAL \mda_sram|SramCe~enfeeder_combout\ : std_logic;
SIGNAL \mda_sram|SramCe~en_q\ : std_logic;
SIGNAL \ega_sram|pMemCe~2_combout\ : std_logic;
SIGNAL \ega_sram|pMemCe~3_combout\ : std_logic;
SIGNAL \ega_sram|pMemCe~4_combout\ : std_logic;
SIGNAL \hgc_sram|SramOe~q\ : std_logic;
SIGNAL \hgc_sram|SramOe~0_combout\ : std_logic;
SIGNAL \hgc_sram|SramOe~en_q\ : std_logic;
SIGNAL \cga_sram|SramOe~q\ : std_logic;
SIGNAL \cga_sram|SramOe~0_combout\ : std_logic;
SIGNAL \cga_sram|SramOe~en_q\ : std_logic;
SIGNAL \ega_sram|pMemOe~1_combout\ : std_logic;
SIGNAL \mda_sram|SramOe~q\ : std_logic;
SIGNAL \ega_sram|SramOe~0_combout\ : std_logic;
SIGNAL \ega_sram|SramOe~en_q\ : std_logic;
SIGNAL \ega_sram|SramOe~q\ : std_logic;
SIGNAL \mda_sram|SramOe~0_combout\ : std_logic;
SIGNAL \mda_sram|SramOe~en_q\ : std_logic;
SIGNAL \ega_sram|pMemOe~2_combout\ : std_logic;
SIGNAL \ega_sram|pMemOe~3_combout\ : std_logic;
SIGNAL \ega_sram|pMemOe~4_combout\ : std_logic;
SIGNAL \cga_sram|SramWe~0_combout\ : std_logic;
SIGNAL \cga_sram|SramWe~q\ : std_logic;
SIGNAL \ega_sram|pMemWe~1_combout\ : std_logic;
SIGNAL \ega_sram|SramWe~0_combout\ : std_logic;
SIGNAL \ega_sram|SramWe~q\ : std_logic;
SIGNAL \mda_sram|SramWe~0_combout\ : std_logic;
SIGNAL \mda_sram|SramWe~q\ : std_logic;
SIGNAL \ega_sram|pMemWe~2_combout\ : std_logic;
SIGNAL \ega_sram|pMemWe~3_combout\ : std_logic;
SIGNAL \mda_sram|SramUB~enfeeder_combout\ : std_logic;
SIGNAL \mda_sram|SramUB~en_q\ : std_logic;
SIGNAL \cga_sram|SramUB~enfeeder_combout\ : std_logic;
SIGNAL \cga_sram|SramUB~en_q\ : std_logic;
SIGNAL \hgc_sram|SramUB~enfeeder_combout\ : std_logic;
SIGNAL \hgc_sram|SramUB~en_q\ : std_logic;
SIGNAL \ega_sram|SramUB~enfeeder_combout\ : std_logic;
SIGNAL \ega_sram|SramUB~en_q\ : std_logic;
SIGNAL \ega_sram|pMemUB~1_combout\ : std_logic;
SIGNAL \hgc_sram|SramLB~enfeeder_combout\ : std_logic;
SIGNAL \hgc_sram|SramLB~en_q\ : std_logic;
SIGNAL \ega_sram|SramLB~enfeeder_combout\ : std_logic;
SIGNAL \ega_sram|SramLB~en_q\ : std_logic;
SIGNAL \mda_sram|SramLB~enfeeder_combout\ : std_logic;
SIGNAL \mda_sram|SramLB~en_q\ : std_logic;
SIGNAL \cga_sram|SramLB~enfeeder_combout\ : std_logic;
SIGNAL \cga_sram|SramLB~en_q\ : std_logic;
SIGNAL \ega_sram|pMemLB~1_combout\ : std_logic;
SIGNAL \mda_sram|Add1~33\ : std_logic;
SIGNAL \mda_sram|Add1~34_combout\ : std_logic;
SIGNAL \mda_sram|SramAddress[17]~8_combout\ : std_logic;
SIGNAL \mda_vga_video|Add3~15\ : std_logic;
SIGNAL \mda_vga_video|Add3~16_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[8]~10_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~15\ : std_logic;
SIGNAL \mda_genlock|Add14~16_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~8_combout\ : std_logic;
SIGNAL \mda_sram|Selector12~0_combout\ : std_logic;
SIGNAL \mda_sram|Selector12~1_combout\ : std_logic;
SIGNAL \mda_sram|Selector12~2_combout\ : std_logic;
SIGNAL \mda_sram|Selector12~3_combout\ : std_logic;
SIGNAL \mda_sram|SramAdr[17]~18_combout\ : std_logic;
SIGNAL \ega_sram|Add1~33\ : std_logic;
SIGNAL \ega_sram|Add1~34_combout\ : std_logic;
SIGNAL \ega_sram|SramAddress[17]~8_combout\ : std_logic;
SIGNAL \ega_vga_video|Add3~15\ : std_logic;
SIGNAL \ega_vga_video|Add3~16_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[8]~10_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~15\ : std_logic;
SIGNAL \ega_genlock|Add14~16_combout\ : std_logic;
SIGNAL \ega_sram|Selector12~0_combout\ : std_logic;
SIGNAL \ega_sram|Selector12~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector12~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector12~3_combout\ : std_logic;
SIGNAL \ega_sram|SramAdr[17]~17_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[17]~73_combout\ : std_logic;
SIGNAL \hgc_sram|Add1~33\ : std_logic;
SIGNAL \hgc_sram|Add1~34_combout\ : std_logic;
SIGNAL \hgc_sram|SramAddress[17]~8_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add3~15\ : std_logic;
SIGNAL \hgc_vga_video|Add3~16_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[8]~10_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~15\ : std_logic;
SIGNAL \hgc_genlock|Add15~16_combout\ : std_logic;
SIGNAL \hgc_genlock|row_number~8_combout\ : std_logic;
SIGNAL \hgc_sram|Selector12~0_combout\ : std_logic;
SIGNAL \hgc_sram|Selector12~1_combout\ : std_logic;
SIGNAL \hgc_sram|Selector12~2_combout\ : std_logic;
SIGNAL \hgc_sram|Selector12~3_combout\ : std_logic;
SIGNAL \hgc_sram|SramAdr[17]~17_combout\ : std_logic;
SIGNAL \cga_sram|Add1~33\ : std_logic;
SIGNAL \cga_sram|Add1~34_combout\ : std_logic;
SIGNAL \cga_sram|SramAddress[17]~8_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~15\ : std_logic;
SIGNAL \cga_vga_video|Add3~16_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[8]~10_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[7]~26\ : std_logic;
SIGNAL \cga_genlock|row_number[8]~27_combout\ : std_logic;
SIGNAL \cga_sram|Selector12~0_combout\ : std_logic;
SIGNAL \cga_sram|Selector12~1_combout\ : std_logic;
SIGNAL \cga_sram|Selector12~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector12~3_combout\ : std_logic;
SIGNAL \cga_sram|SramAdr[17]~17_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[17]~72_combout\ : std_logic;
SIGNAL \ega_sram|pMemAdr[17]~74_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[0]~en_q\ : std_logic;
SIGNAL \cga_genlock|Add8~0_combout\ : std_logic;
SIGNAL \LEFT_BTN~input_o\ : std_logic;
SIGNAL \cga_genlock|process_1~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan1~3_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan1~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~38_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[0]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~1\ : std_logic;
SIGNAL \cga_genlock|Add1~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~39_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[1]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~3\ : std_logic;
SIGNAL \cga_genlock|Add1~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~40_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[2]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~5\ : std_logic;
SIGNAL \cga_genlock|Add1~6_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~41_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[3]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~7\ : std_logic;
SIGNAL \cga_genlock|Add1~8_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~42_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[4]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~9\ : std_logic;
SIGNAL \cga_genlock|Add1~10_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~43_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[5]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~11\ : std_logic;
SIGNAL \cga_genlock|Add1~12_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~44_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[6]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan1~1_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan1~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan1~4_combout\ : std_logic;
SIGNAL \cga_genlock|peak~3_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~13\ : std_logic;
SIGNAL \cga_genlock|Add1~14_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~45_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[7]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~15\ : std_logic;
SIGNAL \cga_genlock|Add1~16_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~46_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[8]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~17\ : std_logic;
SIGNAL \cga_genlock|Add1~18_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~47_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[9]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~19\ : std_logic;
SIGNAL \cga_genlock|Add1~20_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~48_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[10]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~21\ : std_logic;
SIGNAL \cga_genlock|Add1~22_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~49_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[11]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~23\ : std_logic;
SIGNAL \cga_genlock|Add1~24_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~50_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[12]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~25\ : std_logic;
SIGNAL \cga_genlock|Add1~26_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~51_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[13]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~27\ : std_logic;
SIGNAL \cga_genlock|Add1~28_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~52_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[14]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~29\ : std_logic;
SIGNAL \cga_genlock|Add1~30_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~53_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[15]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~31\ : std_logic;
SIGNAL \cga_genlock|Add1~32_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~37_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[16]~q\ : std_logic;
SIGNAL \cga_genlock|Add1~33\ : std_logic;
SIGNAL \cga_genlock|Add1~34_combout\ : std_logic;
SIGNAL \cga_genlock|Add1~36_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:peak[17]~q\ : std_logic;
SIGNAL \cga_genlock|adj_trg_left~0_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:latch~0_combout\ : std_logic;
SIGNAL \cga_genlock|process_1:latch~q\ : std_logic;
SIGNAL \cga_genlock|adj_trg_left~1_combout\ : std_logic;
SIGNAL \cga_genlock|adj_trg_left~q\ : std_logic;
SIGNAL \RIGHT_BTN~input_o\ : std_logic;
SIGNAL \cga_genlock|Add2~5\ : std_logic;
SIGNAL \cga_genlock|Add2~6_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~41_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[3]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~7\ : std_logic;
SIGNAL \cga_genlock|Add2~8_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~42_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[4]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~9\ : std_logic;
SIGNAL \cga_genlock|Add2~10_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~43_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[5]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~11\ : std_logic;
SIGNAL \cga_genlock|Add2~12_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~44_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[6]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~13\ : std_logic;
SIGNAL \cga_genlock|Add2~14_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~45_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[7]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~15\ : std_logic;
SIGNAL \cga_genlock|Add2~16_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~46_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[8]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~17\ : std_logic;
SIGNAL \cga_genlock|Add2~18_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~47_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[9]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~19\ : std_logic;
SIGNAL \cga_genlock|Add2~20_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~48_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[10]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~21\ : std_logic;
SIGNAL \cga_genlock|Add2~22_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~49_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[11]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~23\ : std_logic;
SIGNAL \cga_genlock|Add2~24_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~50_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[12]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~25\ : std_logic;
SIGNAL \cga_genlock|Add2~26_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~51_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[13]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~27\ : std_logic;
SIGNAL \cga_genlock|Add2~28_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~52_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[14]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~29\ : std_logic;
SIGNAL \cga_genlock|Add2~30_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~53_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[15]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~31\ : std_logic;
SIGNAL \cga_genlock|Add2~32_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~37_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[16]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~33\ : std_logic;
SIGNAL \cga_genlock|Add2~34_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~36_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[17]~q\ : std_logic;
SIGNAL \cga_genlock|process_2~0_combout\ : std_logic;
SIGNAL \cga_genlock|peak~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~38_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[0]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~1\ : std_logic;
SIGNAL \cga_genlock|Add2~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~39_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[1]~q\ : std_logic;
SIGNAL \cga_genlock|Add2~3\ : std_logic;
SIGNAL \cga_genlock|Add2~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add2~40_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:peak[2]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan2~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan2~3_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan2~2_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan2~1_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan2~4_combout\ : std_logic;
SIGNAL \cga_genlock|adj_trg_right~0_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:latch~0_combout\ : std_logic;
SIGNAL \cga_genlock|process_2:latch~q\ : std_logic;
SIGNAL \cga_genlock|adj_trg_right~1_combout\ : std_logic;
SIGNAL \cga_genlock|adj_trg_right~q\ : std_logic;
SIGNAL \cga_genlock|Add8~1\ : std_logic;
SIGNAL \cga_genlock|Add8~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add8~3\ : std_logic;
SIGNAL \cga_genlock|Add8~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add8~5\ : std_logic;
SIGNAL \cga_genlock|Add8~6_combout\ : std_logic;
SIGNAL \cga_genlock|adj_x[3]~3_combout\ : std_logic;
SIGNAL \cga_genlock|Add8~7\ : std_logic;
SIGNAL \cga_genlock|Add8~8_combout\ : std_logic;
SIGNAL \cga_genlock|adj_x~1_combout\ : std_logic;
SIGNAL \cga_genlock|adj_x~0_combout\ : std_logic;
SIGNAL \cga_genlock|adj_x~2_combout\ : std_logic;
SIGNAL \cga_genlock|adjust_x[0]~feeder_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal3~0_combout\ : std_logic;
SIGNAL \cga_vga_video|Equal3~2_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan4~0_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan4~1_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan4~2_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~29_combout\ : std_logic;
SIGNAL \cga_sram|load_col[8]~0_combout\ : std_logic;
SIGNAL \cga_sram|load_col[0]~feeder_combout\ : std_logic;
SIGNAL \cga_sram|load_col[2]~feeder_combout\ : std_logic;
SIGNAL \cga_sram|load_col[1]~feeder_combout\ : std_logic;
SIGNAL \cga_ram_out|process_0~0_combout\ : std_logic;
SIGNAL \cga_ram_out|process_0~1_combout\ : std_logic;
SIGNAL \cga_sram|load_col[8]~feeder_combout\ : std_logic;
SIGNAL \cga_sram|wren~q\ : std_logic;
SIGNAL \cga_ram_out|process_0~2_combout\ : std_logic;
SIGNAL \SRAM_DQ0~input_o\ : std_logic;
SIGNAL \cga_sram|pixel_out[0]~0_combout\ : std_logic;
SIGNAL \cga_genlock|adjust_x[1]~feeder_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~1\ : std_logic;
SIGNAL \cga_vga_video|Add2~2_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~4_combout\ : std_logic;
SIGNAL \cga_genlock|adjust_x[2]~feeder_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~3\ : std_logic;
SIGNAL \cga_vga_video|Add2~5_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~7_combout\ : std_logic;
SIGNAL \cga_genlock|adjust_x[3]~0_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~6\ : std_logic;
SIGNAL \cga_vga_video|Add2~8_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~10_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~9\ : std_logic;
SIGNAL \cga_vga_video|Add2~11_combout\ : std_logic;
SIGNAL \cga_genlock|adjust_x[4]~feeder_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~13_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~12\ : std_logic;
SIGNAL \cga_vga_video|Add2~14_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~16_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~15\ : std_logic;
SIGNAL \cga_vga_video|Add2~17_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~19_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~18\ : std_logic;
SIGNAL \cga_vga_video|Add2~20_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~22_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~21\ : std_logic;
SIGNAL \cga_vga_video|Add2~23_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~25_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~24\ : std_logic;
SIGNAL \cga_vga_video|Add2~26_combout\ : std_logic;
SIGNAL \cga_vga_video|Add2~28_combout\ : std_logic;
SIGNAL \SRAM_DQ1~input_o\ : std_logic;
SIGNAL \SRAM_DQ2~input_o\ : std_logic;
SIGNAL \cga_sram|pixel_out[2]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ3~input_o\ : std_logic;
SIGNAL \cga_sram|pixel_out[3]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ4~input_o\ : std_logic;
SIGNAL \cga_sram|pixel_out[4]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ5~input_o\ : std_logic;
SIGNAL \cga_sram|pixel_out[5]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ8~input_o\ : std_logic;
SIGNAL \cga_sram|pixel_out[8]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ9~input_o\ : std_logic;
SIGNAL \SRAM_DQ10~input_o\ : std_logic;
SIGNAL \cga_sram|pixel_out[10]~feeder_combout\ : std_logic;
SIGNAL \SRAM_DQ11~input_o\ : std_logic;
SIGNAL \SRAM_DQ12~input_o\ : std_logic;
SIGNAL \SRAM_DQ13~input_o\ : std_logic;
SIGNAL \cga_sram|pixel_out[13]~feeder_combout\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \cga_ram_out|q~0_combout\ : std_logic;
SIGNAL \cga_ram_out|LessThan1~0_combout\ : std_logic;
SIGNAL \cga_ram_out|LessThan1~1_combout\ : std_logic;
SIGNAL \cga_ram_out|LessThan1~2_combout\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \cga_ram_out|q~1_combout\ : std_logic;
SIGNAL \cga_sync_level|no_video~0_combout\ : std_logic;
SIGNAL \cga_sync_level|no_video~q\ : std_logic;
SIGNAL \cga_vga_video|LessThan6~0_combout\ : std_logic;
SIGNAL \cga_vga_video|process_10~0_combout\ : std_logic;
SIGNAL \cga_vga_video|Add3~17\ : std_logic;
SIGNAL \cga_vga_video|Add3~18_combout\ : std_logic;
SIGNAL \cga_vga_video|row_number[9]~11_combout\ : std_logic;
SIGNAL \cga_genlock|row_number[8]~28\ : std_logic;
SIGNAL \cga_genlock|row_number[9]~29_combout\ : std_logic;
SIGNAL \cga_genlock|max_row[9]~0_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~1_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~3_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~5_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~7_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~9_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~11_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~13_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~15_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~17_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan8~18_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan7~2_combout\ : std_logic;
SIGNAL \cga_vga_video|process_10~1_combout\ : std_logic;
SIGNAL \cga_vga_video|videov~q\ : std_logic;
SIGNAL \cga_genlock|hcount[0]~14_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[0]~15\ : std_logic;
SIGNAL \cga_genlock|hcount[1]~16_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[1]~17\ : std_logic;
SIGNAL \cga_genlock|hcount[2]~18_combout\ : std_logic;
SIGNAL \cga_genlock|Equal0~0_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[2]~19\ : std_logic;
SIGNAL \cga_genlock|hcount[3]~20_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[3]~21\ : std_logic;
SIGNAL \cga_genlock|hcount[4]~22_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[4]~23\ : std_logic;
SIGNAL \cga_genlock|hcount[5]~24_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[5]~25\ : std_logic;
SIGNAL \cga_genlock|hcount[6]~26_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[6]~27\ : std_logic;
SIGNAL \cga_genlock|hcount[7]~28_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[7]~29\ : std_logic;
SIGNAL \cga_genlock|hcount[8]~30_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[8]~31\ : std_logic;
SIGNAL \cga_genlock|hcount[9]~32_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[9]~33\ : std_logic;
SIGNAL \cga_genlock|hcount[10]~34_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[10]~35\ : std_logic;
SIGNAL \cga_genlock|hcount[11]~36_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[11]~37\ : std_logic;
SIGNAL \cga_genlock|hcount[12]~38_combout\ : std_logic;
SIGNAL \cga_genlock|hcount[12]~39\ : std_logic;
SIGNAL \cga_genlock|hcount[13]~40_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan12~0_combout\ : std_logic;
SIGNAL \cga_genlock|process_13~0_combout\ : std_logic;
SIGNAL \cga_genlock|process_13~1_combout\ : std_logic;
SIGNAL \cga_genlock|process_13~2_combout\ : std_logic;
SIGNAL \cga_genlock|process_13~3_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~0_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~1\ : std_logic;
SIGNAL \cga_genlock|Add15~2_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~3\ : std_logic;
SIGNAL \cga_genlock|Add15~4_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~5\ : std_logic;
SIGNAL \cga_genlock|Add15~6_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~7\ : std_logic;
SIGNAL \cga_genlock|Add15~8_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~9\ : std_logic;
SIGNAL \cga_genlock|Add15~10_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~11\ : std_logic;
SIGNAL \cga_genlock|Add15~12_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~13\ : std_logic;
SIGNAL \cga_genlock|Add15~14_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~15\ : std_logic;
SIGNAL \cga_genlock|Add15~16_combout\ : std_logic;
SIGNAL \cga_genlock|Add15~17\ : std_logic;
SIGNAL \cga_genlock|Add15~18_combout\ : std_logic;
SIGNAL \cga_genlock|max_col~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan9~1_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan9~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan9~2_combout\ : std_logic;
SIGNAL \cga_genlock|max_col~1_combout\ : std_logic;
SIGNAL \cga_genlock|max_col~2_combout\ : std_logic;
SIGNAL \cga_genlock|max_col~3_combout\ : std_logic;
SIGNAL \cga_genlock|max_col~4_combout\ : std_logic;
SIGNAL \cga_genlock|max_col~5_combout\ : std_logic;
SIGNAL \cga_genlock|max_col~6_combout\ : std_logic;
SIGNAL \cga_genlock|max_col~7_combout\ : std_logic;
SIGNAL \cga_vga_video|Add4~1_cout\ : std_logic;
SIGNAL \cga_vga_video|Add4~3\ : std_logic;
SIGNAL \cga_vga_video|Add4~5\ : std_logic;
SIGNAL \cga_vga_video|Add4~7\ : std_logic;
SIGNAL \cga_vga_video|Add4~9\ : std_logic;
SIGNAL \cga_vga_video|Add4~11\ : std_logic;
SIGNAL \cga_vga_video|Add4~13\ : std_logic;
SIGNAL \cga_vga_video|Add4~15\ : std_logic;
SIGNAL \cga_vga_video|Add4~16_combout\ : std_logic;
SIGNAL \cga_vga_video|Add4~14_combout\ : std_logic;
SIGNAL \cga_vga_video|Add4~12_combout\ : std_logic;
SIGNAL \cga_vga_video|Add4~10_combout\ : std_logic;
SIGNAL \cga_vga_video|Add4~8_combout\ : std_logic;
SIGNAL \cga_vga_video|Add4~6_combout\ : std_logic;
SIGNAL \cga_vga_video|Add4~4_combout\ : std_logic;
SIGNAL \cga_vga_video|Add4~2_combout\ : std_logic;
SIGNAL \cga_genlock|max_col~8_combout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~1_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~3_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~5_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~7_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~9_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~11_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~13_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~15_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~17_cout\ : std_logic;
SIGNAL \cga_vga_video|LessThan9~18_combout\ : std_logic;
SIGNAL \cga_vga_video|process_11~0_combout\ : std_logic;
SIGNAL \cga_vga_video|videoh~q\ : std_logic;
SIGNAL \cga_vga_video|blank~0_combout\ : std_logic;
SIGNAL \cga_vga_video|blank~q\ : std_logic;
SIGNAL \cga_vga_video|RESULT~12_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[0]~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|r_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|r_out[0]~en_q\ : std_logic;
SIGNAL \hgc_sram|load_col[8]~feeder_combout\ : std_logic;
SIGNAL \hgc_sram|load_col[8]~1_combout\ : std_logic;
SIGNAL \hgc_sram|wren~q\ : std_logic;
SIGNAL \hgc_sram|load_col[2]~feeder_combout\ : std_logic;
SIGNAL \hgc_sram|load_col[0]~feeder_combout\ : std_logic;
SIGNAL \hgc_sram|load_col[1]~feeder_combout\ : std_logic;
SIGNAL \hgc_ram_out|process_0~0_combout\ : std_logic;
SIGNAL \hgc_sram|load_col[5]~feeder_combout\ : std_logic;
SIGNAL \hgc_sram|load_col[6]~feeder_combout\ : std_logic;
SIGNAL \hgc_ram_out|process_0~1_combout\ : std_logic;
SIGNAL \hgc_ram_out|process_0~2_combout\ : std_logic;
SIGNAL \hgc_sram|pixel_out[0]~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal3~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|Equal3~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan4~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan4~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan4~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan4~3_combout\ : std_logic;
SIGNAL \hgc_genlock|Add8~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1~0_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~38_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[0]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~1\ : std_logic;
SIGNAL \hgc_genlock|Add1~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~39_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[1]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~3\ : std_logic;
SIGNAL \hgc_genlock|Add1~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~40_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[2]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~5\ : std_logic;
SIGNAL \hgc_genlock|Add1~6_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~41_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[3]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~7\ : std_logic;
SIGNAL \hgc_genlock|Add1~8_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~42_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[4]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~9\ : std_logic;
SIGNAL \hgc_genlock|Add1~10_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~43_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[5]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~11\ : std_logic;
SIGNAL \hgc_genlock|Add1~12_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~44_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[6]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~13\ : std_logic;
SIGNAL \hgc_genlock|Add1~14_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~45_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[7]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~15\ : std_logic;
SIGNAL \hgc_genlock|Add1~16_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~46_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[8]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~17\ : std_logic;
SIGNAL \hgc_genlock|Add1~18_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~47_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[9]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~19\ : std_logic;
SIGNAL \hgc_genlock|Add1~20_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~48_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[10]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~21\ : std_logic;
SIGNAL \hgc_genlock|Add1~22_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~49_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[11]~q\ : std_logic;
SIGNAL \hgc_genlock|LessThan1~2_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan1~1_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~23\ : std_logic;
SIGNAL \hgc_genlock|Add1~24_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~50_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[12]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~25\ : std_logic;
SIGNAL \hgc_genlock|Add1~26_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~51_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[13]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~27\ : std_logic;
SIGNAL \hgc_genlock|Add1~28_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~52_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[14]~q\ : std_logic;
SIGNAL \hgc_genlock|LessThan1~3_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan1~0_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan1~4_combout\ : std_logic;
SIGNAL \hgc_genlock|peak~3_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~29\ : std_logic;
SIGNAL \hgc_genlock|Add1~30_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~53_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[15]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~31\ : std_logic;
SIGNAL \hgc_genlock|Add1~32_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~37_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[16]~q\ : std_logic;
SIGNAL \hgc_genlock|Add1~33\ : std_logic;
SIGNAL \hgc_genlock|Add1~34_combout\ : std_logic;
SIGNAL \hgc_genlock|Add1~36_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:peak[17]~q\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_left~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:latch~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_1:latch~q\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_left~1_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_left~q\ : std_logic;
SIGNAL \hgc_genlock|Add8~1\ : std_logic;
SIGNAL \hgc_genlock|Add8~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add8~3\ : std_logic;
SIGNAL \hgc_genlock|Add8~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add8~5\ : std_logic;
SIGNAL \hgc_genlock|Add8~6_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_x[3]~3_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_x~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2~0_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~38_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[0]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~1\ : std_logic;
SIGNAL \hgc_genlock|Add2~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~39_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[1]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~3\ : std_logic;
SIGNAL \hgc_genlock|Add2~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~40_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[2]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~5\ : std_logic;
SIGNAL \hgc_genlock|Add2~6_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~41_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[3]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~7\ : std_logic;
SIGNAL \hgc_genlock|Add2~8_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~42_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[4]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~9\ : std_logic;
SIGNAL \hgc_genlock|Add2~10_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~43_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[5]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~11\ : std_logic;
SIGNAL \hgc_genlock|Add2~12_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~44_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[6]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~13\ : std_logic;
SIGNAL \hgc_genlock|Add2~14_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~45_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[7]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~15\ : std_logic;
SIGNAL \hgc_genlock|Add2~16_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~46_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[8]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~17\ : std_logic;
SIGNAL \hgc_genlock|Add2~18_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~47_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[9]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~19\ : std_logic;
SIGNAL \hgc_genlock|Add2~20_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~48_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[10]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~21\ : std_logic;
SIGNAL \hgc_genlock|Add2~22_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~49_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[11]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~23\ : std_logic;
SIGNAL \hgc_genlock|Add2~24_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~50_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[12]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~25\ : std_logic;
SIGNAL \hgc_genlock|Add2~26_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~51_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[13]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~27\ : std_logic;
SIGNAL \hgc_genlock|Add2~28_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~52_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[14]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~29\ : std_logic;
SIGNAL \hgc_genlock|Add2~30_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~53_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[15]~q\ : std_logic;
SIGNAL \hgc_genlock|Add2~31\ : std_logic;
SIGNAL \hgc_genlock|Add2~32_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~37_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[16]~q\ : std_logic;
SIGNAL \hgc_genlock|LessThan2~3_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan2~2_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan2~1_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan2~0_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan2~4_combout\ : std_logic;
SIGNAL \hgc_genlock|peak~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~33\ : std_logic;
SIGNAL \hgc_genlock|Add2~34_combout\ : std_logic;
SIGNAL \hgc_genlock|Add2~36_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:peak[17]~q\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_right~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:latch~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_2:latch~q\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_right~1_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_trg_right~q\ : std_logic;
SIGNAL \hgc_genlock|Add8~7\ : std_logic;
SIGNAL \hgc_genlock|Add8~8_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_x~1_combout\ : std_logic;
SIGNAL \hgc_genlock|adj_x~2_combout\ : std_logic;
SIGNAL \hgc_genlock|adjust_x[0]~feeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|start_col[0]~feeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~29_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~1\ : std_logic;
SIGNAL \hgc_vga_video|Add2~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|start_col[1]~feeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~4_combout\ : std_logic;
SIGNAL \hgc_genlock|adjust_x[2]~feeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~3\ : std_logic;
SIGNAL \hgc_vga_video|Add2~5_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~7_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~6\ : std_logic;
SIGNAL \hgc_vga_video|Add2~8_combout\ : std_logic;
SIGNAL \hgc_genlock|adjust_x[3]~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~10_combout\ : std_logic;
SIGNAL \hgc_genlock|adjust_x[4]~feeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~9\ : std_logic;
SIGNAL \hgc_vga_video|Add2~11_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~13_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~12\ : std_logic;
SIGNAL \hgc_vga_video|Add2~14_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~16_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~15\ : std_logic;
SIGNAL \hgc_vga_video|Add2~17_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~19_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~18\ : std_logic;
SIGNAL \hgc_vga_video|Add2~20_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~22_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~21\ : std_logic;
SIGNAL \hgc_vga_video|Add2~23_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~25_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~24\ : std_logic;
SIGNAL \hgc_vga_video|Add2~26_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add2~28_combout\ : std_logic;
SIGNAL \hgc_sram|pixel_out[3]~feeder_combout\ : std_logic;
SIGNAL \hgc_sram|pixel_out[5]~feeder_combout\ : std_logic;
SIGNAL \hgc_sram|pixel_out[10]~feeder_combout\ : std_logic;
SIGNAL \hgc_sram|pixel_out[13]~feeder_combout\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \hgc_ram_out|q~1_combout\ : std_logic;
SIGNAL \hgc_ram_out|LessThan1~0_combout\ : std_logic;
SIGNAL \hgc_ram_out|LessThan1~1_combout\ : std_logic;
SIGNAL \hgc_ram_out|LessThan1~2_combout\ : std_logic;
SIGNAL \SW0~input_o\ : std_logic;
SIGNAL \mda_vga_video|red_pixel~0_combout\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \hgc_ram_out|q~0_combout\ : std_logic;
SIGNAL \hgc_sync_level|no_video~0_combout\ : std_logic;
SIGNAL \hgc_sync_level|no_video~q\ : std_logic;
SIGNAL \hgc_genlock|row_number~9_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~17\ : std_logic;
SIGNAL \hgc_genlock|Add15~18_combout\ : std_logic;
SIGNAL \hgc_genlock|max_row[4]~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add3~17\ : std_logic;
SIGNAL \hgc_vga_video|Add3~18_combout\ : std_logic;
SIGNAL \hgc_vga_video|row_number[9]~11_combout\ : std_logic;
SIGNAL \hgc_genlock|Add15~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~1_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~3_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~5_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~7_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~9_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~11_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~13_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~15_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~17_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan8~18_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan6~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_10~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan7~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan7~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_10~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|videov~q\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[0]~6_combout\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[0]~7\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[1]~8_combout\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[1]~9\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[2]~10_combout\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[2]~11\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[3]~12_combout\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[3]~13\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[4]~14_combout\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[4]~15\ : std_logic;
SIGNAL \hgc_genlock|hgc_tick[5]~16_combout\ : std_logic;
SIGNAL \hgc_genlock|Equal1~0_combout\ : std_logic;
SIGNAL \hgc_genlock|Equal1~1_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[0]~14_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[0]~15\ : std_logic;
SIGNAL \hgc_genlock|hcount[1]~16_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[1]~17\ : std_logic;
SIGNAL \hgc_genlock|hcount[2]~18_combout\ : std_logic;
SIGNAL \hgc_genlock|Equal2~0_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[2]~19\ : std_logic;
SIGNAL \hgc_genlock|hcount[3]~20_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[3]~21\ : std_logic;
SIGNAL \hgc_genlock|hcount[4]~22_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[4]~23\ : std_logic;
SIGNAL \hgc_genlock|hcount[5]~24_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[5]~25\ : std_logic;
SIGNAL \hgc_genlock|hcount[6]~26_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[6]~27\ : std_logic;
SIGNAL \hgc_genlock|hcount[7]~28_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[7]~29\ : std_logic;
SIGNAL \hgc_genlock|hcount[8]~30_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[8]~31\ : std_logic;
SIGNAL \hgc_genlock|hcount[9]~32_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[9]~33\ : std_logic;
SIGNAL \hgc_genlock|hcount[10]~34_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[10]~35\ : std_logic;
SIGNAL \hgc_genlock|hcount[11]~36_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[11]~37\ : std_logic;
SIGNAL \hgc_genlock|hcount[12]~38_combout\ : std_logic;
SIGNAL \hgc_genlock|hcount[12]~39\ : std_logic;
SIGNAL \hgc_genlock|hcount[13]~40_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan12~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_12~0_combout\ : std_logic;
SIGNAL \hgc_genlock|process_12~1_combout\ : std_logic;
SIGNAL \hgc_genlock|process_12~2_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~0_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~10_combout\ : std_logic;
SIGNAL \hgc_genlock|Add16~1\ : std_logic;
SIGNAL \hgc_genlock|Add16~2_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~3_combout\ : std_logic;
SIGNAL \hgc_genlock|Add16~3\ : std_logic;
SIGNAL \hgc_genlock|Add16~4_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~4_combout\ : std_logic;
SIGNAL \hgc_genlock|Add16~5\ : std_logic;
SIGNAL \hgc_genlock|Add16~6_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~5_combout\ : std_logic;
SIGNAL \hgc_genlock|Add16~7\ : std_logic;
SIGNAL \hgc_genlock|Add16~8_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~6_combout\ : std_logic;
SIGNAL \hgc_genlock|Add16~9\ : std_logic;
SIGNAL \hgc_genlock|Add16~10_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~7_combout\ : std_logic;
SIGNAL \hgc_genlock|Add16~11\ : std_logic;
SIGNAL \hgc_genlock|Add16~12_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add16~13\ : std_logic;
SIGNAL \hgc_genlock|Add16~14_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~1_combout\ : std_logic;
SIGNAL \hgc_genlock|Add16~15\ : std_logic;
SIGNAL \hgc_genlock|Add16~16_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~9_combout\ : std_logic;
SIGNAL \hgc_genlock|Add16~17\ : std_logic;
SIGNAL \hgc_genlock|Add16~18_combout\ : std_logic;
SIGNAL \hgc_genlock|col_number~8_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan9~0_combout\ : std_logic;
SIGNAL \hgc_ram_in|process_0~2_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan9~1_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~0_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~1_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~2_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~3_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~4_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~5_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~6_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~7_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~8_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add4~1_cout\ : std_logic;
SIGNAL \hgc_vga_video|Add4~3\ : std_logic;
SIGNAL \hgc_vga_video|Add4~5\ : std_logic;
SIGNAL \hgc_vga_video|Add4~7\ : std_logic;
SIGNAL \hgc_vga_video|Add4~9\ : std_logic;
SIGNAL \hgc_vga_video|Add4~11\ : std_logic;
SIGNAL \hgc_vga_video|Add4~13\ : std_logic;
SIGNAL \hgc_vga_video|Add4~15\ : std_logic;
SIGNAL \hgc_vga_video|Add4~16_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add4~14_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add4~12_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add4~10_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add4~8_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add4~6_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add4~4_combout\ : std_logic;
SIGNAL \hgc_vga_video|Add4~2_combout\ : std_logic;
SIGNAL \hgc_genlock|max_col~9_combout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~1_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~3_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~5_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~7_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~9_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~11_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~13_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~15_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~17_cout\ : std_logic;
SIGNAL \hgc_vga_video|LessThan9~18_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_11~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|videoh~q\ : std_logic;
SIGNAL \hgc_vga_video|blank~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|blank~q\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~14_combout\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~15_combout\ : std_logic;
SIGNAL \hgc_vga_video|r_out[0]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[0]~4_combout\ : std_logic;
SIGNAL \ega_vga_video|r_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|r_out[0]~en_q\ : std_logic;
SIGNAL \mda_vga_video|Equal3~0_combout\ : std_logic;
SIGNAL \mda_vga_video|Equal3~1_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan4~1_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan4~0_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan4~2_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan4~3_combout\ : std_logic;
SIGNAL \mda_genlock|adj_x[0]~5_combout\ : std_logic;
SIGNAL \mda_genlock|process_1~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~38_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[0]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~1\ : std_logic;
SIGNAL \mda_genlock|Add1~2_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~39_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[1]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~3\ : std_logic;
SIGNAL \mda_genlock|Add1~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~40_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[2]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~5\ : std_logic;
SIGNAL \mda_genlock|Add1~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~41_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[3]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~7\ : std_logic;
SIGNAL \mda_genlock|Add1~8_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~42_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[4]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~9\ : std_logic;
SIGNAL \mda_genlock|Add1~10_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~43_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[5]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~11\ : std_logic;
SIGNAL \mda_genlock|Add1~12_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~44_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[6]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~13\ : std_logic;
SIGNAL \mda_genlock|Add1~14_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~45_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[7]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~15\ : std_logic;
SIGNAL \mda_genlock|Add1~16_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~46_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[8]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~17\ : std_logic;
SIGNAL \mda_genlock|Add1~18_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~47_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[9]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~19\ : std_logic;
SIGNAL \mda_genlock|Add1~20_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~48_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[10]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~21\ : std_logic;
SIGNAL \mda_genlock|Add1~22_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~49_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[11]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~23\ : std_logic;
SIGNAL \mda_genlock|Add1~24_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~50_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[12]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~25\ : std_logic;
SIGNAL \mda_genlock|Add1~26_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~51_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[13]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~27\ : std_logic;
SIGNAL \mda_genlock|Add1~28_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~52_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[14]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~29\ : std_logic;
SIGNAL \mda_genlock|Add1~30_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~53_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[15]~q\ : std_logic;
SIGNAL \mda_genlock|Add1~31\ : std_logic;
SIGNAL \mda_genlock|Add1~33\ : std_logic;
SIGNAL \mda_genlock|Add1~34_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~36_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[17]~q\ : std_logic;
SIGNAL \mda_genlock|LessThan1~1_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan1~3_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan1~0_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan1~2_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan1~4_combout\ : std_logic;
SIGNAL \mda_genlock|peak~3_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~32_combout\ : std_logic;
SIGNAL \mda_genlock|Add1~37_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:peak[16]~q\ : std_logic;
SIGNAL \mda_genlock|adj_trg_left~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:latch~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_1:latch~q\ : std_logic;
SIGNAL \mda_genlock|adj_trg_left~1_combout\ : std_logic;
SIGNAL \mda_genlock|adj_trg_left~q\ : std_logic;
SIGNAL \mda_genlock|Add8~1\ : std_logic;
SIGNAL \mda_genlock|Add8~2_combout\ : std_logic;
SIGNAL \mda_genlock|adj_x[1]~3_combout\ : std_logic;
SIGNAL \mda_genlock|Add8~3\ : std_logic;
SIGNAL \mda_genlock|Add8~4_combout\ : std_logic;
SIGNAL \mda_genlock|adj_x[2]~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add8~5\ : std_logic;
SIGNAL \mda_genlock|Add8~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add8~7\ : std_logic;
SIGNAL \mda_genlock|Add8~8_combout\ : std_logic;
SIGNAL \mda_genlock|adj_x~1_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~33\ : std_logic;
SIGNAL \mda_genlock|Add2~34_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~36_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[17]~q\ : std_logic;
SIGNAL \mda_genlock|process_2~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~38_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[0]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~1\ : std_logic;
SIGNAL \mda_genlock|Add2~2_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~39_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[1]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~3\ : std_logic;
SIGNAL \mda_genlock|Add2~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~40_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[2]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~5\ : std_logic;
SIGNAL \mda_genlock|Add2~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~41_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[3]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~7\ : std_logic;
SIGNAL \mda_genlock|Add2~8_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~42_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[4]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~9\ : std_logic;
SIGNAL \mda_genlock|Add2~10_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~43_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[5]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~11\ : std_logic;
SIGNAL \mda_genlock|Add2~12_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~44_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[6]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~13\ : std_logic;
SIGNAL \mda_genlock|Add2~14_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~45_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[7]~q\ : std_logic;
SIGNAL \mda_genlock|LessThan2~1_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~15\ : std_logic;
SIGNAL \mda_genlock|Add2~16_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~46_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[8]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~17\ : std_logic;
SIGNAL \mda_genlock|Add2~18_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~47_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[9]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~19\ : std_logic;
SIGNAL \mda_genlock|Add2~20_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~48_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[10]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~21\ : std_logic;
SIGNAL \mda_genlock|Add2~22_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~49_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[11]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~23\ : std_logic;
SIGNAL \mda_genlock|Add2~24_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~50_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[12]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~25\ : std_logic;
SIGNAL \mda_genlock|Add2~26_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~51_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[13]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~27\ : std_logic;
SIGNAL \mda_genlock|Add2~28_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~52_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[14]~q\ : std_logic;
SIGNAL \mda_genlock|LessThan2~3_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan2~0_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan2~2_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan2~4_combout\ : std_logic;
SIGNAL \mda_genlock|peak~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~29\ : std_logic;
SIGNAL \mda_genlock|Add2~30_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~53_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[15]~q\ : std_logic;
SIGNAL \mda_genlock|Add2~31\ : std_logic;
SIGNAL \mda_genlock|Add2~32_combout\ : std_logic;
SIGNAL \mda_genlock|Add2~37_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:peak[16]~q\ : std_logic;
SIGNAL \mda_genlock|adj_trg_right~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:latch~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_2:latch~q\ : std_logic;
SIGNAL \mda_genlock|adj_trg_right~1_combout\ : std_logic;
SIGNAL \mda_genlock|adj_trg_right~q\ : std_logic;
SIGNAL \mda_genlock|adj_x~0_combout\ : std_logic;
SIGNAL \mda_genlock|adj_x~2_combout\ : std_logic;
SIGNAL \mda_genlock|adjust_x[0]~2_combout\ : std_logic;
SIGNAL \mda_vga_video|start_col[0]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~29_combout\ : std_logic;
SIGNAL \mda_sram|load_col[8]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|load_col[8]~0_combout\ : std_logic;
SIGNAL \mda_sram|load_col[5]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|load_col[6]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|load_col[0]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|load_col[1]~feeder_combout\ : std_logic;
SIGNAL \mda_ram_out|process_0~0_combout\ : std_logic;
SIGNAL \mda_ram_out|process_0~1_combout\ : std_logic;
SIGNAL \mda_sram|wren~q\ : std_logic;
SIGNAL \mda_ram_out|process_0~2_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[0]~0_combout\ : std_logic;
SIGNAL \mda_genlock|adjust_x[1]~0_combout\ : std_logic;
SIGNAL \mda_vga_video|start_col[1]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~1\ : std_logic;
SIGNAL \mda_vga_video|Add2~2_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~4_combout\ : std_logic;
SIGNAL \mda_genlock|adjust_x[2]~1_combout\ : std_logic;
SIGNAL \mda_vga_video|start_col[2]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~3\ : std_logic;
SIGNAL \mda_vga_video|Add2~5_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~7_combout\ : std_logic;
SIGNAL \mda_genlock|adjust_x[3]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~6\ : std_logic;
SIGNAL \mda_vga_video|Add2~8_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~10_combout\ : std_logic;
SIGNAL \mda_genlock|adjust_x[4]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|start_col[4]~feeder_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~9\ : std_logic;
SIGNAL \mda_vga_video|Add2~11_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~13_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~12\ : std_logic;
SIGNAL \mda_vga_video|Add2~14_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~16_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~15\ : std_logic;
SIGNAL \mda_vga_video|Add2~17_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~19_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~18\ : std_logic;
SIGNAL \mda_vga_video|Add2~20_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~22_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~21\ : std_logic;
SIGNAL \mda_vga_video|Add2~23_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~25_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~24\ : std_logic;
SIGNAL \mda_vga_video|Add2~26_combout\ : std_logic;
SIGNAL \mda_vga_video|Add2~28_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[1]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[2]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[3]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[4]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[5]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[9]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[10]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[11]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[12]~feeder_combout\ : std_logic;
SIGNAL \mda_sram|pixel_out[13]~feeder_combout\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \mda_ram_out|q~1_combout\ : std_logic;
SIGNAL \mda_ram_out|LessThan1~0_combout\ : std_logic;
SIGNAL \mda_ram_out|LessThan1~1_combout\ : std_logic;
SIGNAL \mda_ram_out|LessThan1~2_combout\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \mda_ram_out|q~0_combout\ : std_logic;
SIGNAL \mda_sync_level|no_video~0_combout\ : std_logic;
SIGNAL \mda_sync_level|no_video~q\ : std_logic;
SIGNAL \mda_genlock|hcount[0]~14_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[0]~15\ : std_logic;
SIGNAL \mda_genlock|hcount[1]~16_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[1]~17\ : std_logic;
SIGNAL \mda_genlock|hcount[2]~18_combout\ : std_logic;
SIGNAL \mda_genlock|Equal1~0_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[2]~19\ : std_logic;
SIGNAL \mda_genlock|hcount[3]~20_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[3]~21\ : std_logic;
SIGNAL \mda_genlock|hcount[4]~22_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[4]~23\ : std_logic;
SIGNAL \mda_genlock|hcount[5]~24_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[5]~25\ : std_logic;
SIGNAL \mda_genlock|hcount[6]~26_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[6]~27\ : std_logic;
SIGNAL \mda_genlock|hcount[7]~28_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[7]~29\ : std_logic;
SIGNAL \mda_genlock|hcount[8]~30_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[8]~31\ : std_logic;
SIGNAL \mda_genlock|hcount[9]~32_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[9]~33\ : std_logic;
SIGNAL \mda_genlock|hcount[10]~34_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[10]~35\ : std_logic;
SIGNAL \mda_genlock|hcount[11]~36_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[11]~37\ : std_logic;
SIGNAL \mda_genlock|hcount[12]~38_combout\ : std_logic;
SIGNAL \mda_genlock|hcount[12]~39\ : std_logic;
SIGNAL \mda_genlock|hcount[13]~40_combout\ : std_logic;
SIGNAL \mda_genlock|process_13~0_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan12~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_13~1_combout\ : std_logic;
SIGNAL \mda_genlock|process_13~2_combout\ : std_logic;
SIGNAL \mda_genlock|process_13~3_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~9_combout\ : std_logic;
SIGNAL \mda_genlock|Add15~1\ : std_logic;
SIGNAL \mda_genlock|Add15~2_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~2_combout\ : std_logic;
SIGNAL \mda_genlock|Add15~3\ : std_logic;
SIGNAL \mda_genlock|Add15~4_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~3_combout\ : std_logic;
SIGNAL \mda_genlock|Add15~5\ : std_logic;
SIGNAL \mda_genlock|Add15~6_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~4_combout\ : std_logic;
SIGNAL \mda_genlock|Add15~7\ : std_logic;
SIGNAL \mda_genlock|Add15~8_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~5_combout\ : std_logic;
SIGNAL \mda_genlock|Add15~9\ : std_logic;
SIGNAL \mda_genlock|Add15~10_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~6_combout\ : std_logic;
SIGNAL \mda_genlock|Add15~11\ : std_logic;
SIGNAL \mda_genlock|Add15~12_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~1_combout\ : std_logic;
SIGNAL \mda_genlock|Add15~13\ : std_logic;
SIGNAL \mda_genlock|Add15~14_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add15~15\ : std_logic;
SIGNAL \mda_genlock|Add15~16_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~8_combout\ : std_logic;
SIGNAL \mda_genlock|Add15~17\ : std_logic;
SIGNAL \mda_genlock|Add15~18_combout\ : std_logic;
SIGNAL \mda_genlock|col_number~7_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan9~0_combout\ : std_logic;
SIGNAL \mda_ram_in|process_0~2_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan9~1_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~0_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~1_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~2_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~3_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~4_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~5_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~6_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~7_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~8_combout\ : std_logic;
SIGNAL \mda_vga_video|Add4~1_cout\ : std_logic;
SIGNAL \mda_vga_video|Add4~3\ : std_logic;
SIGNAL \mda_vga_video|Add4~5\ : std_logic;
SIGNAL \mda_vga_video|Add4~7\ : std_logic;
SIGNAL \mda_vga_video|Add4~9\ : std_logic;
SIGNAL \mda_vga_video|Add4~11\ : std_logic;
SIGNAL \mda_vga_video|Add4~13\ : std_logic;
SIGNAL \mda_vga_video|Add4~15\ : std_logic;
SIGNAL \mda_vga_video|Add4~16_combout\ : std_logic;
SIGNAL \mda_vga_video|Add4~14_combout\ : std_logic;
SIGNAL \mda_vga_video|Add4~12_combout\ : std_logic;
SIGNAL \mda_vga_video|Add4~10_combout\ : std_logic;
SIGNAL \mda_vga_video|Add4~8_combout\ : std_logic;
SIGNAL \mda_vga_video|Add4~6_combout\ : std_logic;
SIGNAL \mda_vga_video|Add4~4_combout\ : std_logic;
SIGNAL \mda_vga_video|Add4~2_combout\ : std_logic;
SIGNAL \mda_genlock|max_col~9_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~1_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~3_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~5_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~7_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~9_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~11_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~13_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~15_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~17_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan9~18_combout\ : std_logic;
SIGNAL \mda_vga_video|process_11~0_combout\ : std_logic;
SIGNAL \mda_vga_video|videoh~q\ : std_logic;
SIGNAL \mda_vga_video|LessThan7~0_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan7~1_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan6~0_combout\ : std_logic;
SIGNAL \mda_vga_video|Add3~17\ : std_logic;
SIGNAL \mda_vga_video|Add3~18_combout\ : std_logic;
SIGNAL \mda_vga_video|row_number[9]~11_combout\ : std_logic;
SIGNAL \mda_genlock|row_number~9_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~17\ : std_logic;
SIGNAL \mda_genlock|Add14~18_combout\ : std_logic;
SIGNAL \mda_genlock|max_row[8]~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add14~0_combout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~1_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~3_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~5_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~7_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~9_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~11_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~13_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~15_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~17_cout\ : std_logic;
SIGNAL \mda_vga_video|LessThan8~18_combout\ : std_logic;
SIGNAL \mda_vga_video|process_10~0_combout\ : std_logic;
SIGNAL \mda_vga_video|process_10~1_combout\ : std_logic;
SIGNAL \mda_vga_video|videov~q\ : std_logic;
SIGNAL \mda_vga_video|blank~0_combout\ : std_logic;
SIGNAL \mda_vga_video|blank~q\ : std_logic;
SIGNAL \mda_vga_video|RESULT~14_combout\ : std_logic;
SIGNAL \mda_vga_video|RESULT~15_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[0]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|LessThan4~0_combout\ : std_logic;
SIGNAL \ega_vga_video|LessThan4~1_combout\ : std_logic;
SIGNAL \ega_vga_video|LessThan4~2_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal3~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal3~1_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal3~2_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal3~3_combout\ : std_logic;
SIGNAL \ega_genlock|Add8~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_2~0_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~38_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[0]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~1\ : std_logic;
SIGNAL \ega_genlock|Add2~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~39_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[1]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~3\ : std_logic;
SIGNAL \ega_genlock|Add2~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~40_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[2]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~5\ : std_logic;
SIGNAL \ega_genlock|Add2~6_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~41_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[3]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~7\ : std_logic;
SIGNAL \ega_genlock|Add2~8_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~42_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[4]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~9\ : std_logic;
SIGNAL \ega_genlock|Add2~10_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~43_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[5]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~11\ : std_logic;
SIGNAL \ega_genlock|Add2~12_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~44_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[6]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~13\ : std_logic;
SIGNAL \ega_genlock|Add2~14_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~45_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[7]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~15\ : std_logic;
SIGNAL \ega_genlock|Add2~16_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~46_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[8]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~17\ : std_logic;
SIGNAL \ega_genlock|Add2~18_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~47_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[9]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~19\ : std_logic;
SIGNAL \ega_genlock|Add2~20_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~48_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[10]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~21\ : std_logic;
SIGNAL \ega_genlock|Add2~22_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~49_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[11]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~23\ : std_logic;
SIGNAL \ega_genlock|Add2~24_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~50_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[12]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~25\ : std_logic;
SIGNAL \ega_genlock|Add2~26_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~51_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[13]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~27\ : std_logic;
SIGNAL \ega_genlock|Add2~28_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~52_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[14]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~29\ : std_logic;
SIGNAL \ega_genlock|Add2~30_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~53_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[15]~q\ : std_logic;
SIGNAL \ega_genlock|Add2~31\ : std_logic;
SIGNAL \ega_genlock|Add2~32_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~37_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[16]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan2~2_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan2~1_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan2~3_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan2~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan2~4_combout\ : std_logic;
SIGNAL \ega_genlock|peak~3_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~33\ : std_logic;
SIGNAL \ega_genlock|Add2~34_combout\ : std_logic;
SIGNAL \ega_genlock|Add2~36_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:peak[17]~q\ : std_logic;
SIGNAL \ega_genlock|adj_trg_right~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:latch~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_2:latch~q\ : std_logic;
SIGNAL \ega_genlock|adj_trg_right~1_combout\ : std_logic;
SIGNAL \ega_genlock|adj_trg_right~q\ : std_logic;
SIGNAL \ega_genlock|Add1~38_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[0]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~1\ : std_logic;
SIGNAL \ega_genlock|Add1~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~39_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[1]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~3\ : std_logic;
SIGNAL \ega_genlock|Add1~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~40_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[2]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~5\ : std_logic;
SIGNAL \ega_genlock|Add1~6_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~41_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[3]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~7\ : std_logic;
SIGNAL \ega_genlock|Add1~8_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~42_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[4]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~9\ : std_logic;
SIGNAL \ega_genlock|Add1~10_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~43_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[5]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~11\ : std_logic;
SIGNAL \ega_genlock|Add1~12_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~44_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[6]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~13\ : std_logic;
SIGNAL \ega_genlock|Add1~14_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~45_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[7]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~15\ : std_logic;
SIGNAL \ega_genlock|Add1~16_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~46_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[8]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~17\ : std_logic;
SIGNAL \ega_genlock|Add1~18_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~47_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[9]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~19\ : std_logic;
SIGNAL \ega_genlock|Add1~20_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~48_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[10]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~21\ : std_logic;
SIGNAL \ega_genlock|Add1~22_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~49_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[11]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~23\ : std_logic;
SIGNAL \ega_genlock|Add1~24_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~50_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[12]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~25\ : std_logic;
SIGNAL \ega_genlock|Add1~26_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~51_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[13]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~27\ : std_logic;
SIGNAL \ega_genlock|Add1~28_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~52_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[14]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~29\ : std_logic;
SIGNAL \ega_genlock|Add1~30_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~53_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[15]~q\ : std_logic;
SIGNAL \ega_genlock|Add1~31\ : std_logic;
SIGNAL \ega_genlock|Add1~32_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~37_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[16]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan1~3_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan1~2_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan1~1_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan1~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan1~4_combout\ : std_logic;
SIGNAL \ega_genlock|process_1~0_combout\ : std_logic;
SIGNAL \ega_genlock|peak~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~33\ : std_logic;
SIGNAL \ega_genlock|Add1~34_combout\ : std_logic;
SIGNAL \ega_genlock|Add1~36_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:peak[17]~q\ : std_logic;
SIGNAL \ega_genlock|adj_trg_left~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:latch~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_1:latch~q\ : std_logic;
SIGNAL \ega_genlock|adj_trg_left~1_combout\ : std_logic;
SIGNAL \ega_genlock|adj_trg_left~q\ : std_logic;
SIGNAL \ega_genlock|Add8~1\ : std_logic;
SIGNAL \ega_genlock|Add8~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add8~3\ : std_logic;
SIGNAL \ega_genlock|Add8~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add8~5\ : std_logic;
SIGNAL \ega_genlock|Add8~6_combout\ : std_logic;
SIGNAL \ega_genlock|Add8~7\ : std_logic;
SIGNAL \ega_genlock|Add8~8_combout\ : std_logic;
SIGNAL \ega_genlock|adj_x[4]~3_combout\ : std_logic;
SIGNAL \ega_genlock|adj_x~1_combout\ : std_logic;
SIGNAL \ega_genlock|adj_x~0_combout\ : std_logic;
SIGNAL \ega_genlock|adj_x~2_combout\ : std_logic;
SIGNAL \ega_genlock|adjust_x[0]~feeder_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~29_combout\ : std_logic;
SIGNAL \ega_sram|load_col[5]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|load_col[8]~1_combout\ : std_logic;
SIGNAL \ega_sram|load_col[6]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|load_col[2]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|load_col[0]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|load_col[1]~feeder_combout\ : std_logic;
SIGNAL \ega_ram_out|process_0~0_combout\ : std_logic;
SIGNAL \ega_ram_out|process_0~1_combout\ : std_logic;
SIGNAL \ega_sram|wren~q\ : std_logic;
SIGNAL \ega_sram|load_col[8]~feeder_combout\ : std_logic;
SIGNAL \ega_ram_out|process_0~2_combout\ : std_logic;
SIGNAL \ega_sram|pixel_out[0]~0_combout\ : std_logic;
SIGNAL \ega_genlock|adjust_x[1]~feeder_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~1\ : std_logic;
SIGNAL \ega_vga_video|Add2~2_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~4_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~3\ : std_logic;
SIGNAL \ega_vga_video|Add2~5_combout\ : std_logic;
SIGNAL \ega_genlock|adjust_x[2]~feeder_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~7_combout\ : std_logic;
SIGNAL \ega_genlock|adjust_x[3]~feeder_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~6\ : std_logic;
SIGNAL \ega_vga_video|Add2~8_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~10_combout\ : std_logic;
SIGNAL \ega_genlock|adjust_x[4]~0_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~9\ : std_logic;
SIGNAL \ega_vga_video|Add2~11_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~13_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~12\ : std_logic;
SIGNAL \ega_vga_video|Add2~14_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~16_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~15\ : std_logic;
SIGNAL \ega_vga_video|Add2~17_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~19_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~18\ : std_logic;
SIGNAL \ega_vga_video|Add2~20_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~22_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~21\ : std_logic;
SIGNAL \ega_vga_video|Add2~23_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~25_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~24\ : std_logic;
SIGNAL \ega_vga_video|Add2~26_combout\ : std_logic;
SIGNAL \ega_vga_video|Add2~28_combout\ : std_logic;
SIGNAL \ega_sram|pixel_out[1]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|pixel_out[2]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|pixel_out[4]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|pixel_out[5]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|pixel_out[8]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|pixel_out[10]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|pixel_out[11]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|pixel_out[12]~feeder_combout\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \ega_ram_out|q~1_combout\ : std_logic;
SIGNAL \ega_ram_out|LessThan1~0_combout\ : std_logic;
SIGNAL \ega_ram_out|LessThan1~1_combout\ : std_logic;
SIGNAL \ega_ram_out|LessThan1~2_combout\ : std_logic;
SIGNAL \ega_vga_video|Equal4~6_combout\ : std_logic;
SIGNAL \ega_vga_video|Add3~17\ : std_logic;
SIGNAL \ega_vga_video|Add3~18_combout\ : std_logic;
SIGNAL \ega_vga_video|row_number[9]~11_combout\ : std_logic;
SIGNAL \ega_genlock|Add14~17\ : std_logic;
SIGNAL \ega_genlock|Add14~18_combout\ : std_logic;
SIGNAL \ega_genlock|max_row[5]~0_combout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~1_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~3_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~5_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~7_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~9_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~11_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~13_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~15_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~17_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan8~18_combout\ : std_logic;
SIGNAL \ega_sync_level|no_video~0_combout\ : std_logic;
SIGNAL \ega_sync_level|no_video~q\ : std_logic;
SIGNAL \ega_vga_video|process_10~0_combout\ : std_logic;
SIGNAL \ega_vga_video|process_10~1_combout\ : std_logic;
SIGNAL \ega_vga_video|process_10~2_combout\ : std_logic;
SIGNAL \ega_vga_video|process_10~3_combout\ : std_logic;
SIGNAL \ega_vga_video|videov~q\ : std_logic;
SIGNAL \ega_genlock|Equal2~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_11~0_RESYN12_BDD13\ : std_logic;
SIGNAL \ega_genlock|process_11~0_RESYN10_BDD11\ : std_logic;
SIGNAL \ega_genlock|process_11~0_RESYN6_BDD7\ : std_logic;
SIGNAL \ega_genlock|process_11~0_RESYN8_BDD9\ : std_logic;
SIGNAL \ega_genlock|process_11~0_combout\ : std_logic;
SIGNAL \ega_genlock|process_13~0_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~0_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~1\ : std_logic;
SIGNAL \ega_genlock|Add15~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~3\ : std_logic;
SIGNAL \ega_genlock|Add15~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~5\ : std_logic;
SIGNAL \ega_genlock|Add15~6_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~7\ : std_logic;
SIGNAL \ega_genlock|Add15~8_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~9\ : std_logic;
SIGNAL \ega_genlock|Add15~10_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~11\ : std_logic;
SIGNAL \ega_genlock|Add15~12_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~13\ : std_logic;
SIGNAL \ega_genlock|Add15~14_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~15\ : std_logic;
SIGNAL \ega_genlock|Add15~16_combout\ : std_logic;
SIGNAL \ega_genlock|Add15~17\ : std_logic;
SIGNAL \ega_genlock|Add15~18_combout\ : std_logic;
SIGNAL \ega_genlock|max_col~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan9~1_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan9~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan9~2_combout\ : std_logic;
SIGNAL \ega_genlock|max_col~1_combout\ : std_logic;
SIGNAL \ega_genlock|max_col~2_combout\ : std_logic;
SIGNAL \ega_genlock|max_col~3_combout\ : std_logic;
SIGNAL \ega_genlock|max_col~4_combout\ : std_logic;
SIGNAL \ega_genlock|max_col~5_combout\ : std_logic;
SIGNAL \ega_genlock|max_col~6_combout\ : std_logic;
SIGNAL \ega_genlock|max_col~7_combout\ : std_logic;
SIGNAL \ega_vga_video|Add4~1_cout\ : std_logic;
SIGNAL \ega_vga_video|Add4~3\ : std_logic;
SIGNAL \ega_vga_video|Add4~5\ : std_logic;
SIGNAL \ega_vga_video|Add4~7\ : std_logic;
SIGNAL \ega_vga_video|Add4~9\ : std_logic;
SIGNAL \ega_vga_video|Add4~11\ : std_logic;
SIGNAL \ega_vga_video|Add4~13\ : std_logic;
SIGNAL \ega_vga_video|Add4~15\ : std_logic;
SIGNAL \ega_vga_video|Add4~16_combout\ : std_logic;
SIGNAL \ega_vga_video|Add4~14_combout\ : std_logic;
SIGNAL \ega_vga_video|Add4~12_combout\ : std_logic;
SIGNAL \ega_vga_video|Add4~10_combout\ : std_logic;
SIGNAL \ega_vga_video|Add4~8_combout\ : std_logic;
SIGNAL \ega_vga_video|Add4~6_combout\ : std_logic;
SIGNAL \ega_vga_video|Add4~4_combout\ : std_logic;
SIGNAL \ega_vga_video|Add4~2_combout\ : std_logic;
SIGNAL \ega_genlock|max_col~8_combout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~1_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~3_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~5_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~7_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~9_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~11_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~13_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~15_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~17_cout\ : std_logic;
SIGNAL \ega_vga_video|LessThan9~18_combout\ : std_logic;
SIGNAL \ega_vga_video|process_11~0_combout\ : std_logic;
SIGNAL \ega_vga_video|videoh~q\ : std_logic;
SIGNAL \ega_vga_video|blank~0_combout\ : std_logic;
SIGNAL \ega_vga_video|blank~q\ : std_logic;
SIGNAL \ega_vga_video|RESULT~0_combout\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \ega_ram_out|q~0_combout\ : std_logic;
SIGNAL \ega_vga_video|RESULT~1_combout\ : std_logic;
SIGNAL \ega_vga_video|r_out[0]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[0]~en_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[0]~5_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[0]~6_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[0]~7_combout\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~16_combout\ : std_logic;
SIGNAL \hgc_vga_video|r_out[1]~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|r_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|r_out[1]~en_q\ : std_logic;
SIGNAL \cga_vga_video|red_pixel~0_combout\ : std_logic;
SIGNAL \cga_vga_video|RESULT~13_combout\ : std_logic;
SIGNAL \cga_vga_video|RESULT~14_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[1]~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|r_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[1]~en_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[1]~8_combout\ : std_logic;
SIGNAL \mda_vga_video|RESULT~16_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[1]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|r_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|r_out[1]~en_q\ : std_logic;
SIGNAL \ega_vga_video|RESULT~2_combout\ : std_logic;
SIGNAL \ega_vga_video|r_out[1]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[1]~en_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[1]~9_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[1]~10_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[1]~11_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[2]~en_q\ : std_logic;
SIGNAL \mda_vga_video|RESULT~24_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[2]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|RESULT~3_combout\ : std_logic;
SIGNAL \ega_vga_video|r_out[2]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|r_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|r_out[2]~en_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[2]~13_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[2]~en_q\ : std_logic;
SIGNAL \hgc_vga_video|r_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|r_out[2]~en_q\ : std_logic;
SIGNAL \cga_vga_video|RESULT~15_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[2]~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~24_combout\ : std_logic;
SIGNAL \hgc_vga_video|r_out[2]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[2]~12_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[2]~14_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[2]~15_combout\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \cga_ram_out|q~2_combout\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \cga_ram_out|q~3_combout\ : std_logic;
SIGNAL \cga_vga_video|RESULT~16_combout\ : std_logic;
SIGNAL \cga_vga_video|g_out[0]~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|g_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|g_out[0]~en_q\ : std_logic;
SIGNAL \hgc_vga_video|g_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|g_out[0]~en_q\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \hgc_ram_out|q~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~17_combout\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \hgc_ram_out|q~3_combout\ : std_logic;
SIGNAL \hgc_vga_video|green_pixel~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~18_combout\ : std_logic;
SIGNAL \hgc_vga_video|g_out[0]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[0]~4_combout\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \mda_ram_out|q~2_combout\ : std_logic;
SIGNAL \mda_vga_video|RESULT~17_combout\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \mda_ram_out|q~3_combout\ : std_logic;
SIGNAL \mda_vga_video|green_pixel~0_combout\ : std_logic;
SIGNAL \mda_vga_video|RESULT~18_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[0]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|g_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|g_out[0]~en_q\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \ega_ram_out|q~2_combout\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \ega_ram_out|q~3_combout\ : std_logic;
SIGNAL \ega_vga_video|RESULT~4_combout\ : std_logic;
SIGNAL \ega_vga_video|g_out[0]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[0]~en_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[0]~5_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[0]~6_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[0]~7_combout\ : std_logic;
SIGNAL \ega_vga_video|g_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|g_out[1]~en_q\ : std_logic;
SIGNAL \mda_vga_video|RESULT~19_combout\ : std_logic;
SIGNAL \mda_vga_video|RESULT~25_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[1]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|RESULT~5_combout\ : std_logic;
SIGNAL \ega_vga_video|g_out[1]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[1]~en_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[1]~9_combout\ : std_logic;
SIGNAL \hgc_vga_video|g_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|g_out[1]~en_q\ : std_logic;
SIGNAL \cga_vga_video|RESULT~17_combout\ : std_logic;
SIGNAL \cga_vga_video|g_out[1]~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|g_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|g_out[1]~en_q\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~19_combout\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~25_combout\ : std_logic;
SIGNAL \hgc_vga_video|g_out[1]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[1]~8_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[1]~10_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[1]~11_combout\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~20_combout\ : std_logic;
SIGNAL \hgc_vga_video|g_out[2]~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|g_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|g_out[2]~en_q\ : std_logic;
SIGNAL \cga_vga_video|RESULT~18_combout\ : std_logic;
SIGNAL \cga_vga_video|g_out[2]~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|g_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|g_out[2]~en_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[2]~12_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[2]~en_q\ : std_logic;
SIGNAL \ega_vga_video|RESULT~6_combout\ : std_logic;
SIGNAL \ega_vga_video|g_out[2]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|RESULT~20_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[2]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|g_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|g_out[2]~en_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[2]~13_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[2]~14_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[2]~15_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[0]~en_q\ : std_logic;
SIGNAL \hgc_vga_video|b_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|b_out[0]~en_q\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \hgc_ram_out|q~4_combout\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \hgc_ram_out|q~5_combout\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~21_combout\ : std_logic;
SIGNAL \hgc_vga_video|b_out[0]~reg0_q\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \cga_ram_out|q~4_combout\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \cga_ram_out|q~5_combout\ : std_logic;
SIGNAL \cga_vga_video|RESULT~19_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[0]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[0]~4_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[0]~en_q\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \ega_ram_out|q~5_combout\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \ega_ram_out|q~4_combout\ : std_logic;
SIGNAL \ega_vga_video|RESULT~7_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[0]~reg0_q\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \mda_ram_out|q~5_combout\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \mda_ram_out|q~4_combout\ : std_logic;
SIGNAL \mda_vga_video|RESULT~21_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[0]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[0]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[0]~en_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[0]~5_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[0]~6_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[0]~7_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[1]~en_q\ : std_logic;
SIGNAL \cga_vga_video|RESULT~20_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[1]~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|b_out[1]~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|b_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|b_out[1]~en_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[1]~8_combout\ : std_logic;
SIGNAL \ega_vga_video|RESULT~8_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[1]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[1]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|b_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[1]~en_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[1]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[1]~en_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[1]~9_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[1]~10_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[1]~11_combout\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~22_combout\ : std_logic;
SIGNAL \hgc_vga_video|b_out[2]~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|b_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[2]~en_q\ : std_logic;
SIGNAL \cga_vga_video|RESULT~21_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[2]~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|b_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|b_out[2]~en_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[2]~12_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[2]~en_q\ : std_logic;
SIGNAL \ega_vga_video|b_out[2]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[2]~en_q\ : std_logic;
SIGNAL \ega_vga_video|RESULT~9_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[2]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|RESULT~22_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[2]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[2]~13_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[2]~14_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[2]~15_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_5~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_5~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_5~3_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_5~4_combout\ : std_logic;
SIGNAL \hgc_vga_video|hsync_out~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|process_5~1_combout\ : std_logic;
SIGNAL \cga_vga_video|process_5~2_combout\ : std_logic;
SIGNAL \cga_vga_video|process_5~3_combout\ : std_logic;
SIGNAL \cga_vga_video|process_5~4_combout\ : std_logic;
SIGNAL \cga_vga_video|hsync_out~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|hsync_out~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|hsync_out~en_q\ : std_logic;
SIGNAL \hgc_vga_video|hsync_out~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|hsync_out~en_q\ : std_logic;
SIGNAL \mda_vga_video|hsync_out~1_combout\ : std_logic;
SIGNAL \ega_vga_video|process_5~0_combout\ : std_logic;
SIGNAL \ega_vga_video|process_5~1_combout\ : std_logic;
SIGNAL \ega_vga_video|process_5~2_combout\ : std_logic;
SIGNAL \ega_vga_video|process_5~3_combout\ : std_logic;
SIGNAL \ega_vga_video|hsync_out~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|process_5~1_combout\ : std_logic;
SIGNAL \mda_vga_video|process_5~2_combout\ : std_logic;
SIGNAL \mda_vga_video|process_5~3_combout\ : std_logic;
SIGNAL \mda_vga_video|process_5~4_combout\ : std_logic;
SIGNAL \mda_vga_video|hsync_out~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|hsync_out~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|hsync_out~en_q\ : std_logic;
SIGNAL \ega_vga_video|hsync_out~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|hsync_out~en_q\ : std_logic;
SIGNAL \mda_vga_video|hsync_out~2_combout\ : std_logic;
SIGNAL \mda_vga_video|hsync_out~3_combout\ : std_logic;
SIGNAL \mda_vga_video|hsync_out~4_combout\ : std_logic;
SIGNAL \ega_vga_video|process_4~0_combout\ : std_logic;
SIGNAL \ega_vga_video|process_4~1_combout\ : std_logic;
SIGNAL \ega_vga_video|vsync_out~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|vsync_out~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|vsync_out~en_q\ : std_logic;
SIGNAL \ega_vga_video|vsync_out~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|vsync_out~en_q\ : std_logic;
SIGNAL \mda_vga_video|process_4~0_combout\ : std_logic;
SIGNAL \mda_vga_video|process_4~1_combout\ : std_logic;
SIGNAL \mda_vga_video|vsync_out~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|vsync_out~2_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_4~0_combout\ : std_logic;
SIGNAL \hgc_vga_video|process_4~1_combout\ : std_logic;
SIGNAL \hgc_vga_video|vsync_out~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|vsync_out~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|vsync_out~en_q\ : std_logic;
SIGNAL \cga_vga_video|process_4~0_combout\ : std_logic;
SIGNAL \cga_vga_video|vsync_out~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|vsync_out~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|vsync_out~en_q\ : std_logic;
SIGNAL \mda_vga_video|vsync_out~1_combout\ : std_logic;
SIGNAL \mda_vga_video|vsync_out~3_combout\ : std_logic;
SIGNAL \mda_vga_video|vsync_out~4_combout\ : std_logic;
SIGNAL \hgc_vga_video|r_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|r_out[3]~en_q\ : std_logic;
SIGNAL \cga_vga_video|RESULT~22_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[3]~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|r_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|r_out[3]~en_q\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~26_combout\ : std_logic;
SIGNAL \hgc_vga_video|r_out[3]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[3]~16_combout\ : std_logic;
SIGNAL \mda_vga_video|RESULT~26_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[3]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[3]~en_q\ : std_logic;
SIGNAL \ega_vga_video|RESULT~10_combout\ : std_logic;
SIGNAL \ega_vga_video|r_out[3]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|r_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|r_out[3]~en_q\ : std_logic;
SIGNAL \mda_vga_video|r_out[3]~17_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[3]~18_combout\ : std_logic;
SIGNAL \mda_vga_video|r_out[3]~19_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[3]~en_q\ : std_logic;
SIGNAL \mda_vga_video|green_pixel~1_combout\ : std_logic;
SIGNAL \mda_vga_video|RESULT~27_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[3]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|RESULT~11_combout\ : std_logic;
SIGNAL \ega_vga_video|g_out[3]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|g_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|g_out[3]~en_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[3]~17_combout\ : std_logic;
SIGNAL \cga_vga_video|RESULT~23_combout\ : std_logic;
SIGNAL \cga_vga_video|g_out[3]~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|g_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|g_out[3]~en_q\ : std_logic;
SIGNAL \cga_vga_video|g_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|g_out[3]~en_q\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~27_combout\ : std_logic;
SIGNAL \hgc_vga_video|g_out[3]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|g_out[3]~16_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[3]~18_combout\ : std_logic;
SIGNAL \mda_vga_video|g_out[3]~19_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[3]~en_q\ : std_logic;
SIGNAL \mda_vga_video|RESULT~23_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[3]~reg0_q\ : std_logic;
SIGNAL \ega_vga_video|RESULT~12_combout\ : std_logic;
SIGNAL \ega_vga_video|b_out[3]~reg0_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[3]~en_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[3]~17_combout\ : std_logic;
SIGNAL \hgc_vga_video|RESULT~23_combout\ : std_logic;
SIGNAL \hgc_vga_video|b_out[3]~reg0_q\ : std_logic;
SIGNAL \cga_vga_video|b_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[3]~en_q\ : std_logic;
SIGNAL \cga_vga_video|RESULT~24_combout\ : std_logic;
SIGNAL \cga_vga_video|b_out[3]~reg0_q\ : std_logic;
SIGNAL \hgc_vga_video|b_out[3]~enfeeder_combout\ : std_logic;
SIGNAL \hgc_vga_video|b_out[3]~en_q\ : std_logic;
SIGNAL \mda_vga_video|b_out[3]~16_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[3]~18_combout\ : std_logic;
SIGNAL \mda_vga_video|b_out[3]~19_combout\ : std_logic;
SIGNAL \cga_ram_in|process_0~0_combout\ : std_logic;
SIGNAL \cga_ram_in|process_0~1_combout\ : std_logic;
SIGNAL \cga_genlock|process_11~2_combout\ : std_logic;
SIGNAL \cga_genlock|wren~q\ : std_logic;
SIGNAL \cga_ram_in|process_0~2_combout\ : std_logic;
SIGNAL \cga_sram|Selector67~0_combout\ : std_logic;
SIGNAL \cga_sram|store_col~18_combout\ : std_logic;
SIGNAL \cga_sram|store_col~19_combout\ : std_logic;
SIGNAL \cga_sram|store_col~12_combout\ : std_logic;
SIGNAL \cga_sram|store_col~13_combout\ : std_logic;
SIGNAL \cga_sram|store_col~14_combout\ : std_logic;
SIGNAL \cga_sram|store_col~15_combout\ : std_logic;
SIGNAL \cga_sram|store_col~10_combout\ : std_logic;
SIGNAL \cga_sram|store_col~11_combout\ : std_logic;
SIGNAL \cga_sram|store_col~3_combout\ : std_logic;
SIGNAL \cga_sram|store_col~6_combout\ : std_logic;
SIGNAL \cga_sram|store_col~7_combout\ : std_logic;
SIGNAL \cga_sram|store_col~8_combout\ : std_logic;
SIGNAL \cga_sram|store_col~9_combout\ : std_logic;
SIGNAL \cga_sram|store_col[3]~feeder_combout\ : std_logic;
SIGNAL \cga_sram|store_col~4_combout\ : std_logic;
SIGNAL \cga_sram|store_col~5_combout\ : std_logic;
SIGNAL \cga_sram|store_col[1]~feeder_combout\ : std_logic;
SIGNAL \cga_ram_in|LessThan1~0_combout\ : std_logic;
SIGNAL \cga_ram_in|LessThan1~1_combout\ : std_logic;
SIGNAL \cga_sram|store_col~16_combout\ : std_logic;
SIGNAL \cga_sram|store_col~17_combout\ : std_logic;
SIGNAL \cga_ram_in|LessThan1~2_combout\ : std_logic;
SIGNAL \cga_genlock|Equal1~0_combout\ : std_logic;
SIGNAL \cga_genlock|Equal2~0_combout\ : std_logic;
SIGNAL \SG~input_o\ : std_logic;
SIGNAL \cga_genlock|i~14_combout\ : std_logic;
SIGNAL \cga_genlock|process_17:i[0]~q\ : std_logic;
SIGNAL \cga_genlock|i~12_combout\ : std_logic;
SIGNAL \cga_genlock|i~13_combout\ : std_logic;
SIGNAL \cga_genlock|process_17:i[1]~q\ : std_logic;
SIGNAL \cga_genlock|i~15_combout\ : std_logic;
SIGNAL \cga_genlock|process_17:i[2]~q\ : std_logic;
SIGNAL \cga_genlock|Add7~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan17~0_combout\ : std_logic;
SIGNAL \cga_genlock|Add19~0_combout\ : std_logic;
SIGNAL \cga_genlock|i~25_combout\ : std_logic;
SIGNAL \cga_genlock|process_17:i[3]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan17~1_combout\ : std_logic;
SIGNAL \cga_genlock|pixel[4]~feeder_combout\ : std_logic;
SIGNAL \PB~input_o\ : std_logic;
SIGNAL \cga_genlock|i~22_combout\ : std_logic;
SIGNAL \cga_genlock|process_16:i[0]~q\ : std_logic;
SIGNAL \cga_genlock|i~20_combout\ : std_logic;
SIGNAL \cga_genlock|i~21_combout\ : std_logic;
SIGNAL \cga_genlock|process_16:i[1]~q\ : std_logic;
SIGNAL \cga_genlock|Add18~0_combout\ : std_logic;
SIGNAL \cga_genlock|i~27_combout\ : std_logic;
SIGNAL \cga_genlock|process_16:i[2]~q\ : std_logic;
SIGNAL \cga_genlock|i~23_combout\ : std_logic;
SIGNAL \cga_genlock|process_16:i[3]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan16~0_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan16~1_combout\ : std_logic;
SIGNAL \cga_genlock|pixel[1]~feeder_combout\ : std_logic;
SIGNAL \PR~input_o\ : std_logic;
SIGNAL \cga_genlock|i~10_combout\ : std_logic;
SIGNAL \cga_genlock|i~8_combout\ : std_logic;
SIGNAL \cga_genlock|i~9_combout\ : std_logic;
SIGNAL \cga_genlock|i~24_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan14~0_combout\ : std_logic;
SIGNAL \cga_genlock|Add16~0_combout\ : std_logic;
SIGNAL \cga_genlock|i~11_combout\ : std_logic;
SIGNAL \cga_genlock|LessThan14~1_combout\ : std_logic;
SIGNAL \PG~input_o\ : std_logic;
SIGNAL \cga_genlock|i~18_combout\ : std_logic;
SIGNAL \cga_genlock|process_15:i[0]~q\ : std_logic;
SIGNAL \cga_genlock|i~16_combout\ : std_logic;
SIGNAL \cga_genlock|i~17_combout\ : std_logic;
SIGNAL \cga_genlock|process_15:i[1]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan15~0_combout\ : std_logic;
SIGNAL \cga_genlock|i~26_combout\ : std_logic;
SIGNAL \cga_genlock|process_15:i[2]~q\ : std_logic;
SIGNAL \cga_genlock|Add17~0_combout\ : std_logic;
SIGNAL \cga_genlock|i~19_combout\ : std_logic;
SIGNAL \cga_genlock|process_15:i[3]~q\ : std_logic;
SIGNAL \cga_genlock|LessThan15~1_combout\ : std_logic;
SIGNAL \cga_genlock|Mux3~0_combout\ : std_logic;
SIGNAL \cga_genlock|Mux2~0_combout\ : std_logic;
SIGNAL \cga_genlock|pixel[5]~feeder_combout\ : std_logic;
SIGNAL \cga_sram|Selector52~0_combout\ : std_logic;
SIGNAL \cga_sram|SramDat[15]~enfeeder_combout\ : std_logic;
SIGNAL \cga_sram|SramDat[15]~en_q\ : std_logic;
SIGNAL \hgc_ram_in|process_0~3_combout\ : std_logic;
SIGNAL \hgc_ram_in|process_0~5_combout\ : std_logic;
SIGNAL \hgc_genlock|process_12~3_combout\ : std_logic;
SIGNAL \hgc_genlock|process_12~4_combout\ : std_logic;
SIGNAL \hgc_genlock|wren~q\ : std_logic;
SIGNAL \hgc_ram_in|process_0~4_combout\ : std_logic;
SIGNAL \hgc_sram|Selector67~0_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~27_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~36_combout\ : std_logic;
SIGNAL \hgc_sram|store_col[7]~20_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~28_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~37_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~24_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~33_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~23_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~32_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~29_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~21_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~30_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~22_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~31_combout\ : std_logic;
SIGNAL \hgc_ram_in|LessThan1~0_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~26_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~35_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~25_combout\ : std_logic;
SIGNAL \hgc_sram|store_col~34_combout\ : std_logic;
SIGNAL \hgc_ram_in|LessThan1~1_combout\ : std_logic;
SIGNAL \hgc_ram_in|LessThan1~2_combout\ : std_logic;
SIGNAL \hgc_genlock|Add7~0_combout\ : std_logic;
SIGNAL \hgc_genlock|i~11_combout\ : std_logic;
SIGNAL \hgc_genlock|process_16:i[0]~q\ : std_logic;
SIGNAL \hgc_genlock|i~10_combout\ : std_logic;
SIGNAL \hgc_genlock|process_16:i[1]~q\ : std_logic;
SIGNAL \hgc_genlock|i~8_combout\ : std_logic;
SIGNAL \hgc_genlock|i~13_combout\ : std_logic;
SIGNAL \hgc_genlock|process_16:i[2]~q\ : std_logic;
SIGNAL \hgc_genlock|Add18~0_combout\ : std_logic;
SIGNAL \hgc_genlock|i~9_combout\ : std_logic;
SIGNAL \hgc_genlock|process_16:i[3]~q\ : std_logic;
SIGNAL \hgc_genlock|LessThan15~0_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan15~1_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan15~2_combout\ : std_logic;
SIGNAL \hgc_genlock|vi[0]~0_combout\ : std_logic;
SIGNAL \hgc_genlock|pixel[4]~feeder_combout\ : std_logic;
SIGNAL \hgc_genlock|Equal3~0_combout\ : std_logic;
SIGNAL \SB~input_o\ : std_logic;
SIGNAL \hgc_genlock|i~7_combout\ : std_logic;
SIGNAL \hgc_genlock|i~6_combout\ : std_logic;
SIGNAL \hgc_genlock|i~4_combout\ : std_logic;
SIGNAL \hgc_genlock|i~12_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan14~0_combout\ : std_logic;
SIGNAL \hgc_genlock|Add17~0_combout\ : std_logic;
SIGNAL \hgc_genlock|i~5_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan14~1_combout\ : std_logic;
SIGNAL \hgc_genlock|LessThan14~2_combout\ : std_logic;
SIGNAL \hgc_genlock|pixel[5]~feeder_combout\ : std_logic;
SIGNAL \hgc_sram|Selector52~0_combout\ : std_logic;
SIGNAL \hgc_sram|SramDat[15]~en_q\ : std_logic;
SIGNAL \ega_sram|SramDat[15]~32_combout\ : std_logic;
SIGNAL \mda_genlock|process_11~0_combout\ : std_logic;
SIGNAL \mda_genlock|process_11~1_combout\ : std_logic;
SIGNAL \mda_genlock|wren~q\ : std_logic;
SIGNAL \mda_ram_in|process_0~3_combout\ : std_logic;
SIGNAL \mda_ram_in|process_0~5_combout\ : std_logic;
SIGNAL \mda_ram_in|process_0~4_combout\ : std_logic;
SIGNAL \mda_sram|Selector67~0_combout\ : std_logic;
SIGNAL \mda_sram|store_col~18_combout\ : std_logic;
SIGNAL \mda_sram|store_col~19_combout\ : std_logic;
SIGNAL \mda_sram|store_col[6]~3_combout\ : std_logic;
SIGNAL \mda_sram|store_col~14_combout\ : std_logic;
SIGNAL \mda_sram|store_col~15_combout\ : std_logic;
SIGNAL \mda_sram|store_col~12_combout\ : std_logic;
SIGNAL \mda_sram|store_col~13_combout\ : std_logic;
SIGNAL \mda_sram|store_col~10_combout\ : std_logic;
SIGNAL \mda_sram|store_col~11_combout\ : std_logic;
SIGNAL \mda_sram|store_col~6_combout\ : std_logic;
SIGNAL \mda_sram|store_col~7_combout\ : std_logic;
SIGNAL \mda_sram|store_col~1_combout\ : std_logic;
SIGNAL \mda_sram|store_col~2_combout\ : std_logic;
SIGNAL \mda_sram|store_col~8_combout\ : std_logic;
SIGNAL \mda_sram|store_col~9_combout\ : std_logic;
SIGNAL \mda_sram|store_col~4_combout\ : std_logic;
SIGNAL \mda_sram|store_col~5_combout\ : std_logic;
SIGNAL \mda_sram|store_col[1]~feeder_combout\ : std_logic;
SIGNAL \mda_ram_in|LessThan1~0_combout\ : std_logic;
SIGNAL \mda_ram_in|LessThan1~1_combout\ : std_logic;
SIGNAL \mda_sram|store_col~16_combout\ : std_logic;
SIGNAL \mda_sram|store_col~17_combout\ : std_logic;
SIGNAL \mda_ram_in|LessThan1~2_combout\ : std_logic;
SIGNAL \mda_genlock|i~11_combout\ : std_logic;
SIGNAL \mda_genlock|process_15:i[0]~q\ : std_logic;
SIGNAL \mda_genlock|i~10_combout\ : std_logic;
SIGNAL \mda_genlock|process_15:i[1]~q\ : std_logic;
SIGNAL \mda_genlock|i~8_combout\ : std_logic;
SIGNAL \mda_genlock|i~13_combout\ : std_logic;
SIGNAL \mda_genlock|process_15:i[2]~q\ : std_logic;
SIGNAL \mda_genlock|Add17~0_combout\ : std_logic;
SIGNAL \mda_genlock|i~9_combout\ : std_logic;
SIGNAL \mda_genlock|process_15:i[3]~q\ : std_logic;
SIGNAL \mda_genlock|LessThan15~0_combout\ : std_logic;
SIGNAL \mda_genlock|Add7~0_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan15~1_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan15~2_combout\ : std_logic;
SIGNAL \mda_genlock|pixel[4]~feeder_combout\ : std_logic;
SIGNAL \mda_genlock|Equal2~0_combout\ : std_logic;
SIGNAL \mda_genlock|i~7_combout\ : std_logic;
SIGNAL \mda_genlock|i~6_combout\ : std_logic;
SIGNAL \mda_genlock|i~4_combout\ : std_logic;
SIGNAL \mda_genlock|i~12_combout\ : std_logic;
SIGNAL \mda_genlock|Add16~0_combout\ : std_logic;
SIGNAL \mda_genlock|i~5_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan14~0_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan14~1_combout\ : std_logic;
SIGNAL \mda_genlock|LessThan14~2_combout\ : std_logic;
SIGNAL \mda_genlock|pixel[5]~feeder_combout\ : std_logic;
SIGNAL \ega_genlock|process_11~1_combout\ : std_logic;
SIGNAL \ega_genlock|wren~q\ : std_logic;
SIGNAL \ega_ram_in|process_0~0_combout\ : std_logic;
SIGNAL \ega_ram_in|process_0~1_combout\ : std_logic;
SIGNAL \ega_ram_in|process_0~2_combout\ : std_logic;
SIGNAL \ega_sram|Selector67~0_combout\ : std_logic;
SIGNAL \ega_sram|store_col~18_combout\ : std_logic;
SIGNAL \ega_sram|store_col~19_combout\ : std_logic;
SIGNAL \ega_sram|store_col~16_combout\ : std_logic;
SIGNAL \ega_sram|store_col~17_combout\ : std_logic;
SIGNAL \ega_sram|store_col~10_combout\ : std_logic;
SIGNAL \ega_sram|store_col~11_combout\ : std_logic;
SIGNAL \ega_sram|store_col~14_combout\ : std_logic;
SIGNAL \ega_sram|store_col~15_combout\ : std_logic;
SIGNAL \ega_sram|store_col~12_combout\ : std_logic;
SIGNAL \ega_sram|store_col~13_combout\ : std_logic;
SIGNAL \ega_sram|store_col~4_combout\ : std_logic;
SIGNAL \ega_sram|store_col~5_combout\ : std_logic;
SIGNAL \ega_sram|store_col~8_combout\ : std_logic;
SIGNAL \ega_sram|store_col~9_combout\ : std_logic;
SIGNAL \ega_sram|store_col~6_combout\ : std_logic;
SIGNAL \ega_sram|store_col~7_combout\ : std_logic;
SIGNAL \ega_sram|store_col~3_combout\ : std_logic;
SIGNAL \ega_ram_in|LessThan1~0_combout\ : std_logic;
SIGNAL \ega_ram_in|LessThan1~1_combout\ : std_logic;
SIGNAL \ega_ram_in|LessThan1~2_combout\ : std_logic;
SIGNAL \ega_genlock|i~35_combout\ : std_logic;
SIGNAL \ega_genlock|process_19:i[0]~q\ : std_logic;
SIGNAL \ega_genlock|i~34_combout\ : std_logic;
SIGNAL \ega_genlock|process_19:i[1]~q\ : std_logic;
SIGNAL \ega_genlock|i~32_combout\ : std_logic;
SIGNAL \ega_genlock|i~41_combout\ : std_logic;
SIGNAL \ega_genlock|process_19:i[2]~q\ : std_logic;
SIGNAL \ega_genlock|Add21~0_combout\ : std_logic;
SIGNAL \ega_genlock|i~33_combout\ : std_logic;
SIGNAL \ega_genlock|process_19:i[3]~q\ : std_logic;
SIGNAL \ega_genlock|Add6~0_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~38_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~1\ : std_logic;
SIGNAL \ega_genlock|Add0~2_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~39_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~3\ : std_logic;
SIGNAL \ega_genlock|Add0~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~40_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~5\ : std_logic;
SIGNAL \ega_genlock|Add0~6_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~41_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~7\ : std_logic;
SIGNAL \ega_genlock|Add0~8_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~42_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~9\ : std_logic;
SIGNAL \ega_genlock|Add0~10_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~43_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~11\ : std_logic;
SIGNAL \ega_genlock|Add0~12_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~44_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~13\ : std_logic;
SIGNAL \ega_genlock|Add0~14_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~45_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~15\ : std_logic;
SIGNAL \ega_genlock|Add0~16_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~46_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~17\ : std_logic;
SIGNAL \ega_genlock|Add0~18_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~47_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~19\ : std_logic;
SIGNAL \ega_genlock|Add0~20_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~48_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~21\ : std_logic;
SIGNAL \ega_genlock|Add0~22_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~49_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~23\ : std_logic;
SIGNAL \ega_genlock|Add0~24_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~50_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~25\ : std_logic;
SIGNAL \ega_genlock|Add0~26_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~51_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~27\ : std_logic;
SIGNAL \ega_genlock|Add0~28_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~52_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~29\ : std_logic;
SIGNAL \ega_genlock|Add0~30_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~53_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~31\ : std_logic;
SIGNAL \ega_genlock|Add0~32_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~37_combout\ : std_logic;
SIGNAL \ega_genlock|process_0~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan0~2_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan0~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan0~3_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan0~1_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan0~4_combout\ : std_logic;
SIGNAL \ega_genlock|peak~4_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~33\ : std_logic;
SIGNAL \ega_genlock|Add0~34_combout\ : std_logic;
SIGNAL \ega_genlock|Add0~36_combout\ : std_logic;
SIGNAL \ega_genlock|adj_trg_reset~0_combout\ : std_logic;
SIGNAL \ega_genlock|latch~0_combout\ : std_logic;
SIGNAL \ega_genlock|latch~q\ : std_logic;
SIGNAL \ega_genlock|adj_trg_reset~1_combout\ : std_logic;
SIGNAL \ega_genlock|adj_trg_reset~q\ : std_logic;
SIGNAL \ega_genlock|Add6~1\ : std_logic;
SIGNAL \ega_genlock|Add6~2_combout\ : std_logic;
SIGNAL \ega_genlock|sample_ticks[1]~0_combout\ : std_logic;
SIGNAL \ega_genlock|Add7~0_combout\ : std_logic;
SIGNAL \ega_genlock|sample_adj[0]~feeder_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan19~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan19~1_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan19~2_combout\ : std_logic;
SIGNAL \ega_genlock|Equal3~0_combout\ : std_logic;
SIGNAL \ega_genlock|i~30_combout\ : std_logic;
SIGNAL \ega_genlock|process_18:i[0]~q\ : std_logic;
SIGNAL \ega_genlock|i~28_combout\ : std_logic;
SIGNAL \ega_genlock|i~29_combout\ : std_logic;
SIGNAL \ega_genlock|process_18:i[1]~q\ : std_logic;
SIGNAL \ega_genlock|i~40_combout\ : std_logic;
SIGNAL \ega_genlock|process_18:i[2]~q\ : std_logic;
SIGNAL \ega_genlock|Add20~0_combout\ : std_logic;
SIGNAL \ega_genlock|i~31_combout\ : std_logic;
SIGNAL \ega_genlock|process_18:i[3]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan18~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan18~1_combout\ : std_logic;
SIGNAL \ega_genlock|i~26_combout\ : std_logic;
SIGNAL \ega_genlock|process_17:i[0]~q\ : std_logic;
SIGNAL \ega_genlock|i~24_combout\ : std_logic;
SIGNAL \ega_genlock|i~25_combout\ : std_logic;
SIGNAL \ega_genlock|process_17:i[1]~q\ : std_logic;
SIGNAL \ega_genlock|i~39_combout\ : std_logic;
SIGNAL \ega_genlock|process_17:i[2]~q\ : std_logic;
SIGNAL \ega_genlock|Add19~0_combout\ : std_logic;
SIGNAL \ega_genlock|i~27_combout\ : std_logic;
SIGNAL \ega_genlock|process_17:i[3]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan17~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan17~1_combout\ : std_logic;
SIGNAL \ega_genlock|pixel[2]~feeder_combout\ : std_logic;
SIGNAL \ega_genlock|i~22_combout\ : std_logic;
SIGNAL \ega_genlock|process_16:i[0]~q\ : std_logic;
SIGNAL \ega_genlock|i~20_combout\ : std_logic;
SIGNAL \ega_genlock|i~21_combout\ : std_logic;
SIGNAL \ega_genlock|process_16:i[1]~q\ : std_logic;
SIGNAL \ega_genlock|Add18~0_combout\ : std_logic;
SIGNAL \ega_genlock|i~38_combout\ : std_logic;
SIGNAL \ega_genlock|process_16:i[2]~q\ : std_logic;
SIGNAL \ega_genlock|i~23_combout\ : std_logic;
SIGNAL \ega_genlock|process_16:i[3]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan16~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan16~1_combout\ : std_logic;
SIGNAL \ega_genlock|pixel[3]~feeder_combout\ : std_logic;
SIGNAL \SR~input_o\ : std_logic;
SIGNAL \ega_genlock|i~18_combout\ : std_logic;
SIGNAL \ega_genlock|process_15:i[0]~q\ : std_logic;
SIGNAL \ega_genlock|i~16_combout\ : std_logic;
SIGNAL \ega_genlock|i~17_combout\ : std_logic;
SIGNAL \ega_genlock|process_15:i[1]~q\ : std_logic;
SIGNAL \ega_genlock|i~37_combout\ : std_logic;
SIGNAL \ega_genlock|process_15:i[2]~q\ : std_logic;
SIGNAL \ega_genlock|Add17~0_combout\ : std_logic;
SIGNAL \ega_genlock|i~19_combout\ : std_logic;
SIGNAL \ega_genlock|process_15:i[3]~q\ : std_logic;
SIGNAL \ega_genlock|LessThan15~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan15~1_combout\ : std_logic;
SIGNAL \ega_genlock|pixel[4]~feeder_combout\ : std_logic;
SIGNAL \ega_genlock|i~14_combout\ : std_logic;
SIGNAL \ega_genlock|i~12_combout\ : std_logic;
SIGNAL \ega_genlock|i~13_combout\ : std_logic;
SIGNAL \ega_genlock|i~36_combout\ : std_logic;
SIGNAL \ega_genlock|Add16~0_combout\ : std_logic;
SIGNAL \ega_genlock|i~15_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan14~0_combout\ : std_logic;
SIGNAL \ega_genlock|LessThan14~1_combout\ : std_logic;
SIGNAL \ega_sram|Selector52~0_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[15]~enfeeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[15]~en_q\ : std_logic;
SIGNAL \mda_sram|Selector52~0_combout\ : std_logic;
SIGNAL \mda_sram|SramDat[15]~enfeeder_combout\ : std_logic;
SIGNAL \mda_sram|SramDat[15]~en_q\ : std_logic;
SIGNAL \ega_sram|SramDat[15]~33_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[15]~34_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[15]~35_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[14]~36_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[14]~37_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[14]~38_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[13]~39_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[13]~40_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[13]~41_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[12]~42_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[12]~43_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[12]~44_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[11]~45_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[11]~46_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[11]~47_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[10]~48_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[10]~49_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[10]~50_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[9]~51_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[9]~52_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[9]~53_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[8]~54_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[8]~55_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[8]~56_combout\ : std_logic;
SIGNAL \hgc_sram|SramDat[7]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[7]~57_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[7]~58_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[7]~59_combout\ : std_logic;
SIGNAL \hgc_sram|SramDat[6]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[6]~60_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[6]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[6]~61_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[6]~62_combout\ : std_logic;
SIGNAL \hgc_sram|SramDat[5]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[5]~63_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[5]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[5]~64_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[5]~65_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[4]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[4]~67_combout\ : std_logic;
SIGNAL \hgc_sram|SramDat[4]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[4]~66_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[4]~68_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[3]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[3]~70_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[3]~69_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[3]~71_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[2]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[2]~73_combout\ : std_logic;
SIGNAL \hgc_sram|SramDat[2]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[2]~72_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[2]~74_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[1]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[1]~76_combout\ : std_logic;
SIGNAL \hgc_sram|SramDat[1]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[1]~75_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[1]~77_combout\ : std_logic;
SIGNAL \cga_sram|SramDat[0]~en_q\ : std_logic;
SIGNAL \cga_sram|SramDat[0]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[0]~78_combout\ : std_logic;
SIGNAL \mda_sram|SramDat[0]~feeder_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[0]~en_q\ : std_logic;
SIGNAL \mda_sram|SramDat[0]~en_q\ : std_logic;
SIGNAL \ega_sram|SramDat[0]~79_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[0]~80_combout\ : std_logic;
SIGNAL \ega_sram|SramDat[0]~81_combout\ : std_logic;
SIGNAL \cga_vga_video|hcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mda_genlock|col_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hgc_genlock|peak\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ega_sync_level|hcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ega_vga_video|start_col\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_sync_level|vsync_hi\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \hgc_sram|SramAdr\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \pll1|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_sync_level|hsync_adjust\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hgc_genlock|sample_adj\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ega_sync_level|peak_lo\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \hgc_sync_level|hsync_adjust\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cga_sram|SramAdr\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ega_sram|SramAdr\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cga_ram_in|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mda_genlock|sample_adj\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cga_genlock|adj_x\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ega_genlock|hcount\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \pll2|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_sram|SramAdr\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mda_genlock|hcount\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cga_sync_level|hcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hgc_genlock|row_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_sync_level|peak_hi\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \hgc_sync_level|hcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mda_sync_level|hcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ega_vga_video|row_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_sync_level|video_cnt\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \hgc_sram|SramAddress\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cga_sram|SramAddress\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ega_sram|SramAddress\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mda_sram|SramAddress\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cga_ram_out|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hgc_sram|SramRoutineSeq\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \hgc_vga_video|col_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_vga_video|vcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hgc_genlock|vi\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ega_sync_level|vsync_lo\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \cga_vga_video|vcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hgc_vga_video|vcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mda_vga_video|vcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mda_sync_level|peak\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hgc_genlock|sample_ticks\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ega_sync_level|video_cnt\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \hgc_ram_out|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \cga_genlock|row_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_genlock|hsync_ticks\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ega_genlock|row_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_genlock|row_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_genlock|col_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_vga_video|start_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_sync_level|vsync_lo\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \hgc_sram|SramDat\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cga_sram|SramDat\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ega_sram|SramDat\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cga_genlock|rgbi\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mda_sram|SramDat\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hgc_genlock|vcount\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \ega_sync_level|vsync_hi\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \cga_genlock|vcount\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \cga_genlock|peak\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mda_sram|store_col\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ega_genlock|vcount\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \hgc_ram_in|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cga_genlock|adjust_x\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ega_genlock|max_col\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_genlock|vcount\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \ega_genlock|peak\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \cga_genlock|col_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hgc_genlock|col_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_ram_in|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ega_ram_in|q\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ega_genlock|pixel\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cga_genlock|hcount\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \hgc_genlock|hcount\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \ega_ram_out|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hgc_genlock|hgc_tick\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \cga_sram|SramRoutineSeq\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \ega_sram|SramRoutineSeq\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \mda_sram|SramRoutineSeq\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \mda_ram_out|q\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hgc_vga_video|hcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cga_sync_level|peak_hi\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \ega_vga_video|hcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mda_vga_video|hcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cga_sync_level|peak_lo\ : std_logic_vector(27 DOWNTO 0);
SIGNAL \cga_sync_level|peak\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ega_vga_video|col_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_sync_level|hsync_adjust\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hgc_genlock|pixel\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ega_sync_level|peak\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hgc_vga_video|row_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_vga_video|row_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_vga_video|row_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_vga_video|col_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_vga_video|col_number\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_genlock|hsync_ticks\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \hgc_sync_level|peak\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hgc_vga_video|start_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_vga_video|start_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_vga_video|start_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_genlock|sample_ticks\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cga_genlock|max_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_genlock|sample_adj\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \cga_genlock|max_col\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \cga_sram|load_col\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cga_sram|pixel_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \cga_vga_video|start_col\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hgc_genlock|max_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hgc_genlock|max_col\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hgc_sram|load_col\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hgc_sram|pixel_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hgc_vga_video|start_col\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_genlock|adj_y\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_genlock|max_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_genlock|adj_x\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_genlock|max_col\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_sram|load_col\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mda_sram|pixel_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mda_vga_video|start_col\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mda_genlock|vi\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cga_genlock|adjust_y\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ega_genlock|max_row\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ega_sram|load_col\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ega_sram|pixel_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ega_genlock|i\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cga_genlock|adj_y\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_genlock|sample_ticks\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cga_genlock|sample_ticks\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cga_sram|store_col\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hgc_sram|store_col\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \ega_sram|store_col\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \cga_genlock|pixel\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ega_genlock|adjust_y\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_genlock|pixel\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \hgc_genlock|hsync_ticks\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \hgc_genlock|adjust_y\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_genlock|adjust_y\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \hgc_genlock|adjust_x\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_genlock|adjust_x\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_genlock|peak\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \ega_genlock|adjust_x\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \cga_genlock|i\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ega_genlock|rrggbb\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \hgc_genlock|adj_y\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_genlock|adj_y\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \hgc_genlock|adj_x\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mda_genlock|adj_x\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \hgc_genlock|i\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \cga_genlock|sample_adj\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \mda_genlock|i\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ega_sync_level|ALT_INV_video_enable~q\ : std_logic;
SIGNAL \cga_sync_level|ALT_INV_video_enable~q\ : std_logic;
SIGNAL \mda_sram|ALT_INV_wr_ack~q\ : std_logic;
SIGNAL \mda_sram|ALT_INV_rd_ack~q\ : std_logic;
SIGNAL \ega_sram|ALT_INV_wr_ack~q\ : std_logic;
SIGNAL \ega_sram|ALT_INV_rd_ack~q\ : std_logic;
SIGNAL \cga_sram|ALT_INV_wr_ack~q\ : std_logic;
SIGNAL \cga_sram|ALT_INV_rd_ack~q\ : std_logic;
SIGNAL \hgc_sram|ALT_INV_wr_ack~q\ : std_logic;
SIGNAL \hgc_sram|ALT_INV_rd_ack~q\ : std_logic;
SIGNAL \mda_sync_level|ALT_INV_hblank~q\ : std_logic;
SIGNAL \cga_sync_level|ALT_INV_hblank~q\ : std_logic;
SIGNAL \hgc_sync_level|ALT_INV_hblank~q\ : std_logic;
SIGNAL \ega_sram|ALT_INV_store_col[4]~1_combout\ : std_logic;
SIGNAL \cga_sram|ALT_INV_store_col[1]~1_combout\ : std_logic;
SIGNAL \mda_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\ : std_logic;
SIGNAL \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\ : std_logic;
SIGNAL \ega_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\ : std_logic;
SIGNAL \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\ : std_logic;
SIGNAL \cga_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\ : std_logic;
SIGNAL \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\ : std_logic;
SIGNAL \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\ : std_logic;
SIGNAL \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\ : std_logic;
SIGNAL \ALT_INV_V~input_o\ : std_logic;
SIGNAL \mda_sram|ALT_INV_store_col[6]~3_combout\ : std_logic;
SIGNAL \hgc_sram|ALT_INV_store_col[7]~20_combout\ : std_logic;
SIGNAL \hgc_genlock|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \ega_sync_level|ALT_INV_hblank~q\ : std_logic;

BEGIN

SRAM_ADDR0 <= ww_SRAM_ADDR0;
ww_CLK <= CLK;
ww_H <= H;
ww_V <= V;
ww_SW3 <= SW3;
ww_SW0 <= SW0;
ww_SW1 <= SW1;
ww_DOWN_BTN <= DOWN_BTN;
ww_LEFT_BTN <= LEFT_BTN;
ww_PB <= PB;
ww_PG <= PG;
ww_PR <= PR;
ww_RESET <= RESET;
ww_RIGHT_BTN <= RIGHT_BTN;
ww_SB <= SB;
ww_SG <= SG;
ww_SR <= SR;
ww_UP_BTN <= UP_BTN;
ww_SW2 <= SW2;
SRAM_ADDR1 <= ww_SRAM_ADDR1;
SRAM_ADDR2 <= ww_SRAM_ADDR2;
SRAM_ADDR3 <= ww_SRAM_ADDR3;
SRAM_ADDR4 <= ww_SRAM_ADDR4;
SRAM_ADDR5 <= ww_SRAM_ADDR5;
SRAM_ADDR6 <= ww_SRAM_ADDR6;
SRAM_ADDR7 <= ww_SRAM_ADDR7;
SRAM_ADDR8 <= ww_SRAM_ADDR8;
SRAM_ADDR9 <= ww_SRAM_ADDR9;
SRAM_ADDR10 <= ww_SRAM_ADDR10;
SRAM_ADDR11 <= ww_SRAM_ADDR11;
SRAM_ADDR12 <= ww_SRAM_ADDR12;
SRAM_ADDR13 <= ww_SRAM_ADDR13;
SRAM_ADDR14 <= ww_SRAM_ADDR14;
SRAM_ADDR15 <= ww_SRAM_ADDR15;
SRAM_ADDR16 <= ww_SRAM_ADDR16;
SRAM_CE <= ww_SRAM_CE;
SRAM_OE <= ww_SRAM_OE;
SRAM_WE <= ww_SRAM_WE;
SRAM_UB <= ww_SRAM_UB;
SRAM_LB <= ww_SRAM_LB;
SRAM_ADDR17 <= ww_SRAM_ADDR17;
R0 <= ww_R0;
R1 <= ww_R1;
R2 <= ww_R2;
G0 <= ww_G0;
G1 <= ww_G1;
G2 <= ww_G2;
B0 <= ww_B0;
B1 <= ww_B1;
B2 <= ww_B2;
HSYNC <= ww_HSYNC;
VSYNC <= ww_VSYNC;
LED0 <= ww_LED0;
LED1 <= ww_LED1;
LED2 <= ww_LED2;
LED3 <= ww_LED3;
R3 <= ww_R3;
G3 <= ww_G3;
B3 <= ww_B3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pll1|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLK~inputclkctrl_outclk\);

\pll1|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll1|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll1|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll1|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll1|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll1|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll1|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll1|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll1|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll1|altpll_component|auto_generated|pll1_CLK_bus\(4);

\pll2|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLK~input_o\);

\pll2|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll2|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll2|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll2|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll2|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll2|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll2|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll2|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll2|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll2|altpll_component|auto_generated|pll1_CLK_bus\(4);

\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \cga_sram|pixel_out\(13) & \cga_sram|pixel_out\(12) & \cga_sram|pixel_out\(11) & \cga_sram|pixel_out\(10) & \cga_sram|pixel_out\(9) & 
\cga_sram|pixel_out\(8) & \cga_sram|pixel_out\(5) & \cga_sram|pixel_out\(4) & \cga_sram|pixel_out\(3) & \cga_sram|pixel_out\(2) & \cga_sram|pixel_out\(1) & \cga_sram|pixel_out\(0));

\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cga_sram|load_col\(8) & \cga_sram|load_col\(7) & \cga_sram|load_col\(6) & \cga_sram|load_col\(5) & \cga_sram|load_col\(4) & \cga_sram|load_col\(3) & 
\cga_sram|load_col\(2) & \cga_sram|load_col\(1) & \cga_sram|load_col\(0));

\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cga_vga_video|Add2~28_combout\ & \cga_vga_video|Add2~25_combout\ & \cga_vga_video|Add2~22_combout\ & \cga_vga_video|Add2~19_combout\ & \cga_vga_video|Add2~16_combout\ & 
\cga_vga_video|Add2~13_combout\ & \cga_vga_video|Add2~10_combout\ & \cga_vga_video|Add2~7_combout\ & \cga_vga_video|Add2~4_combout\);

\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a1\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a2\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a3\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a4\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a5\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a6\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a7\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a8\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a9\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a10\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a11\ <= \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);

\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \hgc_sram|pixel_out\(13) & \hgc_sram|pixel_out\(12) & \hgc_sram|pixel_out\(11) & \hgc_sram|pixel_out\(10) & \hgc_sram|pixel_out\(9) & 
\hgc_sram|pixel_out\(8) & \hgc_sram|pixel_out\(5) & \hgc_sram|pixel_out\(4) & \hgc_sram|pixel_out\(3) & \hgc_sram|pixel_out\(2) & \hgc_sram|pixel_out\(1) & \hgc_sram|pixel_out\(0));

\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\hgc_sram|load_col\(8) & \hgc_sram|load_col\(7) & \hgc_sram|load_col\(6) & \hgc_sram|load_col\(5) & \hgc_sram|load_col\(4) & \hgc_sram|load_col\(3) & 
\hgc_sram|load_col\(2) & \hgc_sram|load_col\(1) & \hgc_sram|load_col\(0));

\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\hgc_vga_video|Add2~28_combout\ & \hgc_vga_video|Add2~25_combout\ & \hgc_vga_video|Add2~22_combout\ & \hgc_vga_video|Add2~19_combout\ & \hgc_vga_video|Add2~16_combout\ & 
\hgc_vga_video|Add2~13_combout\ & \hgc_vga_video|Add2~10_combout\ & \hgc_vga_video|Add2~7_combout\ & \hgc_vga_video|Add2~4_combout\);

\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a1\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a2\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a3\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a4\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a5\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a6\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a7\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a8\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a9\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a10\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a11\ <= \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);

\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \mda_sram|pixel_out\(13) & \mda_sram|pixel_out\(12) & \mda_sram|pixel_out\(11) & \mda_sram|pixel_out\(10) & \mda_sram|pixel_out\(9) & 
\mda_sram|pixel_out\(8) & \mda_sram|pixel_out\(5) & \mda_sram|pixel_out\(4) & \mda_sram|pixel_out\(3) & \mda_sram|pixel_out\(2) & \mda_sram|pixel_out\(1) & \mda_sram|pixel_out\(0));

\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mda_sram|load_col\(8) & \mda_sram|load_col\(7) & \mda_sram|load_col\(6) & \mda_sram|load_col\(5) & \mda_sram|load_col\(4) & \mda_sram|load_col\(3) & 
\mda_sram|load_col\(2) & \mda_sram|load_col\(1) & \mda_sram|load_col\(0));

\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mda_vga_video|Add2~28_combout\ & \mda_vga_video|Add2~25_combout\ & \mda_vga_video|Add2~22_combout\ & \mda_vga_video|Add2~19_combout\ & \mda_vga_video|Add2~16_combout\ & 
\mda_vga_video|Add2~13_combout\ & \mda_vga_video|Add2~10_combout\ & \mda_vga_video|Add2~7_combout\ & \mda_vga_video|Add2~4_combout\);

\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a1\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a2\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a3\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a4\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a5\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a6\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a7\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a8\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a9\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a10\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a11\ <= \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);

\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & \ega_sram|pixel_out\(13) & \ega_sram|pixel_out\(12) & \ega_sram|pixel_out\(11) & \ega_sram|pixel_out\(10) & \ega_sram|pixel_out\(9) & 
\ega_sram|pixel_out\(8) & \ega_sram|pixel_out\(5) & \ega_sram|pixel_out\(4) & \ega_sram|pixel_out\(3) & \ega_sram|pixel_out\(2) & \ega_sram|pixel_out\(1) & \ega_sram|pixel_out\(0));

\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ega_sram|load_col\(8) & \ega_sram|load_col\(7) & \ega_sram|load_col\(6) & \ega_sram|load_col\(5) & \ega_sram|load_col\(4) & \ega_sram|load_col\(3) & 
\ega_sram|load_col\(2) & \ega_sram|load_col\(1) & \ega_sram|load_col\(0));

\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\ega_vga_video|Add2~28_combout\ & \ega_vga_video|Add2~25_combout\ & \ega_vga_video|Add2~22_combout\ & \ega_vga_video|Add2~19_combout\ & \ega_vga_video|Add2~16_combout\ & 
\ega_vga_video|Add2~13_combout\ & \ega_vga_video|Add2~10_combout\ & \ega_vga_video|Add2~7_combout\ & \ega_vga_video|Add2~4_combout\);

\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a1\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a2\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a3\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a4\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a5\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a6\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a7\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a8\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a9\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a10\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a11\ <= \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);

\hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \hgc_genlock|pixel\(5) & \hgc_genlock|pixel\(4) & \hgc_genlock|pixel\(5) & \hgc_genlock|pixel\(4) & \hgc_genlock|pixel\(5) & 
\hgc_genlock|pixel\(4));

\hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\hgc_genlock|col_number\(9) & \hgc_genlock|col_number\(8) & \hgc_genlock|col_number\(7) & \hgc_genlock|col_number\(6) & \hgc_genlock|col_number\(5) & 
\hgc_genlock|col_number\(4) & \hgc_genlock|col_number\(3) & \hgc_genlock|col_number\(2) & \hgc_genlock|col_number\(1) & \hgc_genlock|col_number\(0));

\hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\hgc_sram|store_col\(8) & \hgc_sram|store_col\(7) & \hgc_sram|store_col\(6) & \hgc_sram|store_col\(5) & \hgc_sram|store_col\(4) & \hgc_sram|store_col\(3) & 
\hgc_sram|store_col\(2) & \hgc_sram|store_col\(1) & \hgc_sram|store_col\(0) & vcc);

\hgc_sram|SramDat\(8) <= \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\hgc_sram|SramDat\(9) <= \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\hgc_sram|SramDat\(10) <= \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\hgc_sram|SramDat\(11) <= \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\hgc_sram|SramDat\(12) <= \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\hgc_sram|SramDat\(13) <= \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\hgc_sram|SramDat\(14) <= \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\hgc_sram|SramDat\(15) <= \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \cga_genlock|pixel\(5) & \cga_genlock|pixel\(4) & \cga_genlock|pixel\(3) & \cga_genlock|pixel\(2) & \cga_genlock|pixel\(1) & 
\cga_genlock|pixel\(4));

\cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cga_genlock|col_number\(9) & \cga_genlock|col_number\(8) & \cga_genlock|col_number\(7) & \cga_genlock|col_number\(6) & \cga_genlock|col_number\(5) & 
\cga_genlock|col_number\(4) & \cga_genlock|col_number\(3) & \cga_genlock|col_number\(2) & \cga_genlock|col_number\(1) & \cga_genlock|col_number\(0));

\cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cga_sram|store_col\(8) & \cga_sram|store_col\(7) & \cga_sram|store_col\(6) & \cga_sram|store_col\(5) & \cga_sram|store_col\(4) & \cga_sram|store_col\(3) & 
\cga_sram|store_col\(2) & \cga_sram|store_col\(1) & \cga_sram|store_col\(0) & vcc);

\cga_sram|SramDat\(8) <= \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cga_sram|SramDat\(9) <= \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cga_sram|SramDat\(10) <= \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cga_sram|SramDat\(11) <= \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cga_sram|SramDat\(12) <= \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cga_sram|SramDat\(13) <= \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cga_sram|SramDat\(14) <= \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cga_sram|SramDat\(15) <= \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \ega_genlock|pixel\(5) & \ega_genlock|pixel\(4) & \ega_genlock|pixel\(3) & \ega_genlock|pixel\(2) & \ega_genlock|pixel\(1) & 
\ega_genlock|pixel\(0));

\ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ega_genlock|col_number\(9) & \ega_genlock|col_number\(8) & \ega_genlock|col_number\(7) & \ega_genlock|col_number\(6) & \ega_genlock|col_number\(5) & 
\ega_genlock|col_number\(4) & \ega_genlock|col_number\(3) & \ega_genlock|col_number\(2) & \ega_genlock|col_number\(1) & \ega_genlock|col_number\(0));

\ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\ega_sram|store_col\(8) & \ega_sram|store_col\(7) & \ega_sram|store_col\(6) & \ega_sram|store_col\(5) & \ega_sram|store_col\(4) & \ega_sram|store_col\(3) & 
\ega_sram|store_col\(2) & \ega_sram|store_col\(1) & \ega_sram|store_col\(0) & vcc);

\ega_sram|SramDat\(8) <= \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ega_sram|SramDat\(9) <= \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ega_sram|SramDat\(10) <= \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ega_sram|SramDat\(11) <= \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ega_sram|SramDat\(12) <= \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ega_sram|SramDat\(13) <= \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ega_sram|SramDat\(14) <= \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ega_sram|SramDat\(15) <= \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \mda_genlock|pixel\(5) & \mda_genlock|pixel\(4) & \mda_genlock|pixel\(5) & \mda_genlock|pixel\(4) & \mda_genlock|pixel\(5) & 
\mda_genlock|pixel\(4));

\mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mda_genlock|col_number\(9) & \mda_genlock|col_number\(8) & \mda_genlock|col_number\(7) & \mda_genlock|col_number\(6) & \mda_genlock|col_number\(5) & 
\mda_genlock|col_number\(4) & \mda_genlock|col_number\(3) & \mda_genlock|col_number\(2) & \mda_genlock|col_number\(1) & \mda_genlock|col_number\(0));

\mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mda_sram|store_col\(8) & \mda_sram|store_col\(7) & \mda_sram|store_col\(6) & \mda_sram|store_col\(5) & \mda_sram|store_col\(4) & \mda_sram|store_col\(3) & 
\mda_sram|store_col\(2) & \mda_sram|store_col\(1) & \mda_sram|store_col\(0) & vcc);

\mda_sram|SramDat\(8) <= \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\mda_sram|SramDat\(9) <= \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\mda_sram|SramDat\(10) <= \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\mda_sram|SramDat\(11) <= \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\mda_sram|SramDat\(12) <= \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\mda_sram|SramDat\(13) <= \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\mda_sram|SramDat\(14) <= \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\mda_sram|SramDat\(15) <= \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \cga_genlock|pixel\(5) & \cga_genlock|pixel\(4) & \cga_genlock|pixel\(3) & \cga_genlock|pixel\(2) & \cga_genlock|pixel\(1) & 
\cga_genlock|pixel\(4));

\cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cga_genlock|col_number\(9) & \cga_genlock|col_number\(8) & \cga_genlock|col_number\(7) & \cga_genlock|col_number\(6) & \cga_genlock|col_number\(5) & 
\cga_genlock|col_number\(4) & \cga_genlock|col_number\(3) & \cga_genlock|col_number\(2) & \cga_genlock|col_number\(1) & \cga_genlock|col_number\(0));

\cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cga_sram|store_col~17_combout\ & \cga_sram|store_col~19_combout\ & \cga_sram|store_col~13_combout\ & \cga_sram|store_col~15_combout\ & \cga_sram|store_col~11_combout\ & 
\cga_sram|store_col~9_combout\ & \cga_sram|store_col~7_combout\ & \cga_sram|store_col~5_combout\ & \cga_sram|store_col~3_combout\ & \~GND~combout\);

\cga_ram_in|q\(0) <= \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\cga_ram_in|q\(1) <= \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\cga_ram_in|q\(2) <= \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\cga_ram_in|q\(3) <= \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\cga_ram_in|q\(4) <= \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\cga_ram_in|q\(5) <= \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\cga_ram_in|q\(6) <= \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\cga_ram_in|q\(7) <= \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \hgc_genlock|pixel\(5) & \hgc_genlock|pixel\(4) & \hgc_genlock|pixel\(5) & \hgc_genlock|pixel\(4) & \hgc_genlock|pixel\(5) & 
\hgc_genlock|pixel\(4));

\hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\hgc_genlock|col_number\(9) & \hgc_genlock|col_number\(8) & \hgc_genlock|col_number\(7) & \hgc_genlock|col_number\(6) & \hgc_genlock|col_number\(5) & 
\hgc_genlock|col_number\(4) & \hgc_genlock|col_number\(3) & \hgc_genlock|col_number\(2) & \hgc_genlock|col_number\(1) & \hgc_genlock|col_number\(0));

\hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\hgc_sram|store_col~36_combout\ & \hgc_sram|store_col~37_combout\ & \hgc_sram|store_col~34_combout\ & \hgc_sram|store_col~35_combout\ & \hgc_sram|store_col~33_combout\ & 
\hgc_sram|store_col~32_combout\ & \hgc_sram|store_col~31_combout\ & \hgc_sram|store_col~30_combout\ & \hgc_sram|store_col~29_combout\ & \~GND~combout\);

\hgc_ram_in|q\(0) <= \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\hgc_ram_in|q\(1) <= \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\hgc_ram_in|q\(2) <= \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\hgc_ram_in|q\(3) <= \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\hgc_ram_in|q\(4) <= \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\hgc_ram_in|q\(5) <= \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\hgc_ram_in|q\(6) <= \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\hgc_ram_in|q\(7) <= \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \mda_genlock|pixel\(5) & \mda_genlock|pixel\(4) & \mda_genlock|pixel\(5) & \mda_genlock|pixel\(4) & \mda_genlock|pixel\(5) & 
\mda_genlock|pixel\(4));

\mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mda_genlock|col_number\(9) & \mda_genlock|col_number\(8) & \mda_genlock|col_number\(7) & \mda_genlock|col_number\(6) & \mda_genlock|col_number\(5) & 
\mda_genlock|col_number\(4) & \mda_genlock|col_number\(3) & \mda_genlock|col_number\(2) & \mda_genlock|col_number\(1) & \mda_genlock|col_number\(0));

\mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mda_sram|store_col~17_combout\ & \mda_sram|store_col~19_combout\ & \mda_sram|store_col~13_combout\ & \mda_sram|store_col~15_combout\ & \mda_sram|store_col~11_combout\ & 
\mda_sram|store_col~9_combout\ & \mda_sram|store_col~7_combout\ & \mda_sram|store_col~5_combout\ & \mda_sram|store_col~2_combout\ & \~GND~combout\);

\mda_ram_in|q\(0) <= \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\mda_ram_in|q\(1) <= \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\mda_ram_in|q\(2) <= \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\mda_ram_in|q\(3) <= \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\mda_ram_in|q\(4) <= \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\mda_ram_in|q\(5) <= \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\mda_ram_in|q\(6) <= \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\mda_ram_in|q\(7) <= \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \ega_genlock|pixel\(5) & \ega_genlock|pixel\(4) & \ega_genlock|pixel\(3) & \ega_genlock|pixel\(2) & \ega_genlock|pixel\(1) & 
\ega_genlock|pixel\(0));

\ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ega_genlock|col_number\(9) & \ega_genlock|col_number\(8) & \ega_genlock|col_number\(7) & \ega_genlock|col_number\(6) & \ega_genlock|col_number\(5) & 
\ega_genlock|col_number\(4) & \ega_genlock|col_number\(3) & \ega_genlock|col_number\(2) & \ega_genlock|col_number\(1) & \ega_genlock|col_number\(0));

\ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\ega_sram|store_col~17_combout\ & \ega_sram|store_col~19_combout\ & \ega_sram|store_col~13_combout\ & \ega_sram|store_col~15_combout\ & \ega_sram|store_col~11_combout\ & 
\ega_sram|store_col~9_combout\ & \ega_sram|store_col~7_combout\ & \ega_sram|store_col~5_combout\ & \ega_sram|store_col~3_combout\ & \~GND~combout\);

\ega_ram_in|q\(0) <= \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ega_ram_in|q\(1) <= \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ega_ram_in|q\(2) <= \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ega_ram_in|q\(3) <= \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ega_ram_in|q\(4) <= \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ega_ram_in|q\(5) <= \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ega_ram_in|q\(6) <= \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ega_ram_in|q\(7) <= \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);

\pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll2|altpll_component|auto_generated|wire_pll1_clk\(0));

\cga_sync_level|video_enable~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \cga_sync_level|video_enable~q\);

\pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll2|altpll_component|auto_generated|wire_pll1_clk\(2));

\pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll2|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll1|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll1|altpll_component|auto_generated|wire_pll1_clk\(0));

\hgc_sync_level|video_enable~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \hgc_sync_level|video_enable~q\);

\mda_sync_level|video_enable~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \mda_sync_level|video_enable~q\);

\ega_sync_level|video_enable~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ega_sync_level|video_enable~q\);
\ega_sync_level|ALT_INV_video_enable~q\ <= NOT \ega_sync_level|video_enable~q\;
\cga_sync_level|ALT_INV_video_enable~q\ <= NOT \cga_sync_level|video_enable~q\;
\mda_sram|ALT_INV_wr_ack~q\ <= NOT \mda_sram|wr_ack~q\;
\mda_sram|ALT_INV_rd_ack~q\ <= NOT \mda_sram|rd_ack~q\;
\ega_sram|ALT_INV_wr_ack~q\ <= NOT \ega_sram|wr_ack~q\;
\ega_sram|ALT_INV_rd_ack~q\ <= NOT \ega_sram|rd_ack~q\;
\cga_sram|ALT_INV_wr_ack~q\ <= NOT \cga_sram|wr_ack~q\;
\cga_sram|ALT_INV_rd_ack~q\ <= NOT \cga_sram|rd_ack~q\;
\hgc_sram|ALT_INV_wr_ack~q\ <= NOT \hgc_sram|wr_ack~q\;
\hgc_sram|ALT_INV_rd_ack~q\ <= NOT \hgc_sram|rd_ack~q\;
\mda_sync_level|ALT_INV_hblank~q\ <= NOT \mda_sync_level|hblank~q\;
\cga_sync_level|ALT_INV_hblank~q\ <= NOT \cga_sync_level|hblank~q\;
\hgc_sync_level|ALT_INV_hblank~q\ <= NOT \hgc_sync_level|hblank~q\;
\ega_sram|ALT_INV_store_col[4]~1_combout\ <= NOT \ega_sram|store_col[4]~1_combout\;
\cga_sram|ALT_INV_store_col[1]~1_combout\ <= NOT \cga_sram|store_col[1]~1_combout\;
\mda_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\ <= NOT \mda_sram|SramRoutine.SramRoutine_Load~q\;
\mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\ <= NOT \mda_sram|SramRoutine.SramRoutine_Store~q\;
\ega_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\ <= NOT \ega_sram|SramRoutine.SramRoutine_Load~q\;
\ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\ <= NOT \ega_sram|SramRoutine.SramRoutine_Store~q\;
\cga_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\ <= NOT \cga_sram|SramRoutine.SramRoutine_Load~q\;
\cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\ <= NOT \cga_sram|SramRoutine.SramRoutine_Store~q\;
\hgc_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\ <= NOT \hgc_sram|SramRoutine.SramRoutine_Load~q\;
\hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\ <= NOT \hgc_sram|SramRoutine.SramRoutine_Store~q\;
\ALT_INV_V~input_o\ <= NOT \V~input_o\;
\mda_sram|ALT_INV_store_col[6]~3_combout\ <= NOT \mda_sram|store_col[6]~3_combout\;
\hgc_sram|ALT_INV_store_col[7]~20_combout\ <= NOT \hgc_sram|store_col[7]~20_combout\;
\hgc_genlock|ALT_INV_Equal1~1_combout\ <= NOT \hgc_genlock|Equal1~1_combout\;
\ega_sync_level|ALT_INV_hblank~q\ <= NOT \ega_sync_level|hblank~q\;

-- Location: IOOBUF_X23_Y0_N16
\SRAM_ADDR0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[0]~20_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR0);

-- Location: IOOBUF_X25_Y0_N2
\SRAM_ADDR1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[1]~24_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR1);

-- Location: IOOBUF_X28_Y0_N2
\SRAM_ADDR2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[2]~27_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR2);

-- Location: IOOBUF_X30_Y0_N9
\SRAM_ADDR3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[3]~30_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR3);

-- Location: IOOBUF_X32_Y0_N23
\SRAM_ADDR4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[4]~33_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR4);

-- Location: IOOBUF_X32_Y0_N9
\SRAM_ADDR5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[5]~36_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR5);

-- Location: IOOBUF_X34_Y2_N16
\SRAM_ADDR6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[6]~39_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR6);

-- Location: IOOBUF_X34_Y4_N23
\SRAM_ADDR7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[7]~42_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR7);

-- Location: IOOBUF_X34_Y7_N9
\SRAM_ADDR8~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[8]~45_combout\,
	oe => \ega_sram|pMemAdr[8]~46_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR8);

-- Location: IOOBUF_X34_Y9_N16
\SRAM_ADDR9~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[9]~49_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR9);

-- Location: IOOBUF_X34_Y9_N2
\SRAM_ADDR10~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[10]~52_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR10);

-- Location: IOOBUF_X34_Y17_N23
\SRAM_ADDR11~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[11]~55_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR11);

-- Location: IOOBUF_X34_Y17_N2
\SRAM_ADDR12~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[12]~58_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR12);

-- Location: IOOBUF_X34_Y18_N16
\SRAM_ADDR13~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[13]~61_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR13);

-- Location: IOOBUF_X34_Y19_N16
\SRAM_ADDR14~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[14]~64_combout\,
	oe => \ega_sram|pMemAdr[14]~65_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR14);

-- Location: IOOBUF_X30_Y24_N2
\SRAM_ADDR15~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[15]~68_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR15);

-- Location: IOOBUF_X28_Y24_N2
\SRAM_ADDR16~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[16]~71_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR16);

-- Location: IOOBUF_X23_Y24_N2
\SRAM_CE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemCe~3_combout\,
	oe => \ega_sram|pMemCe~4_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_CE);

-- Location: IOOBUF_X23_Y24_N16
\SRAM_OE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemOe~3_combout\,
	oe => \ega_sram|pMemOe~4_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_OE);

-- Location: IOOBUF_X23_Y0_N9
\SRAM_WE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemWe~3_combout\,
	oe => \ega_sram|pMemOe~4_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_WE);

-- Location: IOOBUF_X28_Y24_N23
\SRAM_UB~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemUB~1_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_UB);

-- Location: IOOBUF_X23_Y24_N9
\SRAM_LB~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemLB~1_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_LB);

-- Location: IOOBUF_X28_Y24_N16
\SRAM_ADDR17~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|pMemAdr[17]~74_combout\,
	oe => \ega_sram|pMemAdr[0]~21_combout\,
	devoe => ww_devoe,
	o => ww_SRAM_ADDR17);

-- Location: IOOBUF_X0_Y23_N9
\R0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|r_out[0]~6_combout\,
	oe => \mda_vga_video|r_out[0]~7_combout\,
	devoe => ww_devoe,
	o => ww_R0);

-- Location: IOOBUF_X1_Y24_N2
\R1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|r_out[1]~10_combout\,
	oe => \mda_vga_video|r_out[1]~11_combout\,
	devoe => ww_devoe,
	o => ww_R1);

-- Location: IOOBUF_X0_Y23_N2
\R2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|r_out[2]~14_combout\,
	oe => \mda_vga_video|r_out[2]~15_combout\,
	devoe => ww_devoe,
	o => ww_R2);

-- Location: IOOBUF_X1_Y24_N9
\G0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|g_out[0]~6_combout\,
	oe => \mda_vga_video|g_out[0]~7_combout\,
	devoe => ww_devoe,
	o => ww_G0);

-- Location: IOOBUF_X7_Y24_N2
\G1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|g_out[1]~10_combout\,
	oe => \mda_vga_video|g_out[1]~11_combout\,
	devoe => ww_devoe,
	o => ww_G1);

-- Location: IOOBUF_X5_Y24_N9
\G2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|g_out[2]~14_combout\,
	oe => \mda_vga_video|g_out[2]~15_combout\,
	devoe => ww_devoe,
	o => ww_G2);

-- Location: IOOBUF_X3_Y24_N23
\B0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|b_out[0]~6_combout\,
	oe => \mda_vga_video|b_out[0]~7_combout\,
	devoe => ww_devoe,
	o => ww_B0);

-- Location: IOOBUF_X13_Y24_N16
\B1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|b_out[1]~10_combout\,
	oe => \mda_vga_video|b_out[1]~11_combout\,
	devoe => ww_devoe,
	o => ww_B1);

-- Location: IOOBUF_X11_Y24_N16
\B2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|b_out[2]~14_combout\,
	oe => \mda_vga_video|b_out[2]~15_combout\,
	devoe => ww_devoe,
	o => ww_B2);

-- Location: IOOBUF_X16_Y24_N16
\HSYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|hsync_out~3_combout\,
	oe => \mda_vga_video|hsync_out~4_combout\,
	devoe => ww_devoe,
	o => ww_HSYNC);

-- Location: IOOBUF_X16_Y24_N2
\VSYNC~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|vsync_out~3_combout\,
	oe => \mda_vga_video|vsync_out~4_combout\,
	devoe => ww_devoe,
	o => ww_VSYNC);

-- Location: IOOBUF_X0_Y7_N2
\R3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|r_out[3]~18_combout\,
	oe => \mda_vga_video|r_out[3]~19_combout\,
	devoe => ww_devoe,
	o => ww_R3);

-- Location: IOOBUF_X0_Y9_N9
\G3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|g_out[3]~18_combout\,
	oe => \mda_vga_video|g_out[3]~19_combout\,
	devoe => ww_devoe,
	o => ww_G3);

-- Location: IOOBUF_X0_Y6_N16
\B3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_vga_video|b_out[3]~18_combout\,
	oe => \mda_vga_video|b_out[3]~19_combout\,
	devoe => ww_devoe,
	o => ww_B3);

-- Location: IOOBUF_X0_Y23_N16
\LED0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \mda_sync_level|video_enable~q\,
	devoe => ww_devoe,
	o => ww_LED0);

-- Location: IOOBUF_X0_Y21_N9
\LED1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cga_sync_level|ALT_INV_video_enable~q\,
	devoe => ww_devoe,
	o => ww_LED1);

-- Location: IOOBUF_X0_Y18_N16
\LED2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sync_level|ALT_INV_video_enable~q\,
	devoe => ww_devoe,
	o => ww_LED2);

-- Location: IOOBUF_X0_Y18_N23
\LED3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SW1~input_o\,
	devoe => ww_devoe,
	o => ww_LED3);

-- Location: IOOBUF_X28_Y24_N9
\SRAM_DQ15~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[15]~34_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ15);

-- Location: IOOBUF_X30_Y24_N23
\SRAM_DQ14~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[14]~38_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ14);

-- Location: IOOBUF_X34_Y20_N9
\SRAM_DQ13~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[13]~41_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ13);

-- Location: IOOBUF_X34_Y18_N2
\SRAM_DQ12~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[12]~44_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ12);

-- Location: IOOBUF_X34_Y18_N23
\SRAM_DQ11~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[11]~47_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ11);

-- Location: IOOBUF_X34_Y17_N16
\SRAM_DQ10~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[10]~50_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ10);

-- Location: IOOBUF_X34_Y10_N9
\SRAM_DQ9~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[9]~53_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ9);

-- Location: IOOBUF_X34_Y9_N9
\SRAM_DQ8~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[8]~56_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ8);

-- Location: IOOBUF_X34_Y9_N23
\SRAM_DQ7~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[7]~59_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ7);

-- Location: IOOBUF_X34_Y4_N16
\SRAM_DQ6~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[6]~62_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ6);

-- Location: IOOBUF_X34_Y3_N23
\SRAM_DQ5~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[5]~65_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ5);

-- Location: IOOBUF_X34_Y2_N23
\SRAM_DQ4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[4]~68_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ4);

-- Location: IOOBUF_X32_Y0_N16
\SRAM_DQ3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[3]~71_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ3);

-- Location: IOOBUF_X30_Y0_N2
\SRAM_DQ2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[2]~74_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ2);

-- Location: IOOBUF_X30_Y0_N23
\SRAM_DQ1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[1]~77_combout\,
	oe => \ega_sram|SramDat[15]~35_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ1);

-- Location: IOOBUF_X28_Y0_N23
\SRAM_DQ0~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ega_sram|SramDat[0]~80_combout\,
	oe => \ega_sram|SramDat[0]~81_combout\,
	devoe => ww_devoe,
	o => SRAM_DQ0);

-- Location: IOIBUF_X0_Y11_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: PLL_1
\pll2|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 6,
	c0_initial => 1,
	c0_low => 5,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 6,
	c1_initial => 1,
	c1_low => 5,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 25,
	c2_initial => 1,
	c2_low => 25,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 55,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 126,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 125,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 63,
	clk1_phase_shift => "0",
	clk2_counter => "c1",
	clk2_divide_by => 55,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 126,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 16,
	m => 126,
	m_initial => 1,
	m_ph => 0,
	n => 5,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 769,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 1666,
	vco_min => 769,
	vco_multiply_by => 0,
	vco_phase_shift_step => 99,
	vco_post_scale => 1)
-- pragma translate_on
PORT MAP (
	fbin => \pll2|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll2|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \pll2|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll2|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G4
\pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X21_Y10_N30
\cga_sram|SramAdr[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_sram|SramAdr[0]~enfeeder_combout\);

-- Location: CLKCTRL_G3
\pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: LCCOMB_X9_Y5_N0
\cga_sync_level|hcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[0]~16_combout\ = \cga_sync_level|hcount\(0) $ (VCC)
-- \cga_sync_level|hcount[0]~17\ = CARRY(\cga_sync_level|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(0),
	datad => VCC,
	combout => \cga_sync_level|hcount[0]~16_combout\,
	cout => \cga_sync_level|hcount[0]~17\);

-- Location: IOIBUF_X1_Y0_N22
\H~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_H,
	o => \H~input_o\);

-- Location: LCCOMB_X14_Y4_N30
\cga_sync_level|peak~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~31_combout\ = (!\cga_sync_level|LessThan1~3_combout\ & (!\cga_sync_level|peak\(0) & (\H~input_o\ $ (\cga_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|LessThan1~3_combout\,
	datab => \H~input_o\,
	datac => \cga_sync_level|peak\(0),
	datad => \cga_sync_level|sync~q\,
	combout => \cga_sync_level|peak~31_combout\);

-- Location: FF_X14_Y4_N31
\cga_sync_level|peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak\(0));

-- Location: LCCOMB_X14_Y4_N0
\cga_sync_level|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add2~1\ = CARRY(\cga_sync_level|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak\(0),
	datad => VCC,
	cout => \cga_sync_level|Add2~1\);

-- Location: LCCOMB_X14_Y4_N2
\cga_sync_level|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add2~2_combout\ = (\cga_sync_level|peak\(1) & (!\cga_sync_level|Add2~1\)) # (!\cga_sync_level|peak\(1) & ((\cga_sync_level|Add2~1\) # (GND)))
-- \cga_sync_level|Add2~3\ = CARRY((!\cga_sync_level|Add2~1\) # (!\cga_sync_level|peak\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak\(1),
	datad => VCC,
	cin => \cga_sync_level|Add2~1\,
	combout => \cga_sync_level|Add2~2_combout\,
	cout => \cga_sync_level|Add2~3\);

-- Location: LCCOMB_X14_Y4_N28
\cga_sync_level|peak~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~30_combout\ = (!\cga_sync_level|LessThan1~3_combout\ & (\cga_sync_level|Add2~2_combout\ & (\cga_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \cga_sync_level|LessThan1~3_combout\,
	datad => \cga_sync_level|Add2~2_combout\,
	combout => \cga_sync_level|peak~30_combout\);

-- Location: FF_X14_Y4_N29
\cga_sync_level|peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak\(1));

-- Location: LCCOMB_X14_Y4_N4
\cga_sync_level|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add2~4_combout\ = (\cga_sync_level|peak\(2) & (\cga_sync_level|Add2~3\ $ (GND))) # (!\cga_sync_level|peak\(2) & (!\cga_sync_level|Add2~3\ & VCC))
-- \cga_sync_level|Add2~5\ = CARRY((\cga_sync_level|peak\(2) & !\cga_sync_level|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak\(2),
	datad => VCC,
	cin => \cga_sync_level|Add2~3\,
	combout => \cga_sync_level|Add2~4_combout\,
	cout => \cga_sync_level|Add2~5\);

-- Location: LCCOMB_X14_Y4_N20
\cga_sync_level|peak~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~29_combout\ = (!\cga_sync_level|LessThan1~3_combout\ & (\cga_sync_level|Add2~4_combout\ & (\H~input_o\ $ (\cga_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|LessThan1~3_combout\,
	datab => \H~input_o\,
	datac => \cga_sync_level|Add2~4_combout\,
	datad => \cga_sync_level|sync~q\,
	combout => \cga_sync_level|peak~29_combout\);

-- Location: FF_X14_Y4_N21
\cga_sync_level|peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak\(2));

-- Location: LCCOMB_X14_Y4_N6
\cga_sync_level|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add2~6_combout\ = (\cga_sync_level|peak\(3) & (!\cga_sync_level|Add2~5\)) # (!\cga_sync_level|peak\(3) & ((\cga_sync_level|Add2~5\) # (GND)))
-- \cga_sync_level|Add2~7\ = CARRY((!\cga_sync_level|Add2~5\) # (!\cga_sync_level|peak\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak\(3),
	datad => VCC,
	cin => \cga_sync_level|Add2~5\,
	combout => \cga_sync_level|Add2~6_combout\,
	cout => \cga_sync_level|Add2~7\);

-- Location: LCCOMB_X14_Y4_N14
\cga_sync_level|peak~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~28_combout\ = (!\cga_sync_level|LessThan1~3_combout\ & (\cga_sync_level|Add2~6_combout\ & (\cga_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \cga_sync_level|LessThan1~3_combout\,
	datad => \cga_sync_level|Add2~6_combout\,
	combout => \cga_sync_level|peak~28_combout\);

-- Location: FF_X14_Y4_N15
\cga_sync_level|peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak\(3));

-- Location: LCCOMB_X14_Y4_N8
\cga_sync_level|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add2~8_combout\ = (\cga_sync_level|peak\(4) & (\cga_sync_level|Add2~7\ $ (GND))) # (!\cga_sync_level|peak\(4) & (!\cga_sync_level|Add2~7\ & VCC))
-- \cga_sync_level|Add2~9\ = CARRY((\cga_sync_level|peak\(4) & !\cga_sync_level|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak\(4),
	datad => VCC,
	cin => \cga_sync_level|Add2~7\,
	combout => \cga_sync_level|Add2~8_combout\,
	cout => \cga_sync_level|Add2~9\);

-- Location: LCCOMB_X14_Y4_N22
\cga_sync_level|peak~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~27_combout\ = (!\cga_sync_level|LessThan1~3_combout\ & (\cga_sync_level|Add2~8_combout\ & (\H~input_o\ $ (\cga_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|LessThan1~3_combout\,
	datab => \H~input_o\,
	datac => \cga_sync_level|Add2~8_combout\,
	datad => \cga_sync_level|sync~q\,
	combout => \cga_sync_level|peak~27_combout\);

-- Location: FF_X14_Y4_N23
\cga_sync_level|peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak\(4));

-- Location: LCCOMB_X14_Y4_N10
\cga_sync_level|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add2~10_combout\ = (\cga_sync_level|peak\(5) & (!\cga_sync_level|Add2~9\)) # (!\cga_sync_level|peak\(5) & ((\cga_sync_level|Add2~9\) # (GND)))
-- \cga_sync_level|Add2~11\ = CARRY((!\cga_sync_level|Add2~9\) # (!\cga_sync_level|peak\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak\(5),
	datad => VCC,
	cin => \cga_sync_level|Add2~9\,
	combout => \cga_sync_level|Add2~10_combout\,
	cout => \cga_sync_level|Add2~11\);

-- Location: LCCOMB_X13_Y4_N16
\cga_sync_level|peak~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~26_combout\ = (\cga_sync_level|Add2~10_combout\ & (!\cga_sync_level|LessThan1~3_combout\ & (\cga_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \cga_sync_level|Add2~10_combout\,
	datad => \cga_sync_level|LessThan1~3_combout\,
	combout => \cga_sync_level|peak~26_combout\);

-- Location: FF_X13_Y4_N17
\cga_sync_level|peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak\(5));

-- Location: LCCOMB_X14_Y4_N12
\cga_sync_level|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add2~12_combout\ = !\cga_sync_level|Add2~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cga_sync_level|Add2~11\,
	combout => \cga_sync_level|Add2~12_combout\);

-- Location: LCCOMB_X16_Y5_N30
\cga_sync_level|hsync_adjust[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hsync_adjust[5]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_sync_level|hsync_adjust[5]~feeder_combout\);

-- Location: FF_X16_Y5_N31
\cga_sync_level|hsync_adjust[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hsync_adjust[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hsync_adjust\(5));

-- Location: IOIBUF_X16_Y24_N22
\SW1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW1,
	o => \SW1~input_o\);

-- Location: LCCOMB_X17_Y2_N4
\cga_genlock|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add6~0_combout\ = \cga_genlock|sample_ticks\(0) $ (VCC)
-- \cga_genlock|Add6~1\ = CARRY(\cga_genlock|sample_ticks\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|sample_ticks\(0),
	datad => VCC,
	combout => \cga_genlock|Add6~0_combout\,
	cout => \cga_genlock|Add6~1\);

-- Location: IOIBUF_X18_Y24_N22
\RESET~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RESET,
	o => \RESET~input_o\);

-- Location: LCCOMB_X13_Y2_N10
\cga_genlock|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_0~0_combout\ = \RESET~input_o\ $ (\cga_genlock|latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RESET~input_o\,
	datad => \cga_genlock|latch~q\,
	combout => \cga_genlock|process_0~0_combout\);

-- Location: LCCOMB_X13_Y2_N22
\cga_genlock|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~38_combout\ = (\cga_genlock|peak~0_combout\ & !\cga_genlock|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~0_combout\,
	datac => \cga_genlock|peak\(0),
	combout => \cga_genlock|Add0~38_combout\);

-- Location: FF_X13_Y2_N23
\cga_genlock|peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~38_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(0));

-- Location: LCCOMB_X14_Y3_N14
\cga_genlock|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~1\ = CARRY(\cga_genlock|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(0),
	datad => VCC,
	cout => \cga_genlock|Add0~1\);

-- Location: LCCOMB_X14_Y3_N16
\cga_genlock|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~2_combout\ = (\cga_genlock|peak\(1) & (\cga_genlock|Add0~1\ & VCC)) # (!\cga_genlock|peak\(1) & (!\cga_genlock|Add0~1\))
-- \cga_genlock|Add0~3\ = CARRY((!\cga_genlock|peak\(1) & !\cga_genlock|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(1),
	datad => VCC,
	cin => \cga_genlock|Add0~1\,
	combout => \cga_genlock|Add0~2_combout\,
	cout => \cga_genlock|Add0~3\);

-- Location: LCCOMB_X14_Y3_N10
\cga_genlock|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~39_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~2_combout\,
	combout => \cga_genlock|Add0~39_combout\);

-- Location: FF_X14_Y3_N11
\cga_genlock|peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~39_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(1));

-- Location: LCCOMB_X14_Y3_N18
\cga_genlock|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~4_combout\ = (\cga_genlock|peak\(2) & ((GND) # (!\cga_genlock|Add0~3\))) # (!\cga_genlock|peak\(2) & (\cga_genlock|Add0~3\ $ (GND)))
-- \cga_genlock|Add0~5\ = CARRY((\cga_genlock|peak\(2)) # (!\cga_genlock|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(2),
	datad => VCC,
	cin => \cga_genlock|Add0~3\,
	combout => \cga_genlock|Add0~4_combout\,
	cout => \cga_genlock|Add0~5\);

-- Location: LCCOMB_X14_Y3_N8
\cga_genlock|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~40_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~4_combout\,
	combout => \cga_genlock|Add0~40_combout\);

-- Location: FF_X14_Y3_N9
\cga_genlock|peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~40_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(2));

-- Location: LCCOMB_X14_Y3_N20
\cga_genlock|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~6_combout\ = (\cga_genlock|peak\(3) & (\cga_genlock|Add0~5\ & VCC)) # (!\cga_genlock|peak\(3) & (!\cga_genlock|Add0~5\))
-- \cga_genlock|Add0~7\ = CARRY((!\cga_genlock|peak\(3) & !\cga_genlock|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(3),
	datad => VCC,
	cin => \cga_genlock|Add0~5\,
	combout => \cga_genlock|Add0~6_combout\,
	cout => \cga_genlock|Add0~7\);

-- Location: LCCOMB_X14_Y3_N2
\cga_genlock|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~41_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~6_combout\,
	combout => \cga_genlock|Add0~41_combout\);

-- Location: FF_X14_Y3_N3
\cga_genlock|peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~41_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(3));

-- Location: LCCOMB_X14_Y3_N22
\cga_genlock|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~8_combout\ = (\cga_genlock|peak\(4) & ((GND) # (!\cga_genlock|Add0~7\))) # (!\cga_genlock|peak\(4) & (\cga_genlock|Add0~7\ $ (GND)))
-- \cga_genlock|Add0~9\ = CARRY((\cga_genlock|peak\(4)) # (!\cga_genlock|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(4),
	datad => VCC,
	cin => \cga_genlock|Add0~7\,
	combout => \cga_genlock|Add0~8_combout\,
	cout => \cga_genlock|Add0~9\);

-- Location: LCCOMB_X14_Y3_N4
\cga_genlock|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~42_combout\ = (\cga_genlock|Add0~8_combout\ & \cga_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add0~8_combout\,
	datad => \cga_genlock|peak~0_combout\,
	combout => \cga_genlock|Add0~42_combout\);

-- Location: FF_X14_Y3_N5
\cga_genlock|peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~42_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(4));

-- Location: LCCOMB_X14_Y3_N24
\cga_genlock|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~10_combout\ = (\cga_genlock|peak\(5) & (\cga_genlock|Add0~9\ & VCC)) # (!\cga_genlock|peak\(5) & (!\cga_genlock|Add0~9\))
-- \cga_genlock|Add0~11\ = CARRY((!\cga_genlock|peak\(5) & !\cga_genlock|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(5),
	datad => VCC,
	cin => \cga_genlock|Add0~9\,
	combout => \cga_genlock|Add0~10_combout\,
	cout => \cga_genlock|Add0~11\);

-- Location: LCCOMB_X14_Y3_N0
\cga_genlock|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~43_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~10_combout\,
	combout => \cga_genlock|Add0~43_combout\);

-- Location: FF_X14_Y3_N1
\cga_genlock|peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~43_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(5));

-- Location: LCCOMB_X14_Y3_N26
\cga_genlock|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~12_combout\ = (\cga_genlock|peak\(6) & ((GND) # (!\cga_genlock|Add0~11\))) # (!\cga_genlock|peak\(6) & (\cga_genlock|Add0~11\ $ (GND)))
-- \cga_genlock|Add0~13\ = CARRY((\cga_genlock|peak\(6)) # (!\cga_genlock|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(6),
	datad => VCC,
	cin => \cga_genlock|Add0~11\,
	combout => \cga_genlock|Add0~12_combout\,
	cout => \cga_genlock|Add0~13\);

-- Location: LCCOMB_X14_Y3_N12
\cga_genlock|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~44_combout\ = (\cga_genlock|Add0~12_combout\ & \cga_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add0~12_combout\,
	datad => \cga_genlock|peak~0_combout\,
	combout => \cga_genlock|Add0~44_combout\);

-- Location: FF_X14_Y3_N13
\cga_genlock|peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~44_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(6));

-- Location: LCCOMB_X14_Y3_N28
\cga_genlock|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~14_combout\ = (\cga_genlock|peak\(7) & (\cga_genlock|Add0~13\ & VCC)) # (!\cga_genlock|peak\(7) & (!\cga_genlock|Add0~13\))
-- \cga_genlock|Add0~15\ = CARRY((!\cga_genlock|peak\(7) & !\cga_genlock|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(7),
	datad => VCC,
	cin => \cga_genlock|Add0~13\,
	combout => \cga_genlock|Add0~14_combout\,
	cout => \cga_genlock|Add0~15\);

-- Location: LCCOMB_X13_Y3_N16
\cga_genlock|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~45_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~14_combout\,
	combout => \cga_genlock|Add0~45_combout\);

-- Location: FF_X13_Y3_N17
\cga_genlock|peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~45_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(7));

-- Location: LCCOMB_X14_Y3_N30
\cga_genlock|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~16_combout\ = (\cga_genlock|peak\(8) & ((GND) # (!\cga_genlock|Add0~15\))) # (!\cga_genlock|peak\(8) & (\cga_genlock|Add0~15\ $ (GND)))
-- \cga_genlock|Add0~17\ = CARRY((\cga_genlock|peak\(8)) # (!\cga_genlock|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(8),
	datad => VCC,
	cin => \cga_genlock|Add0~15\,
	combout => \cga_genlock|Add0~16_combout\,
	cout => \cga_genlock|Add0~17\);

-- Location: LCCOMB_X14_Y3_N6
\cga_genlock|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~46_combout\ = (\cga_genlock|Add0~16_combout\ & \cga_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add0~16_combout\,
	datad => \cga_genlock|peak~0_combout\,
	combout => \cga_genlock|Add0~46_combout\);

-- Location: FF_X14_Y3_N7
\cga_genlock|peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~46_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(8));

-- Location: LCCOMB_X14_Y2_N0
\cga_genlock|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~18_combout\ = (\cga_genlock|peak\(9) & (\cga_genlock|Add0~17\ & VCC)) # (!\cga_genlock|peak\(9) & (!\cga_genlock|Add0~17\))
-- \cga_genlock|Add0~19\ = CARRY((!\cga_genlock|peak\(9) & !\cga_genlock|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(9),
	datad => VCC,
	cin => \cga_genlock|Add0~17\,
	combout => \cga_genlock|Add0~18_combout\,
	cout => \cga_genlock|Add0~19\);

-- Location: LCCOMB_X13_Y2_N8
\cga_genlock|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~47_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~0_combout\,
	datac => \cga_genlock|Add0~18_combout\,
	combout => \cga_genlock|Add0~47_combout\);

-- Location: FF_X13_Y2_N9
\cga_genlock|peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~47_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(9));

-- Location: LCCOMB_X14_Y2_N2
\cga_genlock|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~20_combout\ = (\cga_genlock|peak\(10) & ((GND) # (!\cga_genlock|Add0~19\))) # (!\cga_genlock|peak\(10) & (\cga_genlock|Add0~19\ $ (GND)))
-- \cga_genlock|Add0~21\ = CARRY((\cga_genlock|peak\(10)) # (!\cga_genlock|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(10),
	datad => VCC,
	cin => \cga_genlock|Add0~19\,
	combout => \cga_genlock|Add0~20_combout\,
	cout => \cga_genlock|Add0~21\);

-- Location: LCCOMB_X13_Y2_N30
\cga_genlock|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~48_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~20_combout\,
	combout => \cga_genlock|Add0~48_combout\);

-- Location: FF_X13_Y2_N31
\cga_genlock|peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~48_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(10));

-- Location: LCCOMB_X14_Y2_N4
\cga_genlock|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~22_combout\ = (\cga_genlock|peak\(11) & (\cga_genlock|Add0~21\ & VCC)) # (!\cga_genlock|peak\(11) & (!\cga_genlock|Add0~21\))
-- \cga_genlock|Add0~23\ = CARRY((!\cga_genlock|peak\(11) & !\cga_genlock|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(11),
	datad => VCC,
	cin => \cga_genlock|Add0~21\,
	combout => \cga_genlock|Add0~22_combout\,
	cout => \cga_genlock|Add0~23\);

-- Location: LCCOMB_X13_Y2_N28
\cga_genlock|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~49_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~22_combout\,
	combout => \cga_genlock|Add0~49_combout\);

-- Location: FF_X13_Y2_N29
\cga_genlock|peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~49_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(11));

-- Location: LCCOMB_X14_Y2_N6
\cga_genlock|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~24_combout\ = (\cga_genlock|peak\(12) & ((GND) # (!\cga_genlock|Add0~23\))) # (!\cga_genlock|peak\(12) & (\cga_genlock|Add0~23\ $ (GND)))
-- \cga_genlock|Add0~25\ = CARRY((\cga_genlock|peak\(12)) # (!\cga_genlock|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(12),
	datad => VCC,
	cin => \cga_genlock|Add0~23\,
	combout => \cga_genlock|Add0~24_combout\,
	cout => \cga_genlock|Add0~25\);

-- Location: LCCOMB_X14_Y2_N18
\cga_genlock|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~50_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~24_combout\,
	combout => \cga_genlock|Add0~50_combout\);

-- Location: FF_X14_Y2_N19
\cga_genlock|peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~50_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(12));

-- Location: LCCOMB_X14_Y2_N8
\cga_genlock|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~26_combout\ = (\cga_genlock|peak\(13) & (\cga_genlock|Add0~25\ & VCC)) # (!\cga_genlock|peak\(13) & (!\cga_genlock|Add0~25\))
-- \cga_genlock|Add0~27\ = CARRY((!\cga_genlock|peak\(13) & !\cga_genlock|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(13),
	datad => VCC,
	cin => \cga_genlock|Add0~25\,
	combout => \cga_genlock|Add0~26_combout\,
	cout => \cga_genlock|Add0~27\);

-- Location: LCCOMB_X14_Y2_N20
\cga_genlock|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~51_combout\ = (\cga_genlock|Add0~26_combout\ & \cga_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add0~26_combout\,
	datad => \cga_genlock|peak~0_combout\,
	combout => \cga_genlock|Add0~51_combout\);

-- Location: FF_X14_Y2_N21
\cga_genlock|peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~51_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(13));

-- Location: LCCOMB_X14_Y2_N10
\cga_genlock|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~28_combout\ = (\cga_genlock|peak\(14) & ((GND) # (!\cga_genlock|Add0~27\))) # (!\cga_genlock|peak\(14) & (\cga_genlock|Add0~27\ $ (GND)))
-- \cga_genlock|Add0~29\ = CARRY((\cga_genlock|peak\(14)) # (!\cga_genlock|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(14),
	datad => VCC,
	cin => \cga_genlock|Add0~27\,
	combout => \cga_genlock|Add0~28_combout\,
	cout => \cga_genlock|Add0~29\);

-- Location: LCCOMB_X14_Y2_N26
\cga_genlock|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~52_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~28_combout\,
	combout => \cga_genlock|Add0~52_combout\);

-- Location: FF_X14_Y2_N27
\cga_genlock|peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~52_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(14));

-- Location: LCCOMB_X14_Y2_N12
\cga_genlock|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~30_combout\ = (\cga_genlock|peak\(15) & (\cga_genlock|Add0~29\ & VCC)) # (!\cga_genlock|peak\(15) & (!\cga_genlock|Add0~29\))
-- \cga_genlock|Add0~31\ = CARRY((!\cga_genlock|peak\(15) & !\cga_genlock|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(15),
	datad => VCC,
	cin => \cga_genlock|Add0~29\,
	combout => \cga_genlock|Add0~30_combout\,
	cout => \cga_genlock|Add0~31\);

-- Location: LCCOMB_X14_Y2_N24
\cga_genlock|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~53_combout\ = (\cga_genlock|peak~0_combout\ & \cga_genlock|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~30_combout\,
	combout => \cga_genlock|Add0~53_combout\);

-- Location: FF_X14_Y2_N25
\cga_genlock|peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~53_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(15));

-- Location: LCCOMB_X14_Y2_N14
\cga_genlock|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~32_combout\ = (\cga_genlock|peak\(16) & ((GND) # (!\cga_genlock|Add0~31\))) # (!\cga_genlock|peak\(16) & (\cga_genlock|Add0~31\ $ (GND)))
-- \cga_genlock|Add0~33\ = CARRY((\cga_genlock|peak\(16)) # (!\cga_genlock|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak\(16),
	datad => VCC,
	cin => \cga_genlock|Add0~31\,
	combout => \cga_genlock|Add0~32_combout\,
	cout => \cga_genlock|Add0~33\);

-- Location: LCCOMB_X14_Y2_N28
\cga_genlock|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~37_combout\ = (\cga_genlock|Add0~32_combout\ & \cga_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add0~32_combout\,
	datad => \cga_genlock|peak~0_combout\,
	combout => \cga_genlock|Add0~37_combout\);

-- Location: FF_X14_Y2_N29
\cga_genlock|peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~37_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(16));

-- Location: LCCOMB_X14_Y2_N30
\cga_genlock|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan0~3_combout\ = (\cga_genlock|peak\(14)) # ((\cga_genlock|peak\(13)) # ((\cga_genlock|peak\(15)) # (\cga_genlock|peak\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(14),
	datab => \cga_genlock|peak\(13),
	datac => \cga_genlock|peak\(15),
	datad => \cga_genlock|peak\(12),
	combout => \cga_genlock|LessThan0~3_combout\);

-- Location: LCCOMB_X13_Y2_N20
\cga_genlock|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan0~2_combout\ = (\cga_genlock|peak\(9)) # ((\cga_genlock|peak\(11)) # ((\cga_genlock|peak\(10)) # (\cga_genlock|peak\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(9),
	datab => \cga_genlock|peak\(11),
	datac => \cga_genlock|peak\(10),
	datad => \cga_genlock|peak\(8),
	combout => \cga_genlock|LessThan0~2_combout\);

-- Location: LCCOMB_X13_Y3_N30
\cga_genlock|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan0~1_combout\ = (\cga_genlock|peak\(4)) # ((\cga_genlock|peak\(5)) # ((\cga_genlock|peak\(6)) # (\cga_genlock|peak\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(4),
	datab => \cga_genlock|peak\(5),
	datac => \cga_genlock|peak\(6),
	datad => \cga_genlock|peak\(7),
	combout => \cga_genlock|LessThan0~1_combout\);

-- Location: LCCOMB_X13_Y2_N18
\cga_genlock|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan0~0_combout\ = (\cga_genlock|peak\(1)) # ((\cga_genlock|peak\(3)) # ((\cga_genlock|peak\(2)) # (\cga_genlock|peak\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak\(1),
	datab => \cga_genlock|peak\(3),
	datac => \cga_genlock|peak\(2),
	datad => \cga_genlock|peak\(0),
	combout => \cga_genlock|LessThan0~0_combout\);

-- Location: LCCOMB_X13_Y2_N26
\cga_genlock|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan0~4_combout\ = (\cga_genlock|LessThan0~3_combout\) # ((\cga_genlock|LessThan0~2_combout\) # ((\cga_genlock|LessThan0~1_combout\) # (\cga_genlock|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan0~3_combout\,
	datab => \cga_genlock|LessThan0~2_combout\,
	datac => \cga_genlock|LessThan0~1_combout\,
	datad => \cga_genlock|LessThan0~0_combout\,
	combout => \cga_genlock|LessThan0~4_combout\);

-- Location: LCCOMB_X13_Y2_N14
\cga_genlock|peak~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|peak~0_combout\ = (!\cga_genlock|process_0~0_combout\ & ((\cga_genlock|peak\(16)) # ((\cga_genlock|LessThan0~4_combout\) # (!\cga_genlock|peak\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_0~0_combout\,
	datab => \cga_genlock|peak\(16),
	datac => \cga_genlock|LessThan0~4_combout\,
	datad => \cga_genlock|peak\(17),
	combout => \cga_genlock|peak~0_combout\);

-- Location: LCCOMB_X14_Y2_N16
\cga_genlock|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~34_combout\ = \cga_genlock|Add0~33\ $ (\cga_genlock|peak\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|peak\(17),
	cin => \cga_genlock|Add0~33\,
	combout => \cga_genlock|Add0~34_combout\);

-- Location: LCCOMB_X14_Y2_N22
\cga_genlock|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add0~36_combout\ = (\cga_genlock|peak~0_combout\ & !\cga_genlock|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~0_combout\,
	datad => \cga_genlock|Add0~34_combout\,
	combout => \cga_genlock|Add0~36_combout\);

-- Location: FF_X14_Y2_N23
\cga_genlock|peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add0~36_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|peak\(17));

-- Location: LCCOMB_X13_Y2_N12
\cga_genlock|adj_trg_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_reset~0_combout\ = (\cga_sync_level|video_enable~q\ & (\cga_genlock|peak\(17) & (!\cga_genlock|LessThan0~4_combout\ & !\cga_genlock|peak\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_enable~q\,
	datab => \cga_genlock|peak\(17),
	datac => \cga_genlock|LessThan0~4_combout\,
	datad => \cga_genlock|peak\(16),
	combout => \cga_genlock|adj_trg_reset~0_combout\);

-- Location: LCCOMB_X13_Y2_N24
\cga_genlock|latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|latch~0_combout\ = (\cga_genlock|adj_trg_reset~0_combout\ & (!\RESET~input_o\)) # (!\cga_genlock|adj_trg_reset~0_combout\ & ((\cga_genlock|latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~input_o\,
	datac => \cga_genlock|latch~q\,
	datad => \cga_genlock|adj_trg_reset~0_combout\,
	combout => \cga_genlock|latch~0_combout\);

-- Location: FF_X13_Y2_N25
\cga_genlock|latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|latch~q\);

-- Location: LCCOMB_X13_Y2_N16
\cga_genlock|adj_trg_reset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_reset~1_combout\ = (\cga_genlock|latch~q\ & (\RESET~input_o\ & \cga_genlock|adj_trg_reset~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|latch~q\,
	datac => \RESET~input_o\,
	datad => \cga_genlock|adj_trg_reset~0_combout\,
	combout => \cga_genlock|adj_trg_reset~1_combout\);

-- Location: FF_X13_Y2_N17
\cga_genlock|adj_trg_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adj_trg_reset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_trg_reset~q\);

-- Location: FF_X17_Y2_N5
\cga_genlock|sample_ticks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add6~0_combout\,
	ena => \cga_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|sample_ticks\(0));

-- Location: LCCOMB_X17_Y2_N6
\cga_genlock|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add6~2_combout\ = (\cga_genlock|sample_ticks\(1) & ((\SW1~input_o\ & (!\cga_genlock|Add6~1\)) # (!\SW1~input_o\ & ((\cga_genlock|Add6~1\) # (GND))))) # (!\cga_genlock|sample_ticks\(1) & ((\SW1~input_o\ & (\cga_genlock|Add6~1\ & VCC)) # 
-- (!\SW1~input_o\ & (!\cga_genlock|Add6~1\))))
-- \cga_genlock|Add6~3\ = CARRY((\cga_genlock|sample_ticks\(1) & ((!\cga_genlock|Add6~1\) # (!\SW1~input_o\))) # (!\cga_genlock|sample_ticks\(1) & (!\SW1~input_o\ & !\cga_genlock|Add6~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|sample_ticks\(1),
	datab => \SW1~input_o\,
	datad => VCC,
	cin => \cga_genlock|Add6~1\,
	combout => \cga_genlock|Add6~2_combout\,
	cout => \cga_genlock|Add6~3\);

-- Location: LCCOMB_X17_Y2_N28
\cga_genlock|sample_ticks[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|sample_ticks[1]~1_combout\ = !\cga_genlock|Add6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|Add6~2_combout\,
	combout => \cga_genlock|sample_ticks[1]~1_combout\);

-- Location: FF_X17_Y2_N29
\cga_genlock|sample_ticks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|sample_ticks[1]~1_combout\,
	ena => \cga_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|sample_ticks\(1));

-- Location: LCCOMB_X17_Y2_N8
\cga_genlock|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add6~4_combout\ = ((\SW1~input_o\ $ (\cga_genlock|sample_ticks\(2) $ (\cga_genlock|Add6~3\)))) # (GND)
-- \cga_genlock|Add6~5\ = CARRY((\SW1~input_o\ & ((!\cga_genlock|Add6~3\) # (!\cga_genlock|sample_ticks\(2)))) # (!\SW1~input_o\ & (!\cga_genlock|sample_ticks\(2) & !\cga_genlock|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SW1~input_o\,
	datab => \cga_genlock|sample_ticks\(2),
	datad => VCC,
	cin => \cga_genlock|Add6~3\,
	combout => \cga_genlock|Add6~4_combout\,
	cout => \cga_genlock|Add6~5\);

-- Location: LCCOMB_X17_Y2_N0
\cga_genlock|sample_ticks[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|sample_ticks[2]~0_combout\ = !\cga_genlock|Add6~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add6~4_combout\,
	combout => \cga_genlock|sample_ticks[2]~0_combout\);

-- Location: FF_X17_Y2_N1
\cga_genlock|sample_ticks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|sample_ticks[2]~0_combout\,
	ena => \cga_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|sample_ticks\(2));

-- Location: LCCOMB_X17_Y2_N10
\cga_genlock|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add6~6_combout\ = (\cga_genlock|sample_ticks\(3) & ((\SW1~input_o\ & (\cga_genlock|Add6~5\ & VCC)) # (!\SW1~input_o\ & (!\cga_genlock|Add6~5\)))) # (!\cga_genlock|sample_ticks\(3) & ((\SW1~input_o\ & (!\cga_genlock|Add6~5\)) # (!\SW1~input_o\ 
-- & ((\cga_genlock|Add6~5\) # (GND)))))
-- \cga_genlock|Add6~7\ = CARRY((\cga_genlock|sample_ticks\(3) & (!\SW1~input_o\ & !\cga_genlock|Add6~5\)) # (!\cga_genlock|sample_ticks\(3) & ((!\cga_genlock|Add6~5\) # (!\SW1~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|sample_ticks\(3),
	datab => \SW1~input_o\,
	datad => VCC,
	cin => \cga_genlock|Add6~5\,
	combout => \cga_genlock|Add6~6_combout\,
	cout => \cga_genlock|Add6~7\);

-- Location: FF_X17_Y2_N11
\cga_genlock|sample_ticks[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add6~6_combout\,
	ena => \cga_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|sample_ticks\(3));

-- Location: LCCOMB_X17_Y2_N12
\cga_genlock|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add6~8_combout\ = \cga_genlock|sample_ticks\(4) $ (\SW1~input_o\ $ (!\cga_genlock|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|sample_ticks\(4),
	datab => \SW1~input_o\,
	cin => \cga_genlock|Add6~7\,
	combout => \cga_genlock|Add6~8_combout\);

-- Location: FF_X17_Y2_N13
\cga_genlock|sample_ticks[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add6~8_combout\,
	ena => \cga_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|sample_ticks\(4));

-- Location: LCCOMB_X13_Y4_N22
\cga_genlock|hsync_ticks[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hsync_ticks[2]~feeder_combout\ = \cga_genlock|sample_ticks\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|sample_ticks\(4),
	combout => \cga_genlock|hsync_ticks[2]~feeder_combout\);

-- Location: FF_X13_Y4_N23
\cga_genlock|hsync_ticks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hsync_ticks[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hsync_ticks\(2));

-- Location: LCCOMB_X13_Y4_N26
\cga_genlock|hsync_ticks[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hsync_ticks[1]~feeder_combout\ = \cga_genlock|sample_ticks\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|sample_ticks\(3),
	combout => \cga_genlock|hsync_ticks[1]~feeder_combout\);

-- Location: FF_X13_Y4_N27
\cga_genlock|hsync_ticks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hsync_ticks[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hsync_ticks\(1));

-- Location: LCCOMB_X13_Y4_N4
\cga_sync_level|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add0~0_combout\ = (\cga_genlock|hsync_ticks\(2)) # (\cga_genlock|hsync_ticks\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hsync_ticks\(2),
	datac => \cga_genlock|hsync_ticks\(1),
	combout => \cga_sync_level|Add0~0_combout\);

-- Location: FF_X13_Y4_N5
\cga_sync_level|hsync_adjust[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hsync_adjust\(3));

-- Location: LCCOMB_X13_Y4_N14
\cga_sync_level|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add0~1_combout\ = \cga_genlock|hsync_ticks\(1) $ (!\cga_genlock|hsync_ticks\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hsync_ticks\(1),
	datac => \cga_genlock|hsync_ticks\(2),
	combout => \cga_sync_level|Add0~1_combout\);

-- Location: FF_X13_Y4_N15
\cga_sync_level|hsync_adjust[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hsync_adjust\(2));

-- Location: LCCOMB_X13_Y4_N18
\cga_sync_level|hsync_adjust[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hsync_adjust[1]~1_combout\ = !\cga_genlock|hsync_ticks\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|hsync_ticks\(1),
	combout => \cga_sync_level|hsync_adjust[1]~1_combout\);

-- Location: FF_X13_Y4_N19
\cga_sync_level|hsync_adjust[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hsync_adjust[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hsync_adjust\(1));

-- Location: LCCOMB_X17_Y2_N24
\cga_genlock|hsync_ticks[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hsync_ticks[0]~0_combout\ = !\cga_genlock|sample_ticks\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|sample_ticks\(2),
	combout => \cga_genlock|hsync_ticks[0]~0_combout\);

-- Location: FF_X17_Y2_N25
\cga_genlock|hsync_ticks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hsync_ticks[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hsync_ticks\(0));

-- Location: FF_X14_Y4_N19
\cga_sync_level|hsync_adjust[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|hsync_ticks\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hsync_adjust\(0));

-- Location: LCCOMB_X14_Y4_N18
\cga_sync_level|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan1~0_combout\ = (\cga_sync_level|hsync_adjust\(1) & (!\cga_sync_level|peak\(0) & (!\cga_sync_level|hsync_adjust\(0) & \cga_sync_level|Add2~2_combout\))) # (!\cga_sync_level|hsync_adjust\(1) & ((\cga_sync_level|Add2~2_combout\) # 
-- ((!\cga_sync_level|peak\(0) & !\cga_sync_level|hsync_adjust\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak\(0),
	datab => \cga_sync_level|hsync_adjust\(1),
	datac => \cga_sync_level|hsync_adjust\(0),
	datad => \cga_sync_level|Add2~2_combout\,
	combout => \cga_sync_level|LessThan1~0_combout\);

-- Location: LCCOMB_X14_Y4_N16
\cga_sync_level|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan1~1_combout\ = (\cga_sync_level|hsync_adjust\(2) & (\cga_sync_level|Add2~4_combout\ & \cga_sync_level|LessThan1~0_combout\)) # (!\cga_sync_level|hsync_adjust\(2) & ((\cga_sync_level|Add2~4_combout\) # 
-- (\cga_sync_level|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hsync_adjust\(2),
	datac => \cga_sync_level|Add2~4_combout\,
	datad => \cga_sync_level|LessThan1~0_combout\,
	combout => \cga_sync_level|LessThan1~1_combout\);

-- Location: LCCOMB_X14_Y4_N24
\cga_sync_level|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan1~2_combout\ = (\cga_sync_level|Add2~8_combout\) # ((\cga_sync_level|Add2~6_combout\ & ((\cga_sync_level|LessThan1~1_combout\) # (!\cga_sync_level|hsync_adjust\(3)))) # (!\cga_sync_level|Add2~6_combout\ & 
-- (!\cga_sync_level|hsync_adjust\(3) & \cga_sync_level|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add2~6_combout\,
	datab => \cga_sync_level|hsync_adjust\(3),
	datac => \cga_sync_level|Add2~8_combout\,
	datad => \cga_sync_level|LessThan1~1_combout\,
	combout => \cga_sync_level|LessThan1~2_combout\);

-- Location: LCCOMB_X14_Y4_N26
\cga_sync_level|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan1~3_combout\ = (\cga_sync_level|Add2~12_combout\) # ((\cga_sync_level|Add2~10_combout\ & ((\cga_sync_level|LessThan1~2_combout\) # (!\cga_sync_level|hsync_adjust\(5)))) # (!\cga_sync_level|Add2~10_combout\ & 
-- (!\cga_sync_level|hsync_adjust\(5) & \cga_sync_level|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add2~12_combout\,
	datab => \cga_sync_level|Add2~10_combout\,
	datac => \cga_sync_level|hsync_adjust\(5),
	datad => \cga_sync_level|LessThan1~2_combout\,
	combout => \cga_sync_level|LessThan1~3_combout\);

-- Location: LCCOMB_X13_Y4_N10
\cga_sync_level|sync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|sync~0_combout\ = (\cga_sync_level|LessThan1~3_combout\ & (\H~input_o\)) # (!\cga_sync_level|LessThan1~3_combout\ & ((\cga_sync_level|sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \H~input_o\,
	datac => \cga_sync_level|sync~q\,
	datad => \cga_sync_level|LessThan1~3_combout\,
	combout => \cga_sync_level|sync~0_combout\);

-- Location: FF_X13_Y4_N11
\cga_sync_level|sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|sync~q\);

-- Location: LCCOMB_X13_Y4_N0
\cga_sync_level|hcount~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount~18_combout\ = (!\cga_sync_level|sync~q\ & (\H~input_o\ & \cga_sync_level|LessThan1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|sync~q\,
	datac => \H~input_o\,
	datad => \cga_sync_level|LessThan1~3_combout\,
	combout => \cga_sync_level|hcount~18_combout\);

-- Location: FF_X9_Y5_N1
\cga_sync_level|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[0]~16_combout\,
	asdata => \cga_sync_level|hcount\(0),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(0));

-- Location: LCCOMB_X9_Y5_N2
\cga_sync_level|hcount[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[1]~19_combout\ = (\cga_sync_level|hcount\(1) & (!\cga_sync_level|hcount[0]~17\)) # (!\cga_sync_level|hcount\(1) & ((\cga_sync_level|hcount[0]~17\) # (GND)))
-- \cga_sync_level|hcount[1]~20\ = CARRY((!\cga_sync_level|hcount[0]~17\) # (!\cga_sync_level|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(1),
	datad => VCC,
	cin => \cga_sync_level|hcount[0]~17\,
	combout => \cga_sync_level|hcount[1]~19_combout\,
	cout => \cga_sync_level|hcount[1]~20\);

-- Location: FF_X9_Y5_N3
\cga_sync_level|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[1]~19_combout\,
	asdata => \cga_sync_level|hcount\(1),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(1));

-- Location: LCCOMB_X9_Y5_N4
\cga_sync_level|hcount[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[2]~21_combout\ = (\cga_sync_level|hcount\(2) & (\cga_sync_level|hcount[1]~20\ $ (GND))) # (!\cga_sync_level|hcount\(2) & (!\cga_sync_level|hcount[1]~20\ & VCC))
-- \cga_sync_level|hcount[2]~22\ = CARRY((\cga_sync_level|hcount\(2) & !\cga_sync_level|hcount[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(2),
	datad => VCC,
	cin => \cga_sync_level|hcount[1]~20\,
	combout => \cga_sync_level|hcount[2]~21_combout\,
	cout => \cga_sync_level|hcount[2]~22\);

-- Location: FF_X9_Y5_N5
\cga_sync_level|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[2]~21_combout\,
	asdata => \cga_sync_level|hcount\(2),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(2));

-- Location: LCCOMB_X9_Y5_N6
\cga_sync_level|hcount[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[3]~23_combout\ = (\cga_sync_level|hcount\(3) & (!\cga_sync_level|hcount[2]~22\)) # (!\cga_sync_level|hcount\(3) & ((\cga_sync_level|hcount[2]~22\) # (GND)))
-- \cga_sync_level|hcount[3]~24\ = CARRY((!\cga_sync_level|hcount[2]~22\) # (!\cga_sync_level|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(3),
	datad => VCC,
	cin => \cga_sync_level|hcount[2]~22\,
	combout => \cga_sync_level|hcount[3]~23_combout\,
	cout => \cga_sync_level|hcount[3]~24\);

-- Location: FF_X9_Y5_N7
\cga_sync_level|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[3]~23_combout\,
	asdata => \cga_sync_level|hcount\(3),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(3));

-- Location: LCCOMB_X8_Y5_N10
\cga_sync_level|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Equal0~0_combout\ = (\cga_sync_level|hcount\(3) & (\cga_sync_level|hcount\(2) & (\cga_sync_level|hcount\(0) & \cga_sync_level|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(3),
	datab => \cga_sync_level|hcount\(2),
	datac => \cga_sync_level|hcount\(0),
	datad => \cga_sync_level|hcount\(1),
	combout => \cga_sync_level|Equal0~0_combout\);

-- Location: LCCOMB_X9_Y5_N8
\cga_sync_level|hcount[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[4]~25_combout\ = (\cga_sync_level|hcount\(4) & (\cga_sync_level|hcount[3]~24\ $ (GND))) # (!\cga_sync_level|hcount\(4) & (!\cga_sync_level|hcount[3]~24\ & VCC))
-- \cga_sync_level|hcount[4]~26\ = CARRY((\cga_sync_level|hcount\(4) & !\cga_sync_level|hcount[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(4),
	datad => VCC,
	cin => \cga_sync_level|hcount[3]~24\,
	combout => \cga_sync_level|hcount[4]~25_combout\,
	cout => \cga_sync_level|hcount[4]~26\);

-- Location: FF_X9_Y5_N9
\cga_sync_level|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[4]~25_combout\,
	asdata => \cga_sync_level|hcount\(4),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(4));

-- Location: LCCOMB_X9_Y5_N10
\cga_sync_level|hcount[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[5]~27_combout\ = (\cga_sync_level|hcount\(5) & (!\cga_sync_level|hcount[4]~26\)) # (!\cga_sync_level|hcount\(5) & ((\cga_sync_level|hcount[4]~26\) # (GND)))
-- \cga_sync_level|hcount[5]~28\ = CARRY((!\cga_sync_level|hcount[4]~26\) # (!\cga_sync_level|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(5),
	datad => VCC,
	cin => \cga_sync_level|hcount[4]~26\,
	combout => \cga_sync_level|hcount[5]~27_combout\,
	cout => \cga_sync_level|hcount[5]~28\);

-- Location: FF_X9_Y5_N11
\cga_sync_level|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[5]~27_combout\,
	asdata => \cga_sync_level|hcount\(5),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(5));

-- Location: LCCOMB_X9_Y5_N12
\cga_sync_level|hcount[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[6]~29_combout\ = (\cga_sync_level|hcount\(6) & (\cga_sync_level|hcount[5]~28\ $ (GND))) # (!\cga_sync_level|hcount\(6) & (!\cga_sync_level|hcount[5]~28\ & VCC))
-- \cga_sync_level|hcount[6]~30\ = CARRY((\cga_sync_level|hcount\(6) & !\cga_sync_level|hcount[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(6),
	datad => VCC,
	cin => \cga_sync_level|hcount[5]~28\,
	combout => \cga_sync_level|hcount[6]~29_combout\,
	cout => \cga_sync_level|hcount[6]~30\);

-- Location: FF_X9_Y5_N13
\cga_sync_level|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[6]~29_combout\,
	asdata => \cga_sync_level|hcount\(6),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(6));

-- Location: LCCOMB_X9_Y5_N14
\cga_sync_level|hcount[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[7]~31_combout\ = (\cga_sync_level|hcount\(7) & (!\cga_sync_level|hcount[6]~30\)) # (!\cga_sync_level|hcount\(7) & ((\cga_sync_level|hcount[6]~30\) # (GND)))
-- \cga_sync_level|hcount[7]~32\ = CARRY((!\cga_sync_level|hcount[6]~30\) # (!\cga_sync_level|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(7),
	datad => VCC,
	cin => \cga_sync_level|hcount[6]~30\,
	combout => \cga_sync_level|hcount[7]~31_combout\,
	cout => \cga_sync_level|hcount[7]~32\);

-- Location: FF_X9_Y5_N15
\cga_sync_level|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[7]~31_combout\,
	asdata => \cga_sync_level|hcount\(7),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(7));

-- Location: LCCOMB_X8_Y5_N16
\cga_sync_level|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Equal0~1_combout\ = (\cga_sync_level|hcount\(5) & (\cga_sync_level|hcount\(7) & (\cga_sync_level|hcount\(4) & \cga_sync_level|hcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(5),
	datab => \cga_sync_level|hcount\(7),
	datac => \cga_sync_level|hcount\(4),
	datad => \cga_sync_level|hcount\(6),
	combout => \cga_sync_level|Equal0~1_combout\);

-- Location: LCCOMB_X9_Y5_N16
\cga_sync_level|hcount[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[8]~33_combout\ = (\cga_sync_level|hcount\(8) & (\cga_sync_level|hcount[7]~32\ $ (GND))) # (!\cga_sync_level|hcount\(8) & (!\cga_sync_level|hcount[7]~32\ & VCC))
-- \cga_sync_level|hcount[8]~34\ = CARRY((\cga_sync_level|hcount\(8) & !\cga_sync_level|hcount[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(8),
	datad => VCC,
	cin => \cga_sync_level|hcount[7]~32\,
	combout => \cga_sync_level|hcount[8]~33_combout\,
	cout => \cga_sync_level|hcount[8]~34\);

-- Location: FF_X9_Y5_N17
\cga_sync_level|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[8]~33_combout\,
	asdata => \cga_sync_level|hcount\(8),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(8));

-- Location: LCCOMB_X9_Y5_N18
\cga_sync_level|hcount[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[9]~35_combout\ = (\cga_sync_level|hcount\(9) & (!\cga_sync_level|hcount[8]~34\)) # (!\cga_sync_level|hcount\(9) & ((\cga_sync_level|hcount[8]~34\) # (GND)))
-- \cga_sync_level|hcount[9]~36\ = CARRY((!\cga_sync_level|hcount[8]~34\) # (!\cga_sync_level|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(9),
	datad => VCC,
	cin => \cga_sync_level|hcount[8]~34\,
	combout => \cga_sync_level|hcount[9]~35_combout\,
	cout => \cga_sync_level|hcount[9]~36\);

-- Location: FF_X9_Y5_N19
\cga_sync_level|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[9]~35_combout\,
	asdata => \cga_sync_level|hcount\(9),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(9));

-- Location: LCCOMB_X9_Y5_N20
\cga_sync_level|hcount[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[10]~37_combout\ = (\cga_sync_level|hcount\(10) & (\cga_sync_level|hcount[9]~36\ $ (GND))) # (!\cga_sync_level|hcount\(10) & (!\cga_sync_level|hcount[9]~36\ & VCC))
-- \cga_sync_level|hcount[10]~38\ = CARRY((\cga_sync_level|hcount\(10) & !\cga_sync_level|hcount[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(10),
	datad => VCC,
	cin => \cga_sync_level|hcount[9]~36\,
	combout => \cga_sync_level|hcount[10]~37_combout\,
	cout => \cga_sync_level|hcount[10]~38\);

-- Location: FF_X9_Y5_N21
\cga_sync_level|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[10]~37_combout\,
	asdata => \cga_sync_level|hcount\(10),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(10));

-- Location: LCCOMB_X9_Y5_N22
\cga_sync_level|hcount[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[11]~39_combout\ = (\cga_sync_level|hcount\(11) & (!\cga_sync_level|hcount[10]~38\)) # (!\cga_sync_level|hcount\(11) & ((\cga_sync_level|hcount[10]~38\) # (GND)))
-- \cga_sync_level|hcount[11]~40\ = CARRY((!\cga_sync_level|hcount[10]~38\) # (!\cga_sync_level|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(11),
	datad => VCC,
	cin => \cga_sync_level|hcount[10]~38\,
	combout => \cga_sync_level|hcount[11]~39_combout\,
	cout => \cga_sync_level|hcount[11]~40\);

-- Location: FF_X9_Y5_N23
\cga_sync_level|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[11]~39_combout\,
	asdata => \cga_sync_level|hcount\(11),
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(11));

-- Location: LCCOMB_X8_Y5_N30
\cga_sync_level|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Equal0~2_combout\ = (\cga_sync_level|hcount\(9) & (\cga_sync_level|hcount\(11) & (\cga_sync_level|hcount\(10) & \cga_sync_level|hcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(9),
	datab => \cga_sync_level|hcount\(11),
	datac => \cga_sync_level|hcount\(10),
	datad => \cga_sync_level|hcount\(8),
	combout => \cga_sync_level|Equal0~2_combout\);

-- Location: LCCOMB_X9_Y5_N24
\cga_sync_level|hcount[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[12]~41_combout\ = (\cga_sync_level|hcount\(12) & (\cga_sync_level|hcount[11]~40\ $ (GND))) # (!\cga_sync_level|hcount\(12) & (!\cga_sync_level|hcount[11]~40\ & VCC))
-- \cga_sync_level|hcount[12]~42\ = CARRY((\cga_sync_level|hcount\(12) & !\cga_sync_level|hcount[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(12),
	datad => VCC,
	cin => \cga_sync_level|hcount[11]~40\,
	combout => \cga_sync_level|hcount[12]~41_combout\,
	cout => \cga_sync_level|hcount[12]~42\);

-- Location: FF_X9_Y5_N25
\cga_sync_level|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[12]~41_combout\,
	asdata => VCC,
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(12));

-- Location: LCCOMB_X9_Y5_N26
\cga_sync_level|hcount[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[13]~43_combout\ = (\cga_sync_level|hcount\(13) & (!\cga_sync_level|hcount[12]~42\)) # (!\cga_sync_level|hcount\(13) & ((\cga_sync_level|hcount[12]~42\) # (GND)))
-- \cga_sync_level|hcount[13]~44\ = CARRY((!\cga_sync_level|hcount[12]~42\) # (!\cga_sync_level|hcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(13),
	datad => VCC,
	cin => \cga_sync_level|hcount[12]~42\,
	combout => \cga_sync_level|hcount[13]~43_combout\,
	cout => \cga_sync_level|hcount[13]~44\);

-- Location: FF_X9_Y5_N27
\cga_sync_level|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[13]~43_combout\,
	asdata => VCC,
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(13));

-- Location: LCCOMB_X9_Y5_N28
\cga_sync_level|hcount[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[14]~45_combout\ = (\cga_sync_level|hcount\(14) & (\cga_sync_level|hcount[13]~44\ $ (GND))) # (!\cga_sync_level|hcount\(14) & (!\cga_sync_level|hcount[13]~44\ & VCC))
-- \cga_sync_level|hcount[14]~46\ = CARRY((\cga_sync_level|hcount\(14) & !\cga_sync_level|hcount[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|hcount\(14),
	datad => VCC,
	cin => \cga_sync_level|hcount[13]~44\,
	combout => \cga_sync_level|hcount[14]~45_combout\,
	cout => \cga_sync_level|hcount[14]~46\);

-- Location: FF_X9_Y5_N29
\cga_sync_level|hcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[14]~45_combout\,
	asdata => VCC,
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(14));

-- Location: LCCOMB_X9_Y5_N30
\cga_sync_level|hcount[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hcount[15]~47_combout\ = \cga_sync_level|hcount\(15) $ (\cga_sync_level|hcount[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(15),
	cin => \cga_sync_level|hcount[14]~46\,
	combout => \cga_sync_level|hcount[15]~47_combout\);

-- Location: FF_X9_Y5_N31
\cga_sync_level|hcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hcount[15]~47_combout\,
	asdata => VCC,
	sclr => \cga_sync_level|hcount~18_combout\,
	sload => \cga_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hcount\(15));

-- Location: LCCOMB_X8_Y5_N24
\cga_sync_level|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Equal0~3_combout\ = (\cga_sync_level|hcount\(12) & (\cga_sync_level|hcount\(13) & (\cga_sync_level|hcount\(15) & \cga_sync_level|hcount\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|hcount\(12),
	datab => \cga_sync_level|hcount\(13),
	datac => \cga_sync_level|hcount\(15),
	datad => \cga_sync_level|hcount\(14),
	combout => \cga_sync_level|Equal0~3_combout\);

-- Location: LCCOMB_X8_Y5_N26
\cga_sync_level|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Equal0~4_combout\ = (\cga_sync_level|Equal0~0_combout\ & (\cga_sync_level|Equal0~1_combout\ & (\cga_sync_level|Equal0~2_combout\ & \cga_sync_level|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Equal0~0_combout\,
	datab => \cga_sync_level|Equal0~1_combout\,
	datac => \cga_sync_level|Equal0~2_combout\,
	datad => \cga_sync_level|Equal0~3_combout\,
	combout => \cga_sync_level|Equal0~4_combout\);

-- Location: IOIBUF_X9_Y24_N8
\SW3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW3,
	o => \SW3~input_o\);

-- Location: IOIBUF_X0_Y6_N22
\V~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_V,
	o => \V~input_o\);

-- Location: LCCOMB_X1_Y3_N0
\cga_sync_level|peak~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~32_combout\ = (\cga_sync_level|Add3~24_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\cga_sync_level|process_3:sync~q\ $ (\V~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add3~24_combout\,
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \V~input_o\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~32_combout\);

-- Location: FF_X1_Y3_N1
\cga_sync_level|process_3:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[12]~q\);

-- Location: LCCOMB_X1_Y3_N14
\cga_sync_level|peak~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~44_combout\ = (!\cga_sync_level|process_3:peak[0]~q\ & (!\cga_sync_level|LessThan2~4_combout\ & (\V~input_o\ $ (\cga_sync_level|process_3:sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \V~input_o\,
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \cga_sync_level|process_3:peak[0]~q\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~44_combout\);

-- Location: FF_X1_Y3_N15
\cga_sync_level|process_3:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[0]~q\);

-- Location: LCCOMB_X2_Y3_N0
\cga_sync_level|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~1\ = CARRY(\cga_sync_level|process_3:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:peak[0]~q\,
	datad => VCC,
	cout => \cga_sync_level|Add3~1\);

-- Location: LCCOMB_X2_Y3_N2
\cga_sync_level|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~2_combout\ = (\cga_sync_level|process_3:peak[1]~q\ & (!\cga_sync_level|Add3~1\)) # (!\cga_sync_level|process_3:peak[1]~q\ & ((\cga_sync_level|Add3~1\) # (GND)))
-- \cga_sync_level|Add3~3\ = CARRY((!\cga_sync_level|Add3~1\) # (!\cga_sync_level|process_3:peak[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|process_3:peak[1]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~1\,
	combout => \cga_sync_level|Add3~2_combout\,
	cout => \cga_sync_level|Add3~3\);

-- Location: LCCOMB_X1_Y3_N22
\cga_sync_level|peak~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~43_combout\ = (\cga_sync_level|Add3~2_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\cga_sync_level|process_3:sync~q\ $ (\V~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add3~2_combout\,
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \V~input_o\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~43_combout\);

-- Location: FF_X1_Y3_N23
\cga_sync_level|process_3:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[1]~q\);

-- Location: LCCOMB_X2_Y3_N4
\cga_sync_level|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~4_combout\ = (\cga_sync_level|process_3:peak[2]~q\ & (\cga_sync_level|Add3~3\ $ (GND))) # (!\cga_sync_level|process_3:peak[2]~q\ & (!\cga_sync_level|Add3~3\ & VCC))
-- \cga_sync_level|Add3~5\ = CARRY((\cga_sync_level|process_3:peak[2]~q\ & !\cga_sync_level|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:peak[2]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~3\,
	combout => \cga_sync_level|Add3~4_combout\,
	cout => \cga_sync_level|Add3~5\);

-- Location: LCCOMB_X3_Y3_N6
\cga_sync_level|peak~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~42_combout\ = (\cga_sync_level|Add3~4_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\cga_sync_level|process_3:sync~q\ $ (\V~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:sync~q\,
	datab => \V~input_o\,
	datac => \cga_sync_level|Add3~4_combout\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~42_combout\);

-- Location: FF_X3_Y3_N7
\cga_sync_level|process_3:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[2]~q\);

-- Location: LCCOMB_X2_Y3_N6
\cga_sync_level|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~6_combout\ = (\cga_sync_level|process_3:peak[3]~q\ & (!\cga_sync_level|Add3~5\)) # (!\cga_sync_level|process_3:peak[3]~q\ & ((\cga_sync_level|Add3~5\) # (GND)))
-- \cga_sync_level|Add3~7\ = CARRY((!\cga_sync_level|Add3~5\) # (!\cga_sync_level|process_3:peak[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:peak[3]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~5\,
	combout => \cga_sync_level|Add3~6_combout\,
	cout => \cga_sync_level|Add3~7\);

-- Location: LCCOMB_X3_Y3_N2
\cga_sync_level|peak~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~41_combout\ = (\cga_sync_level|Add3~6_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\cga_sync_level|process_3:sync~q\ $ (\V~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:sync~q\,
	datab => \V~input_o\,
	datac => \cga_sync_level|Add3~6_combout\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~41_combout\);

-- Location: FF_X3_Y3_N3
\cga_sync_level|process_3:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[3]~q\);

-- Location: LCCOMB_X2_Y3_N8
\cga_sync_level|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~8_combout\ = (\cga_sync_level|process_3:peak[4]~q\ & (\cga_sync_level|Add3~7\ $ (GND))) # (!\cga_sync_level|process_3:peak[4]~q\ & (!\cga_sync_level|Add3~7\ & VCC))
-- \cga_sync_level|Add3~9\ = CARRY((\cga_sync_level|process_3:peak[4]~q\ & !\cga_sync_level|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:peak[4]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~7\,
	combout => \cga_sync_level|Add3~8_combout\,
	cout => \cga_sync_level|Add3~9\);

-- Location: LCCOMB_X1_Y3_N26
\cga_sync_level|peak~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~40_combout\ = (\cga_sync_level|Add3~8_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\V~input_o\ $ (\cga_sync_level|process_3:sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \V~input_o\,
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \cga_sync_level|Add3~8_combout\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~40_combout\);

-- Location: FF_X1_Y3_N27
\cga_sync_level|process_3:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[4]~q\);

-- Location: LCCOMB_X2_Y3_N10
\cga_sync_level|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~10_combout\ = (\cga_sync_level|process_3:peak[5]~q\ & (!\cga_sync_level|Add3~9\)) # (!\cga_sync_level|process_3:peak[5]~q\ & ((\cga_sync_level|Add3~9\) # (GND)))
-- \cga_sync_level|Add3~11\ = CARRY((!\cga_sync_level|Add3~9\) # (!\cga_sync_level|process_3:peak[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:peak[5]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~9\,
	combout => \cga_sync_level|Add3~10_combout\,
	cout => \cga_sync_level|Add3~11\);

-- Location: LCCOMB_X1_Y3_N12
\cga_sync_level|peak~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~39_combout\ = (\cga_sync_level|Add3~10_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\V~input_o\ $ (\cga_sync_level|process_3:sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \V~input_o\,
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \cga_sync_level|Add3~10_combout\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~39_combout\);

-- Location: FF_X1_Y3_N13
\cga_sync_level|process_3:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[5]~q\);

-- Location: LCCOMB_X2_Y3_N12
\cga_sync_level|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~12_combout\ = (\cga_sync_level|process_3:peak[6]~q\ & (\cga_sync_level|Add3~11\ $ (GND))) # (!\cga_sync_level|process_3:peak[6]~q\ & (!\cga_sync_level|Add3~11\ & VCC))
-- \cga_sync_level|Add3~13\ = CARRY((\cga_sync_level|process_3:peak[6]~q\ & !\cga_sync_level|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|process_3:peak[6]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~11\,
	combout => \cga_sync_level|Add3~12_combout\,
	cout => \cga_sync_level|Add3~13\);

-- Location: LCCOMB_X3_Y3_N22
\cga_sync_level|peak~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~38_combout\ = (\cga_sync_level|Add3~12_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\V~input_o\ $ (\cga_sync_level|process_3:sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add3~12_combout\,
	datab => \V~input_o\,
	datac => \cga_sync_level|process_3:sync~q\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~38_combout\);

-- Location: FF_X3_Y3_N23
\cga_sync_level|process_3:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[6]~q\);

-- Location: LCCOMB_X2_Y3_N14
\cga_sync_level|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~14_combout\ = (\cga_sync_level|process_3:peak[7]~q\ & (!\cga_sync_level|Add3~13\)) # (!\cga_sync_level|process_3:peak[7]~q\ & ((\cga_sync_level|Add3~13\) # (GND)))
-- \cga_sync_level|Add3~15\ = CARRY((!\cga_sync_level|Add3~13\) # (!\cga_sync_level|process_3:peak[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|process_3:peak[7]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~13\,
	combout => \cga_sync_level|Add3~14_combout\,
	cout => \cga_sync_level|Add3~15\);

-- Location: LCCOMB_X1_Y3_N24
\cga_sync_level|peak~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~37_combout\ = (\cga_sync_level|Add3~14_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\V~input_o\ $ (\cga_sync_level|process_3:sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \V~input_o\,
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \cga_sync_level|Add3~14_combout\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~37_combout\);

-- Location: FF_X1_Y3_N25
\cga_sync_level|process_3:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[7]~q\);

-- Location: LCCOMB_X2_Y3_N16
\cga_sync_level|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~16_combout\ = (\cga_sync_level|process_3:peak[8]~q\ & (\cga_sync_level|Add3~15\ $ (GND))) # (!\cga_sync_level|process_3:peak[8]~q\ & (!\cga_sync_level|Add3~15\ & VCC))
-- \cga_sync_level|Add3~17\ = CARRY((\cga_sync_level|process_3:peak[8]~q\ & !\cga_sync_level|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|process_3:peak[8]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~15\,
	combout => \cga_sync_level|Add3~16_combout\,
	cout => \cga_sync_level|Add3~17\);

-- Location: LCCOMB_X1_Y3_N30
\cga_sync_level|peak~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~36_combout\ = (\cga_sync_level|Add3~16_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\cga_sync_level|process_3:sync~q\ $ (\V~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:sync~q\,
	datab => \cga_sync_level|Add3~16_combout\,
	datac => \V~input_o\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~36_combout\);

-- Location: FF_X1_Y3_N31
\cga_sync_level|process_3:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[8]~q\);

-- Location: LCCOMB_X2_Y3_N18
\cga_sync_level|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~18_combout\ = (\cga_sync_level|process_3:peak[9]~q\ & (!\cga_sync_level|Add3~17\)) # (!\cga_sync_level|process_3:peak[9]~q\ & ((\cga_sync_level|Add3~17\) # (GND)))
-- \cga_sync_level|Add3~19\ = CARRY((!\cga_sync_level|Add3~17\) # (!\cga_sync_level|process_3:peak[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:peak[9]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~17\,
	combout => \cga_sync_level|Add3~18_combout\,
	cout => \cga_sync_level|Add3~19\);

-- Location: LCCOMB_X1_Y3_N10
\cga_sync_level|peak~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~35_combout\ = (!\cga_sync_level|LessThan2~4_combout\ & (\cga_sync_level|Add3~18_combout\ & (\V~input_o\ $ (\cga_sync_level|process_3:sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \V~input_o\,
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \cga_sync_level|LessThan2~4_combout\,
	datad => \cga_sync_level|Add3~18_combout\,
	combout => \cga_sync_level|peak~35_combout\);

-- Location: FF_X1_Y3_N11
\cga_sync_level|process_3:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[9]~q\);

-- Location: LCCOMB_X2_Y3_N20
\cga_sync_level|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~20_combout\ = (\cga_sync_level|process_3:peak[10]~q\ & (\cga_sync_level|Add3~19\ $ (GND))) # (!\cga_sync_level|process_3:peak[10]~q\ & (!\cga_sync_level|Add3~19\ & VCC))
-- \cga_sync_level|Add3~21\ = CARRY((\cga_sync_level|process_3:peak[10]~q\ & !\cga_sync_level|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|process_3:peak[10]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~19\,
	combout => \cga_sync_level|Add3~20_combout\,
	cout => \cga_sync_level|Add3~21\);

-- Location: LCCOMB_X1_Y3_N18
\cga_sync_level|peak~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~34_combout\ = (\cga_sync_level|Add3~20_combout\ & (!\cga_sync_level|LessThan2~4_combout\ & (\V~input_o\ $ (\cga_sync_level|process_3:sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \V~input_o\,
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \cga_sync_level|Add3~20_combout\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|peak~34_combout\);

-- Location: FF_X1_Y3_N19
\cga_sync_level|process_3:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[10]~q\);

-- Location: LCCOMB_X2_Y3_N22
\cga_sync_level|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~22_combout\ = (\cga_sync_level|process_3:peak[11]~q\ & (!\cga_sync_level|Add3~21\)) # (!\cga_sync_level|process_3:peak[11]~q\ & ((\cga_sync_level|Add3~21\) # (GND)))
-- \cga_sync_level|Add3~23\ = CARRY((!\cga_sync_level|Add3~21\) # (!\cga_sync_level|process_3:peak[11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:peak[11]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~21\,
	combout => \cga_sync_level|Add3~22_combout\,
	cout => \cga_sync_level|Add3~23\);

-- Location: LCCOMB_X1_Y3_N2
\cga_sync_level|peak~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak~33_combout\ = (!\cga_sync_level|LessThan2~4_combout\ & (\cga_sync_level|Add3~22_combout\ & (\V~input_o\ $ (\cga_sync_level|process_3:sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \V~input_o\,
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \cga_sync_level|LessThan2~4_combout\,
	datad => \cga_sync_level|Add3~22_combout\,
	combout => \cga_sync_level|peak~33_combout\);

-- Location: FF_X1_Y3_N3
\cga_sync_level|process_3:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:peak[11]~q\);

-- Location: LCCOMB_X2_Y3_N24
\cga_sync_level|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~24_combout\ = (\cga_sync_level|process_3:peak[12]~q\ & (\cga_sync_level|Add3~23\ $ (GND))) # (!\cga_sync_level|process_3:peak[12]~q\ & (!\cga_sync_level|Add3~23\ & VCC))
-- \cga_sync_level|Add3~25\ = CARRY((\cga_sync_level|process_3:peak[12]~q\ & !\cga_sync_level|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:peak[12]~q\,
	datad => VCC,
	cin => \cga_sync_level|Add3~23\,
	combout => \cga_sync_level|Add3~24_combout\,
	cout => \cga_sync_level|Add3~25\);

-- Location: LCCOMB_X2_Y3_N26
\cga_sync_level|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add3~26_combout\ = \cga_sync_level|Add3~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cga_sync_level|Add3~25\,
	combout => \cga_sync_level|Add3~26_combout\);

-- Location: LCCOMB_X1_Y3_N4
\cga_sync_level|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan2~3_combout\ = (\cga_sync_level|Add3~20_combout\ & \cga_sync_level|Add3~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sync_level|Add3~20_combout\,
	datad => \cga_sync_level|Add3~22_combout\,
	combout => \cga_sync_level|LessThan2~3_combout\);

-- Location: LCCOMB_X2_Y3_N28
\cga_sync_level|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan2~0_combout\ = (\cga_sync_level|Add3~6_combout\ & (((\cga_sync_level|Add3~2_combout\) # (\cga_sync_level|Add3~4_combout\)) # (!\cga_sync_level|process_3:peak[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|process_3:peak[0]~q\,
	datab => \cga_sync_level|Add3~2_combout\,
	datac => \cga_sync_level|Add3~4_combout\,
	datad => \cga_sync_level|Add3~6_combout\,
	combout => \cga_sync_level|LessThan2~0_combout\);

-- Location: LCCOMB_X2_Y3_N30
\cga_sync_level|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan2~1_combout\ = (\cga_sync_level|Add3~12_combout\ & (\cga_sync_level|Add3~10_combout\ & ((\cga_sync_level|Add3~8_combout\) # (\cga_sync_level|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add3~12_combout\,
	datab => \cga_sync_level|Add3~8_combout\,
	datac => \cga_sync_level|Add3~10_combout\,
	datad => \cga_sync_level|LessThan2~0_combout\,
	combout => \cga_sync_level|LessThan2~1_combout\);

-- Location: LCCOMB_X1_Y3_N6
\cga_sync_level|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan2~2_combout\ = (\cga_sync_level|Add3~18_combout\) # ((\cga_sync_level|Add3~16_combout\) # ((\cga_sync_level|LessThan2~1_combout\ & \cga_sync_level|Add3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|LessThan2~1_combout\,
	datab => \cga_sync_level|Add3~18_combout\,
	datac => \cga_sync_level|Add3~14_combout\,
	datad => \cga_sync_level|Add3~16_combout\,
	combout => \cga_sync_level|LessThan2~2_combout\);

-- Location: LCCOMB_X1_Y3_N20
\cga_sync_level|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan2~4_combout\ = (\cga_sync_level|Add3~26_combout\) # ((\cga_sync_level|Add3~24_combout\ & (\cga_sync_level|LessThan2~3_combout\ & \cga_sync_level|LessThan2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add3~24_combout\,
	datab => \cga_sync_level|Add3~26_combout\,
	datac => \cga_sync_level|LessThan2~3_combout\,
	datad => \cga_sync_level|LessThan2~2_combout\,
	combout => \cga_sync_level|LessThan2~4_combout\);

-- Location: LCCOMB_X1_Y3_N28
\cga_sync_level|process_3:sync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|process_3:sync~0_combout\ = (\cga_sync_level|LessThan2~4_combout\ & (\V~input_o\)) # (!\cga_sync_level|LessThan2~4_combout\ & ((\cga_sync_level|process_3:sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \V~input_o\,
	datac => \cga_sync_level|process_3:sync~q\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|process_3:sync~0_combout\);

-- Location: FF_X1_Y3_N29
\cga_sync_level|process_3:sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|process_3:sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|process_3:sync~q\);

-- Location: LCCOMB_X1_Y3_N16
\cga_sync_level|vchange~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|vchange~0_combout\ = (\cga_sync_level|LessThan2~4_combout\ & (\cga_sync_level|process_3:sync~q\ $ (\V~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \V~input_o\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|vchange~0_combout\);

-- Location: FF_X1_Y3_N17
\cga_sync_level|vchange\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|vchange~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vchange~q\);

-- Location: LCCOMB_X1_Y6_N6
\cga_sync_level|peak_lo~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~27_combout\ = (!\cga_sync_level|vchange~q\ & (\cga_sync_level|peak_lo\(27) $ (!\cga_sync_level|peak_lo\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(0),
	combout => \cga_sync_level|peak_lo~27_combout\);

-- Location: FF_X1_Y6_N7
\cga_sync_level|peak_lo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~27_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(0));

-- Location: LCCOMB_X2_Y6_N4
\cga_sync_level|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~1\ = CARRY(\cga_sync_level|peak_lo\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(0),
	datad => VCC,
	cout => \cga_sync_level|Add4~1\);

-- Location: LCCOMB_X2_Y6_N6
\cga_sync_level|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~2_combout\ = (\cga_sync_level|peak_lo\(1) & (!\cga_sync_level|Add4~1\)) # (!\cga_sync_level|peak_lo\(1) & ((\cga_sync_level|Add4~1\) # (GND)))
-- \cga_sync_level|Add4~3\ = CARRY((!\cga_sync_level|Add4~1\) # (!\cga_sync_level|peak_lo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(1),
	datad => VCC,
	cin => \cga_sync_level|Add4~1\,
	combout => \cga_sync_level|Add4~2_combout\,
	cout => \cga_sync_level|Add4~3\);

-- Location: LCCOMB_X3_Y5_N0
\cga_sync_level|peak_lo~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~26_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(1)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|Add4~2_combout\,
	datad => \cga_sync_level|peak_lo\(1),
	combout => \cga_sync_level|peak_lo~26_combout\);

-- Location: FF_X2_Y6_N15
\cga_sync_level|peak_lo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_sync_level|peak_lo~26_combout\,
	sload => VCC,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(1));

-- Location: LCCOMB_X2_Y6_N8
\cga_sync_level|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~4_combout\ = (\cga_sync_level|peak_lo\(2) & (\cga_sync_level|Add4~3\ $ (GND))) # (!\cga_sync_level|peak_lo\(2) & (!\cga_sync_level|Add4~3\ & VCC))
-- \cga_sync_level|Add4~5\ = CARRY((\cga_sync_level|peak_lo\(2) & !\cga_sync_level|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(2),
	datad => VCC,
	cin => \cga_sync_level|Add4~3\,
	combout => \cga_sync_level|Add4~4_combout\,
	cout => \cga_sync_level|Add4~5\);

-- Location: LCCOMB_X3_Y6_N20
\cga_sync_level|peak_lo~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~25_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(2))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(2),
	datad => \cga_sync_level|Add4~4_combout\,
	combout => \cga_sync_level|peak_lo~25_combout\);

-- Location: FF_X3_Y6_N21
\cga_sync_level|peak_lo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~25_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(2));

-- Location: LCCOMB_X2_Y6_N10
\cga_sync_level|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~6_combout\ = (\cga_sync_level|peak_lo\(3) & (!\cga_sync_level|Add4~5\)) # (!\cga_sync_level|peak_lo\(3) & ((\cga_sync_level|Add4~5\) # (GND)))
-- \cga_sync_level|Add4~7\ = CARRY((!\cga_sync_level|Add4~5\) # (!\cga_sync_level|peak_lo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(3),
	datad => VCC,
	cin => \cga_sync_level|Add4~5\,
	combout => \cga_sync_level|Add4~6_combout\,
	cout => \cga_sync_level|Add4~7\);

-- Location: LCCOMB_X2_Y6_N0
\cga_sync_level|peak_lo~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~24_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(3))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|peak_lo\(3),
	datad => \cga_sync_level|Add4~6_combout\,
	combout => \cga_sync_level|peak_lo~24_combout\);

-- Location: FF_X2_Y6_N1
\cga_sync_level|peak_lo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~24_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(3));

-- Location: LCCOMB_X2_Y6_N12
\cga_sync_level|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~8_combout\ = (\cga_sync_level|peak_lo\(4) & (\cga_sync_level|Add4~7\ $ (GND))) # (!\cga_sync_level|peak_lo\(4) & (!\cga_sync_level|Add4~7\ & VCC))
-- \cga_sync_level|Add4~9\ = CARRY((\cga_sync_level|peak_lo\(4) & !\cga_sync_level|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(4),
	datad => VCC,
	cin => \cga_sync_level|Add4~7\,
	combout => \cga_sync_level|Add4~8_combout\,
	cout => \cga_sync_level|Add4~9\);

-- Location: LCCOMB_X3_Y6_N4
\cga_sync_level|peak_lo~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~23_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(4))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(4),
	datad => \cga_sync_level|Add4~8_combout\,
	combout => \cga_sync_level|peak_lo~23_combout\);

-- Location: FF_X3_Y6_N5
\cga_sync_level|peak_lo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~23_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(4));

-- Location: LCCOMB_X2_Y6_N14
\cga_sync_level|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~10_combout\ = (\cga_sync_level|peak_lo\(5) & (!\cga_sync_level|Add4~9\)) # (!\cga_sync_level|peak_lo\(5) & ((\cga_sync_level|Add4~9\) # (GND)))
-- \cga_sync_level|Add4~11\ = CARRY((!\cga_sync_level|Add4~9\) # (!\cga_sync_level|peak_lo\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(5),
	datad => VCC,
	cin => \cga_sync_level|Add4~9\,
	combout => \cga_sync_level|Add4~10_combout\,
	cout => \cga_sync_level|Add4~11\);

-- Location: LCCOMB_X3_Y6_N14
\cga_sync_level|peak_lo~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~22_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(5))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(5),
	datad => \cga_sync_level|Add4~10_combout\,
	combout => \cga_sync_level|peak_lo~22_combout\);

-- Location: FF_X3_Y6_N15
\cga_sync_level|peak_lo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~22_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(5));

-- Location: LCCOMB_X2_Y6_N16
\cga_sync_level|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~12_combout\ = (\cga_sync_level|peak_lo\(6) & (\cga_sync_level|Add4~11\ $ (GND))) # (!\cga_sync_level|peak_lo\(6) & (!\cga_sync_level|Add4~11\ & VCC))
-- \cga_sync_level|Add4~13\ = CARRY((\cga_sync_level|peak_lo\(6) & !\cga_sync_level|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(6),
	datad => VCC,
	cin => \cga_sync_level|Add4~11\,
	combout => \cga_sync_level|Add4~12_combout\,
	cout => \cga_sync_level|Add4~13\);

-- Location: LCCOMB_X2_Y6_N2
\cga_sync_level|peak_lo~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~21_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(6))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|peak_lo\(6),
	datad => \cga_sync_level|Add4~12_combout\,
	combout => \cga_sync_level|peak_lo~21_combout\);

-- Location: FF_X2_Y6_N3
\cga_sync_level|peak_lo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~21_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(6));

-- Location: LCCOMB_X2_Y6_N18
\cga_sync_level|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~14_combout\ = (\cga_sync_level|peak_lo\(7) & (!\cga_sync_level|Add4~13\)) # (!\cga_sync_level|peak_lo\(7) & ((\cga_sync_level|Add4~13\) # (GND)))
-- \cga_sync_level|Add4~15\ = CARRY((!\cga_sync_level|Add4~13\) # (!\cga_sync_level|peak_lo\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(7),
	datad => VCC,
	cin => \cga_sync_level|Add4~13\,
	combout => \cga_sync_level|Add4~14_combout\,
	cout => \cga_sync_level|Add4~15\);

-- Location: LCCOMB_X3_Y6_N26
\cga_sync_level|peak_lo~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~20_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(7))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(7),
	datad => \cga_sync_level|Add4~14_combout\,
	combout => \cga_sync_level|peak_lo~20_combout\);

-- Location: FF_X3_Y6_N27
\cga_sync_level|peak_lo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~20_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(7));

-- Location: LCCOMB_X2_Y6_N20
\cga_sync_level|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~16_combout\ = (\cga_sync_level|peak_lo\(8) & (\cga_sync_level|Add4~15\ $ (GND))) # (!\cga_sync_level|peak_lo\(8) & (!\cga_sync_level|Add4~15\ & VCC))
-- \cga_sync_level|Add4~17\ = CARRY((\cga_sync_level|peak_lo\(8) & !\cga_sync_level|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(8),
	datad => VCC,
	cin => \cga_sync_level|Add4~15\,
	combout => \cga_sync_level|Add4~16_combout\,
	cout => \cga_sync_level|Add4~17\);

-- Location: LCCOMB_X3_Y6_N0
\cga_sync_level|peak_lo~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~19_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(8))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(8),
	datad => \cga_sync_level|Add4~16_combout\,
	combout => \cga_sync_level|peak_lo~19_combout\);

-- Location: FF_X3_Y6_N1
\cga_sync_level|peak_lo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~19_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(8));

-- Location: LCCOMB_X2_Y6_N22
\cga_sync_level|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~18_combout\ = (\cga_sync_level|peak_lo\(9) & (!\cga_sync_level|Add4~17\)) # (!\cga_sync_level|peak_lo\(9) & ((\cga_sync_level|Add4~17\) # (GND)))
-- \cga_sync_level|Add4~19\ = CARRY((!\cga_sync_level|Add4~17\) # (!\cga_sync_level|peak_lo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(9),
	datad => VCC,
	cin => \cga_sync_level|Add4~17\,
	combout => \cga_sync_level|Add4~18_combout\,
	cout => \cga_sync_level|Add4~19\);

-- Location: LCCOMB_X1_Y6_N12
\cga_sync_level|peak_lo~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~18_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(9))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(9),
	datad => \cga_sync_level|Add4~18_combout\,
	combout => \cga_sync_level|peak_lo~18_combout\);

-- Location: FF_X1_Y6_N13
\cga_sync_level|peak_lo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~18_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(9));

-- Location: LCCOMB_X2_Y6_N24
\cga_sync_level|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~20_combout\ = (\cga_sync_level|peak_lo\(10) & (\cga_sync_level|Add4~19\ $ (GND))) # (!\cga_sync_level|peak_lo\(10) & (!\cga_sync_level|Add4~19\ & VCC))
-- \cga_sync_level|Add4~21\ = CARRY((\cga_sync_level|peak_lo\(10) & !\cga_sync_level|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(10),
	datad => VCC,
	cin => \cga_sync_level|Add4~19\,
	combout => \cga_sync_level|Add4~20_combout\,
	cout => \cga_sync_level|Add4~21\);

-- Location: LCCOMB_X3_Y5_N30
\cga_sync_level|peak_lo~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~17_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(10))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(10),
	datad => \cga_sync_level|Add4~20_combout\,
	combout => \cga_sync_level|peak_lo~17_combout\);

-- Location: FF_X3_Y5_N31
\cga_sync_level|peak_lo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~17_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(10));

-- Location: LCCOMB_X2_Y6_N26
\cga_sync_level|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~22_combout\ = (\cga_sync_level|peak_lo\(11) & (!\cga_sync_level|Add4~21\)) # (!\cga_sync_level|peak_lo\(11) & ((\cga_sync_level|Add4~21\) # (GND)))
-- \cga_sync_level|Add4~23\ = CARRY((!\cga_sync_level|Add4~21\) # (!\cga_sync_level|peak_lo\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(11),
	datad => VCC,
	cin => \cga_sync_level|Add4~21\,
	combout => \cga_sync_level|Add4~22_combout\,
	cout => \cga_sync_level|Add4~23\);

-- Location: LCCOMB_X3_Y6_N6
\cga_sync_level|peak_lo~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~16_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(11)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add4~22_combout\,
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(11),
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|peak_lo~16_combout\);

-- Location: FF_X3_Y6_N7
\cga_sync_level|peak_lo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~16_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(11));

-- Location: LCCOMB_X2_Y6_N28
\cga_sync_level|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~24_combout\ = (\cga_sync_level|peak_lo\(12) & (\cga_sync_level|Add4~23\ $ (GND))) # (!\cga_sync_level|peak_lo\(12) & (!\cga_sync_level|Add4~23\ & VCC))
-- \cga_sync_level|Add4~25\ = CARRY((\cga_sync_level|peak_lo\(12) & !\cga_sync_level|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(12),
	datad => VCC,
	cin => \cga_sync_level|Add4~23\,
	combout => \cga_sync_level|Add4~24_combout\,
	cout => \cga_sync_level|Add4~25\);

-- Location: LCCOMB_X3_Y5_N8
\cga_sync_level|peak_lo~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~15_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(12))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(12),
	datad => \cga_sync_level|Add4~24_combout\,
	combout => \cga_sync_level|peak_lo~15_combout\);

-- Location: FF_X3_Y5_N9
\cga_sync_level|peak_lo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~15_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(12));

-- Location: LCCOMB_X2_Y6_N30
\cga_sync_level|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~26_combout\ = (\cga_sync_level|peak_lo\(13) & (!\cga_sync_level|Add4~25\)) # (!\cga_sync_level|peak_lo\(13) & ((\cga_sync_level|Add4~25\) # (GND)))
-- \cga_sync_level|Add4~27\ = CARRY((!\cga_sync_level|Add4~25\) # (!\cga_sync_level|peak_lo\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(13),
	datad => VCC,
	cin => \cga_sync_level|Add4~25\,
	combout => \cga_sync_level|Add4~26_combout\,
	cout => \cga_sync_level|Add4~27\);

-- Location: LCCOMB_X3_Y6_N2
\cga_sync_level|peak_lo~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~14_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(13))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(13),
	datad => \cga_sync_level|Add4~26_combout\,
	combout => \cga_sync_level|peak_lo~14_combout\);

-- Location: FF_X3_Y6_N3
\cga_sync_level|peak_lo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~14_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(13));

-- Location: LCCOMB_X2_Y5_N0
\cga_sync_level|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~28_combout\ = (\cga_sync_level|peak_lo\(14) & (\cga_sync_level|Add4~27\ $ (GND))) # (!\cga_sync_level|peak_lo\(14) & (!\cga_sync_level|Add4~27\ & VCC))
-- \cga_sync_level|Add4~29\ = CARRY((\cga_sync_level|peak_lo\(14) & !\cga_sync_level|Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(14),
	datad => VCC,
	cin => \cga_sync_level|Add4~27\,
	combout => \cga_sync_level|Add4~28_combout\,
	cout => \cga_sync_level|Add4~29\);

-- Location: LCCOMB_X3_Y5_N10
\cga_sync_level|peak_lo~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~13_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(14)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add4~28_combout\,
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(14),
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|peak_lo~13_combout\);

-- Location: FF_X3_Y5_N11
\cga_sync_level|peak_lo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~13_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(14));

-- Location: LCCOMB_X2_Y5_N2
\cga_sync_level|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~30_combout\ = (\cga_sync_level|peak_lo\(15) & (!\cga_sync_level|Add4~29\)) # (!\cga_sync_level|peak_lo\(15) & ((\cga_sync_level|Add4~29\) # (GND)))
-- \cga_sync_level|Add4~31\ = CARRY((!\cga_sync_level|Add4~29\) # (!\cga_sync_level|peak_lo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(15),
	datad => VCC,
	cin => \cga_sync_level|Add4~29\,
	combout => \cga_sync_level|Add4~30_combout\,
	cout => \cga_sync_level|Add4~31\);

-- Location: LCCOMB_X3_Y5_N20
\cga_sync_level|peak_lo~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~12_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(15))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(15),
	datad => \cga_sync_level|Add4~30_combout\,
	combout => \cga_sync_level|peak_lo~12_combout\);

-- Location: FF_X3_Y5_N21
\cga_sync_level|peak_lo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~12_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(15));

-- Location: LCCOMB_X2_Y5_N4
\cga_sync_level|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~32_combout\ = (\cga_sync_level|peak_lo\(16) & (\cga_sync_level|Add4~31\ $ (GND))) # (!\cga_sync_level|peak_lo\(16) & (!\cga_sync_level|Add4~31\ & VCC))
-- \cga_sync_level|Add4~33\ = CARRY((\cga_sync_level|peak_lo\(16) & !\cga_sync_level|Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(16),
	datad => VCC,
	cin => \cga_sync_level|Add4~31\,
	combout => \cga_sync_level|Add4~32_combout\,
	cout => \cga_sync_level|Add4~33\);

-- Location: LCCOMB_X3_Y5_N26
\cga_sync_level|peak_lo~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~11_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(16)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|Add4~32_combout\,
	datac => \cga_sync_level|peak_lo\(16),
	datad => \cga_sync_level|vchange~q\,
	combout => \cga_sync_level|peak_lo~11_combout\);

-- Location: FF_X3_Y5_N27
\cga_sync_level|peak_lo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~11_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(16));

-- Location: LCCOMB_X2_Y5_N6
\cga_sync_level|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~34_combout\ = (\cga_sync_level|peak_lo\(17) & (!\cga_sync_level|Add4~33\)) # (!\cga_sync_level|peak_lo\(17) & ((\cga_sync_level|Add4~33\) # (GND)))
-- \cga_sync_level|Add4~35\ = CARRY((!\cga_sync_level|Add4~33\) # (!\cga_sync_level|peak_lo\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(17),
	datad => VCC,
	cin => \cga_sync_level|Add4~33\,
	combout => \cga_sync_level|Add4~34_combout\,
	cout => \cga_sync_level|Add4~35\);

-- Location: LCCOMB_X3_Y5_N4
\cga_sync_level|peak_lo~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~10_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(17))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(17),
	datad => \cga_sync_level|Add4~34_combout\,
	combout => \cga_sync_level|peak_lo~10_combout\);

-- Location: FF_X3_Y5_N5
\cga_sync_level|peak_lo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~10_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(17));

-- Location: LCCOMB_X2_Y5_N8
\cga_sync_level|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~36_combout\ = (\cga_sync_level|peak_lo\(18) & (\cga_sync_level|Add4~35\ $ (GND))) # (!\cga_sync_level|peak_lo\(18) & (!\cga_sync_level|Add4~35\ & VCC))
-- \cga_sync_level|Add4~37\ = CARRY((\cga_sync_level|peak_lo\(18) & !\cga_sync_level|Add4~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(18),
	datad => VCC,
	cin => \cga_sync_level|Add4~35\,
	combout => \cga_sync_level|Add4~36_combout\,
	cout => \cga_sync_level|Add4~37\);

-- Location: LCCOMB_X3_Y5_N16
\cga_sync_level|peak_lo~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~9_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(18))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(18),
	datad => \cga_sync_level|Add4~36_combout\,
	combout => \cga_sync_level|peak_lo~9_combout\);

-- Location: FF_X3_Y5_N17
\cga_sync_level|peak_lo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~9_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(18));

-- Location: LCCOMB_X2_Y5_N10
\cga_sync_level|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~38_combout\ = (\cga_sync_level|peak_lo\(19) & (!\cga_sync_level|Add4~37\)) # (!\cga_sync_level|peak_lo\(19) & ((\cga_sync_level|Add4~37\) # (GND)))
-- \cga_sync_level|Add4~39\ = CARRY((!\cga_sync_level|Add4~37\) # (!\cga_sync_level|peak_lo\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(19),
	datad => VCC,
	cin => \cga_sync_level|Add4~37\,
	combout => \cga_sync_level|Add4~38_combout\,
	cout => \cga_sync_level|Add4~39\);

-- Location: LCCOMB_X1_Y5_N18
\cga_sync_level|peak_lo~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~8_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(19)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|Add4~38_combout\,
	datac => \cga_sync_level|peak_lo\(19),
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|peak_lo~8_combout\);

-- Location: FF_X1_Y5_N19
\cga_sync_level|peak_lo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~8_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(19));

-- Location: LCCOMB_X2_Y5_N12
\cga_sync_level|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~40_combout\ = (\cga_sync_level|peak_lo\(20) & (\cga_sync_level|Add4~39\ $ (GND))) # (!\cga_sync_level|peak_lo\(20) & (!\cga_sync_level|Add4~39\ & VCC))
-- \cga_sync_level|Add4~41\ = CARRY((\cga_sync_level|peak_lo\(20) & !\cga_sync_level|Add4~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(20),
	datad => VCC,
	cin => \cga_sync_level|Add4~39\,
	combout => \cga_sync_level|Add4~40_combout\,
	cout => \cga_sync_level|Add4~41\);

-- Location: LCCOMB_X1_Y5_N2
\cga_sync_level|peak_lo~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~7_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(20)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|Add4~40_combout\,
	datac => \cga_sync_level|peak_lo\(20),
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|peak_lo~7_combout\);

-- Location: FF_X1_Y5_N3
\cga_sync_level|peak_lo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~7_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(20));

-- Location: LCCOMB_X2_Y5_N14
\cga_sync_level|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~42_combout\ = (\cga_sync_level|peak_lo\(21) & (!\cga_sync_level|Add4~41\)) # (!\cga_sync_level|peak_lo\(21) & ((\cga_sync_level|Add4~41\) # (GND)))
-- \cga_sync_level|Add4~43\ = CARRY((!\cga_sync_level|Add4~41\) # (!\cga_sync_level|peak_lo\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(21),
	datad => VCC,
	cin => \cga_sync_level|Add4~41\,
	combout => \cga_sync_level|Add4~42_combout\,
	cout => \cga_sync_level|Add4~43\);

-- Location: LCCOMB_X1_Y5_N16
\cga_sync_level|peak_lo~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~6_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(21))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|peak_lo\(21),
	datad => \cga_sync_level|Add4~42_combout\,
	combout => \cga_sync_level|peak_lo~6_combout\);

-- Location: FF_X1_Y5_N17
\cga_sync_level|peak_lo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~6_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(21));

-- Location: LCCOMB_X2_Y5_N16
\cga_sync_level|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~44_combout\ = (\cga_sync_level|peak_lo\(22) & (\cga_sync_level|Add4~43\ $ (GND))) # (!\cga_sync_level|peak_lo\(22) & (!\cga_sync_level|Add4~43\ & VCC))
-- \cga_sync_level|Add4~45\ = CARRY((\cga_sync_level|peak_lo\(22) & !\cga_sync_level|Add4~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(22),
	datad => VCC,
	cin => \cga_sync_level|Add4~43\,
	combout => \cga_sync_level|Add4~44_combout\,
	cout => \cga_sync_level|Add4~45\);

-- Location: LCCOMB_X1_Y5_N26
\cga_sync_level|peak_lo~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~5_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(22))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|peak_lo\(22),
	datad => \cga_sync_level|Add4~44_combout\,
	combout => \cga_sync_level|peak_lo~5_combout\);

-- Location: FF_X1_Y5_N27
\cga_sync_level|peak_lo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~5_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(22));

-- Location: LCCOMB_X2_Y5_N18
\cga_sync_level|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~46_combout\ = (\cga_sync_level|peak_lo\(23) & (!\cga_sync_level|Add4~45\)) # (!\cga_sync_level|peak_lo\(23) & ((\cga_sync_level|Add4~45\) # (GND)))
-- \cga_sync_level|Add4~47\ = CARRY((!\cga_sync_level|Add4~45\) # (!\cga_sync_level|peak_lo\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(23),
	datad => VCC,
	cin => \cga_sync_level|Add4~45\,
	combout => \cga_sync_level|Add4~46_combout\,
	cout => \cga_sync_level|Add4~47\);

-- Location: LCCOMB_X2_Y5_N30
\cga_sync_level|peak_lo~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~4_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(23))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|peak_lo\(23),
	datad => \cga_sync_level|Add4~46_combout\,
	combout => \cga_sync_level|peak_lo~4_combout\);

-- Location: FF_X2_Y5_N31
\cga_sync_level|peak_lo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~4_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(23));

-- Location: LCCOMB_X2_Y5_N20
\cga_sync_level|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~48_combout\ = (\cga_sync_level|peak_lo\(24) & (\cga_sync_level|Add4~47\ $ (GND))) # (!\cga_sync_level|peak_lo\(24) & (!\cga_sync_level|Add4~47\ & VCC))
-- \cga_sync_level|Add4~49\ = CARRY((\cga_sync_level|peak_lo\(24) & !\cga_sync_level|Add4~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(24),
	datad => VCC,
	cin => \cga_sync_level|Add4~47\,
	combout => \cga_sync_level|Add4~48_combout\,
	cout => \cga_sync_level|Add4~49\);

-- Location: LCCOMB_X1_Y5_N28
\cga_sync_level|peak_lo~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~3_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(24)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add4~48_combout\,
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(24),
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|peak_lo~3_combout\);

-- Location: FF_X1_Y5_N29
\cga_sync_level|peak_lo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~3_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(24));

-- Location: LCCOMB_X2_Y5_N22
\cga_sync_level|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~50_combout\ = (\cga_sync_level|peak_lo\(25) & (!\cga_sync_level|Add4~49\)) # (!\cga_sync_level|peak_lo\(25) & ((\cga_sync_level|Add4~49\) # (GND)))
-- \cga_sync_level|Add4~51\ = CARRY((!\cga_sync_level|Add4~49\) # (!\cga_sync_level|peak_lo\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(25),
	datad => VCC,
	cin => \cga_sync_level|Add4~49\,
	combout => \cga_sync_level|Add4~50_combout\,
	cout => \cga_sync_level|Add4~51\);

-- Location: LCCOMB_X1_Y5_N8
\cga_sync_level|peak_lo~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~2_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(25))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|peak_lo\(25),
	datad => \cga_sync_level|Add4~50_combout\,
	combout => \cga_sync_level|peak_lo~2_combout\);

-- Location: FF_X1_Y5_N9
\cga_sync_level|peak_lo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~2_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(25));

-- Location: LCCOMB_X2_Y5_N24
\cga_sync_level|Add4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~52_combout\ = (\cga_sync_level|peak_lo\(26) & (\cga_sync_level|Add4~51\ $ (GND))) # (!\cga_sync_level|peak_lo\(26) & (!\cga_sync_level|Add4~51\ & VCC))
-- \cga_sync_level|Add4~53\ = CARRY((\cga_sync_level|peak_lo\(26) & !\cga_sync_level|Add4~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(26),
	datad => VCC,
	cin => \cga_sync_level|Add4~51\,
	combout => \cga_sync_level|Add4~52_combout\,
	cout => \cga_sync_level|Add4~53\);

-- Location: LCCOMB_X1_Y5_N12
\cga_sync_level|peak_lo~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~1_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(26))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|peak_lo\(26),
	datad => \cga_sync_level|Add4~52_combout\,
	combout => \cga_sync_level|peak_lo~1_combout\);

-- Location: FF_X1_Y5_N13
\cga_sync_level|peak_lo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~1_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(26));

-- Location: LCCOMB_X2_Y5_N26
\cga_sync_level|Add4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~54_combout\ = \cga_sync_level|Add4~53\ $ (\cga_sync_level|peak_lo\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cga_sync_level|peak_lo\(27),
	cin => \cga_sync_level|Add4~53\,
	combout => \cga_sync_level|Add4~54_combout\);

-- Location: LCCOMB_X1_Y5_N24
\cga_sync_level|peak_lo~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_lo~0_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_lo\(27)) # (\cga_sync_level|Add4~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~54_combout\,
	combout => \cga_sync_level|peak_lo~0_combout\);

-- Location: FF_X1_Y5_N25
\cga_sync_level|peak_lo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_lo~0_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_lo\(27));

-- Location: LCCOMB_X1_Y5_N22
\cga_sync_level|Add4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~56_combout\ = (\cga_sync_level|peak_lo\(27)) # (\cga_sync_level|Add4~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~54_combout\,
	combout => \cga_sync_level|Add4~56_combout\);

-- Location: LCCOMB_X4_Y5_N28
\cga_sync_level|vsync_lo[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|vsync_lo[2]~0_combout\ = (!\V~input_o\ & \cga_sync_level|vchange~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \V~input_o\,
	datac => \cga_sync_level|vchange~q\,
	combout => \cga_sync_level|vsync_lo[2]~0_combout\);

-- Location: FF_X1_Y5_N23
\cga_sync_level|vsync_lo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~56_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(27));

-- Location: LCCOMB_X5_Y3_N26
\cga_sync_level|peak_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~0_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|Add5~54_combout\) # (\cga_sync_level|peak_hi\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add5~54_combout\,
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|peak_hi~0_combout\);

-- Location: FF_X5_Y3_N27
\cga_sync_level|peak_hi[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~0_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(27));

-- Location: LCCOMB_X5_Y4_N10
\cga_sync_level|peak_hi~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~27_combout\ = (!\cga_sync_level|vchange~q\ & (\cga_sync_level|peak_hi\(27) $ (!\cga_sync_level|peak_hi\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(0),
	datad => \cga_sync_level|vchange~q\,
	combout => \cga_sync_level|peak_hi~27_combout\);

-- Location: FF_X5_Y4_N11
\cga_sync_level|peak_hi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~27_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(0));

-- Location: LCCOMB_X4_Y4_N4
\cga_sync_level|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~1\ = CARRY(\cga_sync_level|peak_hi\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(0),
	datad => VCC,
	cout => \cga_sync_level|Add5~1\);

-- Location: LCCOMB_X4_Y4_N6
\cga_sync_level|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~2_combout\ = (\cga_sync_level|peak_hi\(1) & (!\cga_sync_level|Add5~1\)) # (!\cga_sync_level|peak_hi\(1) & ((\cga_sync_level|Add5~1\) # (GND)))
-- \cga_sync_level|Add5~3\ = CARRY((!\cga_sync_level|Add5~1\) # (!\cga_sync_level|peak_hi\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(1),
	datad => VCC,
	cin => \cga_sync_level|Add5~1\,
	combout => \cga_sync_level|Add5~2_combout\,
	cout => \cga_sync_level|Add5~3\);

-- Location: LCCOMB_X5_Y4_N2
\cga_sync_level|peak_hi~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~26_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(1)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|Add5~2_combout\,
	datac => \cga_sync_level|peak_hi\(1),
	datad => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|peak_hi~26_combout\);

-- Location: FF_X5_Y4_N3
\cga_sync_level|peak_hi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~26_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(1));

-- Location: LCCOMB_X4_Y4_N8
\cga_sync_level|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~4_combout\ = (\cga_sync_level|peak_hi\(2) & (\cga_sync_level|Add5~3\ $ (GND))) # (!\cga_sync_level|peak_hi\(2) & (!\cga_sync_level|Add5~3\ & VCC))
-- \cga_sync_level|Add5~5\ = CARRY((\cga_sync_level|peak_hi\(2) & !\cga_sync_level|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(2),
	datad => VCC,
	cin => \cga_sync_level|Add5~3\,
	combout => \cga_sync_level|Add5~4_combout\,
	cout => \cga_sync_level|Add5~5\);

-- Location: LCCOMB_X5_Y4_N12
\cga_sync_level|peak_hi~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~25_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(2))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(2),
	datad => \cga_sync_level|Add5~4_combout\,
	combout => \cga_sync_level|peak_hi~25_combout\);

-- Location: FF_X5_Y4_N13
\cga_sync_level|peak_hi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~25_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(2));

-- Location: LCCOMB_X4_Y4_N10
\cga_sync_level|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~6_combout\ = (\cga_sync_level|peak_hi\(3) & (!\cga_sync_level|Add5~5\)) # (!\cga_sync_level|peak_hi\(3) & ((\cga_sync_level|Add5~5\) # (GND)))
-- \cga_sync_level|Add5~7\ = CARRY((!\cga_sync_level|Add5~5\) # (!\cga_sync_level|peak_hi\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(3),
	datad => VCC,
	cin => \cga_sync_level|Add5~5\,
	combout => \cga_sync_level|Add5~6_combout\,
	cout => \cga_sync_level|Add5~7\);

-- Location: LCCOMB_X5_Y4_N22
\cga_sync_level|peak_hi~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~24_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(3))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(3),
	datad => \cga_sync_level|Add5~6_combout\,
	combout => \cga_sync_level|peak_hi~24_combout\);

-- Location: FF_X5_Y4_N23
\cga_sync_level|peak_hi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~24_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(3));

-- Location: LCCOMB_X4_Y4_N12
\cga_sync_level|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~8_combout\ = (\cga_sync_level|peak_hi\(4) & (\cga_sync_level|Add5~7\ $ (GND))) # (!\cga_sync_level|peak_hi\(4) & (!\cga_sync_level|Add5~7\ & VCC))
-- \cga_sync_level|Add5~9\ = CARRY((\cga_sync_level|peak_hi\(4) & !\cga_sync_level|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(4),
	datad => VCC,
	cin => \cga_sync_level|Add5~7\,
	combout => \cga_sync_level|Add5~8_combout\,
	cout => \cga_sync_level|Add5~9\);

-- Location: LCCOMB_X4_Y4_N2
\cga_sync_level|peak_hi~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~23_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(4))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_hi\(4),
	datad => \cga_sync_level|Add5~8_combout\,
	combout => \cga_sync_level|peak_hi~23_combout\);

-- Location: FF_X4_Y4_N3
\cga_sync_level|peak_hi[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~23_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(4));

-- Location: LCCOMB_X4_Y4_N14
\cga_sync_level|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~10_combout\ = (\cga_sync_level|peak_hi\(5) & (!\cga_sync_level|Add5~9\)) # (!\cga_sync_level|peak_hi\(5) & ((\cga_sync_level|Add5~9\) # (GND)))
-- \cga_sync_level|Add5~11\ = CARRY((!\cga_sync_level|Add5~9\) # (!\cga_sync_level|peak_hi\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(5),
	datad => VCC,
	cin => \cga_sync_level|Add5~9\,
	combout => \cga_sync_level|Add5~10_combout\,
	cout => \cga_sync_level|Add5~11\);

-- Location: LCCOMB_X4_Y4_N0
\cga_sync_level|peak_hi~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~22_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(5))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_hi\(5),
	datad => \cga_sync_level|Add5~10_combout\,
	combout => \cga_sync_level|peak_hi~22_combout\);

-- Location: FF_X4_Y4_N1
\cga_sync_level|peak_hi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~22_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(5));

-- Location: LCCOMB_X4_Y4_N16
\cga_sync_level|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~12_combout\ = (\cga_sync_level|peak_hi\(6) & (\cga_sync_level|Add5~11\ $ (GND))) # (!\cga_sync_level|peak_hi\(6) & (!\cga_sync_level|Add5~11\ & VCC))
-- \cga_sync_level|Add5~13\ = CARRY((\cga_sync_level|peak_hi\(6) & !\cga_sync_level|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(6),
	datad => VCC,
	cin => \cga_sync_level|Add5~11\,
	combout => \cga_sync_level|Add5~12_combout\,
	cout => \cga_sync_level|Add5~13\);

-- Location: LCCOMB_X3_Y4_N4
\cga_sync_level|peak_hi~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~21_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(6))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(6),
	datad => \cga_sync_level|Add5~12_combout\,
	combout => \cga_sync_level|peak_hi~21_combout\);

-- Location: FF_X3_Y4_N5
\cga_sync_level|peak_hi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~21_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(6));

-- Location: LCCOMB_X4_Y4_N18
\cga_sync_level|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~14_combout\ = (\cga_sync_level|peak_hi\(7) & (!\cga_sync_level|Add5~13\)) # (!\cga_sync_level|peak_hi\(7) & ((\cga_sync_level|Add5~13\) # (GND)))
-- \cga_sync_level|Add5~15\ = CARRY((!\cga_sync_level|Add5~13\) # (!\cga_sync_level|peak_hi\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(7),
	datad => VCC,
	cin => \cga_sync_level|Add5~13\,
	combout => \cga_sync_level|Add5~14_combout\,
	cout => \cga_sync_level|Add5~15\);

-- Location: LCCOMB_X3_Y4_N14
\cga_sync_level|peak_hi~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~20_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(7))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(7),
	datad => \cga_sync_level|Add5~14_combout\,
	combout => \cga_sync_level|peak_hi~20_combout\);

-- Location: FF_X3_Y4_N15
\cga_sync_level|peak_hi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~20_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(7));

-- Location: LCCOMB_X4_Y4_N20
\cga_sync_level|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~16_combout\ = (\cga_sync_level|peak_hi\(8) & (\cga_sync_level|Add5~15\ $ (GND))) # (!\cga_sync_level|peak_hi\(8) & (!\cga_sync_level|Add5~15\ & VCC))
-- \cga_sync_level|Add5~17\ = CARRY((\cga_sync_level|peak_hi\(8) & !\cga_sync_level|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(8),
	datad => VCC,
	cin => \cga_sync_level|Add5~15\,
	combout => \cga_sync_level|Add5~16_combout\,
	cout => \cga_sync_level|Add5~17\);

-- Location: LCCOMB_X3_Y4_N12
\cga_sync_level|peak_hi~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~19_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(8)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add5~16_combout\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(8),
	datad => \cga_sync_level|vchange~q\,
	combout => \cga_sync_level|peak_hi~19_combout\);

-- Location: FF_X3_Y4_N13
\cga_sync_level|peak_hi[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~19_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(8));

-- Location: LCCOMB_X4_Y4_N22
\cga_sync_level|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~18_combout\ = (\cga_sync_level|peak_hi\(9) & (!\cga_sync_level|Add5~17\)) # (!\cga_sync_level|peak_hi\(9) & ((\cga_sync_level|Add5~17\) # (GND)))
-- \cga_sync_level|Add5~19\ = CARRY((!\cga_sync_level|Add5~17\) # (!\cga_sync_level|peak_hi\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(9),
	datad => VCC,
	cin => \cga_sync_level|Add5~17\,
	combout => \cga_sync_level|Add5~18_combout\,
	cout => \cga_sync_level|Add5~19\);

-- Location: LCCOMB_X3_Y4_N28
\cga_sync_level|peak_hi~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~18_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(9))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(9),
	datad => \cga_sync_level|Add5~18_combout\,
	combout => \cga_sync_level|peak_hi~18_combout\);

-- Location: FF_X3_Y4_N29
\cga_sync_level|peak_hi[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~18_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(9));

-- Location: LCCOMB_X4_Y4_N24
\cga_sync_level|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~20_combout\ = (\cga_sync_level|peak_hi\(10) & (\cga_sync_level|Add5~19\ $ (GND))) # (!\cga_sync_level|peak_hi\(10) & (!\cga_sync_level|Add5~19\ & VCC))
-- \cga_sync_level|Add5~21\ = CARRY((\cga_sync_level|peak_hi\(10) & !\cga_sync_level|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(10),
	datad => VCC,
	cin => \cga_sync_level|Add5~19\,
	combout => \cga_sync_level|Add5~20_combout\,
	cout => \cga_sync_level|Add5~21\);

-- Location: LCCOMB_X3_Y4_N16
\cga_sync_level|peak_hi~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~17_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(10))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(10),
	datad => \cga_sync_level|Add5~20_combout\,
	combout => \cga_sync_level|peak_hi~17_combout\);

-- Location: FF_X3_Y4_N17
\cga_sync_level|peak_hi[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~17_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(10));

-- Location: LCCOMB_X4_Y4_N26
\cga_sync_level|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~22_combout\ = (\cga_sync_level|peak_hi\(11) & (!\cga_sync_level|Add5~21\)) # (!\cga_sync_level|peak_hi\(11) & ((\cga_sync_level|Add5~21\) # (GND)))
-- \cga_sync_level|Add5~23\ = CARRY((!\cga_sync_level|Add5~21\) # (!\cga_sync_level|peak_hi\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(11),
	datad => VCC,
	cin => \cga_sync_level|Add5~21\,
	combout => \cga_sync_level|Add5~22_combout\,
	cout => \cga_sync_level|Add5~23\);

-- Location: LCCOMB_X5_Y4_N6
\cga_sync_level|peak_hi~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~16_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(11)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add5~22_combout\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(11),
	datad => \cga_sync_level|vchange~q\,
	combout => \cga_sync_level|peak_hi~16_combout\);

-- Location: FF_X5_Y4_N7
\cga_sync_level|peak_hi[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~16_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(11));

-- Location: LCCOMB_X4_Y4_N28
\cga_sync_level|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~24_combout\ = (\cga_sync_level|peak_hi\(12) & (\cga_sync_level|Add5~23\ $ (GND))) # (!\cga_sync_level|peak_hi\(12) & (!\cga_sync_level|Add5~23\ & VCC))
-- \cga_sync_level|Add5~25\ = CARRY((\cga_sync_level|peak_hi\(12) & !\cga_sync_level|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(12),
	datad => VCC,
	cin => \cga_sync_level|Add5~23\,
	combout => \cga_sync_level|Add5~24_combout\,
	cout => \cga_sync_level|Add5~25\);

-- Location: LCCOMB_X3_Y4_N10
\cga_sync_level|peak_hi~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~15_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(12))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(12),
	datad => \cga_sync_level|Add5~24_combout\,
	combout => \cga_sync_level|peak_hi~15_combout\);

-- Location: FF_X3_Y4_N11
\cga_sync_level|peak_hi[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~15_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(12));

-- Location: LCCOMB_X4_Y4_N30
\cga_sync_level|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~26_combout\ = (\cga_sync_level|peak_hi\(13) & (!\cga_sync_level|Add5~25\)) # (!\cga_sync_level|peak_hi\(13) & ((\cga_sync_level|Add5~25\) # (GND)))
-- \cga_sync_level|Add5~27\ = CARRY((!\cga_sync_level|Add5~25\) # (!\cga_sync_level|peak_hi\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(13),
	datad => VCC,
	cin => \cga_sync_level|Add5~25\,
	combout => \cga_sync_level|Add5~26_combout\,
	cout => \cga_sync_level|Add5~27\);

-- Location: LCCOMB_X5_Y3_N24
\cga_sync_level|peak_hi~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~14_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(13))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(13),
	datad => \cga_sync_level|Add5~26_combout\,
	combout => \cga_sync_level|peak_hi~14_combout\);

-- Location: FF_X5_Y3_N25
\cga_sync_level|peak_hi[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~14_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(13));

-- Location: LCCOMB_X4_Y3_N0
\cga_sync_level|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~28_combout\ = (\cga_sync_level|peak_hi\(14) & (\cga_sync_level|Add5~27\ $ (GND))) # (!\cga_sync_level|peak_hi\(14) & (!\cga_sync_level|Add5~27\ & VCC))
-- \cga_sync_level|Add5~29\ = CARRY((\cga_sync_level|peak_hi\(14) & !\cga_sync_level|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(14),
	datad => VCC,
	cin => \cga_sync_level|Add5~27\,
	combout => \cga_sync_level|Add5~28_combout\,
	cout => \cga_sync_level|Add5~29\);

-- Location: LCCOMB_X3_Y4_N30
\cga_sync_level|peak_hi~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~13_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(14))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(14),
	datad => \cga_sync_level|Add5~28_combout\,
	combout => \cga_sync_level|peak_hi~13_combout\);

-- Location: FF_X3_Y4_N31
\cga_sync_level|peak_hi[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~13_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(14));

-- Location: LCCOMB_X4_Y3_N2
\cga_sync_level|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~30_combout\ = (\cga_sync_level|peak_hi\(15) & (!\cga_sync_level|Add5~29\)) # (!\cga_sync_level|peak_hi\(15) & ((\cga_sync_level|Add5~29\) # (GND)))
-- \cga_sync_level|Add5~31\ = CARRY((!\cga_sync_level|Add5~29\) # (!\cga_sync_level|peak_hi\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(15),
	datad => VCC,
	cin => \cga_sync_level|Add5~29\,
	combout => \cga_sync_level|Add5~30_combout\,
	cout => \cga_sync_level|Add5~31\);

-- Location: LCCOMB_X5_Y3_N18
\cga_sync_level|peak_hi~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~12_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(15))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(15),
	datad => \cga_sync_level|Add5~30_combout\,
	combout => \cga_sync_level|peak_hi~12_combout\);

-- Location: FF_X5_Y3_N19
\cga_sync_level|peak_hi[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~12_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(15));

-- Location: LCCOMB_X4_Y3_N4
\cga_sync_level|Add5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~32_combout\ = (\cga_sync_level|peak_hi\(16) & (\cga_sync_level|Add5~31\ $ (GND))) # (!\cga_sync_level|peak_hi\(16) & (!\cga_sync_level|Add5~31\ & VCC))
-- \cga_sync_level|Add5~33\ = CARRY((\cga_sync_level|peak_hi\(16) & !\cga_sync_level|Add5~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(16),
	datad => VCC,
	cin => \cga_sync_level|Add5~31\,
	combout => \cga_sync_level|Add5~32_combout\,
	cout => \cga_sync_level|Add5~33\);

-- Location: LCCOMB_X3_Y3_N12
\cga_sync_level|peak_hi~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~11_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(16))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(27),
	datab => \cga_sync_level|vchange~q\,
	datac => \cga_sync_level|peak_hi\(16),
	datad => \cga_sync_level|Add5~32_combout\,
	combout => \cga_sync_level|peak_hi~11_combout\);

-- Location: FF_X3_Y3_N13
\cga_sync_level|peak_hi[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~11_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(16));

-- Location: LCCOMB_X4_Y3_N6
\cga_sync_level|Add5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~34_combout\ = (\cga_sync_level|peak_hi\(17) & (!\cga_sync_level|Add5~33\)) # (!\cga_sync_level|peak_hi\(17) & ((\cga_sync_level|Add5~33\) # (GND)))
-- \cga_sync_level|Add5~35\ = CARRY((!\cga_sync_level|Add5~33\) # (!\cga_sync_level|peak_hi\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(17),
	datad => VCC,
	cin => \cga_sync_level|Add5~33\,
	combout => \cga_sync_level|Add5~34_combout\,
	cout => \cga_sync_level|Add5~35\);

-- Location: LCCOMB_X3_Y4_N20
\cga_sync_level|peak_hi~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~10_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(17)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|Add5~34_combout\,
	datac => \cga_sync_level|peak_hi\(17),
	datad => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|peak_hi~10_combout\);

-- Location: FF_X3_Y4_N21
\cga_sync_level|peak_hi[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~10_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(17));

-- Location: LCCOMB_X4_Y3_N8
\cga_sync_level|Add5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~36_combout\ = (\cga_sync_level|peak_hi\(18) & (\cga_sync_level|Add5~35\ $ (GND))) # (!\cga_sync_level|peak_hi\(18) & (!\cga_sync_level|Add5~35\ & VCC))
-- \cga_sync_level|Add5~37\ = CARRY((\cga_sync_level|peak_hi\(18) & !\cga_sync_level|Add5~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(18),
	datad => VCC,
	cin => \cga_sync_level|Add5~35\,
	combout => \cga_sync_level|Add5~36_combout\,
	cout => \cga_sync_level|Add5~37\);

-- Location: LCCOMB_X5_Y3_N2
\cga_sync_level|peak_hi~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~9_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(18))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(18),
	datad => \cga_sync_level|Add5~36_combout\,
	combout => \cga_sync_level|peak_hi~9_combout\);

-- Location: FF_X5_Y3_N3
\cga_sync_level|peak_hi[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~9_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(18));

-- Location: LCCOMB_X4_Y3_N10
\cga_sync_level|Add5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~38_combout\ = (\cga_sync_level|peak_hi\(19) & (!\cga_sync_level|Add5~37\)) # (!\cga_sync_level|peak_hi\(19) & ((\cga_sync_level|Add5~37\) # (GND)))
-- \cga_sync_level|Add5~39\ = CARRY((!\cga_sync_level|Add5~37\) # (!\cga_sync_level|peak_hi\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(19),
	datad => VCC,
	cin => \cga_sync_level|Add5~37\,
	combout => \cga_sync_level|Add5~38_combout\,
	cout => \cga_sync_level|Add5~39\);

-- Location: LCCOMB_X5_Y4_N30
\cga_sync_level|peak_hi~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~8_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(19))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(19),
	datad => \cga_sync_level|Add5~38_combout\,
	combout => \cga_sync_level|peak_hi~8_combout\);

-- Location: FF_X5_Y4_N31
\cga_sync_level|peak_hi[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~8_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(19));

-- Location: LCCOMB_X4_Y3_N12
\cga_sync_level|Add5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~40_combout\ = (\cga_sync_level|peak_hi\(20) & (\cga_sync_level|Add5~39\ $ (GND))) # (!\cga_sync_level|peak_hi\(20) & (!\cga_sync_level|Add5~39\ & VCC))
-- \cga_sync_level|Add5~41\ = CARRY((\cga_sync_level|peak_hi\(20) & !\cga_sync_level|Add5~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(20),
	datad => VCC,
	cin => \cga_sync_level|Add5~39\,
	combout => \cga_sync_level|Add5~40_combout\,
	cout => \cga_sync_level|Add5~41\);

-- Location: LCCOMB_X5_Y3_N12
\cga_sync_level|peak_hi~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~7_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(20))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(20),
	datad => \cga_sync_level|Add5~40_combout\,
	combout => \cga_sync_level|peak_hi~7_combout\);

-- Location: FF_X5_Y3_N13
\cga_sync_level|peak_hi[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~7_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(20));

-- Location: LCCOMB_X4_Y3_N14
\cga_sync_level|Add5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~42_combout\ = (\cga_sync_level|peak_hi\(21) & (!\cga_sync_level|Add5~41\)) # (!\cga_sync_level|peak_hi\(21) & ((\cga_sync_level|Add5~41\) # (GND)))
-- \cga_sync_level|Add5~43\ = CARRY((!\cga_sync_level|Add5~41\) # (!\cga_sync_level|peak_hi\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(21),
	datad => VCC,
	cin => \cga_sync_level|Add5~41\,
	combout => \cga_sync_level|Add5~42_combout\,
	cout => \cga_sync_level|Add5~43\);

-- Location: LCCOMB_X5_Y3_N22
\cga_sync_level|peak_hi~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~6_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(21))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(21),
	datad => \cga_sync_level|Add5~42_combout\,
	combout => \cga_sync_level|peak_hi~6_combout\);

-- Location: FF_X5_Y3_N23
\cga_sync_level|peak_hi[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~6_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(21));

-- Location: LCCOMB_X4_Y3_N16
\cga_sync_level|Add5~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~44_combout\ = (\cga_sync_level|peak_hi\(22) & (\cga_sync_level|Add5~43\ $ (GND))) # (!\cga_sync_level|peak_hi\(22) & (!\cga_sync_level|Add5~43\ & VCC))
-- \cga_sync_level|Add5~45\ = CARRY((\cga_sync_level|peak_hi\(22) & !\cga_sync_level|Add5~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(22),
	datad => VCC,
	cin => \cga_sync_level|Add5~43\,
	combout => \cga_sync_level|Add5~44_combout\,
	cout => \cga_sync_level|Add5~45\);

-- Location: LCCOMB_X5_Y4_N26
\cga_sync_level|peak_hi~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~5_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(22))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(22),
	datad => \cga_sync_level|Add5~44_combout\,
	combout => \cga_sync_level|peak_hi~5_combout\);

-- Location: FF_X5_Y4_N27
\cga_sync_level|peak_hi[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~5_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(22));

-- Location: LCCOMB_X4_Y3_N18
\cga_sync_level|Add5~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~46_combout\ = (\cga_sync_level|peak_hi\(23) & (!\cga_sync_level|Add5~45\)) # (!\cga_sync_level|peak_hi\(23) & ((\cga_sync_level|Add5~45\) # (GND)))
-- \cga_sync_level|Add5~47\ = CARRY((!\cga_sync_level|Add5~45\) # (!\cga_sync_level|peak_hi\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(23),
	datad => VCC,
	cin => \cga_sync_level|Add5~45\,
	combout => \cga_sync_level|Add5~46_combout\,
	cout => \cga_sync_level|Add5~47\);

-- Location: LCCOMB_X5_Y3_N10
\cga_sync_level|peak_hi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~4_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(23))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(23),
	datad => \cga_sync_level|Add5~46_combout\,
	combout => \cga_sync_level|peak_hi~4_combout\);

-- Location: FF_X5_Y3_N11
\cga_sync_level|peak_hi[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~4_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(23));

-- Location: LCCOMB_X4_Y3_N20
\cga_sync_level|Add5~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~48_combout\ = (\cga_sync_level|peak_hi\(24) & (\cga_sync_level|Add5~47\ $ (GND))) # (!\cga_sync_level|peak_hi\(24) & (!\cga_sync_level|Add5~47\ & VCC))
-- \cga_sync_level|Add5~49\ = CARRY((\cga_sync_level|peak_hi\(24) & !\cga_sync_level|Add5~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(24),
	datad => VCC,
	cin => \cga_sync_level|Add5~47\,
	combout => \cga_sync_level|Add5~48_combout\,
	cout => \cga_sync_level|Add5~49\);

-- Location: LCCOMB_X5_Y4_N20
\cga_sync_level|peak_hi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~3_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(24))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(24),
	datad => \cga_sync_level|Add5~48_combout\,
	combout => \cga_sync_level|peak_hi~3_combout\);

-- Location: FF_X5_Y4_N21
\cga_sync_level|peak_hi[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~3_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(24));

-- Location: LCCOMB_X4_Y3_N22
\cga_sync_level|Add5~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~50_combout\ = (\cga_sync_level|peak_hi\(25) & (!\cga_sync_level|Add5~49\)) # (!\cga_sync_level|peak_hi\(25) & ((\cga_sync_level|Add5~49\) # (GND)))
-- \cga_sync_level|Add5~51\ = CARRY((!\cga_sync_level|Add5~49\) # (!\cga_sync_level|peak_hi\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(25),
	datad => VCC,
	cin => \cga_sync_level|Add5~49\,
	combout => \cga_sync_level|Add5~50_combout\,
	cout => \cga_sync_level|Add5~51\);

-- Location: LCCOMB_X5_Y3_N20
\cga_sync_level|peak_hi~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~2_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(25))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(25),
	datad => \cga_sync_level|Add5~50_combout\,
	combout => \cga_sync_level|peak_hi~2_combout\);

-- Location: FF_X5_Y3_N21
\cga_sync_level|peak_hi[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~2_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(25));

-- Location: LCCOMB_X4_Y3_N24
\cga_sync_level|Add5~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~52_combout\ = (\cga_sync_level|peak_hi\(26) & (\cga_sync_level|Add5~51\ $ (GND))) # (!\cga_sync_level|peak_hi\(26) & (!\cga_sync_level|Add5~51\ & VCC))
-- \cga_sync_level|Add5~53\ = CARRY((\cga_sync_level|peak_hi\(26) & !\cga_sync_level|Add5~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(26),
	datad => VCC,
	cin => \cga_sync_level|Add5~51\,
	combout => \cga_sync_level|Add5~52_combout\,
	cout => \cga_sync_level|Add5~53\);

-- Location: LCCOMB_X4_Y3_N30
\cga_sync_level|peak_hi~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|peak_hi~1_combout\ = (!\cga_sync_level|vchange~q\ & ((\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(26))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vchange~q\,
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(26),
	datad => \cga_sync_level|Add5~52_combout\,
	combout => \cga_sync_level|peak_hi~1_combout\);

-- Location: FF_X4_Y3_N31
\cga_sync_level|peak_hi[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|peak_hi~1_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|peak_hi\(26));

-- Location: LCCOMB_X4_Y3_N26
\cga_sync_level|Add5~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~54_combout\ = \cga_sync_level|Add5~53\ $ (\cga_sync_level|peak_hi\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cga_sync_level|peak_hi\(27),
	cin => \cga_sync_level|Add5~53\,
	combout => \cga_sync_level|Add5~54_combout\);

-- Location: LCCOMB_X5_Y3_N8
\cga_sync_level|Add5~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~56_combout\ = (\cga_sync_level|Add5~54_combout\) # (\cga_sync_level|peak_hi\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sync_level|Add5~54_combout\,
	datad => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|Add5~56_combout\);

-- Location: LCCOMB_X3_Y3_N0
\cga_sync_level|vsync_hi[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|vsync_hi[7]~0_combout\ = (\V~input_o\ & \cga_sync_level|vchange~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \V~input_o\,
	datad => \cga_sync_level|vchange~q\,
	combout => \cga_sync_level|vsync_hi[7]~0_combout\);

-- Location: FF_X5_Y3_N9
\cga_sync_level|vsync_hi[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~56_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(27));

-- Location: LCCOMB_X1_Y5_N6
\cga_sync_level|Add4~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~57_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(26))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(26),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~52_combout\,
	combout => \cga_sync_level|Add4~57_combout\);

-- Location: FF_X1_Y5_N7
\cga_sync_level|vsync_lo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~57_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(26));

-- Location: LCCOMB_X4_Y3_N28
\cga_sync_level|Add5~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~57_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(26))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(26),
	datab => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~52_combout\,
	combout => \cga_sync_level|Add5~57_combout\);

-- Location: FF_X4_Y3_N29
\cga_sync_level|vsync_hi[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~57_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(26));

-- Location: LCCOMB_X1_Y5_N0
\cga_sync_level|Add4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~58_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(25))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(25),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~50_combout\,
	combout => \cga_sync_level|Add4~58_combout\);

-- Location: FF_X1_Y5_N1
\cga_sync_level|vsync_lo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~58_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(25));

-- Location: LCCOMB_X5_Y3_N14
\cga_sync_level|Add5~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~58_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(25))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(25),
	datac => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~50_combout\,
	combout => \cga_sync_level|Add5~58_combout\);

-- Location: FF_X5_Y3_N15
\cga_sync_level|vsync_hi[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~58_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(25));

-- Location: LCCOMB_X1_Y5_N10
\cga_sync_level|Add4~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~59_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(24))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(24),
	datac => \cga_sync_level|Add4~48_combout\,
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|Add4~59_combout\);

-- Location: FF_X1_Y5_N11
\cga_sync_level|vsync_lo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~59_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(24));

-- Location: LCCOMB_X5_Y4_N0
\cga_sync_level|Add5~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~59_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(24))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(24),
	datac => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~48_combout\,
	combout => \cga_sync_level|Add5~59_combout\);

-- Location: FF_X5_Y4_N1
\cga_sync_level|vsync_hi[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~59_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(24));

-- Location: LCCOMB_X2_Y5_N28
\cga_sync_level|Add4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~60_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(23))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(23),
	datab => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~46_combout\,
	combout => \cga_sync_level|Add4~60_combout\);

-- Location: FF_X2_Y5_N29
\cga_sync_level|vsync_lo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~60_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(23));

-- Location: LCCOMB_X5_Y3_N0
\cga_sync_level|Add5~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~60_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(23))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(23),
	datab => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~46_combout\,
	combout => \cga_sync_level|Add5~60_combout\);

-- Location: FF_X5_Y3_N1
\cga_sync_level|vsync_hi[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~60_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(23));

-- Location: LCCOMB_X1_Y5_N30
\cga_sync_level|Add4~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~61_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(22))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(22),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~44_combout\,
	combout => \cga_sync_level|Add4~61_combout\);

-- Location: FF_X1_Y5_N31
\cga_sync_level|vsync_lo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~61_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(22));

-- Location: LCCOMB_X5_Y4_N4
\cga_sync_level|Add5~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~61_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(22))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(22),
	datab => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~44_combout\,
	combout => \cga_sync_level|Add5~61_combout\);

-- Location: FF_X5_Y4_N5
\cga_sync_level|vsync_hi[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~61_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(22));

-- Location: LCCOMB_X5_Y3_N30
\cga_sync_level|Add5~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~62_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(21))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(21),
	datab => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~42_combout\,
	combout => \cga_sync_level|Add5~62_combout\);

-- Location: FF_X5_Y3_N31
\cga_sync_level|vsync_hi[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~62_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(21));

-- Location: LCCOMB_X1_Y5_N4
\cga_sync_level|Add4~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~62_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(21))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datab => \cga_sync_level|peak_lo\(21),
	datac => \cga_sync_level|Add4~42_combout\,
	combout => \cga_sync_level|Add4~62_combout\);

-- Location: FF_X1_Y5_N5
\cga_sync_level|vsync_lo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~62_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(21));

-- Location: LCCOMB_X5_Y3_N28
\cga_sync_level|Add5~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~63_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(20))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(20),
	datab => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~40_combout\,
	combout => \cga_sync_level|Add5~63_combout\);

-- Location: FF_X5_Y3_N29
\cga_sync_level|vsync_hi[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~63_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(20));

-- Location: LCCOMB_X1_Y5_N20
\cga_sync_level|Add4~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~63_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(20))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(20),
	datac => \cga_sync_level|Add4~40_combout\,
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|Add4~63_combout\);

-- Location: FF_X1_Y5_N21
\cga_sync_level|vsync_lo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~63_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(20));

-- Location: LCCOMB_X1_Y5_N14
\cga_sync_level|Add4~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~64_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(19))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(19),
	datac => \cga_sync_level|Add4~38_combout\,
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|Add4~64_combout\);

-- Location: FF_X1_Y5_N15
\cga_sync_level|vsync_lo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~64_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(19));

-- Location: LCCOMB_X5_Y4_N16
\cga_sync_level|Add5~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~64_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(19))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(19),
	datab => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~38_combout\,
	combout => \cga_sync_level|Add5~64_combout\);

-- Location: FF_X5_Y4_N17
\cga_sync_level|vsync_hi[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~64_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(19));

-- Location: LCCOMB_X3_Y5_N12
\cga_sync_level|Add4~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~65_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(18))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(18),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~36_combout\,
	combout => \cga_sync_level|Add4~65_combout\);

-- Location: FF_X3_Y5_N13
\cga_sync_level|vsync_lo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~65_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(18));

-- Location: LCCOMB_X5_Y3_N4
\cga_sync_level|Add5~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~65_combout\ = (\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(18)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add5~36_combout\,
	datab => \cga_sync_level|peak_hi\(18),
	datad => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|Add5~65_combout\);

-- Location: FF_X5_Y3_N5
\cga_sync_level|vsync_hi[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~65_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(18));

-- Location: LCCOMB_X3_Y4_N8
\cga_sync_level|Add5~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~66_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(17))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(17),
	datac => \cga_sync_level|Add5~34_combout\,
	datad => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|Add5~66_combout\);

-- Location: FF_X3_Y4_N9
\cga_sync_level|vsync_hi[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~66_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(17));

-- Location: LCCOMB_X3_Y5_N6
\cga_sync_level|Add4~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~66_combout\ = (\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(17)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|Add4~34_combout\,
	datad => \cga_sync_level|peak_lo\(17),
	combout => \cga_sync_level|Add4~66_combout\);

-- Location: FF_X3_Y5_N7
\cga_sync_level|vsync_lo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~66_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(17));

-- Location: LCCOMB_X4_Y5_N30
\cga_sync_level|Add5~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~67_combout\ = (\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(16)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|Add5~32_combout\,
	datad => \cga_sync_level|peak_hi\(16),
	combout => \cga_sync_level|Add5~67_combout\);

-- Location: FF_X4_Y5_N31
\cga_sync_level|vsync_hi[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~67_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(16));

-- Location: LCCOMB_X3_Y5_N28
\cga_sync_level|Add4~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~67_combout\ = (\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(16)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|Add4~32_combout\,
	datad => \cga_sync_level|peak_lo\(16),
	combout => \cga_sync_level|Add4~67_combout\);

-- Location: FF_X3_Y5_N29
\cga_sync_level|vsync_lo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~67_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(16));

-- Location: LCCOMB_X3_Y5_N14
\cga_sync_level|Add4~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~68_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(15))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(15),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~30_combout\,
	combout => \cga_sync_level|Add4~68_combout\);

-- Location: FF_X3_Y5_N15
\cga_sync_level|vsync_lo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~68_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(15));

-- Location: LCCOMB_X5_Y3_N16
\cga_sync_level|Add5~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~68_combout\ = (\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(15)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add5~30_combout\,
	datab => \cga_sync_level|peak_hi\(15),
	datad => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|Add5~68_combout\);

-- Location: FF_X5_Y3_N17
\cga_sync_level|vsync_hi[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~68_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(15));

-- Location: LCCOMB_X3_Y4_N24
\cga_sync_level|Add5~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~69_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(14))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(14),
	datac => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~28_combout\,
	combout => \cga_sync_level|Add5~69_combout\);

-- Location: FF_X3_Y4_N25
\cga_sync_level|vsync_hi[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~69_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(14));

-- Location: LCCOMB_X3_Y5_N24
\cga_sync_level|Add4~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~69_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(14))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(14),
	datac => \cga_sync_level|Add4~28_combout\,
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|Add4~69_combout\);

-- Location: FF_X3_Y5_N25
\cga_sync_level|vsync_lo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~69_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(14));

-- Location: LCCOMB_X5_Y3_N6
\cga_sync_level|Add5~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~70_combout\ = (\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(13)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add5~26_combout\,
	datab => \cga_sync_level|peak_hi\(13),
	datad => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|Add5~70_combout\);

-- Location: FF_X5_Y3_N7
\cga_sync_level|vsync_hi[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~70_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(13));

-- Location: LCCOMB_X3_Y6_N28
\cga_sync_level|Add4~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~70_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(13))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(13),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~26_combout\,
	combout => \cga_sync_level|Add4~70_combout\);

-- Location: FF_X3_Y6_N29
\cga_sync_level|vsync_lo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~70_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(13));

-- Location: LCCOMB_X3_Y4_N18
\cga_sync_level|Add5~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~71_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(12))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(12),
	datac => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~24_combout\,
	combout => \cga_sync_level|Add5~71_combout\);

-- Location: FF_X3_Y4_N19
\cga_sync_level|vsync_hi[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~71_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(12));

-- Location: LCCOMB_X3_Y5_N2
\cga_sync_level|Add4~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~71_combout\ = (\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(12)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add4~24_combout\,
	datab => \cga_sync_level|peak_lo\(12),
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|Add4~71_combout\);

-- Location: FF_X3_Y5_N3
\cga_sync_level|vsync_lo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~71_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(12));

-- Location: LCCOMB_X3_Y6_N8
\cga_sync_level|Add4~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~72_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(11))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(11),
	datac => \cga_sync_level|Add4~22_combout\,
	datad => \cga_sync_level|peak_lo\(27),
	combout => \cga_sync_level|Add4~72_combout\);

-- Location: FF_X3_Y6_N9
\cga_sync_level|vsync_lo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~72_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(11));

-- Location: LCCOMB_X5_Y4_N28
\cga_sync_level|Add5~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~72_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(11))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(11),
	datac => \cga_sync_level|Add5~22_combout\,
	datad => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|Add5~72_combout\);

-- Location: FF_X5_Y4_N29
\cga_sync_level|vsync_hi[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~72_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(11));

-- Location: LCCOMB_X3_Y5_N22
\cga_sync_level|Add4~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~73_combout\ = (\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(10)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add4~20_combout\,
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|peak_lo\(10),
	combout => \cga_sync_level|Add4~73_combout\);

-- Location: FF_X3_Y5_N23
\cga_sync_level|vsync_lo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~73_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(10));

-- Location: LCCOMB_X3_Y4_N22
\cga_sync_level|Add5~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~73_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(10))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(10),
	datac => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~20_combout\,
	combout => \cga_sync_level|Add5~73_combout\);

-- Location: FF_X3_Y4_N23
\cga_sync_level|vsync_hi[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~73_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(10));

-- Location: LCCOMB_X3_Y4_N0
\cga_sync_level|Add5~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~74_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(9))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(9),
	datac => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~18_combout\,
	combout => \cga_sync_level|Add5~74_combout\);

-- Location: FF_X3_Y4_N1
\cga_sync_level|vsync_hi[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~74_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(9));

-- Location: LCCOMB_X1_Y6_N14
\cga_sync_level|Add4~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~74_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(9))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(9),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~18_combout\,
	combout => \cga_sync_level|Add4~74_combout\);

-- Location: FF_X1_Y6_N15
\cga_sync_level|vsync_lo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~74_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(9));

-- Location: LCCOMB_X3_Y4_N26
\cga_sync_level|Add5~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~75_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(8))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(8),
	datac => \cga_sync_level|Add5~16_combout\,
	datad => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|Add5~75_combout\);

-- Location: FF_X3_Y4_N27
\cga_sync_level|vsync_hi[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~75_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(8));

-- Location: LCCOMB_X3_Y6_N24
\cga_sync_level|Add4~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~75_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(8))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(8),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~16_combout\,
	combout => \cga_sync_level|Add4~75_combout\);

-- Location: FF_X3_Y6_N25
\cga_sync_level|vsync_lo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~75_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(8));

-- Location: LCCOMB_X3_Y4_N6
\cga_sync_level|Add5~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~76_combout\ = (\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(7)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|Add5~14_combout\,
	datac => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|peak_hi\(7),
	combout => \cga_sync_level|Add5~76_combout\);

-- Location: FF_X3_Y4_N7
\cga_sync_level|vsync_hi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~76_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(7));

-- Location: LCCOMB_X3_Y6_N22
\cga_sync_level|Add4~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~76_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(7))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(7),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~14_combout\,
	combout => \cga_sync_level|Add4~76_combout\);

-- Location: FF_X3_Y6_N23
\cga_sync_level|vsync_lo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~76_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(7));

-- Location: LCCOMB_X3_Y4_N2
\cga_sync_level|Add5~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~77_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(6))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(6),
	datac => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~12_combout\,
	combout => \cga_sync_level|Add5~77_combout\);

-- Location: FF_X3_Y4_N3
\cga_sync_level|vsync_hi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~77_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(6));

-- Location: LCCOMB_X3_Y6_N30
\cga_sync_level|Add4~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~77_combout\ = (\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(6)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|Add4~12_combout\,
	datad => \cga_sync_level|peak_lo\(6),
	combout => \cga_sync_level|Add4~77_combout\);

-- Location: FF_X3_Y6_N31
\cga_sync_level|vsync_lo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~77_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(6));

-- Location: LCCOMB_X3_Y6_N12
\cga_sync_level|Add4~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~78_combout\ = (\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(5)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add4~10_combout\,
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|peak_lo\(5),
	combout => \cga_sync_level|Add4~78_combout\);

-- Location: FF_X3_Y6_N13
\cga_sync_level|vsync_lo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~78_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(5));

-- Location: LCCOMB_X4_Y6_N0
\cga_sync_level|Add5~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~78_combout\ = (\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(5)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Add5~10_combout\,
	datab => \cga_sync_level|peak_hi\(5),
	datac => \cga_sync_level|peak_hi\(27),
	combout => \cga_sync_level|Add5~78_combout\);

-- Location: FF_X4_Y6_N1
\cga_sync_level|vsync_hi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~78_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(5));

-- Location: LCCOMB_X3_Y6_N16
\cga_sync_level|Add4~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~79_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(4))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(4),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~8_combout\,
	combout => \cga_sync_level|Add4~79_combout\);

-- Location: FF_X3_Y6_N17
\cga_sync_level|vsync_lo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~79_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(4));

-- Location: LCCOMB_X4_Y6_N2
\cga_sync_level|Add5~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~79_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(4))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(4),
	datad => \cga_sync_level|Add5~8_combout\,
	combout => \cga_sync_level|Add5~79_combout\);

-- Location: FF_X4_Y6_N3
\cga_sync_level|vsync_hi[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add5~79_combout\,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(4));

-- Location: LCCOMB_X5_Y4_N8
\cga_sync_level|Add5~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~80_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(3))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|peak_hi\(3),
	datad => \cga_sync_level|Add5~6_combout\,
	combout => \cga_sync_level|Add5~80_combout\);

-- Location: FF_X4_Y6_N11
\cga_sync_level|vsync_hi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_sync_level|Add5~80_combout\,
	sload => VCC,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(3));

-- Location: LCCOMB_X3_Y6_N18
\cga_sync_level|Add4~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~80_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(3))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|peak_lo\(3),
	datad => \cga_sync_level|Add4~6_combout\,
	combout => \cga_sync_level|Add4~80_combout\);

-- Location: FF_X3_Y6_N19
\cga_sync_level|vsync_lo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~80_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(3));

-- Location: LCCOMB_X3_Y6_N10
\cga_sync_level|Add4~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~81_combout\ = (\cga_sync_level|peak_lo\(27) & (\cga_sync_level|peak_lo\(2))) # (!\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|Add4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_lo\(2),
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|Add4~4_combout\,
	combout => \cga_sync_level|Add4~81_combout\);

-- Location: FF_X3_Y6_N11
\cga_sync_level|vsync_lo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|Add4~81_combout\,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(2));

-- Location: LCCOMB_X5_Y4_N14
\cga_sync_level|Add5~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~81_combout\ = (\cga_sync_level|peak_hi\(27) & (\cga_sync_level|peak_hi\(2))) # (!\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_hi\(2),
	datab => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|Add5~4_combout\,
	combout => \cga_sync_level|Add5~81_combout\);

-- Location: FF_X4_Y6_N25
\cga_sync_level|vsync_hi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_sync_level|Add5~81_combout\,
	sload => VCC,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(2));

-- Location: LCCOMB_X3_Y5_N18
\cga_sync_level|Add4~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~82_combout\ = (\cga_sync_level|peak_lo\(27) & ((\cga_sync_level|peak_lo\(1)))) # (!\cga_sync_level|peak_lo\(27) & (\cga_sync_level|Add4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|peak_lo\(27),
	datac => \cga_sync_level|Add4~2_combout\,
	datad => \cga_sync_level|peak_lo\(1),
	combout => \cga_sync_level|Add4~82_combout\);

-- Location: FF_X4_Y6_N7
\cga_sync_level|vsync_lo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_sync_level|Add4~82_combout\,
	sload => VCC,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(1));

-- Location: LCCOMB_X5_Y4_N24
\cga_sync_level|Add5~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~82_combout\ = (\cga_sync_level|peak_hi\(27) & ((\cga_sync_level|peak_hi\(1)))) # (!\cga_sync_level|peak_hi\(27) & (\cga_sync_level|Add5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|peak_hi\(27),
	datac => \cga_sync_level|Add5~2_combout\,
	datad => \cga_sync_level|peak_hi\(1),
	combout => \cga_sync_level|Add5~82_combout\);

-- Location: FF_X4_Y6_N21
\cga_sync_level|vsync_hi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_sync_level|Add5~82_combout\,
	sload => VCC,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(1));

-- Location: LCCOMB_X5_Y6_N0
\cga_sync_level|Add5~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add5~83_combout\ = \cga_sync_level|peak_hi\(27) $ (!\cga_sync_level|peak_hi\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sync_level|peak_hi\(27),
	datad => \cga_sync_level|peak_hi\(0),
	combout => \cga_sync_level|Add5~83_combout\);

-- Location: FF_X4_Y6_N31
\cga_sync_level|vsync_hi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_sync_level|Add5~83_combout\,
	sload => VCC,
	ena => \cga_sync_level|vsync_hi[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_hi\(0));

-- Location: LCCOMB_X1_Y6_N0
\cga_sync_level|Add4~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|Add4~83_combout\ = \cga_sync_level|peak_lo\(27) $ (!\cga_sync_level|peak_lo\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sync_level|peak_lo\(27),
	datad => \cga_sync_level|peak_lo\(0),
	combout => \cga_sync_level|Add4~83_combout\);

-- Location: FF_X4_Y6_N5
\cga_sync_level|vsync_lo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_sync_level|Add4~83_combout\,
	sload => VCC,
	ena => \cga_sync_level|vsync_lo[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vsync_lo\(0));

-- Location: LCCOMB_X4_Y6_N4
\cga_sync_level|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~1_cout\ = CARRY((!\cga_sync_level|vsync_hi\(0) & \cga_sync_level|vsync_lo\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(0),
	datab => \cga_sync_level|vsync_lo\(0),
	datad => VCC,
	cout => \cga_sync_level|LessThan6~1_cout\);

-- Location: LCCOMB_X4_Y6_N6
\cga_sync_level|LessThan6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~3_cout\ = CARRY((\cga_sync_level|vsync_lo\(1) & (\cga_sync_level|vsync_hi\(1) & !\cga_sync_level|LessThan6~1_cout\)) # (!\cga_sync_level|vsync_lo\(1) & ((\cga_sync_level|vsync_hi\(1)) # (!\cga_sync_level|LessThan6~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(1),
	datab => \cga_sync_level|vsync_hi\(1),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~1_cout\,
	cout => \cga_sync_level|LessThan6~3_cout\);

-- Location: LCCOMB_X4_Y6_N8
\cga_sync_level|LessThan6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~5_cout\ = CARRY((\cga_sync_level|vsync_lo\(2) & ((!\cga_sync_level|LessThan6~3_cout\) # (!\cga_sync_level|vsync_hi\(2)))) # (!\cga_sync_level|vsync_lo\(2) & (!\cga_sync_level|vsync_hi\(2) & !\cga_sync_level|LessThan6~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(2),
	datab => \cga_sync_level|vsync_hi\(2),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~3_cout\,
	cout => \cga_sync_level|LessThan6~5_cout\);

-- Location: LCCOMB_X4_Y6_N10
\cga_sync_level|LessThan6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~7_cout\ = CARRY((\cga_sync_level|vsync_hi\(3) & ((!\cga_sync_level|LessThan6~5_cout\) # (!\cga_sync_level|vsync_lo\(3)))) # (!\cga_sync_level|vsync_hi\(3) & (!\cga_sync_level|vsync_lo\(3) & !\cga_sync_level|LessThan6~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(3),
	datab => \cga_sync_level|vsync_lo\(3),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~5_cout\,
	cout => \cga_sync_level|LessThan6~7_cout\);

-- Location: LCCOMB_X4_Y6_N12
\cga_sync_level|LessThan6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~9_cout\ = CARRY((\cga_sync_level|vsync_lo\(4) & ((!\cga_sync_level|LessThan6~7_cout\) # (!\cga_sync_level|vsync_hi\(4)))) # (!\cga_sync_level|vsync_lo\(4) & (!\cga_sync_level|vsync_hi\(4) & !\cga_sync_level|LessThan6~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(4),
	datab => \cga_sync_level|vsync_hi\(4),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~7_cout\,
	cout => \cga_sync_level|LessThan6~9_cout\);

-- Location: LCCOMB_X4_Y6_N14
\cga_sync_level|LessThan6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~11_cout\ = CARRY((\cga_sync_level|vsync_lo\(5) & (\cga_sync_level|vsync_hi\(5) & !\cga_sync_level|LessThan6~9_cout\)) # (!\cga_sync_level|vsync_lo\(5) & ((\cga_sync_level|vsync_hi\(5)) # (!\cga_sync_level|LessThan6~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(5),
	datab => \cga_sync_level|vsync_hi\(5),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~9_cout\,
	cout => \cga_sync_level|LessThan6~11_cout\);

-- Location: LCCOMB_X4_Y6_N16
\cga_sync_level|LessThan6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~13_cout\ = CARRY((\cga_sync_level|vsync_hi\(6) & (\cga_sync_level|vsync_lo\(6) & !\cga_sync_level|LessThan6~11_cout\)) # (!\cga_sync_level|vsync_hi\(6) & ((\cga_sync_level|vsync_lo\(6)) # (!\cga_sync_level|LessThan6~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(6),
	datab => \cga_sync_level|vsync_lo\(6),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~11_cout\,
	cout => \cga_sync_level|LessThan6~13_cout\);

-- Location: LCCOMB_X4_Y6_N18
\cga_sync_level|LessThan6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~15_cout\ = CARRY((\cga_sync_level|vsync_hi\(7) & ((!\cga_sync_level|LessThan6~13_cout\) # (!\cga_sync_level|vsync_lo\(7)))) # (!\cga_sync_level|vsync_hi\(7) & (!\cga_sync_level|vsync_lo\(7) & 
-- !\cga_sync_level|LessThan6~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(7),
	datab => \cga_sync_level|vsync_lo\(7),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~13_cout\,
	cout => \cga_sync_level|LessThan6~15_cout\);

-- Location: LCCOMB_X4_Y6_N20
\cga_sync_level|LessThan6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~17_cout\ = CARRY((\cga_sync_level|vsync_hi\(8) & (\cga_sync_level|vsync_lo\(8) & !\cga_sync_level|LessThan6~15_cout\)) # (!\cga_sync_level|vsync_hi\(8) & ((\cga_sync_level|vsync_lo\(8)) # (!\cga_sync_level|LessThan6~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(8),
	datab => \cga_sync_level|vsync_lo\(8),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~15_cout\,
	cout => \cga_sync_level|LessThan6~17_cout\);

-- Location: LCCOMB_X4_Y6_N22
\cga_sync_level|LessThan6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~19_cout\ = CARRY((\cga_sync_level|vsync_hi\(9) & ((!\cga_sync_level|LessThan6~17_cout\) # (!\cga_sync_level|vsync_lo\(9)))) # (!\cga_sync_level|vsync_hi\(9) & (!\cga_sync_level|vsync_lo\(9) & 
-- !\cga_sync_level|LessThan6~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(9),
	datab => \cga_sync_level|vsync_lo\(9),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~17_cout\,
	cout => \cga_sync_level|LessThan6~19_cout\);

-- Location: LCCOMB_X4_Y6_N24
\cga_sync_level|LessThan6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~21_cout\ = CARRY((\cga_sync_level|vsync_lo\(10) & ((!\cga_sync_level|LessThan6~19_cout\) # (!\cga_sync_level|vsync_hi\(10)))) # (!\cga_sync_level|vsync_lo\(10) & (!\cga_sync_level|vsync_hi\(10) & 
-- !\cga_sync_level|LessThan6~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(10),
	datab => \cga_sync_level|vsync_hi\(10),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~19_cout\,
	cout => \cga_sync_level|LessThan6~21_cout\);

-- Location: LCCOMB_X4_Y6_N26
\cga_sync_level|LessThan6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~23_cout\ = CARRY((\cga_sync_level|vsync_lo\(11) & (\cga_sync_level|vsync_hi\(11) & !\cga_sync_level|LessThan6~21_cout\)) # (!\cga_sync_level|vsync_lo\(11) & ((\cga_sync_level|vsync_hi\(11)) # 
-- (!\cga_sync_level|LessThan6~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(11),
	datab => \cga_sync_level|vsync_hi\(11),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~21_cout\,
	cout => \cga_sync_level|LessThan6~23_cout\);

-- Location: LCCOMB_X4_Y6_N28
\cga_sync_level|LessThan6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~25_cout\ = CARRY((\cga_sync_level|vsync_hi\(12) & (\cga_sync_level|vsync_lo\(12) & !\cga_sync_level|LessThan6~23_cout\)) # (!\cga_sync_level|vsync_hi\(12) & ((\cga_sync_level|vsync_lo\(12)) # 
-- (!\cga_sync_level|LessThan6~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(12),
	datab => \cga_sync_level|vsync_lo\(12),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~23_cout\,
	cout => \cga_sync_level|LessThan6~25_cout\);

-- Location: LCCOMB_X4_Y6_N30
\cga_sync_level|LessThan6~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~27_cout\ = CARRY((\cga_sync_level|vsync_hi\(13) & ((!\cga_sync_level|LessThan6~25_cout\) # (!\cga_sync_level|vsync_lo\(13)))) # (!\cga_sync_level|vsync_hi\(13) & (!\cga_sync_level|vsync_lo\(13) & 
-- !\cga_sync_level|LessThan6~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(13),
	datab => \cga_sync_level|vsync_lo\(13),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~25_cout\,
	cout => \cga_sync_level|LessThan6~27_cout\);

-- Location: LCCOMB_X4_Y5_N0
\cga_sync_level|LessThan6~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~29_cout\ = CARRY((\cga_sync_level|vsync_hi\(14) & (\cga_sync_level|vsync_lo\(14) & !\cga_sync_level|LessThan6~27_cout\)) # (!\cga_sync_level|vsync_hi\(14) & ((\cga_sync_level|vsync_lo\(14)) # 
-- (!\cga_sync_level|LessThan6~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(14),
	datab => \cga_sync_level|vsync_lo\(14),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~27_cout\,
	cout => \cga_sync_level|LessThan6~29_cout\);

-- Location: LCCOMB_X4_Y5_N2
\cga_sync_level|LessThan6~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~31_cout\ = CARRY((\cga_sync_level|vsync_lo\(15) & (\cga_sync_level|vsync_hi\(15) & !\cga_sync_level|LessThan6~29_cout\)) # (!\cga_sync_level|vsync_lo\(15) & ((\cga_sync_level|vsync_hi\(15)) # 
-- (!\cga_sync_level|LessThan6~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(15),
	datab => \cga_sync_level|vsync_hi\(15),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~29_cout\,
	cout => \cga_sync_level|LessThan6~31_cout\);

-- Location: LCCOMB_X4_Y5_N4
\cga_sync_level|LessThan6~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~33_cout\ = CARRY((\cga_sync_level|vsync_hi\(16) & (\cga_sync_level|vsync_lo\(16) & !\cga_sync_level|LessThan6~31_cout\)) # (!\cga_sync_level|vsync_hi\(16) & ((\cga_sync_level|vsync_lo\(16)) # 
-- (!\cga_sync_level|LessThan6~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(16),
	datab => \cga_sync_level|vsync_lo\(16),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~31_cout\,
	cout => \cga_sync_level|LessThan6~33_cout\);

-- Location: LCCOMB_X4_Y5_N6
\cga_sync_level|LessThan6~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~35_cout\ = CARRY((\cga_sync_level|vsync_hi\(17) & ((!\cga_sync_level|LessThan6~33_cout\) # (!\cga_sync_level|vsync_lo\(17)))) # (!\cga_sync_level|vsync_hi\(17) & (!\cga_sync_level|vsync_lo\(17) & 
-- !\cga_sync_level|LessThan6~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(17),
	datab => \cga_sync_level|vsync_lo\(17),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~33_cout\,
	cout => \cga_sync_level|LessThan6~35_cout\);

-- Location: LCCOMB_X4_Y5_N8
\cga_sync_level|LessThan6~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~37_cout\ = CARRY((\cga_sync_level|vsync_lo\(18) & ((!\cga_sync_level|LessThan6~35_cout\) # (!\cga_sync_level|vsync_hi\(18)))) # (!\cga_sync_level|vsync_lo\(18) & (!\cga_sync_level|vsync_hi\(18) & 
-- !\cga_sync_level|LessThan6~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(18),
	datab => \cga_sync_level|vsync_hi\(18),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~35_cout\,
	cout => \cga_sync_level|LessThan6~37_cout\);

-- Location: LCCOMB_X4_Y5_N10
\cga_sync_level|LessThan6~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~39_cout\ = CARRY((\cga_sync_level|vsync_lo\(19) & (\cga_sync_level|vsync_hi\(19) & !\cga_sync_level|LessThan6~37_cout\)) # (!\cga_sync_level|vsync_lo\(19) & ((\cga_sync_level|vsync_hi\(19)) # 
-- (!\cga_sync_level|LessThan6~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(19),
	datab => \cga_sync_level|vsync_hi\(19),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~37_cout\,
	cout => \cga_sync_level|LessThan6~39_cout\);

-- Location: LCCOMB_X4_Y5_N12
\cga_sync_level|LessThan6~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~41_cout\ = CARRY((\cga_sync_level|vsync_hi\(20) & (\cga_sync_level|vsync_lo\(20) & !\cga_sync_level|LessThan6~39_cout\)) # (!\cga_sync_level|vsync_hi\(20) & ((\cga_sync_level|vsync_lo\(20)) # 
-- (!\cga_sync_level|LessThan6~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(20),
	datab => \cga_sync_level|vsync_lo\(20),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~39_cout\,
	cout => \cga_sync_level|LessThan6~41_cout\);

-- Location: LCCOMB_X4_Y5_N14
\cga_sync_level|LessThan6~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~43_cout\ = CARRY((\cga_sync_level|vsync_hi\(21) & ((!\cga_sync_level|LessThan6~41_cout\) # (!\cga_sync_level|vsync_lo\(21)))) # (!\cga_sync_level|vsync_hi\(21) & (!\cga_sync_level|vsync_lo\(21) & 
-- !\cga_sync_level|LessThan6~41_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_hi\(21),
	datab => \cga_sync_level|vsync_lo\(21),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~41_cout\,
	cout => \cga_sync_level|LessThan6~43_cout\);

-- Location: LCCOMB_X4_Y5_N16
\cga_sync_level|LessThan6~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~45_cout\ = CARRY((\cga_sync_level|vsync_lo\(22) & ((!\cga_sync_level|LessThan6~43_cout\) # (!\cga_sync_level|vsync_hi\(22)))) # (!\cga_sync_level|vsync_lo\(22) & (!\cga_sync_level|vsync_hi\(22) & 
-- !\cga_sync_level|LessThan6~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(22),
	datab => \cga_sync_level|vsync_hi\(22),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~43_cout\,
	cout => \cga_sync_level|LessThan6~45_cout\);

-- Location: LCCOMB_X4_Y5_N18
\cga_sync_level|LessThan6~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~47_cout\ = CARRY((\cga_sync_level|vsync_lo\(23) & (\cga_sync_level|vsync_hi\(23) & !\cga_sync_level|LessThan6~45_cout\)) # (!\cga_sync_level|vsync_lo\(23) & ((\cga_sync_level|vsync_hi\(23)) # 
-- (!\cga_sync_level|LessThan6~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(23),
	datab => \cga_sync_level|vsync_hi\(23),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~45_cout\,
	cout => \cga_sync_level|LessThan6~47_cout\);

-- Location: LCCOMB_X4_Y5_N20
\cga_sync_level|LessThan6~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~49_cout\ = CARRY((\cga_sync_level|vsync_lo\(24) & ((!\cga_sync_level|LessThan6~47_cout\) # (!\cga_sync_level|vsync_hi\(24)))) # (!\cga_sync_level|vsync_lo\(24) & (!\cga_sync_level|vsync_hi\(24) & 
-- !\cga_sync_level|LessThan6~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(24),
	datab => \cga_sync_level|vsync_hi\(24),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~47_cout\,
	cout => \cga_sync_level|LessThan6~49_cout\);

-- Location: LCCOMB_X4_Y5_N22
\cga_sync_level|LessThan6~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~51_cout\ = CARRY((\cga_sync_level|vsync_lo\(25) & (\cga_sync_level|vsync_hi\(25) & !\cga_sync_level|LessThan6~49_cout\)) # (!\cga_sync_level|vsync_lo\(25) & ((\cga_sync_level|vsync_hi\(25)) # 
-- (!\cga_sync_level|LessThan6~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(25),
	datab => \cga_sync_level|vsync_hi\(25),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~49_cout\,
	cout => \cga_sync_level|LessThan6~51_cout\);

-- Location: LCCOMB_X4_Y5_N24
\cga_sync_level|LessThan6~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~53_cout\ = CARRY((\cga_sync_level|vsync_lo\(26) & ((!\cga_sync_level|LessThan6~51_cout\) # (!\cga_sync_level|vsync_hi\(26)))) # (!\cga_sync_level|vsync_lo\(26) & (!\cga_sync_level|vsync_hi\(26) & 
-- !\cga_sync_level|LessThan6~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|vsync_lo\(26),
	datab => \cga_sync_level|vsync_hi\(26),
	datad => VCC,
	cin => \cga_sync_level|LessThan6~51_cout\,
	cout => \cga_sync_level|LessThan6~53_cout\);

-- Location: LCCOMB_X4_Y5_N26
\cga_sync_level|LessThan6~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan6~54_combout\ = (\cga_sync_level|vsync_lo\(27) & ((\cga_sync_level|LessThan6~53_cout\) # (!\cga_sync_level|vsync_hi\(27)))) # (!\cga_sync_level|vsync_lo\(27) & (\cga_sync_level|LessThan6~53_cout\ & !\cga_sync_level|vsync_hi\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|vsync_lo\(27),
	datad => \cga_sync_level|vsync_hi\(27),
	cin => \cga_sync_level|LessThan6~53_cout\,
	combout => \cga_sync_level|LessThan6~54_combout\);

-- Location: LCCOMB_X8_Y5_N20
\cga_sync_level|video_enable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_enable~0_combout\ = (\SW3~input_o\ & ((\cga_sync_level|Equal0~4_combout\) # (\cga_sync_level|LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Equal0~4_combout\,
	datac => \SW3~input_o\,
	datad => \cga_sync_level|LessThan6~54_combout\,
	combout => \cga_sync_level|video_enable~0_combout\);

-- Location: LCCOMB_X7_Y6_N4
\cga_sync_level|video_cnt[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[0]~28_combout\ = \cga_sync_level|video_cnt\(0) $ (VCC)
-- \cga_sync_level|video_cnt[0]~29\ = CARRY(\cga_sync_level|video_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(0),
	datad => VCC,
	combout => \cga_sync_level|video_cnt[0]~28_combout\,
	cout => \cga_sync_level|video_cnt[0]~29\);

-- Location: LCCOMB_X19_Y10_N10
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X7_Y6_N5
\cga_sync_level|video_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[0]~28_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(0));

-- Location: LCCOMB_X7_Y6_N6
\cga_sync_level|video_cnt[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[1]~30_combout\ = (\cga_sync_level|video_cnt\(1) & (\cga_sync_level|video_cnt[0]~29\ & VCC)) # (!\cga_sync_level|video_cnt\(1) & (!\cga_sync_level|video_cnt[0]~29\))
-- \cga_sync_level|video_cnt[1]~31\ = CARRY((!\cga_sync_level|video_cnt\(1) & !\cga_sync_level|video_cnt[0]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(1),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[0]~29\,
	combout => \cga_sync_level|video_cnt[1]~30_combout\,
	cout => \cga_sync_level|video_cnt[1]~31\);

-- Location: FF_X7_Y6_N7
\cga_sync_level|video_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[1]~30_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(1));

-- Location: LCCOMB_X7_Y6_N8
\cga_sync_level|video_cnt[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[2]~32_combout\ = (\cga_sync_level|video_cnt\(2) & ((GND) # (!\cga_sync_level|video_cnt[1]~31\))) # (!\cga_sync_level|video_cnt\(2) & (\cga_sync_level|video_cnt[1]~31\ $ (GND)))
-- \cga_sync_level|video_cnt[2]~33\ = CARRY((\cga_sync_level|video_cnt\(2)) # (!\cga_sync_level|video_cnt[1]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(2),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[1]~31\,
	combout => \cga_sync_level|video_cnt[2]~32_combout\,
	cout => \cga_sync_level|video_cnt[2]~33\);

-- Location: FF_X7_Y6_N9
\cga_sync_level|video_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[2]~32_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(2));

-- Location: LCCOMB_X7_Y6_N10
\cga_sync_level|video_cnt[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[3]~34_combout\ = (\cga_sync_level|video_cnt\(3) & (\cga_sync_level|video_cnt[2]~33\ & VCC)) # (!\cga_sync_level|video_cnt\(3) & (!\cga_sync_level|video_cnt[2]~33\))
-- \cga_sync_level|video_cnt[3]~35\ = CARRY((!\cga_sync_level|video_cnt\(3) & !\cga_sync_level|video_cnt[2]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(3),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[2]~33\,
	combout => \cga_sync_level|video_cnt[3]~34_combout\,
	cout => \cga_sync_level|video_cnt[3]~35\);

-- Location: FF_X7_Y6_N11
\cga_sync_level|video_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[3]~34_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(3));

-- Location: LCCOMB_X7_Y6_N12
\cga_sync_level|video_cnt[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[4]~36_combout\ = (\cga_sync_level|video_cnt\(4) & ((GND) # (!\cga_sync_level|video_cnt[3]~35\))) # (!\cga_sync_level|video_cnt\(4) & (\cga_sync_level|video_cnt[3]~35\ $ (GND)))
-- \cga_sync_level|video_cnt[4]~37\ = CARRY((\cga_sync_level|video_cnt\(4)) # (!\cga_sync_level|video_cnt[3]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(4),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[3]~35\,
	combout => \cga_sync_level|video_cnt[4]~36_combout\,
	cout => \cga_sync_level|video_cnt[4]~37\);

-- Location: FF_X7_Y6_N13
\cga_sync_level|video_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[4]~36_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(4));

-- Location: LCCOMB_X7_Y6_N14
\cga_sync_level|video_cnt[5]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[5]~38_combout\ = (\cga_sync_level|video_cnt\(5) & (\cga_sync_level|video_cnt[4]~37\ & VCC)) # (!\cga_sync_level|video_cnt\(5) & (!\cga_sync_level|video_cnt[4]~37\))
-- \cga_sync_level|video_cnt[5]~39\ = CARRY((!\cga_sync_level|video_cnt\(5) & !\cga_sync_level|video_cnt[4]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(5),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[4]~37\,
	combout => \cga_sync_level|video_cnt[5]~38_combout\,
	cout => \cga_sync_level|video_cnt[5]~39\);

-- Location: FF_X7_Y6_N15
\cga_sync_level|video_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[5]~38_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(5));

-- Location: LCCOMB_X7_Y6_N16
\cga_sync_level|video_cnt[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[6]~40_combout\ = (\cga_sync_level|video_cnt\(6) & ((GND) # (!\cga_sync_level|video_cnt[5]~39\))) # (!\cga_sync_level|video_cnt\(6) & (\cga_sync_level|video_cnt[5]~39\ $ (GND)))
-- \cga_sync_level|video_cnt[6]~41\ = CARRY((\cga_sync_level|video_cnt\(6)) # (!\cga_sync_level|video_cnt[5]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(6),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[5]~39\,
	combout => \cga_sync_level|video_cnt[6]~40_combout\,
	cout => \cga_sync_level|video_cnt[6]~41\);

-- Location: FF_X7_Y6_N17
\cga_sync_level|video_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[6]~40_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(6));

-- Location: LCCOMB_X7_Y6_N18
\cga_sync_level|video_cnt[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[7]~42_combout\ = (\cga_sync_level|video_cnt\(7) & (\cga_sync_level|video_cnt[6]~41\ & VCC)) # (!\cga_sync_level|video_cnt\(7) & (!\cga_sync_level|video_cnt[6]~41\))
-- \cga_sync_level|video_cnt[7]~43\ = CARRY((!\cga_sync_level|video_cnt\(7) & !\cga_sync_level|video_cnt[6]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(7),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[6]~41\,
	combout => \cga_sync_level|video_cnt[7]~42_combout\,
	cout => \cga_sync_level|video_cnt[7]~43\);

-- Location: FF_X7_Y6_N19
\cga_sync_level|video_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[7]~42_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(7));

-- Location: LCCOMB_X7_Y6_N20
\cga_sync_level|video_cnt[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[8]~44_combout\ = (\cga_sync_level|video_cnt\(8) & ((GND) # (!\cga_sync_level|video_cnt[7]~43\))) # (!\cga_sync_level|video_cnt\(8) & (\cga_sync_level|video_cnt[7]~43\ $ (GND)))
-- \cga_sync_level|video_cnt[8]~45\ = CARRY((\cga_sync_level|video_cnt\(8)) # (!\cga_sync_level|video_cnt[7]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(8),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[7]~43\,
	combout => \cga_sync_level|video_cnt[8]~44_combout\,
	cout => \cga_sync_level|video_cnt[8]~45\);

-- Location: FF_X7_Y6_N21
\cga_sync_level|video_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[8]~44_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(8));

-- Location: LCCOMB_X7_Y6_N22
\cga_sync_level|video_cnt[9]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[9]~46_combout\ = (\cga_sync_level|video_cnt\(9) & (\cga_sync_level|video_cnt[8]~45\ & VCC)) # (!\cga_sync_level|video_cnt\(9) & (!\cga_sync_level|video_cnt[8]~45\))
-- \cga_sync_level|video_cnt[9]~47\ = CARRY((!\cga_sync_level|video_cnt\(9) & !\cga_sync_level|video_cnt[8]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(9),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[8]~45\,
	combout => \cga_sync_level|video_cnt[9]~46_combout\,
	cout => \cga_sync_level|video_cnt[9]~47\);

-- Location: FF_X7_Y6_N23
\cga_sync_level|video_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[9]~46_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(9));

-- Location: LCCOMB_X7_Y6_N24
\cga_sync_level|video_cnt[10]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[10]~48_combout\ = (\cga_sync_level|video_cnt\(10) & ((GND) # (!\cga_sync_level|video_cnt[9]~47\))) # (!\cga_sync_level|video_cnt\(10) & (\cga_sync_level|video_cnt[9]~47\ $ (GND)))
-- \cga_sync_level|video_cnt[10]~49\ = CARRY((\cga_sync_level|video_cnt\(10)) # (!\cga_sync_level|video_cnt[9]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(10),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[9]~47\,
	combout => \cga_sync_level|video_cnt[10]~48_combout\,
	cout => \cga_sync_level|video_cnt[10]~49\);

-- Location: FF_X7_Y6_N25
\cga_sync_level|video_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[10]~48_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(10));

-- Location: LCCOMB_X7_Y6_N26
\cga_sync_level|video_cnt[11]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[11]~50_combout\ = (\cga_sync_level|video_cnt\(11) & (\cga_sync_level|video_cnt[10]~49\ & VCC)) # (!\cga_sync_level|video_cnt\(11) & (!\cga_sync_level|video_cnt[10]~49\))
-- \cga_sync_level|video_cnt[11]~51\ = CARRY((!\cga_sync_level|video_cnt\(11) & !\cga_sync_level|video_cnt[10]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(11),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[10]~49\,
	combout => \cga_sync_level|video_cnt[11]~50_combout\,
	cout => \cga_sync_level|video_cnt[11]~51\);

-- Location: FF_X7_Y6_N27
\cga_sync_level|video_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[11]~50_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(11));

-- Location: LCCOMB_X7_Y6_N28
\cga_sync_level|video_cnt[12]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[12]~52_combout\ = (\cga_sync_level|video_cnt\(12) & ((GND) # (!\cga_sync_level|video_cnt[11]~51\))) # (!\cga_sync_level|video_cnt\(12) & (\cga_sync_level|video_cnt[11]~51\ $ (GND)))
-- \cga_sync_level|video_cnt[12]~53\ = CARRY((\cga_sync_level|video_cnt\(12)) # (!\cga_sync_level|video_cnt[11]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(12),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[11]~51\,
	combout => \cga_sync_level|video_cnt[12]~52_combout\,
	cout => \cga_sync_level|video_cnt[12]~53\);

-- Location: FF_X7_Y6_N29
\cga_sync_level|video_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[12]~52_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(12));

-- Location: LCCOMB_X7_Y6_N30
\cga_sync_level|video_cnt[13]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[13]~54_combout\ = (\cga_sync_level|video_cnt\(13) & (\cga_sync_level|video_cnt[12]~53\ & VCC)) # (!\cga_sync_level|video_cnt\(13) & (!\cga_sync_level|video_cnt[12]~53\))
-- \cga_sync_level|video_cnt[13]~55\ = CARRY((!\cga_sync_level|video_cnt\(13) & !\cga_sync_level|video_cnt[12]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(13),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[12]~53\,
	combout => \cga_sync_level|video_cnt[13]~54_combout\,
	cout => \cga_sync_level|video_cnt[13]~55\);

-- Location: FF_X7_Y6_N31
\cga_sync_level|video_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[13]~54_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(13));

-- Location: LCCOMB_X7_Y5_N0
\cga_sync_level|video_cnt[14]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[14]~56_combout\ = (\cga_sync_level|video_cnt\(14) & ((GND) # (!\cga_sync_level|video_cnt[13]~55\))) # (!\cga_sync_level|video_cnt\(14) & (\cga_sync_level|video_cnt[13]~55\ $ (GND)))
-- \cga_sync_level|video_cnt[14]~57\ = CARRY((\cga_sync_level|video_cnt\(14)) # (!\cga_sync_level|video_cnt[13]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(14),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[13]~55\,
	combout => \cga_sync_level|video_cnt[14]~56_combout\,
	cout => \cga_sync_level|video_cnt[14]~57\);

-- Location: FF_X7_Y5_N1
\cga_sync_level|video_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[14]~56_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(14));

-- Location: LCCOMB_X7_Y5_N2
\cga_sync_level|video_cnt[15]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[15]~58_combout\ = (\cga_sync_level|video_cnt\(15) & (\cga_sync_level|video_cnt[14]~57\ & VCC)) # (!\cga_sync_level|video_cnt\(15) & (!\cga_sync_level|video_cnt[14]~57\))
-- \cga_sync_level|video_cnt[15]~59\ = CARRY((!\cga_sync_level|video_cnt\(15) & !\cga_sync_level|video_cnt[14]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(15),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[14]~57\,
	combout => \cga_sync_level|video_cnt[15]~58_combout\,
	cout => \cga_sync_level|video_cnt[15]~59\);

-- Location: FF_X7_Y5_N3
\cga_sync_level|video_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[15]~58_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(15));

-- Location: LCCOMB_X7_Y5_N4
\cga_sync_level|video_cnt[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[16]~60_combout\ = (\cga_sync_level|video_cnt\(16) & ((GND) # (!\cga_sync_level|video_cnt[15]~59\))) # (!\cga_sync_level|video_cnt\(16) & (\cga_sync_level|video_cnt[15]~59\ $ (GND)))
-- \cga_sync_level|video_cnt[16]~61\ = CARRY((\cga_sync_level|video_cnt\(16)) # (!\cga_sync_level|video_cnt[15]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(16),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[15]~59\,
	combout => \cga_sync_level|video_cnt[16]~60_combout\,
	cout => \cga_sync_level|video_cnt[16]~61\);

-- Location: FF_X7_Y5_N5
\cga_sync_level|video_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[16]~60_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(16));

-- Location: LCCOMB_X7_Y5_N6
\cga_sync_level|video_cnt[17]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[17]~62_combout\ = (\cga_sync_level|video_cnt\(17) & (\cga_sync_level|video_cnt[16]~61\ & VCC)) # (!\cga_sync_level|video_cnt\(17) & (!\cga_sync_level|video_cnt[16]~61\))
-- \cga_sync_level|video_cnt[17]~63\ = CARRY((!\cga_sync_level|video_cnt\(17) & !\cga_sync_level|video_cnt[16]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(17),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[16]~61\,
	combout => \cga_sync_level|video_cnt[17]~62_combout\,
	cout => \cga_sync_level|video_cnt[17]~63\);

-- Location: FF_X7_Y5_N7
\cga_sync_level|video_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[17]~62_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(17));

-- Location: LCCOMB_X7_Y5_N8
\cga_sync_level|video_cnt[18]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[18]~64_combout\ = (\cga_sync_level|video_cnt\(18) & ((GND) # (!\cga_sync_level|video_cnt[17]~63\))) # (!\cga_sync_level|video_cnt\(18) & (\cga_sync_level|video_cnt[17]~63\ $ (GND)))
-- \cga_sync_level|video_cnt[18]~65\ = CARRY((\cga_sync_level|video_cnt\(18)) # (!\cga_sync_level|video_cnt[17]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(18),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[17]~63\,
	combout => \cga_sync_level|video_cnt[18]~64_combout\,
	cout => \cga_sync_level|video_cnt[18]~65\);

-- Location: FF_X7_Y5_N9
\cga_sync_level|video_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[18]~64_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(18));

-- Location: LCCOMB_X7_Y5_N10
\cga_sync_level|video_cnt[19]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[19]~66_combout\ = (\cga_sync_level|video_cnt\(19) & (\cga_sync_level|video_cnt[18]~65\ & VCC)) # (!\cga_sync_level|video_cnt\(19) & (!\cga_sync_level|video_cnt[18]~65\))
-- \cga_sync_level|video_cnt[19]~67\ = CARRY((!\cga_sync_level|video_cnt\(19) & !\cga_sync_level|video_cnt[18]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(19),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[18]~65\,
	combout => \cga_sync_level|video_cnt[19]~66_combout\,
	cout => \cga_sync_level|video_cnt[19]~67\);

-- Location: FF_X7_Y5_N11
\cga_sync_level|video_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[19]~66_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(19));

-- Location: LCCOMB_X8_Y5_N12
\cga_sync_level|LessThan5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan5~5_combout\ = (\cga_sync_level|video_cnt\(18)) # ((\cga_sync_level|video_cnt\(17)) # ((\cga_sync_level|video_cnt\(16)) # (\cga_sync_level|video_cnt\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(18),
	datab => \cga_sync_level|video_cnt\(17),
	datac => \cga_sync_level|video_cnt\(16),
	datad => \cga_sync_level|video_cnt\(19),
	combout => \cga_sync_level|LessThan5~5_combout\);

-- Location: LCCOMB_X7_Y5_N12
\cga_sync_level|video_cnt[20]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[20]~68_combout\ = (\cga_sync_level|video_cnt\(20) & ((GND) # (!\cga_sync_level|video_cnt[19]~67\))) # (!\cga_sync_level|video_cnt\(20) & (\cga_sync_level|video_cnt[19]~67\ $ (GND)))
-- \cga_sync_level|video_cnt[20]~69\ = CARRY((\cga_sync_level|video_cnt\(20)) # (!\cga_sync_level|video_cnt[19]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(20),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[19]~67\,
	combout => \cga_sync_level|video_cnt[20]~68_combout\,
	cout => \cga_sync_level|video_cnt[20]~69\);

-- Location: FF_X7_Y5_N13
\cga_sync_level|video_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[20]~68_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(20));

-- Location: LCCOMB_X7_Y5_N14
\cga_sync_level|video_cnt[21]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[21]~70_combout\ = (\cga_sync_level|video_cnt\(21) & (\cga_sync_level|video_cnt[20]~69\ & VCC)) # (!\cga_sync_level|video_cnt\(21) & (!\cga_sync_level|video_cnt[20]~69\))
-- \cga_sync_level|video_cnt[21]~71\ = CARRY((!\cga_sync_level|video_cnt\(21) & !\cga_sync_level|video_cnt[20]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(21),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[20]~69\,
	combout => \cga_sync_level|video_cnt[21]~70_combout\,
	cout => \cga_sync_level|video_cnt[21]~71\);

-- Location: FF_X7_Y5_N15
\cga_sync_level|video_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[21]~70_combout\,
	asdata => VCC,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(21));

-- Location: LCCOMB_X7_Y5_N16
\cga_sync_level|video_cnt[22]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[22]~72_combout\ = (\cga_sync_level|video_cnt\(22) & ((GND) # (!\cga_sync_level|video_cnt[21]~71\))) # (!\cga_sync_level|video_cnt\(22) & (\cga_sync_level|video_cnt[21]~71\ $ (GND)))
-- \cga_sync_level|video_cnt[22]~73\ = CARRY((\cga_sync_level|video_cnt\(22)) # (!\cga_sync_level|video_cnt[21]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(22),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[21]~71\,
	combout => \cga_sync_level|video_cnt[22]~72_combout\,
	cout => \cga_sync_level|video_cnt[22]~73\);

-- Location: FF_X7_Y5_N17
\cga_sync_level|video_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[22]~72_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(22));

-- Location: LCCOMB_X7_Y5_N18
\cga_sync_level|video_cnt[23]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[23]~74_combout\ = (\cga_sync_level|video_cnt\(23) & (\cga_sync_level|video_cnt[22]~73\ & VCC)) # (!\cga_sync_level|video_cnt\(23) & (!\cga_sync_level|video_cnt[22]~73\))
-- \cga_sync_level|video_cnt[23]~75\ = CARRY((!\cga_sync_level|video_cnt\(23) & !\cga_sync_level|video_cnt[22]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(23),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[22]~73\,
	combout => \cga_sync_level|video_cnt[23]~74_combout\,
	cout => \cga_sync_level|video_cnt[23]~75\);

-- Location: FF_X7_Y5_N19
\cga_sync_level|video_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[23]~74_combout\,
	asdata => VCC,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(23));

-- Location: LCCOMB_X7_Y5_N30
\cga_sync_level|LessThan5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan5~6_combout\ = (\cga_sync_level|video_cnt\(20)) # ((\cga_sync_level|video_cnt\(23)) # ((\cga_sync_level|video_cnt\(21)) # (\cga_sync_level|video_cnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(20),
	datab => \cga_sync_level|video_cnt\(23),
	datac => \cga_sync_level|video_cnt\(21),
	datad => \cga_sync_level|video_cnt\(22),
	combout => \cga_sync_level|LessThan5~6_combout\);

-- Location: LCCOMB_X7_Y6_N2
\cga_sync_level|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan5~0_combout\ = (\cga_sync_level|video_cnt\(1)) # ((\cga_sync_level|video_cnt\(2)) # ((\cga_sync_level|video_cnt\(0)) # (\cga_sync_level|video_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(1),
	datab => \cga_sync_level|video_cnt\(2),
	datac => \cga_sync_level|video_cnt\(0),
	datad => \cga_sync_level|video_cnt\(3),
	combout => \cga_sync_level|LessThan5~0_combout\);

-- Location: LCCOMB_X7_Y6_N0
\cga_sync_level|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan5~1_combout\ = (\cga_sync_level|video_cnt\(4)) # ((\cga_sync_level|video_cnt\(6)) # ((\cga_sync_level|video_cnt\(5)) # (\cga_sync_level|video_cnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(4),
	datab => \cga_sync_level|video_cnt\(6),
	datac => \cga_sync_level|video_cnt\(5),
	datad => \cga_sync_level|video_cnt\(7),
	combout => \cga_sync_level|LessThan5~1_combout\);

-- Location: LCCOMB_X8_Y6_N30
\cga_sync_level|LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan5~2_combout\ = (\cga_sync_level|video_cnt\(9)) # ((\cga_sync_level|video_cnt\(10)) # ((\cga_sync_level|video_cnt\(11)) # (\cga_sync_level|video_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(9),
	datab => \cga_sync_level|video_cnt\(10),
	datac => \cga_sync_level|video_cnt\(11),
	datad => \cga_sync_level|video_cnt\(8),
	combout => \cga_sync_level|LessThan5~2_combout\);

-- Location: LCCOMB_X7_Y5_N28
\cga_sync_level|LessThan5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan5~3_combout\ = (\cga_sync_level|video_cnt\(12)) # ((\cga_sync_level|video_cnt\(14)) # ((\cga_sync_level|video_cnt\(13)) # (\cga_sync_level|video_cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(12),
	datab => \cga_sync_level|video_cnt\(14),
	datac => \cga_sync_level|video_cnt\(13),
	datad => \cga_sync_level|video_cnt\(15),
	combout => \cga_sync_level|LessThan5~3_combout\);

-- Location: LCCOMB_X8_Y5_N4
\cga_sync_level|LessThan5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan5~4_combout\ = (\cga_sync_level|LessThan5~0_combout\) # ((\cga_sync_level|LessThan5~1_combout\) # ((\cga_sync_level|LessThan5~2_combout\) # (\cga_sync_level|LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|LessThan5~0_combout\,
	datab => \cga_sync_level|LessThan5~1_combout\,
	datac => \cga_sync_level|LessThan5~2_combout\,
	datad => \cga_sync_level|LessThan5~3_combout\,
	combout => \cga_sync_level|LessThan5~4_combout\);

-- Location: LCCOMB_X7_Y5_N20
\cga_sync_level|video_cnt[24]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[24]~76_combout\ = (\cga_sync_level|video_cnt\(24) & ((GND) # (!\cga_sync_level|video_cnt[23]~75\))) # (!\cga_sync_level|video_cnt\(24) & (\cga_sync_level|video_cnt[23]~75\ $ (GND)))
-- \cga_sync_level|video_cnt[24]~77\ = CARRY((\cga_sync_level|video_cnt\(24)) # (!\cga_sync_level|video_cnt[23]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(24),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[23]~75\,
	combout => \cga_sync_level|video_cnt[24]~76_combout\,
	cout => \cga_sync_level|video_cnt[24]~77\);

-- Location: FF_X7_Y5_N21
\cga_sync_level|video_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[24]~76_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(24));

-- Location: LCCOMB_X7_Y5_N22
\cga_sync_level|video_cnt[25]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[25]~78_combout\ = (\cga_sync_level|video_cnt\(25) & (\cga_sync_level|video_cnt[24]~77\ & VCC)) # (!\cga_sync_level|video_cnt\(25) & (!\cga_sync_level|video_cnt[24]~77\))
-- \cga_sync_level|video_cnt[25]~79\ = CARRY((!\cga_sync_level|video_cnt\(25) & !\cga_sync_level|video_cnt[24]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(25),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[24]~77\,
	combout => \cga_sync_level|video_cnt[25]~78_combout\,
	cout => \cga_sync_level|video_cnt[25]~79\);

-- Location: FF_X7_Y5_N23
\cga_sync_level|video_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[25]~78_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(25));

-- Location: LCCOMB_X7_Y5_N24
\cga_sync_level|video_cnt[26]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[26]~80_combout\ = (\cga_sync_level|video_cnt\(26) & ((GND) # (!\cga_sync_level|video_cnt[25]~79\))) # (!\cga_sync_level|video_cnt\(26) & (\cga_sync_level|video_cnt[25]~79\ $ (GND)))
-- \cga_sync_level|video_cnt[26]~81\ = CARRY((\cga_sync_level|video_cnt\(26)) # (!\cga_sync_level|video_cnt[25]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|video_cnt\(26),
	datad => VCC,
	cin => \cga_sync_level|video_cnt[25]~79\,
	combout => \cga_sync_level|video_cnt[26]~80_combout\,
	cout => \cga_sync_level|video_cnt[26]~81\);

-- Location: FF_X7_Y5_N25
\cga_sync_level|video_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[26]~80_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(26));

-- Location: LCCOMB_X7_Y5_N26
\cga_sync_level|video_cnt[27]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_cnt[27]~82_combout\ = \cga_sync_level|video_cnt\(27) $ (!\cga_sync_level|video_cnt[26]~81\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(27),
	cin => \cga_sync_level|video_cnt[26]~81\,
	combout => \cga_sync_level|video_cnt[27]~82_combout\);

-- Location: FF_X7_Y5_N27
\cga_sync_level|video_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_cnt[27]~82_combout\,
	asdata => \~GND~combout\,
	sload => \cga_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_cnt\(27));

-- Location: LCCOMB_X8_Y5_N18
\cga_sync_level|LessThan5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan5~7_combout\ = (\cga_sync_level|video_cnt\(25)) # ((\cga_sync_level|video_cnt\(24)) # ((\cga_sync_level|video_cnt\(27)) # (\cga_sync_level|video_cnt\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_cnt\(25),
	datab => \cga_sync_level|video_cnt\(24),
	datac => \cga_sync_level|video_cnt\(27),
	datad => \cga_sync_level|video_cnt\(26),
	combout => \cga_sync_level|LessThan5~7_combout\);

-- Location: LCCOMB_X8_Y5_N0
\cga_sync_level|LessThan5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|LessThan5~8_combout\ = (!\cga_sync_level|LessThan5~5_combout\ & (!\cga_sync_level|LessThan5~6_combout\ & (!\cga_sync_level|LessThan5~4_combout\ & !\cga_sync_level|LessThan5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|LessThan5~5_combout\,
	datab => \cga_sync_level|LessThan5~6_combout\,
	datac => \cga_sync_level|LessThan5~4_combout\,
	datad => \cga_sync_level|LessThan5~7_combout\,
	combout => \cga_sync_level|LessThan5~8_combout\);

-- Location: LCCOMB_X8_Y5_N22
\cga_sync_level|video_trg~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|video_trg~feeder_combout\ = \cga_sync_level|LessThan5~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_sync_level|LessThan5~8_combout\,
	combout => \cga_sync_level|video_trg~feeder_combout\);

-- Location: FF_X8_Y5_N23
\cga_sync_level|video_trg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_trg~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_trg~q\);

-- Location: FF_X8_Y5_N21
\cga_sync_level|video_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|video_enable~0_combout\,
	ena => \cga_sync_level|video_trg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|video_enable~q\);

-- Location: CLKCTRL_G0
\cga_sync_level|video_enable~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \cga_sync_level|video_enable~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \cga_sync_level|video_enable~clkctrl_outclk\);

-- Location: LCCOMB_X18_Y7_N2
\cga_genlock|vcount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[0]~14_combout\ = \cga_genlock|vcount\(0) $ (VCC)
-- \cga_genlock|vcount[0]~15\ = CARRY(\cga_genlock|vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(0),
	datad => VCC,
	combout => \cga_genlock|vcount[0]~14_combout\,
	cout => \cga_genlock|vcount[0]~15\);

-- Location: LCCOMB_X13_Y4_N2
\cga_sync_level|hblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|hblank~0_combout\ = (!\cga_sync_level|sync~q\ & (\H~input_o\ & \cga_sync_level|LessThan1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|sync~q\,
	datac => \H~input_o\,
	datad => \cga_sync_level|LessThan1~3_combout\,
	combout => \cga_sync_level|hblank~0_combout\);

-- Location: FF_X13_Y4_N3
\cga_sync_level|hblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|hblank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|hblank~q\);

-- Location: LCCOMB_X1_Y3_N8
\cga_sync_level|vblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|vblank~0_combout\ = (!\cga_sync_level|process_3:sync~q\ & (\V~input_o\ & \cga_sync_level|LessThan2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|process_3:sync~q\,
	datac => \V~input_o\,
	datad => \cga_sync_level|LessThan2~4_combout\,
	combout => \cga_sync_level|vblank~0_combout\);

-- Location: FF_X1_Y3_N9
\cga_sync_level|vblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|vblank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|vblank~q\);

-- Location: LCCOMB_X14_Y7_N24
\cga_genlock|vcount~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount~26_combout\ = (\cga_sync_level|vblank~q\) # (\cga_sync_level|hblank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sync_level|vblank~q\,
	datad => \cga_sync_level|hblank~q\,
	combout => \cga_genlock|vcount~26_combout\);

-- Location: FF_X18_Y7_N3
\cga_genlock|vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[0]~14_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(0));

-- Location: LCCOMB_X18_Y7_N4
\cga_genlock|vcount[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[1]~16_combout\ = (\cga_genlock|vcount\(1) & (!\cga_genlock|vcount[0]~15\)) # (!\cga_genlock|vcount\(1) & ((\cga_genlock|vcount[0]~15\) # (GND)))
-- \cga_genlock|vcount[1]~17\ = CARRY((!\cga_genlock|vcount[0]~15\) # (!\cga_genlock|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(1),
	datad => VCC,
	cin => \cga_genlock|vcount[0]~15\,
	combout => \cga_genlock|vcount[1]~16_combout\,
	cout => \cga_genlock|vcount[1]~17\);

-- Location: FF_X18_Y7_N5
\cga_genlock|vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[1]~16_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(1));

-- Location: LCCOMB_X18_Y7_N6
\cga_genlock|vcount[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[2]~18_combout\ = (\cga_genlock|vcount\(2) & (\cga_genlock|vcount[1]~17\ $ (GND))) # (!\cga_genlock|vcount\(2) & (!\cga_genlock|vcount[1]~17\ & VCC))
-- \cga_genlock|vcount[2]~19\ = CARRY((\cga_genlock|vcount\(2) & !\cga_genlock|vcount[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|vcount\(2),
	datad => VCC,
	cin => \cga_genlock|vcount[1]~17\,
	combout => \cga_genlock|vcount[2]~18_combout\,
	cout => \cga_genlock|vcount[2]~19\);

-- Location: FF_X18_Y7_N7
\cga_genlock|vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[2]~18_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(2));

-- Location: LCCOMB_X18_Y7_N8
\cga_genlock|vcount[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[3]~20_combout\ = (\cga_genlock|vcount\(3) & (!\cga_genlock|vcount[2]~19\)) # (!\cga_genlock|vcount\(3) & ((\cga_genlock|vcount[2]~19\) # (GND)))
-- \cga_genlock|vcount[3]~21\ = CARRY((!\cga_genlock|vcount[2]~19\) # (!\cga_genlock|vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(3),
	datad => VCC,
	cin => \cga_genlock|vcount[2]~19\,
	combout => \cga_genlock|vcount[3]~20_combout\,
	cout => \cga_genlock|vcount[3]~21\);

-- Location: FF_X18_Y7_N9
\cga_genlock|vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[3]~20_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(3));

-- Location: LCCOMB_X18_Y7_N10
\cga_genlock|vcount[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[4]~22_combout\ = (\cga_genlock|vcount\(4) & (\cga_genlock|vcount[3]~21\ $ (GND))) # (!\cga_genlock|vcount\(4) & (!\cga_genlock|vcount[3]~21\ & VCC))
-- \cga_genlock|vcount[4]~23\ = CARRY((\cga_genlock|vcount\(4) & !\cga_genlock|vcount[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|vcount\(4),
	datad => VCC,
	cin => \cga_genlock|vcount[3]~21\,
	combout => \cga_genlock|vcount[4]~22_combout\,
	cout => \cga_genlock|vcount[4]~23\);

-- Location: FF_X18_Y7_N11
\cga_genlock|vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[4]~22_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(4));

-- Location: LCCOMB_X18_Y7_N12
\cga_genlock|vcount[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[5]~24_combout\ = (\cga_genlock|vcount\(5) & (!\cga_genlock|vcount[4]~23\)) # (!\cga_genlock|vcount\(5) & ((\cga_genlock|vcount[4]~23\) # (GND)))
-- \cga_genlock|vcount[5]~25\ = CARRY((!\cga_genlock|vcount[4]~23\) # (!\cga_genlock|vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|vcount\(5),
	datad => VCC,
	cin => \cga_genlock|vcount[4]~23\,
	combout => \cga_genlock|vcount[5]~24_combout\,
	cout => \cga_genlock|vcount[5]~25\);

-- Location: FF_X18_Y7_N13
\cga_genlock|vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[5]~24_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(5));

-- Location: LCCOMB_X18_Y7_N14
\cga_genlock|vcount[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[6]~27_combout\ = (\cga_genlock|vcount\(6) & (\cga_genlock|vcount[5]~25\ $ (GND))) # (!\cga_genlock|vcount\(6) & (!\cga_genlock|vcount[5]~25\ & VCC))
-- \cga_genlock|vcount[6]~28\ = CARRY((\cga_genlock|vcount\(6) & !\cga_genlock|vcount[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(6),
	datad => VCC,
	cin => \cga_genlock|vcount[5]~25\,
	combout => \cga_genlock|vcount[6]~27_combout\,
	cout => \cga_genlock|vcount[6]~28\);

-- Location: FF_X18_Y7_N15
\cga_genlock|vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[6]~27_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(6));

-- Location: LCCOMB_X18_Y7_N16
\cga_genlock|vcount[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[7]~29_combout\ = (\cga_genlock|vcount\(7) & (!\cga_genlock|vcount[6]~28\)) # (!\cga_genlock|vcount\(7) & ((\cga_genlock|vcount[6]~28\) # (GND)))
-- \cga_genlock|vcount[7]~30\ = CARRY((!\cga_genlock|vcount[6]~28\) # (!\cga_genlock|vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(7),
	datad => VCC,
	cin => \cga_genlock|vcount[6]~28\,
	combout => \cga_genlock|vcount[7]~29_combout\,
	cout => \cga_genlock|vcount[7]~30\);

-- Location: FF_X18_Y7_N17
\cga_genlock|vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[7]~29_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(7));

-- Location: LCCOMB_X17_Y7_N20
\cga_genlock|process_12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_12~6_combout\ = (\cga_genlock|vcount\(2) & (\cga_genlock|vcount\(4) & (\cga_genlock|vcount\(5) & \cga_genlock|vcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|vcount\(2),
	datab => \cga_genlock|vcount\(4),
	datac => \cga_genlock|vcount\(5),
	datad => \cga_genlock|vcount\(3),
	combout => \cga_genlock|process_12~6_combout\);

-- Location: LCCOMB_X17_Y7_N10
\cga_genlock|process_12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_12~7_combout\ = (\cga_genlock|vcount\(7) & (\cga_genlock|vcount\(6) & \cga_genlock|process_12~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(7),
	datac => \cga_genlock|vcount\(6),
	datad => \cga_genlock|process_12~6_combout\,
	combout => \cga_genlock|process_12~7_combout\);

-- Location: LCCOMB_X18_Y7_N18
\cga_genlock|vcount[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[8]~31_combout\ = (\cga_genlock|vcount\(8) & (\cga_genlock|vcount[7]~30\ $ (GND))) # (!\cga_genlock|vcount\(8) & (!\cga_genlock|vcount[7]~30\ & VCC))
-- \cga_genlock|vcount[8]~32\ = CARRY((\cga_genlock|vcount\(8) & !\cga_genlock|vcount[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(8),
	datad => VCC,
	cin => \cga_genlock|vcount[7]~30\,
	combout => \cga_genlock|vcount[8]~31_combout\,
	cout => \cga_genlock|vcount[8]~32\);

-- Location: FF_X18_Y7_N19
\cga_genlock|vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[8]~31_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(8));

-- Location: LCCOMB_X18_Y7_N20
\cga_genlock|vcount[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[9]~33_combout\ = (\cga_genlock|vcount\(9) & (!\cga_genlock|vcount[8]~32\)) # (!\cga_genlock|vcount\(9) & ((\cga_genlock|vcount[8]~32\) # (GND)))
-- \cga_genlock|vcount[9]~34\ = CARRY((!\cga_genlock|vcount[8]~32\) # (!\cga_genlock|vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(9),
	datad => VCC,
	cin => \cga_genlock|vcount[8]~32\,
	combout => \cga_genlock|vcount[9]~33_combout\,
	cout => \cga_genlock|vcount[9]~34\);

-- Location: FF_X18_Y7_N21
\cga_genlock|vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[9]~33_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(9));

-- Location: LCCOMB_X18_Y7_N22
\cga_genlock|vcount[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[10]~35_combout\ = (\cga_genlock|vcount\(10) & (\cga_genlock|vcount[9]~34\ $ (GND))) # (!\cga_genlock|vcount\(10) & (!\cga_genlock|vcount[9]~34\ & VCC))
-- \cga_genlock|vcount[10]~36\ = CARRY((\cga_genlock|vcount\(10) & !\cga_genlock|vcount[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|vcount\(10),
	datad => VCC,
	cin => \cga_genlock|vcount[9]~34\,
	combout => \cga_genlock|vcount[10]~35_combout\,
	cout => \cga_genlock|vcount[10]~36\);

-- Location: FF_X18_Y7_N23
\cga_genlock|vcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[10]~35_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(10));

-- Location: LCCOMB_X18_Y7_N24
\cga_genlock|vcount[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[11]~37_combout\ = (\cga_genlock|vcount\(11) & (!\cga_genlock|vcount[10]~36\)) # (!\cga_genlock|vcount\(11) & ((\cga_genlock|vcount[10]~36\) # (GND)))
-- \cga_genlock|vcount[11]~38\ = CARRY((!\cga_genlock|vcount[10]~36\) # (!\cga_genlock|vcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(11),
	datad => VCC,
	cin => \cga_genlock|vcount[10]~36\,
	combout => \cga_genlock|vcount[11]~37_combout\,
	cout => \cga_genlock|vcount[11]~38\);

-- Location: FF_X18_Y7_N25
\cga_genlock|vcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[11]~37_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(11));

-- Location: LCCOMB_X18_Y7_N26
\cga_genlock|vcount[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[12]~39_combout\ = (\cga_genlock|vcount\(12) & (\cga_genlock|vcount[11]~38\ $ (GND))) # (!\cga_genlock|vcount\(12) & (!\cga_genlock|vcount[11]~38\ & VCC))
-- \cga_genlock|vcount[12]~40\ = CARRY((\cga_genlock|vcount\(12) & !\cga_genlock|vcount[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|vcount\(12),
	datad => VCC,
	cin => \cga_genlock|vcount[11]~38\,
	combout => \cga_genlock|vcount[12]~39_combout\,
	cout => \cga_genlock|vcount[12]~40\);

-- Location: FF_X18_Y7_N27
\cga_genlock|vcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[12]~39_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(12));

-- Location: LCCOMB_X18_Y7_N28
\cga_genlock|vcount[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|vcount[13]~41_combout\ = \cga_genlock|vcount\(13) $ (\cga_genlock|vcount[12]~40\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(13),
	cin => \cga_genlock|vcount[12]~40\,
	combout => \cga_genlock|vcount[13]~41_combout\);

-- Location: FF_X18_Y7_N29
\cga_genlock|vcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|vcount[13]~41_combout\,
	sclr => \cga_sync_level|ALT_INV_hblank~q\,
	ena => \cga_genlock|vcount~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|vcount\(13));

-- Location: LCCOMB_X18_Y7_N30
\cga_genlock|process_12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_12~2_combout\ = (\cga_genlock|vcount\(10)) # ((\cga_genlock|vcount\(9)) # ((\cga_genlock|vcount\(8)) # (\cga_genlock|vcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|vcount\(10),
	datab => \cga_genlock|vcount\(9),
	datac => \cga_genlock|vcount\(8),
	datad => \cga_genlock|vcount\(11),
	combout => \cga_genlock|process_12~2_combout\);

-- Location: LCCOMB_X18_Y7_N0
\cga_genlock|process_12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_12~3_combout\ = (\cga_genlock|vcount\(2) & ((\cga_genlock|vcount\(0)) # (\cga_genlock|vcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(0),
	datac => \cga_genlock|vcount\(1),
	datad => \cga_genlock|vcount\(2),
	combout => \cga_genlock|process_12~3_combout\);

-- Location: LCCOMB_X17_Y7_N0
\cga_genlock|process_12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_12~4_combout\ = (\cga_genlock|vcount\(7)) # ((\cga_genlock|vcount\(4) & ((\cga_genlock|vcount\(3)) # (\cga_genlock|process_12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|vcount\(3),
	datab => \cga_genlock|vcount\(4),
	datac => \cga_genlock|process_12~3_combout\,
	datad => \cga_genlock|vcount\(7),
	combout => \cga_genlock|process_12~4_combout\);

-- Location: LCCOMB_X17_Y7_N6
\cga_genlock|process_12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_12~5_combout\ = (\cga_genlock|process_12~2_combout\) # ((!\cga_genlock|vcount\(5) & (!\cga_genlock|vcount\(6) & !\cga_genlock|process_12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_12~2_combout\,
	datab => \cga_genlock|vcount\(5),
	datac => \cga_genlock|vcount\(6),
	datad => \cga_genlock|process_12~4_combout\,
	combout => \cga_genlock|process_12~5_combout\);

-- Location: LCCOMB_X17_Y7_N22
\cga_genlock|process_12~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_12~9_combout\ = (\cga_genlock|process_12~7_combout\) # ((\cga_genlock|vcount\(13)) # ((\cga_genlock|vcount\(12)) # (\cga_genlock|process_12~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_12~7_combout\,
	datab => \cga_genlock|vcount\(13),
	datac => \cga_genlock|vcount\(12),
	datad => \cga_genlock|process_12~5_combout\,
	combout => \cga_genlock|process_12~9_combout\);

-- Location: LCCOMB_X17_Y7_N18
\cga_genlock|store_trg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|store_trg~0_combout\ = (\cga_genlock|process_12~9_combout\ & (((\cga_genlock|store_trg~q\ & !\cga_genlock|wr_req~q\)))) # (!\cga_genlock|process_12~9_combout\ & ((\cga_sync_level|hblank~q\) # ((\cga_genlock|store_trg~q\ & 
-- !\cga_genlock|wr_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_12~9_combout\,
	datab => \cga_sync_level|hblank~q\,
	datac => \cga_genlock|store_trg~q\,
	datad => \cga_genlock|wr_req~q\,
	combout => \cga_genlock|store_trg~0_combout\);

-- Location: FF_X17_Y7_N19
\cga_genlock|store_trg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|store_trg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|store_trg~q\);

-- Location: LCCOMB_X17_Y7_N16
\cga_genlock|wr_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|wr_req~0_combout\ = (\cga_genlock|wr_req~q\) # (\cga_genlock|store_trg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|wr_req~q\,
	datad => \cga_genlock|store_trg~q\,
	combout => \cga_genlock|wr_req~0_combout\);

-- Location: CLKCTRL_G2
\pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X10_Y10_N0
\cga_vga_video|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~1\ = CARRY(\cga_vga_video|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(0),
	datad => VCC,
	cout => \cga_vga_video|Add1~1\);

-- Location: LCCOMB_X10_Y10_N2
\cga_vga_video|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~2_combout\ = (\cga_vga_video|hcount\(1) & (!\cga_vga_video|Add1~1\)) # (!\cga_vga_video|hcount\(1) & ((\cga_vga_video|Add1~1\) # (GND)))
-- \cga_vga_video|Add1~3\ = CARRY((!\cga_vga_video|Add1~1\) # (!\cga_vga_video|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(1),
	datad => VCC,
	cin => \cga_vga_video|Add1~1\,
	combout => \cga_vga_video|Add1~2_combout\,
	cout => \cga_vga_video|Add1~3\);

-- Location: LCCOMB_X10_Y10_N4
\cga_vga_video|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~4_combout\ = (\cga_vga_video|hcount\(2) & (\cga_vga_video|Add1~3\ $ (GND))) # (!\cga_vga_video|hcount\(2) & (!\cga_vga_video|Add1~3\ & VCC))
-- \cga_vga_video|Add1~5\ = CARRY((\cga_vga_video|hcount\(2) & !\cga_vga_video|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(2),
	datad => VCC,
	cin => \cga_vga_video|Add1~3\,
	combout => \cga_vga_video|Add1~4_combout\,
	cout => \cga_vga_video|Add1~5\);

-- Location: FF_X10_Y10_N5
\cga_vga_video|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~4_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(2));

-- Location: LCCOMB_X10_Y10_N6
\cga_vga_video|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~6_combout\ = (\cga_vga_video|hcount\(3) & (!\cga_vga_video|Add1~5\)) # (!\cga_vga_video|hcount\(3) & ((\cga_vga_video|Add1~5\) # (GND)))
-- \cga_vga_video|Add1~7\ = CARRY((!\cga_vga_video|Add1~5\) # (!\cga_vga_video|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(3),
	datad => VCC,
	cin => \cga_vga_video|Add1~5\,
	combout => \cga_vga_video|Add1~6_combout\,
	cout => \cga_vga_video|Add1~7\);

-- Location: FF_X10_Y10_N7
\cga_vga_video|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~6_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(3));

-- Location: LCCOMB_X10_Y10_N8
\cga_vga_video|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~8_combout\ = (\cga_vga_video|hcount\(4) & (\cga_vga_video|Add1~7\ $ (GND))) # (!\cga_vga_video|hcount\(4) & (!\cga_vga_video|Add1~7\ & VCC))
-- \cga_vga_video|Add1~9\ = CARRY((\cga_vga_video|hcount\(4) & !\cga_vga_video|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(4),
	datad => VCC,
	cin => \cga_vga_video|Add1~7\,
	combout => \cga_vga_video|Add1~8_combout\,
	cout => \cga_vga_video|Add1~9\);

-- Location: FF_X10_Y10_N9
\cga_vga_video|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~8_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(4));

-- Location: LCCOMB_X11_Y10_N20
\cga_vga_video|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal0~2_combout\ = (!\cga_vga_video|hcount\(2) & (!\cga_vga_video|hcount\(3) & !\cga_vga_video|hcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(2),
	datac => \cga_vga_video|hcount\(3),
	datad => \cga_vga_video|hcount\(4),
	combout => \cga_vga_video|Equal0~2_combout\);

-- Location: LCCOMB_X10_Y10_N10
\cga_vga_video|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~10_combout\ = (\cga_vga_video|hcount\(5) & (!\cga_vga_video|Add1~9\)) # (!\cga_vga_video|hcount\(5) & ((\cga_vga_video|Add1~9\) # (GND)))
-- \cga_vga_video|Add1~11\ = CARRY((!\cga_vga_video|Add1~9\) # (!\cga_vga_video|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(5),
	datad => VCC,
	cin => \cga_vga_video|Add1~9\,
	combout => \cga_vga_video|Add1~10_combout\,
	cout => \cga_vga_video|Add1~11\);

-- Location: LCCOMB_X9_Y10_N12
\cga_vga_video|hcount~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|hcount~1_combout\ = (\cga_vga_video|Add1~10_combout\ & (((\cga_vga_video|hcount\(0)) # (!\cga_vga_video|Equal0~6_combout\)) # (!\cga_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(1),
	datab => \cga_vga_video|Add1~10_combout\,
	datac => \cga_vga_video|hcount\(0),
	datad => \cga_vga_video|Equal0~6_combout\,
	combout => \cga_vga_video|hcount~1_combout\);

-- Location: FF_X9_Y10_N13
\cga_vga_video|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|hcount~1_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(5));

-- Location: LCCOMB_X10_Y10_N12
\cga_vga_video|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~12_combout\ = (\cga_vga_video|hcount\(6) & (\cga_vga_video|Add1~11\ $ (GND))) # (!\cga_vga_video|hcount\(6) & (!\cga_vga_video|Add1~11\ & VCC))
-- \cga_vga_video|Add1~13\ = CARRY((\cga_vga_video|hcount\(6) & !\cga_vga_video|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(6),
	datad => VCC,
	cin => \cga_vga_video|Add1~11\,
	combout => \cga_vga_video|Add1~12_combout\,
	cout => \cga_vga_video|Add1~13\);

-- Location: FF_X10_Y10_N13
\cga_vga_video|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~12_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(6));

-- Location: LCCOMB_X10_Y10_N14
\cga_vga_video|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~14_combout\ = (\cga_vga_video|hcount\(7) & (!\cga_vga_video|Add1~13\)) # (!\cga_vga_video|hcount\(7) & ((\cga_vga_video|Add1~13\) # (GND)))
-- \cga_vga_video|Add1~15\ = CARRY((!\cga_vga_video|Add1~13\) # (!\cga_vga_video|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(7),
	datad => VCC,
	cin => \cga_vga_video|Add1~13\,
	combout => \cga_vga_video|Add1~14_combout\,
	cout => \cga_vga_video|Add1~15\);

-- Location: FF_X10_Y10_N15
\cga_vga_video|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~14_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(7));

-- Location: LCCOMB_X10_Y10_N16
\cga_vga_video|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~16_combout\ = (\cga_vga_video|hcount\(8) & (\cga_vga_video|Add1~15\ $ (GND))) # (!\cga_vga_video|hcount\(8) & (!\cga_vga_video|Add1~15\ & VCC))
-- \cga_vga_video|Add1~17\ = CARRY((\cga_vga_video|hcount\(8) & !\cga_vga_video|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(8),
	datad => VCC,
	cin => \cga_vga_video|Add1~15\,
	combout => \cga_vga_video|Add1~16_combout\,
	cout => \cga_vga_video|Add1~17\);

-- Location: LCCOMB_X10_Y10_N18
\cga_vga_video|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~18_combout\ = (\cga_vga_video|hcount\(9) & (!\cga_vga_video|Add1~17\)) # (!\cga_vga_video|hcount\(9) & ((\cga_vga_video|Add1~17\) # (GND)))
-- \cga_vga_video|Add1~19\ = CARRY((!\cga_vga_video|Add1~17\) # (!\cga_vga_video|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(9),
	datad => VCC,
	cin => \cga_vga_video|Add1~17\,
	combout => \cga_vga_video|Add1~18_combout\,
	cout => \cga_vga_video|Add1~19\);

-- Location: LCCOMB_X9_Y10_N6
\cga_vga_video|hcount~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|hcount~4_combout\ = (\cga_vga_video|Add1~18_combout\ & (((\cga_vga_video|hcount\(0)) # (!\cga_vga_video|Equal0~6_combout\)) # (!\cga_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(1),
	datab => \cga_vga_video|Add1~18_combout\,
	datac => \cga_vga_video|hcount\(0),
	datad => \cga_vga_video|Equal0~6_combout\,
	combout => \cga_vga_video|hcount~4_combout\);

-- Location: FF_X9_Y10_N7
\cga_vga_video|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|hcount~4_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(9));

-- Location: LCCOMB_X10_Y10_N20
\cga_vga_video|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~20_combout\ = (\cga_vga_video|hcount\(10) & (\cga_vga_video|Add1~19\ $ (GND))) # (!\cga_vga_video|hcount\(10) & (!\cga_vga_video|Add1~19\ & VCC))
-- \cga_vga_video|Add1~21\ = CARRY((\cga_vga_video|hcount\(10) & !\cga_vga_video|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(10),
	datad => VCC,
	cin => \cga_vga_video|Add1~19\,
	combout => \cga_vga_video|Add1~20_combout\,
	cout => \cga_vga_video|Add1~21\);

-- Location: FF_X10_Y10_N21
\cga_vga_video|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~20_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(10));

-- Location: LCCOMB_X10_Y10_N22
\cga_vga_video|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~22_combout\ = (\cga_vga_video|hcount\(11) & (!\cga_vga_video|Add1~21\)) # (!\cga_vga_video|hcount\(11) & ((\cga_vga_video|Add1~21\) # (GND)))
-- \cga_vga_video|Add1~23\ = CARRY((!\cga_vga_video|Add1~21\) # (!\cga_vga_video|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(11),
	datad => VCC,
	cin => \cga_vga_video|Add1~21\,
	combout => \cga_vga_video|Add1~22_combout\,
	cout => \cga_vga_video|Add1~23\);

-- Location: FF_X10_Y10_N23
\cga_vga_video|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~22_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(11));

-- Location: LCCOMB_X10_Y10_N24
\cga_vga_video|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~24_combout\ = (\cga_vga_video|hcount\(12) & (\cga_vga_video|Add1~23\ $ (GND))) # (!\cga_vga_video|hcount\(12) & (!\cga_vga_video|Add1~23\ & VCC))
-- \cga_vga_video|Add1~25\ = CARRY((\cga_vga_video|hcount\(12) & !\cga_vga_video|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(12),
	datad => VCC,
	cin => \cga_vga_video|Add1~23\,
	combout => \cga_vga_video|Add1~24_combout\,
	cout => \cga_vga_video|Add1~25\);

-- Location: FF_X10_Y10_N25
\cga_vga_video|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~24_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(12));

-- Location: LCCOMB_X10_Y10_N26
\cga_vga_video|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~26_combout\ = (\cga_vga_video|hcount\(13) & (!\cga_vga_video|Add1~25\)) # (!\cga_vga_video|hcount\(13) & ((\cga_vga_video|Add1~25\) # (GND)))
-- \cga_vga_video|Add1~27\ = CARRY((!\cga_vga_video|Add1~25\) # (!\cga_vga_video|hcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(13),
	datad => VCC,
	cin => \cga_vga_video|Add1~25\,
	combout => \cga_vga_video|Add1~26_combout\,
	cout => \cga_vga_video|Add1~27\);

-- Location: FF_X10_Y10_N27
\cga_vga_video|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~26_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(13));

-- Location: LCCOMB_X10_Y10_N28
\cga_vga_video|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~28_combout\ = (\cga_vga_video|hcount\(14) & (\cga_vga_video|Add1~27\ $ (GND))) # (!\cga_vga_video|hcount\(14) & (!\cga_vga_video|Add1~27\ & VCC))
-- \cga_vga_video|Add1~29\ = CARRY((\cga_vga_video|hcount\(14) & !\cga_vga_video|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(14),
	datad => VCC,
	cin => \cga_vga_video|Add1~27\,
	combout => \cga_vga_video|Add1~28_combout\,
	cout => \cga_vga_video|Add1~29\);

-- Location: FF_X10_Y10_N29
\cga_vga_video|hcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~28_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(14));

-- Location: LCCOMB_X10_Y10_N30
\cga_vga_video|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add1~30_combout\ = \cga_vga_video|hcount\(15) $ (\cga_vga_video|Add1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(15),
	cin => \cga_vga_video|Add1~29\,
	combout => \cga_vga_video|Add1~30_combout\);

-- Location: FF_X10_Y10_N31
\cga_vga_video|hcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add1~30_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(15));

-- Location: LCCOMB_X9_Y10_N8
\cga_vga_video|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal0~0_combout\ = (!\cga_vga_video|hcount\(13) & (!\cga_vga_video|hcount\(14) & (!\cga_vga_video|hcount\(15) & !\cga_vga_video|hcount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(13),
	datab => \cga_vga_video|hcount\(14),
	datac => \cga_vga_video|hcount\(15),
	datad => \cga_vga_video|hcount\(12),
	combout => \cga_vga_video|Equal0~0_combout\);

-- Location: LCCOMB_X9_Y10_N4
\cga_vga_video|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal0~1_combout\ = (\cga_vga_video|hcount\(9) & (\cga_vga_video|Equal0~0_combout\ & (!\cga_vga_video|hcount\(10) & !\cga_vga_video|hcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(9),
	datab => \cga_vga_video|Equal0~0_combout\,
	datac => \cga_vga_video|hcount\(10),
	datad => \cga_vga_video|hcount\(11),
	combout => \cga_vga_video|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y10_N18
\cga_vga_video|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal0~3_combout\ = (\cga_vga_video|hcount\(8) & (!\cga_vga_video|hcount\(7) & (\cga_vga_video|hcount\(5) & !\cga_vga_video|hcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(8),
	datab => \cga_vga_video|hcount\(7),
	datac => \cga_vga_video|hcount\(5),
	datad => \cga_vga_video|hcount\(6),
	combout => \cga_vga_video|Equal0~3_combout\);

-- Location: LCCOMB_X11_Y10_N28
\cga_vga_video|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal0~6_combout\ = (\cga_vga_video|Equal0~2_combout\ & (\cga_vga_video|Equal0~1_combout\ & \cga_vga_video|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|Equal0~2_combout\,
	datac => \cga_vga_video|Equal0~1_combout\,
	datad => \cga_vga_video|Equal0~3_combout\,
	combout => \cga_vga_video|Equal0~6_combout\);

-- Location: LCCOMB_X9_Y10_N22
\cga_vga_video|hcount~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|hcount~2_combout\ = (!\cga_vga_video|hcount\(0) & ((!\cga_vga_video|Equal0~6_combout\) # (!\cga_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(1),
	datac => \cga_vga_video|hcount\(0),
	datad => \cga_vga_video|Equal0~6_combout\,
	combout => \cga_vga_video|hcount~2_combout\);

-- Location: FF_X9_Y10_N23
\cga_vga_video|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|hcount~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(0));

-- Location: LCCOMB_X9_Y10_N20
\cga_vga_video|hcount~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|hcount~3_combout\ = (\cga_vga_video|Add1~2_combout\ & ((\cga_vga_video|hcount\(0)) # ((!\cga_vga_video|hcount\(1)) # (!\cga_vga_video|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(0),
	datab => \cga_vga_video|Equal0~6_combout\,
	datac => \cga_vga_video|hcount\(1),
	datad => \cga_vga_video|Add1~2_combout\,
	combout => \cga_vga_video|hcount~3_combout\);

-- Location: FF_X9_Y10_N21
\cga_vga_video|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|hcount~3_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(1));

-- Location: LCCOMB_X9_Y10_N10
\cga_vga_video|hcount~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|hcount~0_combout\ = (\cga_vga_video|Add1~16_combout\ & (((\cga_vga_video|hcount\(0)) # (!\cga_vga_video|Equal0~6_combout\)) # (!\cga_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(1),
	datab => \cga_vga_video|Add1~16_combout\,
	datac => \cga_vga_video|hcount\(0),
	datad => \cga_vga_video|Equal0~6_combout\,
	combout => \cga_vga_video|hcount~0_combout\);

-- Location: FF_X9_Y10_N11
\cga_vga_video|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|hcount~0_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hcount\(8));

-- Location: LCCOMB_X11_Y10_N16
\cga_vga_video|process_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_5~0_combout\ = (!\cga_vga_video|hcount\(0) & !\cga_vga_video|hcount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(0),
	datac => \cga_vga_video|hcount\(2),
	combout => \cga_vga_video|process_5~0_combout\);

-- Location: LCCOMB_X11_Y10_N26
\cga_vga_video|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal3~1_combout\ = (!\cga_vga_video|hcount\(8) & (\cga_vga_video|hcount\(7) & (\cga_vga_video|Equal0~1_combout\ & \cga_vga_video|process_5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(8),
	datab => \cga_vga_video|hcount\(7),
	datac => \cga_vga_video|Equal0~1_combout\,
	datad => \cga_vga_video|process_5~0_combout\,
	combout => \cga_vga_video|Equal3~1_combout\);

-- Location: LCCOMB_X11_Y10_N10
\cga_vga_video|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal5~0_combout\ = (\cga_vga_video|hcount\(4) & (!\cga_vga_video|hcount\(3) & (!\cga_vga_video|hcount\(5) & !\cga_vga_video|hcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(4),
	datab => \cga_vga_video|hcount\(3),
	datac => \cga_vga_video|hcount\(5),
	datad => \cga_vga_video|hcount\(6),
	combout => \cga_vga_video|Equal5~0_combout\);

-- Location: LCCOMB_X11_Y10_N8
\cga_vga_video|rd_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|rd_req~0_combout\ = (\cga_vga_video|rd_req~q\) # ((\cga_vga_video|Equal3~1_combout\ & (!\cga_vga_video|hcount\(1) & \cga_vga_video|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal3~1_combout\,
	datab => \cga_vga_video|hcount\(1),
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_vga_video|Equal5~0_combout\,
	combout => \cga_vga_video|rd_req~0_combout\);

-- Location: LCCOMB_X17_Y8_N6
\cga_sram|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector11~2_combout\ = (\cga_sram|SramRoutine.SramRoutine_Store~q\ & ((\cga_sram|Equal0~3_combout\) # (!\cga_sram|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \cga_sram|LessThan1~2_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|Selector11~2_combout\);

-- Location: LCCOMB_X19_Y8_N4
\cga_sram|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector11~1_combout\ = (!\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|SramRoutine.SramRoutine_Store~q\ & \cga_sram|store_col~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datab => \cga_sram|Selector11~0_combout\,
	datac => \cga_sram|SramRoutineSeq\(0),
	datad => \cga_sram|store_col~0_combout\,
	combout => \cga_sram|Selector11~1_combout\);

-- Location: FF_X19_Y8_N5
\cga_sram|SramRoutineSeq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector11~1_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(0));

-- Location: LCCOMB_X19_Y8_N6
\cga_sram|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~1\ = CARRY(\cga_sram|SramRoutineSeq\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datad => VCC,
	cout => \cga_sram|Add0~1\);

-- Location: LCCOMB_X19_Y8_N8
\cga_sram|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~2_combout\ = (\cga_sram|SramRoutineSeq\(1) & (!\cga_sram|Add0~1\)) # (!\cga_sram|SramRoutineSeq\(1) & ((\cga_sram|Add0~1\) # (GND)))
-- \cga_sram|Add0~3\ = CARRY((!\cga_sram|Add0~1\) # (!\cga_sram|SramRoutineSeq\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(1),
	datad => VCC,
	cin => \cga_sram|Add0~1\,
	combout => \cga_sram|Add0~2_combout\,
	cout => \cga_sram|Add0~3\);

-- Location: LCCOMB_X19_Y8_N0
\cga_sram|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector10~0_combout\ = (\cga_sram|Add0~2_combout\ & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|SramRoutine.SramRoutine_Store~q\ & \cga_sram|store_col~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datab => \cga_sram|Selector11~0_combout\,
	datac => \cga_sram|Add0~2_combout\,
	datad => \cga_sram|store_col~0_combout\,
	combout => \cga_sram|Selector10~0_combout\);

-- Location: FF_X19_Y8_N1
\cga_sram|SramRoutineSeq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector10~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(1));

-- Location: LCCOMB_X19_Y8_N10
\cga_sram|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~4_combout\ = (\cga_sram|SramRoutineSeq\(2) & (\cga_sram|Add0~3\ $ (GND))) # (!\cga_sram|SramRoutineSeq\(2) & (!\cga_sram|Add0~3\ & VCC))
-- \cga_sram|Add0~5\ = CARRY((\cga_sram|SramRoutineSeq\(2) & !\cga_sram|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(2),
	datad => VCC,
	cin => \cga_sram|Add0~3\,
	combout => \cga_sram|Add0~4_combout\,
	cout => \cga_sram|Add0~5\);

-- Location: LCCOMB_X19_Y8_N2
\cga_sram|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector9~0_combout\ = (\cga_sram|Add0~4_combout\ & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|SramRoutine.SramRoutine_Store~q\ & \cga_sram|store_col~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add0~4_combout\,
	datab => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \cga_sram|Selector11~0_combout\,
	datad => \cga_sram|store_col~0_combout\,
	combout => \cga_sram|Selector9~0_combout\);

-- Location: FF_X19_Y8_N3
\cga_sram|SramRoutineSeq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector9~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(2));

-- Location: LCCOMB_X19_Y8_N12
\cga_sram|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~6_combout\ = (\cga_sram|SramRoutineSeq\(3) & (!\cga_sram|Add0~5\)) # (!\cga_sram|SramRoutineSeq\(3) & ((\cga_sram|Add0~5\) # (GND)))
-- \cga_sram|Add0~7\ = CARRY((!\cga_sram|Add0~5\) # (!\cga_sram|SramRoutineSeq\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(3),
	datad => VCC,
	cin => \cga_sram|Add0~5\,
	combout => \cga_sram|Add0~6_combout\,
	cout => \cga_sram|Add0~7\);

-- Location: LCCOMB_X18_Y8_N20
\cga_sram|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector8~0_combout\ = (\cga_sram|Add0~6_combout\ & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|SramRoutine.SramRoutine_Store~q\ & \cga_sram|store_col~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector11~0_combout\,
	datab => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \cga_sram|Add0~6_combout\,
	datad => \cga_sram|store_col~0_combout\,
	combout => \cga_sram|Selector8~0_combout\);

-- Location: FF_X18_Y8_N21
\cga_sram|SramRoutineSeq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector8~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(3));

-- Location: LCCOMB_X19_Y8_N14
\cga_sram|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~8_combout\ = (\cga_sram|SramRoutineSeq\(4) & (\cga_sram|Add0~7\ $ (GND))) # (!\cga_sram|SramRoutineSeq\(4) & (!\cga_sram|Add0~7\ & VCC))
-- \cga_sram|Add0~9\ = CARRY((\cga_sram|SramRoutineSeq\(4) & !\cga_sram|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(4),
	datad => VCC,
	cin => \cga_sram|Add0~7\,
	combout => \cga_sram|Add0~8_combout\,
	cout => \cga_sram|Add0~9\);

-- Location: LCCOMB_X18_Y8_N2
\cga_sram|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector7~0_combout\ = (\cga_sram|Add0~8_combout\ & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|SramRoutine.SramRoutine_Store~q\ & \cga_sram|store_col~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector11~0_combout\,
	datab => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \cga_sram|Add0~8_combout\,
	datad => \cga_sram|store_col~0_combout\,
	combout => \cga_sram|Selector7~0_combout\);

-- Location: FF_X18_Y8_N3
\cga_sram|SramRoutineSeq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector7~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(4));

-- Location: LCCOMB_X19_Y8_N16
\cga_sram|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~10_combout\ = (\cga_sram|SramRoutineSeq\(5) & (!\cga_sram|Add0~9\)) # (!\cga_sram|SramRoutineSeq\(5) & ((\cga_sram|Add0~9\) # (GND)))
-- \cga_sram|Add0~11\ = CARRY((!\cga_sram|Add0~9\) # (!\cga_sram|SramRoutineSeq\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(5),
	datad => VCC,
	cin => \cga_sram|Add0~9\,
	combout => \cga_sram|Add0~10_combout\,
	cout => \cga_sram|Add0~11\);

-- Location: LCCOMB_X18_Y8_N22
\cga_sram|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector6~0_combout\ = (\cga_sram|Add0~10_combout\ & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|store_col~0_combout\ & \cga_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|store_col~0_combout\,
	datab => \cga_sram|Add0~10_combout\,
	datac => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \cga_sram|Selector11~0_combout\,
	combout => \cga_sram|Selector6~0_combout\);

-- Location: FF_X18_Y8_N23
\cga_sram|SramRoutineSeq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector6~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(5));

-- Location: LCCOMB_X19_Y8_N18
\cga_sram|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~12_combout\ = (\cga_sram|SramRoutineSeq\(6) & (\cga_sram|Add0~11\ $ (GND))) # (!\cga_sram|SramRoutineSeq\(6) & (!\cga_sram|Add0~11\ & VCC))
-- \cga_sram|Add0~13\ = CARRY((\cga_sram|SramRoutineSeq\(6) & !\cga_sram|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(6),
	datad => VCC,
	cin => \cga_sram|Add0~11\,
	combout => \cga_sram|Add0~12_combout\,
	cout => \cga_sram|Add0~13\);

-- Location: LCCOMB_X19_Y8_N20
\cga_sram|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~14_combout\ = (\cga_sram|SramRoutineSeq\(7) & (!\cga_sram|Add0~13\)) # (!\cga_sram|SramRoutineSeq\(7) & ((\cga_sram|Add0~13\) # (GND)))
-- \cga_sram|Add0~15\ = CARRY((!\cga_sram|Add0~13\) # (!\cga_sram|SramRoutineSeq\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(7),
	datad => VCC,
	cin => \cga_sram|Add0~13\,
	combout => \cga_sram|Add0~14_combout\,
	cout => \cga_sram|Add0~15\);

-- Location: LCCOMB_X19_Y8_N22
\cga_sram|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~16_combout\ = (\cga_sram|SramRoutineSeq\(8) & (\cga_sram|Add0~15\ $ (GND))) # (!\cga_sram|SramRoutineSeq\(8) & (!\cga_sram|Add0~15\ & VCC))
-- \cga_sram|Add0~17\ = CARRY((\cga_sram|SramRoutineSeq\(8) & !\cga_sram|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(8),
	datad => VCC,
	cin => \cga_sram|Add0~15\,
	combout => \cga_sram|Add0~16_combout\,
	cout => \cga_sram|Add0~17\);

-- Location: LCCOMB_X18_Y8_N0
\cga_sram|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector3~0_combout\ = (\cga_sram|Add0~16_combout\ & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|store_col~0_combout\ & \cga_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|store_col~0_combout\,
	datab => \cga_sram|Add0~16_combout\,
	datac => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \cga_sram|Selector11~0_combout\,
	combout => \cga_sram|Selector3~0_combout\);

-- Location: FF_X18_Y8_N1
\cga_sram|SramRoutineSeq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector3~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(8));

-- Location: LCCOMB_X19_Y8_N24
\cga_sram|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~18_combout\ = (\cga_sram|SramRoutineSeq\(9) & (!\cga_sram|Add0~17\)) # (!\cga_sram|SramRoutineSeq\(9) & ((\cga_sram|Add0~17\) # (GND)))
-- \cga_sram|Add0~19\ = CARRY((!\cga_sram|Add0~17\) # (!\cga_sram|SramRoutineSeq\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(9),
	datad => VCC,
	cin => \cga_sram|Add0~17\,
	combout => \cga_sram|Add0~18_combout\,
	cout => \cga_sram|Add0~19\);

-- Location: LCCOMB_X18_Y8_N28
\cga_sram|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector2~0_combout\ = (\cga_sram|Add0~18_combout\ & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|SramRoutine.SramRoutine_Store~q\ & \cga_sram|store_col~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector11~0_combout\,
	datab => \cga_sram|Add0~18_combout\,
	datac => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \cga_sram|store_col~0_combout\,
	combout => \cga_sram|Selector2~0_combout\);

-- Location: FF_X18_Y8_N29
\cga_sram|SramRoutineSeq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector2~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(9));

-- Location: LCCOMB_X19_Y8_N26
\cga_sram|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~20_combout\ = (\cga_sram|SramRoutineSeq\(10) & (\cga_sram|Add0~19\ $ (GND))) # (!\cga_sram|SramRoutineSeq\(10) & (!\cga_sram|Add0~19\ & VCC))
-- \cga_sram|Add0~21\ = CARRY((\cga_sram|SramRoutineSeq\(10) & !\cga_sram|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(10),
	datad => VCC,
	cin => \cga_sram|Add0~19\,
	combout => \cga_sram|Add0~20_combout\,
	cout => \cga_sram|Add0~21\);

-- Location: LCCOMB_X18_Y8_N30
\cga_sram|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector1~0_combout\ = (\cga_sram|Add0~20_combout\ & ((\cga_sram|Selector11~0_combout\) # (\cga_sram|Selector11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector11~0_combout\,
	datac => \cga_sram|Selector11~2_combout\,
	datad => \cga_sram|Add0~20_combout\,
	combout => \cga_sram|Selector1~0_combout\);

-- Location: FF_X18_Y8_N31
\cga_sram|SramRoutineSeq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector1~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(10));

-- Location: LCCOMB_X19_Y8_N28
\cga_sram|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add0~22_combout\ = \cga_sram|SramRoutineSeq\(11) $ (\cga_sram|Add0~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(11),
	cin => \cga_sram|Add0~21\,
	combout => \cga_sram|Add0~22_combout\);

-- Location: LCCOMB_X18_Y8_N26
\cga_sram|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector0~2_combout\ = (\cga_sram|Add0~22_combout\ & ((\cga_sram|Selector11~2_combout\) # (\cga_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|Add0~22_combout\,
	datac => \cga_sram|Selector11~2_combout\,
	datad => \cga_sram|Selector11~0_combout\,
	combout => \cga_sram|Selector0~2_combout\);

-- Location: FF_X18_Y8_N27
\cga_sram|SramRoutineSeq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector0~2_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(11));

-- Location: LCCOMB_X18_Y8_N16
\cga_sram|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|LessThan0~0_combout\ = (!\cga_sram|SramRoutineSeq\(11) & (!\cga_sram|SramRoutineSeq\(10) & !\cga_sram|SramRoutineSeq\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(11),
	datac => \cga_sram|SramRoutineSeq\(10),
	datad => \cga_sram|SramRoutineSeq\(8),
	combout => \cga_sram|LessThan0~0_combout\);

-- Location: LCCOMB_X18_Y8_N24
\cga_sram|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Equal0~0_combout\ = (!\cga_sram|SramRoutineSeq\(10) & (!\cga_sram|SramRoutineSeq\(11) & !\cga_sram|SramRoutineSeq\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(10),
	datac => \cga_sram|SramRoutineSeq\(11),
	datad => \cga_sram|SramRoutineSeq\(9),
	combout => \cga_sram|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y8_N26
\cga_sram|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|LessThan0~1_combout\ = (!\cga_sram|Equal0~0_combout\ & (((\cga_sram|SramRoutineSeq\(7) & \cga_sram|LessThan1~0_combout\)) # (!\cga_sram|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(7),
	datab => \cga_sram|LessThan0~0_combout\,
	datac => \cga_sram|LessThan1~0_combout\,
	datad => \cga_sram|Equal0~0_combout\,
	combout => \cga_sram|LessThan0~1_combout\);

-- Location: FF_X17_Y8_N27
\cga_sram|rd_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|LessThan0~1_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	sclr => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|rd_ack~q\);

-- Location: FF_X11_Y10_N9
\cga_vga_video|rd_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_vga_video|rd_req~0_combout\,
	clrn => \cga_sram|ALT_INV_rd_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|rd_req~q\);

-- Location: LCCOMB_X14_Y8_N22
\cga_sram|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector32~0_combout\ = (\cga_sram|Selector11~2_combout\) # ((\cga_genlock|wr_req~q\ & (!\cga_vga_video|rd_req~q\ & !\cga_sram|SramRoutine.SramRoutine_Idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|wr_req~q\,
	datab => \cga_vga_video|rd_req~q\,
	datac => \cga_sram|SramRoutine.SramRoutine_Idle~q\,
	datad => \cga_sram|Selector11~2_combout\,
	combout => \cga_sram|Selector32~0_combout\);

-- Location: FF_X14_Y8_N23
\cga_sram|SramRoutine.SramRoutine_Store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector32~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutine.SramRoutine_Store~q\);

-- Location: LCCOMB_X18_Y8_N10
\cga_sram|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector4~0_combout\ = (\cga_sram|Add0~14_combout\ & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|SramRoutine.SramRoutine_Store~q\ & \cga_sram|store_col~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector11~0_combout\,
	datab => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \cga_sram|Add0~14_combout\,
	datad => \cga_sram|store_col~0_combout\,
	combout => \cga_sram|Selector4~0_combout\);

-- Location: FF_X18_Y8_N11
\cga_sram|SramRoutineSeq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector4~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(7));

-- Location: LCCOMB_X18_Y8_N4
\cga_sram|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Equal0~1_combout\ = (!\cga_sram|SramRoutineSeq\(7) & (!\cga_sram|SramRoutineSeq\(4) & (!\cga_sram|SramRoutineSeq\(5) & !\cga_sram|SramRoutineSeq\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(7),
	datab => \cga_sram|SramRoutineSeq\(4),
	datac => \cga_sram|SramRoutineSeq\(5),
	datad => \cga_sram|SramRoutineSeq\(6),
	combout => \cga_sram|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y8_N30
\cga_sram|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Equal0~2_combout\ = (!\cga_sram|SramRoutineSeq\(2) & (!\cga_sram|SramRoutineSeq\(3) & (!\cga_sram|SramRoutineSeq\(0) & !\cga_sram|SramRoutineSeq\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(2),
	datab => \cga_sram|SramRoutineSeq\(3),
	datac => \cga_sram|SramRoutineSeq\(0),
	datad => \cga_sram|SramRoutineSeq\(1),
	combout => \cga_sram|Equal0~2_combout\);

-- Location: LCCOMB_X17_Y8_N18
\cga_sram|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Equal0~3_combout\ = (\cga_sram|Equal0~1_combout\ & (\cga_sram|Equal0~0_combout\ & (!\cga_sram|SramRoutineSeq\(8) & \cga_sram|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Equal0~1_combout\,
	datab => \cga_sram|Equal0~0_combout\,
	datac => \cga_sram|SramRoutineSeq\(8),
	datad => \cga_sram|Equal0~2_combout\,
	combout => \cga_sram|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y8_N14
\cga_sram|store_col~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~0_combout\ = (\cga_sram|Equal0~3_combout\) # (!\cga_sram|LessThan1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sram|LessThan1~2_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|store_col~0_combout\);

-- Location: LCCOMB_X18_Y8_N6
\cga_sram|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector5~0_combout\ = (\cga_sram|Add0~12_combout\ & ((\cga_sram|Selector11~0_combout\) # ((\cga_sram|store_col~0_combout\ & \cga_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|store_col~0_combout\,
	datab => \cga_sram|Add0~12_combout\,
	datac => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \cga_sram|Selector11~0_combout\,
	combout => \cga_sram|Selector5~0_combout\);

-- Location: FF_X18_Y8_N7
\cga_sram|SramRoutineSeq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector5~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutineSeq\(6));

-- Location: LCCOMB_X18_Y8_N12
\cga_sram|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|LessThan1~0_combout\ = (\cga_sram|SramRoutineSeq\(6) & (\cga_sram|SramRoutineSeq\(4) & (\cga_sram|SramRoutineSeq\(5) & \cga_sram|SramRoutineSeq\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(6),
	datab => \cga_sram|SramRoutineSeq\(4),
	datac => \cga_sram|SramRoutineSeq\(5),
	datad => \cga_sram|SramRoutineSeq\(3),
	combout => \cga_sram|LessThan1~0_combout\);

-- Location: LCCOMB_X18_Y8_N18
\cga_sram|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Equal0~4_combout\ = (!\cga_sram|SramRoutineSeq\(11) & (!\cga_sram|SramRoutineSeq\(9) & (!\cga_sram|SramRoutineSeq\(10) & !\cga_sram|SramRoutineSeq\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(11),
	datab => \cga_sram|SramRoutineSeq\(9),
	datac => \cga_sram|SramRoutineSeq\(10),
	datad => \cga_sram|SramRoutineSeq\(8),
	combout => \cga_sram|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y8_N8
\cga_sram|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|LessThan1~1_combout\ = (!\cga_sram|SramRoutineSeq\(11) & (!\cga_sram|SramRoutineSeq\(9) & (!\cga_sram|SramRoutineSeq\(10) & !\cga_sram|SramRoutineSeq\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutineSeq\(11),
	datab => \cga_sram|SramRoutineSeq\(9),
	datac => \cga_sram|SramRoutineSeq\(10),
	datad => \cga_sram|SramRoutineSeq\(7),
	combout => \cga_sram|LessThan1~1_combout\);

-- Location: LCCOMB_X18_Y8_N14
\cga_sram|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|LessThan1~2_combout\ = (!\cga_sram|Equal0~4_combout\ & (((\cga_sram|LessThan1~0_combout\ & \cga_sram|SramRoutineSeq\(2))) # (!\cga_sram|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|LessThan1~0_combout\,
	datab => \cga_sram|Equal0~4_combout\,
	datac => \cga_sram|LessThan1~1_combout\,
	datad => \cga_sram|SramRoutineSeq\(2),
	combout => \cga_sram|LessThan1~2_combout\);

-- Location: FF_X18_Y8_N15
\cga_sram|wr_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|LessThan1~2_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	sclr => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|wr_ack~q\);

-- Location: FF_X17_Y7_N17
\cga_genlock|wr_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_genlock|wr_req~0_combout\,
	clrn => \cga_sram|ALT_INV_wr_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|wr_req~q\);

-- Location: LCCOMB_X16_Y8_N28
\cga_sram|SramAdr[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[17]~18_combout\ = (\cga_sram|Equal0~3_combout\) # (!\cga_sram|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|LessThan0~1_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|SramAdr[17]~18_combout\);

-- Location: LCCOMB_X14_Y8_N18
\cga_sram|SramRoutine.SramRoutine_Idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramRoutine.SramRoutine_Idle~0_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (((\cga_sram|SramAdr[17]~18_combout\)))) # (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_genlock|wr_req~q\) # ((\cga_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|wr_req~q\,
	datab => \cga_vga_video|rd_req~q\,
	datac => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \cga_sram|SramAdr[17]~18_combout\,
	combout => \cga_sram|SramRoutine.SramRoutine_Idle~0_combout\);

-- Location: LCCOMB_X14_Y8_N0
\cga_sram|SramRoutine.SramRoutine_Idle~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramRoutine.SramRoutine_Idle~feeder_combout\ = \cga_sram|SramRoutine.SramRoutine_Idle~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_sram|SramRoutine.SramRoutine_Idle~0_combout\,
	combout => \cga_sram|SramRoutine.SramRoutine_Idle~feeder_combout\);

-- Location: FF_X14_Y8_N1
\cga_sram|SramRoutine.SramRoutine_Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramRoutine.SramRoutine_Idle~feeder_combout\,
	asdata => \cga_sram|store_col~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutine.SramRoutine_Idle~q\);

-- Location: LCCOMB_X14_Y8_N26
\cga_sram|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector31~0_combout\ = (\cga_sram|SramRoutine.SramRoutine_Idle~q\ & (((\cga_sram|SramRoutine.SramRoutine_Load~q\ & \cga_sram|SramAdr[17]~18_combout\)))) # (!\cga_sram|SramRoutine.SramRoutine_Idle~q\ & ((\cga_vga_video|rd_req~q\) # 
-- ((\cga_sram|SramRoutine.SramRoutine_Load~q\ & \cga_sram|SramAdr[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Idle~q\,
	datab => \cga_vga_video|rd_req~q\,
	datac => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \cga_sram|SramAdr[17]~18_combout\,
	combout => \cga_sram|Selector31~0_combout\);

-- Location: FF_X14_Y8_N27
\cga_sram|SramRoutine.SramRoutine_Load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector31~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramRoutine.SramRoutine_Load~q\);

-- Location: LCCOMB_X17_Y8_N12
\cga_sram|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector11~0_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Equal0~3_combout\) # (!\cga_sram|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \cga_sram|LessThan0~1_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|Selector11~0_combout\);

-- Location: LCCOMB_X17_Y8_N10
\cga_sram|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector0~3_combout\ = (\cga_sram|Selector11~0_combout\) # ((\cga_sram|SramRoutine.SramRoutine_Store~q\ & ((\cga_sram|Equal0~3_combout\) # (!\cga_sram|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector11~0_combout\,
	datab => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \cga_sram|LessThan1~2_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|Selector0~3_combout\);

-- Location: FF_X21_Y10_N31
\cga_sram|SramAdr[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[0]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr[0]~en_q\);

-- Location: CLKCTRL_G1
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: PLL_2
\pll1|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 2,
	c0_mode => "odd",
	c0_ph => 0,
	c1_high => 12,
	c1_initial => 1,
	c1_low => 11,
	c1_mode => "odd",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 13,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 23,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 13,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 13,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 192,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \pll1|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll1|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \pll1|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll1|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X13_Y24_N22
\SW2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW2,
	o => \SW2~input_o\);

-- Location: LCCOMB_X8_Y4_N0
\hgc_sync_level|hcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[0]~16_combout\ = \hgc_sync_level|hcount\(0) $ (VCC)
-- \hgc_sync_level|hcount[0]~17\ = CARRY(\hgc_sync_level|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(0),
	datad => VCC,
	combout => \hgc_sync_level|hcount[0]~16_combout\,
	cout => \hgc_sync_level|hcount[0]~17\);

-- Location: LCCOMB_X22_Y4_N10
\mda_sync_level|hsync_adjust[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hsync_adjust[3]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_sync_level|hsync_adjust[3]~feeder_combout\);

-- Location: FF_X22_Y4_N11
\mda_sync_level|hsync_adjust[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hsync_adjust[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hsync_adjust\(3));

-- Location: LCCOMB_X9_Y4_N30
\hgc_sync_level|peak~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|peak~7_combout\ = (!\hgc_sync_level|peak\(0) & (!\hgc_sync_level|LessThan1~4_combout\ & (\hgc_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \hgc_sync_level|peak\(0),
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|peak~7_combout\);

-- Location: FF_X9_Y4_N31
\hgc_sync_level|peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|peak~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|peak\(0));

-- Location: LCCOMB_X9_Y4_N12
\hgc_sync_level|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Add1~1\ = CARRY(\hgc_sync_level|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|peak\(0),
	datad => VCC,
	cout => \hgc_sync_level|Add1~1\);

-- Location: LCCOMB_X9_Y4_N14
\hgc_sync_level|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Add1~2_combout\ = (\hgc_sync_level|peak\(1) & (!\hgc_sync_level|Add1~1\)) # (!\hgc_sync_level|peak\(1) & ((\hgc_sync_level|Add1~1\) # (GND)))
-- \hgc_sync_level|Add1~3\ = CARRY((!\hgc_sync_level|Add1~1\) # (!\hgc_sync_level|peak\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|peak\(1),
	datad => VCC,
	cin => \hgc_sync_level|Add1~1\,
	combout => \hgc_sync_level|Add1~2_combout\,
	cout => \hgc_sync_level|Add1~3\);

-- Location: LCCOMB_X9_Y4_N6
\hgc_sync_level|peak~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|peak~6_combout\ = (\hgc_sync_level|Add1~2_combout\ & (!\hgc_sync_level|LessThan1~4_combout\ & (\H~input_o\ $ (\hgc_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|Add1~2_combout\,
	datab => \H~input_o\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|peak~6_combout\);

-- Location: FF_X9_Y4_N7
\hgc_sync_level|peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|peak~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|peak\(1));

-- Location: LCCOMB_X9_Y4_N16
\hgc_sync_level|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Add1~4_combout\ = (\hgc_sync_level|peak\(2) & (\hgc_sync_level|Add1~3\ $ (GND))) # (!\hgc_sync_level|peak\(2) & (!\hgc_sync_level|Add1~3\ & VCC))
-- \hgc_sync_level|Add1~5\ = CARRY((\hgc_sync_level|peak\(2) & !\hgc_sync_level|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|peak\(2),
	datad => VCC,
	cin => \hgc_sync_level|Add1~3\,
	combout => \hgc_sync_level|Add1~4_combout\,
	cout => \hgc_sync_level|Add1~5\);

-- Location: LCCOMB_X9_Y4_N4
\hgc_sync_level|peak~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|peak~5_combout\ = (\hgc_sync_level|Add1~4_combout\ & (!\hgc_sync_level|LessThan1~4_combout\ & (\H~input_o\ $ (\hgc_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|Add1~4_combout\,
	datab => \H~input_o\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|peak~5_combout\);

-- Location: FF_X9_Y4_N5
\hgc_sync_level|peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|peak~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|peak\(2));

-- Location: LCCOMB_X9_Y4_N18
\hgc_sync_level|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Add1~6_combout\ = (\hgc_sync_level|peak\(3) & (!\hgc_sync_level|Add1~5\)) # (!\hgc_sync_level|peak\(3) & ((\hgc_sync_level|Add1~5\) # (GND)))
-- \hgc_sync_level|Add1~7\ = CARRY((!\hgc_sync_level|Add1~5\) # (!\hgc_sync_level|peak\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|peak\(3),
	datad => VCC,
	cin => \hgc_sync_level|Add1~5\,
	combout => \hgc_sync_level|Add1~6_combout\,
	cout => \hgc_sync_level|Add1~7\);

-- Location: LCCOMB_X10_Y4_N24
\hgc_sync_level|peak~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|peak~4_combout\ = (\hgc_sync_level|Add1~6_combout\ & (!\hgc_sync_level|LessThan1~4_combout\ & (\H~input_o\ $ (\hgc_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \H~input_o\,
	datab => \hgc_sync_level|Add1~6_combout\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|peak~4_combout\);

-- Location: FF_X10_Y4_N25
\hgc_sync_level|peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|peak~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|peak\(3));

-- Location: LCCOMB_X9_Y4_N20
\hgc_sync_level|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Add1~8_combout\ = (\hgc_sync_level|peak\(4) & (\hgc_sync_level|Add1~7\ $ (GND))) # (!\hgc_sync_level|peak\(4) & (!\hgc_sync_level|Add1~7\ & VCC))
-- \hgc_sync_level|Add1~9\ = CARRY((\hgc_sync_level|peak\(4) & !\hgc_sync_level|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|peak\(4),
	datad => VCC,
	cin => \hgc_sync_level|Add1~7\,
	combout => \hgc_sync_level|Add1~8_combout\,
	cout => \hgc_sync_level|Add1~9\);

-- Location: LCCOMB_X10_Y4_N2
\hgc_sync_level|peak~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|peak~3_combout\ = (\hgc_sync_level|Add1~8_combout\ & (!\hgc_sync_level|LessThan1~4_combout\ & (\H~input_o\ $ (\hgc_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \H~input_o\,
	datab => \hgc_sync_level|Add1~8_combout\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|peak~3_combout\);

-- Location: FF_X10_Y4_N3
\hgc_sync_level|peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|peak~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|peak\(4));

-- Location: LCCOMB_X9_Y4_N22
\hgc_sync_level|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Add1~10_combout\ = (\hgc_sync_level|peak\(5) & (!\hgc_sync_level|Add1~9\)) # (!\hgc_sync_level|peak\(5) & ((\hgc_sync_level|Add1~9\) # (GND)))
-- \hgc_sync_level|Add1~11\ = CARRY((!\hgc_sync_level|Add1~9\) # (!\hgc_sync_level|peak\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|peak\(5),
	datad => VCC,
	cin => \hgc_sync_level|Add1~9\,
	combout => \hgc_sync_level|Add1~10_combout\,
	cout => \hgc_sync_level|Add1~11\);

-- Location: LCCOMB_X10_Y4_N6
\hgc_sync_level|peak~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|peak~2_combout\ = (\hgc_sync_level|Add1~10_combout\ & (!\hgc_sync_level|LessThan1~4_combout\ & (\H~input_o\ $ (\hgc_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \H~input_o\,
	datab => \hgc_sync_level|Add1~10_combout\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|peak~2_combout\);

-- Location: FF_X10_Y4_N7
\hgc_sync_level|peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|peak~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|peak\(5));

-- Location: LCCOMB_X9_Y4_N24
\hgc_sync_level|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Add1~12_combout\ = (\hgc_sync_level|peak\(6) & (\hgc_sync_level|Add1~11\ $ (GND))) # (!\hgc_sync_level|peak\(6) & (!\hgc_sync_level|Add1~11\ & VCC))
-- \hgc_sync_level|Add1~13\ = CARRY((\hgc_sync_level|peak\(6) & !\hgc_sync_level|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|peak\(6),
	datad => VCC,
	cin => \hgc_sync_level|Add1~11\,
	combout => \hgc_sync_level|Add1~12_combout\,
	cout => \hgc_sync_level|Add1~13\);

-- Location: LCCOMB_X10_Y4_N4
\hgc_sync_level|peak~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|peak~1_combout\ = (\hgc_sync_level|Add1~12_combout\ & (!\hgc_sync_level|LessThan1~4_combout\ & (\H~input_o\ $ (\hgc_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \H~input_o\,
	datab => \hgc_sync_level|Add1~12_combout\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|peak~1_combout\);

-- Location: FF_X10_Y4_N5
\hgc_sync_level|peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|peak~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|peak\(6));

-- Location: LCCOMB_X9_Y4_N26
\hgc_sync_level|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Add1~14_combout\ = (\hgc_sync_level|peak\(7) & (!\hgc_sync_level|Add1~13\)) # (!\hgc_sync_level|peak\(7) & ((\hgc_sync_level|Add1~13\) # (GND)))
-- \hgc_sync_level|Add1~15\ = CARRY((!\hgc_sync_level|Add1~13\) # (!\hgc_sync_level|peak\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|peak\(7),
	datad => VCC,
	cin => \hgc_sync_level|Add1~13\,
	combout => \hgc_sync_level|Add1~14_combout\,
	cout => \hgc_sync_level|Add1~15\);

-- Location: LCCOMB_X10_Y4_N30
\hgc_sync_level|peak~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|peak~0_combout\ = (\hgc_sync_level|Add1~14_combout\ & (!\hgc_sync_level|LessThan1~4_combout\ & (\H~input_o\ $ (\hgc_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|Add1~14_combout\,
	datab => \H~input_o\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|peak~0_combout\);

-- Location: FF_X10_Y4_N31
\hgc_sync_level|peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|peak~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|peak\(7));

-- Location: LCCOMB_X9_Y4_N28
\hgc_sync_level|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Add1~16_combout\ = !\hgc_sync_level|Add1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \hgc_sync_level|Add1~15\,
	combout => \hgc_sync_level|Add1~16_combout\);

-- Location: LCCOMB_X12_Y7_N16
\hgc_genlock|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add6~0_combout\ = \hgc_genlock|sample_ticks\(0) $ (VCC)
-- \hgc_genlock|Add6~1\ = CARRY(\hgc_genlock|sample_ticks\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|sample_ticks\(0),
	datad => VCC,
	combout => \hgc_genlock|Add6~0_combout\,
	cout => \hgc_genlock|Add6~1\);

-- Location: LCCOMB_X32_Y10_N26
\hgc_genlock|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~38_combout\ = (\hgc_genlock|peak~0_combout\ & !\hgc_genlock|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~0_combout\,
	datac => \hgc_genlock|peak\(0),
	combout => \hgc_genlock|Add0~38_combout\);

-- Location: FF_X32_Y10_N27
\hgc_genlock|peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~38_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(0));

-- Location: LCCOMB_X33_Y11_N14
\hgc_genlock|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~1\ = CARRY(\hgc_genlock|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(0),
	datad => VCC,
	cout => \hgc_genlock|Add0~1\);

-- Location: LCCOMB_X33_Y11_N16
\hgc_genlock|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~2_combout\ = (\hgc_genlock|peak\(1) & (\hgc_genlock|Add0~1\ & VCC)) # (!\hgc_genlock|peak\(1) & (!\hgc_genlock|Add0~1\))
-- \hgc_genlock|Add0~3\ = CARRY((!\hgc_genlock|peak\(1) & !\hgc_genlock|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(1),
	datad => VCC,
	cin => \hgc_genlock|Add0~1\,
	combout => \hgc_genlock|Add0~2_combout\,
	cout => \hgc_genlock|Add0~3\);

-- Location: LCCOMB_X33_Y11_N6
\hgc_genlock|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~39_combout\ = (\hgc_genlock|peak~0_combout\ & \hgc_genlock|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~0_combout\,
	datad => \hgc_genlock|Add0~2_combout\,
	combout => \hgc_genlock|Add0~39_combout\);

-- Location: FF_X33_Y11_N7
\hgc_genlock|peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~39_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(1));

-- Location: LCCOMB_X33_Y11_N18
\hgc_genlock|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~4_combout\ = (\hgc_genlock|peak\(2) & ((GND) # (!\hgc_genlock|Add0~3\))) # (!\hgc_genlock|peak\(2) & (\hgc_genlock|Add0~3\ $ (GND)))
-- \hgc_genlock|Add0~5\ = CARRY((\hgc_genlock|peak\(2)) # (!\hgc_genlock|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(2),
	datad => VCC,
	cin => \hgc_genlock|Add0~3\,
	combout => \hgc_genlock|Add0~4_combout\,
	cout => \hgc_genlock|Add0~5\);

-- Location: LCCOMB_X32_Y10_N24
\hgc_genlock|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~40_combout\ = (\hgc_genlock|Add0~4_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add0~4_combout\,
	datac => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~40_combout\);

-- Location: FF_X32_Y10_N25
\hgc_genlock|peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~40_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(2));

-- Location: LCCOMB_X33_Y11_N20
\hgc_genlock|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~6_combout\ = (\hgc_genlock|peak\(3) & (\hgc_genlock|Add0~5\ & VCC)) # (!\hgc_genlock|peak\(3) & (!\hgc_genlock|Add0~5\))
-- \hgc_genlock|Add0~7\ = CARRY((!\hgc_genlock|peak\(3) & !\hgc_genlock|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(3),
	datad => VCC,
	cin => \hgc_genlock|Add0~5\,
	combout => \hgc_genlock|Add0~6_combout\,
	cout => \hgc_genlock|Add0~7\);

-- Location: LCCOMB_X32_Y10_N18
\hgc_genlock|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~41_combout\ = (\hgc_genlock|peak~0_combout\ & \hgc_genlock|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~0_combout\,
	datac => \hgc_genlock|Add0~6_combout\,
	combout => \hgc_genlock|Add0~41_combout\);

-- Location: FF_X32_Y10_N19
\hgc_genlock|peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~41_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(3));

-- Location: LCCOMB_X33_Y11_N22
\hgc_genlock|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~8_combout\ = (\hgc_genlock|peak\(4) & ((GND) # (!\hgc_genlock|Add0~7\))) # (!\hgc_genlock|peak\(4) & (\hgc_genlock|Add0~7\ $ (GND)))
-- \hgc_genlock|Add0~9\ = CARRY((\hgc_genlock|peak\(4)) # (!\hgc_genlock|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak\(4),
	datad => VCC,
	cin => \hgc_genlock|Add0~7\,
	combout => \hgc_genlock|Add0~8_combout\,
	cout => \hgc_genlock|Add0~9\);

-- Location: LCCOMB_X33_Y11_N8
\hgc_genlock|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~42_combout\ = (\hgc_genlock|Add0~8_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add0~8_combout\,
	datad => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~42_combout\);

-- Location: FF_X33_Y11_N9
\hgc_genlock|peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~42_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(4));

-- Location: LCCOMB_X33_Y11_N24
\hgc_genlock|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~10_combout\ = (\hgc_genlock|peak\(5) & (\hgc_genlock|Add0~9\ & VCC)) # (!\hgc_genlock|peak\(5) & (!\hgc_genlock|Add0~9\))
-- \hgc_genlock|Add0~11\ = CARRY((!\hgc_genlock|peak\(5) & !\hgc_genlock|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(5),
	datad => VCC,
	cin => \hgc_genlock|Add0~9\,
	combout => \hgc_genlock|Add0~10_combout\,
	cout => \hgc_genlock|Add0~11\);

-- Location: LCCOMB_X33_Y11_N10
\hgc_genlock|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~43_combout\ = (\hgc_genlock|peak~0_combout\ & \hgc_genlock|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~0_combout\,
	datad => \hgc_genlock|Add0~10_combout\,
	combout => \hgc_genlock|Add0~43_combout\);

-- Location: FF_X33_Y11_N11
\hgc_genlock|peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~43_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(5));

-- Location: LCCOMB_X33_Y11_N26
\hgc_genlock|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~12_combout\ = (\hgc_genlock|peak\(6) & ((GND) # (!\hgc_genlock|Add0~11\))) # (!\hgc_genlock|peak\(6) & (\hgc_genlock|Add0~11\ $ (GND)))
-- \hgc_genlock|Add0~13\ = CARRY((\hgc_genlock|peak\(6)) # (!\hgc_genlock|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(6),
	datad => VCC,
	cin => \hgc_genlock|Add0~11\,
	combout => \hgc_genlock|Add0~12_combout\,
	cout => \hgc_genlock|Add0~13\);

-- Location: LCCOMB_X33_Y11_N12
\hgc_genlock|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~44_combout\ = (\hgc_genlock|Add0~12_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add0~12_combout\,
	datad => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~44_combout\);

-- Location: FF_X33_Y11_N13
\hgc_genlock|peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~44_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(6));

-- Location: LCCOMB_X33_Y11_N28
\hgc_genlock|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~14_combout\ = (\hgc_genlock|peak\(7) & (\hgc_genlock|Add0~13\ & VCC)) # (!\hgc_genlock|peak\(7) & (!\hgc_genlock|Add0~13\))
-- \hgc_genlock|Add0~15\ = CARRY((!\hgc_genlock|peak\(7) & !\hgc_genlock|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak\(7),
	datad => VCC,
	cin => \hgc_genlock|Add0~13\,
	combout => \hgc_genlock|Add0~14_combout\,
	cout => \hgc_genlock|Add0~15\);

-- Location: LCCOMB_X33_Y11_N4
\hgc_genlock|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~45_combout\ = (\hgc_genlock|peak~0_combout\ & \hgc_genlock|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~0_combout\,
	datad => \hgc_genlock|Add0~14_combout\,
	combout => \hgc_genlock|Add0~45_combout\);

-- Location: FF_X33_Y11_N5
\hgc_genlock|peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~45_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(7));

-- Location: LCCOMB_X33_Y11_N30
\hgc_genlock|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~16_combout\ = (\hgc_genlock|peak\(8) & ((GND) # (!\hgc_genlock|Add0~15\))) # (!\hgc_genlock|peak\(8) & (\hgc_genlock|Add0~15\ $ (GND)))
-- \hgc_genlock|Add0~17\ = CARRY((\hgc_genlock|peak\(8)) # (!\hgc_genlock|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak\(8),
	datad => VCC,
	cin => \hgc_genlock|Add0~15\,
	combout => \hgc_genlock|Add0~16_combout\,
	cout => \hgc_genlock|Add0~17\);

-- Location: LCCOMB_X33_Y11_N0
\hgc_genlock|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~46_combout\ = (\hgc_genlock|Add0~16_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add0~16_combout\,
	datad => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~46_combout\);

-- Location: FF_X33_Y11_N1
\hgc_genlock|peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~46_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(8));

-- Location: LCCOMB_X33_Y10_N0
\hgc_genlock|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~18_combout\ = (\hgc_genlock|peak\(9) & (\hgc_genlock|Add0~17\ & VCC)) # (!\hgc_genlock|peak\(9) & (!\hgc_genlock|Add0~17\))
-- \hgc_genlock|Add0~19\ = CARRY((!\hgc_genlock|peak\(9) & !\hgc_genlock|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak\(9),
	datad => VCC,
	cin => \hgc_genlock|Add0~17\,
	combout => \hgc_genlock|Add0~18_combout\,
	cout => \hgc_genlock|Add0~19\);

-- Location: LCCOMB_X32_Y10_N6
\hgc_genlock|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~47_combout\ = (\hgc_genlock|peak~0_combout\ & \hgc_genlock|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~0_combout\,
	datac => \hgc_genlock|Add0~18_combout\,
	combout => \hgc_genlock|Add0~47_combout\);

-- Location: FF_X32_Y10_N7
\hgc_genlock|peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~47_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(9));

-- Location: LCCOMB_X33_Y10_N2
\hgc_genlock|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~20_combout\ = (\hgc_genlock|peak\(10) & ((GND) # (!\hgc_genlock|Add0~19\))) # (!\hgc_genlock|peak\(10) & (\hgc_genlock|Add0~19\ $ (GND)))
-- \hgc_genlock|Add0~21\ = CARRY((\hgc_genlock|peak\(10)) # (!\hgc_genlock|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(10),
	datad => VCC,
	cin => \hgc_genlock|Add0~19\,
	combout => \hgc_genlock|Add0~20_combout\,
	cout => \hgc_genlock|Add0~21\);

-- Location: LCCOMB_X32_Y10_N16
\hgc_genlock|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~48_combout\ = (\hgc_genlock|peak~0_combout\ & \hgc_genlock|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~0_combout\,
	datad => \hgc_genlock|Add0~20_combout\,
	combout => \hgc_genlock|Add0~48_combout\);

-- Location: FF_X32_Y10_N17
\hgc_genlock|peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~48_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(10));

-- Location: LCCOMB_X33_Y10_N4
\hgc_genlock|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~22_combout\ = (\hgc_genlock|peak\(11) & (\hgc_genlock|Add0~21\ & VCC)) # (!\hgc_genlock|peak\(11) & (!\hgc_genlock|Add0~21\))
-- \hgc_genlock|Add0~23\ = CARRY((!\hgc_genlock|peak\(11) & !\hgc_genlock|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(11),
	datad => VCC,
	cin => \hgc_genlock|Add0~21\,
	combout => \hgc_genlock|Add0~22_combout\,
	cout => \hgc_genlock|Add0~23\);

-- Location: LCCOMB_X33_Y10_N26
\hgc_genlock|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~49_combout\ = (\hgc_genlock|Add0~22_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add0~22_combout\,
	datad => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~49_combout\);

-- Location: FF_X33_Y10_N27
\hgc_genlock|peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~49_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(11));

-- Location: LCCOMB_X33_Y10_N6
\hgc_genlock|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~24_combout\ = (\hgc_genlock|peak\(12) & ((GND) # (!\hgc_genlock|Add0~23\))) # (!\hgc_genlock|peak\(12) & (\hgc_genlock|Add0~23\ $ (GND)))
-- \hgc_genlock|Add0~25\ = CARRY((\hgc_genlock|peak\(12)) # (!\hgc_genlock|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak\(12),
	datad => VCC,
	cin => \hgc_genlock|Add0~23\,
	combout => \hgc_genlock|Add0~24_combout\,
	cout => \hgc_genlock|Add0~25\);

-- Location: LCCOMB_X33_Y10_N28
\hgc_genlock|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~50_combout\ = (\hgc_genlock|Add0~24_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add0~24_combout\,
	datad => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~50_combout\);

-- Location: FF_X33_Y10_N29
\hgc_genlock|peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~50_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(12));

-- Location: LCCOMB_X33_Y10_N8
\hgc_genlock|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~26_combout\ = (\hgc_genlock|peak\(13) & (\hgc_genlock|Add0~25\ & VCC)) # (!\hgc_genlock|peak\(13) & (!\hgc_genlock|Add0~25\))
-- \hgc_genlock|Add0~27\ = CARRY((!\hgc_genlock|peak\(13) & !\hgc_genlock|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(13),
	datad => VCC,
	cin => \hgc_genlock|Add0~25\,
	combout => \hgc_genlock|Add0~26_combout\,
	cout => \hgc_genlock|Add0~27\);

-- Location: LCCOMB_X33_Y10_N22
\hgc_genlock|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~51_combout\ = (\hgc_genlock|Add0~26_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add0~26_combout\,
	datad => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~51_combout\);

-- Location: FF_X33_Y10_N23
\hgc_genlock|peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~51_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(13));

-- Location: LCCOMB_X33_Y10_N10
\hgc_genlock|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~28_combout\ = (\hgc_genlock|peak\(14) & ((GND) # (!\hgc_genlock|Add0~27\))) # (!\hgc_genlock|peak\(14) & (\hgc_genlock|Add0~27\ $ (GND)))
-- \hgc_genlock|Add0~29\ = CARRY((\hgc_genlock|peak\(14)) # (!\hgc_genlock|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak\(14),
	datad => VCC,
	cin => \hgc_genlock|Add0~27\,
	combout => \hgc_genlock|Add0~28_combout\,
	cout => \hgc_genlock|Add0~29\);

-- Location: LCCOMB_X33_Y10_N24
\hgc_genlock|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~52_combout\ = (\hgc_genlock|Add0~28_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add0~28_combout\,
	datad => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~52_combout\);

-- Location: FF_X33_Y10_N25
\hgc_genlock|peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~52_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(14));

-- Location: LCCOMB_X33_Y10_N12
\hgc_genlock|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~30_combout\ = (\hgc_genlock|peak\(15) & (\hgc_genlock|Add0~29\ & VCC)) # (!\hgc_genlock|peak\(15) & (!\hgc_genlock|Add0~29\))
-- \hgc_genlock|Add0~31\ = CARRY((!\hgc_genlock|peak\(15) & !\hgc_genlock|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(15),
	datad => VCC,
	cin => \hgc_genlock|Add0~29\,
	combout => \hgc_genlock|Add0~30_combout\,
	cout => \hgc_genlock|Add0~31\);

-- Location: LCCOMB_X33_Y10_N30
\hgc_genlock|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~53_combout\ = (\hgc_genlock|Add0~30_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add0~30_combout\,
	datad => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~53_combout\);

-- Location: FF_X33_Y10_N31
\hgc_genlock|peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~53_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(15));

-- Location: LCCOMB_X33_Y10_N14
\hgc_genlock|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~32_combout\ = (\hgc_genlock|peak\(16) & ((GND) # (!\hgc_genlock|Add0~31\))) # (!\hgc_genlock|peak\(16) & (\hgc_genlock|Add0~31\ $ (GND)))
-- \hgc_genlock|Add0~33\ = CARRY((\hgc_genlock|peak\(16)) # (!\hgc_genlock|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak\(16),
	datad => VCC,
	cin => \hgc_genlock|Add0~31\,
	combout => \hgc_genlock|Add0~32_combout\,
	cout => \hgc_genlock|Add0~33\);

-- Location: LCCOMB_X33_Y10_N18
\hgc_genlock|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~37_combout\ = (\hgc_genlock|Add0~32_combout\ & \hgc_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add0~32_combout\,
	datad => \hgc_genlock|peak~0_combout\,
	combout => \hgc_genlock|Add0~37_combout\);

-- Location: FF_X33_Y10_N19
\hgc_genlock|peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~37_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(16));

-- Location: LCCOMB_X32_Y10_N10
\hgc_genlock|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan0~3_combout\ = (\hgc_genlock|peak\(15)) # ((\hgc_genlock|peak\(13)) # ((\hgc_genlock|peak\(12)) # (\hgc_genlock|peak\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(15),
	datab => \hgc_genlock|peak\(13),
	datac => \hgc_genlock|peak\(12),
	datad => \hgc_genlock|peak\(14),
	combout => \hgc_genlock|LessThan0~3_combout\);

-- Location: LCCOMB_X33_Y11_N2
\hgc_genlock|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan0~1_combout\ = (\hgc_genlock|peak\(6)) # ((\hgc_genlock|peak\(4)) # ((\hgc_genlock|peak\(7)) # (\hgc_genlock|peak\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(6),
	datab => \hgc_genlock|peak\(4),
	datac => \hgc_genlock|peak\(7),
	datad => \hgc_genlock|peak\(5),
	combout => \hgc_genlock|LessThan0~1_combout\);

-- Location: LCCOMB_X32_Y10_N22
\hgc_genlock|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan0~2_combout\ = (\hgc_genlock|peak\(9)) # ((\hgc_genlock|peak\(11)) # ((\hgc_genlock|peak\(10)) # (\hgc_genlock|peak\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(9),
	datab => \hgc_genlock|peak\(11),
	datac => \hgc_genlock|peak\(10),
	datad => \hgc_genlock|peak\(8),
	combout => \hgc_genlock|LessThan0~2_combout\);

-- Location: LCCOMB_X32_Y10_N28
\hgc_genlock|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan0~0_combout\ = (\hgc_genlock|peak\(1)) # ((\hgc_genlock|peak\(2)) # ((\hgc_genlock|peak\(0)) # (\hgc_genlock|peak\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(1),
	datab => \hgc_genlock|peak\(2),
	datac => \hgc_genlock|peak\(0),
	datad => \hgc_genlock|peak\(3),
	combout => \hgc_genlock|LessThan0~0_combout\);

-- Location: LCCOMB_X32_Y10_N30
\hgc_genlock|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan0~4_combout\ = (\hgc_genlock|LessThan0~3_combout\) # ((\hgc_genlock|LessThan0~1_combout\) # ((\hgc_genlock|LessThan0~2_combout\) # (\hgc_genlock|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|LessThan0~3_combout\,
	datab => \hgc_genlock|LessThan0~1_combout\,
	datac => \hgc_genlock|LessThan0~2_combout\,
	datad => \hgc_genlock|LessThan0~0_combout\,
	combout => \hgc_genlock|LessThan0~4_combout\);

-- Location: LCCOMB_X32_Y10_N20
\hgc_genlock|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_0~0_combout\ = \hgc_genlock|latch~q\ $ (\RESET~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|latch~q\,
	datac => \RESET~input_o\,
	combout => \hgc_genlock|process_0~0_combout\);

-- Location: LCCOMB_X32_Y10_N14
\hgc_genlock|peak~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|peak~0_combout\ = (!\hgc_genlock|process_0~0_combout\ & (((\hgc_genlock|peak\(16)) # (\hgc_genlock|LessThan0~4_combout\)) # (!\hgc_genlock|peak\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(17),
	datab => \hgc_genlock|peak\(16),
	datac => \hgc_genlock|LessThan0~4_combout\,
	datad => \hgc_genlock|process_0~0_combout\,
	combout => \hgc_genlock|peak~0_combout\);

-- Location: LCCOMB_X33_Y10_N16
\hgc_genlock|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~34_combout\ = \hgc_genlock|Add0~33\ $ (\hgc_genlock|peak\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|peak\(17),
	cin => \hgc_genlock|Add0~33\,
	combout => \hgc_genlock|Add0~34_combout\);

-- Location: LCCOMB_X33_Y10_N20
\hgc_genlock|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add0~36_combout\ = (\hgc_genlock|peak~0_combout\ & !\hgc_genlock|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~0_combout\,
	datad => \hgc_genlock|Add0~34_combout\,
	combout => \hgc_genlock|Add0~36_combout\);

-- Location: FF_X33_Y10_N21
\hgc_genlock|peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add0~36_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|peak\(17));

-- Location: LCCOMB_X32_Y10_N12
\hgc_genlock|adj_trg_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_reset~0_combout\ = (\hgc_genlock|peak\(17) & (\hgc_sync_level|video_enable~q\ & (!\hgc_genlock|LessThan0~4_combout\ & !\hgc_genlock|peak\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak\(17),
	datab => \hgc_sync_level|video_enable~q\,
	datac => \hgc_genlock|LessThan0~4_combout\,
	datad => \hgc_genlock|peak\(16),
	combout => \hgc_genlock|adj_trg_reset~0_combout\);

-- Location: LCCOMB_X32_Y10_N8
\hgc_genlock|latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|latch~0_combout\ = (\hgc_genlock|adj_trg_reset~0_combout\ & (!\RESET~input_o\)) # (!\hgc_genlock|adj_trg_reset~0_combout\ & ((\hgc_genlock|latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RESET~input_o\,
	datac => \hgc_genlock|latch~q\,
	datad => \hgc_genlock|adj_trg_reset~0_combout\,
	combout => \hgc_genlock|latch~0_combout\);

-- Location: FF_X32_Y10_N9
\hgc_genlock|latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|latch~q\);

-- Location: LCCOMB_X32_Y10_N4
\hgc_genlock|adj_trg_reset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_reset~1_combout\ = (\hgc_genlock|latch~q\ & (\RESET~input_o\ & \hgc_genlock|adj_trg_reset~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|latch~q\,
	datac => \RESET~input_o\,
	datad => \hgc_genlock|adj_trg_reset~0_combout\,
	combout => \hgc_genlock|adj_trg_reset~1_combout\);

-- Location: FF_X32_Y10_N5
\hgc_genlock|adj_trg_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adj_trg_reset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_trg_reset~q\);

-- Location: FF_X12_Y7_N17
\hgc_genlock|sample_ticks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add6~0_combout\,
	ena => \hgc_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|sample_ticks\(0));

-- Location: LCCOMB_X12_Y7_N18
\hgc_genlock|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add6~2_combout\ = (\hgc_genlock|sample_ticks\(1) & ((\SW1~input_o\ & (!\hgc_genlock|Add6~1\)) # (!\SW1~input_o\ & ((\hgc_genlock|Add6~1\) # (GND))))) # (!\hgc_genlock|sample_ticks\(1) & ((\SW1~input_o\ & (\hgc_genlock|Add6~1\ & VCC)) # 
-- (!\SW1~input_o\ & (!\hgc_genlock|Add6~1\))))
-- \hgc_genlock|Add6~3\ = CARRY((\hgc_genlock|sample_ticks\(1) & ((!\hgc_genlock|Add6~1\) # (!\SW1~input_o\))) # (!\hgc_genlock|sample_ticks\(1) & (!\SW1~input_o\ & !\hgc_genlock|Add6~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|sample_ticks\(1),
	datab => \SW1~input_o\,
	datad => VCC,
	cin => \hgc_genlock|Add6~1\,
	combout => \hgc_genlock|Add6~2_combout\,
	cout => \hgc_genlock|Add6~3\);

-- Location: LCCOMB_X12_Y7_N26
\hgc_genlock|sample_ticks[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|sample_ticks[1]~2_combout\ = !\hgc_genlock|Add6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|Add6~2_combout\,
	combout => \hgc_genlock|sample_ticks[1]~2_combout\);

-- Location: FF_X12_Y7_N27
\hgc_genlock|sample_ticks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|sample_ticks[1]~2_combout\,
	ena => \hgc_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|sample_ticks\(1));

-- Location: LCCOMB_X12_Y7_N20
\hgc_genlock|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add6~4_combout\ = ((\hgc_genlock|sample_ticks\(2) $ (\SW1~input_o\ $ (!\hgc_genlock|Add6~3\)))) # (GND)
-- \hgc_genlock|Add6~5\ = CARRY((\hgc_genlock|sample_ticks\(2) & ((\SW1~input_o\) # (!\hgc_genlock|Add6~3\))) # (!\hgc_genlock|sample_ticks\(2) & (\SW1~input_o\ & !\hgc_genlock|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|sample_ticks\(2),
	datab => \SW1~input_o\,
	datad => VCC,
	cin => \hgc_genlock|Add6~3\,
	combout => \hgc_genlock|Add6~4_combout\,
	cout => \hgc_genlock|Add6~5\);

-- Location: FF_X12_Y7_N21
\hgc_genlock|sample_ticks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add6~4_combout\,
	ena => \hgc_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|sample_ticks\(2));

-- Location: LCCOMB_X12_Y7_N22
\hgc_genlock|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add6~6_combout\ = (\hgc_genlock|sample_ticks\(3) & ((\SW1~input_o\ & (!\hgc_genlock|Add6~5\)) # (!\SW1~input_o\ & ((\hgc_genlock|Add6~5\) # (GND))))) # (!\hgc_genlock|sample_ticks\(3) & ((\SW1~input_o\ & (\hgc_genlock|Add6~5\ & VCC)) # 
-- (!\SW1~input_o\ & (!\hgc_genlock|Add6~5\))))
-- \hgc_genlock|Add6~7\ = CARRY((\hgc_genlock|sample_ticks\(3) & ((!\hgc_genlock|Add6~5\) # (!\SW1~input_o\))) # (!\hgc_genlock|sample_ticks\(3) & (!\SW1~input_o\ & !\hgc_genlock|Add6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|sample_ticks\(3),
	datab => \SW1~input_o\,
	datad => VCC,
	cin => \hgc_genlock|Add6~5\,
	combout => \hgc_genlock|Add6~6_combout\,
	cout => \hgc_genlock|Add6~7\);

-- Location: LCCOMB_X12_Y7_N30
\hgc_genlock|sample_ticks[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|sample_ticks[3]~1_combout\ = !\hgc_genlock|Add6~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add6~6_combout\,
	combout => \hgc_genlock|sample_ticks[3]~1_combout\);

-- Location: FF_X12_Y7_N31
\hgc_genlock|sample_ticks[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|sample_ticks[3]~1_combout\,
	ena => \hgc_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|sample_ticks\(3));

-- Location: LCCOMB_X12_Y7_N24
\hgc_genlock|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add6~8_combout\ = \SW1~input_o\ $ (\hgc_genlock|Add6~7\ $ (\hgc_genlock|sample_ticks\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SW1~input_o\,
	datad => \hgc_genlock|sample_ticks\(4),
	cin => \hgc_genlock|Add6~7\,
	combout => \hgc_genlock|Add6~8_combout\);

-- Location: LCCOMB_X12_Y7_N14
\hgc_genlock|sample_ticks[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|sample_ticks[4]~0_combout\ = !\hgc_genlock|Add6~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|Add6~8_combout\,
	combout => \hgc_genlock|sample_ticks[4]~0_combout\);

-- Location: FF_X12_Y7_N15
\hgc_genlock|sample_ticks[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|sample_ticks[4]~0_combout\,
	ena => \hgc_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|sample_ticks\(4));

-- Location: LCCOMB_X12_Y7_N4
\hgc_genlock|hsync_ticks[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hsync_ticks[2]~0_combout\ = !\hgc_genlock|sample_ticks\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|sample_ticks\(4),
	combout => \hgc_genlock|hsync_ticks[2]~0_combout\);

-- Location: FF_X12_Y7_N5
\hgc_genlock|hsync_ticks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hsync_ticks[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hsync_ticks\(2));

-- Location: FF_X9_Y4_N11
\hgc_sync_level|hsync_adjust[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \hgc_genlock|hsync_ticks\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hsync_adjust\(2));

-- Location: LCCOMB_X12_Y7_N12
\hgc_genlock|hsync_ticks[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hsync_ticks[0]~feeder_combout\ = \hgc_genlock|sample_ticks\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|sample_ticks\(2),
	combout => \hgc_genlock|hsync_ticks[0]~feeder_combout\);

-- Location: FF_X12_Y7_N13
\hgc_genlock|hsync_ticks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hsync_ticks[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hsync_ticks\(0));

-- Location: FF_X9_Y4_N9
\hgc_sync_level|hsync_adjust[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \hgc_genlock|hsync_ticks\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hsync_adjust\(0));

-- Location: LCCOMB_X12_Y7_N8
\hgc_genlock|hsync_ticks[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hsync_ticks[1]~1_combout\ = !\hgc_genlock|sample_ticks\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|sample_ticks\(3),
	combout => \hgc_genlock|hsync_ticks[1]~1_combout\);

-- Location: FF_X12_Y7_N9
\hgc_genlock|hsync_ticks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hsync_ticks[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hsync_ticks\(1));

-- Location: FF_X9_Y4_N1
\hgc_sync_level|hsync_adjust[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \hgc_genlock|hsync_ticks\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hsync_adjust\(1));

-- Location: LCCOMB_X9_Y4_N0
\hgc_sync_level|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|LessThan1~0_combout\ = (\hgc_sync_level|hsync_adjust\(1) & (!\hgc_sync_level|peak\(0) & (!\hgc_sync_level|hsync_adjust\(0) & \hgc_sync_level|Add1~2_combout\))) # (!\hgc_sync_level|hsync_adjust\(1) & ((\hgc_sync_level|Add1~2_combout\) # 
-- ((!\hgc_sync_level|peak\(0) & !\hgc_sync_level|hsync_adjust\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|peak\(0),
	datab => \hgc_sync_level|hsync_adjust\(0),
	datac => \hgc_sync_level|hsync_adjust\(1),
	datad => \hgc_sync_level|Add1~2_combout\,
	combout => \hgc_sync_level|LessThan1~0_combout\);

-- Location: LCCOMB_X9_Y4_N10
\hgc_sync_level|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|LessThan1~1_combout\ = (\hgc_sync_level|Add1~4_combout\ & ((\hgc_sync_level|LessThan1~0_combout\) # (!\hgc_sync_level|hsync_adjust\(2)))) # (!\hgc_sync_level|Add1~4_combout\ & (!\hgc_sync_level|hsync_adjust\(2) & 
-- \hgc_sync_level|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|Add1~4_combout\,
	datac => \hgc_sync_level|hsync_adjust\(2),
	datad => \hgc_sync_level|LessThan1~0_combout\,
	combout => \hgc_sync_level|LessThan1~1_combout\);

-- Location: LCCOMB_X9_Y4_N2
\hgc_sync_level|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|LessThan1~2_combout\ = (\hgc_sync_level|Add1~6_combout\ & (((\hgc_sync_level|Add1~8_combout\ & \hgc_sync_level|LessThan1~1_combout\)) # (!\mda_sync_level|hsync_adjust\(3)))) # (!\hgc_sync_level|Add1~6_combout\ & 
-- (!\mda_sync_level|hsync_adjust\(3) & ((\hgc_sync_level|Add1~8_combout\) # (\hgc_sync_level|LessThan1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|Add1~6_combout\,
	datab => \hgc_sync_level|Add1~8_combout\,
	datac => \mda_sync_level|hsync_adjust\(3),
	datad => \hgc_sync_level|LessThan1~1_combout\,
	combout => \hgc_sync_level|LessThan1~2_combout\);

-- Location: LCCOMB_X9_Y4_N8
\hgc_sync_level|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|LessThan1~3_combout\ = (\hgc_sync_level|Add1~10_combout\) # ((\hgc_sync_level|Add1~12_combout\) # (\hgc_sync_level|LessThan1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|Add1~10_combout\,
	datab => \hgc_sync_level|Add1~12_combout\,
	datad => \hgc_sync_level|LessThan1~2_combout\,
	combout => \hgc_sync_level|LessThan1~3_combout\);

-- Location: LCCOMB_X10_Y4_N28
\hgc_sync_level|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|LessThan1~4_combout\ = (\hgc_sync_level|Add1~16_combout\) # ((\mda_sync_level|hsync_adjust\(3) & (\hgc_sync_level|Add1~14_combout\ & \hgc_sync_level|LessThan1~3_combout\)) # (!\mda_sync_level|hsync_adjust\(3) & 
-- ((\hgc_sync_level|Add1~14_combout\) # (\hgc_sync_level|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hsync_adjust\(3),
	datab => \hgc_sync_level|Add1~16_combout\,
	datac => \hgc_sync_level|Add1~14_combout\,
	datad => \hgc_sync_level|LessThan1~3_combout\,
	combout => \hgc_sync_level|LessThan1~4_combout\);

-- Location: LCCOMB_X10_Y4_N22
\hgc_sync_level|sync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|sync~0_combout\ = (\hgc_sync_level|LessThan1~4_combout\ & (\H~input_o\)) # (!\hgc_sync_level|LessThan1~4_combout\ & ((\hgc_sync_level|sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \H~input_o\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|sync~0_combout\);

-- Location: FF_X10_Y4_N23
\hgc_sync_level|sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|sync~q\);

-- Location: LCCOMB_X10_Y4_N26
\hgc_sync_level|hcount~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount~18_combout\ = (\H~input_o\ & (!\hgc_sync_level|sync~q\ & \hgc_sync_level|LessThan1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \H~input_o\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|hcount~18_combout\);

-- Location: FF_X8_Y4_N1
\hgc_sync_level|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[0]~16_combout\,
	asdata => \hgc_sync_level|hcount\(0),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(0));

-- Location: LCCOMB_X8_Y4_N2
\hgc_sync_level|hcount[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[1]~19_combout\ = (\hgc_sync_level|hcount\(1) & (!\hgc_sync_level|hcount[0]~17\)) # (!\hgc_sync_level|hcount\(1) & ((\hgc_sync_level|hcount[0]~17\) # (GND)))
-- \hgc_sync_level|hcount[1]~20\ = CARRY((!\hgc_sync_level|hcount[0]~17\) # (!\hgc_sync_level|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(1),
	datad => VCC,
	cin => \hgc_sync_level|hcount[0]~17\,
	combout => \hgc_sync_level|hcount[1]~19_combout\,
	cout => \hgc_sync_level|hcount[1]~20\);

-- Location: FF_X8_Y4_N3
\hgc_sync_level|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[1]~19_combout\,
	asdata => \hgc_sync_level|hcount\(1),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(1));

-- Location: LCCOMB_X8_Y4_N4
\hgc_sync_level|hcount[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[2]~21_combout\ = (\hgc_sync_level|hcount\(2) & (\hgc_sync_level|hcount[1]~20\ $ (GND))) # (!\hgc_sync_level|hcount\(2) & (!\hgc_sync_level|hcount[1]~20\ & VCC))
-- \hgc_sync_level|hcount[2]~22\ = CARRY((\hgc_sync_level|hcount\(2) & !\hgc_sync_level|hcount[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(2),
	datad => VCC,
	cin => \hgc_sync_level|hcount[1]~20\,
	combout => \hgc_sync_level|hcount[2]~21_combout\,
	cout => \hgc_sync_level|hcount[2]~22\);

-- Location: FF_X8_Y4_N5
\hgc_sync_level|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[2]~21_combout\,
	asdata => \hgc_sync_level|hcount\(2),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(2));

-- Location: LCCOMB_X8_Y4_N6
\hgc_sync_level|hcount[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[3]~23_combout\ = (\hgc_sync_level|hcount\(3) & (!\hgc_sync_level|hcount[2]~22\)) # (!\hgc_sync_level|hcount\(3) & ((\hgc_sync_level|hcount[2]~22\) # (GND)))
-- \hgc_sync_level|hcount[3]~24\ = CARRY((!\hgc_sync_level|hcount[2]~22\) # (!\hgc_sync_level|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(3),
	datad => VCC,
	cin => \hgc_sync_level|hcount[2]~22\,
	combout => \hgc_sync_level|hcount[3]~23_combout\,
	cout => \hgc_sync_level|hcount[3]~24\);

-- Location: FF_X8_Y4_N7
\hgc_sync_level|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[3]~23_combout\,
	asdata => \hgc_sync_level|hcount\(3),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(3));

-- Location: LCCOMB_X8_Y4_N8
\hgc_sync_level|hcount[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[4]~25_combout\ = (\hgc_sync_level|hcount\(4) & (\hgc_sync_level|hcount[3]~24\ $ (GND))) # (!\hgc_sync_level|hcount\(4) & (!\hgc_sync_level|hcount[3]~24\ & VCC))
-- \hgc_sync_level|hcount[4]~26\ = CARRY((\hgc_sync_level|hcount\(4) & !\hgc_sync_level|hcount[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(4),
	datad => VCC,
	cin => \hgc_sync_level|hcount[3]~24\,
	combout => \hgc_sync_level|hcount[4]~25_combout\,
	cout => \hgc_sync_level|hcount[4]~26\);

-- Location: FF_X8_Y4_N9
\hgc_sync_level|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[4]~25_combout\,
	asdata => \hgc_sync_level|hcount\(4),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(4));

-- Location: LCCOMB_X8_Y4_N10
\hgc_sync_level|hcount[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[5]~27_combout\ = (\hgc_sync_level|hcount\(5) & (!\hgc_sync_level|hcount[4]~26\)) # (!\hgc_sync_level|hcount\(5) & ((\hgc_sync_level|hcount[4]~26\) # (GND)))
-- \hgc_sync_level|hcount[5]~28\ = CARRY((!\hgc_sync_level|hcount[4]~26\) # (!\hgc_sync_level|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(5),
	datad => VCC,
	cin => \hgc_sync_level|hcount[4]~26\,
	combout => \hgc_sync_level|hcount[5]~27_combout\,
	cout => \hgc_sync_level|hcount[5]~28\);

-- Location: FF_X8_Y4_N11
\hgc_sync_level|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[5]~27_combout\,
	asdata => \hgc_sync_level|hcount\(5),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(5));

-- Location: LCCOMB_X8_Y4_N12
\hgc_sync_level|hcount[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[6]~29_combout\ = (\hgc_sync_level|hcount\(6) & (\hgc_sync_level|hcount[5]~28\ $ (GND))) # (!\hgc_sync_level|hcount\(6) & (!\hgc_sync_level|hcount[5]~28\ & VCC))
-- \hgc_sync_level|hcount[6]~30\ = CARRY((\hgc_sync_level|hcount\(6) & !\hgc_sync_level|hcount[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(6),
	datad => VCC,
	cin => \hgc_sync_level|hcount[5]~28\,
	combout => \hgc_sync_level|hcount[6]~29_combout\,
	cout => \hgc_sync_level|hcount[6]~30\);

-- Location: FF_X8_Y4_N13
\hgc_sync_level|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[6]~29_combout\,
	asdata => \hgc_sync_level|hcount\(6),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(6));

-- Location: LCCOMB_X8_Y4_N14
\hgc_sync_level|hcount[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[7]~31_combout\ = (\hgc_sync_level|hcount\(7) & (!\hgc_sync_level|hcount[6]~30\)) # (!\hgc_sync_level|hcount\(7) & ((\hgc_sync_level|hcount[6]~30\) # (GND)))
-- \hgc_sync_level|hcount[7]~32\ = CARRY((!\hgc_sync_level|hcount[6]~30\) # (!\hgc_sync_level|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(7),
	datad => VCC,
	cin => \hgc_sync_level|hcount[6]~30\,
	combout => \hgc_sync_level|hcount[7]~31_combout\,
	cout => \hgc_sync_level|hcount[7]~32\);

-- Location: FF_X8_Y4_N15
\hgc_sync_level|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[7]~31_combout\,
	asdata => \hgc_sync_level|hcount\(7),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(7));

-- Location: LCCOMB_X8_Y4_N16
\hgc_sync_level|hcount[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[8]~33_combout\ = (\hgc_sync_level|hcount\(8) & (\hgc_sync_level|hcount[7]~32\ $ (GND))) # (!\hgc_sync_level|hcount\(8) & (!\hgc_sync_level|hcount[7]~32\ & VCC))
-- \hgc_sync_level|hcount[8]~34\ = CARRY((\hgc_sync_level|hcount\(8) & !\hgc_sync_level|hcount[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(8),
	datad => VCC,
	cin => \hgc_sync_level|hcount[7]~32\,
	combout => \hgc_sync_level|hcount[8]~33_combout\,
	cout => \hgc_sync_level|hcount[8]~34\);

-- Location: FF_X8_Y4_N17
\hgc_sync_level|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[8]~33_combout\,
	asdata => \hgc_sync_level|hcount\(8),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(8));

-- Location: LCCOMB_X8_Y4_N18
\hgc_sync_level|hcount[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[9]~35_combout\ = (\hgc_sync_level|hcount\(9) & (!\hgc_sync_level|hcount[8]~34\)) # (!\hgc_sync_level|hcount\(9) & ((\hgc_sync_level|hcount[8]~34\) # (GND)))
-- \hgc_sync_level|hcount[9]~36\ = CARRY((!\hgc_sync_level|hcount[8]~34\) # (!\hgc_sync_level|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(9),
	datad => VCC,
	cin => \hgc_sync_level|hcount[8]~34\,
	combout => \hgc_sync_level|hcount[9]~35_combout\,
	cout => \hgc_sync_level|hcount[9]~36\);

-- Location: FF_X8_Y4_N19
\hgc_sync_level|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[9]~35_combout\,
	asdata => \hgc_sync_level|hcount\(9),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(9));

-- Location: LCCOMB_X8_Y4_N20
\hgc_sync_level|hcount[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[10]~37_combout\ = (\hgc_sync_level|hcount\(10) & (\hgc_sync_level|hcount[9]~36\ $ (GND))) # (!\hgc_sync_level|hcount\(10) & (!\hgc_sync_level|hcount[9]~36\ & VCC))
-- \hgc_sync_level|hcount[10]~38\ = CARRY((\hgc_sync_level|hcount\(10) & !\hgc_sync_level|hcount[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(10),
	datad => VCC,
	cin => \hgc_sync_level|hcount[9]~36\,
	combout => \hgc_sync_level|hcount[10]~37_combout\,
	cout => \hgc_sync_level|hcount[10]~38\);

-- Location: FF_X8_Y4_N21
\hgc_sync_level|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[10]~37_combout\,
	asdata => \hgc_sync_level|hcount\(10),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(10));

-- Location: LCCOMB_X8_Y4_N22
\hgc_sync_level|hcount[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[11]~39_combout\ = (\hgc_sync_level|hcount\(11) & (!\hgc_sync_level|hcount[10]~38\)) # (!\hgc_sync_level|hcount\(11) & ((\hgc_sync_level|hcount[10]~38\) # (GND)))
-- \hgc_sync_level|hcount[11]~40\ = CARRY((!\hgc_sync_level|hcount[10]~38\) # (!\hgc_sync_level|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(11),
	datad => VCC,
	cin => \hgc_sync_level|hcount[10]~38\,
	combout => \hgc_sync_level|hcount[11]~39_combout\,
	cout => \hgc_sync_level|hcount[11]~40\);

-- Location: FF_X8_Y4_N23
\hgc_sync_level|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[11]~39_combout\,
	asdata => \hgc_sync_level|hcount\(11),
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(11));

-- Location: LCCOMB_X8_Y6_N12
\hgc_sync_level|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Equal0~2_combout\ = (\hgc_sync_level|hcount\(11) & (\hgc_sync_level|hcount\(8) & (\hgc_sync_level|hcount\(9) & \hgc_sync_level|hcount\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(11),
	datab => \hgc_sync_level|hcount\(8),
	datac => \hgc_sync_level|hcount\(9),
	datad => \hgc_sync_level|hcount\(10),
	combout => \hgc_sync_level|Equal0~2_combout\);

-- Location: LCCOMB_X8_Y4_N24
\hgc_sync_level|hcount[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[12]~41_combout\ = (\hgc_sync_level|hcount\(12) & (\hgc_sync_level|hcount[11]~40\ $ (GND))) # (!\hgc_sync_level|hcount\(12) & (!\hgc_sync_level|hcount[11]~40\ & VCC))
-- \hgc_sync_level|hcount[12]~42\ = CARRY((\hgc_sync_level|hcount\(12) & !\hgc_sync_level|hcount[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(12),
	datad => VCC,
	cin => \hgc_sync_level|hcount[11]~40\,
	combout => \hgc_sync_level|hcount[12]~41_combout\,
	cout => \hgc_sync_level|hcount[12]~42\);

-- Location: FF_X8_Y4_N25
\hgc_sync_level|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[12]~41_combout\,
	asdata => VCC,
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(12));

-- Location: LCCOMB_X8_Y4_N26
\hgc_sync_level|hcount[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[13]~43_combout\ = (\hgc_sync_level|hcount\(13) & (!\hgc_sync_level|hcount[12]~42\)) # (!\hgc_sync_level|hcount\(13) & ((\hgc_sync_level|hcount[12]~42\) # (GND)))
-- \hgc_sync_level|hcount[13]~44\ = CARRY((!\hgc_sync_level|hcount[12]~42\) # (!\hgc_sync_level|hcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(13),
	datad => VCC,
	cin => \hgc_sync_level|hcount[12]~42\,
	combout => \hgc_sync_level|hcount[13]~43_combout\,
	cout => \hgc_sync_level|hcount[13]~44\);

-- Location: FF_X8_Y4_N27
\hgc_sync_level|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[13]~43_combout\,
	asdata => VCC,
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(13));

-- Location: LCCOMB_X8_Y4_N28
\hgc_sync_level|hcount[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[14]~45_combout\ = (\hgc_sync_level|hcount\(14) & (\hgc_sync_level|hcount[13]~44\ $ (GND))) # (!\hgc_sync_level|hcount\(14) & (!\hgc_sync_level|hcount[13]~44\ & VCC))
-- \hgc_sync_level|hcount[14]~46\ = CARRY((\hgc_sync_level|hcount\(14) & !\hgc_sync_level|hcount[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hcount\(14),
	datad => VCC,
	cin => \hgc_sync_level|hcount[13]~44\,
	combout => \hgc_sync_level|hcount[14]~45_combout\,
	cout => \hgc_sync_level|hcount[14]~46\);

-- Location: FF_X8_Y4_N29
\hgc_sync_level|hcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[14]~45_combout\,
	asdata => VCC,
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(14));

-- Location: LCCOMB_X8_Y4_N30
\hgc_sync_level|hcount[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hcount[15]~47_combout\ = \hgc_sync_level|hcount\(15) $ (\hgc_sync_level|hcount[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(15),
	cin => \hgc_sync_level|hcount[14]~46\,
	combout => \hgc_sync_level|hcount[15]~47_combout\);

-- Location: FF_X8_Y4_N31
\hgc_sync_level|hcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hcount[15]~47_combout\,
	asdata => VCC,
	sclr => \hgc_sync_level|hcount~18_combout\,
	sload => \hgc_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hcount\(15));

-- Location: LCCOMB_X8_Y6_N0
\hgc_sync_level|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Equal0~3_combout\ = (\hgc_sync_level|hcount\(14) & (\hgc_sync_level|hcount\(13) & (\hgc_sync_level|hcount\(15) & \hgc_sync_level|hcount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(14),
	datab => \hgc_sync_level|hcount\(13),
	datac => \hgc_sync_level|hcount\(15),
	datad => \hgc_sync_level|hcount\(12),
	combout => \hgc_sync_level|Equal0~3_combout\);

-- Location: LCCOMB_X7_Y4_N2
\hgc_sync_level|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Equal0~0_combout\ = (\hgc_sync_level|hcount\(3) & (\hgc_sync_level|hcount\(2) & (\hgc_sync_level|hcount\(0) & \hgc_sync_level|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(3),
	datab => \hgc_sync_level|hcount\(2),
	datac => \hgc_sync_level|hcount\(0),
	datad => \hgc_sync_level|hcount\(1),
	combout => \hgc_sync_level|Equal0~0_combout\);

-- Location: LCCOMB_X8_Y6_N18
\hgc_sync_level|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Equal0~1_combout\ = (\hgc_sync_level|hcount\(6) & (\hgc_sync_level|hcount\(7) & (\hgc_sync_level|hcount\(4) & \hgc_sync_level|hcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hcount\(6),
	datab => \hgc_sync_level|hcount\(7),
	datac => \hgc_sync_level|hcount\(4),
	datad => \hgc_sync_level|hcount\(5),
	combout => \hgc_sync_level|Equal0~1_combout\);

-- Location: LCCOMB_X8_Y6_N24
\hgc_sync_level|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|Equal0~4_combout\ = (\hgc_sync_level|Equal0~2_combout\ & (\hgc_sync_level|Equal0~3_combout\ & (\hgc_sync_level|Equal0~0_combout\ & \hgc_sync_level|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|Equal0~2_combout\,
	datab => \hgc_sync_level|Equal0~3_combout\,
	datac => \hgc_sync_level|Equal0~0_combout\,
	datad => \hgc_sync_level|Equal0~1_combout\,
	combout => \hgc_sync_level|Equal0~4_combout\);

-- Location: LCCOMB_X8_Y8_N16
\ega_sync_level|peak~9_RESYN16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~9_RESYN16_BDD17\ = (!\ega_sync_level|Add3~26_combout\ & (\V~input_o\ $ (\ega_sync_level|process_3:sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \V~input_o\,
	datac => \ega_sync_level|Add3~26_combout\,
	datad => \ega_sync_level|process_3:sync~q\,
	combout => \ega_sync_level|peak~9_RESYN16_BDD17\);

-- Location: LCCOMB_X8_Y8_N22
\ega_sync_level|peak~9_RESYN18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~9_RESYN18_BDD19\ = (!\ega_sync_level|Add3~24_combout\) # (!\ega_sync_level|Add3~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|Add3~22_combout\,
	datad => \ega_sync_level|Add3~24_combout\,
	combout => \ega_sync_level|peak~9_RESYN18_BDD19\);

-- Location: LCCOMB_X9_Y8_N0
\ega_sync_level|LessThan2~2_RESYN4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan2~2_RESYN4_BDD5\ = (\ega_sync_level|Add3~8_combout\) # ((\ega_sync_level|Add3~12_combout\) # ((\ega_sync_level|Add3~10_combout\) # (\ega_sync_level|Add3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add3~8_combout\,
	datab => \ega_sync_level|Add3~12_combout\,
	datac => \ega_sync_level|Add3~10_combout\,
	datad => \ega_sync_level|Add3~14_combout\,
	combout => \ega_sync_level|LessThan2~2_RESYN4_BDD5\);

-- Location: LCCOMB_X8_Y8_N28
\ega_sync_level|LessThan2~2_RESYN2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan2~2_RESYN2_BDD3\ = ((\ega_sync_level|Add3~4_combout\) # ((\ega_sync_level|Add3~6_combout\) # (\ega_sync_level|Add3~2_combout\))) # (!\ega_sync_level|process_3:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:peak[0]~q\,
	datab => \ega_sync_level|Add3~4_combout\,
	datac => \ega_sync_level|Add3~6_combout\,
	datad => \ega_sync_level|Add3~2_combout\,
	combout => \ega_sync_level|LessThan2~2_RESYN2_BDD3\);

-- Location: LCCOMB_X8_Y8_N20
\ega_sync_level|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan2~2_combout\ = (\ega_sync_level|Add3~18_combout\) # ((\ega_sync_level|Add3~16_combout\ & ((\ega_sync_level|LessThan2~2_RESYN4_BDD5\) # (\ega_sync_level|LessThan2~2_RESYN2_BDD3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add3~16_combout\,
	datab => \ega_sync_level|Add3~18_combout\,
	datac => \ega_sync_level|LessThan2~2_RESYN4_BDD5\,
	datad => \ega_sync_level|LessThan2~2_RESYN2_BDD3\,
	combout => \ega_sync_level|LessThan2~2_combout\);

-- Location: LCCOMB_X8_Y8_N24
\ega_sync_level|peak~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~9_combout\ = (\ega_sync_level|peak~9_RESYN16_BDD17\ & ((\ega_sync_level|peak~9_RESYN18_BDD19\) # ((!\ega_sync_level|Add3~20_combout\ & !\ega_sync_level|LessThan2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add3~20_combout\,
	datab => \ega_sync_level|peak~9_RESYN16_BDD17\,
	datac => \ega_sync_level|peak~9_RESYN18_BDD19\,
	datad => \ega_sync_level|LessThan2~2_combout\,
	combout => \ega_sync_level|peak~9_combout\);

-- Location: LCCOMB_X8_Y8_N14
\ega_sync_level|peak~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~22_combout\ = (!\ega_sync_level|process_3:peak[0]~q\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|process_3:peak[0]~q\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~22_combout\);

-- Location: FF_X8_Y8_N15
\ega_sync_level|process_3:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[0]~q\);

-- Location: LCCOMB_X9_Y8_N4
\ega_sync_level|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~1\ = CARRY(\ega_sync_level|process_3:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:peak[0]~q\,
	datad => VCC,
	cout => \ega_sync_level|Add3~1\);

-- Location: LCCOMB_X9_Y8_N6
\ega_sync_level|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~2_combout\ = (\ega_sync_level|process_3:peak[1]~q\ & (!\ega_sync_level|Add3~1\)) # (!\ega_sync_level|process_3:peak[1]~q\ & ((\ega_sync_level|Add3~1\) # (GND)))
-- \ega_sync_level|Add3~3\ = CARRY((!\ega_sync_level|Add3~1\) # (!\ega_sync_level|process_3:peak[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:peak[1]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~1\,
	combout => \ega_sync_level|Add3~2_combout\,
	cout => \ega_sync_level|Add3~3\);

-- Location: LCCOMB_X8_Y8_N26
\ega_sync_level|peak~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~21_combout\ = (\ega_sync_level|Add3~2_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add3~2_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~21_combout\);

-- Location: FF_X8_Y8_N27
\ega_sync_level|process_3:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[1]~q\);

-- Location: LCCOMB_X9_Y8_N8
\ega_sync_level|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~4_combout\ = (\ega_sync_level|process_3:peak[2]~q\ & (\ega_sync_level|Add3~3\ $ (GND))) # (!\ega_sync_level|process_3:peak[2]~q\ & (!\ega_sync_level|Add3~3\ & VCC))
-- \ega_sync_level|Add3~5\ = CARRY((\ega_sync_level|process_3:peak[2]~q\ & !\ega_sync_level|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:peak[2]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~3\,
	combout => \ega_sync_level|Add3~4_combout\,
	cout => \ega_sync_level|Add3~5\);

-- Location: LCCOMB_X10_Y8_N4
\ega_sync_level|peak~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~20_combout\ = (\ega_sync_level|Add3~4_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add3~4_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~20_combout\);

-- Location: FF_X10_Y8_N5
\ega_sync_level|process_3:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[2]~q\);

-- Location: LCCOMB_X9_Y8_N10
\ega_sync_level|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~6_combout\ = (\ega_sync_level|process_3:peak[3]~q\ & (!\ega_sync_level|Add3~5\)) # (!\ega_sync_level|process_3:peak[3]~q\ & ((\ega_sync_level|Add3~5\) # (GND)))
-- \ega_sync_level|Add3~7\ = CARRY((!\ega_sync_level|Add3~5\) # (!\ega_sync_level|process_3:peak[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|process_3:peak[3]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~5\,
	combout => \ega_sync_level|Add3~6_combout\,
	cout => \ega_sync_level|Add3~7\);

-- Location: LCCOMB_X8_Y8_N30
\ega_sync_level|peak~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~19_combout\ = (\ega_sync_level|Add3~6_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|Add3~6_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~19_combout\);

-- Location: FF_X8_Y8_N31
\ega_sync_level|process_3:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[3]~q\);

-- Location: LCCOMB_X9_Y8_N12
\ega_sync_level|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~8_combout\ = (\ega_sync_level|process_3:peak[4]~q\ & (\ega_sync_level|Add3~7\ $ (GND))) # (!\ega_sync_level|process_3:peak[4]~q\ & (!\ega_sync_level|Add3~7\ & VCC))
-- \ega_sync_level|Add3~9\ = CARRY((\ega_sync_level|process_3:peak[4]~q\ & !\ega_sync_level|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|process_3:peak[4]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~7\,
	combout => \ega_sync_level|Add3~8_combout\,
	cout => \ega_sync_level|Add3~9\);

-- Location: LCCOMB_X8_Y8_N6
\ega_sync_level|peak~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~18_combout\ = (\ega_sync_level|Add3~8_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|Add3~8_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~18_combout\);

-- Location: FF_X8_Y8_N7
\ega_sync_level|process_3:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[4]~q\);

-- Location: LCCOMB_X9_Y8_N14
\ega_sync_level|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~10_combout\ = (\ega_sync_level|process_3:peak[5]~q\ & (!\ega_sync_level|Add3~9\)) # (!\ega_sync_level|process_3:peak[5]~q\ & ((\ega_sync_level|Add3~9\) # (GND)))
-- \ega_sync_level|Add3~11\ = CARRY((!\ega_sync_level|Add3~9\) # (!\ega_sync_level|process_3:peak[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|process_3:peak[5]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~9\,
	combout => \ega_sync_level|Add3~10_combout\,
	cout => \ega_sync_level|Add3~11\);

-- Location: LCCOMB_X9_Y8_N2
\ega_sync_level|peak~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~17_combout\ = (\ega_sync_level|Add3~10_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|Add3~10_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~17_combout\);

-- Location: FF_X9_Y8_N3
\ega_sync_level|process_3:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[5]~q\);

-- Location: LCCOMB_X9_Y8_N16
\ega_sync_level|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~12_combout\ = (\ega_sync_level|process_3:peak[6]~q\ & (\ega_sync_level|Add3~11\ $ (GND))) # (!\ega_sync_level|process_3:peak[6]~q\ & (!\ega_sync_level|Add3~11\ & VCC))
-- \ega_sync_level|Add3~13\ = CARRY((\ega_sync_level|process_3:peak[6]~q\ & !\ega_sync_level|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|process_3:peak[6]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~11\,
	combout => \ega_sync_level|Add3~12_combout\,
	cout => \ega_sync_level|Add3~13\);

-- Location: LCCOMB_X10_Y8_N8
\ega_sync_level|peak~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~16_combout\ = (\ega_sync_level|Add3~12_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|Add3~12_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~16_combout\);

-- Location: FF_X10_Y8_N9
\ega_sync_level|process_3:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[6]~q\);

-- Location: LCCOMB_X9_Y8_N18
\ega_sync_level|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~14_combout\ = (\ega_sync_level|process_3:peak[7]~q\ & (!\ega_sync_level|Add3~13\)) # (!\ega_sync_level|process_3:peak[7]~q\ & ((\ega_sync_level|Add3~13\) # (GND)))
-- \ega_sync_level|Add3~15\ = CARRY((!\ega_sync_level|Add3~13\) # (!\ega_sync_level|process_3:peak[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|process_3:peak[7]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~13\,
	combout => \ega_sync_level|Add3~14_combout\,
	cout => \ega_sync_level|Add3~15\);

-- Location: LCCOMB_X10_Y8_N10
\ega_sync_level|peak~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~15_combout\ = (\ega_sync_level|Add3~14_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|Add3~14_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~15_combout\);

-- Location: FF_X10_Y8_N11
\ega_sync_level|process_3:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[7]~q\);

-- Location: LCCOMB_X9_Y8_N20
\ega_sync_level|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~16_combout\ = (\ega_sync_level|process_3:peak[8]~q\ & (\ega_sync_level|Add3~15\ $ (GND))) # (!\ega_sync_level|process_3:peak[8]~q\ & (!\ega_sync_level|Add3~15\ & VCC))
-- \ega_sync_level|Add3~17\ = CARRY((\ega_sync_level|process_3:peak[8]~q\ & !\ega_sync_level|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:peak[8]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~15\,
	combout => \ega_sync_level|Add3~16_combout\,
	cout => \ega_sync_level|Add3~17\);

-- Location: LCCOMB_X10_Y8_N2
\ega_sync_level|peak~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~14_combout\ = (\ega_sync_level|Add3~16_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|Add3~16_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~14_combout\);

-- Location: FF_X10_Y8_N3
\ega_sync_level|process_3:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[8]~q\);

-- Location: LCCOMB_X9_Y8_N22
\ega_sync_level|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~18_combout\ = (\ega_sync_level|process_3:peak[9]~q\ & (!\ega_sync_level|Add3~17\)) # (!\ega_sync_level|process_3:peak[9]~q\ & ((\ega_sync_level|Add3~17\) # (GND)))
-- \ega_sync_level|Add3~19\ = CARRY((!\ega_sync_level|Add3~17\) # (!\ega_sync_level|process_3:peak[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|process_3:peak[9]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~17\,
	combout => \ega_sync_level|Add3~18_combout\,
	cout => \ega_sync_level|Add3~19\);

-- Location: LCCOMB_X10_Y8_N12
\ega_sync_level|peak~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~13_combout\ = (\ega_sync_level|Add3~18_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|Add3~18_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~13_combout\);

-- Location: FF_X10_Y8_N13
\ega_sync_level|process_3:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[9]~q\);

-- Location: LCCOMB_X9_Y8_N24
\ega_sync_level|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~20_combout\ = (\ega_sync_level|process_3:peak[10]~q\ & (\ega_sync_level|Add3~19\ $ (GND))) # (!\ega_sync_level|process_3:peak[10]~q\ & (!\ega_sync_level|Add3~19\ & VCC))
-- \ega_sync_level|Add3~21\ = CARRY((\ega_sync_level|process_3:peak[10]~q\ & !\ega_sync_level|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:peak[10]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~19\,
	combout => \ega_sync_level|Add3~20_combout\,
	cout => \ega_sync_level|Add3~21\);

-- Location: LCCOMB_X8_Y8_N8
\ega_sync_level|peak~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~12_combout\ = (\ega_sync_level|Add3~20_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|Add3~20_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~12_combout\);

-- Location: FF_X8_Y8_N9
\ega_sync_level|process_3:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[10]~q\);

-- Location: LCCOMB_X9_Y8_N26
\ega_sync_level|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~22_combout\ = (\ega_sync_level|process_3:peak[11]~q\ & (!\ega_sync_level|Add3~21\)) # (!\ega_sync_level|process_3:peak[11]~q\ & ((\ega_sync_level|Add3~21\) # (GND)))
-- \ega_sync_level|Add3~23\ = CARRY((!\ega_sync_level|Add3~21\) # (!\ega_sync_level|process_3:peak[11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:peak[11]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~21\,
	combout => \ega_sync_level|Add3~22_combout\,
	cout => \ega_sync_level|Add3~23\);

-- Location: LCCOMB_X8_Y8_N2
\ega_sync_level|peak~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~11_combout\ = (\ega_sync_level|Add3~22_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|Add3~22_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~11_combout\);

-- Location: FF_X8_Y8_N3
\ega_sync_level|process_3:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[11]~q\);

-- Location: LCCOMB_X9_Y8_N28
\ega_sync_level|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~24_combout\ = (\ega_sync_level|process_3:peak[12]~q\ & (\ega_sync_level|Add3~23\ $ (GND))) # (!\ega_sync_level|process_3:peak[12]~q\ & (!\ega_sync_level|Add3~23\ & VCC))
-- \ega_sync_level|Add3~25\ = CARRY((\ega_sync_level|process_3:peak[12]~q\ & !\ega_sync_level|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:peak[12]~q\,
	datad => VCC,
	cin => \ega_sync_level|Add3~23\,
	combout => \ega_sync_level|Add3~24_combout\,
	cout => \ega_sync_level|Add3~25\);

-- Location: LCCOMB_X8_Y8_N10
\ega_sync_level|peak~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~10_combout\ = (\ega_sync_level|Add3~24_combout\ & \ega_sync_level|peak~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|Add3~24_combout\,
	datad => \ega_sync_level|peak~9_combout\,
	combout => \ega_sync_level|peak~10_combout\);

-- Location: FF_X8_Y8_N11
\ega_sync_level|process_3:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:peak[12]~q\);

-- Location: LCCOMB_X9_Y8_N30
\ega_sync_level|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add3~26_combout\ = \ega_sync_level|Add3~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ega_sync_level|Add3~25\,
	combout => \ega_sync_level|Add3~26_combout\);

-- Location: LCCOMB_X8_Y8_N0
\ega_sync_level|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan2~3_combout\ = (\ega_sync_level|Add3~24_combout\ & (\ega_sync_level|Add3~22_combout\ & ((\ega_sync_level|Add3~20_combout\) # (\ega_sync_level|LessThan2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add3~20_combout\,
	datab => \ega_sync_level|Add3~24_combout\,
	datac => \ega_sync_level|Add3~22_combout\,
	datad => \ega_sync_level|LessThan2~2_combout\,
	combout => \ega_sync_level|LessThan2~3_combout\);

-- Location: LCCOMB_X8_Y8_N12
\ega_sync_level|process_3:sync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|process_3:sync~0_combout\ = (\ega_sync_level|Add3~26_combout\ & (\V~input_o\)) # (!\ega_sync_level|Add3~26_combout\ & ((\ega_sync_level|LessThan2~3_combout\ & (\V~input_o\)) # (!\ega_sync_level|LessThan2~3_combout\ & 
-- ((\ega_sync_level|process_3:sync~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add3~26_combout\,
	datab => \V~input_o\,
	datac => \ega_sync_level|process_3:sync~q\,
	datad => \ega_sync_level|LessThan2~3_combout\,
	combout => \ega_sync_level|process_3:sync~0_combout\);

-- Location: FF_X8_Y8_N13
\ega_sync_level|process_3:sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|process_3:sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|process_3:sync~q\);

-- Location: LCCOMB_X8_Y8_N4
\ega_sync_level|vchange~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|vchange~0_combout\ = (\ega_sync_level|Add3~26_combout\ & (\ega_sync_level|process_3:sync~q\ $ ((\V~input_o\)))) # (!\ega_sync_level|Add3~26_combout\ & (\ega_sync_level|LessThan2~3_combout\ & (\ega_sync_level|process_3:sync~q\ $ 
-- (\V~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:sync~q\,
	datab => \V~input_o\,
	datac => \ega_sync_level|Add3~26_combout\,
	datad => \ega_sync_level|LessThan2~3_combout\,
	combout => \ega_sync_level|vchange~0_combout\);

-- Location: FF_X8_Y8_N5
\ega_sync_level|vchange\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|vchange~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vchange~q\);

-- Location: LCCOMB_X8_Y7_N12
\ega_sync_level|peak_hi~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~27_combout\ = (!\ega_sync_level|vchange~q\ & (\ega_sync_level|peak_hi\(27) $ (!\ega_sync_level|peak_hi\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|vchange~q\,
	datad => \ega_sync_level|peak_hi\(0),
	combout => \ega_sync_level|peak_hi~27_combout\);

-- Location: FF_X7_Y8_N13
\ega_sync_level|peak_hi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_hi~27_combout\,
	sload => VCC,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(0));

-- Location: LCCOMB_X7_Y8_N4
\ega_sync_level|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~1\ = CARRY(\ega_sync_level|peak_hi\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(0),
	datad => VCC,
	cout => \ega_sync_level|Add5~1\);

-- Location: LCCOMB_X7_Y8_N6
\ega_sync_level|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~2_combout\ = (\ega_sync_level|peak_hi\(1) & (!\ega_sync_level|Add5~1\)) # (!\ega_sync_level|peak_hi\(1) & ((\ega_sync_level|Add5~1\) # (GND)))
-- \ega_sync_level|Add5~3\ = CARRY((!\ega_sync_level|Add5~1\) # (!\ega_sync_level|peak_hi\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(1),
	datad => VCC,
	cin => \ega_sync_level|Add5~1\,
	combout => \ega_sync_level|Add5~2_combout\,
	cout => \ega_sync_level|Add5~3\);

-- Location: LCCOMB_X7_Y8_N2
\ega_sync_level|peak_hi~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~26_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(1)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add5~2_combout\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(1),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_hi~26_combout\);

-- Location: FF_X7_Y8_N3
\ega_sync_level|peak_hi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~26_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(1));

-- Location: LCCOMB_X7_Y8_N8
\ega_sync_level|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~4_combout\ = (\ega_sync_level|peak_hi\(2) & (\ega_sync_level|Add5~3\ $ (GND))) # (!\ega_sync_level|peak_hi\(2) & (!\ega_sync_level|Add5~3\ & VCC))
-- \ega_sync_level|Add5~5\ = CARRY((\ega_sync_level|peak_hi\(2) & !\ega_sync_level|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(2),
	datad => VCC,
	cin => \ega_sync_level|Add5~3\,
	combout => \ega_sync_level|Add5~4_combout\,
	cout => \ega_sync_level|Add5~5\);

-- Location: LCCOMB_X6_Y6_N18
\ega_sync_level|peak_hi~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~25_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(2))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(27),
	datab => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_hi\(2),
	datad => \ega_sync_level|Add5~4_combout\,
	combout => \ega_sync_level|peak_hi~25_combout\);

-- Location: FF_X7_Y8_N25
\ega_sync_level|peak_hi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_hi~25_combout\,
	sload => VCC,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(2));

-- Location: LCCOMB_X7_Y8_N10
\ega_sync_level|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~6_combout\ = (\ega_sync_level|peak_hi\(3) & (!\ega_sync_level|Add5~5\)) # (!\ega_sync_level|peak_hi\(3) & ((\ega_sync_level|Add5~5\) # (GND)))
-- \ega_sync_level|Add5~7\ = CARRY((!\ega_sync_level|Add5~5\) # (!\ega_sync_level|peak_hi\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(3),
	datad => VCC,
	cin => \ega_sync_level|Add5~5\,
	combout => \ega_sync_level|Add5~6_combout\,
	cout => \ega_sync_level|Add5~7\);

-- Location: LCCOMB_X6_Y8_N26
\ega_sync_level|peak_hi~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~24_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(3))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(3),
	datac => \ega_sync_level|Add5~6_combout\,
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|peak_hi~24_combout\);

-- Location: FF_X7_Y8_N27
\ega_sync_level|peak_hi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_hi~24_combout\,
	sload => VCC,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(3));

-- Location: LCCOMB_X7_Y8_N12
\ega_sync_level|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~8_combout\ = (\ega_sync_level|peak_hi\(4) & (\ega_sync_level|Add5~7\ $ (GND))) # (!\ega_sync_level|peak_hi\(4) & (!\ega_sync_level|Add5~7\ & VCC))
-- \ega_sync_level|Add5~9\ = CARRY((\ega_sync_level|peak_hi\(4) & !\ega_sync_level|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(4),
	datad => VCC,
	cin => \ega_sync_level|Add5~7\,
	combout => \ega_sync_level|Add5~8_combout\,
	cout => \ega_sync_level|Add5~9\);

-- Location: LCCOMB_X6_Y8_N0
\ega_sync_level|peak_hi~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~23_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(4)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|Add5~8_combout\,
	datac => \ega_sync_level|peak_hi\(4),
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|peak_hi~23_combout\);

-- Location: FF_X6_Y8_N1
\ega_sync_level|peak_hi[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~23_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(4));

-- Location: LCCOMB_X7_Y8_N14
\ega_sync_level|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~10_combout\ = (\ega_sync_level|peak_hi\(5) & (!\ega_sync_level|Add5~9\)) # (!\ega_sync_level|peak_hi\(5) & ((\ega_sync_level|Add5~9\) # (GND)))
-- \ega_sync_level|Add5~11\ = CARRY((!\ega_sync_level|Add5~9\) # (!\ega_sync_level|peak_hi\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(5),
	datad => VCC,
	cin => \ega_sync_level|Add5~9\,
	combout => \ega_sync_level|Add5~10_combout\,
	cout => \ega_sync_level|Add5~11\);

-- Location: LCCOMB_X6_Y8_N6
\ega_sync_level|peak_hi~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~22_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(5))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(5),
	datab => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|Add5~10_combout\,
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|peak_hi~22_combout\);

-- Location: FF_X7_Y8_N9
\ega_sync_level|peak_hi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_hi~22_combout\,
	sload => VCC,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(5));

-- Location: LCCOMB_X7_Y8_N16
\ega_sync_level|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~12_combout\ = (\ega_sync_level|peak_hi\(6) & (\ega_sync_level|Add5~11\ $ (GND))) # (!\ega_sync_level|peak_hi\(6) & (!\ega_sync_level|Add5~11\ & VCC))
-- \ega_sync_level|Add5~13\ = CARRY((\ega_sync_level|peak_hi\(6) & !\ega_sync_level|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(6),
	datad => VCC,
	cin => \ega_sync_level|Add5~11\,
	combout => \ega_sync_level|Add5~12_combout\,
	cout => \ega_sync_level|Add5~13\);

-- Location: LCCOMB_X6_Y8_N16
\ega_sync_level|peak_hi~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~21_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(6))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(6),
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|vchange~q\,
	datad => \ega_sync_level|Add5~12_combout\,
	combout => \ega_sync_level|peak_hi~21_combout\);

-- Location: FF_X7_Y8_N17
\ega_sync_level|peak_hi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_hi~21_combout\,
	sload => VCC,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(6));

-- Location: LCCOMB_X7_Y8_N18
\ega_sync_level|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~14_combout\ = (\ega_sync_level|peak_hi\(7) & (!\ega_sync_level|Add5~13\)) # (!\ega_sync_level|peak_hi\(7) & ((\ega_sync_level|Add5~13\) # (GND)))
-- \ega_sync_level|Add5~15\ = CARRY((!\ega_sync_level|Add5~13\) # (!\ega_sync_level|peak_hi\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(7),
	datad => VCC,
	cin => \ega_sync_level|Add5~13\,
	combout => \ega_sync_level|Add5~14_combout\,
	cout => \ega_sync_level|Add5~15\);

-- Location: LCCOMB_X6_Y8_N4
\ega_sync_level|peak_hi~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~20_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(7))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(7),
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|vchange~q\,
	datad => \ega_sync_level|Add5~14_combout\,
	combout => \ega_sync_level|peak_hi~20_combout\);

-- Location: FF_X7_Y8_N5
\ega_sync_level|peak_hi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_hi~20_combout\,
	sload => VCC,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(7));

-- Location: LCCOMB_X7_Y8_N20
\ega_sync_level|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~16_combout\ = (\ega_sync_level|peak_hi\(8) & (\ega_sync_level|Add5~15\ $ (GND))) # (!\ega_sync_level|peak_hi\(8) & (!\ega_sync_level|Add5~15\ & VCC))
-- \ega_sync_level|Add5~17\ = CARRY((\ega_sync_level|peak_hi\(8) & !\ega_sync_level|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(8),
	datad => VCC,
	cin => \ega_sync_level|Add5~15\,
	combout => \ega_sync_level|Add5~16_combout\,
	cout => \ega_sync_level|Add5~17\);

-- Location: LCCOMB_X7_Y8_N0
\ega_sync_level|peak_hi~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~19_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(8)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|Add5~16_combout\,
	datac => \ega_sync_level|peak_hi\(8),
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|peak_hi~19_combout\);

-- Location: FF_X7_Y8_N1
\ega_sync_level|peak_hi[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~19_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(8));

-- Location: LCCOMB_X7_Y8_N22
\ega_sync_level|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~18_combout\ = (\ega_sync_level|peak_hi\(9) & (!\ega_sync_level|Add5~17\)) # (!\ega_sync_level|peak_hi\(9) & ((\ega_sync_level|Add5~17\) # (GND)))
-- \ega_sync_level|Add5~19\ = CARRY((!\ega_sync_level|Add5~17\) # (!\ega_sync_level|peak_hi\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(9),
	datad => VCC,
	cin => \ega_sync_level|Add5~17\,
	combout => \ega_sync_level|Add5~18_combout\,
	cout => \ega_sync_level|Add5~19\);

-- Location: LCCOMB_X6_Y8_N22
\ega_sync_level|peak_hi~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~18_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(9))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(9),
	datad => \ega_sync_level|Add5~18_combout\,
	combout => \ega_sync_level|peak_hi~18_combout\);

-- Location: FF_X6_Y8_N23
\ega_sync_level|peak_hi[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~18_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(9));

-- Location: LCCOMB_X7_Y8_N24
\ega_sync_level|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~20_combout\ = (\ega_sync_level|peak_hi\(10) & (\ega_sync_level|Add5~19\ $ (GND))) # (!\ega_sync_level|peak_hi\(10) & (!\ega_sync_level|Add5~19\ & VCC))
-- \ega_sync_level|Add5~21\ = CARRY((\ega_sync_level|peak_hi\(10) & !\ega_sync_level|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(10),
	datad => VCC,
	cin => \ega_sync_level|Add5~19\,
	combout => \ega_sync_level|Add5~20_combout\,
	cout => \ega_sync_level|Add5~21\);

-- Location: LCCOMB_X6_Y7_N22
\ega_sync_level|peak_hi~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~17_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(10))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(10),
	datad => \ega_sync_level|Add5~20_combout\,
	combout => \ega_sync_level|peak_hi~17_combout\);

-- Location: FF_X6_Y7_N23
\ega_sync_level|peak_hi[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~17_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(10));

-- Location: LCCOMB_X7_Y8_N26
\ega_sync_level|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~22_combout\ = (\ega_sync_level|peak_hi\(11) & (!\ega_sync_level|Add5~21\)) # (!\ega_sync_level|peak_hi\(11) & ((\ega_sync_level|Add5~21\) # (GND)))
-- \ega_sync_level|Add5~23\ = CARRY((!\ega_sync_level|Add5~21\) # (!\ega_sync_level|peak_hi\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(11),
	datad => VCC,
	cin => \ega_sync_level|Add5~21\,
	combout => \ega_sync_level|Add5~22_combout\,
	cout => \ega_sync_level|Add5~23\);

-- Location: LCCOMB_X6_Y8_N18
\ega_sync_level|peak_hi~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~16_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(11)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add5~22_combout\,
	datab => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_hi\(11),
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|peak_hi~16_combout\);

-- Location: FF_X6_Y8_N19
\ega_sync_level|peak_hi[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~16_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(11));

-- Location: LCCOMB_X7_Y8_N28
\ega_sync_level|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~24_combout\ = (\ega_sync_level|peak_hi\(12) & (\ega_sync_level|Add5~23\ $ (GND))) # (!\ega_sync_level|peak_hi\(12) & (!\ega_sync_level|Add5~23\ & VCC))
-- \ega_sync_level|Add5~25\ = CARRY((\ega_sync_level|peak_hi\(12) & !\ega_sync_level|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(12),
	datad => VCC,
	cin => \ega_sync_level|Add5~23\,
	combout => \ega_sync_level|Add5~24_combout\,
	cout => \ega_sync_level|Add5~25\);

-- Location: LCCOMB_X6_Y7_N16
\ega_sync_level|peak_hi~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~15_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(12))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(12),
	datad => \ega_sync_level|Add5~24_combout\,
	combout => \ega_sync_level|peak_hi~15_combout\);

-- Location: FF_X6_Y7_N17
\ega_sync_level|peak_hi[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~15_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(12));

-- Location: LCCOMB_X7_Y8_N30
\ega_sync_level|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~26_combout\ = (\ega_sync_level|peak_hi\(13) & (!\ega_sync_level|Add5~25\)) # (!\ega_sync_level|peak_hi\(13) & ((\ega_sync_level|Add5~25\) # (GND)))
-- \ega_sync_level|Add5~27\ = CARRY((!\ega_sync_level|Add5~25\) # (!\ega_sync_level|peak_hi\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(13),
	datad => VCC,
	cin => \ega_sync_level|Add5~25\,
	combout => \ega_sync_level|Add5~26_combout\,
	cout => \ega_sync_level|Add5~27\);

-- Location: LCCOMB_X6_Y6_N14
\ega_sync_level|peak_hi~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~14_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(13)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add5~26_combout\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(13),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_hi~14_combout\);

-- Location: FF_X6_Y6_N15
\ega_sync_level|peak_hi[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~14_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(13));

-- Location: LCCOMB_X7_Y7_N0
\ega_sync_level|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~28_combout\ = (\ega_sync_level|peak_hi\(14) & (\ega_sync_level|Add5~27\ $ (GND))) # (!\ega_sync_level|peak_hi\(14) & (!\ega_sync_level|Add5~27\ & VCC))
-- \ega_sync_level|Add5~29\ = CARRY((\ega_sync_level|peak_hi\(14) & !\ega_sync_level|Add5~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(14),
	datad => VCC,
	cin => \ega_sync_level|Add5~27\,
	combout => \ega_sync_level|Add5~28_combout\,
	cout => \ega_sync_level|Add5~29\);

-- Location: LCCOMB_X6_Y7_N26
\ega_sync_level|peak_hi~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~13_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(14)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|Add5~28_combout\,
	datac => \ega_sync_level|peak_hi\(14),
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|peak_hi~13_combout\);

-- Location: FF_X6_Y7_N27
\ega_sync_level|peak_hi[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~13_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(14));

-- Location: LCCOMB_X7_Y7_N2
\ega_sync_level|Add5~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~30_combout\ = (\ega_sync_level|peak_hi\(15) & (!\ega_sync_level|Add5~29\)) # (!\ega_sync_level|peak_hi\(15) & ((\ega_sync_level|Add5~29\) # (GND)))
-- \ega_sync_level|Add5~31\ = CARRY((!\ega_sync_level|Add5~29\) # (!\ega_sync_level|peak_hi\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(15),
	datad => VCC,
	cin => \ega_sync_level|Add5~29\,
	combout => \ega_sync_level|Add5~30_combout\,
	cout => \ega_sync_level|Add5~31\);

-- Location: LCCOMB_X6_Y7_N10
\ega_sync_level|peak_hi~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~12_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(15))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(15),
	datad => \ega_sync_level|Add5~30_combout\,
	combout => \ega_sync_level|peak_hi~12_combout\);

-- Location: FF_X6_Y7_N11
\ega_sync_level|peak_hi[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~12_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(15));

-- Location: LCCOMB_X7_Y7_N4
\ega_sync_level|Add5~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~32_combout\ = (\ega_sync_level|peak_hi\(16) & (\ega_sync_level|Add5~31\ $ (GND))) # (!\ega_sync_level|peak_hi\(16) & (!\ega_sync_level|Add5~31\ & VCC))
-- \ega_sync_level|Add5~33\ = CARRY((\ega_sync_level|peak_hi\(16) & !\ega_sync_level|Add5~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(16),
	datad => VCC,
	cin => \ega_sync_level|Add5~31\,
	combout => \ega_sync_level|Add5~32_combout\,
	cout => \ega_sync_level|Add5~33\);

-- Location: LCCOMB_X6_Y7_N12
\ega_sync_level|peak_hi~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~11_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(16))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(16),
	datad => \ega_sync_level|Add5~32_combout\,
	combout => \ega_sync_level|peak_hi~11_combout\);

-- Location: FF_X6_Y7_N13
\ega_sync_level|peak_hi[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~11_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(16));

-- Location: LCCOMB_X7_Y7_N6
\ega_sync_level|Add5~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~34_combout\ = (\ega_sync_level|peak_hi\(17) & (!\ega_sync_level|Add5~33\)) # (!\ega_sync_level|peak_hi\(17) & ((\ega_sync_level|Add5~33\) # (GND)))
-- \ega_sync_level|Add5~35\ = CARRY((!\ega_sync_level|Add5~33\) # (!\ega_sync_level|peak_hi\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(17),
	datad => VCC,
	cin => \ega_sync_level|Add5~33\,
	combout => \ega_sync_level|Add5~34_combout\,
	cout => \ega_sync_level|Add5~35\);

-- Location: LCCOMB_X6_Y7_N14
\ega_sync_level|peak_hi~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~10_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(17))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(17),
	datad => \ega_sync_level|Add5~34_combout\,
	combout => \ega_sync_level|peak_hi~10_combout\);

-- Location: FF_X6_Y7_N15
\ega_sync_level|peak_hi[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~10_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(17));

-- Location: LCCOMB_X7_Y7_N8
\ega_sync_level|Add5~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~36_combout\ = (\ega_sync_level|peak_hi\(18) & (\ega_sync_level|Add5~35\ $ (GND))) # (!\ega_sync_level|peak_hi\(18) & (!\ega_sync_level|Add5~35\ & VCC))
-- \ega_sync_level|Add5~37\ = CARRY((\ega_sync_level|peak_hi\(18) & !\ega_sync_level|Add5~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(18),
	datad => VCC,
	cin => \ega_sync_level|Add5~35\,
	combout => \ega_sync_level|Add5~36_combout\,
	cout => \ega_sync_level|Add5~37\);

-- Location: LCCOMB_X6_Y7_N8
\ega_sync_level|peak_hi~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~9_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(18)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|Add5~36_combout\,
	datac => \ega_sync_level|peak_hi\(18),
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|peak_hi~9_combout\);

-- Location: FF_X6_Y7_N9
\ega_sync_level|peak_hi[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~9_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(18));

-- Location: LCCOMB_X7_Y7_N10
\ega_sync_level|Add5~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~38_combout\ = (\ega_sync_level|peak_hi\(19) & (!\ega_sync_level|Add5~37\)) # (!\ega_sync_level|peak_hi\(19) & ((\ega_sync_level|Add5~37\) # (GND)))
-- \ega_sync_level|Add5~39\ = CARRY((!\ega_sync_level|Add5~37\) # (!\ega_sync_level|peak_hi\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(19),
	datad => VCC,
	cin => \ega_sync_level|Add5~37\,
	combout => \ega_sync_level|Add5~38_combout\,
	cout => \ega_sync_level|Add5~39\);

-- Location: LCCOMB_X8_Y7_N20
\ega_sync_level|peak_hi~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~8_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(19))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(19),
	datad => \ega_sync_level|Add5~38_combout\,
	combout => \ega_sync_level|peak_hi~8_combout\);

-- Location: FF_X8_Y7_N21
\ega_sync_level|peak_hi[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~8_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(19));

-- Location: LCCOMB_X7_Y7_N12
\ega_sync_level|Add5~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~40_combout\ = (\ega_sync_level|peak_hi\(20) & (\ega_sync_level|Add5~39\ $ (GND))) # (!\ega_sync_level|peak_hi\(20) & (!\ega_sync_level|Add5~39\ & VCC))
-- \ega_sync_level|Add5~41\ = CARRY((\ega_sync_level|peak_hi\(20) & !\ega_sync_level|Add5~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(20),
	datad => VCC,
	cin => \ega_sync_level|Add5~39\,
	combout => \ega_sync_level|Add5~40_combout\,
	cout => \ega_sync_level|Add5~41\);

-- Location: LCCOMB_X8_Y7_N0
\ega_sync_level|peak_hi~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~7_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(20))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(20),
	datad => \ega_sync_level|Add5~40_combout\,
	combout => \ega_sync_level|peak_hi~7_combout\);

-- Location: FF_X8_Y7_N1
\ega_sync_level|peak_hi[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~7_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(20));

-- Location: LCCOMB_X7_Y7_N14
\ega_sync_level|Add5~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~42_combout\ = (\ega_sync_level|peak_hi\(21) & (!\ega_sync_level|Add5~41\)) # (!\ega_sync_level|peak_hi\(21) & ((\ega_sync_level|Add5~41\) # (GND)))
-- \ega_sync_level|Add5~43\ = CARRY((!\ega_sync_level|Add5~41\) # (!\ega_sync_level|peak_hi\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(21),
	datad => VCC,
	cin => \ega_sync_level|Add5~41\,
	combout => \ega_sync_level|Add5~42_combout\,
	cout => \ega_sync_level|Add5~43\);

-- Location: LCCOMB_X8_Y7_N26
\ega_sync_level|peak_hi~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~6_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(21))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(21),
	datad => \ega_sync_level|Add5~42_combout\,
	combout => \ega_sync_level|peak_hi~6_combout\);

-- Location: FF_X8_Y7_N27
\ega_sync_level|peak_hi[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~6_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(21));

-- Location: LCCOMB_X7_Y7_N16
\ega_sync_level|Add5~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~44_combout\ = (\ega_sync_level|peak_hi\(22) & (\ega_sync_level|Add5~43\ $ (GND))) # (!\ega_sync_level|peak_hi\(22) & (!\ega_sync_level|Add5~43\ & VCC))
-- \ega_sync_level|Add5~45\ = CARRY((\ega_sync_level|peak_hi\(22) & !\ega_sync_level|Add5~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(22),
	datad => VCC,
	cin => \ega_sync_level|Add5~43\,
	combout => \ega_sync_level|Add5~44_combout\,
	cout => \ega_sync_level|Add5~45\);

-- Location: LCCOMB_X8_Y7_N28
\ega_sync_level|peak_hi~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~5_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(22))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(22),
	datad => \ega_sync_level|Add5~44_combout\,
	combout => \ega_sync_level|peak_hi~5_combout\);

-- Location: FF_X8_Y7_N29
\ega_sync_level|peak_hi[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~5_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(22));

-- Location: LCCOMB_X7_Y7_N18
\ega_sync_level|Add5~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~46_combout\ = (\ega_sync_level|peak_hi\(23) & (!\ega_sync_level|Add5~45\)) # (!\ega_sync_level|peak_hi\(23) & ((\ega_sync_level|Add5~45\) # (GND)))
-- \ega_sync_level|Add5~47\ = CARRY((!\ega_sync_level|Add5~45\) # (!\ega_sync_level|peak_hi\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(23),
	datad => VCC,
	cin => \ega_sync_level|Add5~45\,
	combout => \ega_sync_level|Add5~46_combout\,
	cout => \ega_sync_level|Add5~47\);

-- Location: LCCOMB_X8_Y7_N6
\ega_sync_level|peak_hi~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~4_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(23))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(23),
	datad => \ega_sync_level|Add5~46_combout\,
	combout => \ega_sync_level|peak_hi~4_combout\);

-- Location: FF_X8_Y7_N7
\ega_sync_level|peak_hi[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~4_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(23));

-- Location: LCCOMB_X7_Y7_N20
\ega_sync_level|Add5~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~48_combout\ = (\ega_sync_level|peak_hi\(24) & (\ega_sync_level|Add5~47\ $ (GND))) # (!\ega_sync_level|peak_hi\(24) & (!\ega_sync_level|Add5~47\ & VCC))
-- \ega_sync_level|Add5~49\ = CARRY((\ega_sync_level|peak_hi\(24) & !\ega_sync_level|Add5~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(24),
	datad => VCC,
	cin => \ega_sync_level|Add5~47\,
	combout => \ega_sync_level|Add5~48_combout\,
	cout => \ega_sync_level|Add5~49\);

-- Location: LCCOMB_X7_Y7_N30
\ega_sync_level|peak_hi~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~3_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(24))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(27),
	datab => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_hi\(24),
	datad => \ega_sync_level|Add5~48_combout\,
	combout => \ega_sync_level|peak_hi~3_combout\);

-- Location: FF_X7_Y7_N31
\ega_sync_level|peak_hi[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~3_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(24));

-- Location: LCCOMB_X7_Y7_N22
\ega_sync_level|Add5~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~50_combout\ = (\ega_sync_level|peak_hi\(25) & (!\ega_sync_level|Add5~49\)) # (!\ega_sync_level|peak_hi\(25) & ((\ega_sync_level|Add5~49\) # (GND)))
-- \ega_sync_level|Add5~51\ = CARRY((!\ega_sync_level|Add5~49\) # (!\ega_sync_level|peak_hi\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(25),
	datad => VCC,
	cin => \ega_sync_level|Add5~49\,
	combout => \ega_sync_level|Add5~50_combout\,
	cout => \ega_sync_level|Add5~51\);

-- Location: LCCOMB_X8_Y7_N2
\ega_sync_level|peak_hi~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~2_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(25))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(25),
	datad => \ega_sync_level|Add5~50_combout\,
	combout => \ega_sync_level|peak_hi~2_combout\);

-- Location: FF_X8_Y7_N3
\ega_sync_level|peak_hi[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~2_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(25));

-- Location: LCCOMB_X7_Y7_N24
\ega_sync_level|Add5~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~52_combout\ = (\ega_sync_level|peak_hi\(26) & (\ega_sync_level|Add5~51\ $ (GND))) # (!\ega_sync_level|peak_hi\(26) & (!\ega_sync_level|Add5~51\ & VCC))
-- \ega_sync_level|Add5~53\ = CARRY((\ega_sync_level|peak_hi\(26) & !\ega_sync_level|Add5~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(26),
	datad => VCC,
	cin => \ega_sync_level|Add5~51\,
	combout => \ega_sync_level|Add5~52_combout\,
	cout => \ega_sync_level|Add5~53\);

-- Location: LCCOMB_X6_Y7_N6
\ega_sync_level|peak_hi~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~1_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(26))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(26),
	datad => \ega_sync_level|Add5~52_combout\,
	combout => \ega_sync_level|peak_hi~1_combout\);

-- Location: FF_X6_Y7_N7
\ega_sync_level|peak_hi[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~1_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(26));

-- Location: LCCOMB_X7_Y7_N26
\ega_sync_level|Add5~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~54_combout\ = \ega_sync_level|peak_hi\(27) $ (\ega_sync_level|Add5~53\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(27),
	cin => \ega_sync_level|Add5~53\,
	combout => \ega_sync_level|Add5~54_combout\);

-- Location: LCCOMB_X8_Y7_N30
\ega_sync_level|peak_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_hi~0_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_hi\(27)) # (\ega_sync_level|Add5~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~54_combout\,
	combout => \ega_sync_level|peak_hi~0_combout\);

-- Location: FF_X8_Y7_N31
\ega_sync_level|peak_hi[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_hi~0_combout\,
	ena => \V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_hi\(27));

-- Location: LCCOMB_X8_Y7_N10
\ega_sync_level|Add5~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~56_combout\ = (\ega_sync_level|peak_hi\(27)) # (\ega_sync_level|Add5~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~54_combout\,
	combout => \ega_sync_level|Add5~56_combout\);

-- Location: LCCOMB_X6_Y6_N24
\ega_sync_level|vsync_hi[25]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|vsync_hi[25]~0_combout\ = (\V~input_o\ & \ega_sync_level|vchange~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \V~input_o\,
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|vsync_hi[25]~0_combout\);

-- Location: FF_X8_Y7_N11
\ega_sync_level|vsync_hi[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~56_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(27));

-- Location: LCCOMB_X2_Y8_N0
\ega_sync_level|peak_lo~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~27_combout\ = (!\ega_sync_level|vchange~q\ & (\ega_sync_level|peak_lo\(0) $ (!\ega_sync_level|peak_lo\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_lo\(0),
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|peak_lo~27_combout\);

-- Location: FF_X3_Y8_N11
\ega_sync_level|peak_lo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_lo~27_combout\,
	sload => VCC,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(0));

-- Location: LCCOMB_X3_Y8_N4
\ega_sync_level|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~1\ = CARRY(\ega_sync_level|peak_lo\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(0),
	datad => VCC,
	cout => \ega_sync_level|Add4~1\);

-- Location: LCCOMB_X3_Y8_N6
\ega_sync_level|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~2_combout\ = (\ega_sync_level|peak_lo\(1) & (!\ega_sync_level|Add4~1\)) # (!\ega_sync_level|peak_lo\(1) & ((\ega_sync_level|Add4~1\) # (GND)))
-- \ega_sync_level|Add4~3\ = CARRY((!\ega_sync_level|Add4~1\) # (!\ega_sync_level|peak_lo\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(1),
	datad => VCC,
	cin => \ega_sync_level|Add4~1\,
	combout => \ega_sync_level|Add4~2_combout\,
	cout => \ega_sync_level|Add4~3\);

-- Location: LCCOMB_X3_Y8_N0
\ega_sync_level|peak_lo~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~26_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(1))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_lo\(1),
	datad => \ega_sync_level|Add4~2_combout\,
	combout => \ega_sync_level|peak_lo~26_combout\);

-- Location: FF_X3_Y8_N1
\ega_sync_level|peak_lo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~26_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(1));

-- Location: LCCOMB_X3_Y8_N8
\ega_sync_level|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~4_combout\ = (\ega_sync_level|peak_lo\(2) & (\ega_sync_level|Add4~3\ $ (GND))) # (!\ega_sync_level|peak_lo\(2) & (!\ega_sync_level|Add4~3\ & VCC))
-- \ega_sync_level|Add4~5\ = CARRY((\ega_sync_level|peak_lo\(2) & !\ega_sync_level|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(2),
	datad => VCC,
	cin => \ega_sync_level|Add4~3\,
	combout => \ega_sync_level|Add4~4_combout\,
	cout => \ega_sync_level|Add4~5\);

-- Location: LCCOMB_X3_Y8_N2
\ega_sync_level|peak_lo~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~25_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(2))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_lo\(2),
	datad => \ega_sync_level|Add4~4_combout\,
	combout => \ega_sync_level|peak_lo~25_combout\);

-- Location: FF_X3_Y8_N3
\ega_sync_level|peak_lo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~25_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(2));

-- Location: LCCOMB_X3_Y8_N10
\ega_sync_level|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~6_combout\ = (\ega_sync_level|peak_lo\(3) & (!\ega_sync_level|Add4~5\)) # (!\ega_sync_level|peak_lo\(3) & ((\ega_sync_level|Add4~5\) # (GND)))
-- \ega_sync_level|Add4~7\ = CARRY((!\ega_sync_level|Add4~5\) # (!\ega_sync_level|peak_lo\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(3),
	datad => VCC,
	cin => \ega_sync_level|Add4~5\,
	combout => \ega_sync_level|Add4~6_combout\,
	cout => \ega_sync_level|Add4~7\);

-- Location: LCCOMB_X2_Y8_N16
\ega_sync_level|peak_lo~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~24_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(3)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|Add4~6_combout\,
	datac => \ega_sync_level|vchange~q\,
	datad => \ega_sync_level|peak_lo\(3),
	combout => \ega_sync_level|peak_lo~24_combout\);

-- Location: FF_X3_Y8_N19
\ega_sync_level|peak_lo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_lo~24_combout\,
	sload => VCC,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(3));

-- Location: LCCOMB_X3_Y8_N12
\ega_sync_level|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~8_combout\ = (\ega_sync_level|peak_lo\(4) & (\ega_sync_level|Add4~7\ $ (GND))) # (!\ega_sync_level|peak_lo\(4) & (!\ega_sync_level|Add4~7\ & VCC))
-- \ega_sync_level|Add4~9\ = CARRY((\ega_sync_level|peak_lo\(4) & !\ega_sync_level|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(4),
	datad => VCC,
	cin => \ega_sync_level|Add4~7\,
	combout => \ega_sync_level|Add4~8_combout\,
	cout => \ega_sync_level|Add4~9\);

-- Location: LCCOMB_X2_Y8_N4
\ega_sync_level|peak_lo~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~23_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(4)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|Add4~8_combout\,
	datac => \ega_sync_level|vchange~q\,
	datad => \ega_sync_level|peak_lo\(4),
	combout => \ega_sync_level|peak_lo~23_combout\);

-- Location: FF_X3_Y8_N27
\ega_sync_level|peak_lo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_lo~23_combout\,
	sload => VCC,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(4));

-- Location: LCCOMB_X3_Y8_N14
\ega_sync_level|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~10_combout\ = (\ega_sync_level|peak_lo\(5) & (!\ega_sync_level|Add4~9\)) # (!\ega_sync_level|peak_lo\(5) & ((\ega_sync_level|Add4~9\) # (GND)))
-- \ega_sync_level|Add4~11\ = CARRY((!\ega_sync_level|Add4~9\) # (!\ega_sync_level|peak_lo\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(5),
	datad => VCC,
	cin => \ega_sync_level|Add4~9\,
	combout => \ega_sync_level|Add4~10_combout\,
	cout => \ega_sync_level|Add4~11\);

-- Location: LCCOMB_X4_Y8_N6
\ega_sync_level|peak_lo~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~22_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(5)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add4~10_combout\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(5),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_lo~22_combout\);

-- Location: FF_X4_Y8_N7
\ega_sync_level|peak_lo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~22_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(5));

-- Location: LCCOMB_X3_Y8_N16
\ega_sync_level|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~12_combout\ = (\ega_sync_level|peak_lo\(6) & (\ega_sync_level|Add4~11\ $ (GND))) # (!\ega_sync_level|peak_lo\(6) & (!\ega_sync_level|Add4~11\ & VCC))
-- \ega_sync_level|Add4~13\ = CARRY((\ega_sync_level|peak_lo\(6) & !\ega_sync_level|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(6),
	datad => VCC,
	cin => \ega_sync_level|Add4~11\,
	combout => \ega_sync_level|Add4~12_combout\,
	cout => \ega_sync_level|Add4~13\);

-- Location: LCCOMB_X4_Y8_N4
\ega_sync_level|peak_lo~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~21_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(6)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add4~12_combout\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(6),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_lo~21_combout\);

-- Location: FF_X4_Y8_N5
\ega_sync_level|peak_lo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~21_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(6));

-- Location: LCCOMB_X3_Y8_N18
\ega_sync_level|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~14_combout\ = (\ega_sync_level|peak_lo\(7) & (!\ega_sync_level|Add4~13\)) # (!\ega_sync_level|peak_lo\(7) & ((\ega_sync_level|Add4~13\) # (GND)))
-- \ega_sync_level|Add4~15\ = CARRY((!\ega_sync_level|Add4~13\) # (!\ega_sync_level|peak_lo\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(7),
	datad => VCC,
	cin => \ega_sync_level|Add4~13\,
	combout => \ega_sync_level|Add4~14_combout\,
	cout => \ega_sync_level|Add4~15\);

-- Location: LCCOMB_X4_Y8_N12
\ega_sync_level|peak_lo~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~20_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(7))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_lo\(7),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~14_combout\,
	combout => \ega_sync_level|peak_lo~20_combout\);

-- Location: FF_X3_Y8_N31
\ega_sync_level|peak_lo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|peak_lo~20_combout\,
	sload => VCC,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(7));

-- Location: LCCOMB_X3_Y8_N20
\ega_sync_level|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~16_combout\ = (\ega_sync_level|peak_lo\(8) & (\ega_sync_level|Add4~15\ $ (GND))) # (!\ega_sync_level|peak_lo\(8) & (!\ega_sync_level|Add4~15\ & VCC))
-- \ega_sync_level|Add4~17\ = CARRY((\ega_sync_level|peak_lo\(8) & !\ega_sync_level|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(8),
	datad => VCC,
	cin => \ega_sync_level|Add4~15\,
	combout => \ega_sync_level|Add4~16_combout\,
	cout => \ega_sync_level|Add4~17\);

-- Location: LCCOMB_X4_Y8_N26
\ega_sync_level|peak_lo~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~19_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(8)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|Add4~16_combout\,
	datac => \ega_sync_level|peak_lo\(8),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_lo~19_combout\);

-- Location: FF_X4_Y8_N27
\ega_sync_level|peak_lo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~19_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(8));

-- Location: LCCOMB_X3_Y8_N22
\ega_sync_level|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~18_combout\ = (\ega_sync_level|peak_lo\(9) & (!\ega_sync_level|Add4~17\)) # (!\ega_sync_level|peak_lo\(9) & ((\ega_sync_level|Add4~17\) # (GND)))
-- \ega_sync_level|Add4~19\ = CARRY((!\ega_sync_level|Add4~17\) # (!\ega_sync_level|peak_lo\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(9),
	datad => VCC,
	cin => \ega_sync_level|Add4~17\,
	combout => \ega_sync_level|Add4~18_combout\,
	cout => \ega_sync_level|Add4~19\);

-- Location: LCCOMB_X4_Y8_N2
\ega_sync_level|peak_lo~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~18_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(9)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|Add4~18_combout\,
	datac => \ega_sync_level|peak_lo\(9),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_lo~18_combout\);

-- Location: FF_X4_Y8_N3
\ega_sync_level|peak_lo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~18_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(9));

-- Location: LCCOMB_X3_Y8_N24
\ega_sync_level|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~20_combout\ = (\ega_sync_level|peak_lo\(10) & (\ega_sync_level|Add4~19\ $ (GND))) # (!\ega_sync_level|peak_lo\(10) & (!\ega_sync_level|Add4~19\ & VCC))
-- \ega_sync_level|Add4~21\ = CARRY((\ega_sync_level|peak_lo\(10) & !\ega_sync_level|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(10),
	datad => VCC,
	cin => \ega_sync_level|Add4~19\,
	combout => \ega_sync_level|Add4~20_combout\,
	cout => \ega_sync_level|Add4~21\);

-- Location: LCCOMB_X4_Y8_N30
\ega_sync_level|peak_lo~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~17_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(10)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|Add4~20_combout\,
	datac => \ega_sync_level|peak_lo\(10),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_lo~17_combout\);

-- Location: FF_X4_Y8_N31
\ega_sync_level|peak_lo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~17_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(10));

-- Location: LCCOMB_X3_Y8_N26
\ega_sync_level|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~22_combout\ = (\ega_sync_level|peak_lo\(11) & (!\ega_sync_level|Add4~21\)) # (!\ega_sync_level|peak_lo\(11) & ((\ega_sync_level|Add4~21\) # (GND)))
-- \ega_sync_level|Add4~23\ = CARRY((!\ega_sync_level|Add4~21\) # (!\ega_sync_level|peak_lo\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(11),
	datad => VCC,
	cin => \ega_sync_level|Add4~21\,
	combout => \ega_sync_level|Add4~22_combout\,
	cout => \ega_sync_level|Add4~23\);

-- Location: LCCOMB_X4_Y8_N0
\ega_sync_level|peak_lo~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~16_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(11)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add4~22_combout\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(11),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_lo~16_combout\);

-- Location: FF_X4_Y8_N1
\ega_sync_level|peak_lo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~16_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(11));

-- Location: LCCOMB_X3_Y8_N28
\ega_sync_level|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~24_combout\ = (\ega_sync_level|peak_lo\(12) & (\ega_sync_level|Add4~23\ $ (GND))) # (!\ega_sync_level|peak_lo\(12) & (!\ega_sync_level|Add4~23\ & VCC))
-- \ega_sync_level|Add4~25\ = CARRY((\ega_sync_level|peak_lo\(12) & !\ega_sync_level|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(12),
	datad => VCC,
	cin => \ega_sync_level|Add4~23\,
	combout => \ega_sync_level|Add4~24_combout\,
	cout => \ega_sync_level|Add4~25\);

-- Location: LCCOMB_X2_Y8_N10
\ega_sync_level|peak_lo~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~15_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(12))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_lo\(12),
	datad => \ega_sync_level|Add4~24_combout\,
	combout => \ega_sync_level|peak_lo~15_combout\);

-- Location: FF_X2_Y8_N11
\ega_sync_level|peak_lo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~15_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(12));

-- Location: LCCOMB_X3_Y8_N30
\ega_sync_level|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~26_combout\ = (\ega_sync_level|peak_lo\(13) & (!\ega_sync_level|Add4~25\)) # (!\ega_sync_level|peak_lo\(13) & ((\ega_sync_level|Add4~25\) # (GND)))
-- \ega_sync_level|Add4~27\ = CARRY((!\ega_sync_level|Add4~25\) # (!\ega_sync_level|peak_lo\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(13),
	datad => VCC,
	cin => \ega_sync_level|Add4~25\,
	combout => \ega_sync_level|Add4~26_combout\,
	cout => \ega_sync_level|Add4~27\);

-- Location: LCCOMB_X4_Y8_N18
\ega_sync_level|peak_lo~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~14_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(13)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|Add4~26_combout\,
	datac => \ega_sync_level|peak_lo\(13),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_lo~14_combout\);

-- Location: FF_X4_Y8_N19
\ega_sync_level|peak_lo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~14_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(13));

-- Location: LCCOMB_X3_Y7_N0
\ega_sync_level|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~28_combout\ = (\ega_sync_level|peak_lo\(14) & (\ega_sync_level|Add4~27\ $ (GND))) # (!\ega_sync_level|peak_lo\(14) & (!\ega_sync_level|Add4~27\ & VCC))
-- \ega_sync_level|Add4~29\ = CARRY((\ega_sync_level|peak_lo\(14) & !\ega_sync_level|Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(14),
	datad => VCC,
	cin => \ega_sync_level|Add4~27\,
	combout => \ega_sync_level|Add4~28_combout\,
	cout => \ega_sync_level|Add4~29\);

-- Location: LCCOMB_X4_Y7_N30
\ega_sync_level|peak_lo~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~13_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(14)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add4~28_combout\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(14),
	datad => \ega_sync_level|vchange~q\,
	combout => \ega_sync_level|peak_lo~13_combout\);

-- Location: FF_X4_Y7_N31
\ega_sync_level|peak_lo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~13_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(14));

-- Location: LCCOMB_X3_Y7_N2
\ega_sync_level|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~30_combout\ = (\ega_sync_level|peak_lo\(15) & (!\ega_sync_level|Add4~29\)) # (!\ega_sync_level|peak_lo\(15) & ((\ega_sync_level|Add4~29\) # (GND)))
-- \ega_sync_level|Add4~31\ = CARRY((!\ega_sync_level|Add4~29\) # (!\ega_sync_level|peak_lo\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(15),
	datad => VCC,
	cin => \ega_sync_level|Add4~29\,
	combout => \ega_sync_level|Add4~30_combout\,
	cout => \ega_sync_level|Add4~31\);

-- Location: LCCOMB_X2_Y7_N16
\ega_sync_level|peak_lo~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~12_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(15))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(15),
	datad => \ega_sync_level|Add4~30_combout\,
	combout => \ega_sync_level|peak_lo~12_combout\);

-- Location: FF_X2_Y7_N17
\ega_sync_level|peak_lo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~12_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(15));

-- Location: LCCOMB_X3_Y7_N4
\ega_sync_level|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~32_combout\ = (\ega_sync_level|peak_lo\(16) & (\ega_sync_level|Add4~31\ $ (GND))) # (!\ega_sync_level|peak_lo\(16) & (!\ega_sync_level|Add4~31\ & VCC))
-- \ega_sync_level|Add4~33\ = CARRY((\ega_sync_level|peak_lo\(16) & !\ega_sync_level|Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(16),
	datad => VCC,
	cin => \ega_sync_level|Add4~31\,
	combout => \ega_sync_level|Add4~32_combout\,
	cout => \ega_sync_level|Add4~33\);

-- Location: LCCOMB_X4_Y7_N14
\ega_sync_level|peak_lo~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~11_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(16)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|Add4~32_combout\,
	datac => \ega_sync_level|peak_lo\(16),
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|peak_lo~11_combout\);

-- Location: FF_X4_Y7_N15
\ega_sync_level|peak_lo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~11_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(16));

-- Location: LCCOMB_X3_Y7_N6
\ega_sync_level|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~34_combout\ = (\ega_sync_level|peak_lo\(17) & (!\ega_sync_level|Add4~33\)) # (!\ega_sync_level|peak_lo\(17) & ((\ega_sync_level|Add4~33\) # (GND)))
-- \ega_sync_level|Add4~35\ = CARRY((!\ega_sync_level|Add4~33\) # (!\ega_sync_level|peak_lo\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(17),
	datad => VCC,
	cin => \ega_sync_level|Add4~33\,
	combout => \ega_sync_level|Add4~34_combout\,
	cout => \ega_sync_level|Add4~35\);

-- Location: LCCOMB_X2_Y7_N30
\ega_sync_level|peak_lo~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~10_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(17))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(17),
	datad => \ega_sync_level|Add4~34_combout\,
	combout => \ega_sync_level|peak_lo~10_combout\);

-- Location: FF_X2_Y7_N31
\ega_sync_level|peak_lo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~10_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(17));

-- Location: LCCOMB_X3_Y7_N8
\ega_sync_level|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~36_combout\ = (\ega_sync_level|peak_lo\(18) & (\ega_sync_level|Add4~35\ $ (GND))) # (!\ega_sync_level|peak_lo\(18) & (!\ega_sync_level|Add4~35\ & VCC))
-- \ega_sync_level|Add4~37\ = CARRY((\ega_sync_level|peak_lo\(18) & !\ega_sync_level|Add4~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(18),
	datad => VCC,
	cin => \ega_sync_level|Add4~35\,
	combout => \ega_sync_level|Add4~36_combout\,
	cout => \ega_sync_level|Add4~37\);

-- Location: LCCOMB_X2_Y7_N12
\ega_sync_level|peak_lo~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~9_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(18)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|Add4~36_combout\,
	datac => \ega_sync_level|peak_lo\(18),
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|peak_lo~9_combout\);

-- Location: FF_X2_Y7_N13
\ega_sync_level|peak_lo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~9_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(18));

-- Location: LCCOMB_X3_Y7_N10
\ega_sync_level|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~38_combout\ = (\ega_sync_level|peak_lo\(19) & (!\ega_sync_level|Add4~37\)) # (!\ega_sync_level|peak_lo\(19) & ((\ega_sync_level|Add4~37\) # (GND)))
-- \ega_sync_level|Add4~39\ = CARRY((!\ega_sync_level|Add4~37\) # (!\ega_sync_level|peak_lo\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(19),
	datad => VCC,
	cin => \ega_sync_level|Add4~37\,
	combout => \ega_sync_level|Add4~38_combout\,
	cout => \ega_sync_level|Add4~39\);

-- Location: LCCOMB_X2_Y7_N6
\ega_sync_level|peak_lo~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~8_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(19)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|Add4~38_combout\,
	datac => \ega_sync_level|peak_lo\(19),
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|peak_lo~8_combout\);

-- Location: FF_X2_Y7_N7
\ega_sync_level|peak_lo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~8_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(19));

-- Location: LCCOMB_X3_Y7_N12
\ega_sync_level|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~40_combout\ = (\ega_sync_level|peak_lo\(20) & (\ega_sync_level|Add4~39\ $ (GND))) # (!\ega_sync_level|peak_lo\(20) & (!\ega_sync_level|Add4~39\ & VCC))
-- \ega_sync_level|Add4~41\ = CARRY((\ega_sync_level|peak_lo\(20) & !\ega_sync_level|Add4~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(20),
	datad => VCC,
	cin => \ega_sync_level|Add4~39\,
	combout => \ega_sync_level|Add4~40_combout\,
	cout => \ega_sync_level|Add4~41\);

-- Location: LCCOMB_X2_Y7_N10
\ega_sync_level|peak_lo~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~7_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(20)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|Add4~40_combout\,
	datac => \ega_sync_level|peak_lo\(20),
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|peak_lo~7_combout\);

-- Location: FF_X2_Y7_N11
\ega_sync_level|peak_lo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~7_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(20));

-- Location: LCCOMB_X3_Y7_N14
\ega_sync_level|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~42_combout\ = (\ega_sync_level|peak_lo\(21) & (!\ega_sync_level|Add4~41\)) # (!\ega_sync_level|peak_lo\(21) & ((\ega_sync_level|Add4~41\) # (GND)))
-- \ega_sync_level|Add4~43\ = CARRY((!\ega_sync_level|Add4~41\) # (!\ega_sync_level|peak_lo\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(21),
	datad => VCC,
	cin => \ega_sync_level|Add4~41\,
	combout => \ega_sync_level|Add4~42_combout\,
	cout => \ega_sync_level|Add4~43\);

-- Location: LCCOMB_X2_Y7_N2
\ega_sync_level|peak_lo~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~6_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(21)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|Add4~42_combout\,
	datac => \ega_sync_level|peak_lo\(21),
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|peak_lo~6_combout\);

-- Location: FF_X2_Y7_N3
\ega_sync_level|peak_lo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~6_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(21));

-- Location: LCCOMB_X3_Y7_N16
\ega_sync_level|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~44_combout\ = (\ega_sync_level|peak_lo\(22) & (\ega_sync_level|Add4~43\ $ (GND))) # (!\ega_sync_level|peak_lo\(22) & (!\ega_sync_level|Add4~43\ & VCC))
-- \ega_sync_level|Add4~45\ = CARRY((\ega_sync_level|peak_lo\(22) & !\ega_sync_level|Add4~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(22),
	datad => VCC,
	cin => \ega_sync_level|Add4~43\,
	combout => \ega_sync_level|Add4~44_combout\,
	cout => \ega_sync_level|Add4~45\);

-- Location: LCCOMB_X4_Y7_N26
\ega_sync_level|peak_lo~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~5_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(22))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(22),
	datad => \ega_sync_level|Add4~44_combout\,
	combout => \ega_sync_level|peak_lo~5_combout\);

-- Location: FF_X4_Y7_N27
\ega_sync_level|peak_lo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~5_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(22));

-- Location: LCCOMB_X3_Y7_N18
\ega_sync_level|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~46_combout\ = (\ega_sync_level|peak_lo\(23) & (!\ega_sync_level|Add4~45\)) # (!\ega_sync_level|peak_lo\(23) & ((\ega_sync_level|Add4~45\) # (GND)))
-- \ega_sync_level|Add4~47\ = CARRY((!\ega_sync_level|Add4~45\) # (!\ega_sync_level|peak_lo\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(23),
	datad => VCC,
	cin => \ega_sync_level|Add4~45\,
	combout => \ega_sync_level|Add4~46_combout\,
	cout => \ega_sync_level|Add4~47\);

-- Location: LCCOMB_X3_Y7_N30
\ega_sync_level|peak_lo~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~4_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(23))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_lo\(23),
	datad => \ega_sync_level|Add4~46_combout\,
	combout => \ega_sync_level|peak_lo~4_combout\);

-- Location: FF_X3_Y7_N31
\ega_sync_level|peak_lo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~4_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(23));

-- Location: LCCOMB_X3_Y7_N20
\ega_sync_level|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~48_combout\ = (\ega_sync_level|peak_lo\(24) & (\ega_sync_level|Add4~47\ $ (GND))) # (!\ega_sync_level|peak_lo\(24) & (!\ega_sync_level|Add4~47\ & VCC))
-- \ega_sync_level|Add4~49\ = CARRY((\ega_sync_level|peak_lo\(24) & !\ega_sync_level|Add4~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(24),
	datad => VCC,
	cin => \ega_sync_level|Add4~47\,
	combout => \ega_sync_level|Add4~48_combout\,
	cout => \ega_sync_level|Add4~49\);

-- Location: LCCOMB_X4_Y7_N16
\ega_sync_level|peak_lo~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~3_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(24))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(24),
	datad => \ega_sync_level|Add4~48_combout\,
	combout => \ega_sync_level|peak_lo~3_combout\);

-- Location: FF_X4_Y7_N17
\ega_sync_level|peak_lo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~3_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(24));

-- Location: LCCOMB_X3_Y7_N22
\ega_sync_level|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~50_combout\ = (\ega_sync_level|peak_lo\(25) & (!\ega_sync_level|Add4~49\)) # (!\ega_sync_level|peak_lo\(25) & ((\ega_sync_level|Add4~49\) # (GND)))
-- \ega_sync_level|Add4~51\ = CARRY((!\ega_sync_level|Add4~49\) # (!\ega_sync_level|peak_lo\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(25),
	datad => VCC,
	cin => \ega_sync_level|Add4~49\,
	combout => \ega_sync_level|Add4~50_combout\,
	cout => \ega_sync_level|Add4~51\);

-- Location: LCCOMB_X4_Y7_N2
\ega_sync_level|peak_lo~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~2_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(25))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(25),
	datad => \ega_sync_level|Add4~50_combout\,
	combout => \ega_sync_level|peak_lo~2_combout\);

-- Location: FF_X4_Y7_N3
\ega_sync_level|peak_lo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~2_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(25));

-- Location: LCCOMB_X3_Y7_N24
\ega_sync_level|Add4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~52_combout\ = (\ega_sync_level|peak_lo\(26) & (\ega_sync_level|Add4~51\ $ (GND))) # (!\ega_sync_level|peak_lo\(26) & (!\ega_sync_level|Add4~51\ & VCC))
-- \ega_sync_level|Add4~53\ = CARRY((\ega_sync_level|peak_lo\(26) & !\ega_sync_level|Add4~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(26),
	datad => VCC,
	cin => \ega_sync_level|Add4~51\,
	combout => \ega_sync_level|Add4~52_combout\,
	cout => \ega_sync_level|Add4~53\);

-- Location: LCCOMB_X2_Y7_N26
\ega_sync_level|peak_lo~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~1_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(26))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datab => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(26),
	datad => \ega_sync_level|Add4~52_combout\,
	combout => \ega_sync_level|peak_lo~1_combout\);

-- Location: FF_X2_Y7_N27
\ega_sync_level|peak_lo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~1_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(26));

-- Location: LCCOMB_X3_Y7_N26
\ega_sync_level|Add4~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~54_combout\ = \ega_sync_level|Add4~53\ $ (\ega_sync_level|peak_lo\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ega_sync_level|peak_lo\(27),
	cin => \ega_sync_level|Add4~53\,
	combout => \ega_sync_level|Add4~54_combout\);

-- Location: LCCOMB_X2_Y7_N22
\ega_sync_level|peak_lo~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak_lo~0_combout\ = (!\ega_sync_level|vchange~q\ & ((\ega_sync_level|peak_lo\(27)) # (\ega_sync_level|Add4~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~54_combout\,
	combout => \ega_sync_level|peak_lo~0_combout\);

-- Location: FF_X2_Y7_N23
\ega_sync_level|peak_lo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak_lo~0_combout\,
	ena => \ALT_INV_V~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak_lo\(27));

-- Location: LCCOMB_X2_Y7_N24
\ega_sync_level|Add4~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~56_combout\ = (\ega_sync_level|peak_lo\(27)) # (\ega_sync_level|Add4~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~54_combout\,
	combout => \ega_sync_level|Add4~56_combout\);

-- Location: LCCOMB_X4_Y7_N0
\ega_sync_level|vsync_lo[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|vsync_lo[4]~0_combout\ = (\ega_sync_level|vchange~q\ & !\V~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vchange~q\,
	datac => \V~input_o\,
	combout => \ega_sync_level|vsync_lo[4]~0_combout\);

-- Location: FF_X2_Y7_N25
\ega_sync_level|vsync_lo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~56_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(27));

-- Location: LCCOMB_X6_Y7_N20
\ega_sync_level|Add5~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~57_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(26))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(26),
	datab => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~52_combout\,
	combout => \ega_sync_level|Add5~57_combout\);

-- Location: FF_X6_Y7_N21
\ega_sync_level|vsync_hi[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~57_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(26));

-- Location: LCCOMB_X2_Y7_N0
\ega_sync_level|Add4~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~57_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(26))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(26),
	datad => \ega_sync_level|Add4~52_combout\,
	combout => \ega_sync_level|Add4~57_combout\);

-- Location: FF_X2_Y7_N1
\ega_sync_level|vsync_lo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~57_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(26));

-- Location: LCCOMB_X8_Y7_N18
\ega_sync_level|Add5~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~58_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(25))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(25),
	datac => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~50_combout\,
	combout => \ega_sync_level|Add5~58_combout\);

-- Location: FF_X8_Y7_N19
\ega_sync_level|vsync_hi[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~58_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(25));

-- Location: LCCOMB_X4_Y7_N28
\ega_sync_level|Add4~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~58_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(25))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(25),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~50_combout\,
	combout => \ega_sync_level|Add4~58_combout\);

-- Location: FF_X4_Y7_N29
\ega_sync_level|vsync_lo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~58_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(25));

-- Location: LCCOMB_X7_Y7_N28
\ega_sync_level|Add5~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~59_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(24))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(24),
	datad => \ega_sync_level|Add5~48_combout\,
	combout => \ega_sync_level|Add5~59_combout\);

-- Location: FF_X7_Y7_N29
\ega_sync_level|vsync_hi[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~59_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(24));

-- Location: LCCOMB_X4_Y7_N20
\ega_sync_level|Add4~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~59_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(24))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(24),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~48_combout\,
	combout => \ega_sync_level|Add4~59_combout\);

-- Location: FF_X4_Y7_N21
\ega_sync_level|vsync_lo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~59_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(24));

-- Location: LCCOMB_X8_Y7_N16
\ega_sync_level|Add5~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~60_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(23))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(23),
	datac => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~46_combout\,
	combout => \ega_sync_level|Add5~60_combout\);

-- Location: FF_X8_Y7_N17
\ega_sync_level|vsync_hi[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~60_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(23));

-- Location: LCCOMB_X3_Y7_N28
\ega_sync_level|Add4~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~60_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(23))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(23),
	datad => \ega_sync_level|Add4~46_combout\,
	combout => \ega_sync_level|Add4~60_combout\);

-- Location: FF_X3_Y7_N29
\ega_sync_level|vsync_lo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~60_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(23));

-- Location: LCCOMB_X8_Y7_N22
\ega_sync_level|Add5~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~61_combout\ = (\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(22)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|Add5~44_combout\,
	datad => \ega_sync_level|peak_hi\(22),
	combout => \ega_sync_level|Add5~61_combout\);

-- Location: FF_X8_Y7_N23
\ega_sync_level|vsync_hi[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~61_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(22));

-- Location: LCCOMB_X4_Y7_N6
\ega_sync_level|Add4~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~61_combout\ = (\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(22)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|Add4~44_combout\,
	datad => \ega_sync_level|peak_lo\(22),
	combout => \ega_sync_level|Add4~61_combout\);

-- Location: FF_X4_Y7_N7
\ega_sync_level|vsync_lo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~61_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(22));

-- Location: LCCOMB_X8_Y7_N24
\ega_sync_level|Add5~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~62_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(21))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(21),
	datad => \ega_sync_level|Add5~42_combout\,
	combout => \ega_sync_level|Add5~62_combout\);

-- Location: FF_X8_Y7_N25
\ega_sync_level|vsync_hi[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~62_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(21));

-- Location: LCCOMB_X2_Y7_N18
\ega_sync_level|Add4~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~62_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(21))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(21),
	datac => \ega_sync_level|Add4~42_combout\,
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|Add4~62_combout\);

-- Location: FF_X2_Y7_N19
\ega_sync_level|vsync_lo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~62_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(21));

-- Location: LCCOMB_X2_Y7_N20
\ega_sync_level|Add4~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~63_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(20))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(20),
	datac => \ega_sync_level|Add4~40_combout\,
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|Add4~63_combout\);

-- Location: FF_X2_Y7_N21
\ega_sync_level|vsync_lo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~63_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(20));

-- Location: LCCOMB_X8_Y7_N14
\ega_sync_level|Add5~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~63_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(20))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(20),
	datac => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~40_combout\,
	combout => \ega_sync_level|Add5~63_combout\);

-- Location: FF_X8_Y7_N15
\ega_sync_level|vsync_hi[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~63_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(20));

-- Location: LCCOMB_X8_Y7_N8
\ega_sync_level|Add5~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~64_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(19))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(19),
	datac => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~38_combout\,
	combout => \ega_sync_level|Add5~64_combout\);

-- Location: FF_X8_Y7_N9
\ega_sync_level|vsync_hi[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~64_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(19));

-- Location: LCCOMB_X2_Y7_N14
\ega_sync_level|Add4~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~64_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(19))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(19),
	datac => \ega_sync_level|Add4~38_combout\,
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|Add4~64_combout\);

-- Location: FF_X2_Y7_N15
\ega_sync_level|vsync_lo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~64_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(19));

-- Location: LCCOMB_X2_Y7_N4
\ega_sync_level|Add4~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~65_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(18))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(18),
	datac => \ega_sync_level|Add4~36_combout\,
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|Add4~65_combout\);

-- Location: FF_X2_Y7_N5
\ega_sync_level|vsync_lo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~65_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(18));

-- Location: LCCOMB_X6_Y7_N28
\ega_sync_level|Add5~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~65_combout\ = (\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(18)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|Add5~36_combout\,
	datac => \ega_sync_level|peak_hi\(18),
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|Add5~65_combout\);

-- Location: FF_X6_Y7_N29
\ega_sync_level|vsync_hi[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~65_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(18));

-- Location: LCCOMB_X6_Y7_N4
\ega_sync_level|Add5~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~66_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(17))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(17),
	datad => \ega_sync_level|Add5~34_combout\,
	combout => \ega_sync_level|Add5~66_combout\);

-- Location: FF_X6_Y7_N5
\ega_sync_level|vsync_hi[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~66_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(17));

-- Location: LCCOMB_X2_Y7_N28
\ega_sync_level|Add4~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~66_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(17))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(17),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~34_combout\,
	combout => \ega_sync_level|Add4~66_combout\);

-- Location: FF_X2_Y7_N29
\ega_sync_level|vsync_lo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~66_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(17));

-- Location: LCCOMB_X6_Y7_N2
\ega_sync_level|Add5~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~67_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(16))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(16),
	datab => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~32_combout\,
	combout => \ega_sync_level|Add5~67_combout\);

-- Location: FF_X6_Y7_N3
\ega_sync_level|vsync_hi[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~67_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(16));

-- Location: LCCOMB_X4_Y7_N22
\ega_sync_level|Add4~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~67_combout\ = (\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(16)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|Add4~32_combout\,
	datac => \ega_sync_level|peak_lo\(16),
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|Add4~67_combout\);

-- Location: FF_X4_Y7_N23
\ega_sync_level|vsync_lo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~67_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(16));

-- Location: LCCOMB_X2_Y7_N8
\ega_sync_level|Add4~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~68_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(15))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(15),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~30_combout\,
	combout => \ega_sync_level|Add4~68_combout\);

-- Location: FF_X2_Y7_N9
\ega_sync_level|vsync_lo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~68_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(15));

-- Location: LCCOMB_X6_Y7_N18
\ega_sync_level|Add5~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~68_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(15))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(15),
	datab => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~30_combout\,
	combout => \ega_sync_level|Add5~68_combout\);

-- Location: FF_X6_Y7_N19
\ega_sync_level|vsync_hi[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~68_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(15));

-- Location: LCCOMB_X6_Y7_N30
\ega_sync_level|Add5~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~69_combout\ = (\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(14)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|Add5~28_combout\,
	datad => \ega_sync_level|peak_hi\(14),
	combout => \ega_sync_level|Add5~69_combout\);

-- Location: FF_X6_Y7_N31
\ega_sync_level|vsync_hi[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~69_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(14));

-- Location: LCCOMB_X4_Y7_N4
\ega_sync_level|Add4~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~69_combout\ = (\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(14)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add4~28_combout\,
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|peak_lo\(14),
	combout => \ega_sync_level|Add4~69_combout\);

-- Location: FF_X4_Y7_N5
\ega_sync_level|vsync_lo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~69_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(14));

-- Location: LCCOMB_X6_Y6_N28
\ega_sync_level|Add5~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~70_combout\ = (\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(13)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|Add5~26_combout\,
	datad => \ega_sync_level|peak_hi\(13),
	combout => \ega_sync_level|Add5~70_combout\);

-- Location: FF_X6_Y6_N29
\ega_sync_level|vsync_hi[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~70_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(13));

-- Location: LCCOMB_X4_Y8_N20
\ega_sync_level|Add4~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~70_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(13))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(13),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~26_combout\,
	combout => \ega_sync_level|Add4~70_combout\);

-- Location: FF_X4_Y8_N21
\ega_sync_level|vsync_lo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~70_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(13));

-- Location: LCCOMB_X2_Y8_N8
\ega_sync_level|Add4~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~71_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(12))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(12),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~24_combout\,
	combout => \ega_sync_level|Add4~71_combout\);

-- Location: FF_X2_Y8_N9
\ega_sync_level|vsync_lo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~71_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(12));

-- Location: LCCOMB_X6_Y7_N24
\ega_sync_level|Add5~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~71_combout\ = (\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(12)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add5~24_combout\,
	datab => \ega_sync_level|peak_hi\(12),
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|Add5~71_combout\);

-- Location: FF_X6_Y7_N25
\ega_sync_level|vsync_hi[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~71_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(12));

-- Location: LCCOMB_X4_Y8_N14
\ega_sync_level|Add4~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~72_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(11))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datab => \ega_sync_level|peak_lo\(11),
	datac => \ega_sync_level|Add4~22_combout\,
	combout => \ega_sync_level|Add4~72_combout\);

-- Location: FF_X4_Y8_N15
\ega_sync_level|vsync_lo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~72_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(11));

-- Location: LCCOMB_X6_Y8_N14
\ega_sync_level|Add5~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~72_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(11))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(11),
	datac => \ega_sync_level|Add5~22_combout\,
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|Add5~72_combout\);

-- Location: FF_X6_Y8_N15
\ega_sync_level|vsync_hi[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~72_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(11));

-- Location: LCCOMB_X6_Y7_N0
\ega_sync_level|Add5~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~73_combout\ = (\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|peak_hi\(10)))) # (!\ega_sync_level|peak_hi\(27) & (\ega_sync_level|Add5~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add5~20_combout\,
	datac => \ega_sync_level|peak_hi\(10),
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|Add5~73_combout\);

-- Location: FF_X6_Y7_N1
\ega_sync_level|vsync_hi[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~73_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(10));

-- Location: LCCOMB_X4_Y8_N22
\ega_sync_level|Add4~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~73_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(10))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(10),
	datad => \ega_sync_level|Add4~20_combout\,
	combout => \ega_sync_level|Add4~73_combout\);

-- Location: FF_X4_Y8_N23
\ega_sync_level|vsync_lo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~73_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(10));

-- Location: LCCOMB_X6_Y8_N20
\ega_sync_level|Add5~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~74_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(9))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(9),
	datad => \ega_sync_level|Add5~18_combout\,
	combout => \ega_sync_level|Add5~74_combout\);

-- Location: FF_X6_Y8_N21
\ega_sync_level|vsync_hi[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~74_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(9));

-- Location: LCCOMB_X4_Y8_N24
\ega_sync_level|Add4~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~74_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(9))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(9),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~18_combout\,
	combout => \ega_sync_level|Add4~74_combout\);

-- Location: FF_X4_Y8_N25
\ega_sync_level|vsync_lo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~74_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(9));

-- Location: LCCOMB_X4_Y8_N10
\ega_sync_level|Add4~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~75_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(8))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(8),
	datad => \ega_sync_level|Add4~16_combout\,
	combout => \ega_sync_level|Add4~75_combout\);

-- Location: FF_X4_Y8_N11
\ega_sync_level|vsync_lo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~75_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(8));

-- Location: LCCOMB_X6_Y8_N28
\ega_sync_level|Add5~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~75_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(8))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(8),
	datac => \ega_sync_level|Add5~16_combout\,
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|Add5~75_combout\);

-- Location: FF_X6_Y8_N29
\ega_sync_level|vsync_hi[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~75_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(8));

-- Location: LCCOMB_X6_Y8_N30
\ega_sync_level|Add5~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~76_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(7))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(7),
	datab => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~14_combout\,
	combout => \ega_sync_level|Add5~76_combout\);

-- Location: FF_X6_Y8_N31
\ega_sync_level|vsync_hi[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~76_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(7));

-- Location: LCCOMB_X4_Y8_N28
\ega_sync_level|Add4~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~76_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(7))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_lo\(7),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~14_combout\,
	combout => \ega_sync_level|Add4~76_combout\);

-- Location: FF_X4_Y8_N29
\ega_sync_level|vsync_lo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~76_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(7));

-- Location: LCCOMB_X4_Y8_N16
\ega_sync_level|Add4~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~77_combout\ = (\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(6)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add4~12_combout\,
	datab => \ega_sync_level|peak_lo\(6),
	datac => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|Add4~77_combout\);

-- Location: FF_X5_Y8_N31
\ega_sync_level|vsync_lo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|Add4~77_combout\,
	sload => VCC,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(6));

-- Location: LCCOMB_X6_Y8_N12
\ega_sync_level|Add5~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~77_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(6))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(6),
	datad => \ega_sync_level|Add5~12_combout\,
	combout => \ega_sync_level|Add5~77_combout\);

-- Location: FF_X5_Y8_N15
\ega_sync_level|vsync_hi[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|Add5~77_combout\,
	sload => VCC,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(6));

-- Location: LCCOMB_X4_Y8_N8
\ega_sync_level|Add4~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~78_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(5))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(5),
	datac => \ega_sync_level|peak_lo\(27),
	datad => \ega_sync_level|Add4~10_combout\,
	combout => \ega_sync_level|Add4~78_combout\);

-- Location: FF_X4_Y8_N9
\ega_sync_level|vsync_lo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~78_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(5));

-- Location: LCCOMB_X6_Y8_N24
\ega_sync_level|Add5~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~78_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(5))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(5),
	datac => \ega_sync_level|Add5~10_combout\,
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|Add5~78_combout\);

-- Location: FF_X6_Y8_N25
\ega_sync_level|vsync_hi[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~78_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(5));

-- Location: LCCOMB_X6_Y8_N10
\ega_sync_level|Add5~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~79_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(4))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(4),
	datac => \ega_sync_level|Add5~8_combout\,
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|Add5~79_combout\);

-- Location: FF_X5_Y8_N13
\ega_sync_level|vsync_hi[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|Add5~79_combout\,
	sload => VCC,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(4));

-- Location: LCCOMB_X2_Y8_N14
\ega_sync_level|Add4~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~79_combout\ = (\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(4)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|Add4~8_combout\,
	datad => \ega_sync_level|peak_lo\(4),
	combout => \ega_sync_level|Add4~79_combout\);

-- Location: FF_X5_Y8_N7
\ega_sync_level|vsync_lo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|Add4~79_combout\,
	sload => VCC,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(4));

-- Location: LCCOMB_X6_Y8_N8
\ega_sync_level|Add5~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~80_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(3))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(3),
	datac => \ega_sync_level|Add5~6_combout\,
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|Add5~80_combout\);

-- Location: FF_X5_Y8_N27
\ega_sync_level|vsync_hi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|Add5~80_combout\,
	sload => VCC,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(3));

-- Location: LCCOMB_X2_Y8_N6
\ega_sync_level|Add4~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~80_combout\ = (\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(3)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|Add4~6_combout\,
	datad => \ega_sync_level|peak_lo\(3),
	combout => \ega_sync_level|Add4~80_combout\);

-- Location: FF_X5_Y8_N5
\ega_sync_level|vsync_lo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|Add4~80_combout\,
	sload => VCC,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(3));

-- Location: LCCOMB_X2_Y8_N20
\ega_sync_level|Add4~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~81_combout\ = (\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|peak_lo\(2)))) # (!\ega_sync_level|peak_lo\(27) & (\ega_sync_level|Add4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|Add4~4_combout\,
	datad => \ega_sync_level|peak_lo\(2),
	combout => \ega_sync_level|Add4~81_combout\);

-- Location: FF_X5_Y8_N23
\ega_sync_level|vsync_lo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|Add4~81_combout\,
	sload => VCC,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(2));

-- Location: LCCOMB_X6_Y6_N22
\ega_sync_level|Add5~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~81_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(2))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak_hi\(27),
	datac => \ega_sync_level|peak_hi\(2),
	datad => \ega_sync_level|Add5~4_combout\,
	combout => \ega_sync_level|Add5~81_combout\);

-- Location: FF_X5_Y8_N19
\ega_sync_level|vsync_hi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|Add5~81_combout\,
	sload => VCC,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(2));

-- Location: LCCOMB_X6_Y8_N2
\ega_sync_level|Add5~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~82_combout\ = (\ega_sync_level|peak_hi\(27) & (\ega_sync_level|peak_hi\(1))) # (!\ega_sync_level|peak_hi\(27) & ((\ega_sync_level|Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(1),
	datab => \ega_sync_level|peak_hi\(27),
	datad => \ega_sync_level|Add5~2_combout\,
	combout => \ega_sync_level|Add5~82_combout\);

-- Location: FF_X6_Y8_N3
\ega_sync_level|vsync_hi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~82_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(1));

-- Location: LCCOMB_X4_Y7_N18
\ega_sync_level|Add4~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~82_combout\ = (\ega_sync_level|peak_lo\(27) & (\ega_sync_level|peak_lo\(1))) # (!\ega_sync_level|peak_lo\(27) & ((\ega_sync_level|Add4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_lo\(27),
	datac => \ega_sync_level|peak_lo\(1),
	datad => \ega_sync_level|Add4~2_combout\,
	combout => \ega_sync_level|Add4~82_combout\);

-- Location: FF_X5_Y8_N25
\ega_sync_level|vsync_lo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_sync_level|Add4~82_combout\,
	sload => VCC,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(1));

-- Location: LCCOMB_X5_Y8_N0
\ega_sync_level|Add4~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add4~83_combout\ = \ega_sync_level|peak_lo\(0) $ (!\ega_sync_level|peak_lo\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|peak_lo\(0),
	datad => \ega_sync_level|peak_lo\(27),
	combout => \ega_sync_level|Add4~83_combout\);

-- Location: FF_X5_Y8_N1
\ega_sync_level|vsync_lo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add4~83_combout\,
	ena => \ega_sync_level|vsync_lo[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_lo\(0));

-- Location: LCCOMB_X5_Y8_N2
\ega_sync_level|Add5~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add5~83_combout\ = \ega_sync_level|peak_hi\(0) $ (!\ega_sync_level|peak_hi\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak_hi\(0),
	datad => \ega_sync_level|peak_hi\(27),
	combout => \ega_sync_level|Add5~83_combout\);

-- Location: FF_X5_Y8_N3
\ega_sync_level|vsync_hi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|Add5~83_combout\,
	ena => \ega_sync_level|vsync_hi[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vsync_hi\(0));

-- Location: LCCOMB_X5_Y8_N4
\mda_sync_level|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~1_cout\ = CARRY((!\ega_sync_level|vsync_lo\(0) & \ega_sync_level|vsync_hi\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(0),
	datab => \ega_sync_level|vsync_hi\(0),
	datad => VCC,
	cout => \mda_sync_level|LessThan6~1_cout\);

-- Location: LCCOMB_X5_Y8_N6
\mda_sync_level|LessThan6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~3_cout\ = CARRY((\ega_sync_level|vsync_hi\(1) & (\ega_sync_level|vsync_lo\(1) & !\mda_sync_level|LessThan6~1_cout\)) # (!\ega_sync_level|vsync_hi\(1) & ((\ega_sync_level|vsync_lo\(1)) # (!\mda_sync_level|LessThan6~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(1),
	datab => \ega_sync_level|vsync_lo\(1),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~1_cout\,
	cout => \mda_sync_level|LessThan6~3_cout\);

-- Location: LCCOMB_X5_Y8_N8
\mda_sync_level|LessThan6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~5_cout\ = CARRY((\ega_sync_level|vsync_lo\(2) & (\ega_sync_level|vsync_hi\(2) & !\mda_sync_level|LessThan6~3_cout\)) # (!\ega_sync_level|vsync_lo\(2) & ((\ega_sync_level|vsync_hi\(2)) # (!\mda_sync_level|LessThan6~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(2),
	datab => \ega_sync_level|vsync_hi\(2),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~3_cout\,
	cout => \mda_sync_level|LessThan6~5_cout\);

-- Location: LCCOMB_X5_Y8_N10
\mda_sync_level|LessThan6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~7_cout\ = CARRY((\ega_sync_level|vsync_hi\(3) & (\ega_sync_level|vsync_lo\(3) & !\mda_sync_level|LessThan6~5_cout\)) # (!\ega_sync_level|vsync_hi\(3) & ((\ega_sync_level|vsync_lo\(3)) # (!\mda_sync_level|LessThan6~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(3),
	datab => \ega_sync_level|vsync_lo\(3),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~5_cout\,
	cout => \mda_sync_level|LessThan6~7_cout\);

-- Location: LCCOMB_X5_Y8_N12
\mda_sync_level|LessThan6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~9_cout\ = CARRY((\ega_sync_level|vsync_hi\(4) & ((!\mda_sync_level|LessThan6~7_cout\) # (!\ega_sync_level|vsync_lo\(4)))) # (!\ega_sync_level|vsync_hi\(4) & (!\ega_sync_level|vsync_lo\(4) & !\mda_sync_level|LessThan6~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(4),
	datab => \ega_sync_level|vsync_lo\(4),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~7_cout\,
	cout => \mda_sync_level|LessThan6~9_cout\);

-- Location: LCCOMB_X5_Y8_N14
\mda_sync_level|LessThan6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~11_cout\ = CARRY((\ega_sync_level|vsync_lo\(5) & ((!\mda_sync_level|LessThan6~9_cout\) # (!\ega_sync_level|vsync_hi\(5)))) # (!\ega_sync_level|vsync_lo\(5) & (!\ega_sync_level|vsync_hi\(5) & !\mda_sync_level|LessThan6~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(5),
	datab => \ega_sync_level|vsync_hi\(5),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~9_cout\,
	cout => \mda_sync_level|LessThan6~11_cout\);

-- Location: LCCOMB_X5_Y8_N16
\mda_sync_level|LessThan6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~13_cout\ = CARRY((\ega_sync_level|vsync_lo\(6) & (\ega_sync_level|vsync_hi\(6) & !\mda_sync_level|LessThan6~11_cout\)) # (!\ega_sync_level|vsync_lo\(6) & ((\ega_sync_level|vsync_hi\(6)) # (!\mda_sync_level|LessThan6~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(6),
	datab => \ega_sync_level|vsync_hi\(6),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~11_cout\,
	cout => \mda_sync_level|LessThan6~13_cout\);

-- Location: LCCOMB_X5_Y8_N18
\mda_sync_level|LessThan6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~15_cout\ = CARRY((\ega_sync_level|vsync_hi\(7) & (\ega_sync_level|vsync_lo\(7) & !\mda_sync_level|LessThan6~13_cout\)) # (!\ega_sync_level|vsync_hi\(7) & ((\ega_sync_level|vsync_lo\(7)) # (!\mda_sync_level|LessThan6~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(7),
	datab => \ega_sync_level|vsync_lo\(7),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~13_cout\,
	cout => \mda_sync_level|LessThan6~15_cout\);

-- Location: LCCOMB_X5_Y8_N20
\mda_sync_level|LessThan6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~17_cout\ = CARRY((\ega_sync_level|vsync_lo\(8) & (\ega_sync_level|vsync_hi\(8) & !\mda_sync_level|LessThan6~15_cout\)) # (!\ega_sync_level|vsync_lo\(8) & ((\ega_sync_level|vsync_hi\(8)) # (!\mda_sync_level|LessThan6~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(8),
	datab => \ega_sync_level|vsync_hi\(8),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~15_cout\,
	cout => \mda_sync_level|LessThan6~17_cout\);

-- Location: LCCOMB_X5_Y8_N22
\mda_sync_level|LessThan6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~19_cout\ = CARRY((\ega_sync_level|vsync_hi\(9) & (\ega_sync_level|vsync_lo\(9) & !\mda_sync_level|LessThan6~17_cout\)) # (!\ega_sync_level|vsync_hi\(9) & ((\ega_sync_level|vsync_lo\(9)) # (!\mda_sync_level|LessThan6~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(9),
	datab => \ega_sync_level|vsync_lo\(9),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~17_cout\,
	cout => \mda_sync_level|LessThan6~19_cout\);

-- Location: LCCOMB_X5_Y8_N24
\mda_sync_level|LessThan6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~21_cout\ = CARRY((\ega_sync_level|vsync_hi\(10) & ((!\mda_sync_level|LessThan6~19_cout\) # (!\ega_sync_level|vsync_lo\(10)))) # (!\ega_sync_level|vsync_hi\(10) & (!\ega_sync_level|vsync_lo\(10) & 
-- !\mda_sync_level|LessThan6~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(10),
	datab => \ega_sync_level|vsync_lo\(10),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~19_cout\,
	cout => \mda_sync_level|LessThan6~21_cout\);

-- Location: LCCOMB_X5_Y8_N26
\mda_sync_level|LessThan6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~23_cout\ = CARRY((\ega_sync_level|vsync_lo\(11) & ((!\mda_sync_level|LessThan6~21_cout\) # (!\ega_sync_level|vsync_hi\(11)))) # (!\ega_sync_level|vsync_lo\(11) & (!\ega_sync_level|vsync_hi\(11) & 
-- !\mda_sync_level|LessThan6~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(11),
	datab => \ega_sync_level|vsync_hi\(11),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~21_cout\,
	cout => \mda_sync_level|LessThan6~23_cout\);

-- Location: LCCOMB_X5_Y8_N28
\mda_sync_level|LessThan6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~25_cout\ = CARRY((\ega_sync_level|vsync_lo\(12) & (\ega_sync_level|vsync_hi\(12) & !\mda_sync_level|LessThan6~23_cout\)) # (!\ega_sync_level|vsync_lo\(12) & ((\ega_sync_level|vsync_hi\(12)) # 
-- (!\mda_sync_level|LessThan6~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(12),
	datab => \ega_sync_level|vsync_hi\(12),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~23_cout\,
	cout => \mda_sync_level|LessThan6~25_cout\);

-- Location: LCCOMB_X5_Y8_N30
\mda_sync_level|LessThan6~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~27_cout\ = CARRY((\ega_sync_level|vsync_hi\(13) & (\ega_sync_level|vsync_lo\(13) & !\mda_sync_level|LessThan6~25_cout\)) # (!\ega_sync_level|vsync_hi\(13) & ((\ega_sync_level|vsync_lo\(13)) # 
-- (!\mda_sync_level|LessThan6~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(13),
	datab => \ega_sync_level|vsync_lo\(13),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~25_cout\,
	cout => \mda_sync_level|LessThan6~27_cout\);

-- Location: LCCOMB_X5_Y7_N0
\mda_sync_level|LessThan6~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~29_cout\ = CARRY((\ega_sync_level|vsync_hi\(14) & ((!\mda_sync_level|LessThan6~27_cout\) # (!\ega_sync_level|vsync_lo\(14)))) # (!\ega_sync_level|vsync_hi\(14) & (!\ega_sync_level|vsync_lo\(14) & 
-- !\mda_sync_level|LessThan6~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(14),
	datab => \ega_sync_level|vsync_lo\(14),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~27_cout\,
	cout => \mda_sync_level|LessThan6~29_cout\);

-- Location: LCCOMB_X5_Y7_N2
\mda_sync_level|LessThan6~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~31_cout\ = CARRY((\ega_sync_level|vsync_lo\(15) & ((!\mda_sync_level|LessThan6~29_cout\) # (!\ega_sync_level|vsync_hi\(15)))) # (!\ega_sync_level|vsync_lo\(15) & (!\ega_sync_level|vsync_hi\(15) & 
-- !\mda_sync_level|LessThan6~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(15),
	datab => \ega_sync_level|vsync_hi\(15),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~29_cout\,
	cout => \mda_sync_level|LessThan6~31_cout\);

-- Location: LCCOMB_X5_Y7_N4
\mda_sync_level|LessThan6~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~33_cout\ = CARRY((\ega_sync_level|vsync_hi\(16) & ((!\mda_sync_level|LessThan6~31_cout\) # (!\ega_sync_level|vsync_lo\(16)))) # (!\ega_sync_level|vsync_hi\(16) & (!\ega_sync_level|vsync_lo\(16) & 
-- !\mda_sync_level|LessThan6~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(16),
	datab => \ega_sync_level|vsync_lo\(16),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~31_cout\,
	cout => \mda_sync_level|LessThan6~33_cout\);

-- Location: LCCOMB_X5_Y7_N6
\mda_sync_level|LessThan6~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~35_cout\ = CARRY((\ega_sync_level|vsync_hi\(17) & (\ega_sync_level|vsync_lo\(17) & !\mda_sync_level|LessThan6~33_cout\)) # (!\ega_sync_level|vsync_hi\(17) & ((\ega_sync_level|vsync_lo\(17)) # 
-- (!\mda_sync_level|LessThan6~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(17),
	datab => \ega_sync_level|vsync_lo\(17),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~33_cout\,
	cout => \mda_sync_level|LessThan6~35_cout\);

-- Location: LCCOMB_X5_Y7_N8
\mda_sync_level|LessThan6~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~37_cout\ = CARRY((\ega_sync_level|vsync_lo\(18) & (\ega_sync_level|vsync_hi\(18) & !\mda_sync_level|LessThan6~35_cout\)) # (!\ega_sync_level|vsync_lo\(18) & ((\ega_sync_level|vsync_hi\(18)) # 
-- (!\mda_sync_level|LessThan6~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(18),
	datab => \ega_sync_level|vsync_hi\(18),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~35_cout\,
	cout => \mda_sync_level|LessThan6~37_cout\);

-- Location: LCCOMB_X5_Y7_N10
\mda_sync_level|LessThan6~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~39_cout\ = CARRY((\ega_sync_level|vsync_hi\(19) & (\ega_sync_level|vsync_lo\(19) & !\mda_sync_level|LessThan6~37_cout\)) # (!\ega_sync_level|vsync_hi\(19) & ((\ega_sync_level|vsync_lo\(19)) # 
-- (!\mda_sync_level|LessThan6~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(19),
	datab => \ega_sync_level|vsync_lo\(19),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~37_cout\,
	cout => \mda_sync_level|LessThan6~39_cout\);

-- Location: LCCOMB_X5_Y7_N12
\mda_sync_level|LessThan6~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~41_cout\ = CARRY((\ega_sync_level|vsync_lo\(20) & (\ega_sync_level|vsync_hi\(20) & !\mda_sync_level|LessThan6~39_cout\)) # (!\ega_sync_level|vsync_lo\(20) & ((\ega_sync_level|vsync_hi\(20)) # 
-- (!\mda_sync_level|LessThan6~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_lo\(20),
	datab => \ega_sync_level|vsync_hi\(20),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~39_cout\,
	cout => \mda_sync_level|LessThan6~41_cout\);

-- Location: LCCOMB_X5_Y7_N14
\mda_sync_level|LessThan6~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~43_cout\ = CARRY((\ega_sync_level|vsync_hi\(21) & (\ega_sync_level|vsync_lo\(21) & !\mda_sync_level|LessThan6~41_cout\)) # (!\ega_sync_level|vsync_hi\(21) & ((\ega_sync_level|vsync_lo\(21)) # 
-- (!\mda_sync_level|LessThan6~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(21),
	datab => \ega_sync_level|vsync_lo\(21),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~41_cout\,
	cout => \mda_sync_level|LessThan6~43_cout\);

-- Location: LCCOMB_X5_Y7_N16
\mda_sync_level|LessThan6~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~45_cout\ = CARRY((\ega_sync_level|vsync_hi\(22) & ((!\mda_sync_level|LessThan6~43_cout\) # (!\ega_sync_level|vsync_lo\(22)))) # (!\ega_sync_level|vsync_hi\(22) & (!\ega_sync_level|vsync_lo\(22) & 
-- !\mda_sync_level|LessThan6~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(22),
	datab => \ega_sync_level|vsync_lo\(22),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~43_cout\,
	cout => \mda_sync_level|LessThan6~45_cout\);

-- Location: LCCOMB_X5_Y7_N18
\mda_sync_level|LessThan6~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~47_cout\ = CARRY((\ega_sync_level|vsync_hi\(23) & (\ega_sync_level|vsync_lo\(23) & !\mda_sync_level|LessThan6~45_cout\)) # (!\ega_sync_level|vsync_hi\(23) & ((\ega_sync_level|vsync_lo\(23)) # 
-- (!\mda_sync_level|LessThan6~45_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(23),
	datab => \ega_sync_level|vsync_lo\(23),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~45_cout\,
	cout => \mda_sync_level|LessThan6~47_cout\);

-- Location: LCCOMB_X5_Y7_N20
\mda_sync_level|LessThan6~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~49_cout\ = CARRY((\ega_sync_level|vsync_hi\(24) & ((!\mda_sync_level|LessThan6~47_cout\) # (!\ega_sync_level|vsync_lo\(24)))) # (!\ega_sync_level|vsync_hi\(24) & (!\ega_sync_level|vsync_lo\(24) & 
-- !\mda_sync_level|LessThan6~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(24),
	datab => \ega_sync_level|vsync_lo\(24),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~47_cout\,
	cout => \mda_sync_level|LessThan6~49_cout\);

-- Location: LCCOMB_X5_Y7_N22
\mda_sync_level|LessThan6~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~51_cout\ = CARRY((\ega_sync_level|vsync_hi\(25) & (\ega_sync_level|vsync_lo\(25) & !\mda_sync_level|LessThan6~49_cout\)) # (!\ega_sync_level|vsync_hi\(25) & ((\ega_sync_level|vsync_lo\(25)) # 
-- (!\mda_sync_level|LessThan6~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(25),
	datab => \ega_sync_level|vsync_lo\(25),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~49_cout\,
	cout => \mda_sync_level|LessThan6~51_cout\);

-- Location: LCCOMB_X5_Y7_N24
\mda_sync_level|LessThan6~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~53_cout\ = CARRY((\ega_sync_level|vsync_hi\(26) & ((!\mda_sync_level|LessThan6~51_cout\) # (!\ega_sync_level|vsync_lo\(26)))) # (!\ega_sync_level|vsync_hi\(26) & (!\ega_sync_level|vsync_lo\(26) & 
-- !\mda_sync_level|LessThan6~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|vsync_hi\(26),
	datab => \ega_sync_level|vsync_lo\(26),
	datad => VCC,
	cin => \mda_sync_level|LessThan6~51_cout\,
	cout => \mda_sync_level|LessThan6~53_cout\);

-- Location: LCCOMB_X5_Y7_N26
\mda_sync_level|LessThan6~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan6~54_combout\ = (\ega_sync_level|vsync_hi\(27) & ((\mda_sync_level|LessThan6~53_cout\) # (!\ega_sync_level|vsync_lo\(27)))) # (!\ega_sync_level|vsync_hi\(27) & (\mda_sync_level|LessThan6~53_cout\ & !\ega_sync_level|vsync_lo\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|vsync_hi\(27),
	datad => \ega_sync_level|vsync_lo\(27),
	cin => \mda_sync_level|LessThan6~53_cout\,
	combout => \mda_sync_level|LessThan6~54_combout\);

-- Location: LCCOMB_X9_Y7_N2
\hgc_sync_level|video_enable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|video_enable~0_combout\ = (!\SW3~input_o\ & (!\SW2~input_o\ & ((\hgc_sync_level|Equal0~4_combout\) # (\mda_sync_level|LessThan6~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW3~input_o\,
	datab => \SW2~input_o\,
	datac => \hgc_sync_level|Equal0~4_combout\,
	datad => \mda_sync_level|LessThan6~54_combout\,
	combout => \hgc_sync_level|video_enable~0_combout\);

-- Location: LCCOMB_X8_Y3_N4
\ega_sync_level|video_cnt[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[0]~28_combout\ = \ega_sync_level|video_cnt\(0) $ (VCC)
-- \ega_sync_level|video_cnt[0]~29\ = CARRY(\ega_sync_level|video_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(0),
	datad => VCC,
	combout => \ega_sync_level|video_cnt[0]~28_combout\,
	cout => \ega_sync_level|video_cnt[0]~29\);

-- Location: FF_X8_Y3_N5
\ega_sync_level|video_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[0]~28_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(0));

-- Location: LCCOMB_X8_Y3_N6
\ega_sync_level|video_cnt[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[1]~30_combout\ = (\ega_sync_level|video_cnt\(1) & (\ega_sync_level|video_cnt[0]~29\ & VCC)) # (!\ega_sync_level|video_cnt\(1) & (!\ega_sync_level|video_cnt[0]~29\))
-- \ega_sync_level|video_cnt[1]~31\ = CARRY((!\ega_sync_level|video_cnt\(1) & !\ega_sync_level|video_cnt[0]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(1),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[0]~29\,
	combout => \ega_sync_level|video_cnt[1]~30_combout\,
	cout => \ega_sync_level|video_cnt[1]~31\);

-- Location: FF_X8_Y3_N7
\ega_sync_level|video_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[1]~30_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(1));

-- Location: LCCOMB_X8_Y3_N8
\ega_sync_level|video_cnt[2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[2]~32_combout\ = (\ega_sync_level|video_cnt\(2) & ((GND) # (!\ega_sync_level|video_cnt[1]~31\))) # (!\ega_sync_level|video_cnt\(2) & (\ega_sync_level|video_cnt[1]~31\ $ (GND)))
-- \ega_sync_level|video_cnt[2]~33\ = CARRY((\ega_sync_level|video_cnt\(2)) # (!\ega_sync_level|video_cnt[1]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(2),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[1]~31\,
	combout => \ega_sync_level|video_cnt[2]~32_combout\,
	cout => \ega_sync_level|video_cnt[2]~33\);

-- Location: FF_X8_Y3_N9
\ega_sync_level|video_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[2]~32_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(2));

-- Location: LCCOMB_X8_Y3_N10
\ega_sync_level|video_cnt[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[3]~34_combout\ = (\ega_sync_level|video_cnt\(3) & (\ega_sync_level|video_cnt[2]~33\ & VCC)) # (!\ega_sync_level|video_cnt\(3) & (!\ega_sync_level|video_cnt[2]~33\))
-- \ega_sync_level|video_cnt[3]~35\ = CARRY((!\ega_sync_level|video_cnt\(3) & !\ega_sync_level|video_cnt[2]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(3),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[2]~33\,
	combout => \ega_sync_level|video_cnt[3]~34_combout\,
	cout => \ega_sync_level|video_cnt[3]~35\);

-- Location: FF_X8_Y3_N11
\ega_sync_level|video_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[3]~34_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(3));

-- Location: LCCOMB_X8_Y3_N12
\ega_sync_level|video_cnt[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[4]~36_combout\ = (\ega_sync_level|video_cnt\(4) & ((GND) # (!\ega_sync_level|video_cnt[3]~35\))) # (!\ega_sync_level|video_cnt\(4) & (\ega_sync_level|video_cnt[3]~35\ $ (GND)))
-- \ega_sync_level|video_cnt[4]~37\ = CARRY((\ega_sync_level|video_cnt\(4)) # (!\ega_sync_level|video_cnt[3]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(4),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[3]~35\,
	combout => \ega_sync_level|video_cnt[4]~36_combout\,
	cout => \ega_sync_level|video_cnt[4]~37\);

-- Location: FF_X8_Y3_N13
\ega_sync_level|video_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[4]~36_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(4));

-- Location: LCCOMB_X8_Y3_N14
\ega_sync_level|video_cnt[5]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[5]~38_combout\ = (\ega_sync_level|video_cnt\(5) & (\ega_sync_level|video_cnt[4]~37\ & VCC)) # (!\ega_sync_level|video_cnt\(5) & (!\ega_sync_level|video_cnt[4]~37\))
-- \ega_sync_level|video_cnt[5]~39\ = CARRY((!\ega_sync_level|video_cnt\(5) & !\ega_sync_level|video_cnt[4]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(5),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[4]~37\,
	combout => \ega_sync_level|video_cnt[5]~38_combout\,
	cout => \ega_sync_level|video_cnt[5]~39\);

-- Location: FF_X8_Y3_N15
\ega_sync_level|video_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[5]~38_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(5));

-- Location: LCCOMB_X8_Y3_N16
\ega_sync_level|video_cnt[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[6]~40_combout\ = (\ega_sync_level|video_cnt\(6) & ((GND) # (!\ega_sync_level|video_cnt[5]~39\))) # (!\ega_sync_level|video_cnt\(6) & (\ega_sync_level|video_cnt[5]~39\ $ (GND)))
-- \ega_sync_level|video_cnt[6]~41\ = CARRY((\ega_sync_level|video_cnt\(6)) # (!\ega_sync_level|video_cnt[5]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(6),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[5]~39\,
	combout => \ega_sync_level|video_cnt[6]~40_combout\,
	cout => \ega_sync_level|video_cnt[6]~41\);

-- Location: FF_X8_Y3_N17
\ega_sync_level|video_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[6]~40_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(6));

-- Location: LCCOMB_X8_Y3_N18
\ega_sync_level|video_cnt[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[7]~42_combout\ = (\ega_sync_level|video_cnt\(7) & (\ega_sync_level|video_cnt[6]~41\ & VCC)) # (!\ega_sync_level|video_cnt\(7) & (!\ega_sync_level|video_cnt[6]~41\))
-- \ega_sync_level|video_cnt[7]~43\ = CARRY((!\ega_sync_level|video_cnt\(7) & !\ega_sync_level|video_cnt[6]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(7),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[6]~41\,
	combout => \ega_sync_level|video_cnt[7]~42_combout\,
	cout => \ega_sync_level|video_cnt[7]~43\);

-- Location: FF_X8_Y3_N19
\ega_sync_level|video_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[7]~42_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(7));

-- Location: LCCOMB_X8_Y3_N20
\ega_sync_level|video_cnt[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[8]~44_combout\ = (\ega_sync_level|video_cnt\(8) & ((GND) # (!\ega_sync_level|video_cnt[7]~43\))) # (!\ega_sync_level|video_cnt\(8) & (\ega_sync_level|video_cnt[7]~43\ $ (GND)))
-- \ega_sync_level|video_cnt[8]~45\ = CARRY((\ega_sync_level|video_cnt\(8)) # (!\ega_sync_level|video_cnt[7]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(8),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[7]~43\,
	combout => \ega_sync_level|video_cnt[8]~44_combout\,
	cout => \ega_sync_level|video_cnt[8]~45\);

-- Location: FF_X8_Y3_N21
\ega_sync_level|video_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[8]~44_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(8));

-- Location: LCCOMB_X8_Y3_N22
\ega_sync_level|video_cnt[9]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[9]~46_combout\ = (\ega_sync_level|video_cnt\(9) & (\ega_sync_level|video_cnt[8]~45\ & VCC)) # (!\ega_sync_level|video_cnt\(9) & (!\ega_sync_level|video_cnt[8]~45\))
-- \ega_sync_level|video_cnt[9]~47\ = CARRY((!\ega_sync_level|video_cnt\(9) & !\ega_sync_level|video_cnt[8]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(9),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[8]~45\,
	combout => \ega_sync_level|video_cnt[9]~46_combout\,
	cout => \ega_sync_level|video_cnt[9]~47\);

-- Location: FF_X8_Y3_N23
\ega_sync_level|video_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[9]~46_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(9));

-- Location: LCCOMB_X8_Y3_N24
\ega_sync_level|video_cnt[10]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[10]~48_combout\ = (\ega_sync_level|video_cnt\(10) & ((GND) # (!\ega_sync_level|video_cnt[9]~47\))) # (!\ega_sync_level|video_cnt\(10) & (\ega_sync_level|video_cnt[9]~47\ $ (GND)))
-- \ega_sync_level|video_cnt[10]~49\ = CARRY((\ega_sync_level|video_cnt\(10)) # (!\ega_sync_level|video_cnt[9]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(10),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[9]~47\,
	combout => \ega_sync_level|video_cnt[10]~48_combout\,
	cout => \ega_sync_level|video_cnt[10]~49\);

-- Location: FF_X8_Y3_N25
\ega_sync_level|video_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[10]~48_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(10));

-- Location: LCCOMB_X8_Y3_N26
\ega_sync_level|video_cnt[11]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[11]~50_combout\ = (\ega_sync_level|video_cnt\(11) & (\ega_sync_level|video_cnt[10]~49\ & VCC)) # (!\ega_sync_level|video_cnt\(11) & (!\ega_sync_level|video_cnt[10]~49\))
-- \ega_sync_level|video_cnt[11]~51\ = CARRY((!\ega_sync_level|video_cnt\(11) & !\ega_sync_level|video_cnt[10]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(11),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[10]~49\,
	combout => \ega_sync_level|video_cnt[11]~50_combout\,
	cout => \ega_sync_level|video_cnt[11]~51\);

-- Location: FF_X8_Y3_N27
\ega_sync_level|video_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[11]~50_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(11));

-- Location: LCCOMB_X8_Y3_N2
\ega_sync_level|LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan5~2_combout\ = (\ega_sync_level|video_cnt\(11)) # ((\ega_sync_level|video_cnt\(10)) # ((\ega_sync_level|video_cnt\(9)) # (\ega_sync_level|video_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(11),
	datab => \ega_sync_level|video_cnt\(10),
	datac => \ega_sync_level|video_cnt\(9),
	datad => \ega_sync_level|video_cnt\(8),
	combout => \ega_sync_level|LessThan5~2_combout\);

-- Location: LCCOMB_X8_Y3_N28
\ega_sync_level|video_cnt[12]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[12]~52_combout\ = (\ega_sync_level|video_cnt\(12) & ((GND) # (!\ega_sync_level|video_cnt[11]~51\))) # (!\ega_sync_level|video_cnt\(12) & (\ega_sync_level|video_cnt[11]~51\ $ (GND)))
-- \ega_sync_level|video_cnt[12]~53\ = CARRY((\ega_sync_level|video_cnt\(12)) # (!\ega_sync_level|video_cnt[11]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(12),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[11]~51\,
	combout => \ega_sync_level|video_cnt[12]~52_combout\,
	cout => \ega_sync_level|video_cnt[12]~53\);

-- Location: FF_X8_Y3_N29
\ega_sync_level|video_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[12]~52_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(12));

-- Location: LCCOMB_X8_Y3_N30
\ega_sync_level|video_cnt[13]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[13]~54_combout\ = (\ega_sync_level|video_cnt\(13) & (\ega_sync_level|video_cnt[12]~53\ & VCC)) # (!\ega_sync_level|video_cnt\(13) & (!\ega_sync_level|video_cnt[12]~53\))
-- \ega_sync_level|video_cnt[13]~55\ = CARRY((!\ega_sync_level|video_cnt\(13) & !\ega_sync_level|video_cnt[12]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(13),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[12]~53\,
	combout => \ega_sync_level|video_cnt[13]~54_combout\,
	cout => \ega_sync_level|video_cnt[13]~55\);

-- Location: FF_X8_Y3_N31
\ega_sync_level|video_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[13]~54_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(13));

-- Location: LCCOMB_X8_Y2_N0
\ega_sync_level|video_cnt[14]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[14]~56_combout\ = (\ega_sync_level|video_cnt\(14) & ((GND) # (!\ega_sync_level|video_cnt[13]~55\))) # (!\ega_sync_level|video_cnt\(14) & (\ega_sync_level|video_cnt[13]~55\ $ (GND)))
-- \ega_sync_level|video_cnt[14]~57\ = CARRY((\ega_sync_level|video_cnt\(14)) # (!\ega_sync_level|video_cnt[13]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(14),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[13]~55\,
	combout => \ega_sync_level|video_cnt[14]~56_combout\,
	cout => \ega_sync_level|video_cnt[14]~57\);

-- Location: FF_X8_Y2_N1
\ega_sync_level|video_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[14]~56_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(14));

-- Location: LCCOMB_X8_Y2_N2
\ega_sync_level|video_cnt[15]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[15]~58_combout\ = (\ega_sync_level|video_cnt\(15) & (\ega_sync_level|video_cnt[14]~57\ & VCC)) # (!\ega_sync_level|video_cnt\(15) & (!\ega_sync_level|video_cnt[14]~57\))
-- \ega_sync_level|video_cnt[15]~59\ = CARRY((!\ega_sync_level|video_cnt\(15) & !\ega_sync_level|video_cnt[14]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(15),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[14]~57\,
	combout => \ega_sync_level|video_cnt[15]~58_combout\,
	cout => \ega_sync_level|video_cnt[15]~59\);

-- Location: FF_X8_Y2_N3
\ega_sync_level|video_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[15]~58_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(15));

-- Location: LCCOMB_X9_Y2_N24
\ega_sync_level|LessThan5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan5~3_combout\ = (\ega_sync_level|video_cnt\(15)) # ((\ega_sync_level|video_cnt\(14)) # ((\ega_sync_level|video_cnt\(12)) # (\ega_sync_level|video_cnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(15),
	datab => \ega_sync_level|video_cnt\(14),
	datac => \ega_sync_level|video_cnt\(12),
	datad => \ega_sync_level|video_cnt\(13),
	combout => \ega_sync_level|LessThan5~3_combout\);

-- Location: LCCOMB_X9_Y3_N30
\ega_sync_level|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan5~0_combout\ = (\ega_sync_level|video_cnt\(3)) # ((\ega_sync_level|video_cnt\(0)) # ((\ega_sync_level|video_cnt\(1)) # (\ega_sync_level|video_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(3),
	datab => \ega_sync_level|video_cnt\(0),
	datac => \ega_sync_level|video_cnt\(1),
	datad => \ega_sync_level|video_cnt\(2),
	combout => \ega_sync_level|LessThan5~0_combout\);

-- Location: LCCOMB_X8_Y3_N0
\ega_sync_level|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan5~1_combout\ = (\ega_sync_level|video_cnt\(4)) # ((\ega_sync_level|video_cnt\(7)) # ((\ega_sync_level|video_cnt\(5)) # (\ega_sync_level|video_cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(4),
	datab => \ega_sync_level|video_cnt\(7),
	datac => \ega_sync_level|video_cnt\(5),
	datad => \ega_sync_level|video_cnt\(6),
	combout => \ega_sync_level|LessThan5~1_combout\);

-- Location: LCCOMB_X9_Y2_N6
\ega_sync_level|LessThan5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan5~4_combout\ = (\ega_sync_level|LessThan5~2_combout\) # ((\ega_sync_level|LessThan5~3_combout\) # ((\ega_sync_level|LessThan5~0_combout\) # (\ega_sync_level|LessThan5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|LessThan5~2_combout\,
	datab => \ega_sync_level|LessThan5~3_combout\,
	datac => \ega_sync_level|LessThan5~0_combout\,
	datad => \ega_sync_level|LessThan5~1_combout\,
	combout => \ega_sync_level|LessThan5~4_combout\);

-- Location: LCCOMB_X8_Y2_N4
\ega_sync_level|video_cnt[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[16]~60_combout\ = (\ega_sync_level|video_cnt\(16) & ((GND) # (!\ega_sync_level|video_cnt[15]~59\))) # (!\ega_sync_level|video_cnt\(16) & (\ega_sync_level|video_cnt[15]~59\ $ (GND)))
-- \ega_sync_level|video_cnt[16]~61\ = CARRY((\ega_sync_level|video_cnt\(16)) # (!\ega_sync_level|video_cnt[15]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(16),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[15]~59\,
	combout => \ega_sync_level|video_cnt[16]~60_combout\,
	cout => \ega_sync_level|video_cnt[16]~61\);

-- Location: FF_X8_Y2_N5
\ega_sync_level|video_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[16]~60_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(16));

-- Location: LCCOMB_X8_Y2_N6
\ega_sync_level|video_cnt[17]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[17]~62_combout\ = (\ega_sync_level|video_cnt\(17) & (\ega_sync_level|video_cnt[16]~61\ & VCC)) # (!\ega_sync_level|video_cnt\(17) & (!\ega_sync_level|video_cnt[16]~61\))
-- \ega_sync_level|video_cnt[17]~63\ = CARRY((!\ega_sync_level|video_cnt\(17) & !\ega_sync_level|video_cnt[16]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(17),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[16]~61\,
	combout => \ega_sync_level|video_cnt[17]~62_combout\,
	cout => \ega_sync_level|video_cnt[17]~63\);

-- Location: FF_X8_Y2_N7
\ega_sync_level|video_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[17]~62_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(17));

-- Location: LCCOMB_X8_Y2_N8
\ega_sync_level|video_cnt[18]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[18]~64_combout\ = (\ega_sync_level|video_cnt\(18) & ((GND) # (!\ega_sync_level|video_cnt[17]~63\))) # (!\ega_sync_level|video_cnt\(18) & (\ega_sync_level|video_cnt[17]~63\ $ (GND)))
-- \ega_sync_level|video_cnt[18]~65\ = CARRY((\ega_sync_level|video_cnt\(18)) # (!\ega_sync_level|video_cnt[17]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(18),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[17]~63\,
	combout => \ega_sync_level|video_cnt[18]~64_combout\,
	cout => \ega_sync_level|video_cnt[18]~65\);

-- Location: FF_X8_Y2_N9
\ega_sync_level|video_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[18]~64_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(18));

-- Location: LCCOMB_X8_Y2_N10
\ega_sync_level|video_cnt[19]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[19]~66_combout\ = (\ega_sync_level|video_cnt\(19) & (\ega_sync_level|video_cnt[18]~65\ & VCC)) # (!\ega_sync_level|video_cnt\(19) & (!\ega_sync_level|video_cnt[18]~65\))
-- \ega_sync_level|video_cnt[19]~67\ = CARRY((!\ega_sync_level|video_cnt\(19) & !\ega_sync_level|video_cnt[18]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(19),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[18]~65\,
	combout => \ega_sync_level|video_cnt[19]~66_combout\,
	cout => \ega_sync_level|video_cnt[19]~67\);

-- Location: FF_X8_Y2_N11
\ega_sync_level|video_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[19]~66_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(19));

-- Location: LCCOMB_X8_Y2_N12
\ega_sync_level|video_cnt[20]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[20]~68_combout\ = (\ega_sync_level|video_cnt\(20) & ((GND) # (!\ega_sync_level|video_cnt[19]~67\))) # (!\ega_sync_level|video_cnt\(20) & (\ega_sync_level|video_cnt[19]~67\ $ (GND)))
-- \ega_sync_level|video_cnt[20]~69\ = CARRY((\ega_sync_level|video_cnt\(20)) # (!\ega_sync_level|video_cnt[19]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(20),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[19]~67\,
	combout => \ega_sync_level|video_cnt[20]~68_combout\,
	cout => \ega_sync_level|video_cnt[20]~69\);

-- Location: FF_X8_Y2_N13
\ega_sync_level|video_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[20]~68_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(20));

-- Location: LCCOMB_X8_Y2_N14
\ega_sync_level|video_cnt[21]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[21]~70_combout\ = (\ega_sync_level|video_cnt\(21) & (\ega_sync_level|video_cnt[20]~69\ & VCC)) # (!\ega_sync_level|video_cnt\(21) & (!\ega_sync_level|video_cnt[20]~69\))
-- \ega_sync_level|video_cnt[21]~71\ = CARRY((!\ega_sync_level|video_cnt\(21) & !\ega_sync_level|video_cnt[20]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(21),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[20]~69\,
	combout => \ega_sync_level|video_cnt[21]~70_combout\,
	cout => \ega_sync_level|video_cnt[21]~71\);

-- Location: FF_X8_Y2_N15
\ega_sync_level|video_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[21]~70_combout\,
	asdata => VCC,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(21));

-- Location: LCCOMB_X8_Y2_N16
\ega_sync_level|video_cnt[22]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[22]~72_combout\ = (\ega_sync_level|video_cnt\(22) & ((GND) # (!\ega_sync_level|video_cnt[21]~71\))) # (!\ega_sync_level|video_cnt\(22) & (\ega_sync_level|video_cnt[21]~71\ $ (GND)))
-- \ega_sync_level|video_cnt[22]~73\ = CARRY((\ega_sync_level|video_cnt\(22)) # (!\ega_sync_level|video_cnt[21]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(22),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[21]~71\,
	combout => \ega_sync_level|video_cnt[22]~72_combout\,
	cout => \ega_sync_level|video_cnt[22]~73\);

-- Location: FF_X8_Y2_N17
\ega_sync_level|video_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[22]~72_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(22));

-- Location: LCCOMB_X8_Y2_N18
\ega_sync_level|video_cnt[23]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[23]~74_combout\ = (\ega_sync_level|video_cnt\(23) & (\ega_sync_level|video_cnt[22]~73\ & VCC)) # (!\ega_sync_level|video_cnt\(23) & (!\ega_sync_level|video_cnt[22]~73\))
-- \ega_sync_level|video_cnt[23]~75\ = CARRY((!\ega_sync_level|video_cnt\(23) & !\ega_sync_level|video_cnt[22]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(23),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[22]~73\,
	combout => \ega_sync_level|video_cnt[23]~74_combout\,
	cout => \ega_sync_level|video_cnt[23]~75\);

-- Location: FF_X8_Y2_N19
\ega_sync_level|video_cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[23]~74_combout\,
	asdata => VCC,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(23));

-- Location: LCCOMB_X8_Y2_N20
\ega_sync_level|video_cnt[24]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[24]~76_combout\ = (\ega_sync_level|video_cnt\(24) & ((GND) # (!\ega_sync_level|video_cnt[23]~75\))) # (!\ega_sync_level|video_cnt\(24) & (\ega_sync_level|video_cnt[23]~75\ $ (GND)))
-- \ega_sync_level|video_cnt[24]~77\ = CARRY((\ega_sync_level|video_cnt\(24)) # (!\ega_sync_level|video_cnt[23]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(24),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[23]~75\,
	combout => \ega_sync_level|video_cnt[24]~76_combout\,
	cout => \ega_sync_level|video_cnt[24]~77\);

-- Location: FF_X8_Y2_N21
\ega_sync_level|video_cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[24]~76_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(24));

-- Location: LCCOMB_X8_Y2_N22
\ega_sync_level|video_cnt[25]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[25]~78_combout\ = (\ega_sync_level|video_cnt\(25) & (\ega_sync_level|video_cnt[24]~77\ & VCC)) # (!\ega_sync_level|video_cnt\(25) & (!\ega_sync_level|video_cnt[24]~77\))
-- \ega_sync_level|video_cnt[25]~79\ = CARRY((!\ega_sync_level|video_cnt\(25) & !\ega_sync_level|video_cnt[24]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(25),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[24]~77\,
	combout => \ega_sync_level|video_cnt[25]~78_combout\,
	cout => \ega_sync_level|video_cnt[25]~79\);

-- Location: FF_X8_Y2_N23
\ega_sync_level|video_cnt[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[25]~78_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(25));

-- Location: LCCOMB_X8_Y2_N24
\ega_sync_level|video_cnt[26]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[26]~80_combout\ = (\ega_sync_level|video_cnt\(26) & ((GND) # (!\ega_sync_level|video_cnt[25]~79\))) # (!\ega_sync_level|video_cnt\(26) & (\ega_sync_level|video_cnt[25]~79\ $ (GND)))
-- \ega_sync_level|video_cnt[26]~81\ = CARRY((\ega_sync_level|video_cnt\(26)) # (!\ega_sync_level|video_cnt[25]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|video_cnt\(26),
	datad => VCC,
	cin => \ega_sync_level|video_cnt[25]~79\,
	combout => \ega_sync_level|video_cnt[26]~80_combout\,
	cout => \ega_sync_level|video_cnt[26]~81\);

-- Location: FF_X8_Y2_N25
\ega_sync_level|video_cnt[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[26]~80_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(26));

-- Location: LCCOMB_X8_Y2_N26
\ega_sync_level|video_cnt[27]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_cnt[27]~82_combout\ = \ega_sync_level|video_cnt\(27) $ (!\ega_sync_level|video_cnt[26]~81\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(27),
	cin => \ega_sync_level|video_cnt[26]~81\,
	combout => \ega_sync_level|video_cnt[27]~82_combout\);

-- Location: FF_X8_Y2_N27
\ega_sync_level|video_cnt[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_cnt[27]~82_combout\,
	asdata => \~GND~combout\,
	sload => \ega_sync_level|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_cnt\(27));

-- Location: LCCOMB_X8_Y2_N28
\ega_sync_level|LessThan5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan5~7_combout\ = (\ega_sync_level|video_cnt\(25)) # ((\ega_sync_level|video_cnt\(24)) # ((\ega_sync_level|video_cnt\(27)) # (\ega_sync_level|video_cnt\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(25),
	datab => \ega_sync_level|video_cnt\(24),
	datac => \ega_sync_level|video_cnt\(27),
	datad => \ega_sync_level|video_cnt\(26),
	combout => \ega_sync_level|LessThan5~7_combout\);

-- Location: LCCOMB_X9_Y2_N22
\ega_sync_level|LessThan5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan5~6_combout\ = (\ega_sync_level|video_cnt\(20)) # ((\ega_sync_level|video_cnt\(23)) # ((\ega_sync_level|video_cnt\(22)) # (\ega_sync_level|video_cnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(20),
	datab => \ega_sync_level|video_cnt\(23),
	datac => \ega_sync_level|video_cnt\(22),
	datad => \ega_sync_level|video_cnt\(21),
	combout => \ega_sync_level|LessThan5~6_combout\);

-- Location: LCCOMB_X8_Y2_N30
\ega_sync_level|LessThan5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan5~5_combout\ = (\ega_sync_level|video_cnt\(19)) # ((\ega_sync_level|video_cnt\(16)) # ((\ega_sync_level|video_cnt\(18)) # (\ega_sync_level|video_cnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_cnt\(19),
	datab => \ega_sync_level|video_cnt\(16),
	datac => \ega_sync_level|video_cnt\(18),
	datad => \ega_sync_level|video_cnt\(17),
	combout => \ega_sync_level|LessThan5~5_combout\);

-- Location: LCCOMB_X9_Y2_N0
\ega_sync_level|LessThan5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan5~8_combout\ = (!\ega_sync_level|LessThan5~4_combout\ & (!\ega_sync_level|LessThan5~7_combout\ & (!\ega_sync_level|LessThan5~6_combout\ & !\ega_sync_level|LessThan5~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|LessThan5~4_combout\,
	datab => \ega_sync_level|LessThan5~7_combout\,
	datac => \ega_sync_level|LessThan5~6_combout\,
	datad => \ega_sync_level|LessThan5~5_combout\,
	combout => \ega_sync_level|LessThan5~8_combout\);

-- Location: LCCOMB_X9_Y2_N20
\ega_sync_level|video_trg~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_trg~feeder_combout\ = \ega_sync_level|LessThan5~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_sync_level|LessThan5~8_combout\,
	combout => \ega_sync_level|video_trg~feeder_combout\);

-- Location: FF_X9_Y2_N21
\ega_sync_level|video_trg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_trg~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_trg~q\);

-- Location: FF_X9_Y7_N3
\hgc_sync_level|video_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|video_enable~0_combout\,
	ena => \ega_sync_level|video_trg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|video_enable~q\);

-- Location: CLKCTRL_G9
\pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y15_N12
\hgc_vga_video|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~12_combout\ = (\hgc_vga_video|hcount\(6) & (\hgc_vga_video|Add1~11\ $ (GND))) # (!\hgc_vga_video|hcount\(6) & (!\hgc_vga_video|Add1~11\ & VCC))
-- \hgc_vga_video|Add1~13\ = CARRY((\hgc_vga_video|hcount\(6) & !\hgc_vga_video|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(6),
	datad => VCC,
	cin => \hgc_vga_video|Add1~11\,
	combout => \hgc_vga_video|Add1~12_combout\,
	cout => \hgc_vga_video|Add1~13\);

-- Location: LCCOMB_X14_Y15_N14
\hgc_vga_video|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~14_combout\ = (\hgc_vga_video|hcount\(7) & (!\hgc_vga_video|Add1~13\)) # (!\hgc_vga_video|hcount\(7) & ((\hgc_vga_video|Add1~13\) # (GND)))
-- \hgc_vga_video|Add1~15\ = CARRY((!\hgc_vga_video|Add1~13\) # (!\hgc_vga_video|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(7),
	datad => VCC,
	cin => \hgc_vga_video|Add1~13\,
	combout => \hgc_vga_video|Add1~14_combout\,
	cout => \hgc_vga_video|Add1~15\);

-- Location: LCCOMB_X13_Y15_N2
\hgc_vga_video|hcount~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|hcount~2_combout\ = (\hgc_vga_video|Add1~14_combout\ & !\hgc_vga_video|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_vga_video|Add1~14_combout\,
	datad => \hgc_vga_video|Equal0~3_combout\,
	combout => \hgc_vga_video|hcount~2_combout\);

-- Location: FF_X13_Y15_N3
\hgc_vga_video|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|hcount~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(7));

-- Location: LCCOMB_X17_Y15_N22
\hgc_vga_video|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal0~2_combout\ = (!\hgc_vga_video|hcount\(6) & (\hgc_vga_video|hcount\(7) & (!\hgc_vga_video|hcount\(0) & !\hgc_vga_video|hcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(6),
	datab => \hgc_vga_video|hcount\(7),
	datac => \hgc_vga_video|hcount\(0),
	datad => \hgc_vga_video|hcount\(4),
	combout => \hgc_vga_video|Equal0~2_combout\);

-- Location: LCCOMB_X14_Y15_N16
\hgc_vga_video|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~16_combout\ = (\hgc_vga_video|hcount\(8) & (\hgc_vga_video|Add1~15\ $ (GND))) # (!\hgc_vga_video|hcount\(8) & (!\hgc_vga_video|Add1~15\ & VCC))
-- \hgc_vga_video|Add1~17\ = CARRY((\hgc_vga_video|hcount\(8) & !\hgc_vga_video|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(8),
	datad => VCC,
	cin => \hgc_vga_video|Add1~15\,
	combout => \hgc_vga_video|Add1~16_combout\,
	cout => \hgc_vga_video|Add1~17\);

-- Location: LCCOMB_X13_Y15_N14
\hgc_vga_video|hcount~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|hcount~1_combout\ = (!\hgc_vga_video|Equal0~3_combout\ & \hgc_vga_video|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal0~3_combout\,
	datad => \hgc_vga_video|Add1~16_combout\,
	combout => \hgc_vga_video|hcount~1_combout\);

-- Location: FF_X13_Y15_N15
\hgc_vga_video|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|hcount~1_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(8));

-- Location: LCCOMB_X14_Y15_N18
\hgc_vga_video|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~18_combout\ = (\hgc_vga_video|hcount\(9) & (!\hgc_vga_video|Add1~17\)) # (!\hgc_vga_video|hcount\(9) & ((\hgc_vga_video|Add1~17\) # (GND)))
-- \hgc_vga_video|Add1~19\ = CARRY((!\hgc_vga_video|Add1~17\) # (!\hgc_vga_video|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(9),
	datad => VCC,
	cin => \hgc_vga_video|Add1~17\,
	combout => \hgc_vga_video|Add1~18_combout\,
	cout => \hgc_vga_video|Add1~19\);

-- Location: LCCOMB_X13_Y15_N20
\hgc_vga_video|hcount~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|hcount~0_combout\ = (!\hgc_vga_video|Equal0~3_combout\ & \hgc_vga_video|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal0~3_combout\,
	datad => \hgc_vga_video|Add1~18_combout\,
	combout => \hgc_vga_video|hcount~0_combout\);

-- Location: FF_X13_Y15_N21
\hgc_vga_video|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|hcount~0_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(9));

-- Location: LCCOMB_X14_Y15_N20
\hgc_vga_video|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~20_combout\ = (\hgc_vga_video|hcount\(10) & (\hgc_vga_video|Add1~19\ $ (GND))) # (!\hgc_vga_video|hcount\(10) & (!\hgc_vga_video|Add1~19\ & VCC))
-- \hgc_vga_video|Add1~21\ = CARRY((\hgc_vga_video|hcount\(10) & !\hgc_vga_video|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(10),
	datad => VCC,
	cin => \hgc_vga_video|Add1~19\,
	combout => \hgc_vga_video|Add1~20_combout\,
	cout => \hgc_vga_video|Add1~21\);

-- Location: FF_X14_Y15_N21
\hgc_vga_video|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~20_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(10));

-- Location: LCCOMB_X14_Y15_N22
\hgc_vga_video|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~22_combout\ = (\hgc_vga_video|hcount\(11) & (!\hgc_vga_video|Add1~21\)) # (!\hgc_vga_video|hcount\(11) & ((\hgc_vga_video|Add1~21\) # (GND)))
-- \hgc_vga_video|Add1~23\ = CARRY((!\hgc_vga_video|Add1~21\) # (!\hgc_vga_video|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(11),
	datad => VCC,
	cin => \hgc_vga_video|Add1~21\,
	combout => \hgc_vga_video|Add1~22_combout\,
	cout => \hgc_vga_video|Add1~23\);

-- Location: FF_X14_Y15_N23
\hgc_vga_video|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~22_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(11));

-- Location: LCCOMB_X14_Y15_N24
\hgc_vga_video|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~24_combout\ = (\hgc_vga_video|hcount\(12) & (\hgc_vga_video|Add1~23\ $ (GND))) # (!\hgc_vga_video|hcount\(12) & (!\hgc_vga_video|Add1~23\ & VCC))
-- \hgc_vga_video|Add1~25\ = CARRY((\hgc_vga_video|hcount\(12) & !\hgc_vga_video|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(12),
	datad => VCC,
	cin => \hgc_vga_video|Add1~23\,
	combout => \hgc_vga_video|Add1~24_combout\,
	cout => \hgc_vga_video|Add1~25\);

-- Location: FF_X14_Y15_N25
\hgc_vga_video|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~24_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(12));

-- Location: LCCOMB_X14_Y15_N26
\hgc_vga_video|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~26_combout\ = (\hgc_vga_video|hcount\(13) & (!\hgc_vga_video|Add1~25\)) # (!\hgc_vga_video|hcount\(13) & ((\hgc_vga_video|Add1~25\) # (GND)))
-- \hgc_vga_video|Add1~27\ = CARRY((!\hgc_vga_video|Add1~25\) # (!\hgc_vga_video|hcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(13),
	datad => VCC,
	cin => \hgc_vga_video|Add1~25\,
	combout => \hgc_vga_video|Add1~26_combout\,
	cout => \hgc_vga_video|Add1~27\);

-- Location: FF_X14_Y15_N27
\hgc_vga_video|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~26_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(13));

-- Location: LCCOMB_X14_Y15_N28
\hgc_vga_video|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~28_combout\ = (\hgc_vga_video|hcount\(14) & (\hgc_vga_video|Add1~27\ $ (GND))) # (!\hgc_vga_video|hcount\(14) & (!\hgc_vga_video|Add1~27\ & VCC))
-- \hgc_vga_video|Add1~29\ = CARRY((\hgc_vga_video|hcount\(14) & !\hgc_vga_video|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(14),
	datad => VCC,
	cin => \hgc_vga_video|Add1~27\,
	combout => \hgc_vga_video|Add1~28_combout\,
	cout => \hgc_vga_video|Add1~29\);

-- Location: FF_X14_Y15_N29
\hgc_vga_video|hcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~28_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(14));

-- Location: LCCOMB_X14_Y15_N30
\hgc_vga_video|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~30_combout\ = \hgc_vga_video|hcount\(15) $ (\hgc_vga_video|Add1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(15),
	cin => \hgc_vga_video|Add1~29\,
	combout => \hgc_vga_video|Add1~30_combout\);

-- Location: FF_X14_Y15_N31
\hgc_vga_video|hcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~30_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(15));

-- Location: LCCOMB_X13_Y15_N10
\hgc_vga_video|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal0~0_combout\ = (!\hgc_vga_video|hcount\(13) & (!\hgc_vga_video|hcount\(14) & (!\hgc_vga_video|hcount\(15) & !\hgc_vga_video|hcount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(13),
	datab => \hgc_vga_video|hcount\(14),
	datac => \hgc_vga_video|hcount\(15),
	datad => \hgc_vga_video|hcount\(12),
	combout => \hgc_vga_video|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y15_N24
\hgc_vga_video|process_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_5~0_combout\ = (\hgc_vga_video|Equal0~0_combout\ & (\hgc_vga_video|hcount\(9) & (!\hgc_vga_video|hcount\(10) & !\hgc_vga_video|hcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal0~0_combout\,
	datab => \hgc_vga_video|hcount\(9),
	datac => \hgc_vga_video|hcount\(10),
	datad => \hgc_vga_video|hcount\(11),
	combout => \hgc_vga_video|process_5~0_combout\);

-- Location: LCCOMB_X17_Y15_N18
\hgc_vga_video|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal0~1_combout\ = (\hgc_vga_video|hcount\(8) & (!\hgc_vga_video|hcount\(2) & (!\hgc_vga_video|hcount\(3) & !\hgc_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(8),
	datab => \hgc_vga_video|hcount\(2),
	datac => \hgc_vga_video|hcount\(3),
	datad => \hgc_vga_video|hcount\(1),
	combout => \hgc_vga_video|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y15_N18
\hgc_vga_video|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal0~3_combout\ = (!\hgc_vga_video|hcount\(5) & (\hgc_vga_video|Equal0~2_combout\ & (\hgc_vga_video|process_5~0_combout\ & \hgc_vga_video|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(5),
	datab => \hgc_vga_video|Equal0~2_combout\,
	datac => \hgc_vga_video|process_5~0_combout\,
	datad => \hgc_vga_video|Equal0~1_combout\,
	combout => \hgc_vga_video|Equal0~3_combout\);

-- Location: LCCOMB_X13_Y15_N4
\hgc_vga_video|hcount~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|hcount~3_combout\ = (!\hgc_vga_video|hcount\(0) & !\hgc_vga_video|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_vga_video|hcount\(0),
	datad => \hgc_vga_video|Equal0~3_combout\,
	combout => \hgc_vga_video|hcount~3_combout\);

-- Location: FF_X13_Y15_N5
\hgc_vga_video|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|hcount~3_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(0));

-- Location: LCCOMB_X14_Y15_N0
\hgc_vga_video|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~1\ = CARRY(\hgc_vga_video|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(0),
	datad => VCC,
	cout => \hgc_vga_video|Add1~1\);

-- Location: LCCOMB_X14_Y15_N2
\hgc_vga_video|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~2_combout\ = (\hgc_vga_video|hcount\(1) & (!\hgc_vga_video|Add1~1\)) # (!\hgc_vga_video|hcount\(1) & ((\hgc_vga_video|Add1~1\) # (GND)))
-- \hgc_vga_video|Add1~3\ = CARRY((!\hgc_vga_video|Add1~1\) # (!\hgc_vga_video|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(1),
	datad => VCC,
	cin => \hgc_vga_video|Add1~1\,
	combout => \hgc_vga_video|Add1~2_combout\,
	cout => \hgc_vga_video|Add1~3\);

-- Location: FF_X14_Y15_N3
\hgc_vga_video|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(1));

-- Location: LCCOMB_X14_Y15_N4
\hgc_vga_video|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~4_combout\ = (\hgc_vga_video|hcount\(2) & (\hgc_vga_video|Add1~3\ $ (GND))) # (!\hgc_vga_video|hcount\(2) & (!\hgc_vga_video|Add1~3\ & VCC))
-- \hgc_vga_video|Add1~5\ = CARRY((\hgc_vga_video|hcount\(2) & !\hgc_vga_video|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(2),
	datad => VCC,
	cin => \hgc_vga_video|Add1~3\,
	combout => \hgc_vga_video|Add1~4_combout\,
	cout => \hgc_vga_video|Add1~5\);

-- Location: FF_X14_Y15_N5
\hgc_vga_video|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~4_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(2));

-- Location: LCCOMB_X14_Y15_N6
\hgc_vga_video|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~6_combout\ = (\hgc_vga_video|hcount\(3) & (!\hgc_vga_video|Add1~5\)) # (!\hgc_vga_video|hcount\(3) & ((\hgc_vga_video|Add1~5\) # (GND)))
-- \hgc_vga_video|Add1~7\ = CARRY((!\hgc_vga_video|Add1~5\) # (!\hgc_vga_video|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(3),
	datad => VCC,
	cin => \hgc_vga_video|Add1~5\,
	combout => \hgc_vga_video|Add1~6_combout\,
	cout => \hgc_vga_video|Add1~7\);

-- Location: FF_X14_Y15_N7
\hgc_vga_video|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~6_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(3));

-- Location: LCCOMB_X14_Y15_N8
\hgc_vga_video|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~8_combout\ = (\hgc_vga_video|hcount\(4) & (\hgc_vga_video|Add1~7\ $ (GND))) # (!\hgc_vga_video|hcount\(4) & (!\hgc_vga_video|Add1~7\ & VCC))
-- \hgc_vga_video|Add1~9\ = CARRY((\hgc_vga_video|hcount\(4) & !\hgc_vga_video|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(4),
	datad => VCC,
	cin => \hgc_vga_video|Add1~7\,
	combout => \hgc_vga_video|Add1~8_combout\,
	cout => \hgc_vga_video|Add1~9\);

-- Location: FF_X14_Y15_N9
\hgc_vga_video|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~8_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(4));

-- Location: LCCOMB_X14_Y15_N10
\hgc_vga_video|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add1~10_combout\ = (\hgc_vga_video|hcount\(5) & (!\hgc_vga_video|Add1~9\)) # (!\hgc_vga_video|hcount\(5) & ((\hgc_vga_video|Add1~9\) # (GND)))
-- \hgc_vga_video|Add1~11\ = CARRY((!\hgc_vga_video|Add1~9\) # (!\hgc_vga_video|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(5),
	datad => VCC,
	cin => \hgc_vga_video|Add1~9\,
	combout => \hgc_vga_video|Add1~10_combout\,
	cout => \hgc_vga_video|Add1~11\);

-- Location: FF_X14_Y15_N11
\hgc_vga_video|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~10_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(5));

-- Location: FF_X14_Y15_N13
\hgc_vga_video|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add1~12_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hcount\(6));

-- Location: LCCOMB_X17_Y15_N26
\hgc_vga_video|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal5~0_combout\ = (\hgc_vga_video|hcount\(6) & (\hgc_vga_video|hcount\(3) & (\hgc_vga_video|hcount\(4) & \hgc_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(6),
	datab => \hgc_vga_video|hcount\(3),
	datac => \hgc_vga_video|hcount\(4),
	datad => \hgc_vga_video|hcount\(1),
	combout => \hgc_vga_video|Equal5~0_combout\);

-- Location: LCCOMB_X17_Y15_N6
\hgc_vga_video|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal0~4_combout\ = (\hgc_vga_video|hcount\(7) & !\hgc_vga_video|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(7),
	datac => \hgc_vga_video|hcount\(0),
	combout => \hgc_vga_video|Equal0~4_combout\);

-- Location: LCCOMB_X17_Y15_N12
\hgc_vga_video|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal5~1_combout\ = (!\hgc_vga_video|hcount\(8) & (!\hgc_vga_video|hcount\(2) & (!\hgc_vga_video|hcount\(5) & \hgc_vga_video|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(8),
	datab => \hgc_vga_video|hcount\(2),
	datac => \hgc_vga_video|hcount\(5),
	datad => \hgc_vga_video|Equal0~4_combout\,
	combout => \hgc_vga_video|Equal5~1_combout\);

-- Location: LCCOMB_X17_Y15_N2
\hgc_vga_video|rd_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|rd_req~0_combout\ = (\hgc_vga_video|rd_req~q\) # ((\hgc_vga_video|Equal5~0_combout\ & (\hgc_vga_video|process_5~0_combout\ & \hgc_vga_video|Equal5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal5~0_combout\,
	datab => \hgc_vga_video|process_5~0_combout\,
	datac => \hgc_vga_video|rd_req~q\,
	datad => \hgc_vga_video|Equal5~1_combout\,
	combout => \hgc_vga_video|rd_req~0_combout\);

-- Location: LCCOMB_X10_Y4_N20
\hgc_sync_level|hblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|hblank~0_combout\ = (\H~input_o\ & (!\hgc_sync_level|sync~q\ & \hgc_sync_level|LessThan1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \H~input_o\,
	datac => \hgc_sync_level|sync~q\,
	datad => \hgc_sync_level|LessThan1~4_combout\,
	combout => \hgc_sync_level|hblank~0_combout\);

-- Location: FF_X10_Y4_N21
\hgc_sync_level|hblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|hblank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|hblank~q\);

-- Location: LCCOMB_X13_Y12_N2
\hgc_genlock|vcount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[0]~14_combout\ = \hgc_genlock|vcount\(0) $ (VCC)
-- \hgc_genlock|vcount[0]~15\ = CARRY(\hgc_genlock|vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|vcount\(0),
	datad => VCC,
	combout => \hgc_genlock|vcount[0]~14_combout\,
	cout => \hgc_genlock|vcount[0]~15\);

-- Location: LCCOMB_X8_Y8_N18
\ega_sync_level|vblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|vblank~0_combout\ = (\ega_sync_level|process_3:sync~q\ & (!\V~input_o\ & ((\ega_sync_level|Add3~26_combout\) # (\ega_sync_level|LessThan2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|process_3:sync~q\,
	datab => \V~input_o\,
	datac => \ega_sync_level|Add3~26_combout\,
	datad => \ega_sync_level|LessThan2~3_combout\,
	combout => \ega_sync_level|vblank~0_combout\);

-- Location: FF_X8_Y8_N19
\ega_sync_level|vblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|vblank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|vblank~q\);

-- Location: LCCOMB_X14_Y12_N12
\hgc_genlock|vcount~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount~42_combout\ = (\ega_sync_level|vblank~q\) # (\hgc_sync_level|hblank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|vblank~q\,
	datad => \hgc_sync_level|hblank~q\,
	combout => \hgc_genlock|vcount~42_combout\);

-- Location: FF_X13_Y12_N3
\hgc_genlock|vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[0]~14_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(0));

-- Location: LCCOMB_X13_Y12_N4
\hgc_genlock|vcount[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[1]~16_combout\ = (\hgc_genlock|vcount\(1) & (!\hgc_genlock|vcount[0]~15\)) # (!\hgc_genlock|vcount\(1) & ((\hgc_genlock|vcount[0]~15\) # (GND)))
-- \hgc_genlock|vcount[1]~17\ = CARRY((!\hgc_genlock|vcount[0]~15\) # (!\hgc_genlock|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|vcount\(1),
	datad => VCC,
	cin => \hgc_genlock|vcount[0]~15\,
	combout => \hgc_genlock|vcount[1]~16_combout\,
	cout => \hgc_genlock|vcount[1]~17\);

-- Location: FF_X13_Y12_N5
\hgc_genlock|vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[1]~16_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(1));

-- Location: LCCOMB_X13_Y12_N6
\hgc_genlock|vcount[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[2]~18_combout\ = (\hgc_genlock|vcount\(2) & (\hgc_genlock|vcount[1]~17\ $ (GND))) # (!\hgc_genlock|vcount\(2) & (!\hgc_genlock|vcount[1]~17\ & VCC))
-- \hgc_genlock|vcount[2]~19\ = CARRY((\hgc_genlock|vcount\(2) & !\hgc_genlock|vcount[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|vcount\(2),
	datad => VCC,
	cin => \hgc_genlock|vcount[1]~17\,
	combout => \hgc_genlock|vcount[2]~18_combout\,
	cout => \hgc_genlock|vcount[2]~19\);

-- Location: FF_X13_Y12_N7
\hgc_genlock|vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[2]~18_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(2));

-- Location: LCCOMB_X13_Y12_N8
\hgc_genlock|vcount[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[3]~20_combout\ = (\hgc_genlock|vcount\(3) & (!\hgc_genlock|vcount[2]~19\)) # (!\hgc_genlock|vcount\(3) & ((\hgc_genlock|vcount[2]~19\) # (GND)))
-- \hgc_genlock|vcount[3]~21\ = CARRY((!\hgc_genlock|vcount[2]~19\) # (!\hgc_genlock|vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|vcount\(3),
	datad => VCC,
	cin => \hgc_genlock|vcount[2]~19\,
	combout => \hgc_genlock|vcount[3]~20_combout\,
	cout => \hgc_genlock|vcount[3]~21\);

-- Location: FF_X13_Y12_N9
\hgc_genlock|vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[3]~20_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(3));

-- Location: LCCOMB_X13_Y12_N10
\hgc_genlock|vcount[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[4]~22_combout\ = (\hgc_genlock|vcount\(4) & (\hgc_genlock|vcount[3]~21\ $ (GND))) # (!\hgc_genlock|vcount\(4) & (!\hgc_genlock|vcount[3]~21\ & VCC))
-- \hgc_genlock|vcount[4]~23\ = CARRY((\hgc_genlock|vcount\(4) & !\hgc_genlock|vcount[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|vcount\(4),
	datad => VCC,
	cin => \hgc_genlock|vcount[3]~21\,
	combout => \hgc_genlock|vcount[4]~22_combout\,
	cout => \hgc_genlock|vcount[4]~23\);

-- Location: FF_X13_Y12_N11
\hgc_genlock|vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[4]~22_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(4));

-- Location: LCCOMB_X13_Y12_N12
\hgc_genlock|vcount[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[5]~24_combout\ = (\hgc_genlock|vcount\(5) & (!\hgc_genlock|vcount[4]~23\)) # (!\hgc_genlock|vcount\(5) & ((\hgc_genlock|vcount[4]~23\) # (GND)))
-- \hgc_genlock|vcount[5]~25\ = CARRY((!\hgc_genlock|vcount[4]~23\) # (!\hgc_genlock|vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|vcount\(5),
	datad => VCC,
	cin => \hgc_genlock|vcount[4]~23\,
	combout => \hgc_genlock|vcount[5]~24_combout\,
	cout => \hgc_genlock|vcount[5]~25\);

-- Location: FF_X13_Y12_N13
\hgc_genlock|vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[5]~24_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(5));

-- Location: LCCOMB_X13_Y12_N14
\hgc_genlock|vcount[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[6]~26_combout\ = (\hgc_genlock|vcount\(6) & (\hgc_genlock|vcount[5]~25\ $ (GND))) # (!\hgc_genlock|vcount\(6) & (!\hgc_genlock|vcount[5]~25\ & VCC))
-- \hgc_genlock|vcount[6]~27\ = CARRY((\hgc_genlock|vcount\(6) & !\hgc_genlock|vcount[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|vcount\(6),
	datad => VCC,
	cin => \hgc_genlock|vcount[5]~25\,
	combout => \hgc_genlock|vcount[6]~26_combout\,
	cout => \hgc_genlock|vcount[6]~27\);

-- Location: FF_X13_Y12_N15
\hgc_genlock|vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[6]~26_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(6));

-- Location: LCCOMB_X13_Y12_N16
\hgc_genlock|vcount[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[7]~28_combout\ = (\hgc_genlock|vcount\(7) & (!\hgc_genlock|vcount[6]~27\)) # (!\hgc_genlock|vcount\(7) & ((\hgc_genlock|vcount[6]~27\) # (GND)))
-- \hgc_genlock|vcount[7]~29\ = CARRY((!\hgc_genlock|vcount[6]~27\) # (!\hgc_genlock|vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|vcount\(7),
	datad => VCC,
	cin => \hgc_genlock|vcount[6]~27\,
	combout => \hgc_genlock|vcount[7]~28_combout\,
	cout => \hgc_genlock|vcount[7]~29\);

-- Location: FF_X13_Y12_N17
\hgc_genlock|vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[7]~28_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(7));

-- Location: LCCOMB_X13_Y12_N18
\hgc_genlock|vcount[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[8]~30_combout\ = (\hgc_genlock|vcount\(8) & (\hgc_genlock|vcount[7]~29\ $ (GND))) # (!\hgc_genlock|vcount\(8) & (!\hgc_genlock|vcount[7]~29\ & VCC))
-- \hgc_genlock|vcount[8]~31\ = CARRY((\hgc_genlock|vcount\(8) & !\hgc_genlock|vcount[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|vcount\(8),
	datad => VCC,
	cin => \hgc_genlock|vcount[7]~29\,
	combout => \hgc_genlock|vcount[8]~30_combout\,
	cout => \hgc_genlock|vcount[8]~31\);

-- Location: FF_X13_Y12_N19
\hgc_genlock|vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[8]~30_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(8));

-- Location: LCCOMB_X13_Y12_N20
\hgc_genlock|vcount[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[9]~32_combout\ = (\hgc_genlock|vcount\(9) & (!\hgc_genlock|vcount[8]~31\)) # (!\hgc_genlock|vcount\(9) & ((\hgc_genlock|vcount[8]~31\) # (GND)))
-- \hgc_genlock|vcount[9]~33\ = CARRY((!\hgc_genlock|vcount[8]~31\) # (!\hgc_genlock|vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|vcount\(9),
	datad => VCC,
	cin => \hgc_genlock|vcount[8]~31\,
	combout => \hgc_genlock|vcount[9]~32_combout\,
	cout => \hgc_genlock|vcount[9]~33\);

-- Location: FF_X13_Y12_N21
\hgc_genlock|vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[9]~32_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(9));

-- Location: LCCOMB_X13_Y12_N22
\hgc_genlock|vcount[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[10]~34_combout\ = (\hgc_genlock|vcount\(10) & (\hgc_genlock|vcount[9]~33\ $ (GND))) # (!\hgc_genlock|vcount\(10) & (!\hgc_genlock|vcount[9]~33\ & VCC))
-- \hgc_genlock|vcount[10]~35\ = CARRY((\hgc_genlock|vcount\(10) & !\hgc_genlock|vcount[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|vcount\(10),
	datad => VCC,
	cin => \hgc_genlock|vcount[9]~33\,
	combout => \hgc_genlock|vcount[10]~34_combout\,
	cout => \hgc_genlock|vcount[10]~35\);

-- Location: FF_X13_Y12_N23
\hgc_genlock|vcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[10]~34_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(10));

-- Location: LCCOMB_X13_Y12_N24
\hgc_genlock|vcount[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[11]~36_combout\ = (\hgc_genlock|vcount\(11) & (!\hgc_genlock|vcount[10]~35\)) # (!\hgc_genlock|vcount\(11) & ((\hgc_genlock|vcount[10]~35\) # (GND)))
-- \hgc_genlock|vcount[11]~37\ = CARRY((!\hgc_genlock|vcount[10]~35\) # (!\hgc_genlock|vcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|vcount\(11),
	datad => VCC,
	cin => \hgc_genlock|vcount[10]~35\,
	combout => \hgc_genlock|vcount[11]~36_combout\,
	cout => \hgc_genlock|vcount[11]~37\);

-- Location: FF_X13_Y12_N25
\hgc_genlock|vcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[11]~36_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(11));

-- Location: LCCOMB_X13_Y12_N26
\hgc_genlock|vcount[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[12]~38_combout\ = (\hgc_genlock|vcount\(12) & (\hgc_genlock|vcount[11]~37\ $ (GND))) # (!\hgc_genlock|vcount\(12) & (!\hgc_genlock|vcount[11]~37\ & VCC))
-- \hgc_genlock|vcount[12]~39\ = CARRY((\hgc_genlock|vcount\(12) & !\hgc_genlock|vcount[11]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|vcount\(12),
	datad => VCC,
	cin => \hgc_genlock|vcount[11]~37\,
	combout => \hgc_genlock|vcount[12]~38_combout\,
	cout => \hgc_genlock|vcount[12]~39\);

-- Location: FF_X13_Y12_N27
\hgc_genlock|vcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[12]~38_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(12));

-- Location: LCCOMB_X13_Y12_N28
\hgc_genlock|vcount[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vcount[13]~40_combout\ = \hgc_genlock|vcount[12]~39\ $ (\hgc_genlock|vcount\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|vcount\(13),
	cin => \hgc_genlock|vcount[12]~39\,
	combout => \hgc_genlock|vcount[13]~40_combout\);

-- Location: FF_X13_Y12_N29
\hgc_genlock|vcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|vcount[13]~40_combout\,
	sclr => \hgc_sync_level|ALT_INV_hblank~q\,
	ena => \hgc_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vcount\(13));

-- Location: LCCOMB_X13_Y12_N0
\hgc_genlock|process_13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_13~0_combout\ = (\hgc_genlock|vcount\(12)) # ((\hgc_genlock|vcount\(9)) # ((\hgc_genlock|vcount\(10)) # (\hgc_genlock|vcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|vcount\(12),
	datab => \hgc_genlock|vcount\(9),
	datac => \hgc_genlock|vcount\(10),
	datad => \hgc_genlock|vcount\(11),
	combout => \hgc_genlock|process_13~0_combout\);

-- Location: LCCOMB_X13_Y12_N30
\hgc_genlock|process_13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_13~1_combout\ = (!\hgc_genlock|vcount\(2) & (!\hgc_genlock|vcount\(4) & (!\hgc_genlock|vcount\(3) & !\hgc_genlock|vcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|vcount\(2),
	datab => \hgc_genlock|vcount\(4),
	datac => \hgc_genlock|vcount\(3),
	datad => \hgc_genlock|vcount\(5),
	combout => \hgc_genlock|process_13~1_combout\);

-- Location: LCCOMB_X14_Y12_N4
\hgc_genlock|process_13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_13~2_combout\ = (\hgc_genlock|vcount\(6)) # ((\hgc_genlock|vcount\(8) & ((\hgc_genlock|vcount\(0)) # (\hgc_genlock|vcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|vcount\(0),
	datab => \hgc_genlock|vcount\(8),
	datac => \hgc_genlock|vcount\(1),
	datad => \hgc_genlock|vcount\(6),
	combout => \hgc_genlock|process_13~2_combout\);

-- Location: LCCOMB_X14_Y12_N10
\hgc_genlock|process_13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_13~3_combout\ = (\hgc_genlock|vcount\(7) & (\hgc_genlock|vcount\(8) & ((\hgc_genlock|process_13~2_combout\) # (!\hgc_genlock|process_13~1_combout\)))) # (!\hgc_genlock|vcount\(7) & (\hgc_genlock|process_13~1_combout\ & 
-- (!\hgc_genlock|process_13~2_combout\ & !\hgc_genlock|vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|vcount\(7),
	datab => \hgc_genlock|process_13~1_combout\,
	datac => \hgc_genlock|process_13~2_combout\,
	datad => \hgc_genlock|vcount\(8),
	combout => \hgc_genlock|process_13~3_combout\);

-- Location: LCCOMB_X14_Y12_N6
\hgc_genlock|process_13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_13~4_combout\ = (\hgc_genlock|vcount\(13)) # ((\hgc_genlock|process_13~0_combout\) # (\hgc_genlock|process_13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|vcount\(13),
	datac => \hgc_genlock|process_13~0_combout\,
	datad => \hgc_genlock|process_13~3_combout\,
	combout => \hgc_genlock|process_13~4_combout\);

-- Location: LCCOMB_X14_Y12_N18
\hgc_genlock|store_trg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|store_trg~0_combout\ = (\hgc_genlock|wr_req~q\ & (\hgc_sync_level|hblank~q\ & ((!\hgc_genlock|process_13~4_combout\)))) # (!\hgc_genlock|wr_req~q\ & ((\hgc_genlock|store_trg~q\) # ((\hgc_sync_level|hblank~q\ & 
-- !\hgc_genlock|process_13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|wr_req~q\,
	datab => \hgc_sync_level|hblank~q\,
	datac => \hgc_genlock|store_trg~q\,
	datad => \hgc_genlock|process_13~4_combout\,
	combout => \hgc_genlock|store_trg~0_combout\);

-- Location: FF_X14_Y12_N19
\hgc_genlock|store_trg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|store_trg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|store_trg~q\);

-- Location: LCCOMB_X14_Y12_N22
\hgc_genlock|wr_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|wr_req~0_combout\ = (\hgc_genlock|wr_req~q\) # (\hgc_genlock|store_trg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|wr_req~q\,
	datad => \hgc_genlock|store_trg~q\,
	combout => \hgc_genlock|wr_req~0_combout\);

-- Location: CLKCTRL_G6
\hgc_sync_level|video_enable~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \hgc_sync_level|video_enable~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \hgc_sync_level|video_enable~clkctrl_outclk\);

-- Location: FF_X18_Y12_N17
\hgc_sram|wr_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \hgc_sram|LessThan1~3_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	sclr => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|wr_ack~q\);

-- Location: FF_X14_Y12_N23
\hgc_genlock|wr_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_genlock|wr_req~0_combout\,
	clrn => \hgc_sram|ALT_INV_wr_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|wr_req~q\);

-- Location: LCCOMB_X19_Y12_N14
\hgc_sram|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~10_combout\ = (\hgc_sram|SramRoutineSeq\(5) & (!\hgc_sram|Add0~9\)) # (!\hgc_sram|SramRoutineSeq\(5) & ((\hgc_sram|Add0~9\) # (GND)))
-- \hgc_sram|Add0~11\ = CARRY((!\hgc_sram|Add0~9\) # (!\hgc_sram|SramRoutineSeq\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(5),
	datad => VCC,
	cin => \hgc_sram|Add0~9\,
	combout => \hgc_sram|Add0~10_combout\,
	cout => \hgc_sram|Add0~11\);

-- Location: LCCOMB_X19_Y12_N16
\hgc_sram|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~12_combout\ = (\hgc_sram|SramRoutineSeq\(6) & (\hgc_sram|Add0~11\ $ (GND))) # (!\hgc_sram|SramRoutineSeq\(6) & (!\hgc_sram|Add0~11\ & VCC))
-- \hgc_sram|Add0~13\ = CARRY((\hgc_sram|SramRoutineSeq\(6) & !\hgc_sram|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(6),
	datad => VCC,
	cin => \hgc_sram|Add0~11\,
	combout => \hgc_sram|Add0~12_combout\,
	cout => \hgc_sram|Add0~13\);

-- Location: LCCOMB_X18_Y12_N12
\hgc_sram|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector5~0_combout\ = (\hgc_sram|Add0~12_combout\ & ((\hgc_sram|Selector11~1_combout\) # (\hgc_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector11~1_combout\,
	datab => \hgc_sram|Selector11~0_combout\,
	datad => \hgc_sram|Add0~12_combout\,
	combout => \hgc_sram|Selector5~0_combout\);

-- Location: FF_X18_Y12_N13
\hgc_sram|SramRoutineSeq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector5~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(6));

-- Location: LCCOMB_X19_Y12_N18
\hgc_sram|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~14_combout\ = (\hgc_sram|SramRoutineSeq\(7) & (!\hgc_sram|Add0~13\)) # (!\hgc_sram|SramRoutineSeq\(7) & ((\hgc_sram|Add0~13\) # (GND)))
-- \hgc_sram|Add0~15\ = CARRY((!\hgc_sram|Add0~13\) # (!\hgc_sram|SramRoutineSeq\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(7),
	datad => VCC,
	cin => \hgc_sram|Add0~13\,
	combout => \hgc_sram|Add0~14_combout\,
	cout => \hgc_sram|Add0~15\);

-- Location: LCCOMB_X18_Y12_N8
\hgc_sram|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector4~0_combout\ = (\hgc_sram|Add0~14_combout\ & ((\hgc_sram|Selector11~1_combout\) # (\hgc_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector11~1_combout\,
	datab => \hgc_sram|Selector11~0_combout\,
	datad => \hgc_sram|Add0~14_combout\,
	combout => \hgc_sram|Selector4~0_combout\);

-- Location: FF_X18_Y12_N9
\hgc_sram|SramRoutineSeq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector4~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(7));

-- Location: LCCOMB_X18_Y12_N24
\hgc_sram|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Equal0~0_combout\ = (!\hgc_sram|SramRoutineSeq\(6) & (!\hgc_sram|SramRoutineSeq\(7) & (!\hgc_sram|SramRoutineSeq\(2) & !\hgc_sram|SramRoutineSeq\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(6),
	datab => \hgc_sram|SramRoutineSeq\(7),
	datac => \hgc_sram|SramRoutineSeq\(2),
	datad => \hgc_sram|SramRoutineSeq\(3),
	combout => \hgc_sram|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y12_N20
\hgc_sram|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Equal0~1_combout\ = (!\hgc_sram|SramRoutineSeq\(4) & \hgc_sram|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sram|SramRoutineSeq\(4),
	datad => \hgc_sram|Equal0~0_combout\,
	combout => \hgc_sram|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y12_N20
\hgc_sram|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~16_combout\ = (\hgc_sram|SramRoutineSeq\(8) & (\hgc_sram|Add0~15\ $ (GND))) # (!\hgc_sram|SramRoutineSeq\(8) & (!\hgc_sram|Add0~15\ & VCC))
-- \hgc_sram|Add0~17\ = CARRY((\hgc_sram|SramRoutineSeq\(8) & !\hgc_sram|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(8),
	datad => VCC,
	cin => \hgc_sram|Add0~15\,
	combout => \hgc_sram|Add0~16_combout\,
	cout => \hgc_sram|Add0~17\);

-- Location: LCCOMB_X18_Y12_N2
\hgc_sram|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector3~0_combout\ = (\hgc_sram|Add0~16_combout\ & ((\hgc_sram|Selector11~0_combout\) # (\hgc_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add0~16_combout\,
	datab => \hgc_sram|Selector11~0_combout\,
	datad => \hgc_sram|Selector11~1_combout\,
	combout => \hgc_sram|Selector3~0_combout\);

-- Location: FF_X18_Y12_N3
\hgc_sram|SramRoutineSeq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector3~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(8));

-- Location: LCCOMB_X19_Y12_N22
\hgc_sram|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~18_combout\ = (\hgc_sram|SramRoutineSeq\(9) & (!\hgc_sram|Add0~17\)) # (!\hgc_sram|SramRoutineSeq\(9) & ((\hgc_sram|Add0~17\) # (GND)))
-- \hgc_sram|Add0~19\ = CARRY((!\hgc_sram|Add0~17\) # (!\hgc_sram|SramRoutineSeq\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(9),
	datad => VCC,
	cin => \hgc_sram|Add0~17\,
	combout => \hgc_sram|Add0~18_combout\,
	cout => \hgc_sram|Add0~19\);

-- Location: LCCOMB_X19_Y12_N30
\hgc_sram|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector2~0_combout\ = (\hgc_sram|Add0~18_combout\ & ((\hgc_sram|Selector11~1_combout\) # (\hgc_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|Selector11~1_combout\,
	datac => \hgc_sram|Add0~18_combout\,
	datad => \hgc_sram|Selector11~0_combout\,
	combout => \hgc_sram|Selector2~0_combout\);

-- Location: FF_X19_Y12_N31
\hgc_sram|SramRoutineSeq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector2~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(9));

-- Location: LCCOMB_X19_Y12_N24
\hgc_sram|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~20_combout\ = (\hgc_sram|SramRoutineSeq\(10) & (\hgc_sram|Add0~19\ $ (GND))) # (!\hgc_sram|SramRoutineSeq\(10) & (!\hgc_sram|Add0~19\ & VCC))
-- \hgc_sram|Add0~21\ = CARRY((\hgc_sram|SramRoutineSeq\(10) & !\hgc_sram|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(10),
	datad => VCC,
	cin => \hgc_sram|Add0~19\,
	combout => \hgc_sram|Add0~20_combout\,
	cout => \hgc_sram|Add0~21\);

-- Location: LCCOMB_X19_Y12_N2
\hgc_sram|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector1~0_combout\ = (\hgc_sram|Add0~20_combout\ & ((\hgc_sram|Selector11~0_combout\) # (\hgc_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|Selector11~0_combout\,
	datac => \hgc_sram|Selector11~1_combout\,
	datad => \hgc_sram|Add0~20_combout\,
	combout => \hgc_sram|Selector1~0_combout\);

-- Location: FF_X19_Y12_N3
\hgc_sram|SramRoutineSeq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector1~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(10));

-- Location: LCCOMB_X17_Y12_N8
\hgc_sram|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|LessThan0~0_combout\ = (!\hgc_sram|SramRoutineSeq\(10) & !\hgc_sram|SramRoutineSeq\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sram|SramRoutineSeq\(10),
	datad => \hgc_sram|SramRoutineSeq\(11),
	combout => \hgc_sram|LessThan0~0_combout\);

-- Location: LCCOMB_X19_Y12_N28
\hgc_sram|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Equal0~2_combout\ = (!\hgc_sram|SramRoutineSeq\(9) & (!\hgc_sram|SramRoutineSeq\(11) & !\hgc_sram|SramRoutineSeq\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(9),
	datab => \hgc_sram|SramRoutineSeq\(11),
	datad => \hgc_sram|SramRoutineSeq\(10),
	combout => \hgc_sram|Equal0~2_combout\);

-- Location: LCCOMB_X18_Y12_N16
\hgc_sram|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Equal0~3_combout\ = (!\hgc_sram|SramRoutineSeq\(5) & (!\hgc_sram|SramRoutineSeq\(1) & !\hgc_sram|SramRoutineSeq\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(5),
	datab => \hgc_sram|SramRoutineSeq\(1),
	datad => \hgc_sram|SramRoutineSeq\(0),
	combout => \hgc_sram|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y12_N26
\hgc_sram|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Equal0~4_combout\ = (!\hgc_sram|SramRoutineSeq\(8) & (\hgc_sram|Equal0~2_combout\ & \hgc_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(8),
	datac => \hgc_sram|Equal0~2_combout\,
	datad => \hgc_sram|Equal0~3_combout\,
	combout => \hgc_sram|Equal0~4_combout\);

-- Location: LCCOMB_X18_Y12_N20
\hgc_sram|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|LessThan1~0_combout\ = (!\hgc_sram|SramRoutineSeq\(5) & !\hgc_sram|SramRoutineSeq\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(5),
	datad => \hgc_sram|SramRoutineSeq\(6),
	combout => \hgc_sram|LessThan1~0_combout\);

-- Location: LCCOMB_X18_Y12_N28
\hgc_sram|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|LessThan0~1_combout\ = (((!\hgc_sram|SramRoutineSeq\(7) & \hgc_sram|LessThan1~0_combout\)) # (!\hgc_sram|SramRoutineSeq\(8))) # (!\hgc_sram|SramRoutineSeq\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(9),
	datab => \hgc_sram|SramRoutineSeq\(8),
	datac => \hgc_sram|SramRoutineSeq\(7),
	datad => \hgc_sram|LessThan1~0_combout\,
	combout => \hgc_sram|LessThan0~1_combout\);

-- Location: LCCOMB_X17_Y12_N28
\hgc_sram|load_col~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|load_col~0_combout\ = (\hgc_sram|Equal0~1_combout\ & ((\hgc_sram|LessThan0~0_combout\) # ((\hgc_sram|Equal0~4_combout\)))) # (!\hgc_sram|Equal0~1_combout\ & (\hgc_sram|LessThan0~0_combout\ & ((\hgc_sram|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Equal0~1_combout\,
	datab => \hgc_sram|LessThan0~0_combout\,
	datac => \hgc_sram|Equal0~4_combout\,
	datad => \hgc_sram|LessThan0~1_combout\,
	combout => \hgc_sram|load_col~0_combout\);

-- Location: LCCOMB_X16_Y12_N24
\hgc_sram|SramRoutine.SramRoutine_Idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramRoutine.SramRoutine_Idle~0_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & (((\hgc_sram|load_col~0_combout\)))) # (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_vga_video|rd_req~q\) # ((\hgc_genlock|wr_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_genlock|wr_req~q\,
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|load_col~0_combout\,
	combout => \hgc_sram|SramRoutine.SramRoutine_Idle~0_combout\);

-- Location: LCCOMB_X16_Y12_N10
\hgc_sram|SramRoutine.SramRoutine_Idle~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramRoutine.SramRoutine_Idle~feeder_combout\ = \hgc_sram|SramRoutine.SramRoutine_Idle~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_sram|SramRoutine.SramRoutine_Idle~0_combout\,
	combout => \hgc_sram|SramRoutine.SramRoutine_Idle~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N30
\hgc_sram|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Equal0~5_combout\ = (!\hgc_sram|SramRoutineSeq\(8) & (\hgc_sram|Equal0~3_combout\ & (\hgc_sram|Equal0~2_combout\ & \hgc_sram|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(8),
	datab => \hgc_sram|Equal0~3_combout\,
	datac => \hgc_sram|Equal0~2_combout\,
	datad => \hgc_sram|Equal0~1_combout\,
	combout => \hgc_sram|Equal0~5_combout\);

-- Location: LCCOMB_X17_Y12_N12
\hgc_sram|store_col~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~18_combout\ = (\hgc_sram|Equal0~5_combout\) # (!\hgc_sram|LessThan1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~18_combout\);

-- Location: FF_X16_Y12_N11
\hgc_sram|SramRoutine.SramRoutine_Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramRoutine.SramRoutine_Idle~feeder_combout\,
	asdata => \hgc_sram|store_col~18_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutine.SramRoutine_Idle~q\);

-- Location: LCCOMB_X16_Y12_N22
\hgc_sram|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector31~0_combout\ = (\hgc_vga_video|rd_req~q\ & (((\hgc_sram|SramRoutine.SramRoutine_Load~q\ & \hgc_sram|load_col~0_combout\)) # (!\hgc_sram|SramRoutine.SramRoutine_Idle~q\))) # (!\hgc_vga_video|rd_req~q\ & 
-- (((\hgc_sram|SramRoutine.SramRoutine_Load~q\ & \hgc_sram|load_col~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Idle~q\,
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|load_col~0_combout\,
	combout => \hgc_sram|Selector31~0_combout\);

-- Location: FF_X16_Y12_N23
\hgc_sram|SramRoutine.SramRoutine_Load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector31~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutine.SramRoutine_Load~q\);

-- Location: LCCOMB_X17_Y12_N24
\hgc_sram|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector11~0_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Equal0~5_combout\) # (!\hgc_sram|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan0~2_combout\,
	combout => \hgc_sram|Selector11~0_combout\);

-- Location: LCCOMB_X18_Y12_N0
\hgc_sram|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector11~2_combout\ = (!\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Selector11~1_combout\) # (\hgc_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector11~1_combout\,
	datac => \hgc_sram|SramRoutineSeq\(0),
	datad => \hgc_sram|Selector11~0_combout\,
	combout => \hgc_sram|Selector11~2_combout\);

-- Location: FF_X18_Y12_N1
\hgc_sram|SramRoutineSeq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector11~2_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(0));

-- Location: LCCOMB_X19_Y12_N4
\hgc_sram|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~1\ = CARRY(\hgc_sram|SramRoutineSeq\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(0),
	datad => VCC,
	cout => \hgc_sram|Add0~1\);

-- Location: LCCOMB_X19_Y12_N6
\hgc_sram|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~2_combout\ = (\hgc_sram|SramRoutineSeq\(1) & (!\hgc_sram|Add0~1\)) # (!\hgc_sram|SramRoutineSeq\(1) & ((\hgc_sram|Add0~1\) # (GND)))
-- \hgc_sram|Add0~3\ = CARRY((!\hgc_sram|Add0~1\) # (!\hgc_sram|SramRoutineSeq\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(1),
	datad => VCC,
	cin => \hgc_sram|Add0~1\,
	combout => \hgc_sram|Add0~2_combout\,
	cout => \hgc_sram|Add0~3\);

-- Location: LCCOMB_X18_Y12_N4
\hgc_sram|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector10~0_combout\ = (\hgc_sram|Add0~2_combout\ & ((\hgc_sram|Selector11~0_combout\) # (\hgc_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add0~2_combout\,
	datab => \hgc_sram|Selector11~0_combout\,
	datad => \hgc_sram|Selector11~1_combout\,
	combout => \hgc_sram|Selector10~0_combout\);

-- Location: FF_X18_Y12_N5
\hgc_sram|SramRoutineSeq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector10~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(1));

-- Location: LCCOMB_X19_Y12_N8
\hgc_sram|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~4_combout\ = (\hgc_sram|SramRoutineSeq\(2) & (\hgc_sram|Add0~3\ $ (GND))) # (!\hgc_sram|SramRoutineSeq\(2) & (!\hgc_sram|Add0~3\ & VCC))
-- \hgc_sram|Add0~5\ = CARRY((\hgc_sram|SramRoutineSeq\(2) & !\hgc_sram|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(2),
	datad => VCC,
	cin => \hgc_sram|Add0~3\,
	combout => \hgc_sram|Add0~4_combout\,
	cout => \hgc_sram|Add0~5\);

-- Location: LCCOMB_X18_Y12_N22
\hgc_sram|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector9~0_combout\ = (\hgc_sram|Add0~4_combout\ & ((\hgc_sram|Selector11~1_combout\) # (\hgc_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector11~1_combout\,
	datac => \hgc_sram|Add0~4_combout\,
	datad => \hgc_sram|Selector11~0_combout\,
	combout => \hgc_sram|Selector9~0_combout\);

-- Location: FF_X18_Y12_N23
\hgc_sram|SramRoutineSeq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector9~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(2));

-- Location: LCCOMB_X19_Y12_N10
\hgc_sram|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~6_combout\ = (\hgc_sram|SramRoutineSeq\(3) & (!\hgc_sram|Add0~5\)) # (!\hgc_sram|SramRoutineSeq\(3) & ((\hgc_sram|Add0~5\) # (GND)))
-- \hgc_sram|Add0~7\ = CARRY((!\hgc_sram|Add0~5\) # (!\hgc_sram|SramRoutineSeq\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(3),
	datad => VCC,
	cin => \hgc_sram|Add0~5\,
	combout => \hgc_sram|Add0~6_combout\,
	cout => \hgc_sram|Add0~7\);

-- Location: LCCOMB_X18_Y12_N18
\hgc_sram|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector8~0_combout\ = (\hgc_sram|Add0~6_combout\ & ((\hgc_sram|Selector11~1_combout\) # (\hgc_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector11~1_combout\,
	datac => \hgc_sram|Add0~6_combout\,
	datad => \hgc_sram|Selector11~0_combout\,
	combout => \hgc_sram|Selector8~0_combout\);

-- Location: FF_X18_Y12_N19
\hgc_sram|SramRoutineSeq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector8~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(3));

-- Location: LCCOMB_X19_Y12_N12
\hgc_sram|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~8_combout\ = (\hgc_sram|SramRoutineSeq\(4) & (\hgc_sram|Add0~7\ $ (GND))) # (!\hgc_sram|SramRoutineSeq\(4) & (!\hgc_sram|Add0~7\ & VCC))
-- \hgc_sram|Add0~9\ = CARRY((\hgc_sram|SramRoutineSeq\(4) & !\hgc_sram|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(4),
	datad => VCC,
	cin => \hgc_sram|Add0~7\,
	combout => \hgc_sram|Add0~8_combout\,
	cout => \hgc_sram|Add0~9\);

-- Location: LCCOMB_X18_Y12_N30
\hgc_sram|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector7~0_combout\ = (\hgc_sram|Add0~8_combout\ & ((\hgc_sram|Selector11~1_combout\) # (\hgc_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector11~1_combout\,
	datac => \hgc_sram|Add0~8_combout\,
	datad => \hgc_sram|Selector11~0_combout\,
	combout => \hgc_sram|Selector7~0_combout\);

-- Location: FF_X18_Y12_N31
\hgc_sram|SramRoutineSeq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector7~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(4));

-- Location: LCCOMB_X18_Y12_N10
\hgc_sram|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector6~0_combout\ = (\hgc_sram|Add0~10_combout\ & ((\hgc_sram|Selector11~1_combout\) # (\hgc_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector11~1_combout\,
	datac => \hgc_sram|Add0~10_combout\,
	datad => \hgc_sram|Selector11~0_combout\,
	combout => \hgc_sram|Selector6~0_combout\);

-- Location: FF_X18_Y12_N11
\hgc_sram|SramRoutineSeq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector6~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(5));

-- Location: LCCOMB_X18_Y12_N6
\hgc_sram|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|LessThan1~2_combout\ = (!\hgc_sram|SramRoutineSeq\(5) & (!\hgc_sram|SramRoutineSeq\(3) & (!\hgc_sram|SramRoutineSeq\(2) & !\hgc_sram|SramRoutineSeq\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(5),
	datab => \hgc_sram|SramRoutineSeq\(3),
	datac => \hgc_sram|SramRoutineSeq\(2),
	datad => \hgc_sram|SramRoutineSeq\(6),
	combout => \hgc_sram|LessThan1~2_combout\);

-- Location: LCCOMB_X18_Y12_N14
\hgc_sram|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|LessThan1~1_combout\ = (((!\hgc_sram|SramRoutineSeq\(4) & \hgc_sram|LessThan1~0_combout\)) # (!\hgc_sram|SramRoutineSeq\(7))) # (!\hgc_sram|SramRoutineSeq\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(4),
	datab => \hgc_sram|SramRoutineSeq\(8),
	datac => \hgc_sram|SramRoutineSeq\(7),
	datad => \hgc_sram|LessThan1~0_combout\,
	combout => \hgc_sram|LessThan1~1_combout\);

-- Location: LCCOMB_X18_Y12_N26
\hgc_sram|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|LessThan1~3_combout\ = ((!\hgc_sram|LessThan1~1_combout\ & ((\hgc_sram|SramRoutineSeq\(1)) # (!\hgc_sram|LessThan1~2_combout\)))) # (!\hgc_sram|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|LessThan1~2_combout\,
	datab => \hgc_sram|SramRoutineSeq\(1),
	datac => \hgc_sram|LessThan1~1_combout\,
	datad => \hgc_sram|Equal0~2_combout\,
	combout => \hgc_sram|LessThan1~3_combout\);

-- Location: LCCOMB_X16_Y12_N12
\hgc_sram|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector11~1_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Store~q\ & ((\hgc_sram|Equal0~5_combout\) # (!\hgc_sram|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|LessThan1~3_combout\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \hgc_sram|Equal0~5_combout\,
	combout => \hgc_sram|Selector11~1_combout\);

-- Location: LCCOMB_X19_Y12_N26
\hgc_sram|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add0~22_combout\ = \hgc_sram|Add0~21\ $ (\hgc_sram|SramRoutineSeq\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hgc_sram|SramRoutineSeq\(11),
	cin => \hgc_sram|Add0~21\,
	combout => \hgc_sram|Add0~22_combout\);

-- Location: LCCOMB_X19_Y12_N0
\hgc_sram|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector0~1_combout\ = (\hgc_sram|Add0~22_combout\ & ((\hgc_sram|Selector11~1_combout\) # (\hgc_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|Selector11~1_combout\,
	datac => \hgc_sram|Add0~22_combout\,
	datad => \hgc_sram|Selector11~0_combout\,
	combout => \hgc_sram|Selector0~1_combout\);

-- Location: FF_X19_Y12_N1
\hgc_sram|SramRoutineSeq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector0~1_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutineSeq\(11));

-- Location: LCCOMB_X17_Y12_N6
\hgc_sram|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|LessThan0~2_combout\ = (\hgc_sram|SramRoutineSeq\(11)) # ((\hgc_sram|SramRoutineSeq\(10)) # ((!\hgc_sram|Equal0~1_combout\ & !\hgc_sram|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(11),
	datab => \hgc_sram|Equal0~1_combout\,
	datac => \hgc_sram|SramRoutineSeq\(10),
	datad => \hgc_sram|LessThan0~1_combout\,
	combout => \hgc_sram|LessThan0~2_combout\);

-- Location: FF_X17_Y12_N11
\hgc_sram|rd_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \hgc_sram|LessThan0~2_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	sclr => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|rd_ack~q\);

-- Location: FF_X17_Y15_N3
\hgc_vga_video|rd_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_vga_video|rd_req~0_combout\,
	clrn => \hgc_sram|ALT_INV_rd_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|rd_req~q\);

-- Location: LCCOMB_X16_Y12_N8
\hgc_sram|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector32~0_combout\ = (\hgc_sram|Selector11~1_combout\) # ((!\hgc_vga_video|rd_req~q\ & (\hgc_genlock|wr_req~q\ & !\hgc_sram|SramRoutine.SramRoutine_Idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_genlock|wr_req~q\,
	datac => \hgc_sram|Selector11~1_combout\,
	datad => \hgc_sram|SramRoutine.SramRoutine_Idle~q\,
	combout => \hgc_sram|Selector32~0_combout\);

-- Location: FF_X16_Y12_N9
\hgc_sram|SramRoutine.SramRoutine_Store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector32~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramRoutine.SramRoutine_Store~q\);

-- Location: LCCOMB_X16_Y12_N26
\hgc_sram|SramAddress[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[0]~11_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_vga_video|rd_req~q\) # (\hgc_genlock|wr_req~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_genlock|wr_req~q\,
	combout => \hgc_sram|SramAddress[0]~11_combout\);

-- Location: LCCOMB_X16_Y12_N14
\hgc_sram|SramAddress[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[0]~12_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Store~q\ & (((!\hgc_sram|Equal0~5_combout\ & !\hgc_sram|LessThan1~3_combout\)))) # (!\hgc_sram|SramRoutine.SramRoutine_Store~q\ & (\hgc_sram|SramAddress[0]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress[0]~11_combout\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|SramAddress[0]~12_combout\);

-- Location: LCCOMB_X17_Y12_N0
\hgc_sram|SramAddress[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[0]~10_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & (\hgc_sram|SramRoutineSeq\(0) & (!\hgc_sram|Equal0~5_combout\ & !\hgc_sram|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan0~2_combout\,
	combout => \hgc_sram|SramAddress[0]~10_combout\);

-- Location: LCCOMB_X16_Y14_N28
\hgc_sram|SramAddress[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[0]~13_combout\ = (\hgc_sync_level|video_enable~q\ & ((\hgc_sram|SramAddress[0]~12_combout\) # ((!\hgc_sram|SramRoutine.SramRoutine_Store~q\ & \hgc_sram|SramAddress[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|video_enable~q\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \hgc_sram|SramAddress[0]~12_combout\,
	datad => \hgc_sram|SramAddress[0]~10_combout\,
	combout => \hgc_sram|SramAddress[0]~13_combout\);

-- Location: LCCOMB_X16_Y14_N2
\hgc_sram|SramAddress[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[0]~14_combout\ = (\hgc_sram|SramAddress[0]~13_combout\ & ((\hgc_sram|SramRoutine.SramRoutine_Load~q\) # (\hgc_sram|SramRoutine.SramRoutine_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \hgc_sram|SramAddress[0]~13_combout\,
	combout => \hgc_sram|SramAddress[0]~14_combout\);

-- Location: LCCOMB_X16_Y14_N12
\hgc_sram|SramAddress[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[0]~15_combout\ = (\hgc_sram|SramAddress\(0) & (!\hgc_sram|SramAddress[0]~13_combout\)) # (!\hgc_sram|SramAddress\(0) & ((\hgc_sram|SramAddress[0]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress[0]~13_combout\,
	datac => \hgc_sram|SramAddress\(0),
	datad => \hgc_sram|SramAddress[0]~14_combout\,
	combout => \hgc_sram|SramAddress[0]~15_combout\);

-- Location: FF_X16_Y14_N13
\hgc_sram|SramAddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(0));

-- Location: LCCOMB_X19_Y13_N2
\hgc_sram|SramAdr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[0]~0_combout\ = \hgc_sram|SramAddress\(0) $ (\hgc_sram|SramRoutineSeq\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sram|SramAddress\(0),
	datad => \hgc_sram|SramRoutineSeq\(0),
	combout => \hgc_sram|SramAdr[0]~0_combout\);

-- Location: LCCOMB_X16_Y12_N0
\hgc_sram|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector0~0_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|load_col~0_combout\) # ((\hgc_sram|SramRoutine.SramRoutine_Store~q\ & \hgc_sram|store_col~18_combout\)))) # (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & 
-- (\hgc_sram|SramRoutine.SramRoutine_Store~q\ & (\hgc_sram|store_col~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \hgc_sram|store_col~18_combout\,
	datad => \hgc_sram|load_col~0_combout\,
	combout => \hgc_sram|Selector0~0_combout\);

-- Location: FF_X19_Y13_N3
\hgc_sram|SramAdr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[0]~0_combout\,
	asdata => \hgc_sram|SramAddress\(0),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(0));

-- Location: LCCOMB_X16_Y12_N20
\hgc_sram|SramAdr[12]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[12]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_sram|SramAdr[12]~enfeeder_combout\);

-- Location: FF_X16_Y12_N21
\hgc_sram|SramAdr[12]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[12]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr[12]~en_q\);

-- Location: LCCOMB_X17_Y8_N30
\cga_sram|SramAddress[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[0]~15_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sram|SramRoutineSeq\(0) & (!\cga_sram|LessThan0~1_combout\ & !\cga_sram|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|LessThan0~1_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|SramAddress[0]~15_combout\);

-- Location: LCCOMB_X18_Y10_N14
\cga_sram|store_col[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col[1]~1_combout\ = (\cga_sync_level|video_enable~q\ & \cga_sram|SramRoutine.SramRoutine_Store~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sync_level|video_enable~q\,
	datad => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \cga_sram|store_col[1]~1_combout\);

-- Location: LCCOMB_X18_Y10_N18
\cga_sram|SramAddress[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[0]~12_combout\ = (\cga_sync_level|video_enable~q\ & !\cga_sram|SramRoutine.SramRoutine_Store~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sync_level|video_enable~q\,
	datad => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \cga_sram|SramAddress[0]~12_combout\);

-- Location: LCCOMB_X18_Y10_N16
\cga_sram|SramAddress[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[0]~13_combout\ = (\cga_sram|SramAddress[0]~12_combout\ & (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_genlock|wr_req~q\) # (\cga_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|wr_req~q\,
	datab => \cga_sram|SramAddress[0]~12_combout\,
	datac => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \cga_vga_video|rd_req~q\,
	combout => \cga_sram|SramAddress[0]~13_combout\);

-- Location: LCCOMB_X18_Y10_N10
\cga_sram|SramAddress[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[0]~14_combout\ = (\cga_sram|SramAddress[0]~13_combout\) # ((!\cga_sram|LessThan1~2_combout\ & (\cga_sram|store_col[1]~1_combout\ & !\cga_sram|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|LessThan1~2_combout\,
	datab => \cga_sram|store_col[1]~1_combout\,
	datac => \cga_sram|Equal0~3_combout\,
	datad => \cga_sram|SramAddress[0]~13_combout\,
	combout => \cga_sram|SramAddress[0]~14_combout\);

-- Location: LCCOMB_X18_Y10_N28
\cga_sram|SramAddress[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[0]~28_combout\ = (\cga_sram|SramAddress[0]~14_combout\) # ((!\cga_sram|SramRoutine.SramRoutine_Store~q\ & (\cga_sync_level|video_enable~q\ & \cga_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datab => \cga_sync_level|video_enable~q\,
	datac => \cga_sram|SramAddress[0]~15_combout\,
	datad => \cga_sram|SramAddress[0]~14_combout\,
	combout => \cga_sram|SramAddress[0]~28_combout\);

-- Location: LCCOMB_X19_Y10_N6
\cga_sram|SramAddress[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[0]~16_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Store~q\ & !\cga_sram|SramRoutine.SramRoutine_Load~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \cga_sram|SramAddress[0]~16_combout\);

-- Location: LCCOMB_X18_Y10_N24
\cga_sram|SramAddress[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[0]~17_combout\ = (!\cga_sram|SramAddress[0]~16_combout\ & ((\cga_sram|SramAddress[0]~14_combout\) # ((\cga_sram|SramAddress[0]~12_combout\ & \cga_sram|SramAddress[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress[0]~16_combout\,
	datab => \cga_sram|SramAddress[0]~12_combout\,
	datac => \cga_sram|SramAddress[0]~15_combout\,
	datad => \cga_sram|SramAddress[0]~14_combout\,
	combout => \cga_sram|SramAddress[0]~17_combout\);

-- Location: LCCOMB_X18_Y10_N6
\cga_sram|SramAddress[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[0]~18_combout\ = (\cga_sram|SramAddress\(0) & (!\cga_sram|SramAddress[0]~28_combout\)) # (!\cga_sram|SramAddress\(0) & ((\cga_sram|SramAddress[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress[0]~28_combout\,
	datac => \cga_sram|SramAddress\(0),
	datad => \cga_sram|SramAddress[0]~17_combout\,
	combout => \cga_sram|SramAddress[0]~18_combout\);

-- Location: FF_X18_Y10_N7
\cga_sram|SramAddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(0));

-- Location: LCCOMB_X19_Y10_N20
\cga_sram|SramAdr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[0]~0_combout\ = \cga_sram|SramRoutineSeq\(0) $ (\cga_sram|SramAddress\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(0),
	combout => \cga_sram|SramAdr[0]~0_combout\);

-- Location: FF_X19_Y10_N21
\cga_sram|SramAdr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[0]~0_combout\,
	asdata => \cga_sram|SramAddress\(0),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(0));

-- Location: LCCOMB_X19_Y10_N28
\ega_sram|pMemAdr[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[0]~18_combout\ = (\cga_sram|SramAdr[0]~en_q\ & (\cga_sram|SramAdr\(0) & ((\hgc_sram|SramAdr\(0)) # (!\hgc_sram|SramAdr[12]~en_q\)))) # (!\cga_sram|SramAdr[0]~en_q\ & ((\hgc_sram|SramAdr\(0)) # ((!\hgc_sram|SramAdr[12]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAdr[0]~en_q\,
	datab => \hgc_sram|SramAdr\(0),
	datac => \hgc_sram|SramAdr[12]~en_q\,
	datad => \cga_sram|SramAdr\(0),
	combout => \ega_sram|pMemAdr[0]~18_combout\);

-- Location: LCCOMB_X26_Y12_N4
\mda_sram|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~1\ = CARRY(\mda_sram|SramRoutineSeq\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(0),
	datad => VCC,
	cout => \mda_sram|Add0~1\);

-- Location: LCCOMB_X26_Y12_N6
\mda_sram|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~2_combout\ = (\mda_sram|SramRoutineSeq\(1) & (!\mda_sram|Add0~1\)) # (!\mda_sram|SramRoutineSeq\(1) & ((\mda_sram|Add0~1\) # (GND)))
-- \mda_sram|Add0~3\ = CARRY((!\mda_sram|Add0~1\) # (!\mda_sram|SramRoutineSeq\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(1),
	datad => VCC,
	cin => \mda_sram|Add0~1\,
	combout => \mda_sram|Add0~2_combout\,
	cout => \mda_sram|Add0~3\);

-- Location: LCCOMB_X26_Y12_N8
\mda_sram|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~4_combout\ = (\mda_sram|SramRoutineSeq\(2) & (\mda_sram|Add0~3\ $ (GND))) # (!\mda_sram|SramRoutineSeq\(2) & (!\mda_sram|Add0~3\ & VCC))
-- \mda_sram|Add0~5\ = CARRY((\mda_sram|SramRoutineSeq\(2) & !\mda_sram|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(2),
	datad => VCC,
	cin => \mda_sram|Add0~3\,
	combout => \mda_sram|Add0~4_combout\,
	cout => \mda_sram|Add0~5\);

-- Location: LCCOMB_X25_Y12_N26
\mda_sram|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector9~0_combout\ = (\mda_sram|Add0~4_combout\ & ((\mda_sram|Selector11~0_combout\) # (\mda_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Selector11~0_combout\,
	datac => \mda_sram|Add0~4_combout\,
	datad => \mda_sram|Selector11~1_combout\,
	combout => \mda_sram|Selector9~0_combout\);

-- Location: LCCOMB_X18_Y6_N0
\mda_sync_level|hcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[0]~16_combout\ = \mda_sync_level|hcount\(0) $ (VCC)
-- \mda_sync_level|hcount[0]~17\ = CARRY(\mda_sync_level|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(0),
	datad => VCC,
	combout => \mda_sync_level|hcount[0]~16_combout\,
	cout => \mda_sync_level|hcount[0]~17\);

-- Location: LCCOMB_X21_Y6_N0
\mda_sync_level|peak~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|peak~3_combout\ = (\mda_sync_level|Add1~8_combout\ & (!\mda_sync_level|LessThan1~6_combout\ & (\mda_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \mda_sync_level|Add1~8_combout\,
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|peak~3_combout\);

-- Location: FF_X21_Y6_N1
\mda_sync_level|peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|peak~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|peak\(4));

-- Location: LCCOMB_X21_Y6_N14
\mda_sync_level|peak~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|peak~7_combout\ = (!\mda_sync_level|peak\(0) & (!\mda_sync_level|LessThan1~6_combout\ & (\mda_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \mda_sync_level|peak\(0),
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|peak~7_combout\);

-- Location: FF_X21_Y6_N15
\mda_sync_level|peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|peak~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|peak\(0));

-- Location: LCCOMB_X22_Y6_N2
\mda_sync_level|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Add1~1\ = CARRY(\mda_sync_level|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|peak\(0),
	datad => VCC,
	cout => \mda_sync_level|Add1~1\);

-- Location: LCCOMB_X22_Y6_N4
\mda_sync_level|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Add1~2_combout\ = (\mda_sync_level|peak\(1) & (!\mda_sync_level|Add1~1\)) # (!\mda_sync_level|peak\(1) & ((\mda_sync_level|Add1~1\) # (GND)))
-- \mda_sync_level|Add1~3\ = CARRY((!\mda_sync_level|Add1~1\) # (!\mda_sync_level|peak\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|peak\(1),
	datad => VCC,
	cin => \mda_sync_level|Add1~1\,
	combout => \mda_sync_level|Add1~2_combout\,
	cout => \mda_sync_level|Add1~3\);

-- Location: LCCOMB_X21_Y6_N16
\mda_sync_level|peak~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|peak~6_combout\ = (\mda_sync_level|Add1~2_combout\ & (!\mda_sync_level|LessThan1~6_combout\ & (\H~input_o\ $ (\mda_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|Add1~2_combout\,
	datab => \H~input_o\,
	datac => \mda_sync_level|sync~q\,
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|peak~6_combout\);

-- Location: FF_X21_Y6_N17
\mda_sync_level|peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|peak~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|peak\(1));

-- Location: LCCOMB_X22_Y6_N6
\mda_sync_level|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Add1~4_combout\ = (\mda_sync_level|peak\(2) & (\mda_sync_level|Add1~3\ $ (GND))) # (!\mda_sync_level|peak\(2) & (!\mda_sync_level|Add1~3\ & VCC))
-- \mda_sync_level|Add1~5\ = CARRY((\mda_sync_level|peak\(2) & !\mda_sync_level|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|peak\(2),
	datad => VCC,
	cin => \mda_sync_level|Add1~3\,
	combout => \mda_sync_level|Add1~4_combout\,
	cout => \mda_sync_level|Add1~5\);

-- Location: LCCOMB_X21_Y6_N6
\mda_sync_level|peak~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|peak~5_combout\ = (\mda_sync_level|Add1~4_combout\ & (!\mda_sync_level|LessThan1~6_combout\ & (\H~input_o\ $ (\mda_sync_level|sync~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \H~input_o\,
	datab => \mda_sync_level|Add1~4_combout\,
	datac => \mda_sync_level|sync~q\,
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|peak~5_combout\);

-- Location: FF_X21_Y6_N7
\mda_sync_level|peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|peak~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|peak\(2));

-- Location: LCCOMB_X22_Y6_N8
\mda_sync_level|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Add1~6_combout\ = (\mda_sync_level|peak\(3) & (!\mda_sync_level|Add1~5\)) # (!\mda_sync_level|peak\(3) & ((\mda_sync_level|Add1~5\) # (GND)))
-- \mda_sync_level|Add1~7\ = CARRY((!\mda_sync_level|Add1~5\) # (!\mda_sync_level|peak\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|peak\(3),
	datad => VCC,
	cin => \mda_sync_level|Add1~5\,
	combout => \mda_sync_level|Add1~6_combout\,
	cout => \mda_sync_level|Add1~7\);

-- Location: LCCOMB_X21_Y6_N10
\mda_sync_level|peak~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|peak~4_combout\ = (\mda_sync_level|Add1~6_combout\ & (!\mda_sync_level|LessThan1~6_combout\ & (\mda_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \mda_sync_level|Add1~6_combout\,
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|peak~4_combout\);

-- Location: FF_X21_Y6_N11
\mda_sync_level|peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|peak~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|peak\(3));

-- Location: LCCOMB_X22_Y6_N10
\mda_sync_level|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Add1~8_combout\ = (\mda_sync_level|peak\(4) & (\mda_sync_level|Add1~7\ $ (GND))) # (!\mda_sync_level|peak\(4) & (!\mda_sync_level|Add1~7\ & VCC))
-- \mda_sync_level|Add1~9\ = CARRY((\mda_sync_level|peak\(4) & !\mda_sync_level|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|peak\(4),
	datad => VCC,
	cin => \mda_sync_level|Add1~7\,
	combout => \mda_sync_level|Add1~8_combout\,
	cout => \mda_sync_level|Add1~9\);

-- Location: LCCOMB_X21_Y6_N26
\mda_sync_level|peak~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|peak~1_combout\ = (\mda_sync_level|Add1~12_combout\ & (!\mda_sync_level|LessThan1~6_combout\ & (\mda_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \mda_sync_level|Add1~12_combout\,
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|peak~1_combout\);

-- Location: FF_X21_Y6_N27
\mda_sync_level|peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|peak~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|peak\(6));

-- Location: LCCOMB_X22_Y6_N12
\mda_sync_level|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Add1~10_combout\ = (\mda_sync_level|peak\(5) & (!\mda_sync_level|Add1~9\)) # (!\mda_sync_level|peak\(5) & ((\mda_sync_level|Add1~9\) # (GND)))
-- \mda_sync_level|Add1~11\ = CARRY((!\mda_sync_level|Add1~9\) # (!\mda_sync_level|peak\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|peak\(5),
	datad => VCC,
	cin => \mda_sync_level|Add1~9\,
	combout => \mda_sync_level|Add1~10_combout\,
	cout => \mda_sync_level|Add1~11\);

-- Location: LCCOMB_X21_Y6_N12
\mda_sync_level|peak~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|peak~2_combout\ = (\mda_sync_level|Add1~10_combout\ & (!\mda_sync_level|LessThan1~6_combout\ & (\mda_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \mda_sync_level|Add1~10_combout\,
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|peak~2_combout\);

-- Location: FF_X21_Y6_N13
\mda_sync_level|peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|peak~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|peak\(5));

-- Location: LCCOMB_X22_Y6_N14
\mda_sync_level|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Add1~12_combout\ = (\mda_sync_level|peak\(6) & (\mda_sync_level|Add1~11\ $ (GND))) # (!\mda_sync_level|peak\(6) & (!\mda_sync_level|Add1~11\ & VCC))
-- \mda_sync_level|Add1~13\ = CARRY((\mda_sync_level|peak\(6) & !\mda_sync_level|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|peak\(6),
	datad => VCC,
	cin => \mda_sync_level|Add1~11\,
	combout => \mda_sync_level|Add1~12_combout\,
	cout => \mda_sync_level|Add1~13\);

-- Location: LCCOMB_X21_Y6_N18
\mda_sync_level|peak~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|peak~0_combout\ = (\mda_sync_level|Add1~14_combout\ & (!\mda_sync_level|LessThan1~6_combout\ & (\mda_sync_level|sync~q\ $ (\H~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|sync~q\,
	datab => \mda_sync_level|Add1~14_combout\,
	datac => \H~input_o\,
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|peak~0_combout\);

-- Location: FF_X21_Y6_N19
\mda_sync_level|peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|peak~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|peak\(7));

-- Location: LCCOMB_X22_Y6_N16
\mda_sync_level|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Add1~14_combout\ = (\mda_sync_level|peak\(7) & (!\mda_sync_level|Add1~13\)) # (!\mda_sync_level|peak\(7) & ((\mda_sync_level|Add1~13\) # (GND)))
-- \mda_sync_level|Add1~15\ = CARRY((!\mda_sync_level|Add1~13\) # (!\mda_sync_level|peak\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|peak\(7),
	datad => VCC,
	cin => \mda_sync_level|Add1~13\,
	combout => \mda_sync_level|Add1~14_combout\,
	cout => \mda_sync_level|Add1~15\);

-- Location: LCCOMB_X22_Y6_N22
\mda_sync_level|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan1~5_combout\ = (\mda_sync_level|Add1~8_combout\ & (\mda_sync_level|Add1~6_combout\ & (\mda_sync_level|Add1~12_combout\ & \mda_sync_level|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|Add1~8_combout\,
	datab => \mda_sync_level|Add1~6_combout\,
	datac => \mda_sync_level|Add1~12_combout\,
	datad => \mda_sync_level|Add1~14_combout\,
	combout => \mda_sync_level|LessThan1~5_combout\);

-- Location: LCCOMB_X23_Y6_N16
\mda_genlock|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add6~0_combout\ = \mda_genlock|sample_ticks\(0) $ (VCC)
-- \mda_genlock|Add6~1\ = CARRY(\mda_genlock|sample_ticks\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|sample_ticks\(0),
	datad => VCC,
	combout => \mda_genlock|Add6~0_combout\,
	cout => \mda_genlock|Add6~1\);

-- Location: LCCOMB_X17_Y1_N26
\mda_genlock|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_0~0_combout\ = \RESET~input_o\ $ (\mda_genlock|latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RESET~input_o\,
	datad => \mda_genlock|latch~q\,
	combout => \mda_genlock|process_0~0_combout\);

-- Location: LCCOMB_X17_Y1_N6
\mda_genlock|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~38_combout\ = (!\mda_genlock|peak\(0) & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak\(0),
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~38_combout\);

-- Location: FF_X17_Y1_N7
\mda_genlock|peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~38_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(0));

-- Location: LCCOMB_X16_Y2_N14
\mda_genlock|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~1\ = CARRY(\mda_genlock|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak\(0),
	datad => VCC,
	cout => \mda_genlock|Add0~1\);

-- Location: LCCOMB_X16_Y2_N16
\mda_genlock|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~2_combout\ = (\mda_genlock|peak\(1) & (\mda_genlock|Add0~1\ & VCC)) # (!\mda_genlock|peak\(1) & (!\mda_genlock|Add0~1\))
-- \mda_genlock|Add0~3\ = CARRY((!\mda_genlock|peak\(1) & !\mda_genlock|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak\(1),
	datad => VCC,
	cin => \mda_genlock|Add0~1\,
	combout => \mda_genlock|Add0~2_combout\,
	cout => \mda_genlock|Add0~3\);

-- Location: LCCOMB_X17_Y1_N8
\mda_genlock|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~39_combout\ = (\mda_genlock|Add0~2_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~2_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~39_combout\);

-- Location: FF_X17_Y1_N9
\mda_genlock|peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~39_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(1));

-- Location: LCCOMB_X16_Y2_N18
\mda_genlock|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~4_combout\ = (\mda_genlock|peak\(2) & ((GND) # (!\mda_genlock|Add0~3\))) # (!\mda_genlock|peak\(2) & (\mda_genlock|Add0~3\ $ (GND)))
-- \mda_genlock|Add0~5\ = CARRY((\mda_genlock|peak\(2)) # (!\mda_genlock|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(2),
	datad => VCC,
	cin => \mda_genlock|Add0~3\,
	combout => \mda_genlock|Add0~4_combout\,
	cout => \mda_genlock|Add0~5\);

-- Location: LCCOMB_X16_Y2_N10
\mda_genlock|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~40_combout\ = (\mda_genlock|Add0~4_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~4_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~40_combout\);

-- Location: FF_X16_Y2_N11
\mda_genlock|peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~40_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(2));

-- Location: LCCOMB_X16_Y2_N20
\mda_genlock|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~6_combout\ = (\mda_genlock|peak\(3) & (\mda_genlock|Add0~5\ & VCC)) # (!\mda_genlock|peak\(3) & (!\mda_genlock|Add0~5\))
-- \mda_genlock|Add0~7\ = CARRY((!\mda_genlock|peak\(3) & !\mda_genlock|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak\(3),
	datad => VCC,
	cin => \mda_genlock|Add0~5\,
	combout => \mda_genlock|Add0~6_combout\,
	cout => \mda_genlock|Add0~7\);

-- Location: LCCOMB_X16_Y2_N8
\mda_genlock|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~41_combout\ = (\mda_genlock|Add0~6_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add0~6_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~41_combout\);

-- Location: FF_X16_Y2_N9
\mda_genlock|peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~41_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(3));

-- Location: LCCOMB_X16_Y2_N22
\mda_genlock|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~8_combout\ = (\mda_genlock|peak\(4) & ((GND) # (!\mda_genlock|Add0~7\))) # (!\mda_genlock|peak\(4) & (\mda_genlock|Add0~7\ $ (GND)))
-- \mda_genlock|Add0~9\ = CARRY((\mda_genlock|peak\(4)) # (!\mda_genlock|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(4),
	datad => VCC,
	cin => \mda_genlock|Add0~7\,
	combout => \mda_genlock|Add0~8_combout\,
	cout => \mda_genlock|Add0~9\);

-- Location: LCCOMB_X16_Y2_N6
\mda_genlock|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~42_combout\ = (\mda_genlock|Add0~8_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~8_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~42_combout\);

-- Location: FF_X16_Y2_N7
\mda_genlock|peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~42_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(4));

-- Location: LCCOMB_X16_Y2_N24
\mda_genlock|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~10_combout\ = (\mda_genlock|peak\(5) & (\mda_genlock|Add0~9\ & VCC)) # (!\mda_genlock|peak\(5) & (!\mda_genlock|Add0~9\))
-- \mda_genlock|Add0~11\ = CARRY((!\mda_genlock|peak\(5) & !\mda_genlock|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak\(5),
	datad => VCC,
	cin => \mda_genlock|Add0~9\,
	combout => \mda_genlock|Add0~10_combout\,
	cout => \mda_genlock|Add0~11\);

-- Location: LCCOMB_X16_Y2_N2
\mda_genlock|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~43_combout\ = (\mda_genlock|Add0~10_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add0~10_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~43_combout\);

-- Location: FF_X16_Y2_N3
\mda_genlock|peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~43_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(5));

-- Location: LCCOMB_X16_Y2_N26
\mda_genlock|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~12_combout\ = (\mda_genlock|peak\(6) & ((GND) # (!\mda_genlock|Add0~11\))) # (!\mda_genlock|peak\(6) & (\mda_genlock|Add0~11\ $ (GND)))
-- \mda_genlock|Add0~13\ = CARRY((\mda_genlock|peak\(6)) # (!\mda_genlock|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak\(6),
	datad => VCC,
	cin => \mda_genlock|Add0~11\,
	combout => \mda_genlock|Add0~12_combout\,
	cout => \mda_genlock|Add0~13\);

-- Location: LCCOMB_X16_Y2_N0
\mda_genlock|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~44_combout\ = (\mda_genlock|Add0~12_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~12_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~44_combout\);

-- Location: FF_X16_Y2_N1
\mda_genlock|peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~44_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(6));

-- Location: LCCOMB_X16_Y2_N28
\mda_genlock|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~14_combout\ = (\mda_genlock|peak\(7) & (\mda_genlock|Add0~13\ & VCC)) # (!\mda_genlock|peak\(7) & (!\mda_genlock|Add0~13\))
-- \mda_genlock|Add0~15\ = CARRY((!\mda_genlock|peak\(7) & !\mda_genlock|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak\(7),
	datad => VCC,
	cin => \mda_genlock|Add0~13\,
	combout => \mda_genlock|Add0~14_combout\,
	cout => \mda_genlock|Add0~15\);

-- Location: LCCOMB_X16_Y2_N4
\mda_genlock|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~45_combout\ = (\mda_genlock|Add0~14_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add0~14_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~45_combout\);

-- Location: FF_X16_Y2_N5
\mda_genlock|peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~45_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(7));

-- Location: LCCOMB_X16_Y2_N30
\mda_genlock|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~16_combout\ = (\mda_genlock|peak\(8) & ((GND) # (!\mda_genlock|Add0~15\))) # (!\mda_genlock|peak\(8) & (\mda_genlock|Add0~15\ $ (GND)))
-- \mda_genlock|Add0~17\ = CARRY((\mda_genlock|peak\(8)) # (!\mda_genlock|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(8),
	datad => VCC,
	cin => \mda_genlock|Add0~15\,
	combout => \mda_genlock|Add0~16_combout\,
	cout => \mda_genlock|Add0~17\);

-- Location: LCCOMB_X17_Y1_N14
\mda_genlock|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~46_combout\ = (\mda_genlock|Add0~16_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~16_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~46_combout\);

-- Location: FF_X17_Y1_N15
\mda_genlock|peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~46_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(8));

-- Location: LCCOMB_X16_Y1_N0
\mda_genlock|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~18_combout\ = (\mda_genlock|peak\(9) & (\mda_genlock|Add0~17\ & VCC)) # (!\mda_genlock|peak\(9) & (!\mda_genlock|Add0~17\))
-- \mda_genlock|Add0~19\ = CARRY((!\mda_genlock|peak\(9) & !\mda_genlock|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(9),
	datad => VCC,
	cin => \mda_genlock|Add0~17\,
	combout => \mda_genlock|Add0~18_combout\,
	cout => \mda_genlock|Add0~19\);

-- Location: LCCOMB_X17_Y1_N2
\mda_genlock|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~47_combout\ = (\mda_genlock|Add0~18_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~18_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~47_combout\);

-- Location: FF_X17_Y1_N3
\mda_genlock|peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~47_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(9));

-- Location: LCCOMB_X16_Y1_N2
\mda_genlock|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~20_combout\ = (\mda_genlock|peak\(10) & ((GND) # (!\mda_genlock|Add0~19\))) # (!\mda_genlock|peak\(10) & (\mda_genlock|Add0~19\ $ (GND)))
-- \mda_genlock|Add0~21\ = CARRY((\mda_genlock|peak\(10)) # (!\mda_genlock|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(10),
	datad => VCC,
	cin => \mda_genlock|Add0~19\,
	combout => \mda_genlock|Add0~20_combout\,
	cout => \mda_genlock|Add0~21\);

-- Location: LCCOMB_X16_Y1_N4
\mda_genlock|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~22_combout\ = (\mda_genlock|peak\(11) & (\mda_genlock|Add0~21\ & VCC)) # (!\mda_genlock|peak\(11) & (!\mda_genlock|Add0~21\))
-- \mda_genlock|Add0~23\ = CARRY((!\mda_genlock|peak\(11) & !\mda_genlock|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak\(11),
	datad => VCC,
	cin => \mda_genlock|Add0~21\,
	combout => \mda_genlock|Add0~22_combout\,
	cout => \mda_genlock|Add0~23\);

-- Location: LCCOMB_X16_Y1_N28
\mda_genlock|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~49_combout\ = (\mda_genlock|Add0~22_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~22_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~49_combout\);

-- Location: FF_X16_Y1_N29
\mda_genlock|peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~49_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(11));

-- Location: LCCOMB_X16_Y1_N6
\mda_genlock|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~24_combout\ = (\mda_genlock|peak\(12) & ((GND) # (!\mda_genlock|Add0~23\))) # (!\mda_genlock|peak\(12) & (\mda_genlock|Add0~23\ $ (GND)))
-- \mda_genlock|Add0~25\ = CARRY((\mda_genlock|peak\(12)) # (!\mda_genlock|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak\(12),
	datad => VCC,
	cin => \mda_genlock|Add0~23\,
	combout => \mda_genlock|Add0~24_combout\,
	cout => \mda_genlock|Add0~25\);

-- Location: LCCOMB_X16_Y1_N20
\mda_genlock|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~50_combout\ = (\mda_genlock|Add0~24_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Add0~24_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~50_combout\);

-- Location: FF_X16_Y1_N21
\mda_genlock|peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~50_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(12));

-- Location: LCCOMB_X16_Y1_N8
\mda_genlock|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~26_combout\ = (\mda_genlock|peak\(13) & (\mda_genlock|Add0~25\ & VCC)) # (!\mda_genlock|peak\(13) & (!\mda_genlock|Add0~25\))
-- \mda_genlock|Add0~27\ = CARRY((!\mda_genlock|peak\(13) & !\mda_genlock|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(13),
	datad => VCC,
	cin => \mda_genlock|Add0~25\,
	combout => \mda_genlock|Add0~26_combout\,
	cout => \mda_genlock|Add0~27\);

-- Location: LCCOMB_X16_Y1_N26
\mda_genlock|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~51_combout\ = (\mda_genlock|Add0~26_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~26_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~51_combout\);

-- Location: FF_X16_Y1_N27
\mda_genlock|peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~51_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(13));

-- Location: LCCOMB_X16_Y1_N10
\mda_genlock|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~28_combout\ = (\mda_genlock|peak\(14) & ((GND) # (!\mda_genlock|Add0~27\))) # (!\mda_genlock|peak\(14) & (\mda_genlock|Add0~27\ $ (GND)))
-- \mda_genlock|Add0~29\ = CARRY((\mda_genlock|peak\(14)) # (!\mda_genlock|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(14),
	datad => VCC,
	cin => \mda_genlock|Add0~27\,
	combout => \mda_genlock|Add0~28_combout\,
	cout => \mda_genlock|Add0~29\);

-- Location: LCCOMB_X16_Y1_N30
\mda_genlock|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~52_combout\ = (\mda_genlock|peak~0_combout\ & \mda_genlock|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~0_combout\,
	datad => \mda_genlock|Add0~28_combout\,
	combout => \mda_genlock|Add0~52_combout\);

-- Location: FF_X16_Y1_N31
\mda_genlock|peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~52_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(14));

-- Location: LCCOMB_X16_Y1_N12
\mda_genlock|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~30_combout\ = (\mda_genlock|peak\(15) & (\mda_genlock|Add0~29\ & VCC)) # (!\mda_genlock|peak\(15) & (!\mda_genlock|Add0~29\))
-- \mda_genlock|Add0~31\ = CARRY((!\mda_genlock|peak\(15) & !\mda_genlock|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(15),
	datad => VCC,
	cin => \mda_genlock|Add0~29\,
	combout => \mda_genlock|Add0~30_combout\,
	cout => \mda_genlock|Add0~31\);

-- Location: LCCOMB_X16_Y1_N22
\mda_genlock|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~53_combout\ = (\mda_genlock|Add0~30_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~30_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~53_combout\);

-- Location: FF_X16_Y1_N23
\mda_genlock|peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~53_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(15));

-- Location: LCCOMB_X16_Y1_N14
\mda_genlock|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~32_combout\ = (\mda_genlock|peak\(16) & ((GND) # (!\mda_genlock|Add0~31\))) # (!\mda_genlock|peak\(16) & (\mda_genlock|Add0~31\ $ (GND)))
-- \mda_genlock|Add0~33\ = CARRY((\mda_genlock|peak\(16)) # (!\mda_genlock|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak\(16),
	datad => VCC,
	cin => \mda_genlock|Add0~31\,
	combout => \mda_genlock|Add0~32_combout\,
	cout => \mda_genlock|Add0~33\);

-- Location: LCCOMB_X16_Y1_N24
\mda_genlock|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~37_combout\ = (\mda_genlock|Add0~32_combout\ & \mda_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add0~32_combout\,
	datad => \mda_genlock|peak~0_combout\,
	combout => \mda_genlock|Add0~37_combout\);

-- Location: FF_X16_Y1_N25
\mda_genlock|peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~37_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(16));

-- Location: LCCOMB_X16_Y1_N16
\mda_genlock|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~34_combout\ = \mda_genlock|Add0~33\ $ (\mda_genlock|peak\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|peak\(17),
	cin => \mda_genlock|Add0~33\,
	combout => \mda_genlock|Add0~34_combout\);

-- Location: LCCOMB_X16_Y1_N18
\mda_genlock|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~36_combout\ = (\mda_genlock|peak~0_combout\ & !\mda_genlock|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~0_combout\,
	datad => \mda_genlock|Add0~34_combout\,
	combout => \mda_genlock|Add0~36_combout\);

-- Location: FF_X16_Y1_N19
\mda_genlock|peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~36_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(17));

-- Location: LCCOMB_X17_Y1_N18
\mda_genlock|peak~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|peak~0_combout\ = (!\mda_genlock|process_0~0_combout\ & ((\mda_genlock|peak\(16)) # ((\mda_genlock|LessThan0~4_combout\) # (!\mda_genlock|peak\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_0~0_combout\,
	datab => \mda_genlock|peak\(16),
	datac => \mda_genlock|LessThan0~4_combout\,
	datad => \mda_genlock|peak\(17),
	combout => \mda_genlock|peak~0_combout\);

-- Location: LCCOMB_X17_Y1_N30
\mda_genlock|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add0~48_combout\ = (\mda_genlock|peak~0_combout\ & \mda_genlock|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~0_combout\,
	datad => \mda_genlock|Add0~20_combout\,
	combout => \mda_genlock|Add0~48_combout\);

-- Location: FF_X17_Y1_N31
\mda_genlock|peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add0~48_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|peak\(10));

-- Location: LCCOMB_X17_Y1_N10
\mda_genlock|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan0~2_combout\ = (\mda_genlock|peak\(10)) # ((\mda_genlock|peak\(11)) # ((\mda_genlock|peak\(8)) # (\mda_genlock|peak\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(10),
	datab => \mda_genlock|peak\(11),
	datac => \mda_genlock|peak\(8),
	datad => \mda_genlock|peak\(9),
	combout => \mda_genlock|LessThan0~2_combout\);

-- Location: LCCOMB_X17_Y1_N20
\mda_genlock|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan0~0_combout\ = (\mda_genlock|peak\(0)) # ((\mda_genlock|peak\(1)) # ((\mda_genlock|peak\(3)) # (\mda_genlock|peak\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(0),
	datab => \mda_genlock|peak\(1),
	datac => \mda_genlock|peak\(3),
	datad => \mda_genlock|peak\(2),
	combout => \mda_genlock|LessThan0~0_combout\);

-- Location: LCCOMB_X16_Y2_N12
\mda_genlock|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan0~1_combout\ = (\mda_genlock|peak\(4)) # ((\mda_genlock|peak\(6)) # ((\mda_genlock|peak\(7)) # (\mda_genlock|peak\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(4),
	datab => \mda_genlock|peak\(6),
	datac => \mda_genlock|peak\(7),
	datad => \mda_genlock|peak\(5),
	combout => \mda_genlock|LessThan0~1_combout\);

-- Location: LCCOMB_X17_Y1_N24
\mda_genlock|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan0~3_combout\ = (\mda_genlock|peak\(13)) # ((\mda_genlock|peak\(14)) # ((\mda_genlock|peak\(12)) # (\mda_genlock|peak\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak\(13),
	datab => \mda_genlock|peak\(14),
	datac => \mda_genlock|peak\(12),
	datad => \mda_genlock|peak\(15),
	combout => \mda_genlock|LessThan0~3_combout\);

-- Location: LCCOMB_X17_Y1_N22
\mda_genlock|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan0~4_combout\ = (\mda_genlock|LessThan0~2_combout\) # ((\mda_genlock|LessThan0~0_combout\) # ((\mda_genlock|LessThan0~1_combout\) # (\mda_genlock|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan0~2_combout\,
	datab => \mda_genlock|LessThan0~0_combout\,
	datac => \mda_genlock|LessThan0~1_combout\,
	datad => \mda_genlock|LessThan0~3_combout\,
	combout => \mda_genlock|LessThan0~4_combout\);

-- Location: LCCOMB_X17_Y1_N16
\mda_genlock|adj_trg_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_reset~0_combout\ = (!\mda_genlock|LessThan0~4_combout\ & (!\mda_genlock|peak\(16) & (\mda_sync_level|video_enable~q\ & \mda_genlock|peak\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan0~4_combout\,
	datab => \mda_genlock|peak\(16),
	datac => \mda_sync_level|video_enable~q\,
	datad => \mda_genlock|peak\(17),
	combout => \mda_genlock|adj_trg_reset~0_combout\);

-- Location: LCCOMB_X17_Y1_N28
\mda_genlock|latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|latch~0_combout\ = (\mda_genlock|adj_trg_reset~0_combout\ & (!\RESET~input_o\)) # (!\mda_genlock|adj_trg_reset~0_combout\ & ((\mda_genlock|latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RESET~input_o\,
	datac => \mda_genlock|latch~q\,
	datad => \mda_genlock|adj_trg_reset~0_combout\,
	combout => \mda_genlock|latch~0_combout\);

-- Location: FF_X17_Y1_N29
\mda_genlock|latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|latch~q\);

-- Location: LCCOMB_X17_Y1_N0
\mda_genlock|adj_trg_reset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_reset~1_combout\ = (\mda_genlock|latch~q\ & (\RESET~input_o\ & \mda_genlock|adj_trg_reset~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|latch~q\,
	datac => \RESET~input_o\,
	datad => \mda_genlock|adj_trg_reset~0_combout\,
	combout => \mda_genlock|adj_trg_reset~1_combout\);

-- Location: FF_X17_Y1_N1
\mda_genlock|adj_trg_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adj_trg_reset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_trg_reset~q\);

-- Location: FF_X23_Y6_N17
\mda_genlock|sample_ticks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add6~0_combout\,
	ena => \mda_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|sample_ticks\(0));

-- Location: LCCOMB_X23_Y6_N18
\mda_genlock|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add6~2_combout\ = (\mda_genlock|sample_ticks\(1) & ((\SW1~input_o\ & (!\mda_genlock|Add6~1\)) # (!\SW1~input_o\ & ((\mda_genlock|Add6~1\) # (GND))))) # (!\mda_genlock|sample_ticks\(1) & ((\SW1~input_o\ & (\mda_genlock|Add6~1\ & VCC)) # 
-- (!\SW1~input_o\ & (!\mda_genlock|Add6~1\))))
-- \mda_genlock|Add6~3\ = CARRY((\mda_genlock|sample_ticks\(1) & ((!\mda_genlock|Add6~1\) # (!\SW1~input_o\))) # (!\mda_genlock|sample_ticks\(1) & (!\SW1~input_o\ & !\mda_genlock|Add6~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|sample_ticks\(1),
	datab => \SW1~input_o\,
	datad => VCC,
	cin => \mda_genlock|Add6~1\,
	combout => \mda_genlock|Add6~2_combout\,
	cout => \mda_genlock|Add6~3\);

-- Location: LCCOMB_X23_Y6_N8
\mda_genlock|sample_ticks[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|sample_ticks[1]~1_combout\ = !\mda_genlock|Add6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|Add6~2_combout\,
	combout => \mda_genlock|sample_ticks[1]~1_combout\);

-- Location: FF_X23_Y6_N9
\mda_genlock|sample_ticks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|sample_ticks[1]~1_combout\,
	ena => \mda_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|sample_ticks\(1));

-- Location: LCCOMB_X23_Y6_N20
\mda_genlock|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add6~4_combout\ = ((\SW1~input_o\ $ (\mda_genlock|sample_ticks\(2) $ (\mda_genlock|Add6~3\)))) # (GND)
-- \mda_genlock|Add6~5\ = CARRY((\SW1~input_o\ & ((!\mda_genlock|Add6~3\) # (!\mda_genlock|sample_ticks\(2)))) # (!\SW1~input_o\ & (!\mda_genlock|sample_ticks\(2) & !\mda_genlock|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SW1~input_o\,
	datab => \mda_genlock|sample_ticks\(2),
	datad => VCC,
	cin => \mda_genlock|Add6~3\,
	combout => \mda_genlock|Add6~4_combout\,
	cout => \mda_genlock|Add6~5\);

-- Location: LCCOMB_X23_Y6_N4
\mda_genlock|sample_ticks[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|sample_ticks[2]~0_combout\ = !\mda_genlock|Add6~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|Add6~4_combout\,
	combout => \mda_genlock|sample_ticks[2]~0_combout\);

-- Location: FF_X23_Y6_N5
\mda_genlock|sample_ticks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|sample_ticks[2]~0_combout\,
	ena => \mda_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|sample_ticks\(2));

-- Location: LCCOMB_X23_Y6_N22
\mda_genlock|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add6~6_combout\ = (\mda_genlock|sample_ticks\(3) & ((\SW1~input_o\ & (\mda_genlock|Add6~5\ & VCC)) # (!\SW1~input_o\ & (!\mda_genlock|Add6~5\)))) # (!\mda_genlock|sample_ticks\(3) & ((\SW1~input_o\ & (!\mda_genlock|Add6~5\)) # (!\SW1~input_o\ 
-- & ((\mda_genlock|Add6~5\) # (GND)))))
-- \mda_genlock|Add6~7\ = CARRY((\mda_genlock|sample_ticks\(3) & (!\SW1~input_o\ & !\mda_genlock|Add6~5\)) # (!\mda_genlock|sample_ticks\(3) & ((!\mda_genlock|Add6~5\) # (!\SW1~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|sample_ticks\(3),
	datab => \SW1~input_o\,
	datad => VCC,
	cin => \mda_genlock|Add6~5\,
	combout => \mda_genlock|Add6~6_combout\,
	cout => \mda_genlock|Add6~7\);

-- Location: FF_X23_Y6_N23
\mda_genlock|sample_ticks[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add6~6_combout\,
	ena => \mda_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|sample_ticks\(3));

-- Location: LCCOMB_X23_Y6_N24
\mda_genlock|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add6~8_combout\ = \mda_genlock|sample_ticks\(4) $ (\mda_genlock|Add6~7\ $ (!\SW1~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|sample_ticks\(4),
	datad => \SW1~input_o\,
	cin => \mda_genlock|Add6~7\,
	combout => \mda_genlock|Add6~8_combout\);

-- Location: FF_X23_Y6_N25
\mda_genlock|sample_ticks[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add6~8_combout\,
	ena => \mda_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|sample_ticks\(4));

-- Location: FF_X22_Y6_N15
\mda_genlock|hsync_ticks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mda_genlock|sample_ticks\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hsync_ticks\(2));

-- Location: FF_X22_Y6_N25
\mda_sync_level|hsync_adjust[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mda_genlock|hsync_ticks\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hsync_adjust\(2));

-- Location: FF_X22_Y6_N9
\mda_genlock|hsync_ticks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mda_genlock|sample_ticks\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hsync_ticks\(1));

-- Location: FF_X22_Y6_N27
\mda_sync_level|hsync_adjust[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mda_genlock|hsync_ticks\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hsync_adjust\(1));

-- Location: LCCOMB_X23_Y6_N0
\mda_genlock|hsync_ticks[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hsync_ticks[0]~0_combout\ = !\mda_genlock|sample_ticks\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|sample_ticks\(2),
	combout => \mda_genlock|hsync_ticks[0]~0_combout\);

-- Location: FF_X23_Y6_N1
\mda_genlock|hsync_ticks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hsync_ticks[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hsync_ticks\(0));

-- Location: FF_X22_Y6_N1
\mda_sync_level|hsync_adjust[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mda_genlock|hsync_ticks\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hsync_adjust\(0));

-- Location: LCCOMB_X22_Y6_N0
\mda_sync_level|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan1~3_combout\ = (\mda_sync_level|hsync_adjust\(1) & (!\mda_sync_level|peak\(0) & (!\mda_sync_level|hsync_adjust\(0) & \mda_sync_level|Add1~2_combout\))) # (!\mda_sync_level|hsync_adjust\(1) & ((\mda_sync_level|Add1~2_combout\) # 
-- ((!\mda_sync_level|peak\(0) & !\mda_sync_level|hsync_adjust\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|peak\(0),
	datab => \mda_sync_level|hsync_adjust\(1),
	datac => \mda_sync_level|hsync_adjust\(0),
	datad => \mda_sync_level|Add1~2_combout\,
	combout => \mda_sync_level|LessThan1~3_combout\);

-- Location: LCCOMB_X22_Y6_N24
\mda_sync_level|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan1~4_combout\ = (\mda_sync_level|Add1~4_combout\ & ((\mda_sync_level|LessThan1~3_combout\) # (!\mda_sync_level|hsync_adjust\(2)))) # (!\mda_sync_level|Add1~4_combout\ & (!\mda_sync_level|hsync_adjust\(2) & 
-- \mda_sync_level|LessThan1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|Add1~4_combout\,
	datac => \mda_sync_level|hsync_adjust\(2),
	datad => \mda_sync_level|LessThan1~3_combout\,
	combout => \mda_sync_level|LessThan1~4_combout\);

-- Location: LCCOMB_X22_Y6_N18
\mda_sync_level|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Add1~16_combout\ = !\mda_sync_level|Add1~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \mda_sync_level|Add1~15\,
	combout => \mda_sync_level|Add1~16_combout\);

-- Location: LCCOMB_X22_Y6_N26
\mda_sync_level|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan1~1_combout\ = (\mda_sync_level|Add1~6_combout\) # (\mda_sync_level|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|Add1~6_combout\,
	datad => \mda_sync_level|Add1~8_combout\,
	combout => \mda_sync_level|LessThan1~1_combout\);

-- Location: LCCOMB_X22_Y6_N20
\mda_sync_level|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan1~0_combout\ = (\mda_sync_level|Add1~10_combout\ & (((\mda_sync_level|Add1~12_combout\ & \mda_sync_level|Add1~14_combout\)) # (!\mda_sync_level|hsync_adjust\(3)))) # (!\mda_sync_level|Add1~10_combout\ & 
-- (!\mda_sync_level|hsync_adjust\(3) & ((\mda_sync_level|Add1~12_combout\) # (\mda_sync_level|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|Add1~10_combout\,
	datab => \mda_sync_level|hsync_adjust\(3),
	datac => \mda_sync_level|Add1~12_combout\,
	datad => \mda_sync_level|Add1~14_combout\,
	combout => \mda_sync_level|LessThan1~0_combout\);

-- Location: LCCOMB_X22_Y6_N28
\mda_sync_level|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan1~2_combout\ = (\mda_sync_level|Add1~16_combout\) # ((\mda_sync_level|LessThan1~0_combout\) # ((!\mda_sync_level|hsync_adjust\(3) & \mda_sync_level|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hsync_adjust\(3),
	datab => \mda_sync_level|Add1~16_combout\,
	datac => \mda_sync_level|LessThan1~1_combout\,
	datad => \mda_sync_level|LessThan1~0_combout\,
	combout => \mda_sync_level|LessThan1~2_combout\);

-- Location: LCCOMB_X21_Y6_N24
\mda_sync_level|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|LessThan1~6_combout\ = (\mda_sync_level|LessThan1~2_combout\) # ((\mda_sync_level|LessThan1~4_combout\ & ((\mda_sync_level|LessThan1~5_combout\) # (!\mda_sync_level|hsync_adjust\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hsync_adjust\(3),
	datab => \mda_sync_level|LessThan1~5_combout\,
	datac => \mda_sync_level|LessThan1~4_combout\,
	datad => \mda_sync_level|LessThan1~2_combout\,
	combout => \mda_sync_level|LessThan1~6_combout\);

-- Location: LCCOMB_X21_Y6_N22
\mda_sync_level|sync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|sync~0_combout\ = (\mda_sync_level|LessThan1~6_combout\ & (\H~input_o\)) # (!\mda_sync_level|LessThan1~6_combout\ & ((\mda_sync_level|sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \H~input_o\,
	datac => \mda_sync_level|sync~q\,
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|sync~0_combout\);

-- Location: FF_X21_Y6_N23
\mda_sync_level|sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|sync~q\);

-- Location: LCCOMB_X22_Y6_N30
\mda_sync_level|hcount~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount~18_combout\ = ((\mda_sync_level|hsync_adjust\(3) & !\mda_sync_level|LessThan1~5_combout\)) # (!\mda_sync_level|LessThan1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hsync_adjust\(3),
	datac => \mda_sync_level|LessThan1~5_combout\,
	datad => \mda_sync_level|LessThan1~4_combout\,
	combout => \mda_sync_level|hcount~18_combout\);

-- Location: LCCOMB_X21_Y6_N8
\mda_sync_level|hcount~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount~19_combout\ = (!\mda_sync_level|sync~q\ & (\H~input_o\ & ((\mda_sync_level|LessThan1~2_combout\) # (!\mda_sync_level|hcount~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|sync~q\,
	datab => \H~input_o\,
	datac => \mda_sync_level|hcount~18_combout\,
	datad => \mda_sync_level|LessThan1~2_combout\,
	combout => \mda_sync_level|hcount~19_combout\);

-- Location: FF_X18_Y6_N1
\mda_sync_level|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[0]~16_combout\,
	asdata => \mda_sync_level|hcount\(0),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(0));

-- Location: LCCOMB_X18_Y6_N2
\mda_sync_level|hcount[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[1]~20_combout\ = (\mda_sync_level|hcount\(1) & (!\mda_sync_level|hcount[0]~17\)) # (!\mda_sync_level|hcount\(1) & ((\mda_sync_level|hcount[0]~17\) # (GND)))
-- \mda_sync_level|hcount[1]~21\ = CARRY((!\mda_sync_level|hcount[0]~17\) # (!\mda_sync_level|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(1),
	datad => VCC,
	cin => \mda_sync_level|hcount[0]~17\,
	combout => \mda_sync_level|hcount[1]~20_combout\,
	cout => \mda_sync_level|hcount[1]~21\);

-- Location: FF_X18_Y6_N3
\mda_sync_level|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[1]~20_combout\,
	asdata => \mda_sync_level|hcount\(1),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(1));

-- Location: LCCOMB_X18_Y6_N4
\mda_sync_level|hcount[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[2]~22_combout\ = (\mda_sync_level|hcount\(2) & (\mda_sync_level|hcount[1]~21\ $ (GND))) # (!\mda_sync_level|hcount\(2) & (!\mda_sync_level|hcount[1]~21\ & VCC))
-- \mda_sync_level|hcount[2]~23\ = CARRY((\mda_sync_level|hcount\(2) & !\mda_sync_level|hcount[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(2),
	datad => VCC,
	cin => \mda_sync_level|hcount[1]~21\,
	combout => \mda_sync_level|hcount[2]~22_combout\,
	cout => \mda_sync_level|hcount[2]~23\);

-- Location: FF_X18_Y6_N5
\mda_sync_level|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[2]~22_combout\,
	asdata => \mda_sync_level|hcount\(2),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(2));

-- Location: LCCOMB_X18_Y6_N6
\mda_sync_level|hcount[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[3]~24_combout\ = (\mda_sync_level|hcount\(3) & (!\mda_sync_level|hcount[2]~23\)) # (!\mda_sync_level|hcount\(3) & ((\mda_sync_level|hcount[2]~23\) # (GND)))
-- \mda_sync_level|hcount[3]~25\ = CARRY((!\mda_sync_level|hcount[2]~23\) # (!\mda_sync_level|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(3),
	datad => VCC,
	cin => \mda_sync_level|hcount[2]~23\,
	combout => \mda_sync_level|hcount[3]~24_combout\,
	cout => \mda_sync_level|hcount[3]~25\);

-- Location: FF_X18_Y6_N7
\mda_sync_level|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[3]~24_combout\,
	asdata => \mda_sync_level|hcount\(3),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(3));

-- Location: LCCOMB_X17_Y6_N12
\mda_sync_level|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Equal0~0_combout\ = (\mda_sync_level|hcount\(2) & (\mda_sync_level|hcount\(3) & (\mda_sync_level|hcount\(0) & \mda_sync_level|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(2),
	datab => \mda_sync_level|hcount\(3),
	datac => \mda_sync_level|hcount\(0),
	datad => \mda_sync_level|hcount\(1),
	combout => \mda_sync_level|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y6_N8
\mda_sync_level|hcount[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[4]~26_combout\ = (\mda_sync_level|hcount\(4) & (\mda_sync_level|hcount[3]~25\ $ (GND))) # (!\mda_sync_level|hcount\(4) & (!\mda_sync_level|hcount[3]~25\ & VCC))
-- \mda_sync_level|hcount[4]~27\ = CARRY((\mda_sync_level|hcount\(4) & !\mda_sync_level|hcount[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(4),
	datad => VCC,
	cin => \mda_sync_level|hcount[3]~25\,
	combout => \mda_sync_level|hcount[4]~26_combout\,
	cout => \mda_sync_level|hcount[4]~27\);

-- Location: FF_X18_Y6_N9
\mda_sync_level|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[4]~26_combout\,
	asdata => \mda_sync_level|hcount\(4),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(4));

-- Location: LCCOMB_X18_Y6_N10
\mda_sync_level|hcount[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[5]~28_combout\ = (\mda_sync_level|hcount\(5) & (!\mda_sync_level|hcount[4]~27\)) # (!\mda_sync_level|hcount\(5) & ((\mda_sync_level|hcount[4]~27\) # (GND)))
-- \mda_sync_level|hcount[5]~29\ = CARRY((!\mda_sync_level|hcount[4]~27\) # (!\mda_sync_level|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(5),
	datad => VCC,
	cin => \mda_sync_level|hcount[4]~27\,
	combout => \mda_sync_level|hcount[5]~28_combout\,
	cout => \mda_sync_level|hcount[5]~29\);

-- Location: FF_X18_Y6_N11
\mda_sync_level|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[5]~28_combout\,
	asdata => \mda_sync_level|hcount\(5),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(5));

-- Location: LCCOMB_X18_Y6_N12
\mda_sync_level|hcount[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[6]~30_combout\ = (\mda_sync_level|hcount\(6) & (\mda_sync_level|hcount[5]~29\ $ (GND))) # (!\mda_sync_level|hcount\(6) & (!\mda_sync_level|hcount[5]~29\ & VCC))
-- \mda_sync_level|hcount[6]~31\ = CARRY((\mda_sync_level|hcount\(6) & !\mda_sync_level|hcount[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(6),
	datad => VCC,
	cin => \mda_sync_level|hcount[5]~29\,
	combout => \mda_sync_level|hcount[6]~30_combout\,
	cout => \mda_sync_level|hcount[6]~31\);

-- Location: FF_X18_Y6_N13
\mda_sync_level|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[6]~30_combout\,
	asdata => \mda_sync_level|hcount\(6),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(6));

-- Location: LCCOMB_X18_Y6_N14
\mda_sync_level|hcount[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[7]~32_combout\ = (\mda_sync_level|hcount\(7) & (!\mda_sync_level|hcount[6]~31\)) # (!\mda_sync_level|hcount\(7) & ((\mda_sync_level|hcount[6]~31\) # (GND)))
-- \mda_sync_level|hcount[7]~33\ = CARRY((!\mda_sync_level|hcount[6]~31\) # (!\mda_sync_level|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(7),
	datad => VCC,
	cin => \mda_sync_level|hcount[6]~31\,
	combout => \mda_sync_level|hcount[7]~32_combout\,
	cout => \mda_sync_level|hcount[7]~33\);

-- Location: FF_X18_Y6_N15
\mda_sync_level|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[7]~32_combout\,
	asdata => \mda_sync_level|hcount\(7),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(7));

-- Location: LCCOMB_X18_Y6_N16
\mda_sync_level|hcount[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[8]~34_combout\ = (\mda_sync_level|hcount\(8) & (\mda_sync_level|hcount[7]~33\ $ (GND))) # (!\mda_sync_level|hcount\(8) & (!\mda_sync_level|hcount[7]~33\ & VCC))
-- \mda_sync_level|hcount[8]~35\ = CARRY((\mda_sync_level|hcount\(8) & !\mda_sync_level|hcount[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(8),
	datad => VCC,
	cin => \mda_sync_level|hcount[7]~33\,
	combout => \mda_sync_level|hcount[8]~34_combout\,
	cout => \mda_sync_level|hcount[8]~35\);

-- Location: FF_X18_Y6_N17
\mda_sync_level|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[8]~34_combout\,
	asdata => \mda_sync_level|hcount\(8),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(8));

-- Location: LCCOMB_X18_Y6_N18
\mda_sync_level|hcount[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[9]~36_combout\ = (\mda_sync_level|hcount\(9) & (!\mda_sync_level|hcount[8]~35\)) # (!\mda_sync_level|hcount\(9) & ((\mda_sync_level|hcount[8]~35\) # (GND)))
-- \mda_sync_level|hcount[9]~37\ = CARRY((!\mda_sync_level|hcount[8]~35\) # (!\mda_sync_level|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(9),
	datad => VCC,
	cin => \mda_sync_level|hcount[8]~35\,
	combout => \mda_sync_level|hcount[9]~36_combout\,
	cout => \mda_sync_level|hcount[9]~37\);

-- Location: FF_X18_Y6_N19
\mda_sync_level|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[9]~36_combout\,
	asdata => \mda_sync_level|hcount\(9),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(9));

-- Location: LCCOMB_X18_Y6_N20
\mda_sync_level|hcount[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[10]~38_combout\ = (\mda_sync_level|hcount\(10) & (\mda_sync_level|hcount[9]~37\ $ (GND))) # (!\mda_sync_level|hcount\(10) & (!\mda_sync_level|hcount[9]~37\ & VCC))
-- \mda_sync_level|hcount[10]~39\ = CARRY((\mda_sync_level|hcount\(10) & !\mda_sync_level|hcount[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(10),
	datad => VCC,
	cin => \mda_sync_level|hcount[9]~37\,
	combout => \mda_sync_level|hcount[10]~38_combout\,
	cout => \mda_sync_level|hcount[10]~39\);

-- Location: FF_X18_Y6_N21
\mda_sync_level|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[10]~38_combout\,
	asdata => \mda_sync_level|hcount\(10),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(10));

-- Location: LCCOMB_X18_Y6_N22
\mda_sync_level|hcount[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[11]~40_combout\ = (\mda_sync_level|hcount\(11) & (!\mda_sync_level|hcount[10]~39\)) # (!\mda_sync_level|hcount\(11) & ((\mda_sync_level|hcount[10]~39\) # (GND)))
-- \mda_sync_level|hcount[11]~41\ = CARRY((!\mda_sync_level|hcount[10]~39\) # (!\mda_sync_level|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(11),
	datad => VCC,
	cin => \mda_sync_level|hcount[10]~39\,
	combout => \mda_sync_level|hcount[11]~40_combout\,
	cout => \mda_sync_level|hcount[11]~41\);

-- Location: FF_X18_Y6_N23
\mda_sync_level|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[11]~40_combout\,
	asdata => \mda_sync_level|hcount\(11),
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(11));

-- Location: LCCOMB_X17_Y6_N24
\mda_sync_level|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Equal0~2_combout\ = (\mda_sync_level|hcount\(11) & (\mda_sync_level|hcount\(9) & (\mda_sync_level|hcount\(10) & \mda_sync_level|hcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(11),
	datab => \mda_sync_level|hcount\(9),
	datac => \mda_sync_level|hcount\(10),
	datad => \mda_sync_level|hcount\(8),
	combout => \mda_sync_level|Equal0~2_combout\);

-- Location: LCCOMB_X17_Y6_N4
\mda_sync_level|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Equal0~1_combout\ = (\mda_sync_level|hcount\(6) & (\mda_sync_level|hcount\(7) & (\mda_sync_level|hcount\(5) & \mda_sync_level|hcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(6),
	datab => \mda_sync_level|hcount\(7),
	datac => \mda_sync_level|hcount\(5),
	datad => \mda_sync_level|hcount\(4),
	combout => \mda_sync_level|Equal0~1_combout\);

-- Location: LCCOMB_X18_Y6_N24
\mda_sync_level|hcount[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[12]~42_combout\ = (\mda_sync_level|hcount\(12) & (\mda_sync_level|hcount[11]~41\ $ (GND))) # (!\mda_sync_level|hcount\(12) & (!\mda_sync_level|hcount[11]~41\ & VCC))
-- \mda_sync_level|hcount[12]~43\ = CARRY((\mda_sync_level|hcount\(12) & !\mda_sync_level|hcount[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(12),
	datad => VCC,
	cin => \mda_sync_level|hcount[11]~41\,
	combout => \mda_sync_level|hcount[12]~42_combout\,
	cout => \mda_sync_level|hcount[12]~43\);

-- Location: FF_X18_Y6_N25
\mda_sync_level|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[12]~42_combout\,
	asdata => VCC,
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(12));

-- Location: LCCOMB_X18_Y6_N26
\mda_sync_level|hcount[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[13]~44_combout\ = (\mda_sync_level|hcount\(13) & (!\mda_sync_level|hcount[12]~43\)) # (!\mda_sync_level|hcount\(13) & ((\mda_sync_level|hcount[12]~43\) # (GND)))
-- \mda_sync_level|hcount[13]~45\ = CARRY((!\mda_sync_level|hcount[12]~43\) # (!\mda_sync_level|hcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(13),
	datad => VCC,
	cin => \mda_sync_level|hcount[12]~43\,
	combout => \mda_sync_level|hcount[13]~44_combout\,
	cout => \mda_sync_level|hcount[13]~45\);

-- Location: FF_X18_Y6_N27
\mda_sync_level|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[13]~44_combout\,
	asdata => VCC,
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(13));

-- Location: LCCOMB_X18_Y6_N28
\mda_sync_level|hcount[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[14]~46_combout\ = (\mda_sync_level|hcount\(14) & (\mda_sync_level|hcount[13]~45\ $ (GND))) # (!\mda_sync_level|hcount\(14) & (!\mda_sync_level|hcount[13]~45\ & VCC))
-- \mda_sync_level|hcount[14]~47\ = CARRY((\mda_sync_level|hcount\(14) & !\mda_sync_level|hcount[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sync_level|hcount\(14),
	datad => VCC,
	cin => \mda_sync_level|hcount[13]~45\,
	combout => \mda_sync_level|hcount[14]~46_combout\,
	cout => \mda_sync_level|hcount[14]~47\);

-- Location: FF_X18_Y6_N29
\mda_sync_level|hcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[14]~46_combout\,
	asdata => VCC,
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(14));

-- Location: LCCOMB_X18_Y6_N30
\mda_sync_level|hcount[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hcount[15]~48_combout\ = \mda_sync_level|hcount\(15) $ (\mda_sync_level|hcount[14]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(15),
	cin => \mda_sync_level|hcount[14]~47\,
	combout => \mda_sync_level|hcount[15]~48_combout\);

-- Location: FF_X18_Y6_N31
\mda_sync_level|hcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hcount[15]~48_combout\,
	asdata => VCC,
	sclr => \mda_sync_level|hcount~19_combout\,
	sload => \mda_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hcount\(15));

-- Location: LCCOMB_X17_Y6_N18
\mda_sync_level|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Equal0~3_combout\ = (\mda_sync_level|hcount\(13) & (\mda_sync_level|hcount\(14) & (\mda_sync_level|hcount\(15) & \mda_sync_level|hcount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hcount\(13),
	datab => \mda_sync_level|hcount\(14),
	datac => \mda_sync_level|hcount\(15),
	datad => \mda_sync_level|hcount\(12),
	combout => \mda_sync_level|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y6_N16
\mda_sync_level|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|Equal0~4_combout\ = (\mda_sync_level|Equal0~0_combout\ & (\mda_sync_level|Equal0~2_combout\ & (\mda_sync_level|Equal0~1_combout\ & \mda_sync_level|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|Equal0~0_combout\,
	datab => \mda_sync_level|Equal0~2_combout\,
	datac => \mda_sync_level|Equal0~1_combout\,
	datad => \mda_sync_level|Equal0~3_combout\,
	combout => \mda_sync_level|Equal0~4_combout\);

-- Location: LCCOMB_X9_Y7_N6
\mda_sync_level|video_enable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|video_enable~0_combout\ = (!\SW3~input_o\ & (\SW2~input_o\ & ((\mda_sync_level|Equal0~4_combout\) # (\mda_sync_level|LessThan6~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW3~input_o\,
	datab => \SW2~input_o\,
	datac => \mda_sync_level|Equal0~4_combout\,
	datad => \mda_sync_level|LessThan6~54_combout\,
	combout => \mda_sync_level|video_enable~0_combout\);

-- Location: FF_X9_Y7_N7
\mda_sync_level|video_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|video_enable~0_combout\,
	ena => \ega_sync_level|video_trg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|video_enable~q\);

-- Location: CLKCTRL_G5
\mda_sync_level|video_enable~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mda_sync_level|video_enable~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mda_sync_level|video_enable~clkctrl_outclk\);

-- Location: FF_X25_Y12_N27
\mda_sram|SramRoutineSeq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector9~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(2));

-- Location: LCCOMB_X26_Y12_N10
\mda_sram|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~6_combout\ = (\mda_sram|SramRoutineSeq\(3) & (!\mda_sram|Add0~5\)) # (!\mda_sram|SramRoutineSeq\(3) & ((\mda_sram|Add0~5\) # (GND)))
-- \mda_sram|Add0~7\ = CARRY((!\mda_sram|Add0~5\) # (!\mda_sram|SramRoutineSeq\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(3),
	datad => VCC,
	cin => \mda_sram|Add0~5\,
	combout => \mda_sram|Add0~6_combout\,
	cout => \mda_sram|Add0~7\);

-- Location: LCCOMB_X25_Y12_N14
\mda_sram|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector8~0_combout\ = (\mda_sram|Add0~6_combout\ & ((\mda_sram|Selector11~0_combout\) # (\mda_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Selector11~0_combout\,
	datac => \mda_sram|Add0~6_combout\,
	datad => \mda_sram|Selector11~1_combout\,
	combout => \mda_sram|Selector8~0_combout\);

-- Location: FF_X25_Y12_N15
\mda_sram|SramRoutineSeq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector8~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(3));

-- Location: LCCOMB_X26_Y12_N12
\mda_sram|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~8_combout\ = (\mda_sram|SramRoutineSeq\(4) & (\mda_sram|Add0~7\ $ (GND))) # (!\mda_sram|SramRoutineSeq\(4) & (!\mda_sram|Add0~7\ & VCC))
-- \mda_sram|Add0~9\ = CARRY((\mda_sram|SramRoutineSeq\(4) & !\mda_sram|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(4),
	datad => VCC,
	cin => \mda_sram|Add0~7\,
	combout => \mda_sram|Add0~8_combout\,
	cout => \mda_sram|Add0~9\);

-- Location: LCCOMB_X25_Y12_N8
\mda_sram|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector7~0_combout\ = (\mda_sram|Add0~8_combout\ & ((\mda_sram|Selector11~0_combout\) # (\mda_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Selector11~0_combout\,
	datac => \mda_sram|Add0~8_combout\,
	datad => \mda_sram|Selector11~1_combout\,
	combout => \mda_sram|Selector7~0_combout\);

-- Location: FF_X25_Y12_N9
\mda_sram|SramRoutineSeq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector7~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(4));

-- Location: LCCOMB_X26_Y12_N14
\mda_sram|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~10_combout\ = (\mda_sram|SramRoutineSeq\(5) & (!\mda_sram|Add0~9\)) # (!\mda_sram|SramRoutineSeq\(5) & ((\mda_sram|Add0~9\) # (GND)))
-- \mda_sram|Add0~11\ = CARRY((!\mda_sram|Add0~9\) # (!\mda_sram|SramRoutineSeq\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(5),
	datad => VCC,
	cin => \mda_sram|Add0~9\,
	combout => \mda_sram|Add0~10_combout\,
	cout => \mda_sram|Add0~11\);

-- Location: LCCOMB_X25_Y12_N20
\mda_sram|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector6~0_combout\ = (\mda_sram|Add0~10_combout\ & ((\mda_sram|Selector11~0_combout\) # (\mda_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Selector11~0_combout\,
	datac => \mda_sram|Add0~10_combout\,
	datad => \mda_sram|Selector11~1_combout\,
	combout => \mda_sram|Selector6~0_combout\);

-- Location: FF_X25_Y12_N21
\mda_sram|SramRoutineSeq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector6~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(5));

-- Location: LCCOMB_X26_Y12_N16
\mda_sram|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~12_combout\ = (\mda_sram|SramRoutineSeq\(6) & (\mda_sram|Add0~11\ $ (GND))) # (!\mda_sram|SramRoutineSeq\(6) & (!\mda_sram|Add0~11\ & VCC))
-- \mda_sram|Add0~13\ = CARRY((\mda_sram|SramRoutineSeq\(6) & !\mda_sram|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(6),
	datad => VCC,
	cin => \mda_sram|Add0~11\,
	combout => \mda_sram|Add0~12_combout\,
	cout => \mda_sram|Add0~13\);

-- Location: LCCOMB_X25_Y12_N12
\mda_sram|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector5~0_combout\ = (\mda_sram|Add0~12_combout\ & ((\mda_sram|Selector11~1_combout\) # (\mda_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector11~1_combout\,
	datab => \mda_sram|Add0~12_combout\,
	datad => \mda_sram|Selector11~0_combout\,
	combout => \mda_sram|Selector5~0_combout\);

-- Location: FF_X25_Y12_N13
\mda_sram|SramRoutineSeq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector5~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(6));

-- Location: LCCOMB_X26_Y12_N18
\mda_sram|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~14_combout\ = (\mda_sram|SramRoutineSeq\(7) & (!\mda_sram|Add0~13\)) # (!\mda_sram|SramRoutineSeq\(7) & ((\mda_sram|Add0~13\) # (GND)))
-- \mda_sram|Add0~15\ = CARRY((!\mda_sram|Add0~13\) # (!\mda_sram|SramRoutineSeq\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(7),
	datad => VCC,
	cin => \mda_sram|Add0~13\,
	combout => \mda_sram|Add0~14_combout\,
	cout => \mda_sram|Add0~15\);

-- Location: LCCOMB_X25_Y12_N10
\mda_sram|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector4~0_combout\ = (\mda_sram|Add0~14_combout\ & ((\mda_sram|Selector11~1_combout\) # (\mda_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector11~1_combout\,
	datab => \mda_sram|Selector11~0_combout\,
	datad => \mda_sram|Add0~14_combout\,
	combout => \mda_sram|Selector4~0_combout\);

-- Location: FF_X25_Y12_N11
\mda_sram|SramRoutineSeq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector4~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(7));

-- Location: LCCOMB_X26_Y12_N20
\mda_sram|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~16_combout\ = (\mda_sram|SramRoutineSeq\(8) & (\mda_sram|Add0~15\ $ (GND))) # (!\mda_sram|SramRoutineSeq\(8) & (!\mda_sram|Add0~15\ & VCC))
-- \mda_sram|Add0~17\ = CARRY((\mda_sram|SramRoutineSeq\(8) & !\mda_sram|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(8),
	datad => VCC,
	cin => \mda_sram|Add0~15\,
	combout => \mda_sram|Add0~16_combout\,
	cout => \mda_sram|Add0~17\);

-- Location: LCCOMB_X25_Y12_N18
\mda_sram|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector3~0_combout\ = (\mda_sram|Add0~16_combout\ & ((\mda_sram|Selector11~0_combout\) # (\mda_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Selector11~0_combout\,
	datac => \mda_sram|Add0~16_combout\,
	datad => \mda_sram|Selector11~1_combout\,
	combout => \mda_sram|Selector3~0_combout\);

-- Location: FF_X25_Y12_N19
\mda_sram|SramRoutineSeq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector3~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(8));

-- Location: LCCOMB_X26_Y12_N22
\mda_sram|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~18_combout\ = (\mda_sram|SramRoutineSeq\(9) & (!\mda_sram|Add0~17\)) # (!\mda_sram|SramRoutineSeq\(9) & ((\mda_sram|Add0~17\) # (GND)))
-- \mda_sram|Add0~19\ = CARRY((!\mda_sram|Add0~17\) # (!\mda_sram|SramRoutineSeq\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(9),
	datad => VCC,
	cin => \mda_sram|Add0~17\,
	combout => \mda_sram|Add0~18_combout\,
	cout => \mda_sram|Add0~19\);

-- Location: LCCOMB_X24_Y12_N20
\mda_sram|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector2~0_combout\ = (\mda_sram|Add0~18_combout\ & ((\mda_sram|Selector11~0_combout\) # (\mda_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Selector11~0_combout\,
	datac => \mda_sram|Selector11~1_combout\,
	datad => \mda_sram|Add0~18_combout\,
	combout => \mda_sram|Selector2~0_combout\);

-- Location: FF_X24_Y12_N21
\mda_sram|SramRoutineSeq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector2~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(9));

-- Location: LCCOMB_X26_Y12_N24
\mda_sram|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~20_combout\ = (\mda_sram|SramRoutineSeq\(10) & (\mda_sram|Add0~19\ $ (GND))) # (!\mda_sram|SramRoutineSeq\(10) & (!\mda_sram|Add0~19\ & VCC))
-- \mda_sram|Add0~21\ = CARRY((\mda_sram|SramRoutineSeq\(10) & !\mda_sram|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(10),
	datad => VCC,
	cin => \mda_sram|Add0~19\,
	combout => \mda_sram|Add0~20_combout\,
	cout => \mda_sram|Add0~21\);

-- Location: LCCOMB_X25_Y12_N6
\mda_sram|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector1~0_combout\ = (\mda_sram|Add0~20_combout\ & ((\mda_sram|Selector11~1_combout\) # (\mda_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector11~1_combout\,
	datab => \mda_sram|Selector11~0_combout\,
	datad => \mda_sram|Add0~20_combout\,
	combout => \mda_sram|Selector1~0_combout\);

-- Location: FF_X25_Y12_N7
\mda_sram|SramRoutineSeq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector1~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(10));

-- Location: LCCOMB_X26_Y12_N26
\mda_sram|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add0~22_combout\ = \mda_sram|Add0~21\ $ (\mda_sram|SramRoutineSeq\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_sram|SramRoutineSeq\(11),
	cin => \mda_sram|Add0~21\,
	combout => \mda_sram|Add0~22_combout\);

-- Location: LCCOMB_X26_Y12_N28
\mda_sram|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector0~1_combout\ = (\mda_sram|Add0~22_combout\ & ((\mda_sram|Selector11~0_combout\) # (\mda_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Add0~22_combout\,
	datac => \mda_sram|Selector11~0_combout\,
	datad => \mda_sram|Selector11~1_combout\,
	combout => \mda_sram|Selector0~1_combout\);

-- Location: FF_X26_Y12_N29
\mda_sram|SramRoutineSeq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector0~1_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(11));

-- Location: LCCOMB_X25_Y12_N22
\mda_sram|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|LessThan1~4_combout\ = (!\mda_sram|SramRoutineSeq\(6) & (!\mda_sram|SramRoutineSeq\(3) & (!\mda_sram|SramRoutineSeq\(2) & !\mda_sram|SramRoutineSeq\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(6),
	datab => \mda_sram|SramRoutineSeq\(3),
	datac => \mda_sram|SramRoutineSeq\(2),
	datad => \mda_sram|SramRoutineSeq\(5),
	combout => \mda_sram|LessThan1~4_combout\);

-- Location: LCCOMB_X25_Y12_N0
\mda_sram|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|LessThan1~3_combout\ = ((!\mda_sram|SramRoutineSeq\(6) & (!\mda_sram|SramRoutineSeq\(4) & !\mda_sram|SramRoutineSeq\(5)))) # (!\mda_sram|SramRoutineSeq\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(6),
	datab => \mda_sram|SramRoutineSeq\(8),
	datac => \mda_sram|SramRoutineSeq\(4),
	datad => \mda_sram|SramRoutineSeq\(5),
	combout => \mda_sram|LessThan1~3_combout\);

-- Location: LCCOMB_X25_Y12_N28
\mda_sram|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|LessThan1~5_combout\ = ((\mda_sram|LessThan1~3_combout\) # ((!\mda_sram|SramRoutineSeq\(1) & \mda_sram|LessThan1~4_combout\))) # (!\mda_sram|SramRoutineSeq\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(1),
	datab => \mda_sram|SramRoutineSeq\(7),
	datac => \mda_sram|LessThan1~4_combout\,
	datad => \mda_sram|LessThan1~3_combout\,
	combout => \mda_sram|LessThan1~5_combout\);

-- Location: LCCOMB_X26_Y12_N30
\mda_sram|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|LessThan1~6_combout\ = (\mda_sram|SramRoutineSeq\(10)) # ((\mda_sram|SramRoutineSeq\(11)) # ((\mda_sram|SramRoutineSeq\(9)) # (!\mda_sram|LessThan1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(10),
	datab => \mda_sram|SramRoutineSeq\(11),
	datac => \mda_sram|SramRoutineSeq\(9),
	datad => \mda_sram|LessThan1~5_combout\,
	combout => \mda_sram|LessThan1~6_combout\);

-- Location: LCCOMB_X19_Y15_N4
\mda_vga_video|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~4_combout\ = (\mda_vga_video|hcount\(2) & (\mda_vga_video|Add1~3\ $ (GND))) # (!\mda_vga_video|hcount\(2) & (!\mda_vga_video|Add1~3\ & VCC))
-- \mda_vga_video|Add1~5\ = CARRY((\mda_vga_video|hcount\(2) & !\mda_vga_video|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|hcount\(2),
	datad => VCC,
	cin => \mda_vga_video|Add1~3\,
	combout => \mda_vga_video|Add1~4_combout\,
	cout => \mda_vga_video|Add1~5\);

-- Location: LCCOMB_X19_Y15_N6
\mda_vga_video|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~6_combout\ = (\mda_vga_video|hcount\(3) & (!\mda_vga_video|Add1~5\)) # (!\mda_vga_video|hcount\(3) & ((\mda_vga_video|Add1~5\) # (GND)))
-- \mda_vga_video|Add1~7\ = CARRY((!\mda_vga_video|Add1~5\) # (!\mda_vga_video|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(3),
	datad => VCC,
	cin => \mda_vga_video|Add1~5\,
	combout => \mda_vga_video|Add1~6_combout\,
	cout => \mda_vga_video|Add1~7\);

-- Location: FF_X19_Y15_N7
\mda_vga_video|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~6_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(3));

-- Location: LCCOMB_X19_Y15_N8
\mda_vga_video|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~8_combout\ = (\mda_vga_video|hcount\(4) & (\mda_vga_video|Add1~7\ $ (GND))) # (!\mda_vga_video|hcount\(4) & (!\mda_vga_video|Add1~7\ & VCC))
-- \mda_vga_video|Add1~9\ = CARRY((\mda_vga_video|hcount\(4) & !\mda_vga_video|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|hcount\(4),
	datad => VCC,
	cin => \mda_vga_video|Add1~7\,
	combout => \mda_vga_video|Add1~8_combout\,
	cout => \mda_vga_video|Add1~9\);

-- Location: FF_X19_Y15_N9
\mda_vga_video|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~8_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(4));

-- Location: LCCOMB_X19_Y15_N10
\mda_vga_video|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~10_combout\ = (\mda_vga_video|hcount\(5) & (!\mda_vga_video|Add1~9\)) # (!\mda_vga_video|hcount\(5) & ((\mda_vga_video|Add1~9\) # (GND)))
-- \mda_vga_video|Add1~11\ = CARRY((!\mda_vga_video|Add1~9\) # (!\mda_vga_video|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(5),
	datad => VCC,
	cin => \mda_vga_video|Add1~9\,
	combout => \mda_vga_video|Add1~10_combout\,
	cout => \mda_vga_video|Add1~11\);

-- Location: FF_X19_Y15_N11
\mda_vga_video|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~10_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(5));

-- Location: LCCOMB_X19_Y15_N12
\mda_vga_video|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~12_combout\ = (\mda_vga_video|hcount\(6) & (\mda_vga_video|Add1~11\ $ (GND))) # (!\mda_vga_video|hcount\(6) & (!\mda_vga_video|Add1~11\ & VCC))
-- \mda_vga_video|Add1~13\ = CARRY((\mda_vga_video|hcount\(6) & !\mda_vga_video|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(6),
	datad => VCC,
	cin => \mda_vga_video|Add1~11\,
	combout => \mda_vga_video|Add1~12_combout\,
	cout => \mda_vga_video|Add1~13\);

-- Location: FF_X19_Y15_N13
\mda_vga_video|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~12_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(6));

-- Location: LCCOMB_X19_Y15_N14
\mda_vga_video|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~14_combout\ = (\mda_vga_video|hcount\(7) & (!\mda_vga_video|Add1~13\)) # (!\mda_vga_video|hcount\(7) & ((\mda_vga_video|Add1~13\) # (GND)))
-- \mda_vga_video|Add1~15\ = CARRY((!\mda_vga_video|Add1~13\) # (!\mda_vga_video|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(7),
	datad => VCC,
	cin => \mda_vga_video|Add1~13\,
	combout => \mda_vga_video|Add1~14_combout\,
	cout => \mda_vga_video|Add1~15\);

-- Location: LCCOMB_X18_Y15_N26
\mda_vga_video|hcount~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|hcount~2_combout\ = (\mda_vga_video|Add1~14_combout\ & !\mda_vga_video|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|Add1~14_combout\,
	datad => \mda_vga_video|Equal0~3_combout\,
	combout => \mda_vga_video|hcount~2_combout\);

-- Location: FF_X18_Y15_N27
\mda_vga_video|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|hcount~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(7));

-- Location: LCCOMB_X22_Y15_N24
\mda_vga_video|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal0~2_combout\ = (!\mda_vga_video|hcount\(4) & (!\mda_vga_video|hcount\(6) & (!\mda_vga_video|hcount\(0) & \mda_vga_video|hcount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(4),
	datab => \mda_vga_video|hcount\(6),
	datac => \mda_vga_video|hcount\(0),
	datad => \mda_vga_video|hcount\(7),
	combout => \mda_vga_video|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y15_N16
\mda_vga_video|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~16_combout\ = (\mda_vga_video|hcount\(8) & (\mda_vga_video|Add1~15\ $ (GND))) # (!\mda_vga_video|hcount\(8) & (!\mda_vga_video|Add1~15\ & VCC))
-- \mda_vga_video|Add1~17\ = CARRY((\mda_vga_video|hcount\(8) & !\mda_vga_video|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|hcount\(8),
	datad => VCC,
	cin => \mda_vga_video|Add1~15\,
	combout => \mda_vga_video|Add1~16_combout\,
	cout => \mda_vga_video|Add1~17\);

-- Location: LCCOMB_X18_Y15_N22
\mda_vga_video|hcount~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|hcount~1_combout\ = (\mda_vga_video|Add1~16_combout\ & !\mda_vga_video|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Add1~16_combout\,
	datad => \mda_vga_video|Equal0~3_combout\,
	combout => \mda_vga_video|hcount~1_combout\);

-- Location: FF_X18_Y15_N23
\mda_vga_video|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|hcount~1_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(8));

-- Location: LCCOMB_X19_Y15_N18
\mda_vga_video|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~18_combout\ = (\mda_vga_video|hcount\(9) & (!\mda_vga_video|Add1~17\)) # (!\mda_vga_video|hcount\(9) & ((\mda_vga_video|Add1~17\) # (GND)))
-- \mda_vga_video|Add1~19\ = CARRY((!\mda_vga_video|Add1~17\) # (!\mda_vga_video|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(9),
	datad => VCC,
	cin => \mda_vga_video|Add1~17\,
	combout => \mda_vga_video|Add1~18_combout\,
	cout => \mda_vga_video|Add1~19\);

-- Location: LCCOMB_X18_Y15_N10
\mda_vga_video|hcount~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|hcount~0_combout\ = (\mda_vga_video|Add1~18_combout\ & !\mda_vga_video|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Add1~18_combout\,
	datad => \mda_vga_video|Equal0~3_combout\,
	combout => \mda_vga_video|hcount~0_combout\);

-- Location: FF_X18_Y15_N11
\mda_vga_video|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|hcount~0_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(9));

-- Location: LCCOMB_X19_Y15_N20
\mda_vga_video|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~20_combout\ = (\mda_vga_video|hcount\(10) & (\mda_vga_video|Add1~19\ $ (GND))) # (!\mda_vga_video|hcount\(10) & (!\mda_vga_video|Add1~19\ & VCC))
-- \mda_vga_video|Add1~21\ = CARRY((\mda_vga_video|hcount\(10) & !\mda_vga_video|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|hcount\(10),
	datad => VCC,
	cin => \mda_vga_video|Add1~19\,
	combout => \mda_vga_video|Add1~20_combout\,
	cout => \mda_vga_video|Add1~21\);

-- Location: FF_X19_Y15_N21
\mda_vga_video|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~20_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(10));

-- Location: LCCOMB_X19_Y15_N22
\mda_vga_video|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~22_combout\ = (\mda_vga_video|hcount\(11) & (!\mda_vga_video|Add1~21\)) # (!\mda_vga_video|hcount\(11) & ((\mda_vga_video|Add1~21\) # (GND)))
-- \mda_vga_video|Add1~23\ = CARRY((!\mda_vga_video|Add1~21\) # (!\mda_vga_video|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(11),
	datad => VCC,
	cin => \mda_vga_video|Add1~21\,
	combout => \mda_vga_video|Add1~22_combout\,
	cout => \mda_vga_video|Add1~23\);

-- Location: FF_X19_Y15_N23
\mda_vga_video|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~22_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(11));

-- Location: LCCOMB_X19_Y15_N24
\mda_vga_video|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~24_combout\ = (\mda_vga_video|hcount\(12) & (\mda_vga_video|Add1~23\ $ (GND))) # (!\mda_vga_video|hcount\(12) & (!\mda_vga_video|Add1~23\ & VCC))
-- \mda_vga_video|Add1~25\ = CARRY((\mda_vga_video|hcount\(12) & !\mda_vga_video|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|hcount\(12),
	datad => VCC,
	cin => \mda_vga_video|Add1~23\,
	combout => \mda_vga_video|Add1~24_combout\,
	cout => \mda_vga_video|Add1~25\);

-- Location: FF_X19_Y15_N25
\mda_vga_video|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~24_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(12));

-- Location: LCCOMB_X19_Y15_N26
\mda_vga_video|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~26_combout\ = (\mda_vga_video|hcount\(13) & (!\mda_vga_video|Add1~25\)) # (!\mda_vga_video|hcount\(13) & ((\mda_vga_video|Add1~25\) # (GND)))
-- \mda_vga_video|Add1~27\ = CARRY((!\mda_vga_video|Add1~25\) # (!\mda_vga_video|hcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(13),
	datad => VCC,
	cin => \mda_vga_video|Add1~25\,
	combout => \mda_vga_video|Add1~26_combout\,
	cout => \mda_vga_video|Add1~27\);

-- Location: FF_X19_Y15_N27
\mda_vga_video|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~26_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(13));

-- Location: LCCOMB_X19_Y15_N28
\mda_vga_video|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~28_combout\ = (\mda_vga_video|hcount\(14) & (\mda_vga_video|Add1~27\ $ (GND))) # (!\mda_vga_video|hcount\(14) & (!\mda_vga_video|Add1~27\ & VCC))
-- \mda_vga_video|Add1~29\ = CARRY((\mda_vga_video|hcount\(14) & !\mda_vga_video|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|hcount\(14),
	datad => VCC,
	cin => \mda_vga_video|Add1~27\,
	combout => \mda_vga_video|Add1~28_combout\,
	cout => \mda_vga_video|Add1~29\);

-- Location: FF_X19_Y15_N29
\mda_vga_video|hcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~28_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(14));

-- Location: LCCOMB_X19_Y15_N30
\mda_vga_video|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~30_combout\ = \mda_vga_video|hcount\(15) $ (\mda_vga_video|Add1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(15),
	cin => \mda_vga_video|Add1~29\,
	combout => \mda_vga_video|Add1~30_combout\);

-- Location: FF_X19_Y15_N31
\mda_vga_video|hcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~30_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(15));

-- Location: LCCOMB_X18_Y15_N6
\mda_vga_video|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal0~0_combout\ = (!\mda_vga_video|hcount\(12) & (!\mda_vga_video|hcount\(13) & (!\mda_vga_video|hcount\(15) & !\mda_vga_video|hcount\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(12),
	datab => \mda_vga_video|hcount\(13),
	datac => \mda_vga_video|hcount\(15),
	datad => \mda_vga_video|hcount\(14),
	combout => \mda_vga_video|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y15_N20
\mda_vga_video|process_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_5~0_combout\ = (\mda_vga_video|hcount\(9) & (!\mda_vga_video|hcount\(11) & (!\mda_vga_video|hcount\(10) & \mda_vga_video|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(9),
	datab => \mda_vga_video|hcount\(11),
	datac => \mda_vga_video|hcount\(10),
	datad => \mda_vga_video|Equal0~0_combout\,
	combout => \mda_vga_video|process_5~0_combout\);

-- Location: LCCOMB_X22_Y15_N6
\mda_vga_video|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal0~1_combout\ = (\mda_vga_video|hcount\(8) & (!\mda_vga_video|hcount\(3) & (!\mda_vga_video|hcount\(2) & !\mda_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(8),
	datab => \mda_vga_video|hcount\(3),
	datac => \mda_vga_video|hcount\(2),
	datad => \mda_vga_video|hcount\(1),
	combout => \mda_vga_video|Equal0~1_combout\);

-- Location: LCCOMB_X22_Y15_N14
\mda_vga_video|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal0~3_combout\ = (!\mda_vga_video|hcount\(5) & (\mda_vga_video|Equal0~2_combout\ & (\mda_vga_video|process_5~0_combout\ & \mda_vga_video|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(5),
	datab => \mda_vga_video|Equal0~2_combout\,
	datac => \mda_vga_video|process_5~0_combout\,
	datad => \mda_vga_video|Equal0~1_combout\,
	combout => \mda_vga_video|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y15_N26
\mda_vga_video|hcount~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|hcount~3_combout\ = (!\mda_vga_video|Equal0~3_combout\ & !\mda_vga_video|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Equal0~3_combout\,
	datac => \mda_vga_video|hcount\(0),
	combout => \mda_vga_video|hcount~3_combout\);

-- Location: FF_X22_Y15_N27
\mda_vga_video|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|hcount~3_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(0));

-- Location: LCCOMB_X19_Y15_N0
\mda_vga_video|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~1\ = CARRY(\mda_vga_video|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|hcount\(0),
	datad => VCC,
	cout => \mda_vga_video|Add1~1\);

-- Location: LCCOMB_X19_Y15_N2
\mda_vga_video|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add1~2_combout\ = (\mda_vga_video|hcount\(1) & (!\mda_vga_video|Add1~1\)) # (!\mda_vga_video|hcount\(1) & ((\mda_vga_video|Add1~1\) # (GND)))
-- \mda_vga_video|Add1~3\ = CARRY((!\mda_vga_video|Add1~1\) # (!\mda_vga_video|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|hcount\(1),
	datad => VCC,
	cin => \mda_vga_video|Add1~1\,
	combout => \mda_vga_video|Add1~2_combout\,
	cout => \mda_vga_video|Add1~3\);

-- Location: FF_X19_Y15_N3
\mda_vga_video|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(1));

-- Location: FF_X19_Y15_N5
\mda_vga_video|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add1~4_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hcount\(2));

-- Location: LCCOMB_X22_Y15_N8
\mda_vga_video|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal5~2_combout\ = (!\mda_vga_video|hcount\(5) & (\mda_vga_video|hcount\(7) & (!\mda_vga_video|hcount\(0) & !\mda_vga_video|hcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(5),
	datab => \mda_vga_video|hcount\(7),
	datac => \mda_vga_video|hcount\(0),
	datad => \mda_vga_video|hcount\(8),
	combout => \mda_vga_video|Equal5~2_combout\);

-- Location: LCCOMB_X22_Y15_N12
\mda_vga_video|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal5~0_combout\ = (\mda_vga_video|hcount\(4) & (\mda_vga_video|hcount\(3) & (\mda_vga_video|hcount\(6) & \mda_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(4),
	datab => \mda_vga_video|hcount\(3),
	datac => \mda_vga_video|hcount\(6),
	datad => \mda_vga_video|hcount\(1),
	combout => \mda_vga_video|Equal5~0_combout\);

-- Location: LCCOMB_X22_Y15_N10
\mda_vga_video|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal5~1_combout\ = (\mda_vga_video|process_5~0_combout\ & \mda_vga_video|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|process_5~0_combout\,
	datad => \mda_vga_video|Equal5~0_combout\,
	combout => \mda_vga_video|Equal5~1_combout\);

-- Location: LCCOMB_X22_Y15_N30
\mda_vga_video|rd_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|rd_req~0_combout\ = (\mda_vga_video|rd_req~q\) # ((!\mda_vga_video|hcount\(2) & (\mda_vga_video|Equal5~2_combout\ & \mda_vga_video|Equal5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(2),
	datab => \mda_vga_video|Equal5~2_combout\,
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_vga_video|Equal5~1_combout\,
	combout => \mda_vga_video|rd_req~0_combout\);

-- Location: LCCOMB_X25_Y12_N4
\mda_sram|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|LessThan1~2_combout\ = (!\mda_sram|SramRoutineSeq\(6) & !\mda_sram|SramRoutineSeq\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(6),
	datad => \mda_sram|SramRoutineSeq\(5),
	combout => \mda_sram|LessThan1~2_combout\);

-- Location: LCCOMB_X24_Y12_N30
\mda_sram|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|LessThan0~1_combout\ = (((\mda_sram|LessThan1~2_combout\ & !\mda_sram|SramRoutineSeq\(7))) # (!\mda_sram|SramRoutineSeq\(8))) # (!\mda_sram|SramRoutineSeq\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|LessThan1~2_combout\,
	datab => \mda_sram|SramRoutineSeq\(9),
	datac => \mda_sram|SramRoutineSeq\(7),
	datad => \mda_sram|SramRoutineSeq\(8),
	combout => \mda_sram|LessThan0~1_combout\);

-- Location: LCCOMB_X25_Y12_N16
\mda_sram|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Equal0~0_combout\ = (!\mda_sram|SramRoutineSeq\(6) & (!\mda_sram|SramRoutineSeq\(3) & (!\mda_sram|SramRoutineSeq\(2) & !\mda_sram|SramRoutineSeq\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(6),
	datab => \mda_sram|SramRoutineSeq\(3),
	datac => \mda_sram|SramRoutineSeq\(2),
	datad => \mda_sram|SramRoutineSeq\(7),
	combout => \mda_sram|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y12_N10
\mda_sram|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Equal0~1_combout\ = (!\mda_sram|SramRoutineSeq\(4) & \mda_sram|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_sram|SramRoutineSeq\(4),
	datad => \mda_sram|Equal0~0_combout\,
	combout => \mda_sram|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y12_N4
\mda_sram|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|LessThan0~2_combout\ = (\mda_sram|SramRoutineSeq\(10)) # ((\mda_sram|SramRoutineSeq\(11)) # ((!\mda_sram|LessThan0~1_combout\ & !\mda_sram|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(10),
	datab => \mda_sram|SramRoutineSeq\(11),
	datac => \mda_sram|LessThan0~1_combout\,
	datad => \mda_sram|Equal0~1_combout\,
	combout => \mda_sram|LessThan0~2_combout\);

-- Location: LCCOMB_X24_Y12_N8
\mda_sram|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|LessThan0~0_combout\ = (!\mda_sram|SramRoutineSeq\(11) & !\mda_sram|SramRoutineSeq\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_sram|SramRoutineSeq\(11),
	datad => \mda_sram|SramRoutineSeq\(10),
	combout => \mda_sram|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y12_N26
\mda_sram|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Equal0~2_combout\ = (!\mda_sram|SramRoutineSeq\(9) & (!\mda_sram|SramRoutineSeq\(11) & !\mda_sram|SramRoutineSeq\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(9),
	datac => \mda_sram|SramRoutineSeq\(11),
	datad => \mda_sram|SramRoutineSeq\(10),
	combout => \mda_sram|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y12_N12
\mda_sram|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Equal0~4_combout\ = (!\mda_sram|SramRoutineSeq\(8) & (\mda_sram|Equal0~2_combout\ & \mda_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(8),
	datac => \mda_sram|Equal0~2_combout\,
	datad => \mda_sram|Equal0~3_combout\,
	combout => \mda_sram|Equal0~4_combout\);

-- Location: LCCOMB_X24_Y12_N16
\mda_sram|SramAdr[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[17]~1_combout\ = (\mda_sram|Equal0~1_combout\ & ((\mda_sram|LessThan0~0_combout\) # ((\mda_sram|Equal0~4_combout\)))) # (!\mda_sram|Equal0~1_combout\ & (\mda_sram|LessThan0~0_combout\ & (\mda_sram|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Equal0~1_combout\,
	datab => \mda_sram|LessThan0~0_combout\,
	datac => \mda_sram|LessThan0~1_combout\,
	datad => \mda_sram|Equal0~4_combout\,
	combout => \mda_sram|SramAdr[17]~1_combout\);

-- Location: LCCOMB_X24_Y13_N14
\mda_sram|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector31~0_combout\ = (\mda_sram|SramRoutine.SramRoutine_Idle~q\ & (\mda_sram|SramAdr[17]~1_combout\ & (\mda_sram|SramRoutine.SramRoutine_Load~q\))) # (!\mda_sram|SramRoutine.SramRoutine_Idle~q\ & ((\mda_vga_video|rd_req~q\) # 
-- ((\mda_sram|SramAdr[17]~1_combout\ & \mda_sram|SramRoutine.SramRoutine_Load~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Idle~q\,
	datab => \mda_sram|SramAdr[17]~1_combout\,
	datac => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \mda_vga_video|rd_req~q\,
	combout => \mda_sram|Selector31~0_combout\);

-- Location: FF_X24_Y13_N15
\mda_sram|SramRoutine.SramRoutine_Load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector31~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutine.SramRoutine_Load~q\);

-- Location: FF_X24_Y12_N5
\mda_sram|rd_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|LessThan0~2_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	sclr => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|rd_ack~q\);

-- Location: FF_X22_Y15_N31
\mda_vga_video|rd_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_vga_video|rd_req~0_combout\,
	clrn => \mda_sram|ALT_INV_rd_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|rd_req~q\);

-- Location: LCCOMB_X21_Y6_N4
\mda_sync_level|hblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|hblank~0_combout\ = (!\mda_sync_level|sync~q\ & (\H~input_o\ & \mda_sync_level|LessThan1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|sync~q\,
	datac => \H~input_o\,
	datad => \mda_sync_level|LessThan1~6_combout\,
	combout => \mda_sync_level|hblank~0_combout\);

-- Location: FF_X21_Y6_N5
\mda_sync_level|hblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|hblank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|hblank~q\);

-- Location: LCCOMB_X21_Y14_N0
\mda_genlock|vcount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[0]~14_combout\ = \mda_genlock|vcount\(0) $ (VCC)
-- \mda_genlock|vcount[0]~15\ = CARRY(\mda_genlock|vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|vcount\(0),
	datad => VCC,
	combout => \mda_genlock|vcount[0]~14_combout\,
	cout => \mda_genlock|vcount[0]~15\);

-- Location: LCCOMB_X22_Y14_N28
\mda_genlock|vcount~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount~42_combout\ = (\ega_sync_level|vblank~q\) # (\mda_sync_level|hblank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|vblank~q\,
	datad => \mda_sync_level|hblank~q\,
	combout => \mda_genlock|vcount~42_combout\);

-- Location: FF_X21_Y14_N1
\mda_genlock|vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[0]~14_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(0));

-- Location: LCCOMB_X21_Y14_N2
\mda_genlock|vcount[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[1]~16_combout\ = (\mda_genlock|vcount\(1) & (!\mda_genlock|vcount[0]~15\)) # (!\mda_genlock|vcount\(1) & ((\mda_genlock|vcount[0]~15\) # (GND)))
-- \mda_genlock|vcount[1]~17\ = CARRY((!\mda_genlock|vcount[0]~15\) # (!\mda_genlock|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|vcount\(1),
	datad => VCC,
	cin => \mda_genlock|vcount[0]~15\,
	combout => \mda_genlock|vcount[1]~16_combout\,
	cout => \mda_genlock|vcount[1]~17\);

-- Location: FF_X21_Y14_N3
\mda_genlock|vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[1]~16_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(1));

-- Location: LCCOMB_X21_Y14_N4
\mda_genlock|vcount[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[2]~18_combout\ = (\mda_genlock|vcount\(2) & (\mda_genlock|vcount[1]~17\ $ (GND))) # (!\mda_genlock|vcount\(2) & (!\mda_genlock|vcount[1]~17\ & VCC))
-- \mda_genlock|vcount[2]~19\ = CARRY((\mda_genlock|vcount\(2) & !\mda_genlock|vcount[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|vcount\(2),
	datad => VCC,
	cin => \mda_genlock|vcount[1]~17\,
	combout => \mda_genlock|vcount[2]~18_combout\,
	cout => \mda_genlock|vcount[2]~19\);

-- Location: FF_X21_Y14_N5
\mda_genlock|vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[2]~18_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(2));

-- Location: LCCOMB_X21_Y14_N6
\mda_genlock|vcount[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[3]~20_combout\ = (\mda_genlock|vcount\(3) & (!\mda_genlock|vcount[2]~19\)) # (!\mda_genlock|vcount\(3) & ((\mda_genlock|vcount[2]~19\) # (GND)))
-- \mda_genlock|vcount[3]~21\ = CARRY((!\mda_genlock|vcount[2]~19\) # (!\mda_genlock|vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|vcount\(3),
	datad => VCC,
	cin => \mda_genlock|vcount[2]~19\,
	combout => \mda_genlock|vcount[3]~20_combout\,
	cout => \mda_genlock|vcount[3]~21\);

-- Location: FF_X21_Y14_N7
\mda_genlock|vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[3]~20_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(3));

-- Location: LCCOMB_X21_Y14_N8
\mda_genlock|vcount[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[4]~22_combout\ = (\mda_genlock|vcount\(4) & (\mda_genlock|vcount[3]~21\ $ (GND))) # (!\mda_genlock|vcount\(4) & (!\mda_genlock|vcount[3]~21\ & VCC))
-- \mda_genlock|vcount[4]~23\ = CARRY((\mda_genlock|vcount\(4) & !\mda_genlock|vcount[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|vcount\(4),
	datad => VCC,
	cin => \mda_genlock|vcount[3]~21\,
	combout => \mda_genlock|vcount[4]~22_combout\,
	cout => \mda_genlock|vcount[4]~23\);

-- Location: FF_X21_Y14_N9
\mda_genlock|vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[4]~22_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(4));

-- Location: LCCOMB_X21_Y14_N10
\mda_genlock|vcount[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[5]~24_combout\ = (\mda_genlock|vcount\(5) & (!\mda_genlock|vcount[4]~23\)) # (!\mda_genlock|vcount\(5) & ((\mda_genlock|vcount[4]~23\) # (GND)))
-- \mda_genlock|vcount[5]~25\ = CARRY((!\mda_genlock|vcount[4]~23\) # (!\mda_genlock|vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|vcount\(5),
	datad => VCC,
	cin => \mda_genlock|vcount[4]~23\,
	combout => \mda_genlock|vcount[5]~24_combout\,
	cout => \mda_genlock|vcount[5]~25\);

-- Location: FF_X21_Y14_N11
\mda_genlock|vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[5]~24_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(5));

-- Location: LCCOMB_X21_Y14_N12
\mda_genlock|vcount[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[6]~26_combout\ = (\mda_genlock|vcount\(6) & (\mda_genlock|vcount[5]~25\ $ (GND))) # (!\mda_genlock|vcount\(6) & (!\mda_genlock|vcount[5]~25\ & VCC))
-- \mda_genlock|vcount[6]~27\ = CARRY((\mda_genlock|vcount\(6) & !\mda_genlock|vcount[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|vcount\(6),
	datad => VCC,
	cin => \mda_genlock|vcount[5]~25\,
	combout => \mda_genlock|vcount[6]~26_combout\,
	cout => \mda_genlock|vcount[6]~27\);

-- Location: FF_X21_Y14_N13
\mda_genlock|vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[6]~26_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(6));

-- Location: LCCOMB_X21_Y14_N14
\mda_genlock|vcount[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[7]~28_combout\ = (\mda_genlock|vcount\(7) & (!\mda_genlock|vcount[6]~27\)) # (!\mda_genlock|vcount\(7) & ((\mda_genlock|vcount[6]~27\) # (GND)))
-- \mda_genlock|vcount[7]~29\ = CARRY((!\mda_genlock|vcount[6]~27\) # (!\mda_genlock|vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|vcount\(7),
	datad => VCC,
	cin => \mda_genlock|vcount[6]~27\,
	combout => \mda_genlock|vcount[7]~28_combout\,
	cout => \mda_genlock|vcount[7]~29\);

-- Location: FF_X21_Y14_N15
\mda_genlock|vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[7]~28_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(7));

-- Location: LCCOMB_X21_Y14_N16
\mda_genlock|vcount[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[8]~30_combout\ = (\mda_genlock|vcount\(8) & (\mda_genlock|vcount[7]~29\ $ (GND))) # (!\mda_genlock|vcount\(8) & (!\mda_genlock|vcount[7]~29\ & VCC))
-- \mda_genlock|vcount[8]~31\ = CARRY((\mda_genlock|vcount\(8) & !\mda_genlock|vcount[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|vcount\(8),
	datad => VCC,
	cin => \mda_genlock|vcount[7]~29\,
	combout => \mda_genlock|vcount[8]~30_combout\,
	cout => \mda_genlock|vcount[8]~31\);

-- Location: FF_X21_Y14_N17
\mda_genlock|vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[8]~30_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(8));

-- Location: LCCOMB_X21_Y14_N18
\mda_genlock|vcount[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[9]~32_combout\ = (\mda_genlock|vcount\(9) & (!\mda_genlock|vcount[8]~31\)) # (!\mda_genlock|vcount\(9) & ((\mda_genlock|vcount[8]~31\) # (GND)))
-- \mda_genlock|vcount[9]~33\ = CARRY((!\mda_genlock|vcount[8]~31\) # (!\mda_genlock|vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|vcount\(9),
	datad => VCC,
	cin => \mda_genlock|vcount[8]~31\,
	combout => \mda_genlock|vcount[9]~32_combout\,
	cout => \mda_genlock|vcount[9]~33\);

-- Location: FF_X21_Y14_N19
\mda_genlock|vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[9]~32_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(9));

-- Location: LCCOMB_X21_Y14_N20
\mda_genlock|vcount[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[10]~34_combout\ = (\mda_genlock|vcount\(10) & (\mda_genlock|vcount[9]~33\ $ (GND))) # (!\mda_genlock|vcount\(10) & (!\mda_genlock|vcount[9]~33\ & VCC))
-- \mda_genlock|vcount[10]~35\ = CARRY((\mda_genlock|vcount\(10) & !\mda_genlock|vcount[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|vcount\(10),
	datad => VCC,
	cin => \mda_genlock|vcount[9]~33\,
	combout => \mda_genlock|vcount[10]~34_combout\,
	cout => \mda_genlock|vcount[10]~35\);

-- Location: FF_X21_Y14_N21
\mda_genlock|vcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[10]~34_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(10));

-- Location: LCCOMB_X21_Y14_N22
\mda_genlock|vcount[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[11]~36_combout\ = (\mda_genlock|vcount\(11) & (!\mda_genlock|vcount[10]~35\)) # (!\mda_genlock|vcount\(11) & ((\mda_genlock|vcount[10]~35\) # (GND)))
-- \mda_genlock|vcount[11]~37\ = CARRY((!\mda_genlock|vcount[10]~35\) # (!\mda_genlock|vcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|vcount\(11),
	datad => VCC,
	cin => \mda_genlock|vcount[10]~35\,
	combout => \mda_genlock|vcount[11]~36_combout\,
	cout => \mda_genlock|vcount[11]~37\);

-- Location: FF_X21_Y14_N23
\mda_genlock|vcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[11]~36_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(11));

-- Location: LCCOMB_X21_Y14_N24
\mda_genlock|vcount[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[12]~38_combout\ = (\mda_genlock|vcount\(12) & (\mda_genlock|vcount[11]~37\ $ (GND))) # (!\mda_genlock|vcount\(12) & (!\mda_genlock|vcount[11]~37\ & VCC))
-- \mda_genlock|vcount[12]~39\ = CARRY((\mda_genlock|vcount\(12) & !\mda_genlock|vcount[11]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|vcount\(12),
	datad => VCC,
	cin => \mda_genlock|vcount[11]~37\,
	combout => \mda_genlock|vcount[12]~38_combout\,
	cout => \mda_genlock|vcount[12]~39\);

-- Location: FF_X21_Y14_N25
\mda_genlock|vcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[12]~38_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(12));

-- Location: LCCOMB_X22_Y14_N10
\mda_genlock|process_12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_12~0_combout\ = (\mda_genlock|vcount\(11)) # ((\mda_genlock|vcount\(10)) # ((\mda_genlock|vcount\(12)) # (\mda_genlock|vcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|vcount\(11),
	datab => \mda_genlock|vcount\(10),
	datac => \mda_genlock|vcount\(12),
	datad => \mda_genlock|vcount\(9),
	combout => \mda_genlock|process_12~0_combout\);

-- Location: LCCOMB_X21_Y14_N26
\mda_genlock|vcount[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|vcount[13]~40_combout\ = \mda_genlock|vcount\(13) $ (\mda_genlock|vcount[12]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|vcount\(13),
	cin => \mda_genlock|vcount[12]~39\,
	combout => \mda_genlock|vcount[13]~40_combout\);

-- Location: FF_X21_Y14_N27
\mda_genlock|vcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|vcount[13]~40_combout\,
	sclr => \mda_sync_level|ALT_INV_hblank~q\,
	ena => \mda_genlock|vcount~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vcount\(13));

-- Location: LCCOMB_X21_Y14_N30
\mda_genlock|process_12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_12~2_combout\ = (\mda_genlock|vcount\(6)) # ((\mda_genlock|vcount\(8) & ((\mda_genlock|vcount\(0)) # (\mda_genlock|vcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|vcount\(6),
	datab => \mda_genlock|vcount\(0),
	datac => \mda_genlock|vcount\(1),
	datad => \mda_genlock|vcount\(8),
	combout => \mda_genlock|process_12~2_combout\);

-- Location: LCCOMB_X21_Y14_N28
\mda_genlock|process_12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_12~1_combout\ = (!\mda_genlock|vcount\(5) & (!\mda_genlock|vcount\(2) & (!\mda_genlock|vcount\(4) & !\mda_genlock|vcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|vcount\(5),
	datab => \mda_genlock|vcount\(2),
	datac => \mda_genlock|vcount\(4),
	datad => \mda_genlock|vcount\(3),
	combout => \mda_genlock|process_12~1_combout\);

-- Location: LCCOMB_X22_Y14_N12
\mda_genlock|process_12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_12~3_combout\ = (\mda_genlock|vcount\(7) & (\mda_genlock|vcount\(8) & ((\mda_genlock|process_12~2_combout\) # (!\mda_genlock|process_12~1_combout\)))) # (!\mda_genlock|vcount\(7) & (!\mda_genlock|process_12~2_combout\ & 
-- (!\mda_genlock|vcount\(8) & \mda_genlock|process_12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|vcount\(7),
	datab => \mda_genlock|process_12~2_combout\,
	datac => \mda_genlock|vcount\(8),
	datad => \mda_genlock|process_12~1_combout\,
	combout => \mda_genlock|process_12~3_combout\);

-- Location: LCCOMB_X22_Y14_N20
\mda_genlock|process_12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_12~4_combout\ = (\mda_genlock|process_12~0_combout\) # ((\mda_genlock|vcount\(13)) # (\mda_genlock|process_12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_12~0_combout\,
	datac => \mda_genlock|vcount\(13),
	datad => \mda_genlock|process_12~3_combout\,
	combout => \mda_genlock|process_12~4_combout\);

-- Location: LCCOMB_X22_Y14_N22
\mda_genlock|store_trg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|store_trg~0_combout\ = (\mda_sync_level|hblank~q\ & (((!\mda_genlock|wr_req~q\ & \mda_genlock|store_trg~q\)) # (!\mda_genlock|process_12~4_combout\))) # (!\mda_sync_level|hblank~q\ & (!\mda_genlock|wr_req~q\ & (\mda_genlock|store_trg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hblank~q\,
	datab => \mda_genlock|wr_req~q\,
	datac => \mda_genlock|store_trg~q\,
	datad => \mda_genlock|process_12~4_combout\,
	combout => \mda_genlock|store_trg~0_combout\);

-- Location: FF_X22_Y14_N23
\mda_genlock|store_trg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|store_trg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|store_trg~q\);

-- Location: LCCOMB_X22_Y14_N24
\mda_genlock|wr_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|wr_req~0_combout\ = (\mda_genlock|store_trg~q\) # (\mda_genlock|wr_req~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|store_trg~q\,
	datac => \mda_genlock|wr_req~q\,
	combout => \mda_genlock|wr_req~0_combout\);

-- Location: FF_X26_Y12_N3
\mda_sram|wr_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_sram|LessThan1~6_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	sclr => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|wr_ack~q\);

-- Location: FF_X22_Y14_N25
\mda_genlock|wr_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_genlock|wr_req~0_combout\,
	clrn => \mda_sram|ALT_INV_wr_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|wr_req~q\);

-- Location: LCCOMB_X26_Y13_N22
\mda_sram|SramAddress~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress~10_combout\ = (\mda_vga_video|rd_req~q\) # (\mda_genlock|wr_req~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_genlock|wr_req~q\,
	combout => \mda_sram|SramAddress~10_combout\);

-- Location: LCCOMB_X24_Y13_N26
\mda_sram|SramRoutine.SramRoutine_Idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramRoutine.SramRoutine_Idle~0_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|SramAdr[17]~1_combout\))) # (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sram|SramAddress~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress~10_combout\,
	datab => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \mda_sram|SramAdr[17]~1_combout\,
	combout => \mda_sram|SramRoutine.SramRoutine_Idle~0_combout\);

-- Location: LCCOMB_X24_Y12_N6
\mda_sram|store_col~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~0_combout\ = (\mda_sram|Equal0~1_combout\ & ((\mda_sram|Equal0~4_combout\) # ((\mda_sram|LessThan1~5_combout\ & \mda_sram|Equal0~2_combout\)))) # (!\mda_sram|Equal0~1_combout\ & (\mda_sram|LessThan1~5_combout\ & 
-- (\mda_sram|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Equal0~1_combout\,
	datab => \mda_sram|LessThan1~5_combout\,
	datac => \mda_sram|Equal0~2_combout\,
	datad => \mda_sram|Equal0~4_combout\,
	combout => \mda_sram|store_col~0_combout\);

-- Location: FF_X24_Y13_N27
\mda_sram|SramRoutine.SramRoutine_Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramRoutine.SramRoutine_Idle~0_combout\,
	asdata => \mda_sram|store_col~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutine.SramRoutine_Idle~q\);

-- Location: LCCOMB_X24_Y13_N4
\mda_sram|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector32~0_combout\ = (\mda_sram|Selector11~1_combout\) # ((!\mda_sram|SramRoutine.SramRoutine_Idle~q\ & (\mda_genlock|wr_req~q\ & !\mda_vga_video|rd_req~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Idle~q\,
	datab => \mda_genlock|wr_req~q\,
	datac => \mda_sram|Selector11~1_combout\,
	datad => \mda_vga_video|rd_req~q\,
	combout => \mda_sram|Selector32~0_combout\);

-- Location: FF_X24_Y13_N5
\mda_sram|SramRoutine.SramRoutine_Store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector32~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutine.SramRoutine_Store~q\);

-- Location: LCCOMB_X26_Y12_N0
\mda_sram|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector11~1_combout\ = (\mda_sram|SramRoutine.SramRoutine_Store~q\ & ((\mda_sram|Equal0~5_combout\) # (!\mda_sram|LessThan1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|LessThan1~6_combout\,
	datab => \mda_sram|Equal0~5_combout\,
	datad => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \mda_sram|Selector11~1_combout\);

-- Location: LCCOMB_X25_Y12_N30
\mda_sram|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector10~0_combout\ = (\mda_sram|Add0~2_combout\ & ((\mda_sram|Selector11~0_combout\) # (\mda_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Add0~2_combout\,
	datab => \mda_sram|Selector11~0_combout\,
	datad => \mda_sram|Selector11~1_combout\,
	combout => \mda_sram|Selector10~0_combout\);

-- Location: FF_X25_Y12_N31
\mda_sram|SramRoutineSeq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector10~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(1));

-- Location: LCCOMB_X25_Y12_N2
\mda_sram|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Equal0~3_combout\ = (!\mda_sram|SramRoutineSeq\(0) & (!\mda_sram|SramRoutineSeq\(1) & !\mda_sram|SramRoutineSeq\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramRoutineSeq\(1),
	datad => \mda_sram|SramRoutineSeq\(5),
	combout => \mda_sram|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y12_N2
\mda_sram|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Equal0~5_combout\ = (\mda_sram|Equal0~3_combout\ & (!\mda_sram|SramRoutineSeq\(8) & (\mda_sram|Equal0~2_combout\ & \mda_sram|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Equal0~3_combout\,
	datab => \mda_sram|SramRoutineSeq\(8),
	datac => \mda_sram|Equal0~2_combout\,
	datad => \mda_sram|Equal0~1_combout\,
	combout => \mda_sram|Equal0~5_combout\);

-- Location: LCCOMB_X24_Y12_N28
\mda_sram|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector11~0_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Equal0~5_combout\) # (!\mda_sram|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Equal0~5_combout\,
	datab => \mda_sram|LessThan0~2_combout\,
	datac => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \mda_sram|Selector11~0_combout\);

-- Location: LCCOMB_X25_Y12_N24
\mda_sram|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector11~2_combout\ = (!\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Selector11~0_combout\) # (\mda_sram|Selector11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Selector11~0_combout\,
	datac => \mda_sram|SramRoutineSeq\(0),
	datad => \mda_sram|Selector11~1_combout\,
	combout => \mda_sram|Selector11~2_combout\);

-- Location: FF_X25_Y12_N25
\mda_sram|SramRoutineSeq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector11~2_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramRoutineSeq\(0));

-- Location: LCCOMB_X24_Y13_N8
\mda_sram|SramAddress[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[0]~11_combout\ = (\mda_sync_level|video_enable~q\ & (!\mda_sram|SramRoutine.SramRoutine_Store~q\ & (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & \mda_sram|SramAddress~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|video_enable~q\,
	datab => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \mda_sram|SramAddress~10_combout\,
	combout => \mda_sram|SramAddress[0]~11_combout\);

-- Location: LCCOMB_X24_Y12_N24
\mda_sram|SramAddress~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress~9_combout\ = (\mda_sram|LessThan1~5_combout\ & (\mda_sram|Equal0~2_combout\ & ((!\mda_sram|Equal0~4_combout\) # (!\mda_sram|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Equal0~1_combout\,
	datab => \mda_sram|LessThan1~5_combout\,
	datac => \mda_sram|Equal0~2_combout\,
	datad => \mda_sram|Equal0~4_combout\,
	combout => \mda_sram|SramAddress~9_combout\);

-- Location: LCCOMB_X24_Y12_N0
\mda_sram|SramAddress[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[0]~12_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sram|SramRoutineSeq\(0) & (!\mda_sram|LessThan0~2_combout\ & !\mda_sram|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|LessThan0~2_combout\,
	datad => \mda_sram|Equal0~5_combout\,
	combout => \mda_sram|SramAddress[0]~12_combout\);

-- Location: LCCOMB_X24_Y13_N18
\mda_sram|SramAddress[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[0]~13_combout\ = (\mda_sync_level|video_enable~q\ & ((\mda_sram|SramRoutine.SramRoutine_Store~q\ & (\mda_sram|SramAddress~9_combout\)) # (!\mda_sram|SramRoutine.SramRoutine_Store~q\ & ((\mda_sram|SramAddress[0]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|video_enable~q\,
	datab => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \mda_sram|SramAddress~9_combout\,
	datad => \mda_sram|SramAddress[0]~12_combout\,
	combout => \mda_sram|SramAddress[0]~13_combout\);

-- Location: LCCOMB_X24_Y13_N28
\mda_sram|SramAddress[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[0]~15_combout\ = (\mda_sram|SramAddress[0]~11_combout\) # (\mda_sram|SramAddress[0]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_sram|SramAddress[0]~11_combout\,
	datad => \mda_sram|SramAddress[0]~13_combout\,
	combout => \mda_sram|SramAddress[0]~15_combout\);

-- Location: LCCOMB_X24_Y13_N6
\mda_sram|SramAddress[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[0]~14_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|SramAddress[0]~11_combout\) # ((\mda_sram|SramAddress[0]~13_combout\)))) # (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & 
-- (\mda_sram|SramRoutine.SramRoutine_Store~q\ & ((\mda_sram|SramAddress[0]~11_combout\) # (\mda_sram|SramAddress[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|SramAddress[0]~11_combout\,
	datac => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \mda_sram|SramAddress[0]~13_combout\,
	combout => \mda_sram|SramAddress[0]~14_combout\);

-- Location: LCCOMB_X24_Y13_N0
\mda_sram|SramAddress[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[0]~16_combout\ = (\mda_sram|SramAddress\(0) & (!\mda_sram|SramAddress[0]~15_combout\)) # (!\mda_sram|SramAddress\(0) & ((\mda_sram|SramAddress[0]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress[0]~15_combout\,
	datac => \mda_sram|SramAddress\(0),
	datad => \mda_sram|SramAddress[0]~14_combout\,
	combout => \mda_sram|SramAddress[0]~16_combout\);

-- Location: FF_X24_Y13_N1
\mda_sram|SramAddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[0]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(0));

-- Location: LCCOMB_X25_Y11_N16
\mda_sram|SramAdr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[0]~0_combout\ = \mda_sram|SramRoutineSeq\(0) $ (\mda_sram|SramAddress\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(0),
	combout => \mda_sram|SramAdr[0]~0_combout\);

-- Location: LCCOMB_X24_Y13_N30
\mda_sram|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector0~0_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|SramAdr[17]~1_combout\) # ((\mda_sram|SramRoutine.SramRoutine_Store~q\ & \mda_sram|store_col~0_combout\)))) # (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & 
-- (\mda_sram|SramRoutine.SramRoutine_Store~q\ & (\mda_sram|store_col~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \mda_sram|store_col~0_combout\,
	datad => \mda_sram|SramAdr[17]~1_combout\,
	combout => \mda_sram|Selector0~0_combout\);

-- Location: FF_X25_Y11_N17
\mda_sram|SramAdr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[0]~0_combout\,
	asdata => \mda_sram|SramAddress\(0),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(0));

-- Location: LCCOMB_X25_Y9_N0
\ega_sram|SramAdr[4]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[4]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_sram|SramAdr[4]~enfeeder_combout\);

-- Location: LCCOMB_X10_Y2_N0
\ega_sync_level|hcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[0]~16_combout\ = \ega_sync_level|hcount\(0) $ (VCC)
-- \ega_sync_level|hcount[0]~17\ = CARRY(\ega_sync_level|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(0),
	datad => VCC,
	combout => \ega_sync_level|hcount[0]~16_combout\,
	cout => \ega_sync_level|hcount[0]~17\);

-- Location: LCCOMB_X11_Y5_N20
\ega_sync_level|peak~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~8_combout\ = (!\ega_sync_level|peak\(0) & \ega_sync_level|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|peak\(0),
	datad => \ega_sync_level|peak~0_combout\,
	combout => \ega_sync_level|peak~8_combout\);

-- Location: FF_X11_Y5_N21
\ega_sync_level|peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak\(0));

-- Location: LCCOMB_X10_Y5_N2
\ega_sync_level|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add2~1\ = CARRY(\ega_sync_level|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak\(0),
	datad => VCC,
	cout => \ega_sync_level|Add2~1\);

-- Location: LCCOMB_X10_Y5_N4
\ega_sync_level|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add2~2_combout\ = (\ega_sync_level|peak\(1) & (!\ega_sync_level|Add2~1\)) # (!\ega_sync_level|peak\(1) & ((\ega_sync_level|Add2~1\) # (GND)))
-- \ega_sync_level|Add2~3\ = CARRY((!\ega_sync_level|Add2~1\) # (!\ega_sync_level|peak\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak\(1),
	datad => VCC,
	cin => \ega_sync_level|Add2~1\,
	combout => \ega_sync_level|Add2~2_combout\,
	cout => \ega_sync_level|Add2~3\);

-- Location: LCCOMB_X10_Y5_N22
\ega_sync_level|peak~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~7_combout\ = (\ega_sync_level|Add2~2_combout\ & \ega_sync_level|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|Add2~2_combout\,
	datad => \ega_sync_level|peak~0_combout\,
	combout => \ega_sync_level|peak~7_combout\);

-- Location: FF_X10_Y5_N23
\ega_sync_level|peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak\(1));

-- Location: LCCOMB_X10_Y5_N6
\ega_sync_level|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add2~4_combout\ = (\ega_sync_level|peak\(2) & (\ega_sync_level|Add2~3\ $ (GND))) # (!\ega_sync_level|peak\(2) & (!\ega_sync_level|Add2~3\ & VCC))
-- \ega_sync_level|Add2~5\ = CARRY((\ega_sync_level|peak\(2) & !\ega_sync_level|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak\(2),
	datad => VCC,
	cin => \ega_sync_level|Add2~3\,
	combout => \ega_sync_level|Add2~4_combout\,
	cout => \ega_sync_level|Add2~5\);

-- Location: LCCOMB_X10_Y5_N8
\ega_sync_level|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add2~6_combout\ = (\ega_sync_level|peak\(3) & (!\ega_sync_level|Add2~5\)) # (!\ega_sync_level|peak\(3) & ((\ega_sync_level|Add2~5\) # (GND)))
-- \ega_sync_level|Add2~7\ = CARRY((!\ega_sync_level|Add2~5\) # (!\ega_sync_level|peak\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak\(3),
	datad => VCC,
	cin => \ega_sync_level|Add2~5\,
	combout => \ega_sync_level|Add2~6_combout\,
	cout => \ega_sync_level|Add2~7\);

-- Location: LCCOMB_X10_Y5_N30
\ega_sync_level|peak~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~5_combout\ = (\ega_sync_level|Add2~6_combout\ & \ega_sync_level|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|Add2~6_combout\,
	datad => \ega_sync_level|peak~0_combout\,
	combout => \ega_sync_level|peak~5_combout\);

-- Location: FF_X10_Y5_N31
\ega_sync_level|peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak\(3));

-- Location: LCCOMB_X10_Y5_N10
\ega_sync_level|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add2~8_combout\ = (\ega_sync_level|peak\(4) & (\ega_sync_level|Add2~7\ $ (GND))) # (!\ega_sync_level|peak\(4) & (!\ega_sync_level|Add2~7\ & VCC))
-- \ega_sync_level|Add2~9\ = CARRY((\ega_sync_level|peak\(4) & !\ega_sync_level|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak\(4),
	datad => VCC,
	cin => \ega_sync_level|Add2~7\,
	combout => \ega_sync_level|Add2~8_combout\,
	cout => \ega_sync_level|Add2~9\);

-- Location: LCCOMB_X11_Y5_N22
\ega_sync_level|peak~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~4_combout\ = (\ega_sync_level|Add2~8_combout\ & \ega_sync_level|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add2~8_combout\,
	datad => \ega_sync_level|peak~0_combout\,
	combout => \ega_sync_level|peak~4_combout\);

-- Location: FF_X11_Y5_N23
\ega_sync_level|peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak\(4));

-- Location: LCCOMB_X10_Y5_N12
\ega_sync_level|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add2~10_combout\ = (\ega_sync_level|peak\(5) & (!\ega_sync_level|Add2~9\)) # (!\ega_sync_level|peak\(5) & ((\ega_sync_level|Add2~9\) # (GND)))
-- \ega_sync_level|Add2~11\ = CARRY((!\ega_sync_level|Add2~9\) # (!\ega_sync_level|peak\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak\(5),
	datad => VCC,
	cin => \ega_sync_level|Add2~9\,
	combout => \ega_sync_level|Add2~10_combout\,
	cout => \ega_sync_level|Add2~11\);

-- Location: LCCOMB_X10_Y5_N20
\ega_sync_level|peak~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~3_combout\ = (\ega_sync_level|Add2~10_combout\ & \ega_sync_level|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|Add2~10_combout\,
	datad => \ega_sync_level|peak~0_combout\,
	combout => \ega_sync_level|peak~3_combout\);

-- Location: FF_X10_Y5_N21
\ega_sync_level|peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak\(5));

-- Location: LCCOMB_X10_Y5_N14
\ega_sync_level|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add2~12_combout\ = (\ega_sync_level|peak\(6) & (\ega_sync_level|Add2~11\ $ (GND))) # (!\ega_sync_level|peak\(6) & (!\ega_sync_level|Add2~11\ & VCC))
-- \ega_sync_level|Add2~13\ = CARRY((\ega_sync_level|peak\(6) & !\ega_sync_level|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak\(6),
	datad => VCC,
	cin => \ega_sync_level|Add2~11\,
	combout => \ega_sync_level|Add2~12_combout\,
	cout => \ega_sync_level|Add2~13\);

-- Location: LCCOMB_X10_Y5_N24
\ega_sync_level|peak~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~2_combout\ = (\ega_sync_level|Add2~12_combout\ & \ega_sync_level|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add2~12_combout\,
	datad => \ega_sync_level|peak~0_combout\,
	combout => \ega_sync_level|peak~2_combout\);

-- Location: FF_X10_Y5_N25
\ega_sync_level|peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak\(6));

-- Location: LCCOMB_X10_Y5_N16
\ega_sync_level|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add2~14_combout\ = (\ega_sync_level|peak\(7) & (!\ega_sync_level|Add2~13\)) # (!\ega_sync_level|peak\(7) & ((\ega_sync_level|Add2~13\) # (GND)))
-- \ega_sync_level|Add2~15\ = CARRY((!\ega_sync_level|Add2~13\) # (!\ega_sync_level|peak\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|peak\(7),
	datad => VCC,
	cin => \ega_sync_level|Add2~13\,
	combout => \ega_sync_level|Add2~14_combout\,
	cout => \ega_sync_level|Add2~15\);

-- Location: LCCOMB_X11_Y5_N2
\ega_sync_level|peak~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~1_combout\ = (\ega_sync_level|Add2~14_combout\ & \ega_sync_level|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|Add2~14_combout\,
	datad => \ega_sync_level|peak~0_combout\,
	combout => \ega_sync_level|peak~1_combout\);

-- Location: FF_X11_Y5_N3
\ega_sync_level|peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak\(7));

-- Location: LCCOMB_X10_Y5_N18
\ega_sync_level|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Add2~16_combout\ = !\ega_sync_level|Add2~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ega_sync_level|Add2~15\,
	combout => \ega_sync_level|Add2~16_combout\);

-- Location: LCCOMB_X11_Y5_N14
\ega_sync_level|LessThan1~5_RESYN0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan1~5_RESYN0_BDD1\ = ((\ega_sync_level|Add2~2_combout\) # (\ega_sync_level|Add2~6_combout\)) # (!\ega_sync_level|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|peak\(0),
	datac => \ega_sync_level|Add2~2_combout\,
	datad => \ega_sync_level|Add2~6_combout\,
	combout => \ega_sync_level|LessThan1~5_RESYN0_BDD1\);

-- Location: LCCOMB_X11_Y5_N30
\ega_sync_level|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan1~5_combout\ = (\ega_sync_level|Add2~16_combout\) # ((!\mda_sync_level|hsync_adjust\(3) & ((\ega_sync_level|LessThan1~5_RESYN0_BDD1\) # (\ega_sync_level|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hsync_adjust\(3),
	datab => \ega_sync_level|Add2~16_combout\,
	datac => \ega_sync_level|LessThan1~5_RESYN0_BDD1\,
	datad => \ega_sync_level|Add2~8_combout\,
	combout => \ega_sync_level|LessThan1~5_combout\);

-- Location: LCCOMB_X11_Y5_N4
\ega_sync_level|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan1~0_combout\ = (\ega_sync_level|Add2~4_combout\ & ((\ega_sync_level|Add2~2_combout\) # (!\ega_sync_level|peak\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|Add2~2_combout\,
	datac => \ega_sync_level|Add2~4_combout\,
	datad => \ega_sync_level|peak\(0),
	combout => \ega_sync_level|LessThan1~0_combout\);

-- Location: LCCOMB_X10_Y5_N28
\ega_sync_level|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan1~1_combout\ = (\ega_sync_level|Add2~8_combout\) # ((\ega_sync_level|Add2~6_combout\) # ((\ega_sync_level|Add2~12_combout\) # (\ega_sync_level|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add2~8_combout\,
	datab => \ega_sync_level|Add2~6_combout\,
	datac => \ega_sync_level|Add2~12_combout\,
	datad => \ega_sync_level|Add2~10_combout\,
	combout => \ega_sync_level|LessThan1~1_combout\);

-- Location: LCCOMB_X11_Y5_N24
\ega_sync_level|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan1~2_combout\ = (\ega_sync_level|Add2~14_combout\ & (((\ega_sync_level|LessThan1~0_combout\) # (\ega_sync_level|LessThan1~1_combout\)) # (!\mda_sync_level|hsync_adjust\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add2~14_combout\,
	datab => \mda_sync_level|hsync_adjust\(3),
	datac => \ega_sync_level|LessThan1~0_combout\,
	datad => \ega_sync_level|LessThan1~1_combout\,
	combout => \ega_sync_level|LessThan1~2_combout\);

-- Location: LCCOMB_X11_Y5_N6
\ega_sync_level|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan1~6_combout\ = (\ega_sync_level|LessThan1~5_combout\) # ((\ega_sync_level|LessThan1~3_combout\) # (\ega_sync_level|LessThan1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|LessThan1~5_combout\,
	datac => \ega_sync_level|LessThan1~3_combout\,
	datad => \ega_sync_level|LessThan1~2_combout\,
	combout => \ega_sync_level|LessThan1~6_combout\);

-- Location: LCCOMB_X11_Y5_N16
\ega_sync_level|sync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|sync~0_combout\ = (\ega_sync_level|LessThan1~6_combout\ & (\H~input_o\)) # (!\ega_sync_level|LessThan1~6_combout\ & ((\ega_sync_level|sync~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \H~input_o\,
	datac => \ega_sync_level|sync~q\,
	datad => \ega_sync_level|LessThan1~6_combout\,
	combout => \ega_sync_level|sync~0_combout\);

-- Location: FF_X11_Y5_N17
\ega_sync_level|sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|sync~q\);

-- Location: LCCOMB_X11_Y5_N0
\ega_sync_level|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|process_1~0_combout\ = \H~input_o\ $ (\ega_sync_level|sync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \H~input_o\,
	datad => \ega_sync_level|sync~q\,
	combout => \ega_sync_level|process_1~0_combout\);

-- Location: LCCOMB_X11_Y5_N28
\ega_sync_level|peak~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~0_combout\ = (!\ega_sync_level|LessThan1~5_combout\ & (\ega_sync_level|process_1~0_combout\ & (!\ega_sync_level|LessThan1~3_combout\ & !\ega_sync_level|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|LessThan1~5_combout\,
	datab => \ega_sync_level|process_1~0_combout\,
	datac => \ega_sync_level|LessThan1~3_combout\,
	datad => \ega_sync_level|LessThan1~2_combout\,
	combout => \ega_sync_level|peak~0_combout\);

-- Location: LCCOMB_X10_Y5_N26
\ega_sync_level|peak~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|peak~6_combout\ = (\ega_sync_level|Add2~4_combout\ & \ega_sync_level|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add2~4_combout\,
	datad => \ega_sync_level|peak~0_combout\,
	combout => \ega_sync_level|peak~6_combout\);

-- Location: FF_X10_Y5_N27
\ega_sync_level|peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|peak~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|peak\(2));

-- Location: LCCOMB_X10_Y5_N0
\ega_sync_level|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|LessThan1~3_combout\ = (!\mda_sync_level|hsync_adjust\(3) & ((\ega_sync_level|Add2~4_combout\) # ((\ega_sync_level|Add2~12_combout\) # (\ega_sync_level|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Add2~4_combout\,
	datab => \mda_sync_level|hsync_adjust\(3),
	datac => \ega_sync_level|Add2~12_combout\,
	datad => \ega_sync_level|Add2~10_combout\,
	combout => \ega_sync_level|LessThan1~3_combout\);

-- Location: LCCOMB_X11_Y5_N8
\ega_sync_level|hcount~18_RESYN14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount~18_RESYN14_BDD15\ = (\H~input_o\ & !\ega_sync_level|sync~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \H~input_o\,
	datad => \ega_sync_level|sync~q\,
	combout => \ega_sync_level|hcount~18_RESYN14_BDD15\);

-- Location: LCCOMB_X11_Y5_N18
\ega_sync_level|hcount~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount~18_combout\ = (\ega_sync_level|hcount~18_RESYN14_BDD15\ & ((\ega_sync_level|LessThan1~3_combout\) # ((\ega_sync_level|LessThan1~5_combout\) # (\ega_sync_level|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|LessThan1~3_combout\,
	datab => \ega_sync_level|hcount~18_RESYN14_BDD15\,
	datac => \ega_sync_level|LessThan1~5_combout\,
	datad => \ega_sync_level|LessThan1~2_combout\,
	combout => \ega_sync_level|hcount~18_combout\);

-- Location: FF_X10_Y2_N1
\ega_sync_level|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[0]~16_combout\,
	asdata => \ega_sync_level|hcount\(0),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(0));

-- Location: LCCOMB_X10_Y2_N2
\ega_sync_level|hcount[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[1]~19_combout\ = (\ega_sync_level|hcount\(1) & (!\ega_sync_level|hcount[0]~17\)) # (!\ega_sync_level|hcount\(1) & ((\ega_sync_level|hcount[0]~17\) # (GND)))
-- \ega_sync_level|hcount[1]~20\ = CARRY((!\ega_sync_level|hcount[0]~17\) # (!\ega_sync_level|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(1),
	datad => VCC,
	cin => \ega_sync_level|hcount[0]~17\,
	combout => \ega_sync_level|hcount[1]~19_combout\,
	cout => \ega_sync_level|hcount[1]~20\);

-- Location: FF_X10_Y2_N3
\ega_sync_level|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[1]~19_combout\,
	asdata => \ega_sync_level|hcount\(1),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(1));

-- Location: LCCOMB_X10_Y2_N4
\ega_sync_level|hcount[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[2]~21_combout\ = (\ega_sync_level|hcount\(2) & (\ega_sync_level|hcount[1]~20\ $ (GND))) # (!\ega_sync_level|hcount\(2) & (!\ega_sync_level|hcount[1]~20\ & VCC))
-- \ega_sync_level|hcount[2]~22\ = CARRY((\ega_sync_level|hcount\(2) & !\ega_sync_level|hcount[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(2),
	datad => VCC,
	cin => \ega_sync_level|hcount[1]~20\,
	combout => \ega_sync_level|hcount[2]~21_combout\,
	cout => \ega_sync_level|hcount[2]~22\);

-- Location: FF_X10_Y2_N5
\ega_sync_level|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[2]~21_combout\,
	asdata => \ega_sync_level|hcount\(2),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(2));

-- Location: LCCOMB_X10_Y2_N6
\ega_sync_level|hcount[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[3]~23_combout\ = (\ega_sync_level|hcount\(3) & (!\ega_sync_level|hcount[2]~22\)) # (!\ega_sync_level|hcount\(3) & ((\ega_sync_level|hcount[2]~22\) # (GND)))
-- \ega_sync_level|hcount[3]~24\ = CARRY((!\ega_sync_level|hcount[2]~22\) # (!\ega_sync_level|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(3),
	datad => VCC,
	cin => \ega_sync_level|hcount[2]~22\,
	combout => \ega_sync_level|hcount[3]~23_combout\,
	cout => \ega_sync_level|hcount[3]~24\);

-- Location: FF_X10_Y2_N7
\ega_sync_level|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[3]~23_combout\,
	asdata => \ega_sync_level|hcount\(3),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(3));

-- Location: LCCOMB_X10_Y2_N8
\ega_sync_level|hcount[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[4]~25_combout\ = (\ega_sync_level|hcount\(4) & (\ega_sync_level|hcount[3]~24\ $ (GND))) # (!\ega_sync_level|hcount\(4) & (!\ega_sync_level|hcount[3]~24\ & VCC))
-- \ega_sync_level|hcount[4]~26\ = CARRY((\ega_sync_level|hcount\(4) & !\ega_sync_level|hcount[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(4),
	datad => VCC,
	cin => \ega_sync_level|hcount[3]~24\,
	combout => \ega_sync_level|hcount[4]~25_combout\,
	cout => \ega_sync_level|hcount[4]~26\);

-- Location: FF_X10_Y2_N9
\ega_sync_level|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[4]~25_combout\,
	asdata => \ega_sync_level|hcount\(4),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(4));

-- Location: LCCOMB_X10_Y2_N10
\ega_sync_level|hcount[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[5]~27_combout\ = (\ega_sync_level|hcount\(5) & (!\ega_sync_level|hcount[4]~26\)) # (!\ega_sync_level|hcount\(5) & ((\ega_sync_level|hcount[4]~26\) # (GND)))
-- \ega_sync_level|hcount[5]~28\ = CARRY((!\ega_sync_level|hcount[4]~26\) # (!\ega_sync_level|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(5),
	datad => VCC,
	cin => \ega_sync_level|hcount[4]~26\,
	combout => \ega_sync_level|hcount[5]~27_combout\,
	cout => \ega_sync_level|hcount[5]~28\);

-- Location: FF_X10_Y2_N11
\ega_sync_level|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[5]~27_combout\,
	asdata => \ega_sync_level|hcount\(5),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(5));

-- Location: LCCOMB_X10_Y2_N12
\ega_sync_level|hcount[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[6]~29_combout\ = (\ega_sync_level|hcount\(6) & (\ega_sync_level|hcount[5]~28\ $ (GND))) # (!\ega_sync_level|hcount\(6) & (!\ega_sync_level|hcount[5]~28\ & VCC))
-- \ega_sync_level|hcount[6]~30\ = CARRY((\ega_sync_level|hcount\(6) & !\ega_sync_level|hcount[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(6),
	datad => VCC,
	cin => \ega_sync_level|hcount[5]~28\,
	combout => \ega_sync_level|hcount[6]~29_combout\,
	cout => \ega_sync_level|hcount[6]~30\);

-- Location: FF_X10_Y2_N13
\ega_sync_level|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[6]~29_combout\,
	asdata => \ega_sync_level|hcount\(6),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(6));

-- Location: LCCOMB_X10_Y2_N14
\ega_sync_level|hcount[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[7]~31_combout\ = (\ega_sync_level|hcount\(7) & (!\ega_sync_level|hcount[6]~30\)) # (!\ega_sync_level|hcount\(7) & ((\ega_sync_level|hcount[6]~30\) # (GND)))
-- \ega_sync_level|hcount[7]~32\ = CARRY((!\ega_sync_level|hcount[6]~30\) # (!\ega_sync_level|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(7),
	datad => VCC,
	cin => \ega_sync_level|hcount[6]~30\,
	combout => \ega_sync_level|hcount[7]~31_combout\,
	cout => \ega_sync_level|hcount[7]~32\);

-- Location: FF_X10_Y2_N15
\ega_sync_level|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[7]~31_combout\,
	asdata => \ega_sync_level|hcount\(7),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(7));

-- Location: LCCOMB_X9_Y2_N26
\ega_sync_level|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Equal0~1_combout\ = (\ega_sync_level|hcount\(6) & (\ega_sync_level|hcount\(5) & (\ega_sync_level|hcount\(4) & \ega_sync_level|hcount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(6),
	datab => \ega_sync_level|hcount\(5),
	datac => \ega_sync_level|hcount\(4),
	datad => \ega_sync_level|hcount\(7),
	combout => \ega_sync_level|Equal0~1_combout\);

-- Location: LCCOMB_X9_Y2_N18
\ega_sync_level|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Equal0~0_combout\ = (\ega_sync_level|hcount\(3) & (\ega_sync_level|hcount\(2) & (\ega_sync_level|hcount\(0) & \ega_sync_level|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(3),
	datab => \ega_sync_level|hcount\(2),
	datac => \ega_sync_level|hcount\(0),
	datad => \ega_sync_level|hcount\(1),
	combout => \ega_sync_level|Equal0~0_combout\);

-- Location: LCCOMB_X10_Y2_N16
\ega_sync_level|hcount[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[8]~33_combout\ = (\ega_sync_level|hcount\(8) & (\ega_sync_level|hcount[7]~32\ $ (GND))) # (!\ega_sync_level|hcount\(8) & (!\ega_sync_level|hcount[7]~32\ & VCC))
-- \ega_sync_level|hcount[8]~34\ = CARRY((\ega_sync_level|hcount\(8) & !\ega_sync_level|hcount[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(8),
	datad => VCC,
	cin => \ega_sync_level|hcount[7]~32\,
	combout => \ega_sync_level|hcount[8]~33_combout\,
	cout => \ega_sync_level|hcount[8]~34\);

-- Location: FF_X10_Y2_N17
\ega_sync_level|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[8]~33_combout\,
	asdata => \ega_sync_level|hcount\(8),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(8));

-- Location: LCCOMB_X10_Y2_N18
\ega_sync_level|hcount[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[9]~35_combout\ = (\ega_sync_level|hcount\(9) & (!\ega_sync_level|hcount[8]~34\)) # (!\ega_sync_level|hcount\(9) & ((\ega_sync_level|hcount[8]~34\) # (GND)))
-- \ega_sync_level|hcount[9]~36\ = CARRY((!\ega_sync_level|hcount[8]~34\) # (!\ega_sync_level|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(9),
	datad => VCC,
	cin => \ega_sync_level|hcount[8]~34\,
	combout => \ega_sync_level|hcount[9]~35_combout\,
	cout => \ega_sync_level|hcount[9]~36\);

-- Location: FF_X10_Y2_N19
\ega_sync_level|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[9]~35_combout\,
	asdata => \ega_sync_level|hcount\(9),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(9));

-- Location: LCCOMB_X10_Y2_N20
\ega_sync_level|hcount[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[10]~37_combout\ = (\ega_sync_level|hcount\(10) & (\ega_sync_level|hcount[9]~36\ $ (GND))) # (!\ega_sync_level|hcount\(10) & (!\ega_sync_level|hcount[9]~36\ & VCC))
-- \ega_sync_level|hcount[10]~38\ = CARRY((\ega_sync_level|hcount\(10) & !\ega_sync_level|hcount[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(10),
	datad => VCC,
	cin => \ega_sync_level|hcount[9]~36\,
	combout => \ega_sync_level|hcount[10]~37_combout\,
	cout => \ega_sync_level|hcount[10]~38\);

-- Location: FF_X10_Y2_N21
\ega_sync_level|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[10]~37_combout\,
	asdata => \ega_sync_level|hcount\(10),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(10));

-- Location: LCCOMB_X10_Y2_N22
\ega_sync_level|hcount[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[11]~39_combout\ = (\ega_sync_level|hcount\(11) & (!\ega_sync_level|hcount[10]~38\)) # (!\ega_sync_level|hcount\(11) & ((\ega_sync_level|hcount[10]~38\) # (GND)))
-- \ega_sync_level|hcount[11]~40\ = CARRY((!\ega_sync_level|hcount[10]~38\) # (!\ega_sync_level|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(11),
	datad => VCC,
	cin => \ega_sync_level|hcount[10]~38\,
	combout => \ega_sync_level|hcount[11]~39_combout\,
	cout => \ega_sync_level|hcount[11]~40\);

-- Location: FF_X10_Y2_N23
\ega_sync_level|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[11]~39_combout\,
	asdata => \ega_sync_level|hcount\(11),
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(11));

-- Location: LCCOMB_X10_Y2_N24
\ega_sync_level|hcount[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[12]~41_combout\ = (\ega_sync_level|hcount\(12) & (\ega_sync_level|hcount[11]~40\ $ (GND))) # (!\ega_sync_level|hcount\(12) & (!\ega_sync_level|hcount[11]~40\ & VCC))
-- \ega_sync_level|hcount[12]~42\ = CARRY((\ega_sync_level|hcount\(12) & !\ega_sync_level|hcount[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(12),
	datad => VCC,
	cin => \ega_sync_level|hcount[11]~40\,
	combout => \ega_sync_level|hcount[12]~41_combout\,
	cout => \ega_sync_level|hcount[12]~42\);

-- Location: FF_X10_Y2_N25
\ega_sync_level|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[12]~41_combout\,
	asdata => VCC,
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(12));

-- Location: LCCOMB_X10_Y2_N26
\ega_sync_level|hcount[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[13]~43_combout\ = (\ega_sync_level|hcount\(13) & (!\ega_sync_level|hcount[12]~42\)) # (!\ega_sync_level|hcount\(13) & ((\ega_sync_level|hcount[12]~42\) # (GND)))
-- \ega_sync_level|hcount[13]~44\ = CARRY((!\ega_sync_level|hcount[12]~42\) # (!\ega_sync_level|hcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(13),
	datad => VCC,
	cin => \ega_sync_level|hcount[12]~42\,
	combout => \ega_sync_level|hcount[13]~43_combout\,
	cout => \ega_sync_level|hcount[13]~44\);

-- Location: FF_X10_Y2_N27
\ega_sync_level|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[13]~43_combout\,
	asdata => VCC,
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(13));

-- Location: LCCOMB_X10_Y2_N28
\ega_sync_level|hcount[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[14]~45_combout\ = (\ega_sync_level|hcount\(14) & (\ega_sync_level|hcount[13]~44\ $ (GND))) # (!\ega_sync_level|hcount\(14) & (!\ega_sync_level|hcount[13]~44\ & VCC))
-- \ega_sync_level|hcount[14]~46\ = CARRY((\ega_sync_level|hcount\(14) & !\ega_sync_level|hcount[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|hcount\(14),
	datad => VCC,
	cin => \ega_sync_level|hcount[13]~44\,
	combout => \ega_sync_level|hcount[14]~45_combout\,
	cout => \ega_sync_level|hcount[14]~46\);

-- Location: FF_X10_Y2_N29
\ega_sync_level|hcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[14]~45_combout\,
	asdata => VCC,
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(14));

-- Location: LCCOMB_X10_Y2_N30
\ega_sync_level|hcount[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hcount[15]~47_combout\ = \ega_sync_level|hcount\(15) $ (\ega_sync_level|hcount[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(15),
	cin => \ega_sync_level|hcount[14]~46\,
	combout => \ega_sync_level|hcount[15]~47_combout\);

-- Location: FF_X10_Y2_N31
\ega_sync_level|hcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hcount[15]~47_combout\,
	asdata => VCC,
	sclr => \ega_sync_level|hcount~18_combout\,
	sload => \ega_sync_level|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hcount\(15));

-- Location: LCCOMB_X9_Y2_N4
\ega_sync_level|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Equal0~3_combout\ = (\ega_sync_level|hcount\(13) & (\ega_sync_level|hcount\(14) & (\ega_sync_level|hcount\(15) & \ega_sync_level|hcount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(13),
	datab => \ega_sync_level|hcount\(14),
	datac => \ega_sync_level|hcount\(15),
	datad => \ega_sync_level|hcount\(12),
	combout => \ega_sync_level|Equal0~3_combout\);

-- Location: LCCOMB_X9_Y2_N10
\ega_sync_level|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Equal0~2_combout\ = (\ega_sync_level|hcount\(11) & (\ega_sync_level|hcount\(8) & (\ega_sync_level|hcount\(10) & \ega_sync_level|hcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|hcount\(11),
	datab => \ega_sync_level|hcount\(8),
	datac => \ega_sync_level|hcount\(10),
	datad => \ega_sync_level|hcount\(9),
	combout => \ega_sync_level|Equal0~2_combout\);

-- Location: LCCOMB_X9_Y2_N12
\ega_sync_level|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|Equal0~4_combout\ = (\ega_sync_level|Equal0~1_combout\ & (\ega_sync_level|Equal0~0_combout\ & (\ega_sync_level|Equal0~3_combout\ & \ega_sync_level|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|Equal0~1_combout\,
	datab => \ega_sync_level|Equal0~0_combout\,
	datac => \ega_sync_level|Equal0~3_combout\,
	datad => \ega_sync_level|Equal0~2_combout\,
	combout => \ega_sync_level|Equal0~4_combout\);

-- Location: LCCOMB_X9_Y7_N12
\ega_sync_level|video_enable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|video_enable~0_combout\ = (\SW3~input_o\ & (!\ega_sync_level|Equal0~4_combout\ & \mda_sync_level|LessThan6~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW3~input_o\,
	datac => \ega_sync_level|Equal0~4_combout\,
	datad => \mda_sync_level|LessThan6~54_combout\,
	combout => \ega_sync_level|video_enable~0_combout\);

-- Location: FF_X9_Y7_N13
\ega_sync_level|video_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|video_enable~0_combout\,
	ena => \ega_sync_level|video_trg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|video_enable~q\);

-- Location: CLKCTRL_G7
\ega_sync_level|video_enable~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ega_sync_level|video_enable~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ega_sync_level|video_enable~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y9_N0
\ega_vga_video|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~0_combout\ = \ega_vga_video|hcount\(0) $ (VCC)
-- \ega_vga_video|Add1~1\ = CARRY(\ega_vga_video|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(0),
	datad => VCC,
	combout => \ega_vga_video|Add1~0_combout\,
	cout => \ega_vga_video|Add1~1\);

-- Location: FF_X22_Y9_N1
\ega_vga_video|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(0));

-- Location: LCCOMB_X22_Y9_N14
\ega_vga_video|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~14_combout\ = (\ega_vga_video|hcount\(7) & (!\ega_vga_video|Add1~13\)) # (!\ega_vga_video|hcount\(7) & ((\ega_vga_video|Add1~13\) # (GND)))
-- \ega_vga_video|Add1~15\ = CARRY((!\ega_vga_video|Add1~13\) # (!\ega_vga_video|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(7),
	datad => VCC,
	cin => \ega_vga_video|Add1~13\,
	combout => \ega_vga_video|Add1~14_combout\,
	cout => \ega_vga_video|Add1~15\);

-- Location: LCCOMB_X22_Y9_N16
\ega_vga_video|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~16_combout\ = (\ega_vga_video|hcount\(8) & (\ega_vga_video|Add1~15\ $ (GND))) # (!\ega_vga_video|hcount\(8) & (!\ega_vga_video|Add1~15\ & VCC))
-- \ega_vga_video|Add1~17\ = CARRY((\ega_vga_video|hcount\(8) & !\ega_vga_video|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(8),
	datad => VCC,
	cin => \ega_vga_video|Add1~15\,
	combout => \ega_vga_video|Add1~16_combout\,
	cout => \ega_vga_video|Add1~17\);

-- Location: LCCOMB_X23_Y9_N16
\ega_vga_video|hcount~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|hcount~0_combout\ = (\ega_vga_video|Add1~16_combout\ & !\ega_vga_video|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_vga_video|Add1~16_combout\,
	datad => \ega_vga_video|Equal0~4_combout\,
	combout => \ega_vga_video|hcount~0_combout\);

-- Location: FF_X23_Y9_N17
\ega_vga_video|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|hcount~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(8));

-- Location: LCCOMB_X22_Y9_N2
\ega_vga_video|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~2_combout\ = (\ega_vga_video|hcount\(1) & (!\ega_vga_video|Add1~1\)) # (!\ega_vga_video|hcount\(1) & ((\ega_vga_video|Add1~1\) # (GND)))
-- \ega_vga_video|Add1~3\ = CARRY((!\ega_vga_video|Add1~1\) # (!\ega_vga_video|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(1),
	datad => VCC,
	cin => \ega_vga_video|Add1~1\,
	combout => \ega_vga_video|Add1~2_combout\,
	cout => \ega_vga_video|Add1~3\);

-- Location: LCCOMB_X21_Y9_N6
\ega_vga_video|hcount~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|hcount~1_combout\ = (!\ega_vga_video|Equal0~4_combout\ & \ega_vga_video|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|Equal0~4_combout\,
	datad => \ega_vga_video|Add1~2_combout\,
	combout => \ega_vga_video|hcount~1_combout\);

-- Location: FF_X21_Y9_N7
\ega_vga_video|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|hcount~1_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(1));

-- Location: LCCOMB_X22_Y9_N4
\ega_vga_video|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~4_combout\ = (\ega_vga_video|hcount\(2) & (\ega_vga_video|Add1~3\ $ (GND))) # (!\ega_vga_video|hcount\(2) & (!\ega_vga_video|Add1~3\ & VCC))
-- \ega_vga_video|Add1~5\ = CARRY((\ega_vga_video|hcount\(2) & !\ega_vga_video|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(2),
	datad => VCC,
	cin => \ega_vga_video|Add1~3\,
	combout => \ega_vga_video|Add1~4_combout\,
	cout => \ega_vga_video|Add1~5\);

-- Location: FF_X22_Y9_N5
\ega_vga_video|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~4_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(2));

-- Location: LCCOMB_X22_Y9_N6
\ega_vga_video|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~6_combout\ = (\ega_vga_video|hcount\(3) & (!\ega_vga_video|Add1~5\)) # (!\ega_vga_video|hcount\(3) & ((\ega_vga_video|Add1~5\) # (GND)))
-- \ega_vga_video|Add1~7\ = CARRY((!\ega_vga_video|Add1~5\) # (!\ega_vga_video|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(3),
	datad => VCC,
	cin => \ega_vga_video|Add1~5\,
	combout => \ega_vga_video|Add1~6_combout\,
	cout => \ega_vga_video|Add1~7\);

-- Location: FF_X22_Y9_N7
\ega_vga_video|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~6_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(3));

-- Location: LCCOMB_X21_Y9_N12
\ega_vga_video|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal0~3_combout\ = (\ega_vga_video|hcount\(8) & (\ega_vga_video|hcount\(5) & (!\ega_vga_video|hcount\(7) & !\ega_vga_video|hcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(8),
	datab => \ega_vga_video|hcount\(5),
	datac => \ega_vga_video|hcount\(7),
	datad => \ega_vga_video|hcount\(3),
	combout => \ega_vga_video|Equal0~3_combout\);

-- Location: LCCOMB_X22_Y9_N8
\ega_vga_video|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~8_combout\ = (\ega_vga_video|hcount\(4) & (\ega_vga_video|Add1~7\ $ (GND))) # (!\ega_vga_video|hcount\(4) & (!\ega_vga_video|Add1~7\ & VCC))
-- \ega_vga_video|Add1~9\ = CARRY((\ega_vga_video|hcount\(4) & !\ega_vga_video|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(4),
	datad => VCC,
	cin => \ega_vga_video|Add1~7\,
	combout => \ega_vga_video|Add1~8_combout\,
	cout => \ega_vga_video|Add1~9\);

-- Location: FF_X22_Y9_N9
\ega_vga_video|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~8_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(4));

-- Location: LCCOMB_X21_Y9_N0
\ega_vga_video|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal0~2_combout\ = (!\ega_vga_video|hcount\(1) & (!\ega_vga_video|hcount\(6) & (!\ega_vga_video|hcount\(4) & !\ega_vga_video|hcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(1),
	datab => \ega_vga_video|hcount\(6),
	datac => \ega_vga_video|hcount\(4),
	datad => \ega_vga_video|hcount\(2),
	combout => \ega_vga_video|Equal0~2_combout\);

-- Location: LCCOMB_X22_Y9_N18
\ega_vga_video|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~18_combout\ = (\ega_vga_video|hcount\(9) & (!\ega_vga_video|Add1~17\)) # (!\ega_vga_video|hcount\(9) & ((\ega_vga_video|Add1~17\) # (GND)))
-- \ega_vga_video|Add1~19\ = CARRY((!\ega_vga_video|Add1~17\) # (!\ega_vga_video|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(9),
	datad => VCC,
	cin => \ega_vga_video|Add1~17\,
	combout => \ega_vga_video|Add1~18_combout\,
	cout => \ega_vga_video|Add1~19\);

-- Location: LCCOMB_X23_Y9_N26
\ega_vga_video|hcount~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|hcount~3_combout\ = (!\ega_vga_video|Equal0~4_combout\ & \ega_vga_video|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|Equal0~4_combout\,
	datad => \ega_vga_video|Add1~18_combout\,
	combout => \ega_vga_video|hcount~3_combout\);

-- Location: FF_X23_Y9_N27
\ega_vga_video|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|hcount~3_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(9));

-- Location: LCCOMB_X22_Y9_N20
\ega_vga_video|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~20_combout\ = (\ega_vga_video|hcount\(10) & (\ega_vga_video|Add1~19\ $ (GND))) # (!\ega_vga_video|hcount\(10) & (!\ega_vga_video|Add1~19\ & VCC))
-- \ega_vga_video|Add1~21\ = CARRY((\ega_vga_video|hcount\(10) & !\ega_vga_video|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(10),
	datad => VCC,
	cin => \ega_vga_video|Add1~19\,
	combout => \ega_vga_video|Add1~20_combout\,
	cout => \ega_vga_video|Add1~21\);

-- Location: FF_X22_Y9_N21
\ega_vga_video|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~20_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(10));

-- Location: LCCOMB_X22_Y9_N22
\ega_vga_video|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~22_combout\ = (\ega_vga_video|hcount\(11) & (!\ega_vga_video|Add1~21\)) # (!\ega_vga_video|hcount\(11) & ((\ega_vga_video|Add1~21\) # (GND)))
-- \ega_vga_video|Add1~23\ = CARRY((!\ega_vga_video|Add1~21\) # (!\ega_vga_video|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(11),
	datad => VCC,
	cin => \ega_vga_video|Add1~21\,
	combout => \ega_vga_video|Add1~22_combout\,
	cout => \ega_vga_video|Add1~23\);

-- Location: FF_X22_Y9_N23
\ega_vga_video|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~22_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(11));

-- Location: LCCOMB_X22_Y9_N24
\ega_vga_video|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~24_combout\ = (\ega_vga_video|hcount\(12) & (\ega_vga_video|Add1~23\ $ (GND))) # (!\ega_vga_video|hcount\(12) & (!\ega_vga_video|Add1~23\ & VCC))
-- \ega_vga_video|Add1~25\ = CARRY((\ega_vga_video|hcount\(12) & !\ega_vga_video|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(12),
	datad => VCC,
	cin => \ega_vga_video|Add1~23\,
	combout => \ega_vga_video|Add1~24_combout\,
	cout => \ega_vga_video|Add1~25\);

-- Location: FF_X22_Y9_N25
\ega_vga_video|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~24_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(12));

-- Location: LCCOMB_X22_Y9_N26
\ega_vga_video|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~26_combout\ = (\ega_vga_video|hcount\(13) & (!\ega_vga_video|Add1~25\)) # (!\ega_vga_video|hcount\(13) & ((\ega_vga_video|Add1~25\) # (GND)))
-- \ega_vga_video|Add1~27\ = CARRY((!\ega_vga_video|Add1~25\) # (!\ega_vga_video|hcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(13),
	datad => VCC,
	cin => \ega_vga_video|Add1~25\,
	combout => \ega_vga_video|Add1~26_combout\,
	cout => \ega_vga_video|Add1~27\);

-- Location: FF_X22_Y9_N27
\ega_vga_video|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~26_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(13));

-- Location: LCCOMB_X22_Y9_N28
\ega_vga_video|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~28_combout\ = (\ega_vga_video|hcount\(14) & (\ega_vga_video|Add1~27\ $ (GND))) # (!\ega_vga_video|hcount\(14) & (!\ega_vga_video|Add1~27\ & VCC))
-- \ega_vga_video|Add1~29\ = CARRY((\ega_vga_video|hcount\(14) & !\ega_vga_video|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(14),
	datad => VCC,
	cin => \ega_vga_video|Add1~27\,
	combout => \ega_vga_video|Add1~28_combout\,
	cout => \ega_vga_video|Add1~29\);

-- Location: FF_X22_Y9_N29
\ega_vga_video|hcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~28_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(14));

-- Location: LCCOMB_X22_Y9_N30
\ega_vga_video|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~30_combout\ = \ega_vga_video|hcount\(15) $ (\ega_vga_video|Add1~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(15),
	cin => \ega_vga_video|Add1~29\,
	combout => \ega_vga_video|Add1~30_combout\);

-- Location: FF_X22_Y9_N31
\ega_vga_video|hcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~30_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(15));

-- Location: LCCOMB_X23_Y9_N22
\ega_vga_video|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal0~0_combout\ = (!\ega_vga_video|hcount\(14) & (!\ega_vga_video|hcount\(15) & (!\ega_vga_video|hcount\(13) & !\ega_vga_video|hcount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(14),
	datab => \ega_vga_video|hcount\(15),
	datac => \ega_vga_video|hcount\(13),
	datad => \ega_vga_video|hcount\(12),
	combout => \ega_vga_video|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y9_N18
\ega_vga_video|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal0~1_combout\ = (\ega_vga_video|hcount\(9) & (!\ega_vga_video|hcount\(10) & (\ega_vga_video|Equal0~0_combout\ & !\ega_vga_video|hcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(9),
	datab => \ega_vga_video|hcount\(10),
	datac => \ega_vga_video|Equal0~0_combout\,
	datad => \ega_vga_video|hcount\(11),
	combout => \ega_vga_video|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y9_N20
\ega_vga_video|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal0~4_combout\ = (\ega_vga_video|Equal0~3_combout\ & (\ega_vga_video|Equal0~2_combout\ & (\ega_vga_video|hcount\(0) & \ega_vga_video|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal0~3_combout\,
	datab => \ega_vga_video|Equal0~2_combout\,
	datac => \ega_vga_video|hcount\(0),
	datad => \ega_vga_video|Equal0~1_combout\,
	combout => \ega_vga_video|Equal0~4_combout\);

-- Location: LCCOMB_X22_Y9_N10
\ega_vga_video|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~10_combout\ = (\ega_vga_video|hcount\(5) & (!\ega_vga_video|Add1~9\)) # (!\ega_vga_video|hcount\(5) & ((\ega_vga_video|Add1~9\) # (GND)))
-- \ega_vga_video|Add1~11\ = CARRY((!\ega_vga_video|Add1~9\) # (!\ega_vga_video|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(5),
	datad => VCC,
	cin => \ega_vga_video|Add1~9\,
	combout => \ega_vga_video|Add1~10_combout\,
	cout => \ega_vga_video|Add1~11\);

-- Location: LCCOMB_X23_Y9_N24
\ega_vga_video|hcount~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|hcount~2_combout\ = (!\ega_vga_video|Equal0~4_combout\ & \ega_vga_video|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|Equal0~4_combout\,
	datad => \ega_vga_video|Add1~10_combout\,
	combout => \ega_vga_video|hcount~2_combout\);

-- Location: FF_X23_Y9_N25
\ega_vga_video|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|hcount~2_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(5));

-- Location: LCCOMB_X22_Y9_N12
\ega_vga_video|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add1~12_combout\ = (\ega_vga_video|hcount\(6) & (\ega_vga_video|Add1~11\ $ (GND))) # (!\ega_vga_video|hcount\(6) & (!\ega_vga_video|Add1~11\ & VCC))
-- \ega_vga_video|Add1~13\ = CARRY((\ega_vga_video|hcount\(6) & !\ega_vga_video|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(6),
	datad => VCC,
	cin => \ega_vga_video|Add1~11\,
	combout => \ega_vga_video|Add1~12_combout\,
	cout => \ega_vga_video|Add1~13\);

-- Location: FF_X22_Y9_N13
\ega_vga_video|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~12_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(6));

-- Location: FF_X22_Y9_N15
\ega_vga_video|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add1~14_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hcount\(7));

-- Location: LCCOMB_X23_Y9_N4
\ega_vga_video|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal5~0_combout\ = (\ega_vga_video|hcount\(7) & (!\ega_vga_video|hcount\(8) & (\ega_vga_video|hcount\(3) & !\ega_vga_video|hcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(7),
	datab => \ega_vga_video|hcount\(8),
	datac => \ega_vga_video|hcount\(3),
	datad => \ega_vga_video|hcount\(5),
	combout => \ega_vga_video|Equal5~0_combout\);

-- Location: LCCOMB_X23_Y9_N12
\ega_vga_video|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal0~5_combout\ = (!\ega_vga_video|hcount\(11) & (\ega_vga_video|Equal0~0_combout\ & !\ega_vga_video|hcount\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(11),
	datac => \ega_vga_video|Equal0~0_combout\,
	datad => \ega_vga_video|hcount\(10),
	combout => \ega_vga_video|Equal0~5_combout\);

-- Location: LCCOMB_X23_Y9_N10
\ega_vga_video|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal0~6_combout\ = (\ega_vga_video|hcount\(9) & (\ega_vga_video|Equal0~2_combout\ & \ega_vga_video|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(9),
	datac => \ega_vga_video|Equal0~2_combout\,
	datad => \ega_vga_video|Equal0~5_combout\,
	combout => \ega_vga_video|Equal0~6_combout\);

-- Location: LCCOMB_X23_Y9_N30
\ega_vga_video|rd_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|rd_req~0_combout\ = (\ega_vga_video|rd_req~q\) # ((!\ega_vga_video|hcount\(0) & (\ega_vga_video|Equal5~0_combout\ & \ega_vga_video|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(0),
	datab => \ega_vga_video|Equal5~0_combout\,
	datac => \ega_vga_video|rd_req~q\,
	datad => \ega_vga_video|Equal0~6_combout\,
	combout => \ega_vga_video|rd_req~0_combout\);

-- Location: LCCOMB_X22_Y8_N28
\ega_sram|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~20_combout\ = (\ega_sram|SramRoutineSeq\(10) & (\ega_sram|Add0~19\ $ (GND))) # (!\ega_sram|SramRoutineSeq\(10) & (!\ega_sram|Add0~19\ & VCC))
-- \ega_sram|Add0~21\ = CARRY((\ega_sram|SramRoutineSeq\(10) & !\ega_sram|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(10),
	datad => VCC,
	cin => \ega_sram|Add0~19\,
	combout => \ega_sram|Add0~20_combout\,
	cout => \ega_sram|Add0~21\);

-- Location: LCCOMB_X22_Y8_N30
\ega_sram|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~22_combout\ = \ega_sram|SramRoutineSeq\(11) $ (\ega_sram|Add0~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(11),
	cin => \ega_sram|Add0~21\,
	combout => \ega_sram|Add0~22_combout\);

-- Location: LCCOMB_X23_Y8_N0
\ega_sram|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector0~2_combout\ = (\ega_sram|Add0~22_combout\ & ((\ega_sram|Selector11~2_combout\) # (\ega_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|Add0~22_combout\,
	datac => \ega_sram|Selector11~2_combout\,
	datad => \ega_sram|Selector11~0_combout\,
	combout => \ega_sram|Selector0~2_combout\);

-- Location: FF_X23_Y8_N1
\ega_sram|SramRoutineSeq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector0~2_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(11));

-- Location: LCCOMB_X23_Y8_N22
\ega_sram|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|LessThan1~1_combout\ = (!\ega_sram|SramRoutineSeq\(10) & (!\ega_sram|SramRoutineSeq\(11) & (!\ega_sram|SramRoutineSeq\(9) & !\ega_sram|SramRoutineSeq\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(10),
	datab => \ega_sram|SramRoutineSeq\(11),
	datac => \ega_sram|SramRoutineSeq\(9),
	datad => \ega_sram|SramRoutineSeq\(7),
	combout => \ega_sram|LessThan1~1_combout\);

-- Location: LCCOMB_X24_Y8_N18
\ega_sram|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector11~1_combout\ = (!\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|store_col~0_combout\,
	datab => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \ega_sram|SramRoutineSeq\(0),
	datad => \ega_sram|Selector11~0_combout\,
	combout => \ega_sram|Selector11~1_combout\);

-- Location: FF_X24_Y8_N19
\ega_sram|SramRoutineSeq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector11~1_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(0));

-- Location: LCCOMB_X22_Y8_N8
\ega_sram|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~1\ = CARRY(\ega_sram|SramRoutineSeq\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datad => VCC,
	cout => \ega_sram|Add0~1\);

-- Location: LCCOMB_X22_Y8_N10
\ega_sram|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~2_combout\ = (\ega_sram|SramRoutineSeq\(1) & (!\ega_sram|Add0~1\)) # (!\ega_sram|SramRoutineSeq\(1) & ((\ega_sram|Add0~1\) # (GND)))
-- \ega_sram|Add0~3\ = CARRY((!\ega_sram|Add0~1\) # (!\ega_sram|SramRoutineSeq\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(1),
	datad => VCC,
	cin => \ega_sram|Add0~1\,
	combout => \ega_sram|Add0~2_combout\,
	cout => \ega_sram|Add0~3\);

-- Location: LCCOMB_X22_Y8_N2
\ega_sram|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector10~0_combout\ = (\ega_sram|Add0~2_combout\ & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add0~2_combout\,
	datab => \ega_sram|Selector11~0_combout\,
	datac => \ega_sram|store_col~0_combout\,
	datad => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \ega_sram|Selector10~0_combout\);

-- Location: FF_X22_Y8_N3
\ega_sram|SramRoutineSeq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector10~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(1));

-- Location: LCCOMB_X22_Y8_N12
\ega_sram|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~4_combout\ = (\ega_sram|SramRoutineSeq\(2) & (\ega_sram|Add0~3\ $ (GND))) # (!\ega_sram|SramRoutineSeq\(2) & (!\ega_sram|Add0~3\ & VCC))
-- \ega_sram|Add0~5\ = CARRY((\ega_sram|SramRoutineSeq\(2) & !\ega_sram|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(2),
	datad => VCC,
	cin => \ega_sram|Add0~3\,
	combout => \ega_sram|Add0~4_combout\,
	cout => \ega_sram|Add0~5\);

-- Location: LCCOMB_X23_Y8_N18
\ega_sram|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector9~0_combout\ = (\ega_sram|Add0~4_combout\ & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add0~4_combout\,
	datab => \ega_sram|store_col~0_combout\,
	datac => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \ega_sram|Selector11~0_combout\,
	combout => \ega_sram|Selector9~0_combout\);

-- Location: FF_X23_Y8_N19
\ega_sram|SramRoutineSeq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector9~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(2));

-- Location: LCCOMB_X22_Y8_N14
\ega_sram|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~6_combout\ = (\ega_sram|SramRoutineSeq\(3) & (!\ega_sram|Add0~5\)) # (!\ega_sram|SramRoutineSeq\(3) & ((\ega_sram|Add0~5\) # (GND)))
-- \ega_sram|Add0~7\ = CARRY((!\ega_sram|Add0~5\) # (!\ega_sram|SramRoutineSeq\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(3),
	datad => VCC,
	cin => \ega_sram|Add0~5\,
	combout => \ega_sram|Add0~6_combout\,
	cout => \ega_sram|Add0~7\);

-- Location: LCCOMB_X23_Y8_N24
\ega_sram|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector8~0_combout\ = (\ega_sram|Add0~6_combout\ & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector11~0_combout\,
	datab => \ega_sram|store_col~0_combout\,
	datac => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \ega_sram|Add0~6_combout\,
	combout => \ega_sram|Selector8~0_combout\);

-- Location: FF_X23_Y8_N25
\ega_sram|SramRoutineSeq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector8~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(3));

-- Location: LCCOMB_X22_Y8_N16
\ega_sram|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~8_combout\ = (\ega_sram|SramRoutineSeq\(4) & (\ega_sram|Add0~7\ $ (GND))) # (!\ega_sram|SramRoutineSeq\(4) & (!\ega_sram|Add0~7\ & VCC))
-- \ega_sram|Add0~9\ = CARRY((\ega_sram|SramRoutineSeq\(4) & !\ega_sram|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(4),
	datad => VCC,
	cin => \ega_sram|Add0~7\,
	combout => \ega_sram|Add0~8_combout\,
	cout => \ega_sram|Add0~9\);

-- Location: LCCOMB_X23_Y8_N20
\ega_sram|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector7~0_combout\ = (\ega_sram|Add0~8_combout\ & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add0~8_combout\,
	datab => \ega_sram|store_col~0_combout\,
	datac => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \ega_sram|Selector11~0_combout\,
	combout => \ega_sram|Selector7~0_combout\);

-- Location: FF_X23_Y8_N21
\ega_sram|SramRoutineSeq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector7~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(4));

-- Location: LCCOMB_X22_Y8_N18
\ega_sram|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~10_combout\ = (\ega_sram|SramRoutineSeq\(5) & (!\ega_sram|Add0~9\)) # (!\ega_sram|SramRoutineSeq\(5) & ((\ega_sram|Add0~9\) # (GND)))
-- \ega_sram|Add0~11\ = CARRY((!\ega_sram|Add0~9\) # (!\ega_sram|SramRoutineSeq\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(5),
	datad => VCC,
	cin => \ega_sram|Add0~9\,
	combout => \ega_sram|Add0~10_combout\,
	cout => \ega_sram|Add0~11\);

-- Location: LCCOMB_X23_Y8_N30
\ega_sram|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector6~0_combout\ = (\ega_sram|Add0~10_combout\ & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector11~0_combout\,
	datab => \ega_sram|store_col~0_combout\,
	datac => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \ega_sram|Add0~10_combout\,
	combout => \ega_sram|Selector6~0_combout\);

-- Location: FF_X23_Y8_N31
\ega_sram|SramRoutineSeq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector6~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(5));

-- Location: LCCOMB_X23_Y8_N26
\ega_sram|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|LessThan1~0_combout\ = (\ega_sram|SramRoutineSeq\(5) & (\ega_sram|SramRoutineSeq\(4) & (\ega_sram|SramRoutineSeq\(6) & \ega_sram|SramRoutineSeq\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(5),
	datab => \ega_sram|SramRoutineSeq\(4),
	datac => \ega_sram|SramRoutineSeq\(6),
	datad => \ega_sram|SramRoutineSeq\(3),
	combout => \ega_sram|LessThan1~0_combout\);

-- Location: LCCOMB_X23_Y8_N6
\ega_sram|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Equal0~4_combout\ = (!\ega_sram|SramRoutineSeq\(10) & (!\ega_sram|SramRoutineSeq\(9) & (!\ega_sram|SramRoutineSeq\(8) & !\ega_sram|SramRoutineSeq\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(10),
	datab => \ega_sram|SramRoutineSeq\(9),
	datac => \ega_sram|SramRoutineSeq\(8),
	datad => \ega_sram|SramRoutineSeq\(11),
	combout => \ega_sram|Equal0~4_combout\);

-- Location: LCCOMB_X23_Y8_N28
\ega_sram|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|LessThan1~2_combout\ = (!\ega_sram|Equal0~4_combout\ & (((\ega_sram|SramRoutineSeq\(2) & \ega_sram|LessThan1~0_combout\)) # (!\ega_sram|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|LessThan1~1_combout\,
	datab => \ega_sram|SramRoutineSeq\(2),
	datac => \ega_sram|LessThan1~0_combout\,
	datad => \ega_sram|Equal0~4_combout\,
	combout => \ega_sram|LessThan1~2_combout\);

-- Location: LCCOMB_X24_Y8_N12
\ega_sram|Selector11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector11~2_combout\ = (\ega_sram|SramRoutine.SramRoutine_Store~q\ & ((\ega_sram|Equal0~3_combout\) # (!\ega_sram|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~3_combout\,
	datab => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|Selector11~2_combout\);

-- Location: LCCOMB_X21_Y4_N0
\ega_genlock|hcount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[0]~14_combout\ = \ega_genlock|hcount\(0) $ (VCC)
-- \ega_genlock|hcount[0]~15\ = CARRY(\ega_genlock|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(0),
	datad => VCC,
	combout => \ega_genlock|hcount[0]~14_combout\,
	cout => \ega_genlock|hcount[0]~15\);

-- Location: LCCOMB_X11_Y5_N26
\ega_sync_level|hblank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|hblank~0_combout\ = (!\ega_sync_level|sync~q\ & (\H~input_o\ & \ega_sync_level|LessThan1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sync_level|sync~q\,
	datac => \H~input_o\,
	datad => \ega_sync_level|LessThan1~6_combout\,
	combout => \ega_sync_level|hblank~0_combout\);

-- Location: FF_X11_Y5_N27
\ega_sync_level|hblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|hblank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|hblank~q\);

-- Location: FF_X22_Y4_N15
\ega_genlock|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|hcount[0]~14_combout\,
	sclr => \ega_sync_level|hblank~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(0));

-- Location: LCCOMB_X21_Y4_N2
\ega_genlock|hcount[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[1]~16_combout\ = (\ega_genlock|hcount\(1) & (!\ega_genlock|hcount[0]~15\)) # (!\ega_genlock|hcount\(1) & ((\ega_genlock|hcount[0]~15\) # (GND)))
-- \ega_genlock|hcount[1]~17\ = CARRY((!\ega_genlock|hcount[0]~15\) # (!\ega_genlock|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(1),
	datad => VCC,
	cin => \ega_genlock|hcount[0]~15\,
	combout => \ega_genlock|hcount[1]~16_combout\,
	cout => \ega_genlock|hcount[1]~17\);

-- Location: FF_X21_Y4_N3
\ega_genlock|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[1]~16_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(1));

-- Location: LCCOMB_X21_Y4_N4
\ega_genlock|hcount[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[2]~18_combout\ = (\ega_genlock|hcount\(2) & (\ega_genlock|hcount[1]~17\ $ (GND))) # (!\ega_genlock|hcount\(2) & (!\ega_genlock|hcount[1]~17\ & VCC))
-- \ega_genlock|hcount[2]~19\ = CARRY((\ega_genlock|hcount\(2) & !\ega_genlock|hcount[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(2),
	datad => VCC,
	cin => \ega_genlock|hcount[1]~17\,
	combout => \ega_genlock|hcount[2]~18_combout\,
	cout => \ega_genlock|hcount[2]~19\);

-- Location: FF_X21_Y4_N5
\ega_genlock|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[2]~18_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(2));

-- Location: LCCOMB_X21_Y4_N6
\ega_genlock|hcount[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[3]~20_combout\ = (\ega_genlock|hcount\(3) & (!\ega_genlock|hcount[2]~19\)) # (!\ega_genlock|hcount\(3) & ((\ega_genlock|hcount[2]~19\) # (GND)))
-- \ega_genlock|hcount[3]~21\ = CARRY((!\ega_genlock|hcount[2]~19\) # (!\ega_genlock|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(3),
	datad => VCC,
	cin => \ega_genlock|hcount[2]~19\,
	combout => \ega_genlock|hcount[3]~20_combout\,
	cout => \ega_genlock|hcount[3]~21\);

-- Location: FF_X21_Y4_N7
\ega_genlock|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[3]~20_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(3));

-- Location: LCCOMB_X21_Y4_N8
\ega_genlock|hcount[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[4]~22_combout\ = (\ega_genlock|hcount\(4) & (\ega_genlock|hcount[3]~21\ $ (GND))) # (!\ega_genlock|hcount\(4) & (!\ega_genlock|hcount[3]~21\ & VCC))
-- \ega_genlock|hcount[4]~23\ = CARRY((\ega_genlock|hcount\(4) & !\ega_genlock|hcount[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(4),
	datad => VCC,
	cin => \ega_genlock|hcount[3]~21\,
	combout => \ega_genlock|hcount[4]~22_combout\,
	cout => \ega_genlock|hcount[4]~23\);

-- Location: FF_X21_Y4_N9
\ega_genlock|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[4]~22_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(4));

-- Location: LCCOMB_X21_Y4_N10
\ega_genlock|hcount[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[5]~24_combout\ = (\ega_genlock|hcount\(5) & (!\ega_genlock|hcount[4]~23\)) # (!\ega_genlock|hcount\(5) & ((\ega_genlock|hcount[4]~23\) # (GND)))
-- \ega_genlock|hcount[5]~25\ = CARRY((!\ega_genlock|hcount[4]~23\) # (!\ega_genlock|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(5),
	datad => VCC,
	cin => \ega_genlock|hcount[4]~23\,
	combout => \ega_genlock|hcount[5]~24_combout\,
	cout => \ega_genlock|hcount[5]~25\);

-- Location: FF_X21_Y4_N11
\ega_genlock|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[5]~24_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(5));

-- Location: LCCOMB_X21_Y4_N12
\ega_genlock|hcount[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[6]~26_combout\ = (\ega_genlock|hcount\(6) & (\ega_genlock|hcount[5]~25\ $ (GND))) # (!\ega_genlock|hcount\(6) & (!\ega_genlock|hcount[5]~25\ & VCC))
-- \ega_genlock|hcount[6]~27\ = CARRY((\ega_genlock|hcount\(6) & !\ega_genlock|hcount[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(6),
	datad => VCC,
	cin => \ega_genlock|hcount[5]~25\,
	combout => \ega_genlock|hcount[6]~26_combout\,
	cout => \ega_genlock|hcount[6]~27\);

-- Location: FF_X21_Y4_N13
\ega_genlock|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[6]~26_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(6));

-- Location: LCCOMB_X21_Y4_N14
\ega_genlock|hcount[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[7]~28_combout\ = (\ega_genlock|hcount\(7) & (!\ega_genlock|hcount[6]~27\)) # (!\ega_genlock|hcount\(7) & ((\ega_genlock|hcount[6]~27\) # (GND)))
-- \ega_genlock|hcount[7]~29\ = CARRY((!\ega_genlock|hcount[6]~27\) # (!\ega_genlock|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(7),
	datad => VCC,
	cin => \ega_genlock|hcount[6]~27\,
	combout => \ega_genlock|hcount[7]~28_combout\,
	cout => \ega_genlock|hcount[7]~29\);

-- Location: FF_X21_Y4_N15
\ega_genlock|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[7]~28_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(7));

-- Location: LCCOMB_X21_Y4_N16
\ega_genlock|hcount[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[8]~30_combout\ = (\ega_genlock|hcount\(8) & (\ega_genlock|hcount[7]~29\ $ (GND))) # (!\ega_genlock|hcount\(8) & (!\ega_genlock|hcount[7]~29\ & VCC))
-- \ega_genlock|hcount[8]~31\ = CARRY((\ega_genlock|hcount\(8) & !\ega_genlock|hcount[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(8),
	datad => VCC,
	cin => \ega_genlock|hcount[7]~29\,
	combout => \ega_genlock|hcount[8]~30_combout\,
	cout => \ega_genlock|hcount[8]~31\);

-- Location: FF_X21_Y4_N17
\ega_genlock|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[8]~30_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(8));

-- Location: LCCOMB_X21_Y4_N18
\ega_genlock|hcount[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[9]~32_combout\ = (\ega_genlock|hcount\(9) & (!\ega_genlock|hcount[8]~31\)) # (!\ega_genlock|hcount\(9) & ((\ega_genlock|hcount[8]~31\) # (GND)))
-- \ega_genlock|hcount[9]~33\ = CARRY((!\ega_genlock|hcount[8]~31\) # (!\ega_genlock|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(9),
	datad => VCC,
	cin => \ega_genlock|hcount[8]~31\,
	combout => \ega_genlock|hcount[9]~32_combout\,
	cout => \ega_genlock|hcount[9]~33\);

-- Location: FF_X21_Y4_N19
\ega_genlock|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[9]~32_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(9));

-- Location: LCCOMB_X21_Y4_N20
\ega_genlock|hcount[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[10]~34_combout\ = (\ega_genlock|hcount\(10) & (\ega_genlock|hcount[9]~33\ $ (GND))) # (!\ega_genlock|hcount\(10) & (!\ega_genlock|hcount[9]~33\ & VCC))
-- \ega_genlock|hcount[10]~35\ = CARRY((\ega_genlock|hcount\(10) & !\ega_genlock|hcount[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(10),
	datad => VCC,
	cin => \ega_genlock|hcount[9]~33\,
	combout => \ega_genlock|hcount[10]~34_combout\,
	cout => \ega_genlock|hcount[10]~35\);

-- Location: FF_X21_Y4_N21
\ega_genlock|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[10]~34_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(10));

-- Location: LCCOMB_X21_Y4_N22
\ega_genlock|hcount[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[11]~36_combout\ = (\ega_genlock|hcount\(11) & (!\ega_genlock|hcount[10]~35\)) # (!\ega_genlock|hcount\(11) & ((\ega_genlock|hcount[10]~35\) # (GND)))
-- \ega_genlock|hcount[11]~37\ = CARRY((!\ega_genlock|hcount[10]~35\) # (!\ega_genlock|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(11),
	datad => VCC,
	cin => \ega_genlock|hcount[10]~35\,
	combout => \ega_genlock|hcount[11]~36_combout\,
	cout => \ega_genlock|hcount[11]~37\);

-- Location: FF_X21_Y4_N23
\ega_genlock|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[11]~36_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(11));

-- Location: LCCOMB_X21_Y4_N24
\ega_genlock|hcount[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[12]~38_combout\ = (\ega_genlock|hcount\(12) & (\ega_genlock|hcount[11]~37\ $ (GND))) # (!\ega_genlock|hcount\(12) & (!\ega_genlock|hcount[11]~37\ & VCC))
-- \ega_genlock|hcount[12]~39\ = CARRY((\ega_genlock|hcount\(12) & !\ega_genlock|hcount[11]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(12),
	datad => VCC,
	cin => \ega_genlock|hcount[11]~37\,
	combout => \ega_genlock|hcount[12]~38_combout\,
	cout => \ega_genlock|hcount[12]~39\);

-- Location: FF_X21_Y4_N25
\ega_genlock|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[12]~38_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(12));

-- Location: LCCOMB_X22_Y4_N4
\ega_genlock|row_number~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|row_number~4_combout\ = (!\ega_genlock|hcount\(7) & (!\ega_genlock|hcount\(9) & (!\ega_genlock|hcount\(3) & !\ega_genlock|hcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(7),
	datab => \ega_genlock|hcount\(9),
	datac => \ega_genlock|hcount\(3),
	datad => \ega_genlock|hcount\(11),
	combout => \ega_genlock|row_number~4_combout\);

-- Location: LCCOMB_X22_Y4_N16
\ega_genlock|row_number~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|row_number~5_combout\ = (\ega_genlock|hcount\(5) & (\ega_genlock|hcount\(4) & (\ega_genlock|hcount\(8) & \ega_genlock|hcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(5),
	datab => \ega_genlock|hcount\(4),
	datac => \ega_genlock|hcount\(8),
	datad => \ega_genlock|hcount\(6),
	combout => \ega_genlock|row_number~5_combout\);

-- Location: LCCOMB_X22_Y4_N26
\ega_genlock|row_number~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|row_number~6_combout\ = (\ega_genlock|hcount\(10) & (\ega_genlock|hcount\(12) & (\ega_genlock|row_number~4_combout\ & \ega_genlock|row_number~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(10),
	datab => \ega_genlock|hcount\(12),
	datac => \ega_genlock|row_number~4_combout\,
	datad => \ega_genlock|row_number~5_combout\,
	combout => \ega_genlock|row_number~6_combout\);

-- Location: LCCOMB_X24_Y4_N0
\ega_genlock|vcount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[0]~14_combout\ = \ega_genlock|vcount\(0) $ (VCC)
-- \ega_genlock|vcount[0]~15\ = CARRY(\ega_genlock|vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|vcount\(0),
	datad => VCC,
	combout => \ega_genlock|vcount[0]~14_combout\,
	cout => \ega_genlock|vcount[0]~15\);

-- Location: LCCOMB_X23_Y4_N10
\ega_genlock|vcount~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount~32_combout\ = (\ega_sync_level|hblank~q\) # (\ega_sync_level|vblank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|hblank~q\,
	datad => \ega_sync_level|vblank~q\,
	combout => \ega_genlock|vcount~32_combout\);

-- Location: FF_X24_Y4_N1
\ega_genlock|vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[0]~14_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(0));

-- Location: LCCOMB_X24_Y4_N2
\ega_genlock|vcount[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[1]~16_combout\ = (\ega_genlock|vcount\(1) & (!\ega_genlock|vcount[0]~15\)) # (!\ega_genlock|vcount\(1) & ((\ega_genlock|vcount[0]~15\) # (GND)))
-- \ega_genlock|vcount[1]~17\ = CARRY((!\ega_genlock|vcount[0]~15\) # (!\ega_genlock|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|vcount\(1),
	datad => VCC,
	cin => \ega_genlock|vcount[0]~15\,
	combout => \ega_genlock|vcount[1]~16_combout\,
	cout => \ega_genlock|vcount[1]~17\);

-- Location: FF_X24_Y4_N3
\ega_genlock|vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[1]~16_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(1));

-- Location: LCCOMB_X24_Y4_N4
\ega_genlock|vcount[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[2]~18_combout\ = (\ega_genlock|vcount\(2) & (\ega_genlock|vcount[1]~17\ $ (GND))) # (!\ega_genlock|vcount\(2) & (!\ega_genlock|vcount[1]~17\ & VCC))
-- \ega_genlock|vcount[2]~19\ = CARRY((\ega_genlock|vcount\(2) & !\ega_genlock|vcount[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|vcount\(2),
	datad => VCC,
	cin => \ega_genlock|vcount[1]~17\,
	combout => \ega_genlock|vcount[2]~18_combout\,
	cout => \ega_genlock|vcount[2]~19\);

-- Location: FF_X24_Y4_N5
\ega_genlock|vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[2]~18_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(2));

-- Location: LCCOMB_X24_Y4_N6
\ega_genlock|vcount[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[3]~20_combout\ = (\ega_genlock|vcount\(3) & (!\ega_genlock|vcount[2]~19\)) # (!\ega_genlock|vcount\(3) & ((\ega_genlock|vcount[2]~19\) # (GND)))
-- \ega_genlock|vcount[3]~21\ = CARRY((!\ega_genlock|vcount[2]~19\) # (!\ega_genlock|vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(3),
	datad => VCC,
	cin => \ega_genlock|vcount[2]~19\,
	combout => \ega_genlock|vcount[3]~20_combout\,
	cout => \ega_genlock|vcount[3]~21\);

-- Location: FF_X24_Y4_N7
\ega_genlock|vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[3]~20_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(3));

-- Location: LCCOMB_X24_Y4_N8
\ega_genlock|vcount[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[4]~22_combout\ = (\ega_genlock|vcount\(4) & (\ega_genlock|vcount[3]~21\ $ (GND))) # (!\ega_genlock|vcount\(4) & (!\ega_genlock|vcount[3]~21\ & VCC))
-- \ega_genlock|vcount[4]~23\ = CARRY((\ega_genlock|vcount\(4) & !\ega_genlock|vcount[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|vcount\(4),
	datad => VCC,
	cin => \ega_genlock|vcount[3]~21\,
	combout => \ega_genlock|vcount[4]~22_combout\,
	cout => \ega_genlock|vcount[4]~23\);

-- Location: FF_X24_Y4_N9
\ega_genlock|vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[4]~22_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(4));

-- Location: LCCOMB_X24_Y4_N10
\ega_genlock|vcount[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[5]~24_combout\ = (\ega_genlock|vcount\(5) & (!\ega_genlock|vcount[4]~23\)) # (!\ega_genlock|vcount\(5) & ((\ega_genlock|vcount[4]~23\) # (GND)))
-- \ega_genlock|vcount[5]~25\ = CARRY((!\ega_genlock|vcount[4]~23\) # (!\ega_genlock|vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(5),
	datad => VCC,
	cin => \ega_genlock|vcount[4]~23\,
	combout => \ega_genlock|vcount[5]~24_combout\,
	cout => \ega_genlock|vcount[5]~25\);

-- Location: FF_X24_Y4_N11
\ega_genlock|vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[5]~24_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(5));

-- Location: LCCOMB_X24_Y4_N12
\ega_genlock|vcount[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[6]~26_combout\ = (\ega_genlock|vcount\(6) & (\ega_genlock|vcount[5]~25\ $ (GND))) # (!\ega_genlock|vcount\(6) & (!\ega_genlock|vcount[5]~25\ & VCC))
-- \ega_genlock|vcount[6]~27\ = CARRY((\ega_genlock|vcount\(6) & !\ega_genlock|vcount[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(6),
	datad => VCC,
	cin => \ega_genlock|vcount[5]~25\,
	combout => \ega_genlock|vcount[6]~26_combout\,
	cout => \ega_genlock|vcount[6]~27\);

-- Location: FF_X24_Y4_N13
\ega_genlock|vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[6]~26_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(6));

-- Location: LCCOMB_X24_Y4_N14
\ega_genlock|vcount[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[7]~28_combout\ = (\ega_genlock|vcount\(7) & (!\ega_genlock|vcount[6]~27\)) # (!\ega_genlock|vcount\(7) & ((\ega_genlock|vcount[6]~27\) # (GND)))
-- \ega_genlock|vcount[7]~29\ = CARRY((!\ega_genlock|vcount[6]~27\) # (!\ega_genlock|vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|vcount\(7),
	datad => VCC,
	cin => \ega_genlock|vcount[6]~27\,
	combout => \ega_genlock|vcount[7]~28_combout\,
	cout => \ega_genlock|vcount[7]~29\);

-- Location: FF_X24_Y4_N15
\ega_genlock|vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[7]~28_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(7));

-- Location: LCCOMB_X24_Y4_N16
\ega_genlock|vcount[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[8]~30_combout\ = (\ega_genlock|vcount\(8) & (\ega_genlock|vcount[7]~29\ $ (GND))) # (!\ega_genlock|vcount\(8) & (!\ega_genlock|vcount[7]~29\ & VCC))
-- \ega_genlock|vcount[8]~31\ = CARRY((\ega_genlock|vcount\(8) & !\ega_genlock|vcount[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|vcount\(8),
	datad => VCC,
	cin => \ega_genlock|vcount[7]~29\,
	combout => \ega_genlock|vcount[8]~30_combout\,
	cout => \ega_genlock|vcount[8]~31\);

-- Location: FF_X24_Y4_N17
\ega_genlock|vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[8]~30_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(8));

-- Location: LCCOMB_X24_Y4_N18
\ega_genlock|vcount[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[9]~33_combout\ = (\ega_genlock|vcount\(9) & (!\ega_genlock|vcount[8]~31\)) # (!\ega_genlock|vcount\(9) & ((\ega_genlock|vcount[8]~31\) # (GND)))
-- \ega_genlock|vcount[9]~34\ = CARRY((!\ega_genlock|vcount[8]~31\) # (!\ega_genlock|vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|vcount\(9),
	datad => VCC,
	cin => \ega_genlock|vcount[8]~31\,
	combout => \ega_genlock|vcount[9]~33_combout\,
	cout => \ega_genlock|vcount[9]~34\);

-- Location: FF_X24_Y4_N19
\ega_genlock|vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[9]~33_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(9));

-- Location: LCCOMB_X24_Y4_N20
\ega_genlock|vcount[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[10]~35_combout\ = (\ega_genlock|vcount\(10) & (\ega_genlock|vcount[9]~34\ $ (GND))) # (!\ega_genlock|vcount\(10) & (!\ega_genlock|vcount[9]~34\ & VCC))
-- \ega_genlock|vcount[10]~36\ = CARRY((\ega_genlock|vcount\(10) & !\ega_genlock|vcount[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|vcount\(10),
	datad => VCC,
	cin => \ega_genlock|vcount[9]~34\,
	combout => \ega_genlock|vcount[10]~35_combout\,
	cout => \ega_genlock|vcount[10]~36\);

-- Location: FF_X24_Y4_N21
\ega_genlock|vcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[10]~35_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(10));

-- Location: LCCOMB_X24_Y4_N22
\ega_genlock|vcount[11]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[11]~37_combout\ = (\ega_genlock|vcount\(11) & (!\ega_genlock|vcount[10]~36\)) # (!\ega_genlock|vcount\(11) & ((\ega_genlock|vcount[10]~36\) # (GND)))
-- \ega_genlock|vcount[11]~38\ = CARRY((!\ega_genlock|vcount[10]~36\) # (!\ega_genlock|vcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(11),
	datad => VCC,
	cin => \ega_genlock|vcount[10]~36\,
	combout => \ega_genlock|vcount[11]~37_combout\,
	cout => \ega_genlock|vcount[11]~38\);

-- Location: FF_X24_Y4_N23
\ega_genlock|vcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[11]~37_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(11));

-- Location: LCCOMB_X24_Y4_N24
\ega_genlock|vcount[12]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[12]~39_combout\ = (\ega_genlock|vcount\(12) & (\ega_genlock|vcount[11]~38\ $ (GND))) # (!\ega_genlock|vcount\(12) & (!\ega_genlock|vcount[11]~38\ & VCC))
-- \ega_genlock|vcount[12]~40\ = CARRY((\ega_genlock|vcount\(12) & !\ega_genlock|vcount[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|vcount\(12),
	datad => VCC,
	cin => \ega_genlock|vcount[11]~38\,
	combout => \ega_genlock|vcount[12]~39_combout\,
	cout => \ega_genlock|vcount[12]~40\);

-- Location: FF_X24_Y4_N25
\ega_genlock|vcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[12]~39_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(12));

-- Location: LCCOMB_X24_Y4_N26
\ega_genlock|vcount[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|vcount[13]~41_combout\ = \ega_genlock|vcount\(13) $ (\ega_genlock|vcount[12]~40\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(13),
	cin => \ega_genlock|vcount[12]~40\,
	combout => \ega_genlock|vcount[13]~41_combout\);

-- Location: FF_X24_Y4_N27
\ega_genlock|vcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|vcount[13]~41_combout\,
	sclr => \ega_sync_level|ALT_INV_hblank~q\,
	ena => \ega_genlock|vcount~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|vcount\(13));

-- Location: LCCOMB_X21_Y4_N26
\ega_genlock|hcount[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|hcount[13]~40_combout\ = \ega_genlock|hcount\(13) $ (\ega_genlock|hcount[12]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(13),
	cin => \ega_genlock|hcount[12]~39\,
	combout => \ega_genlock|hcount[13]~40_combout\);

-- Location: FF_X21_Y4_N27
\ega_genlock|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|hcount[13]~40_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|hcount\(13));

-- Location: LCCOMB_X22_Y4_N18
\ega_genlock|row_number~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|row_number~2_combout\ = (!\ega_genlock|vcount\(9) & (!\ega_genlock|hcount\(2) & (!\ega_genlock|hcount\(13) & !\ega_genlock|vcount\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(9),
	datab => \ega_genlock|hcount\(2),
	datac => \ega_genlock|hcount\(13),
	datad => \ega_genlock|vcount\(10),
	combout => \ega_genlock|row_number~2_combout\);

-- Location: LCCOMB_X22_Y4_N24
\ega_genlock|row_number~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|row_number~3_combout\ = (!\ega_genlock|vcount\(12) & (!\ega_genlock|vcount\(13) & (!\ega_genlock|vcount\(11) & \ega_genlock|row_number~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(12),
	datab => \ega_genlock|vcount\(13),
	datac => \ega_genlock|vcount\(11),
	datad => \ega_genlock|row_number~2_combout\,
	combout => \ega_genlock|row_number~3_combout\);

-- Location: LCCOMB_X24_Y4_N30
\ega_genlock|process_12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_12~2_combout\ = (\ega_genlock|vcount\(3) & (\ega_genlock|vcount\(2) & (\ega_genlock|vcount\(4) & \ega_genlock|vcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(3),
	datab => \ega_genlock|vcount\(2),
	datac => \ega_genlock|vcount\(4),
	datad => \ega_genlock|vcount\(1),
	combout => \ega_genlock|process_12~2_combout\);

-- Location: LCCOMB_X23_Y4_N8
\ega_genlock|process_12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_12~3_combout\ = (\ega_genlock|vcount\(5) & (\ega_genlock|vcount\(6) & (\ega_genlock|process_12~2_combout\ & \ega_genlock|vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(5),
	datab => \ega_genlock|vcount\(6),
	datac => \ega_genlock|process_12~2_combout\,
	datad => \ega_genlock|vcount\(8),
	combout => \ega_genlock|process_12~3_combout\);

-- Location: LCCOMB_X23_Y4_N6
\ega_genlock|row_number~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|row_number~0_combout\ = (!\ega_genlock|hcount\(0) & (!\ega_genlock|hcount\(1) & ((!\ega_genlock|vcount\(8)) # (!\ega_genlock|vcount\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(0),
	datab => \ega_genlock|hcount\(1),
	datac => \ega_genlock|vcount\(7),
	datad => \ega_genlock|vcount\(8),
	combout => \ega_genlock|row_number~0_combout\);

-- Location: LCCOMB_X23_Y4_N4
\ega_genlock|process_12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_12~1_combout\ = (!\ega_genlock|vcount\(4) & (!\ega_genlock|vcount\(7) & (!\ega_genlock|vcount\(6) & !\ega_genlock|vcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(4),
	datab => \ega_genlock|vcount\(7),
	datac => \ega_genlock|vcount\(6),
	datad => \ega_genlock|vcount\(5),
	combout => \ega_genlock|process_12~1_combout\);

-- Location: LCCOMB_X24_Y4_N28
\ega_genlock|process_12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_12~0_combout\ = (!\ega_genlock|vcount\(3) & (!\ega_genlock|vcount\(1) & (!\ega_genlock|vcount\(2) & !\ega_genlock|vcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|vcount\(3),
	datab => \ega_genlock|vcount\(1),
	datac => \ega_genlock|vcount\(2),
	datad => \ega_genlock|vcount\(0),
	combout => \ega_genlock|process_12~0_combout\);

-- Location: LCCOMB_X23_Y4_N2
\ega_genlock|row_number~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|row_number~1_combout\ = (\ega_genlock|row_number~0_combout\ & ((\ega_genlock|vcount\(8)) # ((!\ega_genlock|process_12~0_combout\) # (!\ega_genlock|process_12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number~0_combout\,
	datab => \ega_genlock|vcount\(8),
	datac => \ega_genlock|process_12~1_combout\,
	datad => \ega_genlock|process_12~0_combout\,
	combout => \ega_genlock|row_number~1_combout\);

-- Location: LCCOMB_X22_Y4_N6
\ega_genlock|row_number~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|row_number~7_combout\ = (\ega_genlock|row_number~6_combout\ & (\ega_genlock|row_number~3_combout\ & (!\ega_genlock|process_12~3_combout\ & \ega_genlock|row_number~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number~6_combout\,
	datab => \ega_genlock|row_number~3_combout\,
	datac => \ega_genlock|process_12~3_combout\,
	datad => \ega_genlock|row_number~1_combout\,
	combout => \ega_genlock|row_number~7_combout\);

-- Location: LCCOMB_X23_Y4_N0
\ega_genlock|store_trg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|store_trg~0_combout\ = (\ega_genlock|row_number~7_combout\) # ((!\ega_genlock|wr_req~q\ & \ega_genlock|store_trg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|wr_req~q\,
	datab => \ega_genlock|row_number~7_combout\,
	datac => \ega_genlock|store_trg~q\,
	combout => \ega_genlock|store_trg~0_combout\);

-- Location: FF_X23_Y4_N1
\ega_genlock|store_trg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|store_trg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|store_trg~q\);

-- Location: LCCOMB_X23_Y7_N4
\ega_genlock|wr_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|wr_req~0_combout\ = (\ega_genlock|wr_req~q\) # (\ega_genlock|store_trg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|wr_req~q\,
	datad => \ega_genlock|store_trg~q\,
	combout => \ega_genlock|wr_req~0_combout\);

-- Location: FF_X23_Y8_N29
\ega_sram|wr_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|LessThan1~2_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	sclr => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|wr_ack~q\);

-- Location: FF_X23_Y7_N5
\ega_genlock|wr_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_genlock|wr_req~0_combout\,
	clrn => \ega_sram|ALT_INV_wr_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|wr_req~q\);

-- Location: LCCOMB_X25_Y8_N18
\ega_sram|load_col~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|load_col~0_combout\ = (\ega_sram|Equal0~3_combout\) # (!\ega_sram|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan0~1_combout\,
	combout => \ega_sram|load_col~0_combout\);

-- Location: LCCOMB_X25_Y8_N26
\ega_sram|SramRoutine.SramRoutine_Idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramRoutine.SramRoutine_Idle~0_combout\ = (\ega_sram|SramRoutine.SramRoutine_Load~q\ & (((\ega_sram|load_col~0_combout\)))) # (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_vga_video|rd_req~q\) # ((\ega_genlock|wr_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_genlock|wr_req~q\,
	datad => \ega_sram|load_col~0_combout\,
	combout => \ega_sram|SramRoutine.SramRoutine_Idle~0_combout\);

-- Location: LCCOMB_X25_Y8_N22
\ega_sram|SramRoutine.SramRoutine_Idle~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramRoutine.SramRoutine_Idle~feeder_combout\ = \ega_sram|SramRoutine.SramRoutine_Idle~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Idle~0_combout\,
	combout => \ega_sram|SramRoutine.SramRoutine_Idle~feeder_combout\);

-- Location: FF_X25_Y8_N23
\ega_sram|SramRoutine.SramRoutine_Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramRoutine.SramRoutine_Idle~feeder_combout\,
	asdata => \ega_sram|store_col~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutine.SramRoutine_Idle~q\);

-- Location: LCCOMB_X24_Y8_N14
\ega_sram|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector32~0_combout\ = (\ega_sram|Selector11~2_combout\) # ((!\ega_vga_video|rd_req~q\ & (\ega_genlock|wr_req~q\ & !\ega_sram|SramRoutine.SramRoutine_Idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_sram|Selector11~2_combout\,
	datac => \ega_genlock|wr_req~q\,
	datad => \ega_sram|SramRoutine.SramRoutine_Idle~q\,
	combout => \ega_sram|Selector32~0_combout\);

-- Location: FF_X24_Y8_N15
\ega_sram|SramRoutine.SramRoutine_Store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector32~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutine.SramRoutine_Store~q\);

-- Location: LCCOMB_X22_Y8_N20
\ega_sram|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~12_combout\ = (\ega_sram|SramRoutineSeq\(6) & (\ega_sram|Add0~11\ $ (GND))) # (!\ega_sram|SramRoutineSeq\(6) & (!\ega_sram|Add0~11\ & VCC))
-- \ega_sram|Add0~13\ = CARRY((\ega_sram|SramRoutineSeq\(6) & !\ega_sram|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(6),
	datad => VCC,
	cin => \ega_sram|Add0~11\,
	combout => \ega_sram|Add0~12_combout\,
	cout => \ega_sram|Add0~13\);

-- Location: LCCOMB_X23_Y8_N8
\ega_sram|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector5~0_combout\ = (\ega_sram|Add0~12_combout\ & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector11~0_combout\,
	datab => \ega_sram|store_col~0_combout\,
	datac => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \ega_sram|Add0~12_combout\,
	combout => \ega_sram|Selector5~0_combout\);

-- Location: FF_X23_Y8_N9
\ega_sram|SramRoutineSeq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector5~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(6));

-- Location: LCCOMB_X22_Y8_N22
\ega_sram|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~14_combout\ = (\ega_sram|SramRoutineSeq\(7) & (!\ega_sram|Add0~13\)) # (!\ega_sram|SramRoutineSeq\(7) & ((\ega_sram|Add0~13\) # (GND)))
-- \ega_sram|Add0~15\ = CARRY((!\ega_sram|Add0~13\) # (!\ega_sram|SramRoutineSeq\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(7),
	datad => VCC,
	cin => \ega_sram|Add0~13\,
	combout => \ega_sram|Add0~14_combout\,
	cout => \ega_sram|Add0~15\);

-- Location: LCCOMB_X22_Y8_N24
\ega_sram|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~16_combout\ = (\ega_sram|SramRoutineSeq\(8) & (\ega_sram|Add0~15\ $ (GND))) # (!\ega_sram|SramRoutineSeq\(8) & (!\ega_sram|Add0~15\ & VCC))
-- \ega_sram|Add0~17\ = CARRY((\ega_sram|SramRoutineSeq\(8) & !\ega_sram|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(8),
	datad => VCC,
	cin => \ega_sram|Add0~15\,
	combout => \ega_sram|Add0~16_combout\,
	cout => \ega_sram|Add0~17\);

-- Location: LCCOMB_X22_Y8_N4
\ega_sram|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector3~0_combout\ = (\ega_sram|Add0~16_combout\ & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|store_col~0_combout\,
	datab => \ega_sram|Add0~16_combout\,
	datac => \ega_sram|Selector11~0_combout\,
	datad => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \ega_sram|Selector3~0_combout\);

-- Location: FF_X22_Y8_N5
\ega_sram|SramRoutineSeq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector3~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(8));

-- Location: LCCOMB_X22_Y8_N26
\ega_sram|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add0~18_combout\ = (\ega_sram|SramRoutineSeq\(9) & (!\ega_sram|Add0~17\)) # (!\ega_sram|SramRoutineSeq\(9) & ((\ega_sram|Add0~17\) # (GND)))
-- \ega_sram|Add0~19\ = CARRY((!\ega_sram|Add0~17\) # (!\ega_sram|SramRoutineSeq\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(9),
	datad => VCC,
	cin => \ega_sram|Add0~17\,
	combout => \ega_sram|Add0~18_combout\,
	cout => \ega_sram|Add0~19\);

-- Location: LCCOMB_X22_Y8_N6
\ega_sram|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector2~0_combout\ = (\ega_sram|Add0~18_combout\ & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add0~18_combout\,
	datab => \ega_sram|Selector11~0_combout\,
	datac => \ega_sram|store_col~0_combout\,
	datad => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \ega_sram|Selector2~0_combout\);

-- Location: FF_X22_Y8_N7
\ega_sram|SramRoutineSeq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector2~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(9));

-- Location: LCCOMB_X23_Y8_N10
\ega_sram|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector1~0_combout\ = (\ega_sram|Add0~20_combout\ & ((\ega_sram|Selector11~2_combout\) # (\ega_sram|Selector11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|Add0~20_combout\,
	datac => \ega_sram|Selector11~2_combout\,
	datad => \ega_sram|Selector11~0_combout\,
	combout => \ega_sram|Selector1~0_combout\);

-- Location: FF_X23_Y8_N11
\ega_sram|SramRoutineSeq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector1~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(10));

-- Location: LCCOMB_X23_Y8_N2
\ega_sram|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Equal0~0_combout\ = (!\ega_sram|SramRoutineSeq\(10) & (!\ega_sram|SramRoutineSeq\(9) & !\ega_sram|SramRoutineSeq\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(10),
	datac => \ega_sram|SramRoutineSeq\(9),
	datad => \ega_sram|SramRoutineSeq\(11),
	combout => \ega_sram|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y8_N16
\ega_sram|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Equal0~1_combout\ = (!\ega_sram|SramRoutineSeq\(5) & (!\ega_sram|SramRoutineSeq\(4) & (!\ega_sram|SramRoutineSeq\(6) & !\ega_sram|SramRoutineSeq\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(5),
	datab => \ega_sram|SramRoutineSeq\(4),
	datac => \ega_sram|SramRoutineSeq\(6),
	datad => \ega_sram|SramRoutineSeq\(7),
	combout => \ega_sram|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y8_N14
\ega_sram|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Equal0~2_combout\ = (!\ega_sram|SramRoutineSeq\(1) & (!\ega_sram|SramRoutineSeq\(2) & (!\ega_sram|SramRoutineSeq\(3) & !\ega_sram|SramRoutineSeq\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(1),
	datab => \ega_sram|SramRoutineSeq\(2),
	datac => \ega_sram|SramRoutineSeq\(3),
	datad => \ega_sram|SramRoutineSeq\(0),
	combout => \ega_sram|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y8_N26
\ega_sram|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Equal0~3_combout\ = (\ega_sram|Equal0~0_combout\ & (!\ega_sram|SramRoutineSeq\(8) & (\ega_sram|Equal0~1_combout\ & \ega_sram|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~0_combout\,
	datab => \ega_sram|SramRoutineSeq\(8),
	datac => \ega_sram|Equal0~1_combout\,
	datad => \ega_sram|Equal0~2_combout\,
	combout => \ega_sram|Equal0~3_combout\);

-- Location: LCCOMB_X24_Y8_N28
\ega_sram|store_col~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~0_combout\ = (\ega_sram|Equal0~3_combout\) # (!\ega_sram|LessThan1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|store_col~0_combout\);

-- Location: LCCOMB_X23_Y8_N12
\ega_sram|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector4~0_combout\ = (\ega_sram|Add0~14_combout\ & ((\ega_sram|Selector11~0_combout\) # ((\ega_sram|store_col~0_combout\ & \ega_sram|SramRoutine.SramRoutine_Store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector11~0_combout\,
	datab => \ega_sram|store_col~0_combout\,
	datac => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \ega_sram|Add0~14_combout\,
	combout => \ega_sram|Selector4~0_combout\);

-- Location: FF_X23_Y8_N13
\ega_sram|SramRoutineSeq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector4~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutineSeq\(7));

-- Location: LCCOMB_X23_Y8_N4
\ega_sram|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|LessThan0~0_combout\ = (!\ega_sram|SramRoutineSeq\(11) & (!\ega_sram|SramRoutineSeq\(8) & !\ega_sram|SramRoutineSeq\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(11),
	datac => \ega_sram|SramRoutineSeq\(8),
	datad => \ega_sram|SramRoutineSeq\(10),
	combout => \ega_sram|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y8_N20
\ega_sram|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|LessThan0~1_combout\ = (!\ega_sram|Equal0~0_combout\ & (((\ega_sram|SramRoutineSeq\(7) & \ega_sram|LessThan1~0_combout\)) # (!\ega_sram|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(7),
	datab => \ega_sram|LessThan0~0_combout\,
	datac => \ega_sram|LessThan1~0_combout\,
	datad => \ega_sram|Equal0~0_combout\,
	combout => \ega_sram|LessThan0~1_combout\);

-- Location: FF_X24_Y8_N25
\ega_sram|rd_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \ega_sram|LessThan0~1_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	sclr => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|rd_ack~q\);

-- Location: FF_X23_Y9_N31
\ega_vga_video|rd_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_vga_video|rd_req~0_combout\,
	clrn => \ega_sram|ALT_INV_rd_ack~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|rd_req~q\);

-- Location: LCCOMB_X24_Y8_N30
\ega_sram|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector31~0_combout\ = (\ega_vga_video|rd_req~q\ & (((\ega_sram|SramRoutine.SramRoutine_Load~q\ & \ega_sram|load_col~0_combout\)) # (!\ega_sram|SramRoutine.SramRoutine_Idle~q\))) # (!\ega_vga_video|rd_req~q\ & 
-- (((\ega_sram|SramRoutine.SramRoutine_Load~q\ & \ega_sram|load_col~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_sram|SramRoutine.SramRoutine_Idle~q\,
	datac => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \ega_sram|load_col~0_combout\,
	combout => \ega_sram|Selector31~0_combout\);

-- Location: FF_X24_Y8_N31
\ega_sram|SramRoutine.SramRoutine_Load\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector31~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramRoutine.SramRoutine_Load~q\);

-- Location: LCCOMB_X24_Y8_N6
\ega_sram|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector11~0_combout\ = (\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Equal0~3_combout\) # (!\ega_sram|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan0~1_combout\,
	combout => \ega_sram|Selector11~0_combout\);

-- Location: LCCOMB_X24_Y8_N10
\ega_sram|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector0~3_combout\ = (\ega_sram|Selector11~0_combout\) # ((\ega_sram|SramRoutine.SramRoutine_Store~q\ & ((\ega_sram|Equal0~3_combout\) # (!\ega_sram|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector11~0_combout\,
	datab => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|Selector0~3_combout\);

-- Location: FF_X25_Y9_N1
\ega_sram|SramAdr[4]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[4]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr[4]~en_q\);

-- Location: LCCOMB_X28_Y12_N0
\mda_sram|SramAdr[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_sram|SramAdr[2]~enfeeder_combout\);

-- Location: FF_X28_Y12_N1
\mda_sram|SramAdr[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[2]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr[2]~en_q\);

-- Location: LCCOMB_X25_Y8_N8
\ega_sram|SramAddress[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[0]~12_combout\ = (\ega_sync_level|video_enable~q\ & !\ega_sram|SramRoutine.SramRoutine_Store~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_enable~q\,
	datad => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \ega_sram|SramAddress[0]~12_combout\);

-- Location: LCCOMB_X24_Y8_N4
\ega_sram|SramAddress[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[0]~13_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & (\ega_sram|SramAddress[0]~12_combout\ & ((\ega_genlock|wr_req~q\) # (\ega_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \ega_genlock|wr_req~q\,
	datac => \ega_sram|SramAddress[0]~12_combout\,
	datad => \ega_vga_video|rd_req~q\,
	combout => \ega_sram|SramAddress[0]~13_combout\);

-- Location: LCCOMB_X25_Y8_N12
\ega_sram|store_col[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col[4]~1_combout\ = (\ega_sync_level|video_enable~q\ & \ega_sram|SramRoutine.SramRoutine_Store~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_enable~q\,
	datad => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \ega_sram|store_col[4]~1_combout\);

-- Location: LCCOMB_X24_Y8_N16
\ega_sram|SramAddress[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[0]~14_combout\ = (\ega_sram|SramAddress[0]~13_combout\) # ((!\ega_sram|Equal0~3_combout\ & (\ega_sram|store_col[4]~1_combout\ & !\ega_sram|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~3_combout\,
	datab => \ega_sram|SramAddress[0]~13_combout\,
	datac => \ega_sram|store_col[4]~1_combout\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|SramAddress[0]~14_combout\);

-- Location: LCCOMB_X25_Y8_N2
\ega_sram|SramAddress[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[0]~16_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & !\ega_sram|SramRoutine.SramRoutine_Store~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \ega_sram|SramAddress[0]~16_combout\);

-- Location: LCCOMB_X24_Y8_N22
\ega_sram|SramAddress[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[0]~15_combout\ = (\ega_sram|SramRoutine.SramRoutine_Load~q\ & (\ega_sram|SramRoutineSeq\(0) & (!\ega_sram|Equal0~3_combout\ & !\ega_sram|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan0~1_combout\,
	combout => \ega_sram|SramAddress[0]~15_combout\);

-- Location: LCCOMB_X25_Y8_N30
\ega_sram|SramAddress[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[0]~17_combout\ = (!\ega_sram|SramAddress[0]~16_combout\ & ((\ega_sram|SramAddress[0]~14_combout\) # ((\ega_sram|SramAddress[0]~12_combout\ & \ega_sram|SramAddress[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress[0]~14_combout\,
	datab => \ega_sram|SramAddress[0]~16_combout\,
	datac => \ega_sram|SramAddress[0]~12_combout\,
	datad => \ega_sram|SramAddress[0]~15_combout\,
	combout => \ega_sram|SramAddress[0]~17_combout\);

-- Location: LCCOMB_X25_Y8_N14
\ega_sram|SramAddress[0]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[0]~28_combout\ = (\ega_sram|SramAddress[0]~14_combout\) # ((!\ega_sram|SramRoutine.SramRoutine_Store~q\ & (\ega_sync_level|video_enable~q\ & \ega_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datab => \ega_sync_level|video_enable~q\,
	datac => \ega_sram|SramAddress[0]~14_combout\,
	datad => \ega_sram|SramAddress[0]~15_combout\,
	combout => \ega_sram|SramAddress[0]~28_combout\);

-- Location: LCCOMB_X24_Y7_N16
\ega_sram|SramAddress[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[0]~18_combout\ = (\ega_sram|SramAddress\(0) & ((!\ega_sram|SramAddress[0]~28_combout\))) # (!\ega_sram|SramAddress\(0) & (\ega_sram|SramAddress[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress[0]~17_combout\,
	datac => \ega_sram|SramAddress\(0),
	datad => \ega_sram|SramAddress[0]~28_combout\,
	combout => \ega_sram|SramAddress[0]~18_combout\);

-- Location: FF_X24_Y7_N17
\ega_sram|SramAddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(0));

-- Location: LCCOMB_X25_Y10_N28
\ega_sram|SramAdr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[0]~0_combout\ = \ega_sram|SramRoutineSeq\(0) $ (\ega_sram|SramAddress\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(0),
	combout => \ega_sram|SramAdr[0]~0_combout\);

-- Location: FF_X25_Y10_N29
\ega_sram|SramAdr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[0]~0_combout\,
	asdata => \ega_sram|SramAddress\(0),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(0));

-- Location: LCCOMB_X24_Y10_N24
\ega_sram|pMemAdr[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[0]~19_combout\ = (\mda_sram|SramAdr\(0) & (((\ega_sram|SramAdr\(0))) # (!\ega_sram|SramAdr[4]~en_q\))) # (!\mda_sram|SramAdr\(0) & (!\mda_sram|SramAdr[2]~en_q\ & ((\ega_sram|SramAdr\(0)) # (!\ega_sram|SramAdr[4]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr\(0),
	datab => \ega_sram|SramAdr[4]~en_q\,
	datac => \mda_sram|SramAdr[2]~en_q\,
	datad => \ega_sram|SramAdr\(0),
	combout => \ega_sram|pMemAdr[0]~19_combout\);

-- Location: LCCOMB_X23_Y10_N30
\ega_sram|pMemAdr[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[0]~20_combout\ = (\ega_sram|pMemAdr[0]~18_combout\ & \ega_sram|pMemAdr[0]~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[0]~18_combout\,
	datad => \ega_sram|pMemAdr[0]~19_combout\,
	combout => \ega_sram|pMemAdr[0]~20_combout\);

-- Location: LCCOMB_X24_Y10_N18
\ega_sram|pMemAdr[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[0]~21_combout\ = (\cga_sram|SramAdr[0]~en_q\) # ((\mda_sram|SramAdr[2]~en_q\) # ((\hgc_sram|SramAdr[12]~en_q\) # (\ega_sram|SramAdr[4]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAdr[0]~en_q\,
	datab => \mda_sram|SramAdr[2]~en_q\,
	datac => \hgc_sram|SramAdr[12]~en_q\,
	datad => \ega_sram|SramAdr[4]~en_q\,
	combout => \ega_sram|pMemAdr[0]~21_combout\);

-- Location: LCCOMB_X17_Y10_N6
\cga_sram|SramAddress[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[1]~19_combout\ = (\cga_sram|Add1~2_combout\ & ((\cga_sram|SramAddress[0]~17_combout\) # ((!\cga_sram|SramAddress[0]~28_combout\ & \cga_sram|SramAddress\(1))))) # (!\cga_sram|Add1~2_combout\ & (!\cga_sram|SramAddress[0]~28_combout\ & 
-- (\cga_sram|SramAddress\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~2_combout\,
	datab => \cga_sram|SramAddress[0]~28_combout\,
	datac => \cga_sram|SramAddress\(1),
	datad => \cga_sram|SramAddress[0]~17_combout\,
	combout => \cga_sram|SramAddress[1]~19_combout\);

-- Location: FF_X17_Y10_N7
\cga_sram|SramAddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[1]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(1));

-- Location: LCCOMB_X17_Y10_N14
\cga_sram|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~1\ = CARRY(\cga_sram|SramAddress\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(0),
	datad => VCC,
	cout => \cga_sram|Add1~1\);

-- Location: LCCOMB_X17_Y10_N16
\cga_sram|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~2_combout\ = (\cga_sram|SramAddress\(1) & (!\cga_sram|Add1~1\)) # (!\cga_sram|SramAddress\(1) & ((\cga_sram|Add1~1\) # (GND)))
-- \cga_sram|Add1~3\ = CARRY((!\cga_sram|Add1~1\) # (!\cga_sram|SramAddress\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(1),
	datad => VCC,
	cin => \cga_sram|Add1~1\,
	combout => \cga_sram|Add1~2_combout\,
	cout => \cga_sram|Add1~3\);

-- Location: LCCOMB_X19_Y10_N24
\cga_sram|SramAdr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[1]~1_combout\ = (\cga_sram|SramRoutineSeq\(0) & (\cga_sram|Add1~2_combout\)) # (!\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|SramAddress\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~2_combout\,
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(1),
	combout => \cga_sram|SramAdr[1]~1_combout\);

-- Location: FF_X19_Y10_N25
\cga_sram|SramAdr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[1]~1_combout\,
	asdata => \cga_sram|SramAddress\(1),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(1));

-- Location: LCCOMB_X17_Y14_N14
\hgc_sram|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~1\ = CARRY(\hgc_sram|SramAddress\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(0),
	datad => VCC,
	cout => \hgc_sram|Add1~1\);

-- Location: LCCOMB_X17_Y14_N16
\hgc_sram|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~2_combout\ = (\hgc_sram|SramAddress\(1) & (!\hgc_sram|Add1~1\)) # (!\hgc_sram|SramAddress\(1) & ((\hgc_sram|Add1~1\) # (GND)))
-- \hgc_sram|Add1~3\ = CARRY((!\hgc_sram|Add1~1\) # (!\hgc_sram|SramAddress\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(1),
	datad => VCC,
	cin => \hgc_sram|Add1~1\,
	combout => \hgc_sram|Add1~2_combout\,
	cout => \hgc_sram|Add1~3\);

-- Location: LCCOMB_X17_Y14_N6
\hgc_sram|SramAddress[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[1]~16_combout\ = (\hgc_sram|Add1~2_combout\ & ((\hgc_sram|SramAddress[0]~14_combout\) # ((!\hgc_sram|SramAddress[0]~13_combout\ & \hgc_sram|SramAddress\(1))))) # (!\hgc_sram|Add1~2_combout\ & (!\hgc_sram|SramAddress[0]~13_combout\ & 
-- (\hgc_sram|SramAddress\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~2_combout\,
	datab => \hgc_sram|SramAddress[0]~13_combout\,
	datac => \hgc_sram|SramAddress\(1),
	datad => \hgc_sram|SramAddress[0]~14_combout\,
	combout => \hgc_sram|SramAddress[1]~16_combout\);

-- Location: FF_X17_Y14_N7
\hgc_sram|SramAddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(1));

-- Location: LCCOMB_X16_Y14_N6
\hgc_sram|SramAdr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[1]~1_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~2_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(1),
	datad => \hgc_sram|Add1~2_combout\,
	combout => \hgc_sram|SramAdr[1]~1_combout\);

-- Location: FF_X16_Y14_N7
\hgc_sram|SramAdr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[1]~1_combout\,
	asdata => \hgc_sram|SramAddress\(1),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(1));

-- Location: LCCOMB_X19_Y10_N22
\ega_sram|pMemAdr[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[1]~22_combout\ = (\cga_sram|SramAdr[0]~en_q\ & (\cga_sram|SramAdr\(1) & ((\hgc_sram|SramAdr\(1)) # (!\hgc_sram|SramAdr[12]~en_q\)))) # (!\cga_sram|SramAdr[0]~en_q\ & (((\hgc_sram|SramAdr\(1)) # (!\hgc_sram|SramAdr[12]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAdr[0]~en_q\,
	datab => \cga_sram|SramAdr\(1),
	datac => \hgc_sram|SramAdr[12]~en_q\,
	datad => \hgc_sram|SramAdr\(1),
	combout => \ega_sram|pMemAdr[1]~22_combout\);

-- Location: LCCOMB_X25_Y14_N14
\mda_sram|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~1\ = CARRY(\mda_sram|SramAddress\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(0),
	datad => VCC,
	cout => \mda_sram|Add1~1\);

-- Location: LCCOMB_X25_Y14_N16
\mda_sram|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~2_combout\ = (\mda_sram|SramAddress\(1) & (!\mda_sram|Add1~1\)) # (!\mda_sram|SramAddress\(1) & ((\mda_sram|Add1~1\) # (GND)))
-- \mda_sram|Add1~3\ = CARRY((!\mda_sram|Add1~1\) # (!\mda_sram|SramAddress\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(1),
	datad => VCC,
	cin => \mda_sram|Add1~1\,
	combout => \mda_sram|Add1~2_combout\,
	cout => \mda_sram|Add1~3\);

-- Location: LCCOMB_X25_Y14_N0
\mda_sram|SramAddress[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[1]~17_combout\ = (\mda_sram|SramAddress[0]~14_combout\ & ((\mda_sram|Add1~2_combout\) # ((\mda_sram|SramAddress\(1) & !\mda_sram|SramAddress[0]~15_combout\)))) # (!\mda_sram|SramAddress[0]~14_combout\ & (((\mda_sram|SramAddress\(1) & 
-- !\mda_sram|SramAddress[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress[0]~14_combout\,
	datab => \mda_sram|Add1~2_combout\,
	datac => \mda_sram|SramAddress\(1),
	datad => \mda_sram|SramAddress[0]~15_combout\,
	combout => \mda_sram|SramAddress[1]~17_combout\);

-- Location: FF_X25_Y14_N1
\mda_sram|SramAddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(1));

-- Location: LCCOMB_X25_Y14_N6
\mda_sram|SramAdr[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[1]~2_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~2_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(1),
	datad => \mda_sram|Add1~2_combout\,
	combout => \mda_sram|SramAdr[1]~2_combout\);

-- Location: FF_X25_Y14_N7
\mda_sram|SramAdr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[1]~2_combout\,
	asdata => \mda_sram|SramAddress\(1),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(1));

-- Location: LCCOMB_X25_Y7_N14
\ega_sram|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~1\ = CARRY(\ega_sram|SramAddress\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(0),
	datad => VCC,
	cout => \ega_sram|Add1~1\);

-- Location: LCCOMB_X25_Y7_N16
\ega_sram|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~2_combout\ = (\ega_sram|SramAddress\(1) & (!\ega_sram|Add1~1\)) # (!\ega_sram|SramAddress\(1) & ((\ega_sram|Add1~1\) # (GND)))
-- \ega_sram|Add1~3\ = CARRY((!\ega_sram|Add1~1\) # (!\ega_sram|SramAddress\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(1),
	datad => VCC,
	cin => \ega_sram|Add1~1\,
	combout => \ega_sram|Add1~2_combout\,
	cout => \ega_sram|Add1~3\);

-- Location: LCCOMB_X24_Y7_N2
\ega_sram|SramAddress[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[1]~19_combout\ = (\ega_sram|Add1~2_combout\ & ((\ega_sram|SramAddress[0]~17_combout\) # ((\ega_sram|SramAddress\(1) & !\ega_sram|SramAddress[0]~28_combout\)))) # (!\ega_sram|Add1~2_combout\ & (((\ega_sram|SramAddress\(1) & 
-- !\ega_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~2_combout\,
	datab => \ega_sram|SramAddress[0]~17_combout\,
	datac => \ega_sram|SramAddress\(1),
	datad => \ega_sram|SramAddress[0]~28_combout\,
	combout => \ega_sram|SramAddress[1]~19_combout\);

-- Location: FF_X24_Y7_N3
\ega_sram|SramAddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[1]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(1));

-- Location: LCCOMB_X25_Y7_N2
\ega_sram|SramAdr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[1]~1_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~2_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(1),
	datad => \ega_sram|Add1~2_combout\,
	combout => \ega_sram|SramAdr[1]~1_combout\);

-- Location: FF_X25_Y7_N3
\ega_sram|SramAdr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[1]~1_combout\,
	asdata => \ega_sram|SramAddress\(1),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(1));

-- Location: LCCOMB_X25_Y10_N16
\ega_sram|pMemAdr[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[1]~23_combout\ = (\mda_sram|SramAdr\(1) & (((\ega_sram|SramAdr\(1))) # (!\ega_sram|SramAdr[4]~en_q\))) # (!\mda_sram|SramAdr\(1) & (!\mda_sram|SramAdr[2]~en_q\ & ((\ega_sram|SramAdr\(1)) # (!\ega_sram|SramAdr[4]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr\(1),
	datab => \ega_sram|SramAdr[4]~en_q\,
	datac => \ega_sram|SramAdr\(1),
	datad => \mda_sram|SramAdr[2]~en_q\,
	combout => \ega_sram|pMemAdr[1]~23_combout\);

-- Location: LCCOMB_X25_Y10_N6
\ega_sram|pMemAdr[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[1]~24_combout\ = (\ega_sram|pMemAdr[1]~22_combout\ & \ega_sram|pMemAdr[1]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[1]~22_combout\,
	datad => \ega_sram|pMemAdr[1]~23_combout\,
	combout => \ega_sram|pMemAdr[1]~24_combout\);

-- Location: LCCOMB_X17_Y14_N18
\hgc_sram|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~4_combout\ = (\hgc_sram|SramAddress\(2) & (\hgc_sram|Add1~3\ $ (GND))) # (!\hgc_sram|SramAddress\(2) & (!\hgc_sram|Add1~3\ & VCC))
-- \hgc_sram|Add1~5\ = CARRY((\hgc_sram|SramAddress\(2) & !\hgc_sram|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(2),
	datad => VCC,
	cin => \hgc_sram|Add1~3\,
	combout => \hgc_sram|Add1~4_combout\,
	cout => \hgc_sram|Add1~5\);

-- Location: LCCOMB_X17_Y14_N4
\hgc_sram|SramAddress[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[2]~17_combout\ = (\hgc_sram|Add1~4_combout\ & ((\hgc_sram|SramAddress[0]~14_combout\) # ((!\hgc_sram|SramAddress[0]~13_combout\ & \hgc_sram|SramAddress\(2))))) # (!\hgc_sram|Add1~4_combout\ & (!\hgc_sram|SramAddress[0]~13_combout\ & 
-- (\hgc_sram|SramAddress\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~4_combout\,
	datab => \hgc_sram|SramAddress[0]~13_combout\,
	datac => \hgc_sram|SramAddress\(2),
	datad => \hgc_sram|SramAddress[0]~14_combout\,
	combout => \hgc_sram|SramAddress[2]~17_combout\);

-- Location: FF_X17_Y14_N5
\hgc_sram|SramAddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[2]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(2));

-- Location: LCCOMB_X19_Y13_N26
\hgc_sram|SramAdr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[2]~2_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~4_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(2),
	datad => \hgc_sram|Add1~4_combout\,
	combout => \hgc_sram|SramAdr[2]~2_combout\);

-- Location: FF_X19_Y13_N27
\hgc_sram|SramAdr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[2]~2_combout\,
	asdata => \hgc_sram|SramAddress\(2),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(2));

-- Location: LCCOMB_X17_Y10_N18
\cga_sram|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~4_combout\ = (\cga_sram|SramAddress\(2) & (\cga_sram|Add1~3\ $ (GND))) # (!\cga_sram|SramAddress\(2) & (!\cga_sram|Add1~3\ & VCC))
-- \cga_sram|Add1~5\ = CARRY((\cga_sram|SramAddress\(2) & !\cga_sram|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(2),
	datad => VCC,
	cin => \cga_sram|Add1~3\,
	combout => \cga_sram|Add1~4_combout\,
	cout => \cga_sram|Add1~5\);

-- Location: LCCOMB_X18_Y10_N20
\cga_sram|SramAddress[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[2]~20_combout\ = (\cga_sram|Add1~4_combout\ & ((\cga_sram|SramAddress[0]~17_combout\) # ((!\cga_sram|SramAddress[0]~28_combout\ & \cga_sram|SramAddress\(2))))) # (!\cga_sram|Add1~4_combout\ & (!\cga_sram|SramAddress[0]~28_combout\ & 
-- (\cga_sram|SramAddress\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~4_combout\,
	datab => \cga_sram|SramAddress[0]~28_combout\,
	datac => \cga_sram|SramAddress\(2),
	datad => \cga_sram|SramAddress[0]~17_combout\,
	combout => \cga_sram|SramAddress[2]~20_combout\);

-- Location: FF_X18_Y10_N21
\cga_sram|SramAddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(2));

-- Location: LCCOMB_X19_Y9_N18
\cga_sram|SramAdr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[2]~2_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~4_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(2),
	datad => \cga_sram|Add1~4_combout\,
	combout => \cga_sram|SramAdr[2]~2_combout\);

-- Location: FF_X19_Y9_N19
\cga_sram|SramAdr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[2]~2_combout\,
	asdata => \cga_sram|SramAddress\(2),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(2));

-- Location: LCCOMB_X19_Y9_N20
\ega_sram|pMemAdr[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[2]~25_combout\ = (\hgc_sram|SramAdr[12]~en_q\ & (\hgc_sram|SramAdr\(2) & ((\cga_sram|SramAdr\(2)) # (!\cga_sram|SramAdr[0]~en_q\)))) # (!\hgc_sram|SramAdr[12]~en_q\ & (((\cga_sram|SramAdr\(2))) # (!\cga_sram|SramAdr[0]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr[12]~en_q\,
	datab => \cga_sram|SramAdr[0]~en_q\,
	datac => \hgc_sram|SramAdr\(2),
	datad => \cga_sram|SramAdr\(2),
	combout => \ega_sram|pMemAdr[2]~25_combout\);

-- Location: LCCOMB_X25_Y14_N18
\mda_sram|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~4_combout\ = (\mda_sram|SramAddress\(2) & (\mda_sram|Add1~3\ $ (GND))) # (!\mda_sram|SramAddress\(2) & (!\mda_sram|Add1~3\ & VCC))
-- \mda_sram|Add1~5\ = CARRY((\mda_sram|SramAddress\(2) & !\mda_sram|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(2),
	datad => VCC,
	cin => \mda_sram|Add1~3\,
	combout => \mda_sram|Add1~4_combout\,
	cout => \mda_sram|Add1~5\);

-- Location: LCCOMB_X25_Y14_N8
\mda_sram|SramAddress[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[2]~18_combout\ = (\mda_sram|SramAddress[0]~14_combout\ & ((\mda_sram|Add1~4_combout\) # ((\mda_sram|SramAddress\(2) & !\mda_sram|SramAddress[0]~15_combout\)))) # (!\mda_sram|SramAddress[0]~14_combout\ & (((\mda_sram|SramAddress\(2) & 
-- !\mda_sram|SramAddress[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress[0]~14_combout\,
	datab => \mda_sram|Add1~4_combout\,
	datac => \mda_sram|SramAddress\(2),
	datad => \mda_sram|SramAddress[0]~15_combout\,
	combout => \mda_sram|SramAddress[2]~18_combout\);

-- Location: FF_X25_Y14_N9
\mda_sram|SramAddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(2));

-- Location: LCCOMB_X25_Y14_N2
\mda_sram|SramAdr[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[2]~3_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~4_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(2),
	datad => \mda_sram|Add1~4_combout\,
	combout => \mda_sram|SramAdr[2]~3_combout\);

-- Location: FF_X25_Y14_N3
\mda_sram|SramAdr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[2]~3_combout\,
	asdata => \mda_sram|SramAddress\(2),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(2));

-- Location: LCCOMB_X25_Y7_N18
\ega_sram|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~4_combout\ = (\ega_sram|SramAddress\(2) & (\ega_sram|Add1~3\ $ (GND))) # (!\ega_sram|SramAddress\(2) & (!\ega_sram|Add1~3\ & VCC))
-- \ega_sram|Add1~5\ = CARRY((\ega_sram|SramAddress\(2) & !\ega_sram|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(2),
	datad => VCC,
	cin => \ega_sram|Add1~3\,
	combout => \ega_sram|Add1~4_combout\,
	cout => \ega_sram|Add1~5\);

-- Location: LCCOMB_X24_Y7_N18
\ega_sram|SramAddress[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[2]~20_combout\ = (\ega_sram|Add1~4_combout\ & ((\ega_sram|SramAddress[0]~17_combout\) # ((\ega_sram|SramAddress\(2) & !\ega_sram|SramAddress[0]~28_combout\)))) # (!\ega_sram|Add1~4_combout\ & (((\ega_sram|SramAddress\(2) & 
-- !\ega_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~4_combout\,
	datab => \ega_sram|SramAddress[0]~17_combout\,
	datac => \ega_sram|SramAddress\(2),
	datad => \ega_sram|SramAddress[0]~28_combout\,
	combout => \ega_sram|SramAddress[2]~20_combout\);

-- Location: FF_X24_Y7_N19
\ega_sram|SramAddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[2]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(2));

-- Location: LCCOMB_X25_Y7_N4
\ega_sram|SramAdr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[2]~2_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~4_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(2),
	datad => \ega_sram|Add1~4_combout\,
	combout => \ega_sram|SramAdr[2]~2_combout\);

-- Location: FF_X25_Y7_N5
\ega_sram|SramAdr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[2]~2_combout\,
	asdata => \ega_sram|SramAddress\(2),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(2));

-- Location: LCCOMB_X25_Y11_N20
\ega_sram|pMemAdr[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[2]~26_combout\ = (\mda_sram|SramAdr[2]~en_q\ & (\mda_sram|SramAdr\(2) & ((\ega_sram|SramAdr\(2)) # (!\ega_sram|SramAdr[4]~en_q\)))) # (!\mda_sram|SramAdr[2]~en_q\ & (((\ega_sram|SramAdr\(2)) # (!\ega_sram|SramAdr[4]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr[2]~en_q\,
	datab => \mda_sram|SramAdr\(2),
	datac => \ega_sram|SramAdr[4]~en_q\,
	datad => \ega_sram|SramAdr\(2),
	combout => \ega_sram|pMemAdr[2]~26_combout\);

-- Location: LCCOMB_X26_Y7_N12
\ega_sram|pMemAdr[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[2]~27_combout\ = (\ega_sram|pMemAdr[2]~25_combout\ & \ega_sram|pMemAdr[2]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[2]~25_combout\,
	datad => \ega_sram|pMemAdr[2]~26_combout\,
	combout => \ega_sram|pMemAdr[2]~27_combout\);

-- Location: LCCOMB_X17_Y10_N20
\cga_sram|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~6_combout\ = (\cga_sram|SramAddress\(3) & (!\cga_sram|Add1~5\)) # (!\cga_sram|SramAddress\(3) & ((\cga_sram|Add1~5\) # (GND)))
-- \cga_sram|Add1~7\ = CARRY((!\cga_sram|Add1~5\) # (!\cga_sram|SramAddress\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress\(3),
	datad => VCC,
	cin => \cga_sram|Add1~5\,
	combout => \cga_sram|Add1~6_combout\,
	cout => \cga_sram|Add1~7\);

-- Location: LCCOMB_X19_Y10_N8
\cga_sram|SramAddress[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[3]~21_combout\ = (\cga_sram|Add1~6_combout\ & ((\cga_sram|SramAddress[0]~17_combout\) # ((\cga_sram|SramAddress\(3) & !\cga_sram|SramAddress[0]~28_combout\)))) # (!\cga_sram|Add1~6_combout\ & (((\cga_sram|SramAddress\(3) & 
-- !\cga_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~6_combout\,
	datab => \cga_sram|SramAddress[0]~17_combout\,
	datac => \cga_sram|SramAddress\(3),
	datad => \cga_sram|SramAddress[0]~28_combout\,
	combout => \cga_sram|SramAddress[3]~21_combout\);

-- Location: FF_X19_Y10_N9
\cga_sram|SramAddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(3));

-- Location: LCCOMB_X19_Y10_N2
\cga_sram|SramAdr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[3]~3_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~6_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(3),
	datad => \cga_sram|Add1~6_combout\,
	combout => \cga_sram|SramAdr[3]~3_combout\);

-- Location: FF_X19_Y10_N3
\cga_sram|SramAdr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[3]~3_combout\,
	asdata => \cga_sram|SramAddress\(3),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(3));

-- Location: LCCOMB_X16_Y14_N8
\hgc_sram|SramAddress[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[3]~18_combout\ = (\hgc_sram|Add1~6_combout\ & ((\hgc_sram|SramAddress[0]~14_combout\) # ((!\hgc_sram|SramAddress[0]~13_combout\ & \hgc_sram|SramAddress\(3))))) # (!\hgc_sram|Add1~6_combout\ & (!\hgc_sram|SramAddress[0]~13_combout\ & 
-- (\hgc_sram|SramAddress\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~6_combout\,
	datab => \hgc_sram|SramAddress[0]~13_combout\,
	datac => \hgc_sram|SramAddress\(3),
	datad => \hgc_sram|SramAddress[0]~14_combout\,
	combout => \hgc_sram|SramAddress[3]~18_combout\);

-- Location: FF_X16_Y14_N9
\hgc_sram|SramAddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[3]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(3));

-- Location: LCCOMB_X17_Y14_N20
\hgc_sram|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~6_combout\ = (\hgc_sram|SramAddress\(3) & (!\hgc_sram|Add1~5\)) # (!\hgc_sram|SramAddress\(3) & ((\hgc_sram|Add1~5\) # (GND)))
-- \hgc_sram|Add1~7\ = CARRY((!\hgc_sram|Add1~5\) # (!\hgc_sram|SramAddress\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(3),
	datad => VCC,
	cin => \hgc_sram|Add1~5\,
	combout => \hgc_sram|Add1~6_combout\,
	cout => \hgc_sram|Add1~7\);

-- Location: LCCOMB_X16_Y14_N24
\hgc_sram|SramAdr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[3]~3_combout\ = (\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|Add1~6_combout\)) # (!\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|SramAddress\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~6_combout\,
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(3),
	combout => \hgc_sram|SramAdr[3]~3_combout\);

-- Location: FF_X16_Y14_N25
\hgc_sram|SramAdr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[3]~3_combout\,
	asdata => \hgc_sram|SramAddress\(3),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(3));

-- Location: LCCOMB_X19_Y10_N4
\ega_sram|pMemAdr[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[3]~28_combout\ = (\hgc_sram|SramAdr[12]~en_q\ & (\hgc_sram|SramAdr\(3) & ((\cga_sram|SramAdr\(3)) # (!\cga_sram|SramAdr[0]~en_q\)))) # (!\hgc_sram|SramAdr[12]~en_q\ & ((\cga_sram|SramAdr\(3)) # ((!\cga_sram|SramAdr[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr[12]~en_q\,
	datab => \cga_sram|SramAdr\(3),
	datac => \cga_sram|SramAdr[0]~en_q\,
	datad => \hgc_sram|SramAdr\(3),
	combout => \ega_sram|pMemAdr[3]~28_combout\);

-- Location: LCCOMB_X25_Y7_N20
\ega_sram|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~6_combout\ = (\ega_sram|SramAddress\(3) & (!\ega_sram|Add1~5\)) # (!\ega_sram|SramAddress\(3) & ((\ega_sram|Add1~5\) # (GND)))
-- \ega_sram|Add1~7\ = CARRY((!\ega_sram|Add1~5\) # (!\ega_sram|SramAddress\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(3),
	datad => VCC,
	cin => \ega_sram|Add1~5\,
	combout => \ega_sram|Add1~6_combout\,
	cout => \ega_sram|Add1~7\);

-- Location: LCCOMB_X25_Y7_N8
\ega_sram|SramAddress[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[3]~21_combout\ = (\ega_sram|SramAddress[0]~17_combout\ & ((\ega_sram|Add1~6_combout\) # ((\ega_sram|SramAddress\(3) & !\ega_sram|SramAddress[0]~28_combout\)))) # (!\ega_sram|SramAddress[0]~17_combout\ & (((\ega_sram|SramAddress\(3) & 
-- !\ega_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress[0]~17_combout\,
	datab => \ega_sram|Add1~6_combout\,
	datac => \ega_sram|SramAddress\(3),
	datad => \ega_sram|SramAddress[0]~28_combout\,
	combout => \ega_sram|SramAddress[3]~21_combout\);

-- Location: FF_X25_Y7_N9
\ega_sram|SramAddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(3));

-- Location: LCCOMB_X25_Y7_N6
\ega_sram|SramAdr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[3]~3_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~6_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(3),
	datad => \ega_sram|Add1~6_combout\,
	combout => \ega_sram|SramAdr[3]~3_combout\);

-- Location: FF_X25_Y7_N7
\ega_sram|SramAdr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[3]~3_combout\,
	asdata => \ega_sram|SramAddress\(3),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(3));

-- Location: LCCOMB_X25_Y14_N20
\mda_sram|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~6_combout\ = (\mda_sram|SramAddress\(3) & (!\mda_sram|Add1~5\)) # (!\mda_sram|SramAddress\(3) & ((\mda_sram|Add1~5\) # (GND)))
-- \mda_sram|Add1~7\ = CARRY((!\mda_sram|Add1~5\) # (!\mda_sram|SramAddress\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(3),
	datad => VCC,
	cin => \mda_sram|Add1~5\,
	combout => \mda_sram|Add1~6_combout\,
	cout => \mda_sram|Add1~7\);

-- Location: LCCOMB_X25_Y11_N26
\mda_sram|SramAddress[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[3]~19_combout\ = (\mda_sram|SramAddress[0]~14_combout\ & ((\mda_sram|Add1~6_combout\) # ((\mda_sram|SramAddress\(3) & !\mda_sram|SramAddress[0]~15_combout\)))) # (!\mda_sram|SramAddress[0]~14_combout\ & (((\mda_sram|SramAddress\(3) & 
-- !\mda_sram|SramAddress[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress[0]~14_combout\,
	datab => \mda_sram|Add1~6_combout\,
	datac => \mda_sram|SramAddress\(3),
	datad => \mda_sram|SramAddress[0]~15_combout\,
	combout => \mda_sram|SramAddress[3]~19_combout\);

-- Location: FF_X25_Y11_N27
\mda_sram|SramAddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(3));

-- Location: LCCOMB_X25_Y11_N30
\mda_sram|SramAdr[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[3]~4_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~6_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(3),
	datad => \mda_sram|Add1~6_combout\,
	combout => \mda_sram|SramAdr[3]~4_combout\);

-- Location: FF_X25_Y11_N31
\mda_sram|SramAdr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[3]~4_combout\,
	asdata => \mda_sram|SramAddress\(3),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(3));

-- Location: LCCOMB_X25_Y10_N24
\ega_sram|pMemAdr[3]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[3]~29_combout\ = (\ega_sram|SramAdr\(3) & (((\mda_sram|SramAdr\(3)) # (!\mda_sram|SramAdr[2]~en_q\)))) # (!\ega_sram|SramAdr\(3) & (!\ega_sram|SramAdr[4]~en_q\ & ((\mda_sram|SramAdr\(3)) # (!\mda_sram|SramAdr[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAdr\(3),
	datab => \ega_sram|SramAdr[4]~en_q\,
	datac => \mda_sram|SramAdr\(3),
	datad => \mda_sram|SramAdr[2]~en_q\,
	combout => \ega_sram|pMemAdr[3]~29_combout\);

-- Location: LCCOMB_X26_Y10_N4
\ega_sram|pMemAdr[3]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[3]~30_combout\ = (\ega_sram|pMemAdr[3]~28_combout\ & \ega_sram|pMemAdr[3]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[3]~28_combout\,
	datad => \ega_sram|pMemAdr[3]~29_combout\,
	combout => \ega_sram|pMemAdr[3]~30_combout\);

-- Location: LCCOMB_X17_Y14_N22
\hgc_sram|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~8_combout\ = (\hgc_sram|SramAddress\(4) & (\hgc_sram|Add1~7\ $ (GND))) # (!\hgc_sram|SramAddress\(4) & (!\hgc_sram|Add1~7\ & VCC))
-- \hgc_sram|Add1~9\ = CARRY((\hgc_sram|SramAddress\(4) & !\hgc_sram|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(4),
	datad => VCC,
	cin => \hgc_sram|Add1~7\,
	combout => \hgc_sram|Add1~8_combout\,
	cout => \hgc_sram|Add1~9\);

-- Location: LCCOMB_X16_Y14_N22
\hgc_sram|SramAddress[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[4]~19_combout\ = (\hgc_sram|SramAddress[0]~13_combout\ & (\hgc_sram|Add1~8_combout\ & ((\hgc_sram|SramAddress[0]~14_combout\)))) # (!\hgc_sram|SramAddress[0]~13_combout\ & ((\hgc_sram|SramAddress\(4)) # ((\hgc_sram|Add1~8_combout\ & 
-- \hgc_sram|SramAddress[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress[0]~13_combout\,
	datab => \hgc_sram|Add1~8_combout\,
	datac => \hgc_sram|SramAddress\(4),
	datad => \hgc_sram|SramAddress[0]~14_combout\,
	combout => \hgc_sram|SramAddress[4]~19_combout\);

-- Location: FF_X16_Y14_N23
\hgc_sram|SramAddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(4));

-- Location: LCCOMB_X16_Y14_N18
\hgc_sram|SramAdr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[4]~4_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~8_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(4),
	datad => \hgc_sram|Add1~8_combout\,
	combout => \hgc_sram|SramAdr[4]~4_combout\);

-- Location: FF_X16_Y14_N19
\hgc_sram|SramAdr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[4]~4_combout\,
	asdata => \hgc_sram|SramAddress\(4),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(4));

-- Location: LCCOMB_X17_Y10_N0
\cga_sram|SramAddress[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[4]~22_combout\ = (\cga_sram|Add1~8_combout\ & ((\cga_sram|SramAddress[0]~17_combout\) # ((\cga_sram|SramAddress\(4) & !\cga_sram|SramAddress[0]~28_combout\)))) # (!\cga_sram|Add1~8_combout\ & (((\cga_sram|SramAddress\(4) & 
-- !\cga_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~8_combout\,
	datab => \cga_sram|SramAddress[0]~17_combout\,
	datac => \cga_sram|SramAddress\(4),
	datad => \cga_sram|SramAddress[0]~28_combout\,
	combout => \cga_sram|SramAddress[4]~22_combout\);

-- Location: FF_X17_Y10_N1
\cga_sram|SramAddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(4));

-- Location: LCCOMB_X17_Y10_N22
\cga_sram|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~8_combout\ = (\cga_sram|SramAddress\(4) & (\cga_sram|Add1~7\ $ (GND))) # (!\cga_sram|SramAddress\(4) & (!\cga_sram|Add1~7\ & VCC))
-- \cga_sram|Add1~9\ = CARRY((\cga_sram|SramAddress\(4) & !\cga_sram|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress\(4),
	datad => VCC,
	cin => \cga_sram|Add1~7\,
	combout => \cga_sram|Add1~8_combout\,
	cout => \cga_sram|Add1~9\);

-- Location: LCCOMB_X17_Y10_N8
\cga_sram|SramAdr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[4]~4_combout\ = (\cga_sram|SramRoutineSeq\(0) & (\cga_sram|Add1~8_combout\)) # (!\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|SramAddress\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~8_combout\,
	datac => \cga_sram|SramAddress\(4),
	datad => \cga_sram|SramRoutineSeq\(0),
	combout => \cga_sram|SramAdr[4]~4_combout\);

-- Location: FF_X17_Y10_N9
\cga_sram|SramAdr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[4]~4_combout\,
	asdata => \cga_sram|SramAddress\(4),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(4));

-- Location: LCCOMB_X21_Y10_N14
\ega_sram|pMemAdr[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[4]~31_combout\ = (\hgc_sram|SramAdr\(4) & (((\cga_sram|SramAdr\(4))) # (!\cga_sram|SramAdr[0]~en_q\))) # (!\hgc_sram|SramAdr\(4) & (!\hgc_sram|SramAdr[12]~en_q\ & ((\cga_sram|SramAdr\(4)) # (!\cga_sram|SramAdr[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr\(4),
	datab => \cga_sram|SramAdr[0]~en_q\,
	datac => \hgc_sram|SramAdr[12]~en_q\,
	datad => \cga_sram|SramAdr\(4),
	combout => \ega_sram|pMemAdr[4]~31_combout\);

-- Location: LCCOMB_X25_Y14_N22
\mda_sram|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~8_combout\ = (\mda_sram|SramAddress\(4) & (\mda_sram|Add1~7\ $ (GND))) # (!\mda_sram|SramAddress\(4) & (!\mda_sram|Add1~7\ & VCC))
-- \mda_sram|Add1~9\ = CARRY((\mda_sram|SramAddress\(4) & !\mda_sram|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(4),
	datad => VCC,
	cin => \mda_sram|Add1~7\,
	combout => \mda_sram|Add1~8_combout\,
	cout => \mda_sram|Add1~9\);

-- Location: LCCOMB_X24_Y13_N22
\mda_sram|SramAddress[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[4]~20_combout\ = (\mda_sram|Add1~8_combout\ & ((\mda_sram|SramAddress[0]~14_combout\) # ((!\mda_sram|SramAddress[0]~15_combout\ & \mda_sram|SramAddress\(4))))) # (!\mda_sram|Add1~8_combout\ & (!\mda_sram|SramAddress[0]~15_combout\ & 
-- (\mda_sram|SramAddress\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Add1~8_combout\,
	datab => \mda_sram|SramAddress[0]~15_combout\,
	datac => \mda_sram|SramAddress\(4),
	datad => \mda_sram|SramAddress[0]~14_combout\,
	combout => \mda_sram|SramAddress[4]~20_combout\);

-- Location: FF_X24_Y13_N23
\mda_sram|SramAddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(4));

-- Location: LCCOMB_X25_Y11_N24
\mda_sram|SramAdr[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[4]~5_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~8_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(4),
	datad => \mda_sram|Add1~8_combout\,
	combout => \mda_sram|SramAdr[4]~5_combout\);

-- Location: FF_X25_Y11_N25
\mda_sram|SramAdr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[4]~5_combout\,
	asdata => \mda_sram|SramAddress\(4),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(4));

-- Location: LCCOMB_X25_Y7_N22
\ega_sram|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~8_combout\ = (\ega_sram|SramAddress\(4) & (\ega_sram|Add1~7\ $ (GND))) # (!\ega_sram|SramAddress\(4) & (!\ega_sram|Add1~7\ & VCC))
-- \ega_sram|Add1~9\ = CARRY((\ega_sram|SramAddress\(4) & !\ega_sram|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(4),
	datad => VCC,
	cin => \ega_sram|Add1~7\,
	combout => \ega_sram|Add1~8_combout\,
	cout => \ega_sram|Add1~9\);

-- Location: LCCOMB_X24_Y7_N30
\ega_sram|SramAddress[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[4]~22_combout\ = (\ega_sram|Add1~8_combout\ & ((\ega_sram|SramAddress[0]~17_combout\) # ((\ega_sram|SramAddress\(4) & !\ega_sram|SramAddress[0]~28_combout\)))) # (!\ega_sram|Add1~8_combout\ & (((\ega_sram|SramAddress\(4) & 
-- !\ega_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~8_combout\,
	datab => \ega_sram|SramAddress[0]~17_combout\,
	datac => \ega_sram|SramAddress\(4),
	datad => \ega_sram|SramAddress[0]~28_combout\,
	combout => \ega_sram|SramAddress[4]~22_combout\);

-- Location: FF_X24_Y7_N31
\ega_sram|SramAddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[4]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(4));

-- Location: LCCOMB_X25_Y7_N0
\ega_sram|SramAdr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[4]~4_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~8_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(4),
	datad => \ega_sram|Add1~8_combout\,
	combout => \ega_sram|SramAdr[4]~4_combout\);

-- Location: FF_X25_Y7_N1
\ega_sram|SramAdr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[4]~4_combout\,
	asdata => \ega_sram|SramAddress\(4),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(4));

-- Location: LCCOMB_X25_Y11_N28
\ega_sram|pMemAdr[4]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[4]~32_combout\ = (\ega_sram|SramAdr[4]~en_q\ & (\ega_sram|SramAdr\(4) & ((\mda_sram|SramAdr\(4)) # (!\mda_sram|SramAdr[2]~en_q\)))) # (!\ega_sram|SramAdr[4]~en_q\ & ((\mda_sram|SramAdr\(4)) # ((!\mda_sram|SramAdr[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAdr[4]~en_q\,
	datab => \mda_sram|SramAdr\(4),
	datac => \ega_sram|SramAdr\(4),
	datad => \mda_sram|SramAdr[2]~en_q\,
	combout => \ega_sram|pMemAdr[4]~32_combout\);

-- Location: LCCOMB_X25_Y11_N8
\ega_sram|pMemAdr[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[4]~33_combout\ = (\ega_sram|pMemAdr[4]~31_combout\ & \ega_sram|pMemAdr[4]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|pMemAdr[4]~31_combout\,
	datad => \ega_sram|pMemAdr[4]~32_combout\,
	combout => \ega_sram|pMemAdr[4]~33_combout\);

-- Location: LCCOMB_X16_Y14_N14
\hgc_sram|SramAddress[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[5]~20_combout\ = (\hgc_sram|Add1~10_combout\ & ((\hgc_sram|SramAddress[0]~14_combout\) # ((!\hgc_sram|SramAddress[0]~13_combout\ & \hgc_sram|SramAddress\(5))))) # (!\hgc_sram|Add1~10_combout\ & (!\hgc_sram|SramAddress[0]~13_combout\ 
-- & (\hgc_sram|SramAddress\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~10_combout\,
	datab => \hgc_sram|SramAddress[0]~13_combout\,
	datac => \hgc_sram|SramAddress\(5),
	datad => \hgc_sram|SramAddress[0]~14_combout\,
	combout => \hgc_sram|SramAddress[5]~20_combout\);

-- Location: FF_X16_Y14_N15
\hgc_sram|SramAddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(5));

-- Location: LCCOMB_X17_Y14_N24
\hgc_sram|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~10_combout\ = (\hgc_sram|SramAddress\(5) & (!\hgc_sram|Add1~9\)) # (!\hgc_sram|SramAddress\(5) & ((\hgc_sram|Add1~9\) # (GND)))
-- \hgc_sram|Add1~11\ = CARRY((!\hgc_sram|Add1~9\) # (!\hgc_sram|SramAddress\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(5),
	datad => VCC,
	cin => \hgc_sram|Add1~9\,
	combout => \hgc_sram|Add1~10_combout\,
	cout => \hgc_sram|Add1~11\);

-- Location: LCCOMB_X16_Y14_N20
\hgc_sram|SramAdr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[5]~5_combout\ = (\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|Add1~10_combout\)) # (!\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|SramAddress\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~10_combout\,
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(5),
	combout => \hgc_sram|SramAdr[5]~5_combout\);

-- Location: FF_X16_Y14_N21
\hgc_sram|SramAdr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[5]~5_combout\,
	asdata => \hgc_sram|SramAddress\(5),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(5));

-- Location: LCCOMB_X17_Y10_N24
\cga_sram|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~10_combout\ = (\cga_sram|SramAddress\(5) & (!\cga_sram|Add1~9\)) # (!\cga_sram|SramAddress\(5) & ((\cga_sram|Add1~9\) # (GND)))
-- \cga_sram|Add1~11\ = CARRY((!\cga_sram|Add1~9\) # (!\cga_sram|SramAddress\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(5),
	datad => VCC,
	cin => \cga_sram|Add1~9\,
	combout => \cga_sram|Add1~10_combout\,
	cout => \cga_sram|Add1~11\);

-- Location: LCCOMB_X17_Y10_N12
\cga_sram|SramAddress[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[5]~23_combout\ = (\cga_sram|Add1~10_combout\ & ((\cga_sram|SramAddress[0]~17_combout\) # ((!\cga_sram|SramAddress[0]~28_combout\ & \cga_sram|SramAddress\(5))))) # (!\cga_sram|Add1~10_combout\ & (!\cga_sram|SramAddress[0]~28_combout\ 
-- & (\cga_sram|SramAddress\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~10_combout\,
	datab => \cga_sram|SramAddress[0]~28_combout\,
	datac => \cga_sram|SramAddress\(5),
	datad => \cga_sram|SramAddress[0]~17_combout\,
	combout => \cga_sram|SramAddress[5]~23_combout\);

-- Location: FF_X17_Y10_N13
\cga_sram|SramAddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(5));

-- Location: LCCOMB_X19_Y10_N0
\cga_sram|SramAdr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[5]~5_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~10_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(5),
	datad => \cga_sram|Add1~10_combout\,
	combout => \cga_sram|SramAdr[5]~5_combout\);

-- Location: FF_X19_Y10_N1
\cga_sram|SramAdr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[5]~5_combout\,
	asdata => \cga_sram|SramAddress\(5),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(5));

-- Location: LCCOMB_X19_Y10_N26
\ega_sram|pMemAdr[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[5]~34_combout\ = (\hgc_sram|SramAdr[12]~en_q\ & (\hgc_sram|SramAdr\(5) & ((\cga_sram|SramAdr\(5)) # (!\cga_sram|SramAdr[0]~en_q\)))) # (!\hgc_sram|SramAdr[12]~en_q\ & (((\cga_sram|SramAdr\(5)) # (!\cga_sram|SramAdr[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr[12]~en_q\,
	datab => \hgc_sram|SramAdr\(5),
	datac => \cga_sram|SramAdr[0]~en_q\,
	datad => \cga_sram|SramAdr\(5),
	combout => \ega_sram|pMemAdr[5]~34_combout\);

-- Location: LCCOMB_X25_Y7_N12
\ega_sram|SramAddress[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[5]~23_combout\ = (\ega_sram|SramAddress[0]~17_combout\ & ((\ega_sram|Add1~10_combout\) # ((\ega_sram|SramAddress\(5) & !\ega_sram|SramAddress[0]~28_combout\)))) # (!\ega_sram|SramAddress[0]~17_combout\ & (((\ega_sram|SramAddress\(5) 
-- & !\ega_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress[0]~17_combout\,
	datab => \ega_sram|Add1~10_combout\,
	datac => \ega_sram|SramAddress\(5),
	datad => \ega_sram|SramAddress[0]~28_combout\,
	combout => \ega_sram|SramAddress[5]~23_combout\);

-- Location: FF_X25_Y7_N13
\ega_sram|SramAddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(5));

-- Location: LCCOMB_X25_Y7_N24
\ega_sram|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~10_combout\ = (\ega_sram|SramAddress\(5) & (!\ega_sram|Add1~9\)) # (!\ega_sram|SramAddress\(5) & ((\ega_sram|Add1~9\) # (GND)))
-- \ega_sram|Add1~11\ = CARRY((!\ega_sram|Add1~9\) # (!\ega_sram|SramAddress\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(5),
	datad => VCC,
	cin => \ega_sram|Add1~9\,
	combout => \ega_sram|Add1~10_combout\,
	cout => \ega_sram|Add1~11\);

-- Location: LCCOMB_X25_Y10_N20
\ega_sram|SramAdr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[5]~5_combout\ = (\ega_sram|SramRoutineSeq\(0) & (\ega_sram|Add1~10_combout\)) # (!\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|SramAddress\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~10_combout\,
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(5),
	combout => \ega_sram|SramAdr[5]~5_combout\);

-- Location: FF_X25_Y10_N21
\ega_sram|SramAdr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[5]~5_combout\,
	asdata => \ega_sram|SramAddress\(5),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(5));

-- Location: LCCOMB_X24_Y13_N10
\mda_sram|SramAddress[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[5]~21_combout\ = (\mda_sram|Add1~10_combout\ & ((\mda_sram|SramAddress[0]~14_combout\) # ((!\mda_sram|SramAddress[0]~15_combout\ & \mda_sram|SramAddress\(5))))) # (!\mda_sram|Add1~10_combout\ & (!\mda_sram|SramAddress[0]~15_combout\ 
-- & (\mda_sram|SramAddress\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Add1~10_combout\,
	datab => \mda_sram|SramAddress[0]~15_combout\,
	datac => \mda_sram|SramAddress\(5),
	datad => \mda_sram|SramAddress[0]~14_combout\,
	combout => \mda_sram|SramAddress[5]~21_combout\);

-- Location: FF_X24_Y13_N11
\mda_sram|SramAddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(5));

-- Location: LCCOMB_X25_Y14_N24
\mda_sram|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~10_combout\ = (\mda_sram|SramAddress\(5) & (!\mda_sram|Add1~9\)) # (!\mda_sram|SramAddress\(5) & ((\mda_sram|Add1~9\) # (GND)))
-- \mda_sram|Add1~11\ = CARRY((!\mda_sram|Add1~9\) # (!\mda_sram|SramAddress\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(5),
	datad => VCC,
	cin => \mda_sram|Add1~9\,
	combout => \mda_sram|Add1~10_combout\,
	cout => \mda_sram|Add1~11\);

-- Location: LCCOMB_X25_Y11_N22
\mda_sram|SramAdr[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[5]~6_combout\ = (\mda_sram|SramRoutineSeq\(0) & (\mda_sram|Add1~10_combout\)) # (!\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|SramAddress\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Add1~10_combout\,
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(5),
	combout => \mda_sram|SramAdr[5]~6_combout\);

-- Location: FF_X25_Y11_N23
\mda_sram|SramAdr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[5]~6_combout\,
	asdata => \mda_sram|SramAddress\(5),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(5));

-- Location: LCCOMB_X25_Y10_N12
\ega_sram|pMemAdr[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[5]~35_combout\ = (\mda_sram|SramAdr[2]~en_q\ & (\mda_sram|SramAdr\(5) & ((\ega_sram|SramAdr\(5)) # (!\ega_sram|SramAdr[4]~en_q\)))) # (!\mda_sram|SramAdr[2]~en_q\ & ((\ega_sram|SramAdr\(5)) # ((!\ega_sram|SramAdr[4]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr[2]~en_q\,
	datab => \ega_sram|SramAdr\(5),
	datac => \mda_sram|SramAdr\(5),
	datad => \ega_sram|SramAdr[4]~en_q\,
	combout => \ega_sram|pMemAdr[5]~35_combout\);

-- Location: LCCOMB_X25_Y10_N4
\ega_sram|pMemAdr[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[5]~36_combout\ = (\ega_sram|pMemAdr[5]~34_combout\ & \ega_sram|pMemAdr[5]~35_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|pMemAdr[5]~34_combout\,
	datad => \ega_sram|pMemAdr[5]~35_combout\,
	combout => \ega_sram|pMemAdr[5]~36_combout\);

-- Location: LCCOMB_X17_Y14_N26
\hgc_sram|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~12_combout\ = (\hgc_sram|SramAddress\(6) & (\hgc_sram|Add1~11\ $ (GND))) # (!\hgc_sram|SramAddress\(6) & (!\hgc_sram|Add1~11\ & VCC))
-- \hgc_sram|Add1~13\ = CARRY((\hgc_sram|SramAddress\(6) & !\hgc_sram|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(6),
	datad => VCC,
	cin => \hgc_sram|Add1~11\,
	combout => \hgc_sram|Add1~12_combout\,
	cout => \hgc_sram|Add1~13\);

-- Location: LCCOMB_X16_Y14_N26
\hgc_sram|SramAddress[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[6]~21_combout\ = (\hgc_sram|SramAddress[0]~13_combout\ & (\hgc_sram|Add1~12_combout\ & ((\hgc_sram|SramAddress[0]~14_combout\)))) # (!\hgc_sram|SramAddress[0]~13_combout\ & ((\hgc_sram|SramAddress\(6)) # ((\hgc_sram|Add1~12_combout\ 
-- & \hgc_sram|SramAddress[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress[0]~13_combout\,
	datab => \hgc_sram|Add1~12_combout\,
	datac => \hgc_sram|SramAddress\(6),
	datad => \hgc_sram|SramAddress[0]~14_combout\,
	combout => \hgc_sram|SramAddress[6]~21_combout\);

-- Location: FF_X16_Y14_N27
\hgc_sram|SramAddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[6]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(6));

-- Location: LCCOMB_X16_Y14_N10
\hgc_sram|SramAdr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[6]~6_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~12_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(6),
	datad => \hgc_sram|Add1~12_combout\,
	combout => \hgc_sram|SramAdr[6]~6_combout\);

-- Location: FF_X16_Y14_N11
\hgc_sram|SramAdr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[6]~6_combout\,
	asdata => \hgc_sram|SramAddress\(6),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(6));

-- Location: LCCOMB_X19_Y10_N30
\cga_sram|SramAddress[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[6]~24_combout\ = (\cga_sram|Add1~12_combout\ & ((\cga_sram|SramAddress[0]~17_combout\) # ((\cga_sram|SramAddress\(6) & !\cga_sram|SramAddress[0]~28_combout\)))) # (!\cga_sram|Add1~12_combout\ & (((\cga_sram|SramAddress\(6) & 
-- !\cga_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~12_combout\,
	datab => \cga_sram|SramAddress[0]~17_combout\,
	datac => \cga_sram|SramAddress\(6),
	datad => \cga_sram|SramAddress[0]~28_combout\,
	combout => \cga_sram|SramAddress[6]~24_combout\);

-- Location: FF_X19_Y10_N31
\cga_sram|SramAddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(6));

-- Location: LCCOMB_X17_Y10_N26
\cga_sram|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~12_combout\ = (\cga_sram|SramAddress\(6) & (\cga_sram|Add1~11\ $ (GND))) # (!\cga_sram|SramAddress\(6) & (!\cga_sram|Add1~11\ & VCC))
-- \cga_sram|Add1~13\ = CARRY((\cga_sram|SramAddress\(6) & !\cga_sram|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress\(6),
	datad => VCC,
	cin => \cga_sram|Add1~11\,
	combout => \cga_sram|Add1~12_combout\,
	cout => \cga_sram|Add1~13\);

-- Location: LCCOMB_X19_Y10_N12
\cga_sram|SramAdr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[6]~6_combout\ = (\cga_sram|SramRoutineSeq\(0) & (\cga_sram|Add1~12_combout\)) # (!\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|SramAddress\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~12_combout\,
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(6),
	combout => \cga_sram|SramAdr[6]~6_combout\);

-- Location: FF_X19_Y10_N13
\cga_sram|SramAdr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[6]~6_combout\,
	asdata => \cga_sram|SramAddress\(6),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(6));

-- Location: LCCOMB_X19_Y10_N16
\ega_sram|pMemAdr[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[6]~37_combout\ = (\hgc_sram|SramAdr[12]~en_q\ & (\hgc_sram|SramAdr\(6) & ((\cga_sram|SramAdr\(6)) # (!\cga_sram|SramAdr[0]~en_q\)))) # (!\hgc_sram|SramAdr[12]~en_q\ & (((\cga_sram|SramAdr\(6)) # (!\cga_sram|SramAdr[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr[12]~en_q\,
	datab => \hgc_sram|SramAdr\(6),
	datac => \cga_sram|SramAdr[0]~en_q\,
	datad => \cga_sram|SramAdr\(6),
	combout => \ega_sram|pMemAdr[6]~37_combout\);

-- Location: LCCOMB_X25_Y7_N26
\ega_sram|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~12_combout\ = (\ega_sram|SramAddress\(6) & (\ega_sram|Add1~11\ $ (GND))) # (!\ega_sram|SramAddress\(6) & (!\ega_sram|Add1~11\ & VCC))
-- \ega_sram|Add1~13\ = CARRY((\ega_sram|SramAddress\(6) & !\ega_sram|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(6),
	datad => VCC,
	cin => \ega_sram|Add1~11\,
	combout => \ega_sram|Add1~12_combout\,
	cout => \ega_sram|Add1~13\);

-- Location: LCCOMB_X26_Y7_N18
\ega_sram|SramAddress[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[6]~24_combout\ = (\ega_sram|Add1~12_combout\ & ((\ega_sram|SramAddress[0]~17_combout\) # ((\ega_sram|SramAddress\(6) & !\ega_sram|SramAddress[0]~28_combout\)))) # (!\ega_sram|Add1~12_combout\ & (((\ega_sram|SramAddress\(6) & 
-- !\ega_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~12_combout\,
	datab => \ega_sram|SramAddress[0]~17_combout\,
	datac => \ega_sram|SramAddress\(6),
	datad => \ega_sram|SramAddress[0]~28_combout\,
	combout => \ega_sram|SramAddress[6]~24_combout\);

-- Location: FF_X26_Y7_N19
\ega_sram|SramAddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(6));

-- Location: LCCOMB_X25_Y10_N30
\ega_sram|SramAdr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[6]~6_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~12_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(6),
	datad => \ega_sram|Add1~12_combout\,
	combout => \ega_sram|SramAdr[6]~6_combout\);

-- Location: FF_X25_Y10_N31
\ega_sram|SramAdr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[6]~6_combout\,
	asdata => \ega_sram|SramAddress\(6),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(6));

-- Location: LCCOMB_X25_Y14_N26
\mda_sram|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~12_combout\ = (\mda_sram|SramAddress\(6) & (\mda_sram|Add1~11\ $ (GND))) # (!\mda_sram|SramAddress\(6) & (!\mda_sram|Add1~11\ & VCC))
-- \mda_sram|Add1~13\ = CARRY((\mda_sram|SramAddress\(6) & !\mda_sram|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(6),
	datad => VCC,
	cin => \mda_sram|Add1~11\,
	combout => \mda_sram|Add1~12_combout\,
	cout => \mda_sram|Add1~13\);

-- Location: LCCOMB_X25_Y11_N14
\mda_sram|SramAddress[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[6]~22_combout\ = (\mda_sram|SramAddress[0]~14_combout\ & ((\mda_sram|Add1~12_combout\) # ((\mda_sram|SramAddress\(6) & !\mda_sram|SramAddress[0]~15_combout\)))) # (!\mda_sram|SramAddress[0]~14_combout\ & (((\mda_sram|SramAddress\(6) 
-- & !\mda_sram|SramAddress[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress[0]~14_combout\,
	datab => \mda_sram|Add1~12_combout\,
	datac => \mda_sram|SramAddress\(6),
	datad => \mda_sram|SramAddress[0]~15_combout\,
	combout => \mda_sram|SramAddress[6]~22_combout\);

-- Location: FF_X25_Y11_N15
\mda_sram|SramAddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(6));

-- Location: LCCOMB_X25_Y11_N18
\mda_sram|SramAdr[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[6]~7_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~12_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(6),
	datad => \mda_sram|Add1~12_combout\,
	combout => \mda_sram|SramAdr[6]~7_combout\);

-- Location: FF_X25_Y11_N19
\mda_sram|SramAdr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[6]~7_combout\,
	asdata => \mda_sram|SramAddress\(6),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(6));

-- Location: LCCOMB_X24_Y10_N28
\ega_sram|pMemAdr[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[6]~38_combout\ = (\ega_sram|SramAdr\(6) & ((\mda_sram|SramAdr\(6)) # ((!\mda_sram|SramAdr[2]~en_q\)))) # (!\ega_sram|SramAdr\(6) & (!\ega_sram|SramAdr[4]~en_q\ & ((\mda_sram|SramAdr\(6)) # (!\mda_sram|SramAdr[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAdr\(6),
	datab => \mda_sram|SramAdr\(6),
	datac => \mda_sram|SramAdr[2]~en_q\,
	datad => \ega_sram|SramAdr[4]~en_q\,
	combout => \ega_sram|pMemAdr[6]~38_combout\);

-- Location: LCCOMB_X23_Y10_N18
\ega_sram|pMemAdr[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[6]~39_combout\ = (\ega_sram|pMemAdr[6]~37_combout\ & \ega_sram|pMemAdr[6]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[6]~37_combout\,
	datad => \ega_sram|pMemAdr[6]~38_combout\,
	combout => \ega_sram|pMemAdr[6]~39_combout\);

-- Location: LCCOMB_X17_Y10_N28
\cga_sram|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~14_combout\ = (\cga_sram|SramAddress\(7) & (!\cga_sram|Add1~13\)) # (!\cga_sram|SramAddress\(7) & ((\cga_sram|Add1~13\) # (GND)))
-- \cga_sram|Add1~15\ = CARRY((!\cga_sram|Add1~13\) # (!\cga_sram|SramAddress\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(7),
	datad => VCC,
	cin => \cga_sram|Add1~13\,
	combout => \cga_sram|Add1~14_combout\,
	cout => \cga_sram|Add1~15\);

-- Location: LCCOMB_X17_Y10_N10
\cga_sram|SramAddress[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[7]~25_combout\ = (\cga_sram|Add1~14_combout\ & ((\cga_sram|SramAddress[0]~17_combout\) # ((!\cga_sram|SramAddress[0]~28_combout\ & \cga_sram|SramAddress\(7))))) # (!\cga_sram|Add1~14_combout\ & (!\cga_sram|SramAddress[0]~28_combout\ 
-- & (\cga_sram|SramAddress\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~14_combout\,
	datab => \cga_sram|SramAddress[0]~28_combout\,
	datac => \cga_sram|SramAddress\(7),
	datad => \cga_sram|SramAddress[0]~17_combout\,
	combout => \cga_sram|SramAddress[7]~25_combout\);

-- Location: FF_X17_Y10_N11
\cga_sram|SramAddress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(7));

-- Location: LCCOMB_X19_Y9_N8
\cga_sram|SramAdr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[7]~7_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~14_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(7),
	datad => \cga_sram|Add1~14_combout\,
	combout => \cga_sram|SramAdr[7]~7_combout\);

-- Location: FF_X19_Y9_N9
\cga_sram|SramAdr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[7]~7_combout\,
	asdata => \cga_sram|SramAddress\(7),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(7));

-- Location: LCCOMB_X17_Y14_N28
\hgc_sram|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~14_combout\ = (\hgc_sram|SramAddress\(7) & (!\hgc_sram|Add1~13\)) # (!\hgc_sram|SramAddress\(7) & ((\hgc_sram|Add1~13\) # (GND)))
-- \hgc_sram|Add1~15\ = CARRY((!\hgc_sram|Add1~13\) # (!\hgc_sram|SramAddress\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(7),
	datad => VCC,
	cin => \hgc_sram|Add1~13\,
	combout => \hgc_sram|Add1~14_combout\,
	cout => \hgc_sram|Add1~15\);

-- Location: LCCOMB_X16_Y14_N4
\hgc_sram|SramAddress[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[7]~22_combout\ = (\hgc_sram|SramAddress[0]~13_combout\ & (\hgc_sram|Add1~14_combout\ & ((\hgc_sram|SramAddress[0]~14_combout\)))) # (!\hgc_sram|SramAddress[0]~13_combout\ & ((\hgc_sram|SramAddress\(7)) # ((\hgc_sram|Add1~14_combout\ 
-- & \hgc_sram|SramAddress[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress[0]~13_combout\,
	datab => \hgc_sram|Add1~14_combout\,
	datac => \hgc_sram|SramAddress\(7),
	datad => \hgc_sram|SramAddress[0]~14_combout\,
	combout => \hgc_sram|SramAddress[7]~22_combout\);

-- Location: FF_X16_Y14_N5
\hgc_sram|SramAddress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[7]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(7));

-- Location: LCCOMB_X16_Y14_N16
\hgc_sram|SramAdr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[7]~7_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~14_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(7),
	datad => \hgc_sram|Add1~14_combout\,
	combout => \hgc_sram|SramAdr[7]~7_combout\);

-- Location: FF_X16_Y14_N17
\hgc_sram|SramAdr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[7]~7_combout\,
	asdata => \hgc_sram|SramAddress\(7),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(7));

-- Location: LCCOMB_X19_Y9_N22
\ega_sram|pMemAdr[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[7]~40_combout\ = (\hgc_sram|SramAdr[12]~en_q\ & (\hgc_sram|SramAdr\(7) & ((\cga_sram|SramAdr\(7)) # (!\cga_sram|SramAdr[0]~en_q\)))) # (!\hgc_sram|SramAdr[12]~en_q\ & (((\cga_sram|SramAdr\(7))) # (!\cga_sram|SramAdr[0]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr[12]~en_q\,
	datab => \cga_sram|SramAdr[0]~en_q\,
	datac => \cga_sram|SramAdr\(7),
	datad => \hgc_sram|SramAdr\(7),
	combout => \ega_sram|pMemAdr[7]~40_combout\);

-- Location: LCCOMB_X25_Y7_N28
\ega_sram|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~14_combout\ = (\ega_sram|SramAddress\(7) & (!\ega_sram|Add1~13\)) # (!\ega_sram|SramAddress\(7) & ((\ega_sram|Add1~13\) # (GND)))
-- \ega_sram|Add1~15\ = CARRY((!\ega_sram|Add1~13\) # (!\ega_sram|SramAddress\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(7),
	datad => VCC,
	cin => \ega_sram|Add1~13\,
	combout => \ega_sram|Add1~14_combout\,
	cout => \ega_sram|Add1~15\);

-- Location: LCCOMB_X26_Y7_N28
\ega_sram|SramAddress[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[7]~25_combout\ = (\ega_sram|SramAddress[0]~28_combout\ & (\ega_sram|SramAddress[0]~17_combout\ & ((\ega_sram|Add1~14_combout\)))) # (!\ega_sram|SramAddress[0]~28_combout\ & ((\ega_sram|SramAddress\(7)) # 
-- ((\ega_sram|SramAddress[0]~17_combout\ & \ega_sram|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress[0]~28_combout\,
	datab => \ega_sram|SramAddress[0]~17_combout\,
	datac => \ega_sram|SramAddress\(7),
	datad => \ega_sram|Add1~14_combout\,
	combout => \ega_sram|SramAddress[7]~25_combout\);

-- Location: FF_X26_Y7_N29
\ega_sram|SramAddress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(7));

-- Location: LCCOMB_X25_Y7_N10
\ega_sram|SramAdr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[7]~7_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~14_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(7),
	datad => \ega_sram|Add1~14_combout\,
	combout => \ega_sram|SramAdr[7]~7_combout\);

-- Location: FF_X25_Y7_N11
\ega_sram|SramAdr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[7]~7_combout\,
	asdata => \ega_sram|SramAddress\(7),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(7));

-- Location: LCCOMB_X25_Y14_N28
\mda_sram|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~14_combout\ = (\mda_sram|SramAddress\(7) & (!\mda_sram|Add1~13\)) # (!\mda_sram|SramAddress\(7) & ((\mda_sram|Add1~13\) # (GND)))
-- \mda_sram|Add1~15\ = CARRY((!\mda_sram|Add1~13\) # (!\mda_sram|SramAddress\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(7),
	datad => VCC,
	cin => \mda_sram|Add1~13\,
	combout => \mda_sram|Add1~14_combout\,
	cout => \mda_sram|Add1~15\);

-- Location: LCCOMB_X25_Y14_N10
\mda_sram|SramAddress[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[7]~23_combout\ = (\mda_sram|SramAddress[0]~14_combout\ & ((\mda_sram|Add1~14_combout\) # ((\mda_sram|SramAddress\(7) & !\mda_sram|SramAddress[0]~15_combout\)))) # (!\mda_sram|SramAddress[0]~14_combout\ & (((\mda_sram|SramAddress\(7) 
-- & !\mda_sram|SramAddress[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress[0]~14_combout\,
	datab => \mda_sram|Add1~14_combout\,
	datac => \mda_sram|SramAddress\(7),
	datad => \mda_sram|SramAddress[0]~15_combout\,
	combout => \mda_sram|SramAddress[7]~23_combout\);

-- Location: FF_X25_Y14_N11
\mda_sram|SramAddress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(7));

-- Location: LCCOMB_X25_Y14_N12
\mda_sram|SramAdr[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[7]~8_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~14_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(7),
	datab => \mda_sram|SramRoutineSeq\(0),
	datad => \mda_sram|Add1~14_combout\,
	combout => \mda_sram|SramAdr[7]~8_combout\);

-- Location: FF_X25_Y14_N13
\mda_sram|SramAdr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[7]~8_combout\,
	asdata => \mda_sram|SramAddress\(7),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(7));

-- Location: LCCOMB_X25_Y11_N12
\ega_sram|pMemAdr[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[7]~41_combout\ = (\mda_sram|SramAdr[2]~en_q\ & (\mda_sram|SramAdr\(7) & ((\ega_sram|SramAdr\(7)) # (!\ega_sram|SramAdr[4]~en_q\)))) # (!\mda_sram|SramAdr[2]~en_q\ & ((\ega_sram|SramAdr\(7)) # ((!\ega_sram|SramAdr[4]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr[2]~en_q\,
	datab => \ega_sram|SramAdr\(7),
	datac => \ega_sram|SramAdr[4]~en_q\,
	datad => \mda_sram|SramAdr\(7),
	combout => \ega_sram|pMemAdr[7]~41_combout\);

-- Location: LCCOMB_X26_Y9_N14
\ega_sram|pMemAdr[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[7]~42_combout\ = (\ega_sram|pMemAdr[7]~40_combout\ & \ega_sram|pMemAdr[7]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[7]~40_combout\,
	datad => \ega_sram|pMemAdr[7]~41_combout\,
	combout => \ega_sram|pMemAdr[7]~42_combout\);

-- Location: LCCOMB_X17_Y10_N4
\cga_sram|SramAddress[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[8]~26_combout\ = (\cga_sram|Add1~16_combout\ & ((\cga_sram|SramAddress[0]~17_combout\) # ((\cga_sram|SramAddress\(8) & !\cga_sram|SramAddress[0]~28_combout\)))) # (!\cga_sram|Add1~16_combout\ & (((\cga_sram|SramAddress\(8) & 
-- !\cga_sram|SramAddress[0]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~16_combout\,
	datab => \cga_sram|SramAddress[0]~17_combout\,
	datac => \cga_sram|SramAddress\(8),
	datad => \cga_sram|SramAddress[0]~28_combout\,
	combout => \cga_sram|SramAddress[8]~26_combout\);

-- Location: FF_X17_Y10_N5
\cga_sram|SramAddress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(8));

-- Location: LCCOMB_X17_Y10_N30
\cga_sram|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~16_combout\ = (\cga_sram|SramAddress\(8) & (\cga_sram|Add1~15\ $ (GND))) # (!\cga_sram|SramAddress\(8) & (!\cga_sram|Add1~15\ & VCC))
-- \cga_sram|Add1~17\ = CARRY((\cga_sram|SramAddress\(8) & !\cga_sram|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress\(8),
	datad => VCC,
	cin => \cga_sram|Add1~15\,
	combout => \cga_sram|Add1~16_combout\,
	cout => \cga_sram|Add1~17\);

-- Location: LCCOMB_X17_Y10_N2
\cga_sram|SramAdr[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[8]~8_combout\ = (\cga_sram|SramRoutineSeq\(0) & (\cga_sram|Add1~16_combout\)) # (!\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|SramAddress\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~16_combout\,
	datac => \cga_sram|SramAddress\(8),
	datad => \cga_sram|SramRoutineSeq\(0),
	combout => \cga_sram|SramAdr[8]~8_combout\);

-- Location: FF_X17_Y10_N3
\cga_sram|SramAdr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[8]~8_combout\,
	asdata => \cga_sram|SramAddress\(8),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(8));

-- Location: LCCOMB_X16_Y14_N30
\hgc_sram|SramAddress[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[8]~23_combout\ = (\hgc_sram|Add1~16_combout\ & ((\hgc_sram|SramAddress[0]~14_combout\) # ((!\hgc_sram|SramAddress[0]~13_combout\ & \hgc_sram|SramAddress\(8))))) # (!\hgc_sram|Add1~16_combout\ & (!\hgc_sram|SramAddress[0]~13_combout\ 
-- & (\hgc_sram|SramAddress\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~16_combout\,
	datab => \hgc_sram|SramAddress[0]~13_combout\,
	datac => \hgc_sram|SramAddress\(8),
	datad => \hgc_sram|SramAddress[0]~14_combout\,
	combout => \hgc_sram|SramAddress[8]~23_combout\);

-- Location: FF_X16_Y14_N31
\hgc_sram|SramAddress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[8]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(8));

-- Location: LCCOMB_X17_Y14_N30
\hgc_sram|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~16_combout\ = (\hgc_sram|SramAddress\(8) & (\hgc_sram|Add1~15\ $ (GND))) # (!\hgc_sram|SramAddress\(8) & (!\hgc_sram|Add1~15\ & VCC))
-- \hgc_sram|Add1~17\ = CARRY((\hgc_sram|SramAddress\(8) & !\hgc_sram|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(8),
	datad => VCC,
	cin => \hgc_sram|Add1~15\,
	combout => \hgc_sram|Add1~16_combout\,
	cout => \hgc_sram|Add1~17\);

-- Location: LCCOMB_X16_Y14_N0
\hgc_sram|SramAdr[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[8]~8_combout\ = (\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|Add1~16_combout\)) # (!\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|SramAddress\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~16_combout\,
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(8),
	combout => \hgc_sram|SramAdr[8]~8_combout\);

-- Location: FF_X16_Y14_N1
\hgc_sram|SramAdr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[8]~8_combout\,
	asdata => \hgc_sram|SramAddress\(8),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(8));

-- Location: LCCOMB_X21_Y10_N0
\cga_sram|SramAdr[8]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[8]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_sram|SramAdr[8]~enfeeder_combout\);

-- Location: FF_X21_Y10_N1
\cga_sram|SramAdr[8]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[8]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr[8]~en_q\);

-- Location: LCCOMB_X21_Y10_N10
\ega_sram|pMemAdr[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[8]~43_combout\ = (\hgc_sram|SramAdr[12]~en_q\ & (\hgc_sram|SramAdr\(8) & ((\cga_sram|SramAdr\(8)) # (!\cga_sram|SramAdr[8]~en_q\)))) # (!\hgc_sram|SramAdr[12]~en_q\ & ((\cga_sram|SramAdr\(8)) # ((!\cga_sram|SramAdr[8]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr[12]~en_q\,
	datab => \cga_sram|SramAdr\(8),
	datac => \hgc_sram|SramAdr\(8),
	datad => \cga_sram|SramAdr[8]~en_q\,
	combout => \ega_sram|pMemAdr[8]~43_combout\);

-- Location: LCCOMB_X26_Y7_N26
\ega_sram|SramAddress[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[8]~26_combout\ = (\ega_sram|SramAddress[0]~28_combout\ & (\ega_sram|SramAddress[0]~17_combout\ & ((\ega_sram|Add1~16_combout\)))) # (!\ega_sram|SramAddress[0]~28_combout\ & ((\ega_sram|SramAddress\(8)) # 
-- ((\ega_sram|SramAddress[0]~17_combout\ & \ega_sram|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress[0]~28_combout\,
	datab => \ega_sram|SramAddress[0]~17_combout\,
	datac => \ega_sram|SramAddress\(8),
	datad => \ega_sram|Add1~16_combout\,
	combout => \ega_sram|SramAddress[8]~26_combout\);

-- Location: FF_X26_Y7_N27
\ega_sram|SramAddress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[8]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(8));

-- Location: LCCOMB_X25_Y7_N30
\ega_sram|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~16_combout\ = (\ega_sram|SramAddress\(8) & (\ega_sram|Add1~15\ $ (GND))) # (!\ega_sram|SramAddress\(8) & (!\ega_sram|Add1~15\ & VCC))
-- \ega_sram|Add1~17\ = CARRY((\ega_sram|SramAddress\(8) & !\ega_sram|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(8),
	datad => VCC,
	cin => \ega_sram|Add1~15\,
	combout => \ega_sram|Add1~16_combout\,
	cout => \ega_sram|Add1~17\);

-- Location: LCCOMB_X25_Y10_N22
\ega_sram|SramAdr[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[8]~8_combout\ = (\ega_sram|SramRoutineSeq\(0) & (\ega_sram|Add1~16_combout\)) # (!\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|SramAddress\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~16_combout\,
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(8),
	combout => \ega_sram|SramAdr[8]~8_combout\);

-- Location: FF_X25_Y10_N23
\ega_sram|SramAdr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[8]~8_combout\,
	asdata => \ega_sram|SramAddress\(8),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(8));

-- Location: LCCOMB_X25_Y10_N18
\ega_sram|SramAdr[8]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[8]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_sram|SramAdr[8]~enfeeder_combout\);

-- Location: FF_X25_Y10_N19
\ega_sram|SramAdr[8]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[8]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr[8]~en_q\);

-- Location: LCCOMB_X25_Y14_N30
\mda_sram|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~16_combout\ = (\mda_sram|SramAddress\(8) & (\mda_sram|Add1~15\ $ (GND))) # (!\mda_sram|SramAddress\(8) & (!\mda_sram|Add1~15\ & VCC))
-- \mda_sram|Add1~17\ = CARRY((\mda_sram|SramAddress\(8) & !\mda_sram|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(8),
	datad => VCC,
	cin => \mda_sram|Add1~15\,
	combout => \mda_sram|Add1~16_combout\,
	cout => \mda_sram|Add1~17\);

-- Location: LCCOMB_X25_Y14_N4
\mda_sram|SramAddress[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[8]~24_combout\ = (\mda_sram|SramAddress[0]~15_combout\ & (\mda_sram|Add1~16_combout\ & ((\mda_sram|SramAddress[0]~14_combout\)))) # (!\mda_sram|SramAddress[0]~15_combout\ & ((\mda_sram|SramAddress\(8)) # ((\mda_sram|Add1~16_combout\ 
-- & \mda_sram|SramAddress[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress[0]~15_combout\,
	datab => \mda_sram|Add1~16_combout\,
	datac => \mda_sram|SramAddress\(8),
	datad => \mda_sram|SramAddress[0]~14_combout\,
	combout => \mda_sram|SramAddress[8]~24_combout\);

-- Location: FF_X25_Y14_N5
\mda_sram|SramAddress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(8));

-- Location: LCCOMB_X26_Y14_N14
\mda_sram|SramAdr[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[8]~9_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~16_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(8),
	datad => \mda_sram|Add1~16_combout\,
	combout => \mda_sram|SramAdr[8]~9_combout\);

-- Location: FF_X26_Y14_N15
\mda_sram|SramAdr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[8]~9_combout\,
	asdata => \mda_sram|SramAddress\(8),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(8));

-- Location: LCCOMB_X28_Y12_N22
\mda_sram|SramAdr[8]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[8]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_sram|SramAdr[8]~enfeeder_combout\);

-- Location: FF_X28_Y12_N23
\mda_sram|SramAdr[8]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[8]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr[8]~en_q\);

-- Location: LCCOMB_X25_Y10_N10
\ega_sram|pMemAdr[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[8]~44_combout\ = (\ega_sram|SramAdr\(8) & (((\mda_sram|SramAdr\(8)) # (!\mda_sram|SramAdr[8]~en_q\)))) # (!\ega_sram|SramAdr\(8) & (!\ega_sram|SramAdr[8]~en_q\ & ((\mda_sram|SramAdr\(8)) # (!\mda_sram|SramAdr[8]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAdr\(8),
	datab => \ega_sram|SramAdr[8]~en_q\,
	datac => \mda_sram|SramAdr\(8),
	datad => \mda_sram|SramAdr[8]~en_q\,
	combout => \ega_sram|pMemAdr[8]~44_combout\);

-- Location: LCCOMB_X25_Y10_N0
\ega_sram|pMemAdr[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[8]~45_combout\ = (\ega_sram|pMemAdr[8]~43_combout\ & \ega_sram|pMemAdr[8]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[8]~43_combout\,
	datad => \ega_sram|pMemAdr[8]~44_combout\,
	combout => \ega_sram|pMemAdr[8]~45_combout\);

-- Location: LCCOMB_X25_Y10_N8
\ega_sram|pMemAdr[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[8]~46_combout\ = (\cga_sram|SramAdr[8]~en_q\) # ((\ega_sram|SramAdr[8]~en_q\) # ((\hgc_sram|SramAdr[12]~en_q\) # (\mda_sram|SramAdr[8]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAdr[8]~en_q\,
	datab => \ega_sram|SramAdr[8]~en_q\,
	datac => \hgc_sram|SramAdr[12]~en_q\,
	datad => \mda_sram|SramAdr[8]~en_q\,
	combout => \ega_sram|pMemAdr[8]~46_combout\);

-- Location: LCCOMB_X17_Y13_N0
\hgc_sram|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~18_combout\ = (\hgc_sram|SramAddress\(9) & (!\hgc_sram|Add1~17\)) # (!\hgc_sram|SramAddress\(9) & ((\hgc_sram|Add1~17\) # (GND)))
-- \hgc_sram|Add1~19\ = CARRY((!\hgc_sram|Add1~17\) # (!\hgc_sram|SramAddress\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(9),
	datad => VCC,
	cin => \hgc_sram|Add1~17\,
	combout => \hgc_sram|Add1~18_combout\,
	cout => \hgc_sram|Add1~19\);

-- Location: LCCOMB_X17_Y12_N18
\hgc_sram|SramAddress~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress~9_combout\ = (!\hgc_sram|Equal0~5_combout\ & !\hgc_sram|LessThan1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|SramAddress~9_combout\);

-- Location: LCCOMB_X16_Y13_N24
\hgc_sram|SramAddress[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[9]~0_combout\ = (\hgc_sram|SramAddress~9_combout\ & (\hgc_sram|Add1~18_combout\)) # (!\hgc_sram|SramAddress~9_combout\ & ((\hgc_sram|SramAddress\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|Add1~18_combout\,
	datac => \hgc_sram|SramAddress\(9),
	datad => \hgc_sram|SramAddress~9_combout\,
	combout => \hgc_sram|SramAddress[9]~0_combout\);

-- Location: LCCOMB_X11_Y15_N0
\hgc_vga_video|vcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[0]~16_combout\ = (\hgc_vga_video|Equal0~3_combout\ & (\hgc_vga_video|vcount\(0) $ (VCC))) # (!\hgc_vga_video|Equal0~3_combout\ & (\hgc_vga_video|vcount\(0) & VCC))
-- \hgc_vga_video|vcount[0]~17\ = CARRY((\hgc_vga_video|Equal0~3_combout\ & \hgc_vga_video|vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal0~3_combout\,
	datab => \hgc_vga_video|vcount\(0),
	datad => VCC,
	combout => \hgc_vga_video|vcount[0]~16_combout\,
	cout => \hgc_vga_video|vcount[0]~17\);

-- Location: LCCOMB_X13_Y15_N8
\hgc_vga_video|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_1~1_combout\ = (!\hgc_vga_video|vcount\(2) & (\hgc_vga_video|vcount\(6) & (\hgc_vga_video|vcount\(0) & !\hgc_vga_video|vcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(2),
	datab => \hgc_vga_video|vcount\(6),
	datac => \hgc_vga_video|vcount\(0),
	datad => \hgc_vga_video|vcount\(1),
	combout => \hgc_vga_video|process_1~1_combout\);

-- Location: LCCOMB_X12_Y15_N14
\hgc_vga_video|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_1~0_combout\ = (!\hgc_vga_video|vcount\(5) & (!\hgc_vga_video|vcount\(3) & (!\hgc_vga_video|vcount\(4) & \hgc_vga_video|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(5),
	datab => \hgc_vga_video|vcount\(3),
	datac => \hgc_vga_video|vcount\(4),
	datad => \hgc_vga_video|Equal4~2_combout\,
	combout => \hgc_vga_video|process_1~0_combout\);

-- Location: LCCOMB_X12_Y15_N24
\hgc_vga_video|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_1~2_combout\ = (\hgc_vga_video|Equal0~3_combout\ & (\hgc_vga_video|process_1~1_combout\ & \hgc_vga_video|process_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal0~3_combout\,
	datab => \hgc_vga_video|process_1~1_combout\,
	datac => \hgc_vga_video|process_1~0_combout\,
	combout => \hgc_vga_video|process_1~2_combout\);

-- Location: FF_X11_Y15_N1
\hgc_vga_video|vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[0]~16_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(0));

-- Location: LCCOMB_X11_Y15_N2
\hgc_vga_video|vcount[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[1]~18_combout\ = (\hgc_vga_video|vcount\(1) & (!\hgc_vga_video|vcount[0]~17\)) # (!\hgc_vga_video|vcount\(1) & ((\hgc_vga_video|vcount[0]~17\) # (GND)))
-- \hgc_vga_video|vcount[1]~19\ = CARRY((!\hgc_vga_video|vcount[0]~17\) # (!\hgc_vga_video|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|vcount\(1),
	datad => VCC,
	cin => \hgc_vga_video|vcount[0]~17\,
	combout => \hgc_vga_video|vcount[1]~18_combout\,
	cout => \hgc_vga_video|vcount[1]~19\);

-- Location: FF_X11_Y15_N3
\hgc_vga_video|vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[1]~18_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(1));

-- Location: LCCOMB_X11_Y15_N4
\hgc_vga_video|vcount[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[2]~20_combout\ = (\hgc_vga_video|vcount\(2) & (\hgc_vga_video|vcount[1]~19\ $ (GND))) # (!\hgc_vga_video|vcount\(2) & (!\hgc_vga_video|vcount[1]~19\ & VCC))
-- \hgc_vga_video|vcount[2]~21\ = CARRY((\hgc_vga_video|vcount\(2) & !\hgc_vga_video|vcount[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|vcount\(2),
	datad => VCC,
	cin => \hgc_vga_video|vcount[1]~19\,
	combout => \hgc_vga_video|vcount[2]~20_combout\,
	cout => \hgc_vga_video|vcount[2]~21\);

-- Location: FF_X11_Y15_N5
\hgc_vga_video|vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[2]~20_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(2));

-- Location: LCCOMB_X11_Y15_N6
\hgc_vga_video|vcount[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[3]~22_combout\ = (\hgc_vga_video|vcount\(3) & (!\hgc_vga_video|vcount[2]~21\)) # (!\hgc_vga_video|vcount\(3) & ((\hgc_vga_video|vcount[2]~21\) # (GND)))
-- \hgc_vga_video|vcount[3]~23\ = CARRY((!\hgc_vga_video|vcount[2]~21\) # (!\hgc_vga_video|vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(3),
	datad => VCC,
	cin => \hgc_vga_video|vcount[2]~21\,
	combout => \hgc_vga_video|vcount[3]~22_combout\,
	cout => \hgc_vga_video|vcount[3]~23\);

-- Location: FF_X11_Y15_N7
\hgc_vga_video|vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[3]~22_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(3));

-- Location: LCCOMB_X11_Y15_N8
\hgc_vga_video|vcount[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[4]~24_combout\ = (\hgc_vga_video|vcount\(4) & (\hgc_vga_video|vcount[3]~23\ $ (GND))) # (!\hgc_vga_video|vcount\(4) & (!\hgc_vga_video|vcount[3]~23\ & VCC))
-- \hgc_vga_video|vcount[4]~25\ = CARRY((\hgc_vga_video|vcount\(4) & !\hgc_vga_video|vcount[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|vcount\(4),
	datad => VCC,
	cin => \hgc_vga_video|vcount[3]~23\,
	combout => \hgc_vga_video|vcount[4]~24_combout\,
	cout => \hgc_vga_video|vcount[4]~25\);

-- Location: FF_X11_Y15_N9
\hgc_vga_video|vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[4]~24_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(4));

-- Location: LCCOMB_X11_Y15_N10
\hgc_vga_video|vcount[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[5]~26_combout\ = (\hgc_vga_video|vcount\(5) & (!\hgc_vga_video|vcount[4]~25\)) # (!\hgc_vga_video|vcount\(5) & ((\hgc_vga_video|vcount[4]~25\) # (GND)))
-- \hgc_vga_video|vcount[5]~27\ = CARRY((!\hgc_vga_video|vcount[4]~25\) # (!\hgc_vga_video|vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(5),
	datad => VCC,
	cin => \hgc_vga_video|vcount[4]~25\,
	combout => \hgc_vga_video|vcount[5]~26_combout\,
	cout => \hgc_vga_video|vcount[5]~27\);

-- Location: FF_X11_Y15_N11
\hgc_vga_video|vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[5]~26_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(5));

-- Location: LCCOMB_X11_Y15_N12
\hgc_vga_video|vcount[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[6]~28_combout\ = (\hgc_vga_video|vcount\(6) & (\hgc_vga_video|vcount[5]~27\ $ (GND))) # (!\hgc_vga_video|vcount\(6) & (!\hgc_vga_video|vcount[5]~27\ & VCC))
-- \hgc_vga_video|vcount[6]~29\ = CARRY((\hgc_vga_video|vcount\(6) & !\hgc_vga_video|vcount[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(6),
	datad => VCC,
	cin => \hgc_vga_video|vcount[5]~27\,
	combout => \hgc_vga_video|vcount[6]~28_combout\,
	cout => \hgc_vga_video|vcount[6]~29\);

-- Location: FF_X11_Y15_N13
\hgc_vga_video|vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[6]~28_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(6));

-- Location: LCCOMB_X11_Y15_N14
\hgc_vga_video|vcount[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[7]~30_combout\ = (\hgc_vga_video|vcount\(7) & (!\hgc_vga_video|vcount[6]~29\)) # (!\hgc_vga_video|vcount\(7) & ((\hgc_vga_video|vcount[6]~29\) # (GND)))
-- \hgc_vga_video|vcount[7]~31\ = CARRY((!\hgc_vga_video|vcount[6]~29\) # (!\hgc_vga_video|vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|vcount\(7),
	datad => VCC,
	cin => \hgc_vga_video|vcount[6]~29\,
	combout => \hgc_vga_video|vcount[7]~30_combout\,
	cout => \hgc_vga_video|vcount[7]~31\);

-- Location: FF_X11_Y15_N15
\hgc_vga_video|vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[7]~30_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(7));

-- Location: LCCOMB_X11_Y15_N16
\hgc_vga_video|vcount[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[8]~32_combout\ = (\hgc_vga_video|vcount\(8) & (\hgc_vga_video|vcount[7]~31\ $ (GND))) # (!\hgc_vga_video|vcount\(8) & (!\hgc_vga_video|vcount[7]~31\ & VCC))
-- \hgc_vga_video|vcount[8]~33\ = CARRY((\hgc_vga_video|vcount\(8) & !\hgc_vga_video|vcount[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|vcount\(8),
	datad => VCC,
	cin => \hgc_vga_video|vcount[7]~31\,
	combout => \hgc_vga_video|vcount[8]~32_combout\,
	cout => \hgc_vga_video|vcount[8]~33\);

-- Location: FF_X11_Y15_N17
\hgc_vga_video|vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[8]~32_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(8));

-- Location: LCCOMB_X11_Y15_N18
\hgc_vga_video|vcount[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[9]~34_combout\ = (\hgc_vga_video|vcount\(9) & (!\hgc_vga_video|vcount[8]~33\)) # (!\hgc_vga_video|vcount\(9) & ((\hgc_vga_video|vcount[8]~33\) # (GND)))
-- \hgc_vga_video|vcount[9]~35\ = CARRY((!\hgc_vga_video|vcount[8]~33\) # (!\hgc_vga_video|vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|vcount\(9),
	datad => VCC,
	cin => \hgc_vga_video|vcount[8]~33\,
	combout => \hgc_vga_video|vcount[9]~34_combout\,
	cout => \hgc_vga_video|vcount[9]~35\);

-- Location: FF_X11_Y15_N19
\hgc_vga_video|vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[9]~34_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(9));

-- Location: LCCOMB_X11_Y15_N20
\hgc_vga_video|vcount[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[10]~36_combout\ = (\hgc_vga_video|vcount\(10) & (\hgc_vga_video|vcount[9]~35\ $ (GND))) # (!\hgc_vga_video|vcount\(10) & (!\hgc_vga_video|vcount[9]~35\ & VCC))
-- \hgc_vga_video|vcount[10]~37\ = CARRY((\hgc_vga_video|vcount\(10) & !\hgc_vga_video|vcount[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|vcount\(10),
	datad => VCC,
	cin => \hgc_vga_video|vcount[9]~35\,
	combout => \hgc_vga_video|vcount[10]~36_combout\,
	cout => \hgc_vga_video|vcount[10]~37\);

-- Location: FF_X11_Y15_N21
\hgc_vga_video|vcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[10]~36_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(10));

-- Location: LCCOMB_X11_Y15_N22
\hgc_vga_video|vcount[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[11]~38_combout\ = (\hgc_vga_video|vcount\(11) & (!\hgc_vga_video|vcount[10]~37\)) # (!\hgc_vga_video|vcount\(11) & ((\hgc_vga_video|vcount[10]~37\) # (GND)))
-- \hgc_vga_video|vcount[11]~39\ = CARRY((!\hgc_vga_video|vcount[10]~37\) # (!\hgc_vga_video|vcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(11),
	datad => VCC,
	cin => \hgc_vga_video|vcount[10]~37\,
	combout => \hgc_vga_video|vcount[11]~38_combout\,
	cout => \hgc_vga_video|vcount[11]~39\);

-- Location: FF_X11_Y15_N23
\hgc_vga_video|vcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[11]~38_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(11));

-- Location: LCCOMB_X11_Y15_N24
\hgc_vga_video|vcount[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[12]~40_combout\ = (\hgc_vga_video|vcount\(12) & (\hgc_vga_video|vcount[11]~39\ $ (GND))) # (!\hgc_vga_video|vcount\(12) & (!\hgc_vga_video|vcount[11]~39\ & VCC))
-- \hgc_vga_video|vcount[12]~41\ = CARRY((\hgc_vga_video|vcount\(12) & !\hgc_vga_video|vcount[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|vcount\(12),
	datad => VCC,
	cin => \hgc_vga_video|vcount[11]~39\,
	combout => \hgc_vga_video|vcount[12]~40_combout\,
	cout => \hgc_vga_video|vcount[12]~41\);

-- Location: FF_X11_Y15_N25
\hgc_vga_video|vcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[12]~40_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(12));

-- Location: LCCOMB_X12_Y15_N26
\hgc_vga_video|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal4~0_combout\ = (!\hgc_vga_video|vcount\(10) & (!\hgc_vga_video|vcount\(11) & (!\hgc_vga_video|vcount\(9) & !\hgc_vga_video|vcount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(10),
	datab => \hgc_vga_video|vcount\(11),
	datac => \hgc_vga_video|vcount\(9),
	datad => \hgc_vga_video|vcount\(12),
	combout => \hgc_vga_video|Equal4~0_combout\);

-- Location: LCCOMB_X11_Y15_N26
\hgc_vga_video|vcount[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[13]~42_combout\ = (\hgc_vga_video|vcount\(13) & (!\hgc_vga_video|vcount[12]~41\)) # (!\hgc_vga_video|vcount\(13) & ((\hgc_vga_video|vcount[12]~41\) # (GND)))
-- \hgc_vga_video|vcount[13]~43\ = CARRY((!\hgc_vga_video|vcount[12]~41\) # (!\hgc_vga_video|vcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(13),
	datad => VCC,
	cin => \hgc_vga_video|vcount[12]~41\,
	combout => \hgc_vga_video|vcount[13]~42_combout\,
	cout => \hgc_vga_video|vcount[13]~43\);

-- Location: FF_X11_Y15_N27
\hgc_vga_video|vcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[13]~42_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(13));

-- Location: LCCOMB_X11_Y15_N28
\hgc_vga_video|vcount[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[14]~44_combout\ = (\hgc_vga_video|vcount\(14) & (\hgc_vga_video|vcount[13]~43\ $ (GND))) # (!\hgc_vga_video|vcount\(14) & (!\hgc_vga_video|vcount[13]~43\ & VCC))
-- \hgc_vga_video|vcount[14]~45\ = CARRY((\hgc_vga_video|vcount\(14) & !\hgc_vga_video|vcount[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|vcount\(14),
	datad => VCC,
	cin => \hgc_vga_video|vcount[13]~43\,
	combout => \hgc_vga_video|vcount[14]~44_combout\,
	cout => \hgc_vga_video|vcount[14]~45\);

-- Location: FF_X11_Y15_N29
\hgc_vga_video|vcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[14]~44_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(14));

-- Location: LCCOMB_X11_Y15_N30
\hgc_vga_video|vcount[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vcount[15]~46_combout\ = \hgc_vga_video|vcount\(15) $ (\hgc_vga_video|vcount[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(15),
	cin => \hgc_vga_video|vcount[14]~45\,
	combout => \hgc_vga_video|vcount[15]~46_combout\);

-- Location: FF_X11_Y15_N31
\hgc_vga_video|vcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vcount[15]~46_combout\,
	sclr => \hgc_vga_video|process_1~2_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vcount\(15));

-- Location: LCCOMB_X12_Y15_N18
\hgc_vga_video|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal4~1_combout\ = (\hgc_vga_video|Equal4~0_combout\ & (!\hgc_vga_video|vcount\(14) & (!\hgc_vga_video|vcount\(13) & !\hgc_vga_video|vcount\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal4~0_combout\,
	datab => \hgc_vga_video|vcount\(14),
	datac => \hgc_vga_video|vcount\(13),
	datad => \hgc_vga_video|vcount\(15),
	combout => \hgc_vga_video|Equal4~1_combout\);

-- Location: LCCOMB_X12_Y15_N12
\hgc_vga_video|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal4~2_combout\ = (\hgc_vga_video|vcount\(7) & (\hgc_vga_video|vcount\(8) & \hgc_vga_video|Equal4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(7),
	datac => \hgc_vga_video|vcount\(8),
	datad => \hgc_vga_video|Equal4~1_combout\,
	combout => \hgc_vga_video|Equal4~2_combout\);

-- Location: LCCOMB_X13_Y15_N16
\hgc_vga_video|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan5~0_combout\ = (!\hgc_vga_video|vcount\(2) & (!\hgc_vga_video|vcount\(4) & !\hgc_vga_video|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(2),
	datab => \hgc_vga_video|vcount\(4),
	datad => \hgc_vga_video|vcount\(1),
	combout => \hgc_vga_video|LessThan5~0_combout\);

-- Location: LCCOMB_X13_Y15_N22
\hgc_vga_video|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal4~3_combout\ = (!\hgc_vga_video|vcount\(5) & (!\hgc_vga_video|vcount\(0) & (!\hgc_vga_video|vcount\(6) & \hgc_vga_video|LessThan5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(5),
	datab => \hgc_vga_video|vcount\(0),
	datac => \hgc_vga_video|vcount\(6),
	datad => \hgc_vga_video|LessThan5~0_combout\,
	combout => \hgc_vga_video|Equal4~3_combout\);

-- Location: LCCOMB_X12_Y15_N8
\hgc_vga_video|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal4~4_combout\ = (\hgc_vga_video|Equal4~2_combout\ & (\hgc_vga_video|vcount\(3) & \hgc_vga_video|Equal4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal4~2_combout\,
	datac => \hgc_vga_video|vcount\(3),
	datad => \hgc_vga_video|Equal4~3_combout\,
	combout => \hgc_vga_video|Equal4~4_combout\);

-- Location: LCCOMB_X13_Y15_N28
\hgc_vga_video|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan5~1_combout\ = (((!\hgc_vga_video|vcount\(3) & \hgc_vga_video|LessThan5~0_combout\)) # (!\hgc_vga_video|vcount\(5))) # (!\hgc_vga_video|vcount\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(3),
	datab => \hgc_vga_video|vcount\(6),
	datac => \hgc_vga_video|vcount\(5),
	datad => \hgc_vga_video|LessThan5~0_combout\,
	combout => \hgc_vga_video|LessThan5~1_combout\);

-- Location: LCCOMB_X12_Y15_N6
\hgc_vga_video|LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan5~2_combout\ = (\hgc_vga_video|Equal4~1_combout\ & (((!\hgc_vga_video|vcount\(7) & \hgc_vga_video|LessThan5~1_combout\)) # (!\hgc_vga_video|vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(7),
	datab => \hgc_vga_video|Equal4~1_combout\,
	datac => \hgc_vga_video|vcount\(8),
	datad => \hgc_vga_video|LessThan5~1_combout\,
	combout => \hgc_vga_video|LessThan5~2_combout\);

-- Location: LCCOMB_X12_Y15_N20
\hgc_vga_video|row_number[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[9]~0_combout\ = (\hgc_vga_video|LessThan5~2_combout\ & (((!\hgc_vga_video|vcount\(3)) # (!\hgc_vga_video|Equal4~3_combout\)) # (!\hgc_vga_video|Equal4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal4~2_combout\,
	datab => \hgc_vga_video|Equal4~3_combout\,
	datac => \hgc_vga_video|vcount\(3),
	datad => \hgc_vga_video|LessThan5~2_combout\,
	combout => \hgc_vga_video|row_number[9]~0_combout\);

-- Location: LCCOMB_X10_Y13_N12
\hgc_genlock|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add10~0_combout\ = \hgc_genlock|adj_y\(0) $ (VCC)
-- \hgc_genlock|Add10~1\ = CARRY(\hgc_genlock|adj_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_y\(0),
	datad => VCC,
	combout => \hgc_genlock|Add10~0_combout\,
	cout => \hgc_genlock|Add10~1\);

-- Location: IOIBUF_X16_Y0_N8
\UP_BTN~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_UP_BTN,
	o => \UP_BTN~input_o\);

-- Location: LCCOMB_X31_Y3_N14
\hgc_genlock|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~32_combout\ = (\hgc_genlock|process_3:peak[16]~q\ & ((GND) # (!\hgc_genlock|Add3~31\))) # (!\hgc_genlock|process_3:peak[16]~q\ & (\hgc_genlock|Add3~31\ $ (GND)))
-- \hgc_genlock|Add3~33\ = CARRY((\hgc_genlock|process_3:peak[16]~q\) # (!\hgc_genlock|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_3:peak[16]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~31\,
	combout => \hgc_genlock|Add3~32_combout\,
	cout => \hgc_genlock|Add3~33\);

-- Location: LCCOMB_X31_Y3_N16
\hgc_genlock|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~34_combout\ = \hgc_genlock|process_3:peak[17]~q\ $ (\hgc_genlock|Add3~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[17]~q\,
	cin => \hgc_genlock|Add3~33\,
	combout => \hgc_genlock|Add3~34_combout\);

-- Location: LCCOMB_X31_Y3_N22
\hgc_genlock|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~36_combout\ = (\hgc_genlock|peak~2_combout\ & !\hgc_genlock|Add3~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~2_combout\,
	datad => \hgc_genlock|Add3~34_combout\,
	combout => \hgc_genlock|Add3~36_combout\);

-- Location: FF_X31_Y3_N23
\hgc_genlock|process_3:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~36_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[17]~q\);

-- Location: LCCOMB_X32_Y3_N4
\hgc_genlock|process_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_3~0_combout\ = \UP_BTN~input_o\ $ (\hgc_genlock|process_3:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UP_BTN~input_o\,
	datad => \hgc_genlock|process_3:latch~q\,
	combout => \hgc_genlock|process_3~0_combout\);

-- Location: LCCOMB_X32_Y3_N10
\hgc_genlock|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan3~2_combout\ = (\hgc_genlock|process_3:peak[10]~q\) # ((\hgc_genlock|process_3:peak[9]~q\) # ((\hgc_genlock|process_3:peak[11]~q\) # (\hgc_genlock|process_3:peak[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[10]~q\,
	datab => \hgc_genlock|process_3:peak[9]~q\,
	datac => \hgc_genlock|process_3:peak[11]~q\,
	datad => \hgc_genlock|process_3:peak[8]~q\,
	combout => \hgc_genlock|LessThan3~2_combout\);

-- Location: LCCOMB_X31_Y3_N28
\hgc_genlock|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan3~3_combout\ = (\hgc_genlock|process_3:peak[14]~q\) # ((\hgc_genlock|process_3:peak[13]~q\) # ((\hgc_genlock|process_3:peak[15]~q\) # (\hgc_genlock|process_3:peak[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[14]~q\,
	datab => \hgc_genlock|process_3:peak[13]~q\,
	datac => \hgc_genlock|process_3:peak[15]~q\,
	datad => \hgc_genlock|process_3:peak[12]~q\,
	combout => \hgc_genlock|LessThan3~3_combout\);

-- Location: LCCOMB_X32_Y3_N0
\hgc_genlock|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~38_combout\ = (!\hgc_genlock|process_3:peak[0]~q\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|process_3:peak[0]~q\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~38_combout\);

-- Location: FF_X32_Y3_N1
\hgc_genlock|process_3:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~38_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[0]~q\);

-- Location: LCCOMB_X31_Y4_N14
\hgc_genlock|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~1\ = CARRY(\hgc_genlock|process_3:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[0]~q\,
	datad => VCC,
	cout => \hgc_genlock|Add3~1\);

-- Location: LCCOMB_X31_Y4_N16
\hgc_genlock|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~2_combout\ = (\hgc_genlock|process_3:peak[1]~q\ & (\hgc_genlock|Add3~1\ & VCC)) # (!\hgc_genlock|process_3:peak[1]~q\ & (!\hgc_genlock|Add3~1\))
-- \hgc_genlock|Add3~3\ = CARRY((!\hgc_genlock|process_3:peak[1]~q\ & !\hgc_genlock|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_3:peak[1]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~1\,
	combout => \hgc_genlock|Add3~2_combout\,
	cout => \hgc_genlock|Add3~3\);

-- Location: LCCOMB_X32_Y3_N14
\hgc_genlock|Add3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~39_combout\ = (\hgc_genlock|Add3~2_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add3~2_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~39_combout\);

-- Location: FF_X32_Y3_N15
\hgc_genlock|process_3:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~39_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[1]~q\);

-- Location: LCCOMB_X31_Y4_N18
\hgc_genlock|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~4_combout\ = (\hgc_genlock|process_3:peak[2]~q\ & ((GND) # (!\hgc_genlock|Add3~3\))) # (!\hgc_genlock|process_3:peak[2]~q\ & (\hgc_genlock|Add3~3\ $ (GND)))
-- \hgc_genlock|Add3~5\ = CARRY((\hgc_genlock|process_3:peak[2]~q\) # (!\hgc_genlock|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[2]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~3\,
	combout => \hgc_genlock|Add3~4_combout\,
	cout => \hgc_genlock|Add3~5\);

-- Location: LCCOMB_X31_Y4_N8
\hgc_genlock|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~40_combout\ = (\hgc_genlock|Add3~4_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add3~4_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~40_combout\);

-- Location: FF_X31_Y4_N9
\hgc_genlock|process_3:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~40_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[2]~q\);

-- Location: LCCOMB_X31_Y4_N20
\hgc_genlock|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~6_combout\ = (\hgc_genlock|process_3:peak[3]~q\ & (\hgc_genlock|Add3~5\ & VCC)) # (!\hgc_genlock|process_3:peak[3]~q\ & (!\hgc_genlock|Add3~5\))
-- \hgc_genlock|Add3~7\ = CARRY((!\hgc_genlock|process_3:peak[3]~q\ & !\hgc_genlock|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[3]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~5\,
	combout => \hgc_genlock|Add3~6_combout\,
	cout => \hgc_genlock|Add3~7\);

-- Location: LCCOMB_X31_Y4_N10
\hgc_genlock|Add3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~41_combout\ = (\hgc_genlock|Add3~6_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add3~6_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~41_combout\);

-- Location: FF_X31_Y4_N11
\hgc_genlock|process_3:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~41_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[3]~q\);

-- Location: LCCOMB_X31_Y4_N22
\hgc_genlock|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~8_combout\ = (\hgc_genlock|process_3:peak[4]~q\ & ((GND) # (!\hgc_genlock|Add3~7\))) # (!\hgc_genlock|process_3:peak[4]~q\ & (\hgc_genlock|Add3~7\ $ (GND)))
-- \hgc_genlock|Add3~9\ = CARRY((\hgc_genlock|process_3:peak[4]~q\) # (!\hgc_genlock|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[4]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~7\,
	combout => \hgc_genlock|Add3~8_combout\,
	cout => \hgc_genlock|Add3~9\);

-- Location: LCCOMB_X31_Y4_N6
\hgc_genlock|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~42_combout\ = (\hgc_genlock|Add3~8_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add3~8_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~42_combout\);

-- Location: FF_X31_Y4_N7
\hgc_genlock|process_3:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~42_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[4]~q\);

-- Location: LCCOMB_X31_Y4_N24
\hgc_genlock|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~10_combout\ = (\hgc_genlock|process_3:peak[5]~q\ & (\hgc_genlock|Add3~9\ & VCC)) # (!\hgc_genlock|process_3:peak[5]~q\ & (!\hgc_genlock|Add3~9\))
-- \hgc_genlock|Add3~11\ = CARRY((!\hgc_genlock|process_3:peak[5]~q\ & !\hgc_genlock|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_3:peak[5]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~9\,
	combout => \hgc_genlock|Add3~10_combout\,
	cout => \hgc_genlock|Add3~11\);

-- Location: LCCOMB_X31_Y4_N0
\hgc_genlock|Add3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~43_combout\ = (\hgc_genlock|Add3~10_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add3~10_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~43_combout\);

-- Location: FF_X31_Y4_N1
\hgc_genlock|process_3:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~43_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[5]~q\);

-- Location: LCCOMB_X31_Y4_N26
\hgc_genlock|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~12_combout\ = (\hgc_genlock|process_3:peak[6]~q\ & ((GND) # (!\hgc_genlock|Add3~11\))) # (!\hgc_genlock|process_3:peak[6]~q\ & (\hgc_genlock|Add3~11\ $ (GND)))
-- \hgc_genlock|Add3~13\ = CARRY((\hgc_genlock|process_3:peak[6]~q\) # (!\hgc_genlock|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_3:peak[6]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~11\,
	combout => \hgc_genlock|Add3~12_combout\,
	cout => \hgc_genlock|Add3~13\);

-- Location: LCCOMB_X31_Y4_N4
\hgc_genlock|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~44_combout\ = (\hgc_genlock|Add3~12_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add3~12_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~44_combout\);

-- Location: FF_X31_Y4_N5
\hgc_genlock|process_3:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~44_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[6]~q\);

-- Location: LCCOMB_X31_Y4_N28
\hgc_genlock|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~14_combout\ = (\hgc_genlock|process_3:peak[7]~q\ & (\hgc_genlock|Add3~13\ & VCC)) # (!\hgc_genlock|process_3:peak[7]~q\ & (!\hgc_genlock|Add3~13\))
-- \hgc_genlock|Add3~15\ = CARRY((!\hgc_genlock|process_3:peak[7]~q\ & !\hgc_genlock|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[7]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~13\,
	combout => \hgc_genlock|Add3~14_combout\,
	cout => \hgc_genlock|Add3~15\);

-- Location: LCCOMB_X31_Y4_N12
\hgc_genlock|Add3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~45_combout\ = (\hgc_genlock|Add3~14_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add3~14_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~45_combout\);

-- Location: FF_X31_Y4_N13
\hgc_genlock|process_3:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~45_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[7]~q\);

-- Location: LCCOMB_X31_Y4_N2
\hgc_genlock|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan3~1_combout\ = (\hgc_genlock|process_3:peak[4]~q\) # ((\hgc_genlock|process_3:peak[5]~q\) # ((\hgc_genlock|process_3:peak[6]~q\) # (\hgc_genlock|process_3:peak[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[4]~q\,
	datab => \hgc_genlock|process_3:peak[5]~q\,
	datac => \hgc_genlock|process_3:peak[6]~q\,
	datad => \hgc_genlock|process_3:peak[7]~q\,
	combout => \hgc_genlock|LessThan3~1_combout\);

-- Location: LCCOMB_X32_Y3_N28
\hgc_genlock|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan3~0_combout\ = (\hgc_genlock|process_3:peak[1]~q\) # ((\hgc_genlock|process_3:peak[0]~q\) # ((\hgc_genlock|process_3:peak[3]~q\) # (\hgc_genlock|process_3:peak[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[1]~q\,
	datab => \hgc_genlock|process_3:peak[0]~q\,
	datac => \hgc_genlock|process_3:peak[3]~q\,
	datad => \hgc_genlock|process_3:peak[2]~q\,
	combout => \hgc_genlock|LessThan3~0_combout\);

-- Location: LCCOMB_X32_Y3_N16
\hgc_genlock|LessThan3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan3~4_combout\ = (\hgc_genlock|LessThan3~2_combout\) # ((\hgc_genlock|LessThan3~3_combout\) # ((\hgc_genlock|LessThan3~1_combout\) # (\hgc_genlock|LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|LessThan3~2_combout\,
	datab => \hgc_genlock|LessThan3~3_combout\,
	datac => \hgc_genlock|LessThan3~1_combout\,
	datad => \hgc_genlock|LessThan3~0_combout\,
	combout => \hgc_genlock|LessThan3~4_combout\);

-- Location: LCCOMB_X32_Y3_N6
\hgc_genlock|peak~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|peak~2_combout\ = (!\hgc_genlock|process_3~0_combout\ & ((\hgc_genlock|process_3:peak[16]~q\) # ((\hgc_genlock|LessThan3~4_combout\) # (!\hgc_genlock|process_3:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[16]~q\,
	datab => \hgc_genlock|process_3:peak[17]~q\,
	datac => \hgc_genlock|process_3~0_combout\,
	datad => \hgc_genlock|LessThan3~4_combout\,
	combout => \hgc_genlock|peak~2_combout\);

-- Location: LCCOMB_X31_Y4_N30
\hgc_genlock|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~16_combout\ = (\hgc_genlock|process_3:peak[8]~q\ & ((GND) # (!\hgc_genlock|Add3~15\))) # (!\hgc_genlock|process_3:peak[8]~q\ & (\hgc_genlock|Add3~15\ $ (GND)))
-- \hgc_genlock|Add3~17\ = CARRY((\hgc_genlock|process_3:peak[8]~q\) # (!\hgc_genlock|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_3:peak[8]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~15\,
	combout => \hgc_genlock|Add3~16_combout\,
	cout => \hgc_genlock|Add3~17\);

-- Location: LCCOMB_X32_Y3_N24
\hgc_genlock|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~46_combout\ = (\hgc_genlock|peak~2_combout\ & \hgc_genlock|Add3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~2_combout\,
	datad => \hgc_genlock|Add3~16_combout\,
	combout => \hgc_genlock|Add3~46_combout\);

-- Location: FF_X32_Y3_N25
\hgc_genlock|process_3:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~46_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[8]~q\);

-- Location: LCCOMB_X31_Y3_N0
\hgc_genlock|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~18_combout\ = (\hgc_genlock|process_3:peak[9]~q\ & (\hgc_genlock|Add3~17\ & VCC)) # (!\hgc_genlock|process_3:peak[9]~q\ & (!\hgc_genlock|Add3~17\))
-- \hgc_genlock|Add3~19\ = CARRY((!\hgc_genlock|process_3:peak[9]~q\ & !\hgc_genlock|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[9]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~17\,
	combout => \hgc_genlock|Add3~18_combout\,
	cout => \hgc_genlock|Add3~19\);

-- Location: LCCOMB_X32_Y3_N2
\hgc_genlock|Add3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~47_combout\ = (\hgc_genlock|Add3~18_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add3~18_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~47_combout\);

-- Location: FF_X32_Y3_N3
\hgc_genlock|process_3:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~47_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[9]~q\);

-- Location: LCCOMB_X31_Y3_N2
\hgc_genlock|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~20_combout\ = (\hgc_genlock|process_3:peak[10]~q\ & ((GND) # (!\hgc_genlock|Add3~19\))) # (!\hgc_genlock|process_3:peak[10]~q\ & (\hgc_genlock|Add3~19\ $ (GND)))
-- \hgc_genlock|Add3~21\ = CARRY((\hgc_genlock|process_3:peak[10]~q\) # (!\hgc_genlock|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_3:peak[10]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~19\,
	combout => \hgc_genlock|Add3~20_combout\,
	cout => \hgc_genlock|Add3~21\);

-- Location: LCCOMB_X32_Y3_N22
\hgc_genlock|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~48_combout\ = (\hgc_genlock|Add3~20_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add3~20_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~48_combout\);

-- Location: FF_X32_Y3_N23
\hgc_genlock|process_3:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~48_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[10]~q\);

-- Location: LCCOMB_X31_Y3_N4
\hgc_genlock|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~22_combout\ = (\hgc_genlock|process_3:peak[11]~q\ & (\hgc_genlock|Add3~21\ & VCC)) # (!\hgc_genlock|process_3:peak[11]~q\ & (!\hgc_genlock|Add3~21\))
-- \hgc_genlock|Add3~23\ = CARRY((!\hgc_genlock|process_3:peak[11]~q\ & !\hgc_genlock|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[11]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~21\,
	combout => \hgc_genlock|Add3~22_combout\,
	cout => \hgc_genlock|Add3~23\);

-- Location: LCCOMB_X32_Y3_N30
\hgc_genlock|Add3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~49_combout\ = (\hgc_genlock|Add3~22_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add3~22_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~49_combout\);

-- Location: FF_X32_Y3_N31
\hgc_genlock|process_3:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~49_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[11]~q\);

-- Location: LCCOMB_X31_Y3_N6
\hgc_genlock|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~24_combout\ = (\hgc_genlock|process_3:peak[12]~q\ & ((GND) # (!\hgc_genlock|Add3~23\))) # (!\hgc_genlock|process_3:peak[12]~q\ & (\hgc_genlock|Add3~23\ $ (GND)))
-- \hgc_genlock|Add3~25\ = CARRY((\hgc_genlock|process_3:peak[12]~q\) # (!\hgc_genlock|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_3:peak[12]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~23\,
	combout => \hgc_genlock|Add3~24_combout\,
	cout => \hgc_genlock|Add3~25\);

-- Location: LCCOMB_X31_Y3_N18
\hgc_genlock|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~50_combout\ = (\hgc_genlock|Add3~24_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add3~24_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~50_combout\);

-- Location: FF_X31_Y3_N19
\hgc_genlock|process_3:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~50_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[12]~q\);

-- Location: LCCOMB_X31_Y3_N8
\hgc_genlock|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~26_combout\ = (\hgc_genlock|process_3:peak[13]~q\ & (\hgc_genlock|Add3~25\ & VCC)) # (!\hgc_genlock|process_3:peak[13]~q\ & (!\hgc_genlock|Add3~25\))
-- \hgc_genlock|Add3~27\ = CARRY((!\hgc_genlock|process_3:peak[13]~q\ & !\hgc_genlock|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_3:peak[13]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~25\,
	combout => \hgc_genlock|Add3~26_combout\,
	cout => \hgc_genlock|Add3~27\);

-- Location: LCCOMB_X31_Y3_N20
\hgc_genlock|Add3~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~51_combout\ = (\hgc_genlock|Add3~26_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add3~26_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~51_combout\);

-- Location: FF_X31_Y3_N21
\hgc_genlock|process_3:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~51_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[13]~q\);

-- Location: LCCOMB_X31_Y3_N10
\hgc_genlock|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~28_combout\ = (\hgc_genlock|process_3:peak[14]~q\ & ((GND) # (!\hgc_genlock|Add3~27\))) # (!\hgc_genlock|process_3:peak[14]~q\ & (\hgc_genlock|Add3~27\ $ (GND)))
-- \hgc_genlock|Add3~29\ = CARRY((\hgc_genlock|process_3:peak[14]~q\) # (!\hgc_genlock|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[14]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~27\,
	combout => \hgc_genlock|Add3~28_combout\,
	cout => \hgc_genlock|Add3~29\);

-- Location: LCCOMB_X31_Y3_N26
\hgc_genlock|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~52_combout\ = (\hgc_genlock|Add3~28_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add3~28_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~52_combout\);

-- Location: FF_X31_Y3_N27
\hgc_genlock|process_3:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~52_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[14]~q\);

-- Location: LCCOMB_X31_Y3_N12
\hgc_genlock|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~30_combout\ = (\hgc_genlock|process_3:peak[15]~q\ & (\hgc_genlock|Add3~29\ & VCC)) # (!\hgc_genlock|process_3:peak[15]~q\ & (!\hgc_genlock|Add3~29\))
-- \hgc_genlock|Add3~31\ = CARRY((!\hgc_genlock|process_3:peak[15]~q\ & !\hgc_genlock|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[15]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add3~29\,
	combout => \hgc_genlock|Add3~30_combout\,
	cout => \hgc_genlock|Add3~31\);

-- Location: LCCOMB_X31_Y3_N30
\hgc_genlock|Add3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~53_combout\ = (\hgc_genlock|Add3~30_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add3~30_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~53_combout\);

-- Location: FF_X31_Y3_N31
\hgc_genlock|process_3:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~53_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[15]~q\);

-- Location: LCCOMB_X31_Y3_N24
\hgc_genlock|Add3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add3~37_combout\ = (\hgc_genlock|Add3~32_combout\ & \hgc_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add3~32_combout\,
	datad => \hgc_genlock|peak~2_combout\,
	combout => \hgc_genlock|Add3~37_combout\);

-- Location: FF_X31_Y3_N25
\hgc_genlock|process_3:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add3~37_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:peak[16]~q\);

-- Location: LCCOMB_X32_Y3_N20
\hgc_genlock|adj_trg_up~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_up~0_combout\ = (!\hgc_genlock|process_3:peak[16]~q\ & (\hgc_genlock|process_3:peak[17]~q\ & (\hgc_sync_level|video_enable~q\ & !\hgc_genlock|LessThan3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:peak[16]~q\,
	datab => \hgc_genlock|process_3:peak[17]~q\,
	datac => \hgc_sync_level|video_enable~q\,
	datad => \hgc_genlock|LessThan3~4_combout\,
	combout => \hgc_genlock|adj_trg_up~0_combout\);

-- Location: LCCOMB_X32_Y3_N12
\hgc_genlock|process_3:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_3:latch~0_combout\ = (\hgc_genlock|adj_trg_up~0_combout\ & (!\UP_BTN~input_o\)) # (!\hgc_genlock|adj_trg_up~0_combout\ & ((\hgc_genlock|process_3:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UP_BTN~input_o\,
	datac => \hgc_genlock|process_3:latch~q\,
	datad => \hgc_genlock|adj_trg_up~0_combout\,
	combout => \hgc_genlock|process_3:latch~0_combout\);

-- Location: FF_X32_Y3_N13
\hgc_genlock|process_3:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|process_3:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_3:latch~q\);

-- Location: LCCOMB_X32_Y3_N26
\hgc_genlock|adj_trg_up~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_up~1_combout\ = (\hgc_genlock|process_3:latch~q\ & (\UP_BTN~input_o\ & \hgc_genlock|adj_trg_up~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_3:latch~q\,
	datab => \UP_BTN~input_o\,
	datad => \hgc_genlock|adj_trg_up~0_combout\,
	combout => \hgc_genlock|adj_trg_up~1_combout\);

-- Location: FF_X32_Y3_N27
\hgc_genlock|adj_trg_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adj_trg_up~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_trg_up~q\);

-- Location: IOIBUF_X13_Y0_N1
\DOWN_BTN~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DOWN_BTN,
	o => \DOWN_BTN~input_o\);

-- Location: LCCOMB_X4_Y1_N14
\hgc_genlock|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~32_combout\ = (\hgc_genlock|process_4:peak[16]~q\ & ((GND) # (!\hgc_genlock|Add4~31\))) # (!\hgc_genlock|process_4:peak[16]~q\ & (\hgc_genlock|Add4~31\ $ (GND)))
-- \hgc_genlock|Add4~33\ = CARRY((\hgc_genlock|process_4:peak[16]~q\) # (!\hgc_genlock|Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[16]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~31\,
	combout => \hgc_genlock|Add4~32_combout\,
	cout => \hgc_genlock|Add4~33\);

-- Location: LCCOMB_X4_Y1_N16
\hgc_genlock|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~34_combout\ = \hgc_genlock|Add4~33\ $ (\hgc_genlock|process_4:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|process_4:peak[17]~q\,
	cin => \hgc_genlock|Add4~33\,
	combout => \hgc_genlock|Add4~34_combout\);

-- Location: LCCOMB_X5_Y2_N30
\hgc_genlock|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~36_combout\ = (\hgc_genlock|peak~1_combout\ & !\hgc_genlock|Add4~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~1_combout\,
	datac => \hgc_genlock|Add4~34_combout\,
	combout => \hgc_genlock|Add4~36_combout\);

-- Location: FF_X5_Y2_N31
\hgc_genlock|process_4:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~36_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[17]~q\);

-- Location: LCCOMB_X4_Y2_N8
\hgc_genlock|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~38_combout\ = (!\hgc_genlock|process_4:peak[0]~q\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|process_4:peak[0]~q\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~38_combout\);

-- Location: FF_X4_Y2_N9
\hgc_genlock|process_4:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~38_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[0]~q\);

-- Location: LCCOMB_X4_Y2_N14
\hgc_genlock|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~1\ = CARRY(\hgc_genlock|process_4:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[0]~q\,
	datad => VCC,
	cout => \hgc_genlock|Add4~1\);

-- Location: LCCOMB_X4_Y2_N16
\hgc_genlock|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~2_combout\ = (\hgc_genlock|process_4:peak[1]~q\ & (\hgc_genlock|Add4~1\ & VCC)) # (!\hgc_genlock|process_4:peak[1]~q\ & (!\hgc_genlock|Add4~1\))
-- \hgc_genlock|Add4~3\ = CARRY((!\hgc_genlock|process_4:peak[1]~q\ & !\hgc_genlock|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[1]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~1\,
	combout => \hgc_genlock|Add4~2_combout\,
	cout => \hgc_genlock|Add4~3\);

-- Location: LCCOMB_X4_Y2_N0
\hgc_genlock|Add4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~39_combout\ = (\hgc_genlock|Add4~2_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add4~2_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~39_combout\);

-- Location: FF_X4_Y2_N1
\hgc_genlock|process_4:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~39_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[1]~q\);

-- Location: LCCOMB_X4_Y2_N18
\hgc_genlock|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~4_combout\ = (\hgc_genlock|process_4:peak[2]~q\ & ((GND) # (!\hgc_genlock|Add4~3\))) # (!\hgc_genlock|process_4:peak[2]~q\ & (\hgc_genlock|Add4~3\ $ (GND)))
-- \hgc_genlock|Add4~5\ = CARRY((\hgc_genlock|process_4:peak[2]~q\) # (!\hgc_genlock|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[2]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~3\,
	combout => \hgc_genlock|Add4~4_combout\,
	cout => \hgc_genlock|Add4~5\);

-- Location: LCCOMB_X4_Y2_N6
\hgc_genlock|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~40_combout\ = (\hgc_genlock|Add4~4_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add4~4_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~40_combout\);

-- Location: FF_X4_Y2_N7
\hgc_genlock|process_4:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~40_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[2]~q\);

-- Location: LCCOMB_X4_Y2_N20
\hgc_genlock|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~6_combout\ = (\hgc_genlock|process_4:peak[3]~q\ & (\hgc_genlock|Add4~5\ & VCC)) # (!\hgc_genlock|process_4:peak[3]~q\ & (!\hgc_genlock|Add4~5\))
-- \hgc_genlock|Add4~7\ = CARRY((!\hgc_genlock|process_4:peak[3]~q\ & !\hgc_genlock|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[3]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~5\,
	combout => \hgc_genlock|Add4~6_combout\,
	cout => \hgc_genlock|Add4~7\);

-- Location: LCCOMB_X4_Y2_N2
\hgc_genlock|Add4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~41_combout\ = (\hgc_genlock|Add4~6_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add4~6_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~41_combout\);

-- Location: FF_X4_Y2_N3
\hgc_genlock|process_4:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~41_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[3]~q\);

-- Location: LCCOMB_X4_Y2_N10
\hgc_genlock|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan4~0_combout\ = (\hgc_genlock|process_4:peak[2]~q\) # ((\hgc_genlock|process_4:peak[3]~q\) # ((\hgc_genlock|process_4:peak[0]~q\) # (\hgc_genlock|process_4:peak[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[2]~q\,
	datab => \hgc_genlock|process_4:peak[3]~q\,
	datac => \hgc_genlock|process_4:peak[0]~q\,
	datad => \hgc_genlock|process_4:peak[1]~q\,
	combout => \hgc_genlock|LessThan4~0_combout\);

-- Location: LCCOMB_X4_Y2_N22
\hgc_genlock|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~8_combout\ = (\hgc_genlock|process_4:peak[4]~q\ & ((GND) # (!\hgc_genlock|Add4~7\))) # (!\hgc_genlock|process_4:peak[4]~q\ & (\hgc_genlock|Add4~7\ $ (GND)))
-- \hgc_genlock|Add4~9\ = CARRY((\hgc_genlock|process_4:peak[4]~q\) # (!\hgc_genlock|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[4]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~7\,
	combout => \hgc_genlock|Add4~8_combout\,
	cout => \hgc_genlock|Add4~9\);

-- Location: LCCOMB_X4_Y2_N4
\hgc_genlock|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~42_combout\ = (\hgc_genlock|Add4~8_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add4~8_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~42_combout\);

-- Location: FF_X4_Y2_N5
\hgc_genlock|process_4:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~42_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[4]~q\);

-- Location: LCCOMB_X4_Y2_N24
\hgc_genlock|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~10_combout\ = (\hgc_genlock|process_4:peak[5]~q\ & (\hgc_genlock|Add4~9\ & VCC)) # (!\hgc_genlock|process_4:peak[5]~q\ & (!\hgc_genlock|Add4~9\))
-- \hgc_genlock|Add4~11\ = CARRY((!\hgc_genlock|process_4:peak[5]~q\ & !\hgc_genlock|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[5]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~9\,
	combout => \hgc_genlock|Add4~10_combout\,
	cout => \hgc_genlock|Add4~11\);

-- Location: LCCOMB_X5_Y2_N8
\hgc_genlock|Add4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~43_combout\ = (\hgc_genlock|peak~1_combout\ & \hgc_genlock|Add4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~1_combout\,
	datad => \hgc_genlock|Add4~10_combout\,
	combout => \hgc_genlock|Add4~43_combout\);

-- Location: FF_X5_Y2_N9
\hgc_genlock|process_4:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~43_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[5]~q\);

-- Location: LCCOMB_X4_Y2_N26
\hgc_genlock|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~12_combout\ = (\hgc_genlock|process_4:peak[6]~q\ & ((GND) # (!\hgc_genlock|Add4~11\))) # (!\hgc_genlock|process_4:peak[6]~q\ & (\hgc_genlock|Add4~11\ $ (GND)))
-- \hgc_genlock|Add4~13\ = CARRY((\hgc_genlock|process_4:peak[6]~q\) # (!\hgc_genlock|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[6]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~11\,
	combout => \hgc_genlock|Add4~12_combout\,
	cout => \hgc_genlock|Add4~13\);

-- Location: LCCOMB_X4_Y2_N12
\hgc_genlock|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~44_combout\ = (\hgc_genlock|Add4~12_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add4~12_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~44_combout\);

-- Location: FF_X4_Y2_N13
\hgc_genlock|process_4:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~44_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[6]~q\);

-- Location: LCCOMB_X4_Y2_N28
\hgc_genlock|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~14_combout\ = (\hgc_genlock|process_4:peak[7]~q\ & (\hgc_genlock|Add4~13\ & VCC)) # (!\hgc_genlock|process_4:peak[7]~q\ & (!\hgc_genlock|Add4~13\))
-- \hgc_genlock|Add4~15\ = CARRY((!\hgc_genlock|process_4:peak[7]~q\ & !\hgc_genlock|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[7]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~13\,
	combout => \hgc_genlock|Add4~14_combout\,
	cout => \hgc_genlock|Add4~15\);

-- Location: LCCOMB_X5_Y2_N18
\hgc_genlock|Add4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~45_combout\ = (\hgc_genlock|peak~1_combout\ & \hgc_genlock|Add4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~1_combout\,
	datad => \hgc_genlock|Add4~14_combout\,
	combout => \hgc_genlock|Add4~45_combout\);

-- Location: FF_X5_Y2_N19
\hgc_genlock|process_4:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~45_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[7]~q\);

-- Location: LCCOMB_X5_Y2_N28
\hgc_genlock|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan4~1_combout\ = (\hgc_genlock|process_4:peak[6]~q\) # ((\hgc_genlock|process_4:peak[4]~q\) # ((\hgc_genlock|process_4:peak[5]~q\) # (\hgc_genlock|process_4:peak[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[6]~q\,
	datab => \hgc_genlock|process_4:peak[4]~q\,
	datac => \hgc_genlock|process_4:peak[5]~q\,
	datad => \hgc_genlock|process_4:peak[7]~q\,
	combout => \hgc_genlock|LessThan4~1_combout\);

-- Location: LCCOMB_X4_Y1_N18
\hgc_genlock|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan4~3_combout\ = (\hgc_genlock|process_4:peak[15]~q\) # ((\hgc_genlock|process_4:peak[14]~q\) # ((\hgc_genlock|process_4:peak[12]~q\) # (\hgc_genlock|process_4:peak[13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[15]~q\,
	datab => \hgc_genlock|process_4:peak[14]~q\,
	datac => \hgc_genlock|process_4:peak[12]~q\,
	datad => \hgc_genlock|process_4:peak[13]~q\,
	combout => \hgc_genlock|LessThan4~3_combout\);

-- Location: LCCOMB_X4_Y2_N30
\hgc_genlock|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~16_combout\ = (\hgc_genlock|process_4:peak[8]~q\ & ((GND) # (!\hgc_genlock|Add4~15\))) # (!\hgc_genlock|process_4:peak[8]~q\ & (\hgc_genlock|Add4~15\ $ (GND)))
-- \hgc_genlock|Add4~17\ = CARRY((\hgc_genlock|process_4:peak[8]~q\) # (!\hgc_genlock|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[8]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~15\,
	combout => \hgc_genlock|Add4~16_combout\,
	cout => \hgc_genlock|Add4~17\);

-- Location: LCCOMB_X5_Y2_N4
\hgc_genlock|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~46_combout\ = (\hgc_genlock|peak~1_combout\ & \hgc_genlock|Add4~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~1_combout\,
	datad => \hgc_genlock|Add4~16_combout\,
	combout => \hgc_genlock|Add4~46_combout\);

-- Location: FF_X5_Y2_N5
\hgc_genlock|process_4:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~46_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[8]~q\);

-- Location: LCCOMB_X4_Y1_N0
\hgc_genlock|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~18_combout\ = (\hgc_genlock|process_4:peak[9]~q\ & (\hgc_genlock|Add4~17\ & VCC)) # (!\hgc_genlock|process_4:peak[9]~q\ & (!\hgc_genlock|Add4~17\))
-- \hgc_genlock|Add4~19\ = CARRY((!\hgc_genlock|process_4:peak[9]~q\ & !\hgc_genlock|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[9]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~17\,
	combout => \hgc_genlock|Add4~18_combout\,
	cout => \hgc_genlock|Add4~19\);

-- Location: LCCOMB_X4_Y1_N28
\hgc_genlock|Add4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~47_combout\ = (\hgc_genlock|Add4~18_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add4~18_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~47_combout\);

-- Location: FF_X4_Y1_N29
\hgc_genlock|process_4:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~47_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[9]~q\);

-- Location: LCCOMB_X4_Y1_N2
\hgc_genlock|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~20_combout\ = (\hgc_genlock|process_4:peak[10]~q\ & ((GND) # (!\hgc_genlock|Add4~19\))) # (!\hgc_genlock|process_4:peak[10]~q\ & (\hgc_genlock|Add4~19\ $ (GND)))
-- \hgc_genlock|Add4~21\ = CARRY((\hgc_genlock|process_4:peak[10]~q\) # (!\hgc_genlock|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[10]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~19\,
	combout => \hgc_genlock|Add4~20_combout\,
	cout => \hgc_genlock|Add4~21\);

-- Location: LCCOMB_X5_Y2_N26
\hgc_genlock|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~48_combout\ = (\hgc_genlock|peak~1_combout\ & \hgc_genlock|Add4~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~1_combout\,
	datac => \hgc_genlock|Add4~20_combout\,
	combout => \hgc_genlock|Add4~48_combout\);

-- Location: FF_X5_Y2_N27
\hgc_genlock|process_4:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~48_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[10]~q\);

-- Location: LCCOMB_X5_Y2_N20
\hgc_genlock|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan4~2_combout\ = (\hgc_genlock|process_4:peak[10]~q\) # ((\hgc_genlock|process_4:peak[8]~q\) # ((\hgc_genlock|process_4:peak[11]~q\) # (\hgc_genlock|process_4:peak[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[10]~q\,
	datab => \hgc_genlock|process_4:peak[8]~q\,
	datac => \hgc_genlock|process_4:peak[11]~q\,
	datad => \hgc_genlock|process_4:peak[9]~q\,
	combout => \hgc_genlock|LessThan4~2_combout\);

-- Location: LCCOMB_X5_Y2_N24
\hgc_genlock|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan4~4_combout\ = (\hgc_genlock|LessThan4~0_combout\) # ((\hgc_genlock|LessThan4~1_combout\) # ((\hgc_genlock|LessThan4~3_combout\) # (\hgc_genlock|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|LessThan4~0_combout\,
	datab => \hgc_genlock|LessThan4~1_combout\,
	datac => \hgc_genlock|LessThan4~3_combout\,
	datad => \hgc_genlock|LessThan4~2_combout\,
	combout => \hgc_genlock|LessThan4~4_combout\);

-- Location: LCCOMB_X5_Y2_N16
\hgc_genlock|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_4~0_combout\ = \DOWN_BTN~input_o\ $ (\hgc_genlock|process_4:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOWN_BTN~input_o\,
	datad => \hgc_genlock|process_4:latch~q\,
	combout => \hgc_genlock|process_4~0_combout\);

-- Location: LCCOMB_X5_Y2_N22
\hgc_genlock|peak~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|peak~1_combout\ = (!\hgc_genlock|process_4~0_combout\ & (((\hgc_genlock|LessThan4~4_combout\) # (\hgc_genlock|process_4:peak[16]~q\)) # (!\hgc_genlock|process_4:peak[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[17]~q\,
	datab => \hgc_genlock|LessThan4~4_combout\,
	datac => \hgc_genlock|process_4:peak[16]~q\,
	datad => \hgc_genlock|process_4~0_combout\,
	combout => \hgc_genlock|peak~1_combout\);

-- Location: LCCOMB_X4_Y1_N4
\hgc_genlock|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~22_combout\ = (\hgc_genlock|process_4:peak[11]~q\ & (\hgc_genlock|Add4~21\ & VCC)) # (!\hgc_genlock|process_4:peak[11]~q\ & (!\hgc_genlock|Add4~21\))
-- \hgc_genlock|Add4~23\ = CARRY((!\hgc_genlock|process_4:peak[11]~q\ & !\hgc_genlock|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[11]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~21\,
	combout => \hgc_genlock|Add4~22_combout\,
	cout => \hgc_genlock|Add4~23\);

-- Location: LCCOMB_X5_Y2_N14
\hgc_genlock|Add4~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~49_combout\ = (\hgc_genlock|peak~1_combout\ & \hgc_genlock|Add4~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~1_combout\,
	datad => \hgc_genlock|Add4~22_combout\,
	combout => \hgc_genlock|Add4~49_combout\);

-- Location: FF_X5_Y2_N15
\hgc_genlock|process_4:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~49_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[11]~q\);

-- Location: LCCOMB_X4_Y1_N6
\hgc_genlock|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~24_combout\ = (\hgc_genlock|process_4:peak[12]~q\ & ((GND) # (!\hgc_genlock|Add4~23\))) # (!\hgc_genlock|process_4:peak[12]~q\ & (\hgc_genlock|Add4~23\ $ (GND)))
-- \hgc_genlock|Add4~25\ = CARRY((\hgc_genlock|process_4:peak[12]~q\) # (!\hgc_genlock|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[12]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~23\,
	combout => \hgc_genlock|Add4~24_combout\,
	cout => \hgc_genlock|Add4~25\);

-- Location: LCCOMB_X4_Y1_N30
\hgc_genlock|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~50_combout\ = (\hgc_genlock|Add4~24_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add4~24_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~50_combout\);

-- Location: FF_X4_Y1_N31
\hgc_genlock|process_4:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~50_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[12]~q\);

-- Location: LCCOMB_X4_Y1_N8
\hgc_genlock|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~26_combout\ = (\hgc_genlock|process_4:peak[13]~q\ & (\hgc_genlock|Add4~25\ & VCC)) # (!\hgc_genlock|process_4:peak[13]~q\ & (!\hgc_genlock|Add4~25\))
-- \hgc_genlock|Add4~27\ = CARRY((!\hgc_genlock|process_4:peak[13]~q\ & !\hgc_genlock|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[13]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~25\,
	combout => \hgc_genlock|Add4~26_combout\,
	cout => \hgc_genlock|Add4~27\);

-- Location: LCCOMB_X4_Y1_N20
\hgc_genlock|Add4~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~51_combout\ = (\hgc_genlock|Add4~26_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add4~26_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~51_combout\);

-- Location: FF_X4_Y1_N21
\hgc_genlock|process_4:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~51_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[13]~q\);

-- Location: LCCOMB_X4_Y1_N10
\hgc_genlock|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~28_combout\ = (\hgc_genlock|process_4:peak[14]~q\ & ((GND) # (!\hgc_genlock|Add4~27\))) # (!\hgc_genlock|process_4:peak[14]~q\ & (\hgc_genlock|Add4~27\ $ (GND)))
-- \hgc_genlock|Add4~29\ = CARRY((\hgc_genlock|process_4:peak[14]~q\) # (!\hgc_genlock|Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_4:peak[14]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~27\,
	combout => \hgc_genlock|Add4~28_combout\,
	cout => \hgc_genlock|Add4~29\);

-- Location: LCCOMB_X4_Y1_N24
\hgc_genlock|Add4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~52_combout\ = (\hgc_genlock|Add4~28_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add4~28_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~52_combout\);

-- Location: FF_X4_Y1_N25
\hgc_genlock|process_4:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~52_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[14]~q\);

-- Location: LCCOMB_X4_Y1_N12
\hgc_genlock|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~30_combout\ = (\hgc_genlock|process_4:peak[15]~q\ & (\hgc_genlock|Add4~29\ & VCC)) # (!\hgc_genlock|process_4:peak[15]~q\ & (!\hgc_genlock|Add4~29\))
-- \hgc_genlock|Add4~31\ = CARRY((!\hgc_genlock|process_4:peak[15]~q\ & !\hgc_genlock|Add4~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[15]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add4~29\,
	combout => \hgc_genlock|Add4~30_combout\,
	cout => \hgc_genlock|Add4~31\);

-- Location: LCCOMB_X4_Y1_N26
\hgc_genlock|Add4~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~53_combout\ = (\hgc_genlock|Add4~30_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add4~30_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~53_combout\);

-- Location: FF_X4_Y1_N27
\hgc_genlock|process_4:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~53_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[15]~q\);

-- Location: LCCOMB_X4_Y1_N22
\hgc_genlock|Add4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add4~37_combout\ = (\hgc_genlock|Add4~32_combout\ & \hgc_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add4~32_combout\,
	datad => \hgc_genlock|peak~1_combout\,
	combout => \hgc_genlock|Add4~37_combout\);

-- Location: FF_X4_Y1_N23
\hgc_genlock|process_4:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add4~37_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:peak[16]~q\);

-- Location: LCCOMB_X5_Y2_N12
\hgc_genlock|adj_trg_down~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_down~0_combout\ = (!\hgc_genlock|process_4:peak[16]~q\ & (!\hgc_genlock|LessThan4~4_combout\ & (\hgc_genlock|process_4:peak[17]~q\ & \hgc_sync_level|video_enable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:peak[16]~q\,
	datab => \hgc_genlock|LessThan4~4_combout\,
	datac => \hgc_genlock|process_4:peak[17]~q\,
	datad => \hgc_sync_level|video_enable~q\,
	combout => \hgc_genlock|adj_trg_down~0_combout\);

-- Location: LCCOMB_X5_Y2_N10
\hgc_genlock|process_4:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_4:latch~0_combout\ = (\hgc_genlock|adj_trg_down~0_combout\ & (!\DOWN_BTN~input_o\)) # (!\hgc_genlock|adj_trg_down~0_combout\ & ((\hgc_genlock|process_4:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOWN_BTN~input_o\,
	datac => \hgc_genlock|process_4:latch~q\,
	datad => \hgc_genlock|adj_trg_down~0_combout\,
	combout => \hgc_genlock|process_4:latch~0_combout\);

-- Location: FF_X5_Y2_N11
\hgc_genlock|process_4:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|process_4:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_4:latch~q\);

-- Location: LCCOMB_X5_Y2_N2
\hgc_genlock|adj_trg_down~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_down~1_combout\ = (\hgc_genlock|process_4:latch~q\ & (\DOWN_BTN~input_o\ & \hgc_genlock|adj_trg_down~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_4:latch~q\,
	datab => \DOWN_BTN~input_o\,
	datad => \hgc_genlock|adj_trg_down~0_combout\,
	combout => \hgc_genlock|adj_trg_down~1_combout\);

-- Location: FF_X5_Y2_N3
\hgc_genlock|adj_trg_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adj_trg_down~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_trg_down~q\);

-- Location: LCCOMB_X10_Y13_N14
\hgc_genlock|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add10~2_combout\ = (\hgc_genlock|adj_trg_up~q\ & ((\hgc_genlock|adj_y\(1) & (!\hgc_genlock|Add10~1\)) # (!\hgc_genlock|adj_y\(1) & ((\hgc_genlock|Add10~1\) # (GND))))) # (!\hgc_genlock|adj_trg_up~q\ & ((\hgc_genlock|adj_y\(1) & 
-- (\hgc_genlock|Add10~1\ & VCC)) # (!\hgc_genlock|adj_y\(1) & (!\hgc_genlock|Add10~1\))))
-- \hgc_genlock|Add10~3\ = CARRY((\hgc_genlock|adj_trg_up~q\ & ((!\hgc_genlock|Add10~1\) # (!\hgc_genlock|adj_y\(1)))) # (!\hgc_genlock|adj_trg_up~q\ & (!\hgc_genlock|adj_y\(1) & !\hgc_genlock|Add10~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_trg_up~q\,
	datab => \hgc_genlock|adj_y\(1),
	datad => VCC,
	cin => \hgc_genlock|Add10~1\,
	combout => \hgc_genlock|Add10~2_combout\,
	cout => \hgc_genlock|Add10~3\);

-- Location: FF_X10_Y13_N15
\hgc_genlock|adj_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add10~2_combout\,
	ena => \hgc_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_y\(1));

-- Location: LCCOMB_X10_Y13_N16
\hgc_genlock|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add10~4_combout\ = ((\hgc_genlock|adj_trg_up~q\ $ (\hgc_genlock|adj_y\(2) $ (\hgc_genlock|Add10~3\)))) # (GND)
-- \hgc_genlock|Add10~5\ = CARRY((\hgc_genlock|adj_trg_up~q\ & (\hgc_genlock|adj_y\(2) & !\hgc_genlock|Add10~3\)) # (!\hgc_genlock|adj_trg_up~q\ & ((\hgc_genlock|adj_y\(2)) # (!\hgc_genlock|Add10~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_trg_up~q\,
	datab => \hgc_genlock|adj_y\(2),
	datad => VCC,
	cin => \hgc_genlock|Add10~3\,
	combout => \hgc_genlock|Add10~4_combout\,
	cout => \hgc_genlock|Add10~5\);

-- Location: FF_X10_Y13_N17
\hgc_genlock|adj_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add10~4_combout\,
	ena => \hgc_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_y\(2));

-- Location: LCCOMB_X10_Y13_N18
\hgc_genlock|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add10~6_combout\ = (\hgc_genlock|adj_trg_up~q\ & ((\hgc_genlock|adj_y\(3) & (!\hgc_genlock|Add10~5\)) # (!\hgc_genlock|adj_y\(3) & ((\hgc_genlock|Add10~5\) # (GND))))) # (!\hgc_genlock|adj_trg_up~q\ & ((\hgc_genlock|adj_y\(3) & 
-- (\hgc_genlock|Add10~5\ & VCC)) # (!\hgc_genlock|adj_y\(3) & (!\hgc_genlock|Add10~5\))))
-- \hgc_genlock|Add10~7\ = CARRY((\hgc_genlock|adj_trg_up~q\ & ((!\hgc_genlock|Add10~5\) # (!\hgc_genlock|adj_y\(3)))) # (!\hgc_genlock|adj_trg_up~q\ & (!\hgc_genlock|adj_y\(3) & !\hgc_genlock|Add10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_trg_up~q\,
	datab => \hgc_genlock|adj_y\(3),
	datad => VCC,
	cin => \hgc_genlock|Add10~5\,
	combout => \hgc_genlock|Add10~6_combout\,
	cout => \hgc_genlock|Add10~7\);

-- Location: FF_X10_Y13_N19
\hgc_genlock|adj_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add10~6_combout\,
	ena => \hgc_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_y\(3));

-- Location: LCCOMB_X10_Y13_N20
\hgc_genlock|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add10~8_combout\ = \hgc_genlock|adj_y\(4) $ (\hgc_genlock|Add10~7\ $ (!\hgc_genlock|adj_trg_up~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|adj_y\(4),
	datad => \hgc_genlock|adj_trg_up~q\,
	cin => \hgc_genlock|Add10~7\,
	combout => \hgc_genlock|Add10~8_combout\);

-- Location: LCCOMB_X10_Y13_N4
\hgc_genlock|adj_y[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_y[4]~3_combout\ = !\hgc_genlock|Add10~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|Add10~8_combout\,
	combout => \hgc_genlock|adj_y[4]~3_combout\);

-- Location: FF_X10_Y13_N5
\hgc_genlock|adj_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adj_y[4]~3_combout\,
	ena => \hgc_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_y\(4));

-- Location: LCCOMB_X10_Y13_N26
\hgc_genlock|adj_y~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_y~1_combout\ = (\hgc_genlock|adj_y\(0) & (\hgc_genlock|adj_y\(2) & (!\hgc_genlock|adj_y\(4) & \hgc_genlock|adj_trg_up~q\))) # (!\hgc_genlock|adj_y\(0) & (!\hgc_genlock|adj_y\(2) & (\hgc_genlock|adj_y\(4) & !\hgc_genlock|adj_trg_up~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_y\(0),
	datab => \hgc_genlock|adj_y\(2),
	datac => \hgc_genlock|adj_y\(4),
	datad => \hgc_genlock|adj_trg_up~q\,
	combout => \hgc_genlock|adj_y~1_combout\);

-- Location: LCCOMB_X10_Y13_N28
\hgc_genlock|adj_y~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_y~0_combout\ = (\hgc_genlock|adj_y\(3) & ((\hgc_genlock|adj_y\(1)) # (!\hgc_genlock|adj_trg_up~q\))) # (!\hgc_genlock|adj_y\(3) & (\hgc_genlock|adj_y\(1) & !\hgc_genlock|adj_trg_up~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_y\(3),
	datac => \hgc_genlock|adj_y\(1),
	datad => \hgc_genlock|adj_trg_up~q\,
	combout => \hgc_genlock|adj_y~0_combout\);

-- Location: LCCOMB_X10_Y13_N22
\hgc_genlock|adj_y~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_y~2_combout\ = (\hgc_genlock|adj_trg_up~q\ & (((!\hgc_genlock|adj_y~0_combout\) # (!\hgc_genlock|adj_y~1_combout\)))) # (!\hgc_genlock|adj_trg_up~q\ & (\hgc_genlock|adj_trg_down~q\ & ((\hgc_genlock|adj_y~0_combout\) # 
-- (!\hgc_genlock|adj_y~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_trg_up~q\,
	datab => \hgc_genlock|adj_trg_down~q\,
	datac => \hgc_genlock|adj_y~1_combout\,
	datad => \hgc_genlock|adj_y~0_combout\,
	combout => \hgc_genlock|adj_y~2_combout\);

-- Location: FF_X10_Y13_N13
\hgc_genlock|adj_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add10~0_combout\,
	ena => \hgc_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_y\(0));

-- Location: LCCOMB_X10_Y13_N8
\hgc_genlock|adjust_y[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adjust_y[0]~feeder_combout\ = \hgc_genlock|adj_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adj_y\(0),
	combout => \hgc_genlock|adjust_y[0]~feeder_combout\);

-- Location: FF_X10_Y13_N9
\hgc_genlock|adjust_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adjust_y[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_y\(0));

-- Location: FF_X13_Y13_N23
\hgc_vga_video|start_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \hgc_genlock|adjust_y\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_row\(0));

-- Location: LCCOMB_X13_Y13_N24
\hgc_vga_video|row_number[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[0]~1_combout\ = (\hgc_vga_video|row_number\(0) & (\hgc_vga_video|Equal4~4_combout\ & ((\hgc_vga_video|start_row\(0))))) # (!\hgc_vga_video|row_number\(0) & (((\hgc_vga_video|row_number[9]~0_combout\) # 
-- (\hgc_vga_video|start_row\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal4~4_combout\,
	datab => \hgc_vga_video|row_number[9]~0_combout\,
	datac => \hgc_vga_video|row_number\(0),
	datad => \hgc_vga_video|start_row\(0),
	combout => \hgc_vga_video|row_number[0]~1_combout\);

-- Location: LCCOMB_X17_Y15_N30
\hgc_vga_video|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal2~0_combout\ = (\hgc_vga_video|hcount\(5) & (\hgc_vga_video|hcount\(2) & (!\hgc_vga_video|hcount\(7) & \hgc_vga_video|hcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(5),
	datab => \hgc_vga_video|hcount\(2),
	datac => \hgc_vga_video|hcount\(7),
	datad => \hgc_vga_video|hcount\(8),
	combout => \hgc_vga_video|Equal2~0_combout\);

-- Location: LCCOMB_X13_Y15_N26
\hgc_vga_video|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal2~1_combout\ = (\hgc_vga_video|Equal5~0_combout\ & (\hgc_vga_video|Equal2~0_combout\ & (\hgc_vga_video|hcount\(0) & \hgc_vga_video|process_5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal5~0_combout\,
	datab => \hgc_vga_video|Equal2~0_combout\,
	datac => \hgc_vga_video|hcount\(0),
	datad => \hgc_vga_video|process_5~0_combout\,
	combout => \hgc_vga_video|Equal2~1_combout\);

-- Location: FF_X13_Y15_N27
\hgc_vga_video|hblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Equal2~1_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hblank~q\);

-- Location: LCCOMB_X12_Y15_N16
\hgc_vga_video|row_number[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[9]~2_combout\ = (\hgc_vga_video|hblank~q\ & ((\hgc_vga_video|LessThan5~2_combout\) # (\hgc_vga_video|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|LessThan5~2_combout\,
	datac => \hgc_vga_video|Equal4~4_combout\,
	datad => \hgc_vga_video|hblank~q\,
	combout => \hgc_vga_video|row_number[9]~2_combout\);

-- Location: FF_X13_Y13_N25
\hgc_vga_video|row_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[0]~1_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(0));

-- Location: LCCOMB_X14_Y12_N0
\hgc_genlock|row_number~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~0_combout\ = \hgc_genlock|row_number\(0) $ (((\hgc_sync_level|hblank~q\ & !\hgc_genlock|process_13~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sync_level|hblank~q\,
	datac => \hgc_genlock|row_number\(0),
	datad => \hgc_genlock|process_13~4_combout\,
	combout => \hgc_genlock|row_number~0_combout\);

-- Location: FF_X14_Y12_N1
\hgc_genlock|row_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~0_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(0));

-- Location: LCCOMB_X16_Y13_N18
\hgc_sram|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector20~0_combout\ = (!\hgc_vga_video|rd_req~q\ & ((\hgc_genlock|wr_req~q\ & (\hgc_genlock|row_number\(0))) # (!\hgc_genlock|wr_req~q\ & ((\hgc_sram|SramAddress\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|row_number\(0),
	datab => \hgc_sram|SramAddress\(9),
	datac => \hgc_genlock|wr_req~q\,
	datad => \hgc_vga_video|rd_req~q\,
	combout => \hgc_sram|Selector20~0_combout\);

-- Location: LCCOMB_X16_Y13_N10
\hgc_sram|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector20~1_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Selector20~0_combout\) # ((\hgc_vga_video|rd_req~q\ & \hgc_vga_video|row_number\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_vga_video|row_number\(0),
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|Selector20~0_combout\,
	combout => \hgc_sram|Selector20~1_combout\);

-- Location: LCCOMB_X17_Y12_N16
\hgc_sram|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|wren~0_combout\ = (\hgc_sram|LessThan0~0_combout\ & ((\hgc_sram|Equal0~1_combout\ & (!\hgc_sram|Equal0~4_combout\)) # (!\hgc_sram|Equal0~1_combout\ & ((\hgc_sram|LessThan0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Equal0~4_combout\,
	datab => \hgc_sram|LessThan0~1_combout\,
	datac => \hgc_sram|LessThan0~0_combout\,
	datad => \hgc_sram|Equal0~1_combout\,
	combout => \hgc_sram|wren~0_combout\);

-- Location: LCCOMB_X16_Y13_N20
\hgc_sram|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector20~2_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & (\hgc_sram|SramAddress\(9) & ((!\hgc_sram|wren~0_combout\) # (!\hgc_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \hgc_sram|SramAddress\(9),
	datac => \hgc_sram|SramRoutineSeq\(0),
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|Selector20~2_combout\);

-- Location: LCCOMB_X16_Y13_N30
\hgc_sram|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector20~3_combout\ = (\hgc_sram|Selector20~1_combout\) # ((\hgc_sram|Selector20~2_combout\) # ((\hgc_sram|Add1~18_combout\ & \hgc_sram|SramAddress[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector20~1_combout\,
	datab => \hgc_sram|Add1~18_combout\,
	datac => \hgc_sram|SramAddress[0]~10_combout\,
	datad => \hgc_sram|Selector20~2_combout\,
	combout => \hgc_sram|Selector20~3_combout\);

-- Location: FF_X16_Y13_N25
\hgc_sram|SramAddress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[9]~0_combout\,
	asdata => \hgc_sram|Selector20~3_combout\,
	sload => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(9));

-- Location: LCCOMB_X17_Y13_N20
\hgc_sram|SramAdr[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[9]~9_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~18_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(9),
	datad => \hgc_sram|Add1~18_combout\,
	combout => \hgc_sram|SramAdr[9]~9_combout\);

-- Location: FF_X17_Y13_N21
\hgc_sram|SramAdr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[9]~9_combout\,
	asdata => \hgc_sram|SramAddress\(9),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(9));

-- Location: LCCOMB_X17_Y9_N0
\cga_sram|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~18_combout\ = (\cga_sram|SramAddress\(9) & (!\cga_sram|Add1~17\)) # (!\cga_sram|SramAddress\(9) & ((\cga_sram|Add1~17\) # (GND)))
-- \cga_sram|Add1~19\ = CARRY((!\cga_sram|Add1~17\) # (!\cga_sram|SramAddress\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(9),
	datad => VCC,
	cin => \cga_sram|Add1~17\,
	combout => \cga_sram|Add1~18_combout\,
	cout => \cga_sram|Add1~19\);

-- Location: LCCOMB_X17_Y8_N8
\cga_sram|SramAddress~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress~11_combout\ = (!\cga_sram|LessThan1~2_combout\ & (((!\cga_sram|Equal0~2_combout\) # (!\cga_sram|Equal0~4_combout\)) # (!\cga_sram|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Equal0~1_combout\,
	datab => \cga_sram|Equal0~4_combout\,
	datac => \cga_sram|LessThan1~2_combout\,
	datad => \cga_sram|Equal0~2_combout\,
	combout => \cga_sram|SramAddress~11_combout\);

-- Location: LCCOMB_X18_Y10_N30
\cga_sram|SramAddress[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[9]~0_combout\ = (\cga_sram|SramAddress~11_combout\ & (\cga_sram|Add1~18_combout\)) # (!\cga_sram|SramAddress~11_combout\ & ((\cga_sram|SramAddress\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~18_combout\,
	datab => \cga_sram|SramAddress~11_combout\,
	datac => \cga_sram|SramAddress\(9),
	combout => \cga_sram|SramAddress[9]~0_combout\);

-- Location: LCCOMB_X11_Y10_N6
\cga_vga_video|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal0~4_combout\ = (!\cga_vga_video|hcount\(0) & \cga_vga_video|hcount\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_vga_video|hcount\(0),
	datad => \cga_vga_video|hcount\(1),
	combout => \cga_vga_video|Equal0~4_combout\);

-- Location: LCCOMB_X11_Y10_N0
\cga_vga_video|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal0~5_combout\ = (\cga_vga_video|Equal0~4_combout\ & (\cga_vga_video|Equal0~2_combout\ & (\cga_vga_video|Equal0~1_combout\ & \cga_vga_video|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal0~4_combout\,
	datab => \cga_vga_video|Equal0~2_combout\,
	datac => \cga_vga_video|Equal0~1_combout\,
	datad => \cga_vga_video|Equal0~3_combout\,
	combout => \cga_vga_video|Equal0~5_combout\);

-- Location: LCCOMB_X11_Y11_N0
\cga_vga_video|vcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[0]~16_combout\ = (\cga_vga_video|Equal0~5_combout\ & (\cga_vga_video|vcount\(0) $ (VCC))) # (!\cga_vga_video|Equal0~5_combout\ & (\cga_vga_video|vcount\(0) & VCC))
-- \cga_vga_video|vcount[0]~17\ = CARRY((\cga_vga_video|Equal0~5_combout\ & \cga_vga_video|vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal0~5_combout\,
	datab => \cga_vga_video|vcount\(0),
	datad => VCC,
	combout => \cga_vga_video|vcount[0]~16_combout\,
	cout => \cga_vga_video|vcount[0]~17\);

-- Location: LCCOMB_X11_Y11_N2
\cga_vga_video|vcount[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[1]~18_combout\ = (\cga_vga_video|vcount\(1) & (!\cga_vga_video|vcount[0]~17\)) # (!\cga_vga_video|vcount\(1) & ((\cga_vga_video|vcount[0]~17\) # (GND)))
-- \cga_vga_video|vcount[1]~19\ = CARRY((!\cga_vga_video|vcount[0]~17\) # (!\cga_vga_video|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(1),
	datad => VCC,
	cin => \cga_vga_video|vcount[0]~17\,
	combout => \cga_vga_video|vcount[1]~18_combout\,
	cout => \cga_vga_video|vcount[1]~19\);

-- Location: LCCOMB_X11_Y11_N4
\cga_vga_video|vcount[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[2]~20_combout\ = (\cga_vga_video|vcount\(2) & (\cga_vga_video|vcount[1]~19\ $ (GND))) # (!\cga_vga_video|vcount\(2) & (!\cga_vga_video|vcount[1]~19\ & VCC))
-- \cga_vga_video|vcount[2]~21\ = CARRY((\cga_vga_video|vcount\(2) & !\cga_vga_video|vcount[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(2),
	datad => VCC,
	cin => \cga_vga_video|vcount[1]~19\,
	combout => \cga_vga_video|vcount[2]~20_combout\,
	cout => \cga_vga_video|vcount[2]~21\);

-- Location: FF_X11_Y11_N5
\cga_vga_video|vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[2]~20_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(2));

-- Location: LCCOMB_X11_Y11_N6
\cga_vga_video|vcount[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[3]~22_combout\ = (\cga_vga_video|vcount\(3) & (!\cga_vga_video|vcount[2]~21\)) # (!\cga_vga_video|vcount\(3) & ((\cga_vga_video|vcount[2]~21\) # (GND)))
-- \cga_vga_video|vcount[3]~23\ = CARRY((!\cga_vga_video|vcount[2]~21\) # (!\cga_vga_video|vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(3),
	datad => VCC,
	cin => \cga_vga_video|vcount[2]~21\,
	combout => \cga_vga_video|vcount[3]~22_combout\,
	cout => \cga_vga_video|vcount[3]~23\);

-- Location: FF_X11_Y11_N7
\cga_vga_video|vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[3]~22_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(3));

-- Location: LCCOMB_X11_Y11_N8
\cga_vga_video|vcount[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[4]~24_combout\ = (\cga_vga_video|vcount\(4) & (\cga_vga_video|vcount[3]~23\ $ (GND))) # (!\cga_vga_video|vcount\(4) & (!\cga_vga_video|vcount[3]~23\ & VCC))
-- \cga_vga_video|vcount[4]~25\ = CARRY((\cga_vga_video|vcount\(4) & !\cga_vga_video|vcount[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(4),
	datad => VCC,
	cin => \cga_vga_video|vcount[3]~23\,
	combout => \cga_vga_video|vcount[4]~24_combout\,
	cout => \cga_vga_video|vcount[4]~25\);

-- Location: FF_X11_Y11_N9
\cga_vga_video|vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[4]~24_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(4));

-- Location: LCCOMB_X11_Y11_N10
\cga_vga_video|vcount[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[5]~26_combout\ = (\cga_vga_video|vcount\(5) & (!\cga_vga_video|vcount[4]~25\)) # (!\cga_vga_video|vcount\(5) & ((\cga_vga_video|vcount[4]~25\) # (GND)))
-- \cga_vga_video|vcount[5]~27\ = CARRY((!\cga_vga_video|vcount[4]~25\) # (!\cga_vga_video|vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(5),
	datad => VCC,
	cin => \cga_vga_video|vcount[4]~25\,
	combout => \cga_vga_video|vcount[5]~26_combout\,
	cout => \cga_vga_video|vcount[5]~27\);

-- Location: FF_X11_Y11_N11
\cga_vga_video|vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[5]~26_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(5));

-- Location: LCCOMB_X11_Y11_N12
\cga_vga_video|vcount[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[6]~28_combout\ = (\cga_vga_video|vcount\(6) & (\cga_vga_video|vcount[5]~27\ $ (GND))) # (!\cga_vga_video|vcount\(6) & (!\cga_vga_video|vcount[5]~27\ & VCC))
-- \cga_vga_video|vcount[6]~29\ = CARRY((\cga_vga_video|vcount\(6) & !\cga_vga_video|vcount[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(6),
	datad => VCC,
	cin => \cga_vga_video|vcount[5]~27\,
	combout => \cga_vga_video|vcount[6]~28_combout\,
	cout => \cga_vga_video|vcount[6]~29\);

-- Location: FF_X11_Y11_N13
\cga_vga_video|vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[6]~28_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(6));

-- Location: LCCOMB_X11_Y11_N14
\cga_vga_video|vcount[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[7]~30_combout\ = (\cga_vga_video|vcount\(7) & (!\cga_vga_video|vcount[6]~29\)) # (!\cga_vga_video|vcount\(7) & ((\cga_vga_video|vcount[6]~29\) # (GND)))
-- \cga_vga_video|vcount[7]~31\ = CARRY((!\cga_vga_video|vcount[6]~29\) # (!\cga_vga_video|vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(7),
	datad => VCC,
	cin => \cga_vga_video|vcount[6]~29\,
	combout => \cga_vga_video|vcount[7]~30_combout\,
	cout => \cga_vga_video|vcount[7]~31\);

-- Location: FF_X11_Y11_N15
\cga_vga_video|vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[7]~30_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(7));

-- Location: LCCOMB_X11_Y11_N16
\cga_vga_video|vcount[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[8]~32_combout\ = (\cga_vga_video|vcount\(8) & (\cga_vga_video|vcount[7]~31\ $ (GND))) # (!\cga_vga_video|vcount\(8) & (!\cga_vga_video|vcount[7]~31\ & VCC))
-- \cga_vga_video|vcount[8]~33\ = CARRY((\cga_vga_video|vcount\(8) & !\cga_vga_video|vcount[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(8),
	datad => VCC,
	cin => \cga_vga_video|vcount[7]~31\,
	combout => \cga_vga_video|vcount[8]~32_combout\,
	cout => \cga_vga_video|vcount[8]~33\);

-- Location: FF_X11_Y11_N17
\cga_vga_video|vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[8]~32_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(8));

-- Location: LCCOMB_X12_Y11_N14
\cga_vga_video|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan7~0_combout\ = (\cga_vga_video|vcount\(8) & \cga_vga_video|vcount\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_vga_video|vcount\(8),
	datad => \cga_vga_video|vcount\(7),
	combout => \cga_vga_video|LessThan7~0_combout\);

-- Location: LCCOMB_X11_Y11_N18
\cga_vga_video|vcount[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[9]~34_combout\ = (\cga_vga_video|vcount\(9) & (!\cga_vga_video|vcount[8]~33\)) # (!\cga_vga_video|vcount\(9) & ((\cga_vga_video|vcount[8]~33\) # (GND)))
-- \cga_vga_video|vcount[9]~35\ = CARRY((!\cga_vga_video|vcount[8]~33\) # (!\cga_vga_video|vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(9),
	datad => VCC,
	cin => \cga_vga_video|vcount[8]~33\,
	combout => \cga_vga_video|vcount[9]~34_combout\,
	cout => \cga_vga_video|vcount[9]~35\);

-- Location: FF_X11_Y11_N19
\cga_vga_video|vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[9]~34_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(9));

-- Location: LCCOMB_X11_Y11_N20
\cga_vga_video|vcount[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[10]~36_combout\ = (\cga_vga_video|vcount\(10) & (\cga_vga_video|vcount[9]~35\ $ (GND))) # (!\cga_vga_video|vcount\(10) & (!\cga_vga_video|vcount[9]~35\ & VCC))
-- \cga_vga_video|vcount[10]~37\ = CARRY((\cga_vga_video|vcount\(10) & !\cga_vga_video|vcount[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(10),
	datad => VCC,
	cin => \cga_vga_video|vcount[9]~35\,
	combout => \cga_vga_video|vcount[10]~36_combout\,
	cout => \cga_vga_video|vcount[10]~37\);

-- Location: FF_X11_Y11_N21
\cga_vga_video|vcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[10]~36_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(10));

-- Location: LCCOMB_X11_Y11_N22
\cga_vga_video|vcount[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[11]~38_combout\ = (\cga_vga_video|vcount\(11) & (!\cga_vga_video|vcount[10]~37\)) # (!\cga_vga_video|vcount\(11) & ((\cga_vga_video|vcount[10]~37\) # (GND)))
-- \cga_vga_video|vcount[11]~39\ = CARRY((!\cga_vga_video|vcount[10]~37\) # (!\cga_vga_video|vcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(11),
	datad => VCC,
	cin => \cga_vga_video|vcount[10]~37\,
	combout => \cga_vga_video|vcount[11]~38_combout\,
	cout => \cga_vga_video|vcount[11]~39\);

-- Location: FF_X11_Y11_N23
\cga_vga_video|vcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[11]~38_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(11));

-- Location: LCCOMB_X11_Y11_N24
\cga_vga_video|vcount[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[12]~40_combout\ = (\cga_vga_video|vcount\(12) & (\cga_vga_video|vcount[11]~39\ $ (GND))) # (!\cga_vga_video|vcount\(12) & (!\cga_vga_video|vcount[11]~39\ & VCC))
-- \cga_vga_video|vcount[12]~41\ = CARRY((\cga_vga_video|vcount\(12) & !\cga_vga_video|vcount[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(12),
	datad => VCC,
	cin => \cga_vga_video|vcount[11]~39\,
	combout => \cga_vga_video|vcount[12]~40_combout\,
	cout => \cga_vga_video|vcount[12]~41\);

-- Location: FF_X11_Y11_N25
\cga_vga_video|vcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[12]~40_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(12));

-- Location: LCCOMB_X10_Y11_N12
\cga_vga_video|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal4~0_combout\ = (!\cga_vga_video|vcount\(12) & (!\cga_vga_video|vcount\(11) & (!\cga_vga_video|vcount\(10) & !\cga_vga_video|vcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(12),
	datab => \cga_vga_video|vcount\(11),
	datac => \cga_vga_video|vcount\(10),
	datad => \cga_vga_video|vcount\(9),
	combout => \cga_vga_video|Equal4~0_combout\);

-- Location: LCCOMB_X11_Y11_N26
\cga_vga_video|vcount[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[13]~42_combout\ = (\cga_vga_video|vcount\(13) & (!\cga_vga_video|vcount[12]~41\)) # (!\cga_vga_video|vcount\(13) & ((\cga_vga_video|vcount[12]~41\) # (GND)))
-- \cga_vga_video|vcount[13]~43\ = CARRY((!\cga_vga_video|vcount[12]~41\) # (!\cga_vga_video|vcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(13),
	datad => VCC,
	cin => \cga_vga_video|vcount[12]~41\,
	combout => \cga_vga_video|vcount[13]~42_combout\,
	cout => \cga_vga_video|vcount[13]~43\);

-- Location: FF_X11_Y11_N27
\cga_vga_video|vcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[13]~42_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(13));

-- Location: LCCOMB_X11_Y11_N28
\cga_vga_video|vcount[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[14]~44_combout\ = (\cga_vga_video|vcount\(14) & (\cga_vga_video|vcount[13]~43\ $ (GND))) # (!\cga_vga_video|vcount\(14) & (!\cga_vga_video|vcount[13]~43\ & VCC))
-- \cga_vga_video|vcount[14]~45\ = CARRY((\cga_vga_video|vcount\(14) & !\cga_vga_video|vcount[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(14),
	datad => VCC,
	cin => \cga_vga_video|vcount[13]~43\,
	combout => \cga_vga_video|vcount[14]~44_combout\,
	cout => \cga_vga_video|vcount[14]~45\);

-- Location: FF_X11_Y11_N29
\cga_vga_video|vcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[14]~44_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(14));

-- Location: LCCOMB_X11_Y11_N30
\cga_vga_video|vcount[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vcount[15]~46_combout\ = \cga_vga_video|vcount\(15) $ (\cga_vga_video|vcount[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(15),
	cin => \cga_vga_video|vcount[14]~45\,
	combout => \cga_vga_video|vcount[15]~46_combout\);

-- Location: FF_X11_Y11_N31
\cga_vga_video|vcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[15]~46_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(15));

-- Location: LCCOMB_X10_Y11_N28
\cga_vga_video|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal4~1_combout\ = (\cga_vga_video|Equal4~0_combout\ & (!\cga_vga_video|vcount\(13) & (!\cga_vga_video|vcount\(15) & !\cga_vga_video|vcount\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal4~0_combout\,
	datab => \cga_vga_video|vcount\(13),
	datac => \cga_vga_video|vcount\(15),
	datad => \cga_vga_video|vcount\(14),
	combout => \cga_vga_video|Equal4~1_combout\);

-- Location: LCCOMB_X12_Y11_N18
\cga_vga_video|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_1~0_combout\ = (!\cga_vga_video|vcount\(1) & (!\cga_vga_video|vcount\(2) & (!\cga_vga_video|vcount\(3) & !\cga_vga_video|vcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(1),
	datab => \cga_vga_video|vcount\(2),
	datac => \cga_vga_video|vcount\(3),
	datad => \cga_vga_video|vcount\(4),
	combout => \cga_vga_video|process_1~0_combout\);

-- Location: LCCOMB_X12_Y11_N28
\cga_vga_video|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_1~1_combout\ = (!\cga_vga_video|vcount\(5) & (\cga_vga_video|LessThan7~0_combout\ & (\cga_vga_video|Equal4~1_combout\ & \cga_vga_video|process_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(5),
	datab => \cga_vga_video|LessThan7~0_combout\,
	datac => \cga_vga_video|Equal4~1_combout\,
	datad => \cga_vga_video|process_1~0_combout\,
	combout => \cga_vga_video|process_1~1_combout\);

-- Location: LCCOMB_X12_Y11_N0
\cga_vga_video|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_1~2_combout\ = (\cga_vga_video|vcount\(0) & (\cga_vga_video|process_1~1_combout\ & (\cga_vga_video|Equal0~5_combout\ & \cga_vga_video|vcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(0),
	datab => \cga_vga_video|process_1~1_combout\,
	datac => \cga_vga_video|Equal0~5_combout\,
	datad => \cga_vga_video|vcount\(6),
	combout => \cga_vga_video|process_1~2_combout\);

-- Location: FF_X11_Y11_N1
\cga_vga_video|vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[0]~16_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(0));

-- Location: FF_X11_Y11_N3
\cga_vga_video|vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vcount[1]~18_combout\,
	sclr => \cga_vga_video|process_1~2_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vcount\(1));

-- Location: LCCOMB_X12_Y11_N22
\cga_vga_video|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal4~2_combout\ = (\cga_vga_video|vcount\(4) & (\cga_vga_video|vcount\(2) & (\cga_vga_video|vcount\(3) & !\cga_vga_video|vcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(4),
	datab => \cga_vga_video|vcount\(2),
	datac => \cga_vga_video|vcount\(3),
	datad => \cga_vga_video|vcount\(6),
	combout => \cga_vga_video|Equal4~2_combout\);

-- Location: LCCOMB_X12_Y11_N12
\cga_vga_video|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal4~3_combout\ = (\cga_vga_video|Equal4~1_combout\ & (\cga_vga_video|LessThan7~0_combout\ & (\cga_vga_video|Equal4~2_combout\ & !\cga_vga_video|vcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal4~1_combout\,
	datab => \cga_vga_video|LessThan7~0_combout\,
	datac => \cga_vga_video|Equal4~2_combout\,
	datad => \cga_vga_video|vcount\(5),
	combout => \cga_vga_video|Equal4~3_combout\);

-- Location: LCCOMB_X12_Y11_N20
\cga_vga_video|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal4~4_combout\ = (\cga_vga_video|vcount\(1) & (\cga_vga_video|vcount\(0) & \cga_vga_video|Equal4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(1),
	datac => \cga_vga_video|vcount\(0),
	datad => \cga_vga_video|Equal4~3_combout\,
	combout => \cga_vga_video|Equal4~4_combout\);

-- Location: LCCOMB_X12_Y11_N4
\cga_vga_video|process_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_1~3_combout\ = (!\cga_vga_video|vcount\(2) & (!\cga_vga_video|vcount\(3) & !\cga_vga_video|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|vcount\(2),
	datac => \cga_vga_video|vcount\(3),
	datad => \cga_vga_video|vcount\(1),
	combout => \cga_vga_video|process_1~3_combout\);

-- Location: LCCOMB_X12_Y11_N6
\cga_vga_video|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan7~1_combout\ = (!\cga_vga_video|vcount\(5) & !\cga_vga_video|vcount\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(5),
	datad => \cga_vga_video|vcount\(6),
	combout => \cga_vga_video|LessThan7~1_combout\);

-- Location: LCCOMB_X12_Y11_N24
\cga_vga_video|LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan5~2_combout\ = (\cga_vga_video|LessThan7~1_combout\ & (((\cga_vga_video|process_1~3_combout\ & !\cga_vga_video|vcount\(0))) # (!\cga_vga_video|vcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(4),
	datab => \cga_vga_video|process_1~3_combout\,
	datac => \cga_vga_video|vcount\(0),
	datad => \cga_vga_video|LessThan7~1_combout\,
	combout => \cga_vga_video|LessThan5~2_combout\);

-- Location: LCCOMB_X12_Y11_N8
\cga_vga_video|LessThan5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan5~3_combout\ = (\cga_vga_video|Equal4~1_combout\ & ((\cga_vga_video|LessThan5~2_combout\) # ((!\cga_vga_video|vcount\(7)) # (!\cga_vga_video|vcount\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal4~1_combout\,
	datab => \cga_vga_video|LessThan5~2_combout\,
	datac => \cga_vga_video|vcount\(8),
	datad => \cga_vga_video|vcount\(7),
	combout => \cga_vga_video|LessThan5~3_combout\);

-- Location: LCCOMB_X12_Y11_N30
\cga_vga_video|row_number[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[8]~0_combout\ = (\cga_vga_video|LessThan5~3_combout\ & (((!\cga_vga_video|Equal4~3_combout\) # (!\cga_vga_video|vcount\(0))) # (!\cga_vga_video|vcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(1),
	datab => \cga_vga_video|LessThan5~3_combout\,
	datac => \cga_vga_video|vcount\(0),
	datad => \cga_vga_video|Equal4~3_combout\,
	combout => \cga_vga_video|row_number[8]~0_combout\);

-- Location: LCCOMB_X13_Y7_N4
\cga_genlock|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add10~0_combout\ = \cga_genlock|adj_y\(0) $ (VCC)
-- \cga_genlock|Add10~1\ = CARRY(\cga_genlock|adj_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|adj_y\(0),
	datad => VCC,
	combout => \cga_genlock|Add10~0_combout\,
	cout => \cga_genlock|Add10~1\);

-- Location: LCCOMB_X10_Y3_N24
\cga_genlock|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~38_combout\ = (\cga_genlock|peak~1_combout\ & !\cga_genlock|process_4:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~1_combout\,
	datac => \cga_genlock|process_4:peak[0]~q\,
	combout => \cga_genlock|Add4~38_combout\);

-- Location: FF_X10_Y3_N25
\cga_genlock|process_4:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~38_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[0]~q\);

-- Location: LCCOMB_X11_Y4_N14
\cga_genlock|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~1\ = CARRY(\cga_genlock|process_4:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[0]~q\,
	datad => VCC,
	cout => \cga_genlock|Add4~1\);

-- Location: LCCOMB_X11_Y4_N16
\cga_genlock|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~2_combout\ = (\cga_genlock|process_4:peak[1]~q\ & (\cga_genlock|Add4~1\ & VCC)) # (!\cga_genlock|process_4:peak[1]~q\ & (!\cga_genlock|Add4~1\))
-- \cga_genlock|Add4~3\ = CARRY((!\cga_genlock|process_4:peak[1]~q\ & !\cga_genlock|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[1]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~1\,
	combout => \cga_genlock|Add4~2_combout\,
	cout => \cga_genlock|Add4~3\);

-- Location: LCCOMB_X11_Y4_N10
\cga_genlock|Add4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~39_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~2_combout\,
	combout => \cga_genlock|Add4~39_combout\);

-- Location: FF_X11_Y4_N11
\cga_genlock|process_4:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~39_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[1]~q\);

-- Location: LCCOMB_X11_Y4_N18
\cga_genlock|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~4_combout\ = (\cga_genlock|process_4:peak[2]~q\ & ((GND) # (!\cga_genlock|Add4~3\))) # (!\cga_genlock|process_4:peak[2]~q\ & (\cga_genlock|Add4~3\ $ (GND)))
-- \cga_genlock|Add4~5\ = CARRY((\cga_genlock|process_4:peak[2]~q\) # (!\cga_genlock|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[2]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~3\,
	combout => \cga_genlock|Add4~4_combout\,
	cout => \cga_genlock|Add4~5\);

-- Location: LCCOMB_X10_Y3_N0
\cga_genlock|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~40_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~4_combout\,
	combout => \cga_genlock|Add4~40_combout\);

-- Location: FF_X10_Y3_N1
\cga_genlock|process_4:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~40_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[2]~q\);

-- Location: LCCOMB_X11_Y4_N20
\cga_genlock|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~6_combout\ = (\cga_genlock|process_4:peak[3]~q\ & (\cga_genlock|Add4~5\ & VCC)) # (!\cga_genlock|process_4:peak[3]~q\ & (!\cga_genlock|Add4~5\))
-- \cga_genlock|Add4~7\ = CARRY((!\cga_genlock|process_4:peak[3]~q\ & !\cga_genlock|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[3]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~5\,
	combout => \cga_genlock|Add4~6_combout\,
	cout => \cga_genlock|Add4~7\);

-- Location: LCCOMB_X10_Y3_N10
\cga_genlock|Add4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~41_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~6_combout\,
	combout => \cga_genlock|Add4~41_combout\);

-- Location: FF_X10_Y3_N11
\cga_genlock|process_4:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~41_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[3]~q\);

-- Location: LCCOMB_X11_Y4_N22
\cga_genlock|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~8_combout\ = (\cga_genlock|process_4:peak[4]~q\ & ((GND) # (!\cga_genlock|Add4~7\))) # (!\cga_genlock|process_4:peak[4]~q\ & (\cga_genlock|Add4~7\ $ (GND)))
-- \cga_genlock|Add4~9\ = CARRY((\cga_genlock|process_4:peak[4]~q\) # (!\cga_genlock|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[4]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~7\,
	combout => \cga_genlock|Add4~8_combout\,
	cout => \cga_genlock|Add4~9\);

-- Location: LCCOMB_X11_Y4_N6
\cga_genlock|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~42_combout\ = (\cga_genlock|Add4~8_combout\ & \cga_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add4~8_combout\,
	datad => \cga_genlock|peak~1_combout\,
	combout => \cga_genlock|Add4~42_combout\);

-- Location: FF_X11_Y4_N7
\cga_genlock|process_4:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~42_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[4]~q\);

-- Location: LCCOMB_X11_Y4_N24
\cga_genlock|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~10_combout\ = (\cga_genlock|process_4:peak[5]~q\ & (\cga_genlock|Add4~9\ & VCC)) # (!\cga_genlock|process_4:peak[5]~q\ & (!\cga_genlock|Add4~9\))
-- \cga_genlock|Add4~11\ = CARRY((!\cga_genlock|process_4:peak[5]~q\ & !\cga_genlock|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_4:peak[5]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~9\,
	combout => \cga_genlock|Add4~10_combout\,
	cout => \cga_genlock|Add4~11\);

-- Location: LCCOMB_X11_Y4_N0
\cga_genlock|Add4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~43_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~10_combout\,
	combout => \cga_genlock|Add4~43_combout\);

-- Location: FF_X11_Y4_N1
\cga_genlock|process_4:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~43_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[5]~q\);

-- Location: LCCOMB_X11_Y4_N26
\cga_genlock|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~12_combout\ = (\cga_genlock|process_4:peak[6]~q\ & ((GND) # (!\cga_genlock|Add4~11\))) # (!\cga_genlock|process_4:peak[6]~q\ & (\cga_genlock|Add4~11\ $ (GND)))
-- \cga_genlock|Add4~13\ = CARRY((\cga_genlock|process_4:peak[6]~q\) # (!\cga_genlock|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[6]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~11\,
	combout => \cga_genlock|Add4~12_combout\,
	cout => \cga_genlock|Add4~13\);

-- Location: LCCOMB_X11_Y4_N12
\cga_genlock|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~44_combout\ = (\cga_genlock|Add4~12_combout\ & \cga_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add4~12_combout\,
	datad => \cga_genlock|peak~1_combout\,
	combout => \cga_genlock|Add4~44_combout\);

-- Location: FF_X11_Y4_N13
\cga_genlock|process_4:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~44_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[6]~q\);

-- Location: LCCOMB_X11_Y4_N28
\cga_genlock|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~14_combout\ = (\cga_genlock|process_4:peak[7]~q\ & (\cga_genlock|Add4~13\ & VCC)) # (!\cga_genlock|process_4:peak[7]~q\ & (!\cga_genlock|Add4~13\))
-- \cga_genlock|Add4~15\ = CARRY((!\cga_genlock|process_4:peak[7]~q\ & !\cga_genlock|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_4:peak[7]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~13\,
	combout => \cga_genlock|Add4~14_combout\,
	cout => \cga_genlock|Add4~15\);

-- Location: LCCOMB_X11_Y4_N2
\cga_genlock|Add4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~45_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~14_combout\,
	combout => \cga_genlock|Add4~45_combout\);

-- Location: FF_X11_Y4_N3
\cga_genlock|process_4:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~45_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[7]~q\);

-- Location: LCCOMB_X11_Y4_N30
\cga_genlock|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~16_combout\ = (\cga_genlock|process_4:peak[8]~q\ & ((GND) # (!\cga_genlock|Add4~15\))) # (!\cga_genlock|process_4:peak[8]~q\ & (\cga_genlock|Add4~15\ $ (GND)))
-- \cga_genlock|Add4~17\ = CARRY((\cga_genlock|process_4:peak[8]~q\) # (!\cga_genlock|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_4:peak[8]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~15\,
	combout => \cga_genlock|Add4~16_combout\,
	cout => \cga_genlock|Add4~17\);

-- Location: LCCOMB_X11_Y4_N4
\cga_genlock|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~46_combout\ = (\cga_genlock|Add4~16_combout\ & \cga_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add4~16_combout\,
	datad => \cga_genlock|peak~1_combout\,
	combout => \cga_genlock|Add4~46_combout\);

-- Location: FF_X11_Y4_N5
\cga_genlock|process_4:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~46_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[8]~q\);

-- Location: LCCOMB_X11_Y3_N0
\cga_genlock|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~18_combout\ = (\cga_genlock|process_4:peak[9]~q\ & (\cga_genlock|Add4~17\ & VCC)) # (!\cga_genlock|process_4:peak[9]~q\ & (!\cga_genlock|Add4~17\))
-- \cga_genlock|Add4~19\ = CARRY((!\cga_genlock|process_4:peak[9]~q\ & !\cga_genlock|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_4:peak[9]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~17\,
	combout => \cga_genlock|Add4~18_combout\,
	cout => \cga_genlock|Add4~19\);

-- Location: LCCOMB_X10_Y3_N6
\cga_genlock|Add4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~47_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~1_combout\,
	datac => \cga_genlock|Add4~18_combout\,
	combout => \cga_genlock|Add4~47_combout\);

-- Location: FF_X10_Y3_N7
\cga_genlock|process_4:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~47_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[9]~q\);

-- Location: LCCOMB_X11_Y3_N2
\cga_genlock|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~20_combout\ = (\cga_genlock|process_4:peak[10]~q\ & ((GND) # (!\cga_genlock|Add4~19\))) # (!\cga_genlock|process_4:peak[10]~q\ & (\cga_genlock|Add4~19\ $ (GND)))
-- \cga_genlock|Add4~21\ = CARRY((\cga_genlock|process_4:peak[10]~q\) # (!\cga_genlock|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[10]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~19\,
	combout => \cga_genlock|Add4~20_combout\,
	cout => \cga_genlock|Add4~21\);

-- Location: LCCOMB_X10_Y3_N16
\cga_genlock|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~48_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~20_combout\,
	combout => \cga_genlock|Add4~48_combout\);

-- Location: FF_X10_Y3_N17
\cga_genlock|process_4:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~48_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[10]~q\);

-- Location: LCCOMB_X11_Y3_N4
\cga_genlock|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~22_combout\ = (\cga_genlock|process_4:peak[11]~q\ & (\cga_genlock|Add4~21\ & VCC)) # (!\cga_genlock|process_4:peak[11]~q\ & (!\cga_genlock|Add4~21\))
-- \cga_genlock|Add4~23\ = CARRY((!\cga_genlock|process_4:peak[11]~q\ & !\cga_genlock|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[11]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~21\,
	combout => \cga_genlock|Add4~22_combout\,
	cout => \cga_genlock|Add4~23\);

-- Location: LCCOMB_X10_Y3_N26
\cga_genlock|Add4~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~49_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~22_combout\,
	combout => \cga_genlock|Add4~49_combout\);

-- Location: FF_X10_Y3_N27
\cga_genlock|process_4:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~49_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[11]~q\);

-- Location: LCCOMB_X10_Y3_N22
\cga_genlock|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan4~2_combout\ = (\cga_genlock|process_4:peak[11]~q\) # ((\cga_genlock|process_4:peak[10]~q\) # ((\cga_genlock|process_4:peak[8]~q\) # (\cga_genlock|process_4:peak[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[11]~q\,
	datab => \cga_genlock|process_4:peak[10]~q\,
	datac => \cga_genlock|process_4:peak[8]~q\,
	datad => \cga_genlock|process_4:peak[9]~q\,
	combout => \cga_genlock|LessThan4~2_combout\);

-- Location: LCCOMB_X11_Y3_N6
\cga_genlock|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~24_combout\ = (\cga_genlock|process_4:peak[12]~q\ & ((GND) # (!\cga_genlock|Add4~23\))) # (!\cga_genlock|process_4:peak[12]~q\ & (\cga_genlock|Add4~23\ $ (GND)))
-- \cga_genlock|Add4~25\ = CARRY((\cga_genlock|process_4:peak[12]~q\) # (!\cga_genlock|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[12]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~23\,
	combout => \cga_genlock|Add4~24_combout\,
	cout => \cga_genlock|Add4~25\);

-- Location: LCCOMB_X11_Y3_N22
\cga_genlock|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~50_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~24_combout\,
	combout => \cga_genlock|Add4~50_combout\);

-- Location: FF_X11_Y3_N23
\cga_genlock|process_4:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~50_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[12]~q\);

-- Location: LCCOMB_X11_Y3_N8
\cga_genlock|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~26_combout\ = (\cga_genlock|process_4:peak[13]~q\ & (\cga_genlock|Add4~25\ & VCC)) # (!\cga_genlock|process_4:peak[13]~q\ & (!\cga_genlock|Add4~25\))
-- \cga_genlock|Add4~27\ = CARRY((!\cga_genlock|process_4:peak[13]~q\ & !\cga_genlock|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[13]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~25\,
	combout => \cga_genlock|Add4~26_combout\,
	cout => \cga_genlock|Add4~27\);

-- Location: LCCOMB_X11_Y3_N26
\cga_genlock|Add4~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~51_combout\ = (\cga_genlock|Add4~26_combout\ & \cga_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add4~26_combout\,
	datad => \cga_genlock|peak~1_combout\,
	combout => \cga_genlock|Add4~51_combout\);

-- Location: FF_X11_Y3_N27
\cga_genlock|process_4:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~51_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[13]~q\);

-- Location: LCCOMB_X11_Y3_N10
\cga_genlock|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~28_combout\ = (\cga_genlock|process_4:peak[14]~q\ & ((GND) # (!\cga_genlock|Add4~27\))) # (!\cga_genlock|process_4:peak[14]~q\ & (\cga_genlock|Add4~27\ $ (GND)))
-- \cga_genlock|Add4~29\ = CARRY((\cga_genlock|process_4:peak[14]~q\) # (!\cga_genlock|Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_4:peak[14]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~27\,
	combout => \cga_genlock|Add4~28_combout\,
	cout => \cga_genlock|Add4~29\);

-- Location: LCCOMB_X11_Y3_N18
\cga_genlock|Add4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~52_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~28_combout\,
	combout => \cga_genlock|Add4~52_combout\);

-- Location: FF_X11_Y3_N19
\cga_genlock|process_4:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~52_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[14]~q\);

-- Location: LCCOMB_X11_Y3_N24
\cga_genlock|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan4~3_combout\ = (\cga_genlock|process_4:peak[12]~q\) # ((\cga_genlock|process_4:peak[15]~q\) # ((\cga_genlock|process_4:peak[13]~q\) # (\cga_genlock|process_4:peak[14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[12]~q\,
	datab => \cga_genlock|process_4:peak[15]~q\,
	datac => \cga_genlock|process_4:peak[13]~q\,
	datad => \cga_genlock|process_4:peak[14]~q\,
	combout => \cga_genlock|LessThan4~3_combout\);

-- Location: LCCOMB_X10_Y3_N8
\cga_genlock|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan4~0_combout\ = (\cga_genlock|process_4:peak[3]~q\) # ((\cga_genlock|process_4:peak[0]~q\) # ((\cga_genlock|process_4:peak[1]~q\) # (\cga_genlock|process_4:peak[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[3]~q\,
	datab => \cga_genlock|process_4:peak[0]~q\,
	datac => \cga_genlock|process_4:peak[1]~q\,
	datad => \cga_genlock|process_4:peak[2]~q\,
	combout => \cga_genlock|LessThan4~0_combout\);

-- Location: LCCOMB_X11_Y4_N8
\cga_genlock|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan4~1_combout\ = (\cga_genlock|process_4:peak[4]~q\) # ((\cga_genlock|process_4:peak[7]~q\) # ((\cga_genlock|process_4:peak[6]~q\) # (\cga_genlock|process_4:peak[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[4]~q\,
	datab => \cga_genlock|process_4:peak[7]~q\,
	datac => \cga_genlock|process_4:peak[6]~q\,
	datad => \cga_genlock|process_4:peak[5]~q\,
	combout => \cga_genlock|LessThan4~1_combout\);

-- Location: LCCOMB_X10_Y3_N12
\cga_genlock|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan4~4_combout\ = (\cga_genlock|LessThan4~2_combout\) # ((\cga_genlock|LessThan4~3_combout\) # ((\cga_genlock|LessThan4~0_combout\) # (\cga_genlock|LessThan4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan4~2_combout\,
	datab => \cga_genlock|LessThan4~3_combout\,
	datac => \cga_genlock|LessThan4~0_combout\,
	datad => \cga_genlock|LessThan4~1_combout\,
	combout => \cga_genlock|LessThan4~4_combout\);

-- Location: LCCOMB_X11_Y3_N14
\cga_genlock|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~32_combout\ = (\cga_genlock|process_4:peak[16]~q\ & ((GND) # (!\cga_genlock|Add4~31\))) # (!\cga_genlock|process_4:peak[16]~q\ & (\cga_genlock|Add4~31\ $ (GND)))
-- \cga_genlock|Add4~33\ = CARRY((\cga_genlock|process_4:peak[16]~q\) # (!\cga_genlock|Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_4:peak[16]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~31\,
	combout => \cga_genlock|Add4~32_combout\,
	cout => \cga_genlock|Add4~33\);

-- Location: LCCOMB_X11_Y3_N16
\cga_genlock|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~34_combout\ = \cga_genlock|Add4~33\ $ (\cga_genlock|process_4:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|process_4:peak[17]~q\,
	cin => \cga_genlock|Add4~33\,
	combout => \cga_genlock|Add4~34_combout\);

-- Location: LCCOMB_X11_Y3_N30
\cga_genlock|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~36_combout\ = (\cga_genlock|peak~1_combout\ & !\cga_genlock|Add4~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~34_combout\,
	combout => \cga_genlock|Add4~36_combout\);

-- Location: FF_X11_Y3_N31
\cga_genlock|process_4:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~36_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[17]~q\);

-- Location: LCCOMB_X10_Y3_N20
\cga_genlock|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_4~0_combout\ = \cga_genlock|process_4:latch~q\ $ (\DOWN_BTN~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:latch~q\,
	datac => \DOWN_BTN~input_o\,
	combout => \cga_genlock|process_4~0_combout\);

-- Location: LCCOMB_X10_Y3_N14
\cga_genlock|peak~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|peak~1_combout\ = (!\cga_genlock|process_4~0_combout\ & ((\cga_genlock|LessThan4~4_combout\) # ((\cga_genlock|process_4:peak[16]~q\) # (!\cga_genlock|process_4:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan4~4_combout\,
	datab => \cga_genlock|process_4:peak[17]~q\,
	datac => \cga_genlock|process_4:peak[16]~q\,
	datad => \cga_genlock|process_4~0_combout\,
	combout => \cga_genlock|peak~1_combout\);

-- Location: LCCOMB_X11_Y3_N12
\cga_genlock|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~30_combout\ = (\cga_genlock|process_4:peak[15]~q\ & (\cga_genlock|Add4~29\ & VCC)) # (!\cga_genlock|process_4:peak[15]~q\ & (!\cga_genlock|Add4~29\))
-- \cga_genlock|Add4~31\ = CARRY((!\cga_genlock|process_4:peak[15]~q\ & !\cga_genlock|Add4~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_4:peak[15]~q\,
	datad => VCC,
	cin => \cga_genlock|Add4~29\,
	combout => \cga_genlock|Add4~30_combout\,
	cout => \cga_genlock|Add4~31\);

-- Location: LCCOMB_X11_Y3_N20
\cga_genlock|Add4~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~53_combout\ = (\cga_genlock|peak~1_combout\ & \cga_genlock|Add4~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~1_combout\,
	datad => \cga_genlock|Add4~30_combout\,
	combout => \cga_genlock|Add4~53_combout\);

-- Location: FF_X11_Y3_N21
\cga_genlock|process_4:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~53_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[15]~q\);

-- Location: LCCOMB_X11_Y3_N28
\cga_genlock|Add4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add4~37_combout\ = (\cga_genlock|Add4~32_combout\ & \cga_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add4~32_combout\,
	datad => \cga_genlock|peak~1_combout\,
	combout => \cga_genlock|Add4~37_combout\);

-- Location: FF_X11_Y3_N29
\cga_genlock|process_4:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add4~37_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:peak[16]~q\);

-- Location: LCCOMB_X10_Y3_N4
\cga_genlock|adj_trg_down~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_down~0_combout\ = (!\cga_genlock|process_4:peak[16]~q\ & (\cga_genlock|process_4:peak[17]~q\ & (\cga_sync_level|video_enable~q\ & !\cga_genlock|LessThan4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:peak[16]~q\,
	datab => \cga_genlock|process_4:peak[17]~q\,
	datac => \cga_sync_level|video_enable~q\,
	datad => \cga_genlock|LessThan4~4_combout\,
	combout => \cga_genlock|adj_trg_down~0_combout\);

-- Location: LCCOMB_X10_Y3_N30
\cga_genlock|process_4:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_4:latch~0_combout\ = (\cga_genlock|adj_trg_down~0_combout\ & (!\DOWN_BTN~input_o\)) # (!\cga_genlock|adj_trg_down~0_combout\ & ((\cga_genlock|process_4:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DOWN_BTN~input_o\,
	datab => \cga_genlock|adj_trg_down~0_combout\,
	datac => \cga_genlock|process_4:latch~q\,
	combout => \cga_genlock|process_4:latch~0_combout\);

-- Location: FF_X10_Y3_N31
\cga_genlock|process_4:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|process_4:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_4:latch~q\);

-- Location: LCCOMB_X10_Y3_N28
\cga_genlock|adj_trg_down~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_down~1_combout\ = (\cga_genlock|process_4:latch~q\ & (\cga_genlock|adj_trg_down~0_combout\ & \DOWN_BTN~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_4:latch~q\,
	datab => \cga_genlock|adj_trg_down~0_combout\,
	datac => \DOWN_BTN~input_o\,
	combout => \cga_genlock|adj_trg_down~1_combout\);

-- Location: FF_X10_Y3_N29
\cga_genlock|adj_trg_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adj_trg_down~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_trg_down~q\);

-- Location: LCCOMB_X13_Y3_N6
\cga_genlock|process_3:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_3:latch~0_combout\ = (\cga_genlock|adj_trg_up~0_combout\ & (!\UP_BTN~input_o\)) # (!\cga_genlock|adj_trg_up~0_combout\ & ((\cga_genlock|process_3:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UP_BTN~input_o\,
	datac => \cga_genlock|process_3:latch~q\,
	datad => \cga_genlock|adj_trg_up~0_combout\,
	combout => \cga_genlock|process_3:latch~0_combout\);

-- Location: FF_X13_Y3_N7
\cga_genlock|process_3:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|process_3:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:latch~q\);

-- Location: LCCOMB_X13_Y3_N26
\cga_genlock|process_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_3~0_combout\ = \UP_BTN~input_o\ $ (\cga_genlock|process_3:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UP_BTN~input_o\,
	datad => \cga_genlock|process_3:latch~q\,
	combout => \cga_genlock|process_3~0_combout\);

-- Location: LCCOMB_X13_Y3_N8
\cga_genlock|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~38_combout\ = (!\cga_genlock|process_3:peak[0]~q\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|process_3:peak[0]~q\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~38_combout\);

-- Location: FF_X13_Y3_N9
\cga_genlock|process_3:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~38_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[0]~q\);

-- Location: LCCOMB_X12_Y4_N14
\cga_genlock|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~1\ = CARRY(\cga_genlock|process_3:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[0]~q\,
	datad => VCC,
	cout => \cga_genlock|Add3~1\);

-- Location: LCCOMB_X12_Y4_N16
\cga_genlock|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~2_combout\ = (\cga_genlock|process_3:peak[1]~q\ & (\cga_genlock|Add3~1\ & VCC)) # (!\cga_genlock|process_3:peak[1]~q\ & (!\cga_genlock|Add3~1\))
-- \cga_genlock|Add3~3\ = CARRY((!\cga_genlock|process_3:peak[1]~q\ & !\cga_genlock|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[1]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~1\,
	combout => \cga_genlock|Add3~2_combout\,
	cout => \cga_genlock|Add3~3\);

-- Location: LCCOMB_X12_Y4_N4
\cga_genlock|Add3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~39_combout\ = (\cga_genlock|peak~2_combout\ & \cga_genlock|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~2_combout\,
	datad => \cga_genlock|Add3~2_combout\,
	combout => \cga_genlock|Add3~39_combout\);

-- Location: FF_X12_Y4_N5
\cga_genlock|process_3:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~39_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[1]~q\);

-- Location: LCCOMB_X12_Y4_N18
\cga_genlock|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~4_combout\ = (\cga_genlock|process_3:peak[2]~q\ & ((GND) # (!\cga_genlock|Add3~3\))) # (!\cga_genlock|process_3:peak[2]~q\ & (\cga_genlock|Add3~3\ $ (GND)))
-- \cga_genlock|Add3~5\ = CARRY((\cga_genlock|process_3:peak[2]~q\) # (!\cga_genlock|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[2]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~3\,
	combout => \cga_genlock|Add3~4_combout\,
	cout => \cga_genlock|Add3~5\);

-- Location: LCCOMB_X13_Y3_N4
\cga_genlock|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~40_combout\ = (\cga_genlock|Add3~4_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add3~4_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~40_combout\);

-- Location: FF_X13_Y3_N5
\cga_genlock|process_3:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~40_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[2]~q\);

-- Location: LCCOMB_X12_Y4_N20
\cga_genlock|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~6_combout\ = (\cga_genlock|process_3:peak[3]~q\ & (\cga_genlock|Add3~5\ & VCC)) # (!\cga_genlock|process_3:peak[3]~q\ & (!\cga_genlock|Add3~5\))
-- \cga_genlock|Add3~7\ = CARRY((!\cga_genlock|process_3:peak[3]~q\ & !\cga_genlock|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[3]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~5\,
	combout => \cga_genlock|Add3~6_combout\,
	cout => \cga_genlock|Add3~7\);

-- Location: LCCOMB_X12_Y4_N6
\cga_genlock|Add3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~41_combout\ = (\cga_genlock|peak~2_combout\ & \cga_genlock|Add3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~2_combout\,
	datad => \cga_genlock|Add3~6_combout\,
	combout => \cga_genlock|Add3~41_combout\);

-- Location: FF_X12_Y4_N7
\cga_genlock|process_3:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~41_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[3]~q\);

-- Location: LCCOMB_X12_Y4_N22
\cga_genlock|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~8_combout\ = (\cga_genlock|process_3:peak[4]~q\ & ((GND) # (!\cga_genlock|Add3~7\))) # (!\cga_genlock|process_3:peak[4]~q\ & (\cga_genlock|Add3~7\ $ (GND)))
-- \cga_genlock|Add3~9\ = CARRY((\cga_genlock|process_3:peak[4]~q\) # (!\cga_genlock|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[4]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~7\,
	combout => \cga_genlock|Add3~8_combout\,
	cout => \cga_genlock|Add3~9\);

-- Location: LCCOMB_X12_Y4_N10
\cga_genlock|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~42_combout\ = (\cga_genlock|peak~2_combout\ & \cga_genlock|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~2_combout\,
	datac => \cga_genlock|Add3~8_combout\,
	combout => \cga_genlock|Add3~42_combout\);

-- Location: FF_X12_Y4_N11
\cga_genlock|process_3:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~42_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[4]~q\);

-- Location: LCCOMB_X12_Y4_N24
\cga_genlock|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~10_combout\ = (\cga_genlock|process_3:peak[5]~q\ & (\cga_genlock|Add3~9\ & VCC)) # (!\cga_genlock|process_3:peak[5]~q\ & (!\cga_genlock|Add3~9\))
-- \cga_genlock|Add3~11\ = CARRY((!\cga_genlock|process_3:peak[5]~q\ & !\cga_genlock|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[5]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~9\,
	combout => \cga_genlock|Add3~10_combout\,
	cout => \cga_genlock|Add3~11\);

-- Location: LCCOMB_X12_Y4_N2
\cga_genlock|Add3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~43_combout\ = (\cga_genlock|peak~2_combout\ & \cga_genlock|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~2_combout\,
	datad => \cga_genlock|Add3~10_combout\,
	combout => \cga_genlock|Add3~43_combout\);

-- Location: FF_X12_Y4_N3
\cga_genlock|process_3:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~43_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[5]~q\);

-- Location: LCCOMB_X12_Y4_N26
\cga_genlock|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~12_combout\ = (\cga_genlock|process_3:peak[6]~q\ & ((GND) # (!\cga_genlock|Add3~11\))) # (!\cga_genlock|process_3:peak[6]~q\ & (\cga_genlock|Add3~11\ $ (GND)))
-- \cga_genlock|Add3~13\ = CARRY((\cga_genlock|process_3:peak[6]~q\) # (!\cga_genlock|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[6]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~11\,
	combout => \cga_genlock|Add3~12_combout\,
	cout => \cga_genlock|Add3~13\);

-- Location: LCCOMB_X12_Y4_N0
\cga_genlock|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~44_combout\ = (\cga_genlock|peak~2_combout\ & \cga_genlock|Add3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|peak~2_combout\,
	datac => \cga_genlock|Add3~12_combout\,
	combout => \cga_genlock|Add3~44_combout\);

-- Location: FF_X12_Y4_N1
\cga_genlock|process_3:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~44_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[6]~q\);

-- Location: LCCOMB_X12_Y4_N28
\cga_genlock|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~14_combout\ = (\cga_genlock|process_3:peak[7]~q\ & (\cga_genlock|Add3~13\ & VCC)) # (!\cga_genlock|process_3:peak[7]~q\ & (!\cga_genlock|Add3~13\))
-- \cga_genlock|Add3~15\ = CARRY((!\cga_genlock|process_3:peak[7]~q\ & !\cga_genlock|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[7]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~13\,
	combout => \cga_genlock|Add3~14_combout\,
	cout => \cga_genlock|Add3~15\);

-- Location: LCCOMB_X12_Y4_N8
\cga_genlock|Add3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~45_combout\ = (\cga_genlock|peak~2_combout\ & \cga_genlock|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~2_combout\,
	datad => \cga_genlock|Add3~14_combout\,
	combout => \cga_genlock|Add3~45_combout\);

-- Location: FF_X12_Y4_N9
\cga_genlock|process_3:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~45_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[7]~q\);

-- Location: LCCOMB_X12_Y4_N12
\cga_genlock|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan3~1_combout\ = (\cga_genlock|process_3:peak[4]~q\) # ((\cga_genlock|process_3:peak[6]~q\) # ((\cga_genlock|process_3:peak[7]~q\) # (\cga_genlock|process_3:peak[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[4]~q\,
	datab => \cga_genlock|process_3:peak[6]~q\,
	datac => \cga_genlock|process_3:peak[7]~q\,
	datad => \cga_genlock|process_3:peak[5]~q\,
	combout => \cga_genlock|LessThan3~1_combout\);

-- Location: LCCOMB_X12_Y4_N30
\cga_genlock|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~16_combout\ = (\cga_genlock|process_3:peak[8]~q\ & ((GND) # (!\cga_genlock|Add3~15\))) # (!\cga_genlock|process_3:peak[8]~q\ & (\cga_genlock|Add3~15\ $ (GND)))
-- \cga_genlock|Add3~17\ = CARRY((\cga_genlock|process_3:peak[8]~q\) # (!\cga_genlock|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[8]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~15\,
	combout => \cga_genlock|Add3~16_combout\,
	cout => \cga_genlock|Add3~17\);

-- Location: LCCOMB_X13_Y3_N10
\cga_genlock|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~46_combout\ = (\cga_genlock|Add3~16_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add3~16_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~46_combout\);

-- Location: FF_X13_Y3_N11
\cga_genlock|process_3:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~46_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[8]~q\);

-- Location: LCCOMB_X12_Y3_N0
\cga_genlock|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~18_combout\ = (\cga_genlock|process_3:peak[9]~q\ & (\cga_genlock|Add3~17\ & VCC)) # (!\cga_genlock|process_3:peak[9]~q\ & (!\cga_genlock|Add3~17\))
-- \cga_genlock|Add3~19\ = CARRY((!\cga_genlock|process_3:peak[9]~q\ & !\cga_genlock|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[9]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~17\,
	combout => \cga_genlock|Add3~18_combout\,
	cout => \cga_genlock|Add3~19\);

-- Location: LCCOMB_X13_Y3_N22
\cga_genlock|Add3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~47_combout\ = (\cga_genlock|Add3~18_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add3~18_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~47_combout\);

-- Location: FF_X13_Y3_N23
\cga_genlock|process_3:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~47_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[9]~q\);

-- Location: LCCOMB_X13_Y3_N24
\cga_genlock|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan3~2_combout\ = (\cga_genlock|process_3:peak[8]~q\) # ((\cga_genlock|process_3:peak[11]~q\) # ((\cga_genlock|process_3:peak[9]~q\) # (\cga_genlock|process_3:peak[10]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[8]~q\,
	datab => \cga_genlock|process_3:peak[11]~q\,
	datac => \cga_genlock|process_3:peak[9]~q\,
	datad => \cga_genlock|process_3:peak[10]~q\,
	combout => \cga_genlock|LessThan3~2_combout\);

-- Location: LCCOMB_X12_Y3_N26
\cga_genlock|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan3~3_combout\ = (\cga_genlock|process_3:peak[14]~q\) # ((\cga_genlock|process_3:peak[13]~q\) # ((\cga_genlock|process_3:peak[15]~q\) # (\cga_genlock|process_3:peak[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[14]~q\,
	datab => \cga_genlock|process_3:peak[13]~q\,
	datac => \cga_genlock|process_3:peak[15]~q\,
	datad => \cga_genlock|process_3:peak[12]~q\,
	combout => \cga_genlock|LessThan3~3_combout\);

-- Location: LCCOMB_X13_Y3_N18
\cga_genlock|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan3~0_combout\ = (\cga_genlock|process_3:peak[0]~q\) # ((\cga_genlock|process_3:peak[2]~q\) # ((\cga_genlock|process_3:peak[3]~q\) # (\cga_genlock|process_3:peak[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[0]~q\,
	datab => \cga_genlock|process_3:peak[2]~q\,
	datac => \cga_genlock|process_3:peak[3]~q\,
	datad => \cga_genlock|process_3:peak[1]~q\,
	combout => \cga_genlock|LessThan3~0_combout\);

-- Location: LCCOMB_X13_Y3_N14
\cga_genlock|LessThan3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan3~4_combout\ = (\cga_genlock|LessThan3~1_combout\) # ((\cga_genlock|LessThan3~2_combout\) # ((\cga_genlock|LessThan3~3_combout\) # (\cga_genlock|LessThan3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan3~1_combout\,
	datab => \cga_genlock|LessThan3~2_combout\,
	datac => \cga_genlock|LessThan3~3_combout\,
	datad => \cga_genlock|LessThan3~0_combout\,
	combout => \cga_genlock|LessThan3~4_combout\);

-- Location: LCCOMB_X12_Y3_N14
\cga_genlock|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~32_combout\ = (\cga_genlock|process_3:peak[16]~q\ & ((GND) # (!\cga_genlock|Add3~31\))) # (!\cga_genlock|process_3:peak[16]~q\ & (\cga_genlock|Add3~31\ $ (GND)))
-- \cga_genlock|Add3~33\ = CARRY((\cga_genlock|process_3:peak[16]~q\) # (!\cga_genlock|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[16]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~31\,
	combout => \cga_genlock|Add3~32_combout\,
	cout => \cga_genlock|Add3~33\);

-- Location: LCCOMB_X12_Y3_N16
\cga_genlock|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~34_combout\ = \cga_genlock|process_3:peak[17]~q\ $ (\cga_genlock|Add3~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[17]~q\,
	cin => \cga_genlock|Add3~33\,
	combout => \cga_genlock|Add3~34_combout\);

-- Location: LCCOMB_X12_Y3_N22
\cga_genlock|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~36_combout\ = (!\cga_genlock|Add3~34_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|Add3~34_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~36_combout\);

-- Location: FF_X12_Y3_N23
\cga_genlock|process_3:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~36_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[17]~q\);

-- Location: LCCOMB_X13_Y3_N0
\cga_genlock|peak~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|peak~2_combout\ = (!\cga_genlock|process_3~0_combout\ & ((\cga_genlock|process_3:peak[16]~q\) # ((\cga_genlock|LessThan3~4_combout\) # (!\cga_genlock|process_3:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3~0_combout\,
	datab => \cga_genlock|process_3:peak[16]~q\,
	datac => \cga_genlock|LessThan3~4_combout\,
	datad => \cga_genlock|process_3:peak[17]~q\,
	combout => \cga_genlock|peak~2_combout\);

-- Location: LCCOMB_X12_Y3_N2
\cga_genlock|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~20_combout\ = (\cga_genlock|process_3:peak[10]~q\ & ((GND) # (!\cga_genlock|Add3~19\))) # (!\cga_genlock|process_3:peak[10]~q\ & (\cga_genlock|Add3~19\ $ (GND)))
-- \cga_genlock|Add3~21\ = CARRY((\cga_genlock|process_3:peak[10]~q\) # (!\cga_genlock|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[10]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~19\,
	combout => \cga_genlock|Add3~20_combout\,
	cout => \cga_genlock|Add3~21\);

-- Location: LCCOMB_X13_Y3_N2
\cga_genlock|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~48_combout\ = (\cga_genlock|peak~2_combout\ & \cga_genlock|Add3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~2_combout\,
	datad => \cga_genlock|Add3~20_combout\,
	combout => \cga_genlock|Add3~48_combout\);

-- Location: FF_X13_Y3_N3
\cga_genlock|process_3:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~48_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[10]~q\);

-- Location: LCCOMB_X12_Y3_N4
\cga_genlock|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~22_combout\ = (\cga_genlock|process_3:peak[11]~q\ & (\cga_genlock|Add3~21\ & VCC)) # (!\cga_genlock|process_3:peak[11]~q\ & (!\cga_genlock|Add3~21\))
-- \cga_genlock|Add3~23\ = CARRY((!\cga_genlock|process_3:peak[11]~q\ & !\cga_genlock|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[11]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~21\,
	combout => \cga_genlock|Add3~22_combout\,
	cout => \cga_genlock|Add3~23\);

-- Location: LCCOMB_X12_Y3_N24
\cga_genlock|Add3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~49_combout\ = (\cga_genlock|Add3~22_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add3~22_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~49_combout\);

-- Location: FF_X12_Y3_N25
\cga_genlock|process_3:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~49_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[11]~q\);

-- Location: LCCOMB_X12_Y3_N6
\cga_genlock|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~24_combout\ = (\cga_genlock|process_3:peak[12]~q\ & ((GND) # (!\cga_genlock|Add3~23\))) # (!\cga_genlock|process_3:peak[12]~q\ & (\cga_genlock|Add3~23\ $ (GND)))
-- \cga_genlock|Add3~25\ = CARRY((\cga_genlock|process_3:peak[12]~q\) # (!\cga_genlock|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[12]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~23\,
	combout => \cga_genlock|Add3~24_combout\,
	cout => \cga_genlock|Add3~25\);

-- Location: LCCOMB_X12_Y3_N20
\cga_genlock|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~50_combout\ = (\cga_genlock|Add3~24_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Add3~24_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~50_combout\);

-- Location: FF_X12_Y3_N21
\cga_genlock|process_3:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~50_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[12]~q\);

-- Location: LCCOMB_X12_Y3_N8
\cga_genlock|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~26_combout\ = (\cga_genlock|process_3:peak[13]~q\ & (\cga_genlock|Add3~25\ & VCC)) # (!\cga_genlock|process_3:peak[13]~q\ & (!\cga_genlock|Add3~25\))
-- \cga_genlock|Add3~27\ = CARRY((!\cga_genlock|process_3:peak[13]~q\ & !\cga_genlock|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[13]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~25\,
	combout => \cga_genlock|Add3~26_combout\,
	cout => \cga_genlock|Add3~27\);

-- Location: LCCOMB_X12_Y3_N18
\cga_genlock|Add3~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~51_combout\ = (\cga_genlock|Add3~26_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add3~26_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~51_combout\);

-- Location: FF_X12_Y3_N19
\cga_genlock|process_3:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~51_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[13]~q\);

-- Location: LCCOMB_X12_Y3_N10
\cga_genlock|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~28_combout\ = (\cga_genlock|process_3:peak[14]~q\ & ((GND) # (!\cga_genlock|Add3~27\))) # (!\cga_genlock|process_3:peak[14]~q\ & (\cga_genlock|Add3~27\ $ (GND)))
-- \cga_genlock|Add3~29\ = CARRY((\cga_genlock|process_3:peak[14]~q\) # (!\cga_genlock|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_3:peak[14]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~27\,
	combout => \cga_genlock|Add3~28_combout\,
	cout => \cga_genlock|Add3~29\);

-- Location: LCCOMB_X12_Y3_N28
\cga_genlock|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~52_combout\ = (\cga_genlock|Add3~28_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Add3~28_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~52_combout\);

-- Location: FF_X12_Y3_N29
\cga_genlock|process_3:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~52_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[14]~q\);

-- Location: LCCOMB_X12_Y3_N12
\cga_genlock|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~30_combout\ = (\cga_genlock|process_3:peak[15]~q\ & (\cga_genlock|Add3~29\ & VCC)) # (!\cga_genlock|process_3:peak[15]~q\ & (!\cga_genlock|Add3~29\))
-- \cga_genlock|Add3~31\ = CARRY((!\cga_genlock|process_3:peak[15]~q\ & !\cga_genlock|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[15]~q\,
	datad => VCC,
	cin => \cga_genlock|Add3~29\,
	combout => \cga_genlock|Add3~30_combout\,
	cout => \cga_genlock|Add3~31\);

-- Location: LCCOMB_X12_Y3_N30
\cga_genlock|Add3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~53_combout\ = (\cga_genlock|Add3~30_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add3~30_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~53_combout\);

-- Location: FF_X12_Y3_N31
\cga_genlock|process_3:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~53_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[15]~q\);

-- Location: LCCOMB_X13_Y3_N28
\cga_genlock|Add3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add3~37_combout\ = (\cga_genlock|Add3~32_combout\ & \cga_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Add3~32_combout\,
	datad => \cga_genlock|peak~2_combout\,
	combout => \cga_genlock|Add3~37_combout\);

-- Location: FF_X13_Y3_N29
\cga_genlock|process_3:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add3~37_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_3:peak[16]~q\);

-- Location: LCCOMB_X13_Y3_N12
\cga_genlock|adj_trg_up~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_up~0_combout\ = (!\cga_genlock|process_3:peak[16]~q\ & (\cga_genlock|process_3:peak[17]~q\ & (!\cga_genlock|LessThan3~4_combout\ & \cga_sync_level|video_enable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_3:peak[16]~q\,
	datab => \cga_genlock|process_3:peak[17]~q\,
	datac => \cga_genlock|LessThan3~4_combout\,
	datad => \cga_sync_level|video_enable~q\,
	combout => \cga_genlock|adj_trg_up~0_combout\);

-- Location: LCCOMB_X13_Y3_N20
\cga_genlock|adj_trg_up~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_up~1_combout\ = (\cga_genlock|adj_trg_up~0_combout\ & (\UP_BTN~input_o\ & \cga_genlock|process_3:latch~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_trg_up~0_combout\,
	datab => \UP_BTN~input_o\,
	datad => \cga_genlock|process_3:latch~q\,
	combout => \cga_genlock|adj_trg_up~1_combout\);

-- Location: FF_X13_Y3_N21
\cga_genlock|adj_trg_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adj_trg_up~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_trg_up~q\);

-- Location: LCCOMB_X13_Y7_N6
\cga_genlock|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add10~2_combout\ = (\cga_genlock|adj_y\(1) & ((\cga_genlock|adj_trg_up~q\ & (!\cga_genlock|Add10~1\)) # (!\cga_genlock|adj_trg_up~q\ & (\cga_genlock|Add10~1\ & VCC)))) # (!\cga_genlock|adj_y\(1) & ((\cga_genlock|adj_trg_up~q\ & 
-- ((\cga_genlock|Add10~1\) # (GND))) # (!\cga_genlock|adj_trg_up~q\ & (!\cga_genlock|Add10~1\))))
-- \cga_genlock|Add10~3\ = CARRY((\cga_genlock|adj_y\(1) & (\cga_genlock|adj_trg_up~q\ & !\cga_genlock|Add10~1\)) # (!\cga_genlock|adj_y\(1) & ((\cga_genlock|adj_trg_up~q\) # (!\cga_genlock|Add10~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_y\(1),
	datab => \cga_genlock|adj_trg_up~q\,
	datad => VCC,
	cin => \cga_genlock|Add10~1\,
	combout => \cga_genlock|Add10~2_combout\,
	cout => \cga_genlock|Add10~3\);

-- Location: FF_X13_Y7_N7
\cga_genlock|adj_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add10~2_combout\,
	ena => \cga_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_y\(1));

-- Location: LCCOMB_X13_Y7_N8
\cga_genlock|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add10~4_combout\ = ((\cga_genlock|adj_y\(2) $ (\cga_genlock|adj_trg_up~q\ $ (\cga_genlock|Add10~3\)))) # (GND)
-- \cga_genlock|Add10~5\ = CARRY((\cga_genlock|adj_y\(2) & ((!\cga_genlock|Add10~3\) # (!\cga_genlock|adj_trg_up~q\))) # (!\cga_genlock|adj_y\(2) & (!\cga_genlock|adj_trg_up~q\ & !\cga_genlock|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_y\(2),
	datab => \cga_genlock|adj_trg_up~q\,
	datad => VCC,
	cin => \cga_genlock|Add10~3\,
	combout => \cga_genlock|Add10~4_combout\,
	cout => \cga_genlock|Add10~5\);

-- Location: FF_X13_Y7_N9
\cga_genlock|adj_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add10~4_combout\,
	ena => \cga_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_y\(2));

-- Location: LCCOMB_X13_Y7_N10
\cga_genlock|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add10~6_combout\ = (\cga_genlock|adj_y\(3) & ((\cga_genlock|adj_trg_up~q\ & (!\cga_genlock|Add10~5\)) # (!\cga_genlock|adj_trg_up~q\ & (\cga_genlock|Add10~5\ & VCC)))) # (!\cga_genlock|adj_y\(3) & ((\cga_genlock|adj_trg_up~q\ & 
-- ((\cga_genlock|Add10~5\) # (GND))) # (!\cga_genlock|adj_trg_up~q\ & (!\cga_genlock|Add10~5\))))
-- \cga_genlock|Add10~7\ = CARRY((\cga_genlock|adj_y\(3) & (\cga_genlock|adj_trg_up~q\ & !\cga_genlock|Add10~5\)) # (!\cga_genlock|adj_y\(3) & ((\cga_genlock|adj_trg_up~q\) # (!\cga_genlock|Add10~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_y\(3),
	datab => \cga_genlock|adj_trg_up~q\,
	datad => VCC,
	cin => \cga_genlock|Add10~5\,
	combout => \cga_genlock|Add10~6_combout\,
	cout => \cga_genlock|Add10~7\);

-- Location: FF_X13_Y7_N11
\cga_genlock|adj_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add10~6_combout\,
	ena => \cga_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_y\(3));

-- Location: LCCOMB_X13_Y7_N12
\cga_genlock|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add10~8_combout\ = \cga_genlock|adj_y\(4) $ (\cga_genlock|Add10~7\ $ (!\cga_genlock|adj_trg_up~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_y\(4),
	datad => \cga_genlock|adj_trg_up~q\,
	cin => \cga_genlock|Add10~7\,
	combout => \cga_genlock|Add10~8_combout\);

-- Location: LCCOMB_X13_Y7_N20
\cga_genlock|adj_y[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_y[4]~3_combout\ = !\cga_genlock|Add10~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|Add10~8_combout\,
	combout => \cga_genlock|adj_y[4]~3_combout\);

-- Location: FF_X13_Y7_N21
\cga_genlock|adj_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adj_y[4]~3_combout\,
	ena => \cga_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_y\(4));

-- Location: LCCOMB_X13_Y7_N14
\cga_genlock|adj_y~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_y~1_combout\ = (\cga_genlock|adj_y\(4) & (!\cga_genlock|adj_y\(2) & (!\cga_genlock|adj_y\(0) & !\cga_genlock|adj_trg_up~q\))) # (!\cga_genlock|adj_y\(4) & (\cga_genlock|adj_y\(2) & (\cga_genlock|adj_y\(0) & \cga_genlock|adj_trg_up~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_y\(4),
	datab => \cga_genlock|adj_y\(2),
	datac => \cga_genlock|adj_y\(0),
	datad => \cga_genlock|adj_trg_up~q\,
	combout => \cga_genlock|adj_y~1_combout\);

-- Location: LCCOMB_X13_Y7_N28
\cga_genlock|adj_y~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_y~0_combout\ = (\cga_genlock|adj_y\(1) & ((\cga_genlock|adj_y\(3)) # (!\cga_genlock|adj_trg_up~q\))) # (!\cga_genlock|adj_y\(1) & (!\cga_genlock|adj_trg_up~q\ & \cga_genlock|adj_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_y\(1),
	datab => \cga_genlock|adj_trg_up~q\,
	datad => \cga_genlock|adj_y\(3),
	combout => \cga_genlock|adj_y~0_combout\);

-- Location: LCCOMB_X13_Y7_N18
\cga_genlock|adj_y~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_y~2_combout\ = (\cga_genlock|adj_trg_up~q\ & (((!\cga_genlock|adj_y~0_combout\) # (!\cga_genlock|adj_y~1_combout\)))) # (!\cga_genlock|adj_trg_up~q\ & (\cga_genlock|adj_trg_down~q\ & ((\cga_genlock|adj_y~0_combout\) # 
-- (!\cga_genlock|adj_y~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_trg_down~q\,
	datab => \cga_genlock|adj_trg_up~q\,
	datac => \cga_genlock|adj_y~1_combout\,
	datad => \cga_genlock|adj_y~0_combout\,
	combout => \cga_genlock|adj_y~2_combout\);

-- Location: FF_X13_Y7_N5
\cga_genlock|adj_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add10~0_combout\,
	ena => \cga_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_y\(0));

-- Location: FF_X13_Y7_N23
\cga_genlock|adjust_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|adj_y\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_y\(0));

-- Location: FF_X11_Y9_N5
\cga_vga_video|start_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \cga_genlock|adjust_y\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_row\(0));

-- Location: LCCOMB_X11_Y9_N2
\cga_vga_video|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~0_combout\ = (\cga_vga_video|vcount\(0) & (\cga_vga_video|row_number\(0) $ (VCC))) # (!\cga_vga_video|vcount\(0) & (\cga_vga_video|row_number\(0) & VCC))
-- \cga_vga_video|Add3~1\ = CARRY((\cga_vga_video|vcount\(0) & \cga_vga_video|row_number\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(0),
	datab => \cga_vga_video|row_number\(0),
	datad => VCC,
	combout => \cga_vga_video|Add3~0_combout\,
	cout => \cga_vga_video|Add3~1\);

-- Location: LCCOMB_X11_Y9_N0
\cga_vga_video|row_number[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[0]~1_combout\ = (\cga_vga_video|start_row\(0) & ((\cga_vga_video|Equal4~4_combout\) # ((\cga_vga_video|Add3~0_combout\)))) # (!\cga_vga_video|start_row\(0) & (((\cga_vga_video|row_number[8]~0_combout\ & 
-- \cga_vga_video|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal4~4_combout\,
	datab => \cga_vga_video|row_number[8]~0_combout\,
	datac => \cga_vga_video|start_row\(0),
	datad => \cga_vga_video|Add3~0_combout\,
	combout => \cga_vga_video|row_number[0]~1_combout\);

-- Location: LCCOMB_X9_Y10_N30
\cga_vga_video|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal2~0_combout\ = (!\cga_vga_video|hcount\(1) & (\cga_vga_video|hcount\(0) & \cga_vga_video|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(1),
	datac => \cga_vga_video|hcount\(0),
	datad => \cga_vga_video|Equal0~6_combout\,
	combout => \cga_vga_video|Equal2~0_combout\);

-- Location: FF_X9_Y10_N31
\cga_vga_video|hblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Equal2~0_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hblank~q\);

-- Location: LCCOMB_X12_Y9_N28
\cga_vga_video|row_number[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[8]~2_combout\ = (\cga_vga_video|hblank~q\ & ((\cga_vga_video|Equal4~4_combout\) # (\cga_vga_video|LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|Equal4~4_combout\,
	datac => \cga_vga_video|hblank~q\,
	datad => \cga_vga_video|LessThan5~3_combout\,
	combout => \cga_vga_video|row_number[8]~2_combout\);

-- Location: FF_X11_Y9_N1
\cga_vga_video|row_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[0]~1_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(0));

-- Location: LCCOMB_X17_Y7_N4
\cga_genlock|process_12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_12~8_combout\ = (\cga_genlock|vcount\(13)) # (\cga_genlock|vcount\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|vcount\(13),
	datad => \cga_genlock|vcount\(12),
	combout => \cga_genlock|process_12~8_combout\);

-- Location: LCCOMB_X17_Y7_N14
\cga_genlock|row_number~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number~10_combout\ = (!\cga_genlock|process_12~7_combout\ & (\cga_sync_level|hblank~q\ & (!\cga_genlock|process_12~8_combout\ & !\cga_genlock|process_12~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_12~7_combout\,
	datab => \cga_sync_level|hblank~q\,
	datac => \cga_genlock|process_12~8_combout\,
	datad => \cga_genlock|process_12~5_combout\,
	combout => \cga_genlock|row_number~10_combout\);

-- Location: LCCOMB_X13_Y9_N8
\cga_genlock|row_number[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[0]~11_combout\ = (\cga_genlock|row_number\(0) & (\cga_genlock|row_number~10_combout\ $ (VCC))) # (!\cga_genlock|row_number\(0) & (\cga_genlock|row_number~10_combout\ & VCC))
-- \cga_genlock|row_number[0]~12\ = CARRY((\cga_genlock|row_number\(0) & \cga_genlock|row_number~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|row_number\(0),
	datab => \cga_genlock|row_number~10_combout\,
	datad => VCC,
	combout => \cga_genlock|row_number[0]~11_combout\,
	cout => \cga_genlock|row_number[0]~12\);

-- Location: FF_X13_Y9_N9
\cga_genlock|row_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[0]~11_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(0));

-- Location: LCCOMB_X18_Y10_N2
\cga_sram|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector20~0_combout\ = (!\cga_vga_video|rd_req~q\ & ((\cga_genlock|wr_req~q\ & ((\cga_genlock|row_number\(0)))) # (!\cga_genlock|wr_req~q\ & (\cga_sram|SramAddress\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(9),
	datab => \cga_genlock|row_number\(0),
	datac => \cga_genlock|wr_req~q\,
	datad => \cga_vga_video|rd_req~q\,
	combout => \cga_sram|Selector20~0_combout\);

-- Location: LCCOMB_X18_Y10_N22
\cga_sram|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector20~1_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Selector20~0_combout\) # ((\cga_vga_video|rd_req~q\ & \cga_vga_video|row_number\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|rd_req~q\,
	datab => \cga_vga_video|row_number\(0),
	datac => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \cga_sram|Selector20~0_combout\,
	combout => \cga_sram|Selector20~1_combout\);

-- Location: LCCOMB_X17_Y8_N0
\cga_sram|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|wren~0_combout\ = (!\cga_sram|LessThan0~1_combout\ & (((!\cga_sram|Equal0~2_combout\) # (!\cga_sram|Equal0~4_combout\)) # (!\cga_sram|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Equal0~1_combout\,
	datab => \cga_sram|Equal0~4_combout\,
	datac => \cga_sram|LessThan0~1_combout\,
	datad => \cga_sram|Equal0~2_combout\,
	combout => \cga_sram|wren~0_combout\);

-- Location: LCCOMB_X19_Y10_N18
\cga_sram|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector20~2_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sram|SramAddress\(9) & ((!\cga_sram|wren~0_combout\) # (!\cga_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_sram|SramAddress\(9),
	datac => \cga_sram|SramRoutineSeq\(0),
	datad => \cga_sram|wren~0_combout\,
	combout => \cga_sram|Selector20~2_combout\);

-- Location: LCCOMB_X18_Y10_N4
\cga_sram|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector20~3_combout\ = (\cga_sram|Selector20~1_combout\) # ((\cga_sram|Selector20~2_combout\) # ((\cga_sram|SramAddress[0]~15_combout\ & \cga_sram|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector20~1_combout\,
	datab => \cga_sram|SramAddress[0]~15_combout\,
	datac => \cga_sram|Add1~18_combout\,
	datad => \cga_sram|Selector20~2_combout\,
	combout => \cga_sram|Selector20~3_combout\);

-- Location: FF_X18_Y10_N31
\cga_sram|SramAddress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[9]~0_combout\,
	asdata => \cga_sram|Selector20~3_combout\,
	sload => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(9));

-- Location: LCCOMB_X19_Y9_N28
\cga_sram|SramAdr[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[9]~9_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~18_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(9),
	datad => \cga_sram|Add1~18_combout\,
	combout => \cga_sram|SramAdr[9]~9_combout\);

-- Location: FF_X19_Y9_N29
\cga_sram|SramAdr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[9]~9_combout\,
	asdata => \cga_sram|SramAddress\(9),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(9));

-- Location: LCCOMB_X19_Y9_N30
\ega_sram|pMemAdr[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[9]~47_combout\ = (\hgc_sram|SramAdr[12]~en_q\ & (\hgc_sram|SramAdr\(9) & ((\cga_sram|SramAdr\(9)) # (!\cga_sram|SramAdr[0]~en_q\)))) # (!\hgc_sram|SramAdr[12]~en_q\ & (((\cga_sram|SramAdr\(9))) # (!\cga_sram|SramAdr[0]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr[12]~en_q\,
	datab => \cga_sram|SramAdr[0]~en_q\,
	datac => \hgc_sram|SramAdr\(9),
	datad => \cga_sram|SramAdr\(9),
	combout => \ega_sram|pMemAdr[9]~47_combout\);

-- Location: LCCOMB_X25_Y13_N0
\mda_sram|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~18_combout\ = (\mda_sram|SramAddress\(9) & (!\mda_sram|Add1~17\)) # (!\mda_sram|SramAddress\(9) & ((\mda_sram|Add1~17\) # (GND)))
-- \mda_sram|Add1~19\ = CARRY((!\mda_sram|Add1~17\) # (!\mda_sram|SramAddress\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(9),
	datad => VCC,
	cin => \mda_sram|Add1~17\,
	combout => \mda_sram|Add1~18_combout\,
	cout => \mda_sram|Add1~19\);

-- Location: LCCOMB_X26_Y13_N30
\mda_sram|SramAddress[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[9]~0_combout\ = (\mda_sram|SramAddress~9_combout\ & (\mda_sram|Add1~18_combout\)) # (!\mda_sram|SramAddress~9_combout\ & ((\mda_sram|SramAddress\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Add1~18_combout\,
	datab => \mda_sram|SramAddress~9_combout\,
	datac => \mda_sram|SramAddress\(9),
	combout => \mda_sram|SramAddress[9]~0_combout\);

-- Location: LCCOMB_X21_Y17_N0
\mda_vga_video|vcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[0]~16_combout\ = (\mda_vga_video|Equal0~3_combout\ & (\mda_vga_video|vcount\(0) $ (VCC))) # (!\mda_vga_video|Equal0~3_combout\ & (\mda_vga_video|vcount\(0) & VCC))
-- \mda_vga_video|vcount[0]~17\ = CARRY((\mda_vga_video|Equal0~3_combout\ & \mda_vga_video|vcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Equal0~3_combout\,
	datab => \mda_vga_video|vcount\(0),
	datad => VCC,
	combout => \mda_vga_video|vcount[0]~16_combout\,
	cout => \mda_vga_video|vcount[0]~17\);

-- Location: LCCOMB_X21_Y17_N12
\mda_vga_video|vcount[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[6]~28_combout\ = (\mda_vga_video|vcount\(6) & (\mda_vga_video|vcount[5]~27\ $ (GND))) # (!\mda_vga_video|vcount\(6) & (!\mda_vga_video|vcount[5]~27\ & VCC))
-- \mda_vga_video|vcount[6]~29\ = CARRY((\mda_vga_video|vcount\(6) & !\mda_vga_video|vcount[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(6),
	datad => VCC,
	cin => \mda_vga_video|vcount[5]~27\,
	combout => \mda_vga_video|vcount[6]~28_combout\,
	cout => \mda_vga_video|vcount[6]~29\);

-- Location: LCCOMB_X21_Y17_N14
\mda_vga_video|vcount[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[7]~30_combout\ = (\mda_vga_video|vcount\(7) & (!\mda_vga_video|vcount[6]~29\)) # (!\mda_vga_video|vcount\(7) & ((\mda_vga_video|vcount[6]~29\) # (GND)))
-- \mda_vga_video|vcount[7]~31\ = CARRY((!\mda_vga_video|vcount[6]~29\) # (!\mda_vga_video|vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|vcount\(7),
	datad => VCC,
	cin => \mda_vga_video|vcount[6]~29\,
	combout => \mda_vga_video|vcount[7]~30_combout\,
	cout => \mda_vga_video|vcount[7]~31\);

-- Location: FF_X21_Y17_N15
\mda_vga_video|vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[7]~30_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(7));

-- Location: LCCOMB_X21_Y17_N16
\mda_vga_video|vcount[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[8]~32_combout\ = (\mda_vga_video|vcount\(8) & (\mda_vga_video|vcount[7]~31\ $ (GND))) # (!\mda_vga_video|vcount\(8) & (!\mda_vga_video|vcount[7]~31\ & VCC))
-- \mda_vga_video|vcount[8]~33\ = CARRY((\mda_vga_video|vcount\(8) & !\mda_vga_video|vcount[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|vcount\(8),
	datad => VCC,
	cin => \mda_vga_video|vcount[7]~31\,
	combout => \mda_vga_video|vcount[8]~32_combout\,
	cout => \mda_vga_video|vcount[8]~33\);

-- Location: FF_X21_Y17_N17
\mda_vga_video|vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[8]~32_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(8));

-- Location: LCCOMB_X21_Y17_N18
\mda_vga_video|vcount[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[9]~34_combout\ = (\mda_vga_video|vcount\(9) & (!\mda_vga_video|vcount[8]~33\)) # (!\mda_vga_video|vcount\(9) & ((\mda_vga_video|vcount[8]~33\) # (GND)))
-- \mda_vga_video|vcount[9]~35\ = CARRY((!\mda_vga_video|vcount[8]~33\) # (!\mda_vga_video|vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|vcount\(9),
	datad => VCC,
	cin => \mda_vga_video|vcount[8]~33\,
	combout => \mda_vga_video|vcount[9]~34_combout\,
	cout => \mda_vga_video|vcount[9]~35\);

-- Location: FF_X21_Y17_N19
\mda_vga_video|vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[9]~34_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(9));

-- Location: LCCOMB_X21_Y17_N20
\mda_vga_video|vcount[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[10]~36_combout\ = (\mda_vga_video|vcount\(10) & (\mda_vga_video|vcount[9]~35\ $ (GND))) # (!\mda_vga_video|vcount\(10) & (!\mda_vga_video|vcount[9]~35\ & VCC))
-- \mda_vga_video|vcount[10]~37\ = CARRY((\mda_vga_video|vcount\(10) & !\mda_vga_video|vcount[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|vcount\(10),
	datad => VCC,
	cin => \mda_vga_video|vcount[9]~35\,
	combout => \mda_vga_video|vcount[10]~36_combout\,
	cout => \mda_vga_video|vcount[10]~37\);

-- Location: FF_X21_Y17_N21
\mda_vga_video|vcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[10]~36_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(10));

-- Location: LCCOMB_X21_Y17_N22
\mda_vga_video|vcount[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[11]~38_combout\ = (\mda_vga_video|vcount\(11) & (!\mda_vga_video|vcount[10]~37\)) # (!\mda_vga_video|vcount\(11) & ((\mda_vga_video|vcount[10]~37\) # (GND)))
-- \mda_vga_video|vcount[11]~39\ = CARRY((!\mda_vga_video|vcount[10]~37\) # (!\mda_vga_video|vcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(11),
	datad => VCC,
	cin => \mda_vga_video|vcount[10]~37\,
	combout => \mda_vga_video|vcount[11]~38_combout\,
	cout => \mda_vga_video|vcount[11]~39\);

-- Location: FF_X21_Y17_N23
\mda_vga_video|vcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[11]~38_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(11));

-- Location: LCCOMB_X21_Y17_N24
\mda_vga_video|vcount[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[12]~40_combout\ = (\mda_vga_video|vcount\(12) & (\mda_vga_video|vcount[11]~39\ $ (GND))) # (!\mda_vga_video|vcount\(12) & (!\mda_vga_video|vcount[11]~39\ & VCC))
-- \mda_vga_video|vcount[12]~41\ = CARRY((\mda_vga_video|vcount\(12) & !\mda_vga_video|vcount[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|vcount\(12),
	datad => VCC,
	cin => \mda_vga_video|vcount[11]~39\,
	combout => \mda_vga_video|vcount[12]~40_combout\,
	cout => \mda_vga_video|vcount[12]~41\);

-- Location: FF_X21_Y17_N25
\mda_vga_video|vcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[12]~40_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(12));

-- Location: LCCOMB_X22_Y17_N22
\mda_vga_video|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal4~0_combout\ = (!\mda_vga_video|vcount\(12) & (!\mda_vga_video|vcount\(11) & (!\mda_vga_video|vcount\(10) & !\mda_vga_video|vcount\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(12),
	datab => \mda_vga_video|vcount\(11),
	datac => \mda_vga_video|vcount\(10),
	datad => \mda_vga_video|vcount\(9),
	combout => \mda_vga_video|Equal4~0_combout\);

-- Location: LCCOMB_X21_Y17_N26
\mda_vga_video|vcount[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[13]~42_combout\ = (\mda_vga_video|vcount\(13) & (!\mda_vga_video|vcount[12]~41\)) # (!\mda_vga_video|vcount\(13) & ((\mda_vga_video|vcount[12]~41\) # (GND)))
-- \mda_vga_video|vcount[13]~43\ = CARRY((!\mda_vga_video|vcount[12]~41\) # (!\mda_vga_video|vcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(13),
	datad => VCC,
	cin => \mda_vga_video|vcount[12]~41\,
	combout => \mda_vga_video|vcount[13]~42_combout\,
	cout => \mda_vga_video|vcount[13]~43\);

-- Location: FF_X21_Y17_N27
\mda_vga_video|vcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[13]~42_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(13));

-- Location: LCCOMB_X21_Y17_N28
\mda_vga_video|vcount[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[14]~44_combout\ = (\mda_vga_video|vcount\(14) & (\mda_vga_video|vcount[13]~43\ $ (GND))) # (!\mda_vga_video|vcount\(14) & (!\mda_vga_video|vcount[13]~43\ & VCC))
-- \mda_vga_video|vcount[14]~45\ = CARRY((\mda_vga_video|vcount\(14) & !\mda_vga_video|vcount[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|vcount\(14),
	datad => VCC,
	cin => \mda_vga_video|vcount[13]~43\,
	combout => \mda_vga_video|vcount[14]~44_combout\,
	cout => \mda_vga_video|vcount[14]~45\);

-- Location: FF_X21_Y17_N29
\mda_vga_video|vcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[14]~44_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(14));

-- Location: LCCOMB_X21_Y17_N30
\mda_vga_video|vcount[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[15]~46_combout\ = \mda_vga_video|vcount\(15) $ (\mda_vga_video|vcount[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(15),
	cin => \mda_vga_video|vcount[14]~45\,
	combout => \mda_vga_video|vcount[15]~46_combout\);

-- Location: FF_X21_Y17_N31
\mda_vga_video|vcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[15]~46_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(15));

-- Location: LCCOMB_X22_Y17_N28
\mda_vga_video|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal4~1_combout\ = (\mda_vga_video|Equal4~0_combout\ & (!\mda_vga_video|vcount\(14) & (!\mda_vga_video|vcount\(13) & !\mda_vga_video|vcount\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Equal4~0_combout\,
	datab => \mda_vga_video|vcount\(14),
	datac => \mda_vga_video|vcount\(13),
	datad => \mda_vga_video|vcount\(15),
	combout => \mda_vga_video|Equal4~1_combout\);

-- Location: LCCOMB_X22_Y17_N0
\mda_vga_video|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal4~2_combout\ = (\mda_vga_video|vcount\(7) & (\mda_vga_video|vcount\(8) & \mda_vga_video|Equal4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(7),
	datac => \mda_vga_video|vcount\(8),
	datad => \mda_vga_video|Equal4~1_combout\,
	combout => \mda_vga_video|Equal4~2_combout\);

-- Location: LCCOMB_X22_Y17_N8
\mda_vga_video|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_1~0_combout\ = (!\mda_vga_video|vcount\(5) & (\mda_vga_video|Equal4~2_combout\ & (!\mda_vga_video|vcount\(3) & !\mda_vga_video|vcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(5),
	datab => \mda_vga_video|Equal4~2_combout\,
	datac => \mda_vga_video|vcount\(3),
	datad => \mda_vga_video|vcount\(4),
	combout => \mda_vga_video|process_1~0_combout\);

-- Location: LCCOMB_X19_Y17_N2
\mda_vga_video|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_1~1_combout\ = (\mda_vga_video|vcount\(0) & (!\mda_vga_video|vcount\(2) & (!\mda_vga_video|vcount\(1) & \mda_vga_video|vcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(0),
	datab => \mda_vga_video|vcount\(2),
	datac => \mda_vga_video|vcount\(1),
	datad => \mda_vga_video|vcount\(6),
	combout => \mda_vga_video|process_1~1_combout\);

-- Location: LCCOMB_X22_Y17_N14
\mda_vga_video|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_1~2_combout\ = (\mda_vga_video|process_1~0_combout\ & (\mda_vga_video|process_1~1_combout\ & \mda_vga_video|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|process_1~0_combout\,
	datac => \mda_vga_video|process_1~1_combout\,
	datad => \mda_vga_video|Equal0~3_combout\,
	combout => \mda_vga_video|process_1~2_combout\);

-- Location: FF_X21_Y17_N1
\mda_vga_video|vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[0]~16_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(0));

-- Location: LCCOMB_X21_Y17_N2
\mda_vga_video|vcount[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[1]~18_combout\ = (\mda_vga_video|vcount\(1) & (!\mda_vga_video|vcount[0]~17\)) # (!\mda_vga_video|vcount\(1) & ((\mda_vga_video|vcount[0]~17\) # (GND)))
-- \mda_vga_video|vcount[1]~19\ = CARRY((!\mda_vga_video|vcount[0]~17\) # (!\mda_vga_video|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|vcount\(1),
	datad => VCC,
	cin => \mda_vga_video|vcount[0]~17\,
	combout => \mda_vga_video|vcount[1]~18_combout\,
	cout => \mda_vga_video|vcount[1]~19\);

-- Location: FF_X21_Y17_N3
\mda_vga_video|vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[1]~18_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(1));

-- Location: LCCOMB_X21_Y17_N4
\mda_vga_video|vcount[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[2]~20_combout\ = (\mda_vga_video|vcount\(2) & (\mda_vga_video|vcount[1]~19\ $ (GND))) # (!\mda_vga_video|vcount\(2) & (!\mda_vga_video|vcount[1]~19\ & VCC))
-- \mda_vga_video|vcount[2]~21\ = CARRY((\mda_vga_video|vcount\(2) & !\mda_vga_video|vcount[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|vcount\(2),
	datad => VCC,
	cin => \mda_vga_video|vcount[1]~19\,
	combout => \mda_vga_video|vcount[2]~20_combout\,
	cout => \mda_vga_video|vcount[2]~21\);

-- Location: FF_X21_Y17_N5
\mda_vga_video|vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[2]~20_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(2));

-- Location: LCCOMB_X21_Y17_N6
\mda_vga_video|vcount[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[3]~22_combout\ = (\mda_vga_video|vcount\(3) & (!\mda_vga_video|vcount[2]~21\)) # (!\mda_vga_video|vcount\(3) & ((\mda_vga_video|vcount[2]~21\) # (GND)))
-- \mda_vga_video|vcount[3]~23\ = CARRY((!\mda_vga_video|vcount[2]~21\) # (!\mda_vga_video|vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(3),
	datad => VCC,
	cin => \mda_vga_video|vcount[2]~21\,
	combout => \mda_vga_video|vcount[3]~22_combout\,
	cout => \mda_vga_video|vcount[3]~23\);

-- Location: FF_X21_Y17_N7
\mda_vga_video|vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[3]~22_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(3));

-- Location: LCCOMB_X21_Y17_N8
\mda_vga_video|vcount[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[4]~24_combout\ = (\mda_vga_video|vcount\(4) & (\mda_vga_video|vcount[3]~23\ $ (GND))) # (!\mda_vga_video|vcount\(4) & (!\mda_vga_video|vcount[3]~23\ & VCC))
-- \mda_vga_video|vcount[4]~25\ = CARRY((\mda_vga_video|vcount\(4) & !\mda_vga_video|vcount[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|vcount\(4),
	datad => VCC,
	cin => \mda_vga_video|vcount[3]~23\,
	combout => \mda_vga_video|vcount[4]~24_combout\,
	cout => \mda_vga_video|vcount[4]~25\);

-- Location: FF_X21_Y17_N9
\mda_vga_video|vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[4]~24_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(4));

-- Location: LCCOMB_X21_Y17_N10
\mda_vga_video|vcount[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vcount[5]~26_combout\ = (\mda_vga_video|vcount\(5) & (!\mda_vga_video|vcount[4]~25\)) # (!\mda_vga_video|vcount\(5) & ((\mda_vga_video|vcount[4]~25\) # (GND)))
-- \mda_vga_video|vcount[5]~27\ = CARRY((!\mda_vga_video|vcount[4]~25\) # (!\mda_vga_video|vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(5),
	datad => VCC,
	cin => \mda_vga_video|vcount[4]~25\,
	combout => \mda_vga_video|vcount[5]~26_combout\,
	cout => \mda_vga_video|vcount[5]~27\);

-- Location: FF_X21_Y17_N11
\mda_vga_video|vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[5]~26_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(5));

-- Location: FF_X21_Y17_N13
\mda_vga_video|vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vcount[6]~28_combout\,
	sclr => \mda_vga_video|process_1~2_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vcount\(6));

-- Location: LCCOMB_X22_Y17_N16
\mda_vga_video|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan5~0_combout\ = (!\mda_vga_video|vcount\(1) & (!\mda_vga_video|vcount\(2) & !\mda_vga_video|vcount\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(1),
	datac => \mda_vga_video|vcount\(2),
	datad => \mda_vga_video|vcount\(4),
	combout => \mda_vga_video|LessThan5~0_combout\);

-- Location: LCCOMB_X22_Y17_N12
\mda_vga_video|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal4~3_combout\ = (!\mda_vga_video|vcount\(6) & (\mda_vga_video|LessThan5~0_combout\ & (!\mda_vga_video|vcount\(0) & !\mda_vga_video|vcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(6),
	datab => \mda_vga_video|LessThan5~0_combout\,
	datac => \mda_vga_video|vcount\(0),
	datad => \mda_vga_video|vcount\(5),
	combout => \mda_vga_video|Equal4~3_combout\);

-- Location: LCCOMB_X22_Y17_N10
\mda_vga_video|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal4~4_combout\ = (\mda_vga_video|Equal4~3_combout\ & (\mda_vga_video|vcount\(3) & \mda_vga_video|Equal4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Equal4~3_combout\,
	datac => \mda_vga_video|vcount\(3),
	datad => \mda_vga_video|Equal4~2_combout\,
	combout => \mda_vga_video|Equal4~4_combout\);

-- Location: LCCOMB_X22_Y17_N2
\mda_vga_video|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan5~1_combout\ = (((\mda_vga_video|LessThan5~0_combout\ & !\mda_vga_video|vcount\(3))) # (!\mda_vga_video|vcount\(5))) # (!\mda_vga_video|vcount\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(6),
	datab => \mda_vga_video|LessThan5~0_combout\,
	datac => \mda_vga_video|vcount\(3),
	datad => \mda_vga_video|vcount\(5),
	combout => \mda_vga_video|LessThan5~1_combout\);

-- Location: LCCOMB_X22_Y17_N26
\mda_vga_video|LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan5~2_combout\ = (\mda_vga_video|Equal4~1_combout\ & (((!\mda_vga_video|vcount\(7) & \mda_vga_video|LessThan5~1_combout\)) # (!\mda_vga_video|vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(7),
	datab => \mda_vga_video|LessThan5~1_combout\,
	datac => \mda_vga_video|vcount\(8),
	datad => \mda_vga_video|Equal4~1_combout\,
	combout => \mda_vga_video|LessThan5~2_combout\);

-- Location: LCCOMB_X22_Y17_N24
\mda_vga_video|row_number[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[9]~0_combout\ = (\mda_vga_video|LessThan5~2_combout\ & (((!\mda_vga_video|vcount\(3)) # (!\mda_vga_video|Equal4~2_combout\)) # (!\mda_vga_video|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Equal4~3_combout\,
	datab => \mda_vga_video|Equal4~2_combout\,
	datac => \mda_vga_video|vcount\(3),
	datad => \mda_vga_video|LessThan5~2_combout\,
	combout => \mda_vga_video|row_number[9]~0_combout\);

-- Location: LCCOMB_X26_Y17_N20
\mda_genlock|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add10~0_combout\ = \mda_genlock|adj_y\(0) $ (VCC)
-- \mda_genlock|Add10~1\ = CARRY(\mda_genlock|adj_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|adj_y\(0),
	datad => VCC,
	combout => \mda_genlock|Add10~0_combout\,
	cout => \mda_genlock|Add10~1\);

-- Location: LCCOMB_X19_Y2_N12
\mda_genlock|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_4~0_combout\ = \DOWN_BTN~input_o\ $ (\mda_genlock|process_4:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DOWN_BTN~input_o\,
	datad => \mda_genlock|process_4:latch~q\,
	combout => \mda_genlock|process_4~0_combout\);

-- Location: LCCOMB_X18_Y2_N10
\mda_genlock|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~38_combout\ = (\mda_genlock|peak~1_combout\ & !\mda_genlock|process_4:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~1_combout\,
	datac => \mda_genlock|process_4:peak[0]~q\,
	combout => \mda_genlock|Add4~38_combout\);

-- Location: FF_X18_Y2_N11
\mda_genlock|process_4:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~38_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[0]~q\);

-- Location: LCCOMB_X18_Y2_N14
\mda_genlock|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~1\ = CARRY(\mda_genlock|process_4:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[0]~q\,
	datad => VCC,
	cout => \mda_genlock|Add4~1\);

-- Location: LCCOMB_X18_Y2_N16
\mda_genlock|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~2_combout\ = (\mda_genlock|process_4:peak[1]~q\ & (\mda_genlock|Add4~1\ & VCC)) # (!\mda_genlock|process_4:peak[1]~q\ & (!\mda_genlock|Add4~1\))
-- \mda_genlock|Add4~3\ = CARRY((!\mda_genlock|process_4:peak[1]~q\ & !\mda_genlock|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[1]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~1\,
	combout => \mda_genlock|Add4~2_combout\,
	cout => \mda_genlock|Add4~3\);

-- Location: LCCOMB_X18_Y2_N4
\mda_genlock|Add4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~39_combout\ = (\mda_genlock|Add4~2_combout\ & \mda_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add4~2_combout\,
	datac => \mda_genlock|peak~1_combout\,
	combout => \mda_genlock|Add4~39_combout\);

-- Location: FF_X18_Y2_N5
\mda_genlock|process_4:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~39_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[1]~q\);

-- Location: LCCOMB_X18_Y2_N18
\mda_genlock|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~4_combout\ = (\mda_genlock|process_4:peak[2]~q\ & ((GND) # (!\mda_genlock|Add4~3\))) # (!\mda_genlock|process_4:peak[2]~q\ & (\mda_genlock|Add4~3\ $ (GND)))
-- \mda_genlock|Add4~5\ = CARRY((\mda_genlock|process_4:peak[2]~q\) # (!\mda_genlock|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[2]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~3\,
	combout => \mda_genlock|Add4~4_combout\,
	cout => \mda_genlock|Add4~5\);

-- Location: LCCOMB_X18_Y2_N12
\mda_genlock|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~40_combout\ = (\mda_genlock|peak~1_combout\ & \mda_genlock|Add4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~1_combout\,
	datad => \mda_genlock|Add4~4_combout\,
	combout => \mda_genlock|Add4~40_combout\);

-- Location: FF_X18_Y2_N13
\mda_genlock|process_4:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~40_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[2]~q\);

-- Location: LCCOMB_X18_Y2_N20
\mda_genlock|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~6_combout\ = (\mda_genlock|process_4:peak[3]~q\ & (\mda_genlock|Add4~5\ & VCC)) # (!\mda_genlock|process_4:peak[3]~q\ & (!\mda_genlock|Add4~5\))
-- \mda_genlock|Add4~7\ = CARRY((!\mda_genlock|process_4:peak[3]~q\ & !\mda_genlock|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[3]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~5\,
	combout => \mda_genlock|Add4~6_combout\,
	cout => \mda_genlock|Add4~7\);

-- Location: LCCOMB_X18_Y2_N2
\mda_genlock|Add4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~41_combout\ = (\mda_genlock|Add4~6_combout\ & \mda_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add4~6_combout\,
	datac => \mda_genlock|peak~1_combout\,
	combout => \mda_genlock|Add4~41_combout\);

-- Location: FF_X18_Y2_N3
\mda_genlock|process_4:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~41_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[3]~q\);

-- Location: LCCOMB_X18_Y2_N22
\mda_genlock|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~8_combout\ = (\mda_genlock|process_4:peak[4]~q\ & ((GND) # (!\mda_genlock|Add4~7\))) # (!\mda_genlock|process_4:peak[4]~q\ & (\mda_genlock|Add4~7\ $ (GND)))
-- \mda_genlock|Add4~9\ = CARRY((\mda_genlock|process_4:peak[4]~q\) # (!\mda_genlock|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[4]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~7\,
	combout => \mda_genlock|Add4~8_combout\,
	cout => \mda_genlock|Add4~9\);

-- Location: LCCOMB_X19_Y2_N18
\mda_genlock|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~42_combout\ = (\mda_genlock|Add4~8_combout\ & \mda_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add4~8_combout\,
	datac => \mda_genlock|peak~1_combout\,
	combout => \mda_genlock|Add4~42_combout\);

-- Location: FF_X19_Y2_N19
\mda_genlock|process_4:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~42_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[4]~q\);

-- Location: LCCOMB_X18_Y2_N24
\mda_genlock|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~10_combout\ = (\mda_genlock|process_4:peak[5]~q\ & (\mda_genlock|Add4~9\ & VCC)) # (!\mda_genlock|process_4:peak[5]~q\ & (!\mda_genlock|Add4~9\))
-- \mda_genlock|Add4~11\ = CARRY((!\mda_genlock|process_4:peak[5]~q\ & !\mda_genlock|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[5]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~9\,
	combout => \mda_genlock|Add4~10_combout\,
	cout => \mda_genlock|Add4~11\);

-- Location: LCCOMB_X19_Y2_N6
\mda_genlock|Add4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~43_combout\ = (\mda_genlock|Add4~10_combout\ & \mda_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add4~10_combout\,
	datac => \mda_genlock|peak~1_combout\,
	combout => \mda_genlock|Add4~43_combout\);

-- Location: FF_X19_Y2_N7
\mda_genlock|process_4:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~43_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[5]~q\);

-- Location: LCCOMB_X18_Y2_N26
\mda_genlock|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~12_combout\ = (\mda_genlock|process_4:peak[6]~q\ & ((GND) # (!\mda_genlock|Add4~11\))) # (!\mda_genlock|process_4:peak[6]~q\ & (\mda_genlock|Add4~11\ $ (GND)))
-- \mda_genlock|Add4~13\ = CARRY((\mda_genlock|process_4:peak[6]~q\) # (!\mda_genlock|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[6]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~11\,
	combout => \mda_genlock|Add4~12_combout\,
	cout => \mda_genlock|Add4~13\);

-- Location: LCCOMB_X19_Y2_N22
\mda_genlock|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~44_combout\ = (\mda_genlock|peak~1_combout\ & \mda_genlock|Add4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~1_combout\,
	datac => \mda_genlock|Add4~12_combout\,
	combout => \mda_genlock|Add4~44_combout\);

-- Location: FF_X19_Y2_N23
\mda_genlock|process_4:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~44_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[6]~q\);

-- Location: LCCOMB_X18_Y2_N28
\mda_genlock|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~14_combout\ = (\mda_genlock|process_4:peak[7]~q\ & (\mda_genlock|Add4~13\ & VCC)) # (!\mda_genlock|process_4:peak[7]~q\ & (!\mda_genlock|Add4~13\))
-- \mda_genlock|Add4~15\ = CARRY((!\mda_genlock|process_4:peak[7]~q\ & !\mda_genlock|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[7]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~13\,
	combout => \mda_genlock|Add4~14_combout\,
	cout => \mda_genlock|Add4~15\);

-- Location: LCCOMB_X18_Y2_N0
\mda_genlock|Add4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~45_combout\ = (\mda_genlock|Add4~14_combout\ & \mda_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add4~14_combout\,
	datac => \mda_genlock|peak~1_combout\,
	combout => \mda_genlock|Add4~45_combout\);

-- Location: FF_X18_Y2_N1
\mda_genlock|process_4:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~45_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[7]~q\);

-- Location: LCCOMB_X19_Y2_N10
\mda_genlock|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan4~1_combout\ = (\mda_genlock|process_4:peak[6]~q\) # ((\mda_genlock|process_4:peak[4]~q\) # ((\mda_genlock|process_4:peak[7]~q\) # (\mda_genlock|process_4:peak[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[6]~q\,
	datab => \mda_genlock|process_4:peak[4]~q\,
	datac => \mda_genlock|process_4:peak[7]~q\,
	datad => \mda_genlock|process_4:peak[5]~q\,
	combout => \mda_genlock|LessThan4~1_combout\);

-- Location: LCCOMB_X18_Y2_N6
\mda_genlock|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan4~0_combout\ = (\mda_genlock|process_4:peak[2]~q\) # ((\mda_genlock|process_4:peak[3]~q\) # ((\mda_genlock|process_4:peak[1]~q\) # (\mda_genlock|process_4:peak[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[2]~q\,
	datab => \mda_genlock|process_4:peak[3]~q\,
	datac => \mda_genlock|process_4:peak[1]~q\,
	datad => \mda_genlock|process_4:peak[0]~q\,
	combout => \mda_genlock|LessThan4~0_combout\);

-- Location: LCCOMB_X18_Y2_N30
\mda_genlock|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~16_combout\ = (\mda_genlock|process_4:peak[8]~q\ & ((GND) # (!\mda_genlock|Add4~15\))) # (!\mda_genlock|process_4:peak[8]~q\ & (\mda_genlock|Add4~15\ $ (GND)))
-- \mda_genlock|Add4~17\ = CARRY((\mda_genlock|process_4:peak[8]~q\) # (!\mda_genlock|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[8]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~15\,
	combout => \mda_genlock|Add4~16_combout\,
	cout => \mda_genlock|Add4~17\);

-- Location: LCCOMB_X18_Y2_N8
\mda_genlock|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~46_combout\ = (\mda_genlock|Add4~16_combout\ & \mda_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Add4~16_combout\,
	datac => \mda_genlock|peak~1_combout\,
	combout => \mda_genlock|Add4~46_combout\);

-- Location: FF_X18_Y2_N9
\mda_genlock|process_4:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~46_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[8]~q\);

-- Location: LCCOMB_X18_Y1_N0
\mda_genlock|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~18_combout\ = (\mda_genlock|process_4:peak[9]~q\ & (\mda_genlock|Add4~17\ & VCC)) # (!\mda_genlock|process_4:peak[9]~q\ & (!\mda_genlock|Add4~17\))
-- \mda_genlock|Add4~19\ = CARRY((!\mda_genlock|process_4:peak[9]~q\ & !\mda_genlock|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[9]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~17\,
	combout => \mda_genlock|Add4~18_combout\,
	cout => \mda_genlock|Add4~19\);

-- Location: LCCOMB_X18_Y1_N18
\mda_genlock|Add4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~47_combout\ = (\mda_genlock|peak~1_combout\ & \mda_genlock|Add4~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~1_combout\,
	datad => \mda_genlock|Add4~18_combout\,
	combout => \mda_genlock|Add4~47_combout\);

-- Location: FF_X18_Y1_N19
\mda_genlock|process_4:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~47_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[9]~q\);

-- Location: LCCOMB_X18_Y1_N2
\mda_genlock|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~20_combout\ = (\mda_genlock|process_4:peak[10]~q\ & ((GND) # (!\mda_genlock|Add4~19\))) # (!\mda_genlock|process_4:peak[10]~q\ & (\mda_genlock|Add4~19\ $ (GND)))
-- \mda_genlock|Add4~21\ = CARRY((\mda_genlock|process_4:peak[10]~q\) # (!\mda_genlock|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[10]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~19\,
	combout => \mda_genlock|Add4~20_combout\,
	cout => \mda_genlock|Add4~21\);

-- Location: LCCOMB_X18_Y1_N20
\mda_genlock|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~48_combout\ = (\mda_genlock|peak~1_combout\ & \mda_genlock|Add4~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~1_combout\,
	datad => \mda_genlock|Add4~20_combout\,
	combout => \mda_genlock|Add4~48_combout\);

-- Location: FF_X18_Y1_N21
\mda_genlock|process_4:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~48_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[10]~q\);

-- Location: LCCOMB_X18_Y1_N4
\mda_genlock|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~22_combout\ = (\mda_genlock|process_4:peak[11]~q\ & (\mda_genlock|Add4~21\ & VCC)) # (!\mda_genlock|process_4:peak[11]~q\ & (!\mda_genlock|Add4~21\))
-- \mda_genlock|Add4~23\ = CARRY((!\mda_genlock|process_4:peak[11]~q\ & !\mda_genlock|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[11]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~21\,
	combout => \mda_genlock|Add4~22_combout\,
	cout => \mda_genlock|Add4~23\);

-- Location: LCCOMB_X18_Y1_N26
\mda_genlock|Add4~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~49_combout\ = (\mda_genlock|Add4~22_combout\ & \mda_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add4~22_combout\,
	datac => \mda_genlock|peak~1_combout\,
	combout => \mda_genlock|Add4~49_combout\);

-- Location: FF_X18_Y1_N27
\mda_genlock|process_4:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~49_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[11]~q\);

-- Location: LCCOMB_X18_Y1_N6
\mda_genlock|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~24_combout\ = (\mda_genlock|process_4:peak[12]~q\ & ((GND) # (!\mda_genlock|Add4~23\))) # (!\mda_genlock|process_4:peak[12]~q\ & (\mda_genlock|Add4~23\ $ (GND)))
-- \mda_genlock|Add4~25\ = CARRY((\mda_genlock|process_4:peak[12]~q\) # (!\mda_genlock|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[12]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~23\,
	combout => \mda_genlock|Add4~24_combout\,
	cout => \mda_genlock|Add4~25\);

-- Location: LCCOMB_X18_Y1_N30
\mda_genlock|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~50_combout\ = (\mda_genlock|peak~1_combout\ & \mda_genlock|Add4~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~1_combout\,
	datad => \mda_genlock|Add4~24_combout\,
	combout => \mda_genlock|Add4~50_combout\);

-- Location: FF_X18_Y1_N31
\mda_genlock|process_4:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~50_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[12]~q\);

-- Location: LCCOMB_X18_Y1_N8
\mda_genlock|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~26_combout\ = (\mda_genlock|process_4:peak[13]~q\ & (\mda_genlock|Add4~25\ & VCC)) # (!\mda_genlock|process_4:peak[13]~q\ & (!\mda_genlock|Add4~25\))
-- \mda_genlock|Add4~27\ = CARRY((!\mda_genlock|process_4:peak[13]~q\ & !\mda_genlock|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[13]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~25\,
	combout => \mda_genlock|Add4~26_combout\,
	cout => \mda_genlock|Add4~27\);

-- Location: LCCOMB_X17_Y1_N4
\mda_genlock|Add4~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~51_combout\ = (\mda_genlock|Add4~26_combout\ & \mda_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add4~26_combout\,
	datac => \mda_genlock|peak~1_combout\,
	combout => \mda_genlock|Add4~51_combout\);

-- Location: FF_X17_Y1_N5
\mda_genlock|process_4:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~51_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[13]~q\);

-- Location: LCCOMB_X18_Y1_N10
\mda_genlock|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~28_combout\ = (\mda_genlock|process_4:peak[14]~q\ & ((GND) # (!\mda_genlock|Add4~27\))) # (!\mda_genlock|process_4:peak[14]~q\ & (\mda_genlock|Add4~27\ $ (GND)))
-- \mda_genlock|Add4~29\ = CARRY((\mda_genlock|process_4:peak[14]~q\) # (!\mda_genlock|Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[14]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~27\,
	combout => \mda_genlock|Add4~28_combout\,
	cout => \mda_genlock|Add4~29\);

-- Location: LCCOMB_X17_Y1_N12
\mda_genlock|Add4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~52_combout\ = (\mda_genlock|Add4~28_combout\ & \mda_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add4~28_combout\,
	datac => \mda_genlock|peak~1_combout\,
	combout => \mda_genlock|Add4~52_combout\);

-- Location: FF_X17_Y1_N13
\mda_genlock|process_4:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~52_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[14]~q\);

-- Location: LCCOMB_X18_Y1_N12
\mda_genlock|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~30_combout\ = (\mda_genlock|process_4:peak[15]~q\ & (\mda_genlock|Add4~29\ & VCC)) # (!\mda_genlock|process_4:peak[15]~q\ & (!\mda_genlock|Add4~29\))
-- \mda_genlock|Add4~31\ = CARRY((!\mda_genlock|process_4:peak[15]~q\ & !\mda_genlock|Add4~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[15]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~29\,
	combout => \mda_genlock|Add4~30_combout\,
	cout => \mda_genlock|Add4~31\);

-- Location: LCCOMB_X18_Y1_N24
\mda_genlock|Add4~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~53_combout\ = (\mda_genlock|peak~1_combout\ & \mda_genlock|Add4~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~1_combout\,
	datad => \mda_genlock|Add4~30_combout\,
	combout => \mda_genlock|Add4~53_combout\);

-- Location: FF_X18_Y1_N25
\mda_genlock|process_4:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~53_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[15]~q\);

-- Location: LCCOMB_X18_Y1_N28
\mda_genlock|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan4~3_combout\ = (\mda_genlock|process_4:peak[14]~q\) # ((\mda_genlock|process_4:peak[13]~q\) # ((\mda_genlock|process_4:peak[12]~q\) # (\mda_genlock|process_4:peak[15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[14]~q\,
	datab => \mda_genlock|process_4:peak[13]~q\,
	datac => \mda_genlock|process_4:peak[12]~q\,
	datad => \mda_genlock|process_4:peak[15]~q\,
	combout => \mda_genlock|LessThan4~3_combout\);

-- Location: LCCOMB_X18_Y1_N22
\mda_genlock|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan4~2_combout\ = (\mda_genlock|process_4:peak[11]~q\) # ((\mda_genlock|process_4:peak[10]~q\) # ((\mda_genlock|process_4:peak[8]~q\) # (\mda_genlock|process_4:peak[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4:peak[11]~q\,
	datab => \mda_genlock|process_4:peak[10]~q\,
	datac => \mda_genlock|process_4:peak[8]~q\,
	datad => \mda_genlock|process_4:peak[9]~q\,
	combout => \mda_genlock|LessThan4~2_combout\);

-- Location: LCCOMB_X19_Y2_N8
\mda_genlock|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan4~4_combout\ = (\mda_genlock|LessThan4~1_combout\) # ((\mda_genlock|LessThan4~0_combout\) # ((\mda_genlock|LessThan4~3_combout\) # (\mda_genlock|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan4~1_combout\,
	datab => \mda_genlock|LessThan4~0_combout\,
	datac => \mda_genlock|LessThan4~3_combout\,
	datad => \mda_genlock|LessThan4~2_combout\,
	combout => \mda_genlock|LessThan4~4_combout\);

-- Location: LCCOMB_X18_Y1_N14
\mda_genlock|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~32_combout\ = (\mda_genlock|process_4:peak[16]~q\ & ((GND) # (!\mda_genlock|Add4~31\))) # (!\mda_genlock|process_4:peak[16]~q\ & (\mda_genlock|Add4~31\ $ (GND)))
-- \mda_genlock|Add4~33\ = CARRY((\mda_genlock|process_4:peak[16]~q\) # (!\mda_genlock|Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:peak[16]~q\,
	datad => VCC,
	cin => \mda_genlock|Add4~31\,
	combout => \mda_genlock|Add4~32_combout\,
	cout => \mda_genlock|Add4~33\);

-- Location: LCCOMB_X19_Y2_N28
\mda_genlock|Add4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~37_combout\ = (\mda_genlock|peak~1_combout\ & \mda_genlock|Add4~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~1_combout\,
	datad => \mda_genlock|Add4~32_combout\,
	combout => \mda_genlock|Add4~37_combout\);

-- Location: FF_X19_Y2_N29
\mda_genlock|process_4:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~37_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[16]~q\);

-- Location: LCCOMB_X19_Y2_N30
\mda_genlock|peak~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|peak~1_combout\ = (!\mda_genlock|process_4~0_combout\ & (((\mda_genlock|LessThan4~4_combout\) # (\mda_genlock|process_4:peak[16]~q\)) # (!\mda_genlock|process_4:peak[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_4~0_combout\,
	datab => \mda_genlock|process_4:peak[17]~q\,
	datac => \mda_genlock|LessThan4~4_combout\,
	datad => \mda_genlock|process_4:peak[16]~q\,
	combout => \mda_genlock|peak~1_combout\);

-- Location: LCCOMB_X18_Y1_N16
\mda_genlock|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~34_combout\ = \mda_genlock|Add4~33\ $ (\mda_genlock|process_4:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|process_4:peak[17]~q\,
	cin => \mda_genlock|Add4~33\,
	combout => \mda_genlock|Add4~34_combout\);

-- Location: LCCOMB_X19_Y2_N20
\mda_genlock|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add4~36_combout\ = (\mda_genlock|peak~1_combout\ & !\mda_genlock|Add4~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~1_combout\,
	datad => \mda_genlock|Add4~34_combout\,
	combout => \mda_genlock|Add4~36_combout\);

-- Location: FF_X19_Y2_N21
\mda_genlock|process_4:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add4~36_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:peak[17]~q\);

-- Location: LCCOMB_X19_Y2_N24
\mda_genlock|adj_trg_down~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_down~0_combout\ = (\mda_sync_level|video_enable~q\ & (\mda_genlock|process_4:peak[17]~q\ & (!\mda_genlock|LessThan4~4_combout\ & !\mda_genlock|process_4:peak[16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|video_enable~q\,
	datab => \mda_genlock|process_4:peak[17]~q\,
	datac => \mda_genlock|LessThan4~4_combout\,
	datad => \mda_genlock|process_4:peak[16]~q\,
	combout => \mda_genlock|adj_trg_down~0_combout\);

-- Location: LCCOMB_X19_Y2_N16
\mda_genlock|process_4:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_4:latch~0_combout\ = (\mda_genlock|adj_trg_down~0_combout\ & (!\DOWN_BTN~input_o\)) # (!\mda_genlock|adj_trg_down~0_combout\ & ((\mda_genlock|process_4:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOWN_BTN~input_o\,
	datac => \mda_genlock|process_4:latch~q\,
	datad => \mda_genlock|adj_trg_down~0_combout\,
	combout => \mda_genlock|process_4:latch~0_combout\);

-- Location: FF_X19_Y2_N17
\mda_genlock|process_4:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|process_4:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_4:latch~q\);

-- Location: LCCOMB_X19_Y2_N26
\mda_genlock|adj_trg_down~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_down~1_combout\ = (\mda_genlock|process_4:latch~q\ & (\DOWN_BTN~input_o\ & \mda_genlock|adj_trg_down~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_4:latch~q\,
	datac => \DOWN_BTN~input_o\,
	datad => \mda_genlock|adj_trg_down~0_combout\,
	combout => \mda_genlock|adj_trg_down~1_combout\);

-- Location: FF_X19_Y2_N27
\mda_genlock|adj_trg_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adj_trg_down~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_trg_down~q\);

-- Location: LCCOMB_X32_Y4_N4
\mda_genlock|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~38_combout\ = (\mda_genlock|peak~2_combout\ & !\mda_genlock|process_3:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~2_combout\,
	datac => \mda_genlock|process_3:peak[0]~q\,
	combout => \mda_genlock|Add3~38_combout\);

-- Location: FF_X32_Y4_N5
\mda_genlock|process_3:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~38_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[0]~q\);

-- Location: LCCOMB_X33_Y5_N14
\mda_genlock|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~1\ = CARRY(\mda_genlock|process_3:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[0]~q\,
	datad => VCC,
	cout => \mda_genlock|Add3~1\);

-- Location: LCCOMB_X33_Y5_N16
\mda_genlock|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~2_combout\ = (\mda_genlock|process_3:peak[1]~q\ & (\mda_genlock|Add3~1\ & VCC)) # (!\mda_genlock|process_3:peak[1]~q\ & (!\mda_genlock|Add3~1\))
-- \mda_genlock|Add3~3\ = CARRY((!\mda_genlock|process_3:peak[1]~q\ & !\mda_genlock|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[1]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~1\,
	combout => \mda_genlock|Add3~2_combout\,
	cout => \mda_genlock|Add3~3\);

-- Location: LCCOMB_X32_Y4_N0
\mda_genlock|Add3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~39_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~2_combout\,
	combout => \mda_genlock|Add3~39_combout\);

-- Location: FF_X32_Y4_N1
\mda_genlock|process_3:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~39_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[1]~q\);

-- Location: LCCOMB_X33_Y5_N18
\mda_genlock|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~4_combout\ = (\mda_genlock|process_3:peak[2]~q\ & ((GND) # (!\mda_genlock|Add3~3\))) # (!\mda_genlock|process_3:peak[2]~q\ & (\mda_genlock|Add3~3\ $ (GND)))
-- \mda_genlock|Add3~5\ = CARRY((\mda_genlock|process_3:peak[2]~q\) # (!\mda_genlock|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[2]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~3\,
	combout => \mda_genlock|Add3~4_combout\,
	cout => \mda_genlock|Add3~5\);

-- Location: LCCOMB_X33_Y5_N8
\mda_genlock|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~40_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~4_combout\,
	combout => \mda_genlock|Add3~40_combout\);

-- Location: FF_X33_Y5_N9
\mda_genlock|process_3:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~40_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[2]~q\);

-- Location: LCCOMB_X33_Y5_N20
\mda_genlock|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~6_combout\ = (\mda_genlock|process_3:peak[3]~q\ & (\mda_genlock|Add3~5\ & VCC)) # (!\mda_genlock|process_3:peak[3]~q\ & (!\mda_genlock|Add3~5\))
-- \mda_genlock|Add3~7\ = CARRY((!\mda_genlock|process_3:peak[3]~q\ & !\mda_genlock|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[3]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~5\,
	combout => \mda_genlock|Add3~6_combout\,
	cout => \mda_genlock|Add3~7\);

-- Location: LCCOMB_X32_Y4_N22
\mda_genlock|Add3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~41_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~6_combout\,
	combout => \mda_genlock|Add3~41_combout\);

-- Location: FF_X32_Y4_N23
\mda_genlock|process_3:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~41_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[3]~q\);

-- Location: LCCOMB_X33_Y5_N22
\mda_genlock|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~8_combout\ = (\mda_genlock|process_3:peak[4]~q\ & ((GND) # (!\mda_genlock|Add3~7\))) # (!\mda_genlock|process_3:peak[4]~q\ & (\mda_genlock|Add3~7\ $ (GND)))
-- \mda_genlock|Add3~9\ = CARRY((\mda_genlock|process_3:peak[4]~q\) # (!\mda_genlock|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[4]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~7\,
	combout => \mda_genlock|Add3~8_combout\,
	cout => \mda_genlock|Add3~9\);

-- Location: LCCOMB_X33_Y5_N2
\mda_genlock|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~42_combout\ = (\mda_genlock|Add3~8_combout\ & \mda_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add3~8_combout\,
	datad => \mda_genlock|peak~2_combout\,
	combout => \mda_genlock|Add3~42_combout\);

-- Location: FF_X33_Y5_N3
\mda_genlock|process_3:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~42_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[4]~q\);

-- Location: LCCOMB_X33_Y5_N24
\mda_genlock|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~10_combout\ = (\mda_genlock|process_3:peak[5]~q\ & (\mda_genlock|Add3~9\ & VCC)) # (!\mda_genlock|process_3:peak[5]~q\ & (!\mda_genlock|Add3~9\))
-- \mda_genlock|Add3~11\ = CARRY((!\mda_genlock|process_3:peak[5]~q\ & !\mda_genlock|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[5]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~9\,
	combout => \mda_genlock|Add3~10_combout\,
	cout => \mda_genlock|Add3~11\);

-- Location: LCCOMB_X33_Y5_N12
\mda_genlock|Add3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~43_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~10_combout\,
	combout => \mda_genlock|Add3~43_combout\);

-- Location: FF_X33_Y5_N13
\mda_genlock|process_3:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~43_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[5]~q\);

-- Location: LCCOMB_X33_Y5_N26
\mda_genlock|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~12_combout\ = (\mda_genlock|process_3:peak[6]~q\ & ((GND) # (!\mda_genlock|Add3~11\))) # (!\mda_genlock|process_3:peak[6]~q\ & (\mda_genlock|Add3~11\ $ (GND)))
-- \mda_genlock|Add3~13\ = CARRY((\mda_genlock|process_3:peak[6]~q\) # (!\mda_genlock|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[6]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~11\,
	combout => \mda_genlock|Add3~12_combout\,
	cout => \mda_genlock|Add3~13\);

-- Location: LCCOMB_X33_Y5_N10
\mda_genlock|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~44_combout\ = (\mda_genlock|Add3~12_combout\ & \mda_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add3~12_combout\,
	datad => \mda_genlock|peak~2_combout\,
	combout => \mda_genlock|Add3~44_combout\);

-- Location: FF_X33_Y5_N11
\mda_genlock|process_3:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~44_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[6]~q\);

-- Location: LCCOMB_X33_Y5_N28
\mda_genlock|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~14_combout\ = (\mda_genlock|process_3:peak[7]~q\ & (\mda_genlock|Add3~13\ & VCC)) # (!\mda_genlock|process_3:peak[7]~q\ & (!\mda_genlock|Add3~13\))
-- \mda_genlock|Add3~15\ = CARRY((!\mda_genlock|process_3:peak[7]~q\ & !\mda_genlock|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[7]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~13\,
	combout => \mda_genlock|Add3~14_combout\,
	cout => \mda_genlock|Add3~15\);

-- Location: LCCOMB_X33_Y5_N4
\mda_genlock|Add3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~45_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~14_combout\,
	combout => \mda_genlock|Add3~45_combout\);

-- Location: FF_X33_Y5_N5
\mda_genlock|process_3:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~45_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[7]~q\);

-- Location: LCCOMB_X33_Y5_N30
\mda_genlock|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~16_combout\ = (\mda_genlock|process_3:peak[8]~q\ & ((GND) # (!\mda_genlock|Add3~15\))) # (!\mda_genlock|process_3:peak[8]~q\ & (\mda_genlock|Add3~15\ $ (GND)))
-- \mda_genlock|Add3~17\ = CARRY((\mda_genlock|process_3:peak[8]~q\) # (!\mda_genlock|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[8]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~15\,
	combout => \mda_genlock|Add3~16_combout\,
	cout => \mda_genlock|Add3~17\);

-- Location: LCCOMB_X33_Y5_N6
\mda_genlock|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~46_combout\ = (\mda_genlock|Add3~16_combout\ & \mda_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add3~16_combout\,
	datad => \mda_genlock|peak~2_combout\,
	combout => \mda_genlock|Add3~46_combout\);

-- Location: FF_X33_Y5_N7
\mda_genlock|process_3:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~46_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[8]~q\);

-- Location: LCCOMB_X33_Y4_N0
\mda_genlock|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~18_combout\ = (\mda_genlock|process_3:peak[9]~q\ & (\mda_genlock|Add3~17\ & VCC)) # (!\mda_genlock|process_3:peak[9]~q\ & (!\mda_genlock|Add3~17\))
-- \mda_genlock|Add3~19\ = CARRY((!\mda_genlock|process_3:peak[9]~q\ & !\mda_genlock|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[9]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~17\,
	combout => \mda_genlock|Add3~18_combout\,
	cout => \mda_genlock|Add3~19\);

-- Location: LCCOMB_X32_Y4_N6
\mda_genlock|Add3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~47_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~2_combout\,
	datac => \mda_genlock|Add3~18_combout\,
	combout => \mda_genlock|Add3~47_combout\);

-- Location: FF_X32_Y4_N7
\mda_genlock|process_3:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~47_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[9]~q\);

-- Location: LCCOMB_X33_Y4_N2
\mda_genlock|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~20_combout\ = (\mda_genlock|process_3:peak[10]~q\ & ((GND) # (!\mda_genlock|Add3~19\))) # (!\mda_genlock|process_3:peak[10]~q\ & (\mda_genlock|Add3~19\ $ (GND)))
-- \mda_genlock|Add3~21\ = CARRY((\mda_genlock|process_3:peak[10]~q\) # (!\mda_genlock|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[10]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~19\,
	combout => \mda_genlock|Add3~20_combout\,
	cout => \mda_genlock|Add3~21\);

-- Location: LCCOMB_X32_Y4_N28
\mda_genlock|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~48_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~20_combout\,
	combout => \mda_genlock|Add3~48_combout\);

-- Location: FF_X32_Y4_N29
\mda_genlock|process_3:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~48_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[10]~q\);

-- Location: LCCOMB_X33_Y4_N4
\mda_genlock|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~22_combout\ = (\mda_genlock|process_3:peak[11]~q\ & (\mda_genlock|Add3~21\ & VCC)) # (!\mda_genlock|process_3:peak[11]~q\ & (!\mda_genlock|Add3~21\))
-- \mda_genlock|Add3~23\ = CARRY((!\mda_genlock|process_3:peak[11]~q\ & !\mda_genlock|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[11]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~21\,
	combout => \mda_genlock|Add3~22_combout\,
	cout => \mda_genlock|Add3~23\);

-- Location: LCCOMB_X32_Y4_N24
\mda_genlock|Add3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~49_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~22_combout\,
	combout => \mda_genlock|Add3~49_combout\);

-- Location: FF_X32_Y4_N25
\mda_genlock|process_3:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~49_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[11]~q\);

-- Location: LCCOMB_X33_Y4_N6
\mda_genlock|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~24_combout\ = (\mda_genlock|process_3:peak[12]~q\ & ((GND) # (!\mda_genlock|Add3~23\))) # (!\mda_genlock|process_3:peak[12]~q\ & (\mda_genlock|Add3~23\ $ (GND)))
-- \mda_genlock|Add3~25\ = CARRY((\mda_genlock|process_3:peak[12]~q\) # (!\mda_genlock|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[12]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~23\,
	combout => \mda_genlock|Add3~24_combout\,
	cout => \mda_genlock|Add3~25\);

-- Location: LCCOMB_X33_Y4_N30
\mda_genlock|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~50_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~24_combout\,
	combout => \mda_genlock|Add3~50_combout\);

-- Location: FF_X33_Y4_N31
\mda_genlock|process_3:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~50_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[12]~q\);

-- Location: LCCOMB_X33_Y4_N8
\mda_genlock|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~26_combout\ = (\mda_genlock|process_3:peak[13]~q\ & (\mda_genlock|Add3~25\ & VCC)) # (!\mda_genlock|process_3:peak[13]~q\ & (!\mda_genlock|Add3~25\))
-- \mda_genlock|Add3~27\ = CARRY((!\mda_genlock|process_3:peak[13]~q\ & !\mda_genlock|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[13]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~25\,
	combout => \mda_genlock|Add3~26_combout\,
	cout => \mda_genlock|Add3~27\);

-- Location: LCCOMB_X33_Y4_N18
\mda_genlock|Add3~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~51_combout\ = (\mda_genlock|Add3~26_combout\ & \mda_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add3~26_combout\,
	datad => \mda_genlock|peak~2_combout\,
	combout => \mda_genlock|Add3~51_combout\);

-- Location: FF_X33_Y4_N19
\mda_genlock|process_3:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~51_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[13]~q\);

-- Location: LCCOMB_X33_Y4_N10
\mda_genlock|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~28_combout\ = (\mda_genlock|process_3:peak[14]~q\ & ((GND) # (!\mda_genlock|Add3~27\))) # (!\mda_genlock|process_3:peak[14]~q\ & (\mda_genlock|Add3~27\ $ (GND)))
-- \mda_genlock|Add3~29\ = CARRY((\mda_genlock|process_3:peak[14]~q\) # (!\mda_genlock|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[14]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~27\,
	combout => \mda_genlock|Add3~28_combout\,
	cout => \mda_genlock|Add3~29\);

-- Location: LCCOMB_X33_Y4_N20
\mda_genlock|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~52_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~28_combout\,
	combout => \mda_genlock|Add3~52_combout\);

-- Location: FF_X33_Y4_N21
\mda_genlock|process_3:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~52_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[14]~q\);

-- Location: LCCOMB_X33_Y4_N12
\mda_genlock|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~30_combout\ = (\mda_genlock|process_3:peak[15]~q\ & (\mda_genlock|Add3~29\ & VCC)) # (!\mda_genlock|process_3:peak[15]~q\ & (!\mda_genlock|Add3~29\))
-- \mda_genlock|Add3~31\ = CARRY((!\mda_genlock|process_3:peak[15]~q\ & !\mda_genlock|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[15]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~29\,
	combout => \mda_genlock|Add3~30_combout\,
	cout => \mda_genlock|Add3~31\);

-- Location: LCCOMB_X33_Y4_N26
\mda_genlock|Add3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~53_combout\ = (\mda_genlock|peak~2_combout\ & \mda_genlock|Add3~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~30_combout\,
	combout => \mda_genlock|Add3~53_combout\);

-- Location: FF_X33_Y4_N27
\mda_genlock|process_3:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~53_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[15]~q\);

-- Location: LCCOMB_X33_Y4_N14
\mda_genlock|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~32_combout\ = (\mda_genlock|process_3:peak[16]~q\ & ((GND) # (!\mda_genlock|Add3~31\))) # (!\mda_genlock|process_3:peak[16]~q\ & (\mda_genlock|Add3~31\ $ (GND)))
-- \mda_genlock|Add3~33\ = CARRY((\mda_genlock|process_3:peak[16]~q\) # (!\mda_genlock|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_3:peak[16]~q\,
	datad => VCC,
	cin => \mda_genlock|Add3~31\,
	combout => \mda_genlock|Add3~32_combout\,
	cout => \mda_genlock|Add3~33\);

-- Location: LCCOMB_X33_Y4_N28
\mda_genlock|Add3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~37_combout\ = (\mda_genlock|Add3~32_combout\ & \mda_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add3~32_combout\,
	datad => \mda_genlock|peak~2_combout\,
	combout => \mda_genlock|Add3~37_combout\);

-- Location: FF_X33_Y4_N29
\mda_genlock|process_3:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~37_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[16]~q\);

-- Location: LCCOMB_X32_Y4_N26
\mda_genlock|process_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_3~0_combout\ = \UP_BTN~input_o\ $ (\mda_genlock|process_3:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UP_BTN~input_o\,
	datad => \mda_genlock|process_3:latch~q\,
	combout => \mda_genlock|process_3~0_combout\);

-- Location: LCCOMB_X32_Y4_N10
\mda_genlock|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan3~2_combout\ = (\mda_genlock|process_3:peak[9]~q\) # ((\mda_genlock|process_3:peak[10]~q\) # ((\mda_genlock|process_3:peak[8]~q\) # (\mda_genlock|process_3:peak[11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[9]~q\,
	datab => \mda_genlock|process_3:peak[10]~q\,
	datac => \mda_genlock|process_3:peak[8]~q\,
	datad => \mda_genlock|process_3:peak[11]~q\,
	combout => \mda_genlock|LessThan3~2_combout\);

-- Location: LCCOMB_X32_Y4_N18
\mda_genlock|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan3~0_combout\ = (\mda_genlock|process_3:peak[3]~q\) # ((\mda_genlock|process_3:peak[0]~q\) # ((\mda_genlock|process_3:peak[1]~q\) # (\mda_genlock|process_3:peak[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[3]~q\,
	datab => \mda_genlock|process_3:peak[0]~q\,
	datac => \mda_genlock|process_3:peak[1]~q\,
	datad => \mda_genlock|process_3:peak[2]~q\,
	combout => \mda_genlock|LessThan3~0_combout\);

-- Location: LCCOMB_X33_Y5_N0
\mda_genlock|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan3~1_combout\ = (\mda_genlock|process_3:peak[5]~q\) # ((\mda_genlock|process_3:peak[4]~q\) # ((\mda_genlock|process_3:peak[7]~q\) # (\mda_genlock|process_3:peak[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[5]~q\,
	datab => \mda_genlock|process_3:peak[4]~q\,
	datac => \mda_genlock|process_3:peak[7]~q\,
	datad => \mda_genlock|process_3:peak[6]~q\,
	combout => \mda_genlock|LessThan3~1_combout\);

-- Location: LCCOMB_X33_Y4_N24
\mda_genlock|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan3~3_combout\ = (\mda_genlock|process_3:peak[15]~q\) # ((\mda_genlock|process_3:peak[14]~q\) # ((\mda_genlock|process_3:peak[12]~q\) # (\mda_genlock|process_3:peak[13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[15]~q\,
	datab => \mda_genlock|process_3:peak[14]~q\,
	datac => \mda_genlock|process_3:peak[12]~q\,
	datad => \mda_genlock|process_3:peak[13]~q\,
	combout => \mda_genlock|LessThan3~3_combout\);

-- Location: LCCOMB_X32_Y4_N20
\mda_genlock|LessThan3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan3~4_combout\ = (\mda_genlock|LessThan3~2_combout\) # ((\mda_genlock|LessThan3~0_combout\) # ((\mda_genlock|LessThan3~1_combout\) # (\mda_genlock|LessThan3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan3~2_combout\,
	datab => \mda_genlock|LessThan3~0_combout\,
	datac => \mda_genlock|LessThan3~1_combout\,
	datad => \mda_genlock|LessThan3~3_combout\,
	combout => \mda_genlock|LessThan3~4_combout\);

-- Location: LCCOMB_X32_Y4_N14
\mda_genlock|peak~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|peak~2_combout\ = (!\mda_genlock|process_3~0_combout\ & (((\mda_genlock|process_3:peak[16]~q\) # (\mda_genlock|LessThan3~4_combout\)) # (!\mda_genlock|process_3:peak[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[17]~q\,
	datab => \mda_genlock|process_3:peak[16]~q\,
	datac => \mda_genlock|process_3~0_combout\,
	datad => \mda_genlock|LessThan3~4_combout\,
	combout => \mda_genlock|peak~2_combout\);

-- Location: LCCOMB_X33_Y4_N16
\mda_genlock|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~34_combout\ = \mda_genlock|Add3~33\ $ (\mda_genlock|process_3:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|process_3:peak[17]~q\,
	cin => \mda_genlock|Add3~33\,
	combout => \mda_genlock|Add3~34_combout\);

-- Location: LCCOMB_X33_Y4_N22
\mda_genlock|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add3~36_combout\ = (\mda_genlock|peak~2_combout\ & !\mda_genlock|Add3~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~2_combout\,
	datad => \mda_genlock|Add3~34_combout\,
	combout => \mda_genlock|Add3~36_combout\);

-- Location: FF_X33_Y4_N23
\mda_genlock|process_3:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add3~36_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:peak[17]~q\);

-- Location: LCCOMB_X32_Y4_N16
\mda_genlock|adj_trg_up~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_up~0_combout\ = (\mda_genlock|process_3:peak[17]~q\ & (!\mda_genlock|LessThan3~4_combout\ & (!\mda_genlock|process_3:peak[16]~q\ & \mda_sync_level|video_enable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:peak[17]~q\,
	datab => \mda_genlock|LessThan3~4_combout\,
	datac => \mda_genlock|process_3:peak[16]~q\,
	datad => \mda_sync_level|video_enable~q\,
	combout => \mda_genlock|adj_trg_up~0_combout\);

-- Location: LCCOMB_X32_Y4_N12
\mda_genlock|process_3:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_3:latch~0_combout\ = (\mda_genlock|adj_trg_up~0_combout\ & (!\UP_BTN~input_o\)) # (!\mda_genlock|adj_trg_up~0_combout\ & ((\mda_genlock|process_3:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UP_BTN~input_o\,
	datac => \mda_genlock|process_3:latch~q\,
	datad => \mda_genlock|adj_trg_up~0_combout\,
	combout => \mda_genlock|process_3:latch~0_combout\);

-- Location: FF_X32_Y4_N13
\mda_genlock|process_3:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|process_3:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_3:latch~q\);

-- Location: LCCOMB_X32_Y4_N30
\mda_genlock|adj_trg_up~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_up~1_combout\ = (\mda_genlock|process_3:latch~q\ & (\UP_BTN~input_o\ & \mda_genlock|adj_trg_up~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_3:latch~q\,
	datac => \UP_BTN~input_o\,
	datad => \mda_genlock|adj_trg_up~0_combout\,
	combout => \mda_genlock|adj_trg_up~1_combout\);

-- Location: FF_X32_Y4_N31
\mda_genlock|adj_trg_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adj_trg_up~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_trg_up~q\);

-- Location: LCCOMB_X26_Y17_N22
\mda_genlock|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add10~2_combout\ = (\mda_genlock|adj_y\(1) & ((\mda_genlock|adj_trg_up~q\ & (!\mda_genlock|Add10~1\)) # (!\mda_genlock|adj_trg_up~q\ & (\mda_genlock|Add10~1\ & VCC)))) # (!\mda_genlock|adj_y\(1) & ((\mda_genlock|adj_trg_up~q\ & 
-- ((\mda_genlock|Add10~1\) # (GND))) # (!\mda_genlock|adj_trg_up~q\ & (!\mda_genlock|Add10~1\))))
-- \mda_genlock|Add10~3\ = CARRY((\mda_genlock|adj_y\(1) & (\mda_genlock|adj_trg_up~q\ & !\mda_genlock|Add10~1\)) # (!\mda_genlock|adj_y\(1) & ((\mda_genlock|adj_trg_up~q\) # (!\mda_genlock|Add10~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_y\(1),
	datab => \mda_genlock|adj_trg_up~q\,
	datad => VCC,
	cin => \mda_genlock|Add10~1\,
	combout => \mda_genlock|Add10~2_combout\,
	cout => \mda_genlock|Add10~3\);

-- Location: FF_X26_Y17_N23
\mda_genlock|adj_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add10~2_combout\,
	ena => \mda_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_y\(1));

-- Location: LCCOMB_X26_Y17_N24
\mda_genlock|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add10~4_combout\ = ((\mda_genlock|adj_y\(2) $ (\mda_genlock|adj_trg_up~q\ $ (\mda_genlock|Add10~3\)))) # (GND)
-- \mda_genlock|Add10~5\ = CARRY((\mda_genlock|adj_y\(2) & ((!\mda_genlock|Add10~3\) # (!\mda_genlock|adj_trg_up~q\))) # (!\mda_genlock|adj_y\(2) & (!\mda_genlock|adj_trg_up~q\ & !\mda_genlock|Add10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_y\(2),
	datab => \mda_genlock|adj_trg_up~q\,
	datad => VCC,
	cin => \mda_genlock|Add10~3\,
	combout => \mda_genlock|Add10~4_combout\,
	cout => \mda_genlock|Add10~5\);

-- Location: FF_X26_Y17_N25
\mda_genlock|adj_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add10~4_combout\,
	ena => \mda_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_y\(2));

-- Location: LCCOMB_X26_Y17_N26
\mda_genlock|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add10~6_combout\ = (\mda_genlock|adj_y\(3) & ((\mda_genlock|adj_trg_up~q\ & (!\mda_genlock|Add10~5\)) # (!\mda_genlock|adj_trg_up~q\ & (\mda_genlock|Add10~5\ & VCC)))) # (!\mda_genlock|adj_y\(3) & ((\mda_genlock|adj_trg_up~q\ & 
-- ((\mda_genlock|Add10~5\) # (GND))) # (!\mda_genlock|adj_trg_up~q\ & (!\mda_genlock|Add10~5\))))
-- \mda_genlock|Add10~7\ = CARRY((\mda_genlock|adj_y\(3) & (\mda_genlock|adj_trg_up~q\ & !\mda_genlock|Add10~5\)) # (!\mda_genlock|adj_y\(3) & ((\mda_genlock|adj_trg_up~q\) # (!\mda_genlock|Add10~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_y\(3),
	datab => \mda_genlock|adj_trg_up~q\,
	datad => VCC,
	cin => \mda_genlock|Add10~5\,
	combout => \mda_genlock|Add10~6_combout\,
	cout => \mda_genlock|Add10~7\);

-- Location: FF_X26_Y17_N27
\mda_genlock|adj_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add10~6_combout\,
	ena => \mda_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_y\(3));

-- Location: LCCOMB_X26_Y17_N28
\mda_genlock|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add10~8_combout\ = \mda_genlock|adj_trg_up~q\ $ (\mda_genlock|Add10~7\ $ (!\mda_genlock|adj_y\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|adj_trg_up~q\,
	datad => \mda_genlock|adj_y\(4),
	cin => \mda_genlock|Add10~7\,
	combout => \mda_genlock|Add10~8_combout\);

-- Location: LCCOMB_X26_Y17_N8
\mda_genlock|adj_y[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_y[4]~3_combout\ = !\mda_genlock|Add10~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|Add10~8_combout\,
	combout => \mda_genlock|adj_y[4]~3_combout\);

-- Location: FF_X26_Y17_N9
\mda_genlock|adj_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adj_y[4]~3_combout\,
	ena => \mda_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_y\(4));

-- Location: LCCOMB_X26_Y17_N14
\mda_genlock|adj_y~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_y~1_combout\ = (\mda_genlock|adj_y\(4) & (!\mda_genlock|adj_y\(0) & (!\mda_genlock|adj_trg_up~q\ & !\mda_genlock|adj_y\(2)))) # (!\mda_genlock|adj_y\(4) & (\mda_genlock|adj_y\(0) & (\mda_genlock|adj_trg_up~q\ & \mda_genlock|adj_y\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_y\(4),
	datab => \mda_genlock|adj_y\(0),
	datac => \mda_genlock|adj_trg_up~q\,
	datad => \mda_genlock|adj_y\(2),
	combout => \mda_genlock|adj_y~1_combout\);

-- Location: LCCOMB_X26_Y17_N10
\mda_genlock|adj_y~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_y~0_combout\ = (\mda_genlock|adj_y\(1) & ((\mda_genlock|adj_y\(3)) # (!\mda_genlock|adj_trg_up~q\))) # (!\mda_genlock|adj_y\(1) & (!\mda_genlock|adj_trg_up~q\ & \mda_genlock|adj_y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_y\(1),
	datab => \mda_genlock|adj_trg_up~q\,
	datac => \mda_genlock|adj_y\(3),
	combout => \mda_genlock|adj_y~0_combout\);

-- Location: LCCOMB_X26_Y17_N4
\mda_genlock|adj_y~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_y~2_combout\ = (\mda_genlock|adj_trg_up~q\ & (((!\mda_genlock|adj_y~0_combout\) # (!\mda_genlock|adj_y~1_combout\)))) # (!\mda_genlock|adj_trg_up~q\ & (\mda_genlock|adj_trg_down~q\ & ((\mda_genlock|adj_y~0_combout\) # 
-- (!\mda_genlock|adj_y~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_trg_down~q\,
	datab => \mda_genlock|adj_trg_up~q\,
	datac => \mda_genlock|adj_y~1_combout\,
	datad => \mda_genlock|adj_y~0_combout\,
	combout => \mda_genlock|adj_y~2_combout\);

-- Location: FF_X26_Y17_N21
\mda_genlock|adj_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add10~0_combout\,
	ena => \mda_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_y\(0));

-- Location: LCCOMB_X26_Y17_N30
\mda_genlock|adjust_y[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adjust_y[0]~feeder_combout\ = \mda_genlock|adj_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adj_y\(0),
	combout => \mda_genlock|adjust_y[0]~feeder_combout\);

-- Location: FF_X26_Y17_N31
\mda_genlock|adjust_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adjust_y[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_y\(0));

-- Location: LCCOMB_X23_Y17_N28
\mda_vga_video|start_row[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|start_row[0]~feeder_combout\ = \mda_genlock|adjust_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adjust_y\(0),
	combout => \mda_vga_video|start_row[0]~feeder_combout\);

-- Location: FF_X23_Y17_N29
\mda_vga_video|start_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|start_row[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_row\(0));

-- Location: LCCOMB_X23_Y17_N26
\mda_vga_video|row_number[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[0]~1_combout\ = (\mda_vga_video|row_number\(0) & (\mda_vga_video|Equal4~4_combout\ & ((\mda_vga_video|start_row\(0))))) # (!\mda_vga_video|row_number\(0) & (((\mda_vga_video|row_number[9]~0_combout\) # 
-- (\mda_vga_video|start_row\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Equal4~4_combout\,
	datab => \mda_vga_video|row_number[9]~0_combout\,
	datac => \mda_vga_video|row_number\(0),
	datad => \mda_vga_video|start_row\(0),
	combout => \mda_vga_video|row_number[0]~1_combout\);

-- Location: LCCOMB_X22_Y15_N2
\mda_vga_video|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal2~0_combout\ = (\mda_vga_video|hcount\(5) & (!\mda_vga_video|hcount\(7) & (\mda_vga_video|hcount\(2) & \mda_vga_video|hcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(5),
	datab => \mda_vga_video|hcount\(7),
	datac => \mda_vga_video|hcount\(2),
	datad => \mda_vga_video|hcount\(8),
	combout => \mda_vga_video|Equal2~0_combout\);

-- Location: LCCOMB_X22_Y15_N16
\mda_vga_video|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal2~1_combout\ = (\mda_vga_video|process_5~0_combout\ & (\mda_vga_video|Equal2~0_combout\ & (\mda_vga_video|hcount\(0) & \mda_vga_video|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|process_5~0_combout\,
	datab => \mda_vga_video|Equal2~0_combout\,
	datac => \mda_vga_video|hcount\(0),
	datad => \mda_vga_video|Equal5~0_combout\,
	combout => \mda_vga_video|Equal2~1_combout\);

-- Location: FF_X22_Y15_N17
\mda_vga_video|hblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Equal2~1_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hblank~q\);

-- Location: LCCOMB_X23_Y17_N24
\mda_vga_video|row_number[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[9]~2_combout\ = (\mda_vga_video|hblank~q\ & ((\mda_vga_video|LessThan5~2_combout\) # (\mda_vga_video|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hblank~q\,
	datac => \mda_vga_video|LessThan5~2_combout\,
	datad => \mda_vga_video|Equal4~4_combout\,
	combout => \mda_vga_video|row_number[9]~2_combout\);

-- Location: FF_X23_Y17_N27
\mda_vga_video|row_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[0]~1_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(0));

-- Location: LCCOMB_X22_Y14_N6
\mda_genlock|row_number~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~0_combout\ = \mda_genlock|row_number\(0) $ (((\mda_sync_level|hblank~q\ & !\mda_genlock|process_12~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hblank~q\,
	datac => \mda_genlock|row_number\(0),
	datad => \mda_genlock|process_12~4_combout\,
	combout => \mda_genlock|row_number~0_combout\);

-- Location: FF_X22_Y14_N7
\mda_genlock|row_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~0_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(0));

-- Location: LCCOMB_X26_Y13_N10
\mda_sram|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector20~0_combout\ = (!\mda_vga_video|rd_req~q\ & ((\mda_genlock|wr_req~q\ & (\mda_genlock|row_number\(0))) # (!\mda_genlock|wr_req~q\ & ((\mda_sram|SramAddress\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|row_number\(0),
	datab => \mda_sram|SramAddress\(9),
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_genlock|wr_req~q\,
	combout => \mda_sram|Selector20~0_combout\);

-- Location: LCCOMB_X26_Y13_N0
\mda_sram|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector20~1_combout\ = (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Selector20~0_combout\) # ((\mda_vga_video|rd_req~q\ & \mda_vga_video|row_number\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|rd_req~q\,
	datab => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \mda_vga_video|row_number\(0),
	datad => \mda_sram|Selector20~0_combout\,
	combout => \mda_sram|Selector20~1_combout\);

-- Location: LCCOMB_X24_Y12_N22
\mda_sram|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|wren~0_combout\ = (\mda_sram|LessThan0~0_combout\ & ((\mda_sram|Equal0~1_combout\ & ((!\mda_sram|Equal0~4_combout\))) # (!\mda_sram|Equal0~1_combout\ & (\mda_sram|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Equal0~1_combout\,
	datab => \mda_sram|LessThan0~0_combout\,
	datac => \mda_sram|LessThan0~1_combout\,
	datad => \mda_sram|Equal0~4_combout\,
	combout => \mda_sram|wren~0_combout\);

-- Location: LCCOMB_X26_Y13_N24
\mda_sram|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector20~2_combout\ = (\mda_sram|SramAddress\(9) & (\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((!\mda_sram|wren~0_combout\) # (!\mda_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(9),
	datab => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \mda_sram|SramRoutineSeq\(0),
	datad => \mda_sram|wren~0_combout\,
	combout => \mda_sram|Selector20~2_combout\);

-- Location: LCCOMB_X26_Y13_N26
\mda_sram|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector20~3_combout\ = (\mda_sram|Selector20~1_combout\) # ((\mda_sram|Selector20~2_combout\) # ((\mda_sram|Add1~18_combout\ & \mda_sram|SramAddress[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Add1~18_combout\,
	datab => \mda_sram|Selector20~1_combout\,
	datac => \mda_sram|SramAddress[0]~12_combout\,
	datad => \mda_sram|Selector20~2_combout\,
	combout => \mda_sram|Selector20~3_combout\);

-- Location: FF_X26_Y13_N31
\mda_sram|SramAddress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[9]~0_combout\,
	asdata => \mda_sram|Selector20~3_combout\,
	sload => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(9));

-- Location: LCCOMB_X25_Y13_N30
\mda_sram|SramAdr[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[9]~10_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~18_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(9),
	datad => \mda_sram|Add1~18_combout\,
	combout => \mda_sram|SramAdr[9]~10_combout\);

-- Location: FF_X25_Y13_N31
\mda_sram|SramAdr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[9]~10_combout\,
	asdata => \mda_sram|SramAddress\(9),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(9));

-- Location: LCCOMB_X24_Y8_N0
\ega_sram|SramAddress~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress~11_combout\ = (!\ega_sram|LessThan1~2_combout\ & (((!\ega_sram|Equal0~1_combout\) # (!\ega_sram|Equal0~4_combout\)) # (!\ega_sram|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~2_combout\,
	datab => \ega_sram|Equal0~4_combout\,
	datac => \ega_sram|Equal0~1_combout\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|SramAddress~11_combout\);

-- Location: LCCOMB_X25_Y5_N0
\ega_sram|SramAddress[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[9]~0_combout\ = (\ega_sram|SramAddress~11_combout\ & (\ega_sram|Add1~18_combout\)) # (!\ega_sram|SramAddress~11_combout\ & ((\ega_sram|SramAddress\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~18_combout\,
	datab => \ega_sram|SramAddress~11_combout\,
	datac => \ega_sram|SramAddress\(9),
	combout => \ega_sram|SramAddress[9]~0_combout\);

-- Location: LCCOMB_X24_Y8_N8
\ega_sram|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|wren~0_combout\ = (!\ega_sram|LessThan0~1_combout\ & (((!\ega_sram|Equal0~1_combout\) # (!\ega_sram|Equal0~4_combout\)) # (!\ega_sram|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~2_combout\,
	datab => \ega_sram|Equal0~4_combout\,
	datac => \ega_sram|Equal0~1_combout\,
	datad => \ega_sram|LessThan0~1_combout\,
	combout => \ega_sram|wren~0_combout\);

-- Location: LCCOMB_X25_Y8_N0
\ega_sram|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector20~2_combout\ = (\ega_sram|SramAddress\(9) & (\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((!\ega_sram|wren~0_combout\) # (!\ega_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(9),
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_sram|SramRoutineSeq\(0),
	datad => \ega_sram|wren~0_combout\,
	combout => \ega_sram|Selector20~2_combout\);

-- Location: LCCOMB_X22_Y7_N0
\ega_vga_video|vcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[0]~16_combout\ = (\ega_vga_video|vcount\(0) & (\ega_vga_video|Equal0~4_combout\ $ (VCC))) # (!\ega_vga_video|vcount\(0) & (\ega_vga_video|Equal0~4_combout\ & VCC))
-- \ega_vga_video|vcount[0]~17\ = CARRY((\ega_vga_video|vcount\(0) & \ega_vga_video|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(0),
	datab => \ega_vga_video|Equal0~4_combout\,
	datad => VCC,
	combout => \ega_vga_video|vcount[0]~16_combout\,
	cout => \ega_vga_video|vcount[0]~17\);

-- Location: LCCOMB_X21_Y7_N6
\ega_vga_video|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_1~0_combout\ = (\ega_vga_video|Equal0~4_combout\ & (\ega_vga_video|vcount\(6) & (\ega_vga_video|Equal4~4_combout\ & !\ega_vga_video|vcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal0~4_combout\,
	datab => \ega_vga_video|vcount\(6),
	datac => \ega_vga_video|Equal4~4_combout\,
	datad => \ega_vga_video|vcount\(2),
	combout => \ega_vga_video|process_1~0_combout\);

-- Location: FF_X22_Y7_N1
\ega_vga_video|vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[0]~16_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(0));

-- Location: LCCOMB_X22_Y7_N2
\ega_vga_video|vcount[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[1]~18_combout\ = (\ega_vga_video|vcount\(1) & (!\ega_vga_video|vcount[0]~17\)) # (!\ega_vga_video|vcount\(1) & ((\ega_vga_video|vcount[0]~17\) # (GND)))
-- \ega_vga_video|vcount[1]~19\ = CARRY((!\ega_vga_video|vcount[0]~17\) # (!\ega_vga_video|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(1),
	datad => VCC,
	cin => \ega_vga_video|vcount[0]~17\,
	combout => \ega_vga_video|vcount[1]~18_combout\,
	cout => \ega_vga_video|vcount[1]~19\);

-- Location: FF_X22_Y7_N3
\ega_vga_video|vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[1]~18_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(1));

-- Location: LCCOMB_X22_Y7_N4
\ega_vga_video|vcount[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[2]~20_combout\ = (\ega_vga_video|vcount\(2) & (\ega_vga_video|vcount[1]~19\ $ (GND))) # (!\ega_vga_video|vcount\(2) & (!\ega_vga_video|vcount[1]~19\ & VCC))
-- \ega_vga_video|vcount[2]~21\ = CARRY((\ega_vga_video|vcount\(2) & !\ega_vga_video|vcount[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(2),
	datad => VCC,
	cin => \ega_vga_video|vcount[1]~19\,
	combout => \ega_vga_video|vcount[2]~20_combout\,
	cout => \ega_vga_video|vcount[2]~21\);

-- Location: FF_X22_Y7_N5
\ega_vga_video|vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[2]~20_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(2));

-- Location: LCCOMB_X22_Y7_N6
\ega_vga_video|vcount[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[3]~22_combout\ = (\ega_vga_video|vcount\(3) & (!\ega_vga_video|vcount[2]~21\)) # (!\ega_vga_video|vcount\(3) & ((\ega_vga_video|vcount[2]~21\) # (GND)))
-- \ega_vga_video|vcount[3]~23\ = CARRY((!\ega_vga_video|vcount[2]~21\) # (!\ega_vga_video|vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(3),
	datad => VCC,
	cin => \ega_vga_video|vcount[2]~21\,
	combout => \ega_vga_video|vcount[3]~22_combout\,
	cout => \ega_vga_video|vcount[3]~23\);

-- Location: FF_X22_Y7_N7
\ega_vga_video|vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[3]~22_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(3));

-- Location: LCCOMB_X22_Y7_N8
\ega_vga_video|vcount[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[4]~24_combout\ = (\ega_vga_video|vcount\(4) & (\ega_vga_video|vcount[3]~23\ $ (GND))) # (!\ega_vga_video|vcount\(4) & (!\ega_vga_video|vcount[3]~23\ & VCC))
-- \ega_vga_video|vcount[4]~25\ = CARRY((\ega_vga_video|vcount\(4) & !\ega_vga_video|vcount[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(4),
	datad => VCC,
	cin => \ega_vga_video|vcount[3]~23\,
	combout => \ega_vga_video|vcount[4]~24_combout\,
	cout => \ega_vga_video|vcount[4]~25\);

-- Location: FF_X22_Y7_N9
\ega_vga_video|vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[4]~24_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(4));

-- Location: LCCOMB_X22_Y7_N10
\ega_vga_video|vcount[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[5]~26_combout\ = (\ega_vga_video|vcount\(5) & (!\ega_vga_video|vcount[4]~25\)) # (!\ega_vga_video|vcount\(5) & ((\ega_vga_video|vcount[4]~25\) # (GND)))
-- \ega_vga_video|vcount[5]~27\ = CARRY((!\ega_vga_video|vcount[4]~25\) # (!\ega_vga_video|vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(5),
	datad => VCC,
	cin => \ega_vga_video|vcount[4]~25\,
	combout => \ega_vga_video|vcount[5]~26_combout\,
	cout => \ega_vga_video|vcount[5]~27\);

-- Location: FF_X22_Y7_N11
\ega_vga_video|vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[5]~26_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(5));

-- Location: LCCOMB_X22_Y7_N12
\ega_vga_video|vcount[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[6]~28_combout\ = (\ega_vga_video|vcount\(6) & (\ega_vga_video|vcount[5]~27\ $ (GND))) # (!\ega_vga_video|vcount\(6) & (!\ega_vga_video|vcount[5]~27\ & VCC))
-- \ega_vga_video|vcount[6]~29\ = CARRY((\ega_vga_video|vcount\(6) & !\ega_vga_video|vcount[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(6),
	datad => VCC,
	cin => \ega_vga_video|vcount[5]~27\,
	combout => \ega_vga_video|vcount[6]~28_combout\,
	cout => \ega_vga_video|vcount[6]~29\);

-- Location: FF_X22_Y7_N13
\ega_vga_video|vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[6]~28_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(6));

-- Location: LCCOMB_X22_Y7_N14
\ega_vga_video|vcount[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[7]~30_combout\ = (\ega_vga_video|vcount\(7) & (!\ega_vga_video|vcount[6]~29\)) # (!\ega_vga_video|vcount\(7) & ((\ega_vga_video|vcount[6]~29\) # (GND)))
-- \ega_vga_video|vcount[7]~31\ = CARRY((!\ega_vga_video|vcount[6]~29\) # (!\ega_vga_video|vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(7),
	datad => VCC,
	cin => \ega_vga_video|vcount[6]~29\,
	combout => \ega_vga_video|vcount[7]~30_combout\,
	cout => \ega_vga_video|vcount[7]~31\);

-- Location: FF_X22_Y7_N15
\ega_vga_video|vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[7]~30_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(7));

-- Location: LCCOMB_X22_Y7_N16
\ega_vga_video|vcount[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[8]~32_combout\ = (\ega_vga_video|vcount\(8) & (\ega_vga_video|vcount[7]~31\ $ (GND))) # (!\ega_vga_video|vcount\(8) & (!\ega_vga_video|vcount[7]~31\ & VCC))
-- \ega_vga_video|vcount[8]~33\ = CARRY((\ega_vga_video|vcount\(8) & !\ega_vga_video|vcount[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(8),
	datad => VCC,
	cin => \ega_vga_video|vcount[7]~31\,
	combout => \ega_vga_video|vcount[8]~32_combout\,
	cout => \ega_vga_video|vcount[8]~33\);

-- Location: FF_X22_Y7_N17
\ega_vga_video|vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[8]~32_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(8));

-- Location: LCCOMB_X22_Y7_N18
\ega_vga_video|vcount[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[9]~34_combout\ = (\ega_vga_video|vcount\(9) & (!\ega_vga_video|vcount[8]~33\)) # (!\ega_vga_video|vcount\(9) & ((\ega_vga_video|vcount[8]~33\) # (GND)))
-- \ega_vga_video|vcount[9]~35\ = CARRY((!\ega_vga_video|vcount[8]~33\) # (!\ega_vga_video|vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(9),
	datad => VCC,
	cin => \ega_vga_video|vcount[8]~33\,
	combout => \ega_vga_video|vcount[9]~34_combout\,
	cout => \ega_vga_video|vcount[9]~35\);

-- Location: FF_X22_Y7_N19
\ega_vga_video|vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[9]~34_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(9));

-- Location: LCCOMB_X22_Y7_N20
\ega_vga_video|vcount[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[10]~36_combout\ = (\ega_vga_video|vcount\(10) & (\ega_vga_video|vcount[9]~35\ $ (GND))) # (!\ega_vga_video|vcount\(10) & (!\ega_vga_video|vcount[9]~35\ & VCC))
-- \ega_vga_video|vcount[10]~37\ = CARRY((\ega_vga_video|vcount\(10) & !\ega_vga_video|vcount[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(10),
	datad => VCC,
	cin => \ega_vga_video|vcount[9]~35\,
	combout => \ega_vga_video|vcount[10]~36_combout\,
	cout => \ega_vga_video|vcount[10]~37\);

-- Location: FF_X22_Y7_N21
\ega_vga_video|vcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[10]~36_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(10));

-- Location: LCCOMB_X22_Y7_N22
\ega_vga_video|vcount[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[11]~38_combout\ = (\ega_vga_video|vcount\(11) & (!\ega_vga_video|vcount[10]~37\)) # (!\ega_vga_video|vcount\(11) & ((\ega_vga_video|vcount[10]~37\) # (GND)))
-- \ega_vga_video|vcount[11]~39\ = CARRY((!\ega_vga_video|vcount[10]~37\) # (!\ega_vga_video|vcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(11),
	datad => VCC,
	cin => \ega_vga_video|vcount[10]~37\,
	combout => \ega_vga_video|vcount[11]~38_combout\,
	cout => \ega_vga_video|vcount[11]~39\);

-- Location: FF_X22_Y7_N23
\ega_vga_video|vcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[11]~38_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(11));

-- Location: LCCOMB_X22_Y7_N24
\ega_vga_video|vcount[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[12]~40_combout\ = (\ega_vga_video|vcount\(12) & (\ega_vga_video|vcount[11]~39\ $ (GND))) # (!\ega_vga_video|vcount\(12) & (!\ega_vga_video|vcount[11]~39\ & VCC))
-- \ega_vga_video|vcount[12]~41\ = CARRY((\ega_vga_video|vcount\(12) & !\ega_vga_video|vcount[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(12),
	datad => VCC,
	cin => \ega_vga_video|vcount[11]~39\,
	combout => \ega_vga_video|vcount[12]~40_combout\,
	cout => \ega_vga_video|vcount[12]~41\);

-- Location: FF_X22_Y7_N25
\ega_vga_video|vcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[12]~40_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(12));

-- Location: LCCOMB_X21_Y7_N10
\ega_vga_video|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal4~0_combout\ = (!\ega_vga_video|vcount\(12) & (!\ega_vga_video|vcount\(9) & (!\ega_vga_video|vcount\(10) & !\ega_vga_video|vcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(12),
	datab => \ega_vga_video|vcount\(9),
	datac => \ega_vga_video|vcount\(10),
	datad => \ega_vga_video|vcount\(11),
	combout => \ega_vga_video|Equal4~0_combout\);

-- Location: LCCOMB_X21_Y7_N24
\ega_vga_video|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal4~2_combout\ = (!\ega_vga_video|vcount\(4) & (\ega_vga_video|vcount\(7) & (!\ega_vga_video|vcount\(5) & !\ega_vga_video|vcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(4),
	datab => \ega_vga_video|vcount\(7),
	datac => \ega_vga_video|vcount\(5),
	datad => \ega_vga_video|vcount\(3),
	combout => \ega_vga_video|Equal4~2_combout\);

-- Location: LCCOMB_X22_Y7_N26
\ega_vga_video|vcount[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[13]~42_combout\ = (\ega_vga_video|vcount\(13) & (!\ega_vga_video|vcount[12]~41\)) # (!\ega_vga_video|vcount\(13) & ((\ega_vga_video|vcount[12]~41\) # (GND)))
-- \ega_vga_video|vcount[13]~43\ = CARRY((!\ega_vga_video|vcount[12]~41\) # (!\ega_vga_video|vcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(13),
	datad => VCC,
	cin => \ega_vga_video|vcount[12]~41\,
	combout => \ega_vga_video|vcount[13]~42_combout\,
	cout => \ega_vga_video|vcount[13]~43\);

-- Location: FF_X22_Y7_N27
\ega_vga_video|vcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[13]~42_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(13));

-- Location: LCCOMB_X22_Y7_N28
\ega_vga_video|vcount[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[14]~44_combout\ = (\ega_vga_video|vcount\(14) & (\ega_vga_video|vcount[13]~43\ $ (GND))) # (!\ega_vga_video|vcount\(14) & (!\ega_vga_video|vcount[13]~43\ & VCC))
-- \ega_vga_video|vcount[14]~45\ = CARRY((\ega_vga_video|vcount\(14) & !\ega_vga_video|vcount[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(14),
	datad => VCC,
	cin => \ega_vga_video|vcount[13]~43\,
	combout => \ega_vga_video|vcount[14]~44_combout\,
	cout => \ega_vga_video|vcount[14]~45\);

-- Location: FF_X22_Y7_N29
\ega_vga_video|vcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[14]~44_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(14));

-- Location: LCCOMB_X22_Y7_N30
\ega_vga_video|vcount[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vcount[15]~46_combout\ = \ega_vga_video|vcount\(15) $ (\ega_vga_video|vcount[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(15),
	cin => \ega_vga_video|vcount[14]~45\,
	combout => \ega_vga_video|vcount[15]~46_combout\);

-- Location: FF_X22_Y7_N31
\ega_vga_video|vcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vcount[15]~46_combout\,
	sclr => \ega_vga_video|process_1~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vcount\(15));

-- Location: LCCOMB_X19_Y7_N18
\ega_vga_video|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal4~1_combout\ = (!\ega_vga_video|vcount\(15) & (!\ega_vga_video|vcount\(14) & !\ega_vga_video|vcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(15),
	datac => \ega_vga_video|vcount\(14),
	datad => \ega_vga_video|vcount\(13),
	combout => \ega_vga_video|Equal4~1_combout\);

-- Location: LCCOMB_X21_Y7_N8
\ega_vga_video|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal4~3_combout\ = (\ega_vga_video|Equal4~0_combout\ & (\ega_vga_video|Equal4~2_combout\ & (\ega_vga_video|Equal4~1_combout\ & \ega_vga_video|vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal4~0_combout\,
	datab => \ega_vga_video|Equal4~2_combout\,
	datac => \ega_vga_video|Equal4~1_combout\,
	datad => \ega_vga_video|vcount\(8),
	combout => \ega_vga_video|Equal4~3_combout\);

-- Location: LCCOMB_X21_Y7_N26
\ega_vga_video|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal4~4_combout\ = (\ega_vga_video|Equal4~3_combout\ & (!\ega_vga_video|vcount\(0) & \ega_vga_video|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|Equal4~3_combout\,
	datac => \ega_vga_video|vcount\(0),
	datad => \ega_vga_video|vcount\(1),
	combout => \ega_vga_video|Equal4~4_combout\);

-- Location: LCCOMB_X21_Y7_N0
\ega_vga_video|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan5~0_combout\ = (((!\ega_vga_video|vcount\(3)) # (!\ega_vga_video|vcount\(1))) # (!\ega_vga_video|vcount\(0))) # (!\ega_vga_video|vcount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(2),
	datab => \ega_vga_video|vcount\(0),
	datac => \ega_vga_video|vcount\(1),
	datad => \ega_vga_video|vcount\(3),
	combout => \ega_vga_video|LessThan5~0_combout\);

-- Location: LCCOMB_X21_Y7_N22
\ega_vga_video|LessThan5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan5~1_combout\ = (!\ega_vga_video|vcount\(7) & (!\ega_vga_video|vcount\(5) & ((\ega_vga_video|LessThan5~0_combout\) # (!\ega_vga_video|vcount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(4),
	datab => \ega_vga_video|vcount\(7),
	datac => \ega_vga_video|vcount\(5),
	datad => \ega_vga_video|LessThan5~0_combout\,
	combout => \ega_vga_video|LessThan5~1_combout\);

-- Location: LCCOMB_X21_Y7_N4
\ega_vga_video|LessThan5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan5~2_combout\ = ((!\ega_vga_video|vcount\(7) & !\ega_vga_video|vcount\(6))) # (!\ega_vga_video|vcount\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|vcount\(7),
	datac => \ega_vga_video|vcount\(6),
	datad => \ega_vga_video|vcount\(8),
	combout => \ega_vga_video|LessThan5~2_combout\);

-- Location: LCCOMB_X19_Y7_N6
\ega_vga_video|LessThan5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan5~3_combout\ = (\ega_vga_video|Equal4~0_combout\ & (\ega_vga_video|Equal4~1_combout\ & ((\ega_vga_video|LessThan5~1_combout\) # (\ega_vga_video|LessThan5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal4~0_combout\,
	datab => \ega_vga_video|Equal4~1_combout\,
	datac => \ega_vga_video|LessThan5~1_combout\,
	datad => \ega_vga_video|LessThan5~2_combout\,
	combout => \ega_vga_video|LessThan5~3_combout\);

-- Location: LCCOMB_X21_Y7_N28
\ega_vga_video|row_number[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[9]~0_combout\ = (\ega_vga_video|LessThan5~3_combout\ & (((\ega_vga_video|vcount\(6)) # (!\ega_vga_video|vcount\(2))) # (!\ega_vga_video|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal4~4_combout\,
	datab => \ega_vga_video|LessThan5~3_combout\,
	datac => \ega_vga_video|vcount\(6),
	datad => \ega_vga_video|vcount\(2),
	combout => \ega_vga_video|row_number[9]~0_combout\);

-- Location: LCCOMB_X21_Y7_N12
\ega_vga_video|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal4~5_combout\ = (\ega_vga_video|Equal4~4_combout\ & (!\ega_vga_video|vcount\(6) & \ega_vga_video|vcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal4~4_combout\,
	datac => \ega_vga_video|vcount\(6),
	datad => \ega_vga_video|vcount\(2),
	combout => \ega_vga_video|Equal4~5_combout\);

-- Location: LCCOMB_X23_Y2_N18
\ega_genlock|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add10~0_combout\ = \ega_genlock|adj_y\(0) $ (VCC)
-- \ega_genlock|Add10~1\ = CARRY(\ega_genlock|adj_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_y\(0),
	datad => VCC,
	combout => \ega_genlock|Add10~0_combout\,
	cout => \ega_genlock|Add10~1\);

-- Location: LCCOMB_X7_Y2_N10
\ega_genlock|process_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_3~0_combout\ = \UP_BTN~input_o\ $ (\ega_genlock|process_3:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UP_BTN~input_o\,
	datad => \ega_genlock|process_3:latch~q\,
	combout => \ega_genlock|process_3~0_combout\);

-- Location: LCCOMB_X6_Y2_N10
\ega_genlock|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~38_combout\ = (!\ega_genlock|process_3:peak[0]~q\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|process_3:peak[0]~q\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~38_combout\);

-- Location: FF_X6_Y2_N11
\ega_genlock|process_3:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~38_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[0]~q\);

-- Location: LCCOMB_X6_Y2_N14
\ega_genlock|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~1\ = CARRY(\ega_genlock|process_3:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[0]~q\,
	datad => VCC,
	cout => \ega_genlock|Add3~1\);

-- Location: LCCOMB_X6_Y2_N16
\ega_genlock|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~2_combout\ = (\ega_genlock|process_3:peak[1]~q\ & (\ega_genlock|Add3~1\ & VCC)) # (!\ega_genlock|process_3:peak[1]~q\ & (!\ega_genlock|Add3~1\))
-- \ega_genlock|Add3~3\ = CARRY((!\ega_genlock|process_3:peak[1]~q\ & !\ega_genlock|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[1]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~1\,
	combout => \ega_genlock|Add3~2_combout\,
	cout => \ega_genlock|Add3~3\);

-- Location: LCCOMB_X6_Y2_N6
\ega_genlock|Add3~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~39_combout\ = (\ega_genlock|Add3~2_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|Add3~2_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~39_combout\);

-- Location: FF_X6_Y2_N7
\ega_genlock|process_3:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~39_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[1]~q\);

-- Location: LCCOMB_X6_Y2_N18
\ega_genlock|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~4_combout\ = (\ega_genlock|process_3:peak[2]~q\ & ((GND) # (!\ega_genlock|Add3~3\))) # (!\ega_genlock|process_3:peak[2]~q\ & (\ega_genlock|Add3~3\ $ (GND)))
-- \ega_genlock|Add3~5\ = CARRY((\ega_genlock|process_3:peak[2]~q\) # (!\ega_genlock|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:peak[2]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~3\,
	combout => \ega_genlock|Add3~4_combout\,
	cout => \ega_genlock|Add3~5\);

-- Location: LCCOMB_X6_Y2_N0
\ega_genlock|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~40_combout\ = (\ega_genlock|Add3~4_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add3~4_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~40_combout\);

-- Location: FF_X6_Y2_N1
\ega_genlock|process_3:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~40_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[2]~q\);

-- Location: LCCOMB_X6_Y2_N20
\ega_genlock|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~6_combout\ = (\ega_genlock|process_3:peak[3]~q\ & (\ega_genlock|Add3~5\ & VCC)) # (!\ega_genlock|process_3:peak[3]~q\ & (!\ega_genlock|Add3~5\))
-- \ega_genlock|Add3~7\ = CARRY((!\ega_genlock|process_3:peak[3]~q\ & !\ega_genlock|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:peak[3]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~5\,
	combout => \ega_genlock|Add3~6_combout\,
	cout => \ega_genlock|Add3~7\);

-- Location: LCCOMB_X6_Y2_N2
\ega_genlock|Add3~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~41_combout\ = (\ega_genlock|Add3~6_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|Add3~6_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~41_combout\);

-- Location: FF_X6_Y2_N3
\ega_genlock|process_3:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~41_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[3]~q\);

-- Location: LCCOMB_X6_Y2_N22
\ega_genlock|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~8_combout\ = (\ega_genlock|process_3:peak[4]~q\ & ((GND) # (!\ega_genlock|Add3~7\))) # (!\ega_genlock|process_3:peak[4]~q\ & (\ega_genlock|Add3~7\ $ (GND)))
-- \ega_genlock|Add3~9\ = CARRY((\ega_genlock|process_3:peak[4]~q\) # (!\ega_genlock|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:peak[4]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~7\,
	combout => \ega_genlock|Add3~8_combout\,
	cout => \ega_genlock|Add3~9\);

-- Location: LCCOMB_X7_Y2_N12
\ega_genlock|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~42_combout\ = (\ega_genlock|peak~1_combout\ & \ega_genlock|Add3~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~1_combout\,
	datad => \ega_genlock|Add3~8_combout\,
	combout => \ega_genlock|Add3~42_combout\);

-- Location: FF_X7_Y2_N13
\ega_genlock|process_3:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~42_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[4]~q\);

-- Location: LCCOMB_X6_Y2_N24
\ega_genlock|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~10_combout\ = (\ega_genlock|process_3:peak[5]~q\ & (\ega_genlock|Add3~9\ & VCC)) # (!\ega_genlock|process_3:peak[5]~q\ & (!\ega_genlock|Add3~9\))
-- \ega_genlock|Add3~11\ = CARRY((!\ega_genlock|process_3:peak[5]~q\ & !\ega_genlock|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[5]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~9\,
	combout => \ega_genlock|Add3~10_combout\,
	cout => \ega_genlock|Add3~11\);

-- Location: LCCOMB_X7_Y2_N4
\ega_genlock|Add3~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~43_combout\ = (\ega_genlock|peak~1_combout\ & \ega_genlock|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~1_combout\,
	datad => \ega_genlock|Add3~10_combout\,
	combout => \ega_genlock|Add3~43_combout\);

-- Location: FF_X7_Y2_N5
\ega_genlock|process_3:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~43_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[5]~q\);

-- Location: LCCOMB_X6_Y2_N26
\ega_genlock|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~12_combout\ = (\ega_genlock|process_3:peak[6]~q\ & ((GND) # (!\ega_genlock|Add3~11\))) # (!\ega_genlock|process_3:peak[6]~q\ & (\ega_genlock|Add3~11\ $ (GND)))
-- \ega_genlock|Add3~13\ = CARRY((\ega_genlock|process_3:peak[6]~q\) # (!\ega_genlock|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[6]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~11\,
	combout => \ega_genlock|Add3~12_combout\,
	cout => \ega_genlock|Add3~13\);

-- Location: LCCOMB_X6_Y2_N12
\ega_genlock|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~44_combout\ = (\ega_genlock|Add3~12_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add3~12_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~44_combout\);

-- Location: FF_X6_Y2_N13
\ega_genlock|process_3:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~44_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[6]~q\);

-- Location: LCCOMB_X6_Y2_N28
\ega_genlock|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~14_combout\ = (\ega_genlock|process_3:peak[7]~q\ & (\ega_genlock|Add3~13\ & VCC)) # (!\ega_genlock|process_3:peak[7]~q\ & (!\ega_genlock|Add3~13\))
-- \ega_genlock|Add3~15\ = CARRY((!\ega_genlock|process_3:peak[7]~q\ & !\ega_genlock|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[7]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~13\,
	combout => \ega_genlock|Add3~14_combout\,
	cout => \ega_genlock|Add3~15\);

-- Location: LCCOMB_X7_Y2_N2
\ega_genlock|Add3~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~45_combout\ = (\ega_genlock|peak~1_combout\ & \ega_genlock|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~1_combout\,
	datad => \ega_genlock|Add3~14_combout\,
	combout => \ega_genlock|Add3~45_combout\);

-- Location: FF_X7_Y2_N3
\ega_genlock|process_3:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~45_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[7]~q\);

-- Location: LCCOMB_X6_Y2_N30
\ega_genlock|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~16_combout\ = (\ega_genlock|process_3:peak[8]~q\ & ((GND) # (!\ega_genlock|Add3~15\))) # (!\ega_genlock|process_3:peak[8]~q\ & (\ega_genlock|Add3~15\ $ (GND)))
-- \ega_genlock|Add3~17\ = CARRY((\ega_genlock|process_3:peak[8]~q\) # (!\ega_genlock|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:peak[8]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~15\,
	combout => \ega_genlock|Add3~16_combout\,
	cout => \ega_genlock|Add3~17\);

-- Location: LCCOMB_X6_Y2_N4
\ega_genlock|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~46_combout\ = (\ega_genlock|Add3~16_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add3~16_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~46_combout\);

-- Location: FF_X6_Y2_N5
\ega_genlock|process_3:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~46_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[8]~q\);

-- Location: LCCOMB_X6_Y1_N0
\ega_genlock|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~18_combout\ = (\ega_genlock|process_3:peak[9]~q\ & (\ega_genlock|Add3~17\ & VCC)) # (!\ega_genlock|process_3:peak[9]~q\ & (!\ega_genlock|Add3~17\))
-- \ega_genlock|Add3~19\ = CARRY((!\ega_genlock|process_3:peak[9]~q\ & !\ega_genlock|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:peak[9]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~17\,
	combout => \ega_genlock|Add3~18_combout\,
	cout => \ega_genlock|Add3~19\);

-- Location: LCCOMB_X7_Y2_N30
\ega_genlock|Add3~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~47_combout\ = (\ega_genlock|peak~1_combout\ & \ega_genlock|Add3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~1_combout\,
	datac => \ega_genlock|Add3~18_combout\,
	combout => \ega_genlock|Add3~47_combout\);

-- Location: FF_X7_Y2_N31
\ega_genlock|process_3:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~47_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[9]~q\);

-- Location: LCCOMB_X6_Y1_N2
\ega_genlock|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~20_combout\ = (\ega_genlock|process_3:peak[10]~q\ & ((GND) # (!\ega_genlock|Add3~19\))) # (!\ega_genlock|process_3:peak[10]~q\ & (\ega_genlock|Add3~19\ $ (GND)))
-- \ega_genlock|Add3~21\ = CARRY((\ega_genlock|process_3:peak[10]~q\) # (!\ega_genlock|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:peak[10]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~19\,
	combout => \ega_genlock|Add3~20_combout\,
	cout => \ega_genlock|Add3~21\);

-- Location: LCCOMB_X6_Y1_N24
\ega_genlock|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~48_combout\ = (\ega_genlock|Add3~20_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|Add3~20_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~48_combout\);

-- Location: FF_X6_Y1_N25
\ega_genlock|process_3:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~48_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[10]~q\);

-- Location: LCCOMB_X6_Y1_N4
\ega_genlock|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~22_combout\ = (\ega_genlock|process_3:peak[11]~q\ & (\ega_genlock|Add3~21\ & VCC)) # (!\ega_genlock|process_3:peak[11]~q\ & (!\ega_genlock|Add3~21\))
-- \ega_genlock|Add3~23\ = CARRY((!\ega_genlock|process_3:peak[11]~q\ & !\ega_genlock|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[11]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~21\,
	combout => \ega_genlock|Add3~22_combout\,
	cout => \ega_genlock|Add3~23\);

-- Location: LCCOMB_X6_Y1_N22
\ega_genlock|Add3~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~49_combout\ = (\ega_genlock|Add3~22_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add3~22_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~49_combout\);

-- Location: FF_X6_Y1_N23
\ega_genlock|process_3:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~49_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[11]~q\);

-- Location: LCCOMB_X6_Y1_N6
\ega_genlock|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~24_combout\ = (\ega_genlock|process_3:peak[12]~q\ & ((GND) # (!\ega_genlock|Add3~23\))) # (!\ega_genlock|process_3:peak[12]~q\ & (\ega_genlock|Add3~23\ $ (GND)))
-- \ega_genlock|Add3~25\ = CARRY((\ega_genlock|process_3:peak[12]~q\) # (!\ega_genlock|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:peak[12]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~23\,
	combout => \ega_genlock|Add3~24_combout\,
	cout => \ega_genlock|Add3~25\);

-- Location: LCCOMB_X6_Y1_N20
\ega_genlock|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~50_combout\ = (\ega_genlock|Add3~24_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add3~24_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~50_combout\);

-- Location: FF_X6_Y1_N21
\ega_genlock|process_3:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~50_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[12]~q\);

-- Location: LCCOMB_X6_Y1_N8
\ega_genlock|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~26_combout\ = (\ega_genlock|process_3:peak[13]~q\ & (\ega_genlock|Add3~25\ & VCC)) # (!\ega_genlock|process_3:peak[13]~q\ & (!\ega_genlock|Add3~25\))
-- \ega_genlock|Add3~27\ = CARRY((!\ega_genlock|process_3:peak[13]~q\ & !\ega_genlock|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[13]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~25\,
	combout => \ega_genlock|Add3~26_combout\,
	cout => \ega_genlock|Add3~27\);

-- Location: LCCOMB_X6_Y1_N30
\ega_genlock|Add3~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~51_combout\ = (\ega_genlock|Add3~26_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add3~26_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~51_combout\);

-- Location: FF_X6_Y1_N31
\ega_genlock|process_3:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~51_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[13]~q\);

-- Location: LCCOMB_X6_Y1_N10
\ega_genlock|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~28_combout\ = (\ega_genlock|process_3:peak[14]~q\ & ((GND) # (!\ega_genlock|Add3~27\))) # (!\ega_genlock|process_3:peak[14]~q\ & (\ega_genlock|Add3~27\ $ (GND)))
-- \ega_genlock|Add3~29\ = CARRY((\ega_genlock|process_3:peak[14]~q\) # (!\ega_genlock|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[14]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~27\,
	combout => \ega_genlock|Add3~28_combout\,
	cout => \ega_genlock|Add3~29\);

-- Location: LCCOMB_X6_Y1_N26
\ega_genlock|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~52_combout\ = (\ega_genlock|Add3~28_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add3~28_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~52_combout\);

-- Location: FF_X6_Y1_N27
\ega_genlock|process_3:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~52_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[14]~q\);

-- Location: LCCOMB_X6_Y1_N12
\ega_genlock|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~30_combout\ = (\ega_genlock|process_3:peak[15]~q\ & (\ega_genlock|Add3~29\ & VCC)) # (!\ega_genlock|process_3:peak[15]~q\ & (!\ega_genlock|Add3~29\))
-- \ega_genlock|Add3~31\ = CARRY((!\ega_genlock|process_3:peak[15]~q\ & !\ega_genlock|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:peak[15]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~29\,
	combout => \ega_genlock|Add3~30_combout\,
	cout => \ega_genlock|Add3~31\);

-- Location: LCCOMB_X6_Y1_N28
\ega_genlock|Add3~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~53_combout\ = (\ega_genlock|Add3~30_combout\ & \ega_genlock|peak~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add3~30_combout\,
	datad => \ega_genlock|peak~1_combout\,
	combout => \ega_genlock|Add3~53_combout\);

-- Location: FF_X6_Y1_N29
\ega_genlock|process_3:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~53_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[15]~q\);

-- Location: LCCOMB_X6_Y1_N14
\ega_genlock|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~32_combout\ = (\ega_genlock|process_3:peak[16]~q\ & ((GND) # (!\ega_genlock|Add3~31\))) # (!\ega_genlock|process_3:peak[16]~q\ & (\ega_genlock|Add3~31\ $ (GND)))
-- \ega_genlock|Add3~33\ = CARRY((\ega_genlock|process_3:peak[16]~q\) # (!\ega_genlock|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:peak[16]~q\,
	datad => VCC,
	cin => \ega_genlock|Add3~31\,
	combout => \ega_genlock|Add3~32_combout\,
	cout => \ega_genlock|Add3~33\);

-- Location: LCCOMB_X7_Y2_N14
\ega_genlock|Add3~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~37_combout\ = (\ega_genlock|peak~1_combout\ & \ega_genlock|Add3~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~1_combout\,
	datad => \ega_genlock|Add3~32_combout\,
	combout => \ega_genlock|Add3~37_combout\);

-- Location: FF_X7_Y2_N15
\ega_genlock|process_3:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~37_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[16]~q\);

-- Location: LCCOMB_X6_Y2_N8
\ega_genlock|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan3~0_combout\ = (\ega_genlock|process_3:peak[0]~q\) # ((\ega_genlock|process_3:peak[3]~q\) # ((\ega_genlock|process_3:peak[1]~q\) # (\ega_genlock|process_3:peak[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[0]~q\,
	datab => \ega_genlock|process_3:peak[3]~q\,
	datac => \ega_genlock|process_3:peak[1]~q\,
	datad => \ega_genlock|process_3:peak[2]~q\,
	combout => \ega_genlock|LessThan3~0_combout\);

-- Location: LCCOMB_X7_Y2_N28
\ega_genlock|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan3~1_combout\ = (\ega_genlock|process_3:peak[4]~q\) # ((\ega_genlock|process_3:peak[7]~q\) # ((\ega_genlock|process_3:peak[5]~q\) # (\ega_genlock|process_3:peak[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[4]~q\,
	datab => \ega_genlock|process_3:peak[7]~q\,
	datac => \ega_genlock|process_3:peak[5]~q\,
	datad => \ega_genlock|process_3:peak[6]~q\,
	combout => \ega_genlock|LessThan3~1_combout\);

-- Location: LCCOMB_X7_Y2_N8
\ega_genlock|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan3~2_combout\ = (\ega_genlock|process_3:peak[10]~q\) # ((\ega_genlock|process_3:peak[8]~q\) # ((\ega_genlock|process_3:peak[9]~q\) # (\ega_genlock|process_3:peak[11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[10]~q\,
	datab => \ega_genlock|process_3:peak[8]~q\,
	datac => \ega_genlock|process_3:peak[9]~q\,
	datad => \ega_genlock|process_3:peak[11]~q\,
	combout => \ega_genlock|LessThan3~2_combout\);

-- Location: LCCOMB_X6_Y1_N18
\ega_genlock|LessThan3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan3~3_combout\ = (\ega_genlock|process_3:peak[14]~q\) # ((\ega_genlock|process_3:peak[12]~q\) # ((\ega_genlock|process_3:peak[13]~q\) # (\ega_genlock|process_3:peak[15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[14]~q\,
	datab => \ega_genlock|process_3:peak[12]~q\,
	datac => \ega_genlock|process_3:peak[13]~q\,
	datad => \ega_genlock|process_3:peak[15]~q\,
	combout => \ega_genlock|LessThan3~3_combout\);

-- Location: LCCOMB_X7_Y2_N18
\ega_genlock|LessThan3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan3~4_combout\ = (\ega_genlock|LessThan3~0_combout\) # ((\ega_genlock|LessThan3~1_combout\) # ((\ega_genlock|LessThan3~2_combout\) # (\ega_genlock|LessThan3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|LessThan3~0_combout\,
	datab => \ega_genlock|LessThan3~1_combout\,
	datac => \ega_genlock|LessThan3~2_combout\,
	datad => \ega_genlock|LessThan3~3_combout\,
	combout => \ega_genlock|LessThan3~4_combout\);

-- Location: LCCOMB_X7_Y2_N26
\ega_genlock|peak~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|peak~1_combout\ = (!\ega_genlock|process_3~0_combout\ & ((\ega_genlock|process_3:peak[16]~q\) # ((\ega_genlock|LessThan3~4_combout\) # (!\ega_genlock|process_3:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3~0_combout\,
	datab => \ega_genlock|process_3:peak[16]~q\,
	datac => \ega_genlock|process_3:peak[17]~q\,
	datad => \ega_genlock|LessThan3~4_combout\,
	combout => \ega_genlock|peak~1_combout\);

-- Location: LCCOMB_X6_Y1_N16
\ega_genlock|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~34_combout\ = \ega_genlock|Add3~33\ $ (\ega_genlock|process_3:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|process_3:peak[17]~q\,
	cin => \ega_genlock|Add3~33\,
	combout => \ega_genlock|Add3~34_combout\);

-- Location: LCCOMB_X7_Y2_N22
\ega_genlock|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add3~36_combout\ = (\ega_genlock|peak~1_combout\ & !\ega_genlock|Add3~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~1_combout\,
	datac => \ega_genlock|Add3~34_combout\,
	combout => \ega_genlock|Add3~36_combout\);

-- Location: FF_X7_Y2_N23
\ega_genlock|process_3:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add3~36_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:peak[17]~q\);

-- Location: LCCOMB_X7_Y2_N24
\ega_genlock|adj_trg_up~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_up~0_combout\ = (\ega_genlock|process_3:peak[17]~q\ & (!\ega_genlock|process_3:peak[16]~q\ & (\ega_sync_level|video_enable~q\ & !\ega_genlock|LessThan3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_3:peak[17]~q\,
	datab => \ega_genlock|process_3:peak[16]~q\,
	datac => \ega_sync_level|video_enable~q\,
	datad => \ega_genlock|LessThan3~4_combout\,
	combout => \ega_genlock|adj_trg_up~0_combout\);

-- Location: LCCOMB_X7_Y2_N16
\ega_genlock|process_3:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_3:latch~0_combout\ = (\ega_genlock|adj_trg_up~0_combout\ & (!\UP_BTN~input_o\)) # (!\ega_genlock|adj_trg_up~0_combout\ & ((\ega_genlock|process_3:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UP_BTN~input_o\,
	datac => \ega_genlock|process_3:latch~q\,
	datad => \ega_genlock|adj_trg_up~0_combout\,
	combout => \ega_genlock|process_3:latch~0_combout\);

-- Location: FF_X7_Y2_N17
\ega_genlock|process_3:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|process_3:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_3:latch~q\);

-- Location: LCCOMB_X7_Y2_N20
\ega_genlock|adj_trg_up~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_up~1_combout\ = (\ega_genlock|process_3:latch~q\ & (\UP_BTN~input_o\ & \ega_genlock|adj_trg_up~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_3:latch~q\,
	datac => \UP_BTN~input_o\,
	datad => \ega_genlock|adj_trg_up~0_combout\,
	combout => \ega_genlock|adj_trg_up~1_combout\);

-- Location: FF_X7_Y2_N21
\ega_genlock|adj_trg_up\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adj_trg_up~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_trg_up~q\);

-- Location: LCCOMB_X23_Y2_N20
\ega_genlock|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add10~2_combout\ = (\ega_genlock|adj_y\(1) & ((\ega_genlock|adj_trg_up~q\ & ((\ega_genlock|Add10~1\) # (GND))) # (!\ega_genlock|adj_trg_up~q\ & (!\ega_genlock|Add10~1\)))) # (!\ega_genlock|adj_y\(1) & ((\ega_genlock|adj_trg_up~q\ & 
-- (!\ega_genlock|Add10~1\)) # (!\ega_genlock|adj_trg_up~q\ & (\ega_genlock|Add10~1\ & VCC))))
-- \ega_genlock|Add10~3\ = CARRY((\ega_genlock|adj_y\(1) & ((\ega_genlock|adj_trg_up~q\) # (!\ega_genlock|Add10~1\))) # (!\ega_genlock|adj_y\(1) & (\ega_genlock|adj_trg_up~q\ & !\ega_genlock|Add10~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_y\(1),
	datab => \ega_genlock|adj_trg_up~q\,
	datad => VCC,
	cin => \ega_genlock|Add10~1\,
	combout => \ega_genlock|Add10~2_combout\,
	cout => \ega_genlock|Add10~3\);

-- Location: LCCOMB_X23_Y2_N30
\ega_genlock|adj_y[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_y[1]~3_combout\ = !\ega_genlock|Add10~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|Add10~2_combout\,
	combout => \ega_genlock|adj_y[1]~3_combout\);

-- Location: FF_X23_Y2_N31
\ega_genlock|adj_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adj_y[1]~3_combout\,
	ena => \ega_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_y\(1));

-- Location: LCCOMB_X23_Y2_N22
\ega_genlock|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add10~4_combout\ = ((\ega_genlock|adj_y\(2) $ (\ega_genlock|adj_trg_up~q\ $ (!\ega_genlock|Add10~3\)))) # (GND)
-- \ega_genlock|Add10~5\ = CARRY((\ega_genlock|adj_y\(2) & (!\ega_genlock|adj_trg_up~q\ & !\ega_genlock|Add10~3\)) # (!\ega_genlock|adj_y\(2) & ((!\ega_genlock|Add10~3\) # (!\ega_genlock|adj_trg_up~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_y\(2),
	datab => \ega_genlock|adj_trg_up~q\,
	datad => VCC,
	cin => \ega_genlock|Add10~3\,
	combout => \ega_genlock|Add10~4_combout\,
	cout => \ega_genlock|Add10~5\);

-- Location: LCCOMB_X23_Y2_N4
\ega_genlock|adj_y[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_y[2]~4_combout\ = !\ega_genlock|Add10~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add10~4_combout\,
	combout => \ega_genlock|adj_y[2]~4_combout\);

-- Location: FF_X23_Y2_N5
\ega_genlock|adj_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adj_y[2]~4_combout\,
	ena => \ega_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_y\(2));

-- Location: LCCOMB_X23_Y2_N24
\ega_genlock|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add10~6_combout\ = (\ega_genlock|adj_y\(3) & ((\ega_genlock|adj_trg_up~q\ & ((\ega_genlock|Add10~5\) # (GND))) # (!\ega_genlock|adj_trg_up~q\ & (!\ega_genlock|Add10~5\)))) # (!\ega_genlock|adj_y\(3) & ((\ega_genlock|adj_trg_up~q\ & 
-- (!\ega_genlock|Add10~5\)) # (!\ega_genlock|adj_trg_up~q\ & (\ega_genlock|Add10~5\ & VCC))))
-- \ega_genlock|Add10~7\ = CARRY((\ega_genlock|adj_y\(3) & ((\ega_genlock|adj_trg_up~q\) # (!\ega_genlock|Add10~5\))) # (!\ega_genlock|adj_y\(3) & (\ega_genlock|adj_trg_up~q\ & !\ega_genlock|Add10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_y\(3),
	datab => \ega_genlock|adj_trg_up~q\,
	datad => VCC,
	cin => \ega_genlock|Add10~5\,
	combout => \ega_genlock|Add10~6_combout\,
	cout => \ega_genlock|Add10~7\);

-- Location: LCCOMB_X23_Y2_N8
\ega_genlock|adj_y[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_y[3]~5_combout\ = !\ega_genlock|Add10~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|Add10~6_combout\,
	combout => \ega_genlock|adj_y[3]~5_combout\);

-- Location: FF_X23_Y2_N9
\ega_genlock|adj_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adj_y[3]~5_combout\,
	ena => \ega_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_y\(3));

-- Location: LCCOMB_X23_Y2_N26
\ega_genlock|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add10~8_combout\ = \ega_genlock|adj_y\(4) $ (\ega_genlock|adj_trg_up~q\ $ (\ega_genlock|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_y\(4),
	datab => \ega_genlock|adj_trg_up~q\,
	cin => \ega_genlock|Add10~7\,
	combout => \ega_genlock|Add10~8_combout\);

-- Location: FF_X23_Y2_N27
\ega_genlock|adj_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add10~8_combout\,
	ena => \ega_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_y\(4));

-- Location: LCCOMB_X23_Y2_N12
\ega_genlock|adj_y~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_y~1_combout\ = (\ega_genlock|adj_y\(4) & (\ega_genlock|adj_trg_up~q\ & (\ega_genlock|adj_y\(0) & !\ega_genlock|adj_y\(2)))) # (!\ega_genlock|adj_y\(4) & (!\ega_genlock|adj_trg_up~q\ & (!\ega_genlock|adj_y\(0) & \ega_genlock|adj_y\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_y\(4),
	datab => \ega_genlock|adj_trg_up~q\,
	datac => \ega_genlock|adj_y\(0),
	datad => \ega_genlock|adj_y\(2),
	combout => \ega_genlock|adj_y~1_combout\);

-- Location: LCCOMB_X21_Y1_N14
\ega_genlock|Add4~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~32_combout\ = (\ega_genlock|process_4:peak[16]~q\ & ((GND) # (!\ega_genlock|Add4~31\))) # (!\ega_genlock|process_4:peak[16]~q\ & (\ega_genlock|Add4~31\ $ (GND)))
-- \ega_genlock|Add4~33\ = CARRY((\ega_genlock|process_4:peak[16]~q\) # (!\ega_genlock|Add4~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:peak[16]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~31\,
	combout => \ega_genlock|Add4~32_combout\,
	cout => \ega_genlock|Add4~33\);

-- Location: LCCOMB_X21_Y1_N16
\ega_genlock|Add4~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~34_combout\ = \ega_genlock|process_4:peak[17]~q\ $ (\ega_genlock|Add4~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[17]~q\,
	cin => \ega_genlock|Add4~33\,
	combout => \ega_genlock|Add4~34_combout\);

-- Location: LCCOMB_X21_Y1_N22
\ega_genlock|Add4~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~36_combout\ = (\ega_genlock|peak~0_combout\ & !\ega_genlock|Add4~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~0_combout\,
	datad => \ega_genlock|Add4~34_combout\,
	combout => \ega_genlock|Add4~36_combout\);

-- Location: FF_X21_Y1_N23
\ega_genlock|process_4:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~36_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[17]~q\);

-- Location: LCCOMB_X22_Y1_N12
\ega_genlock|Add4~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~38_combout\ = (!\ega_genlock|process_4:peak[0]~q\ & \ega_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|process_4:peak[0]~q\,
	datad => \ega_genlock|peak~0_combout\,
	combout => \ega_genlock|Add4~38_combout\);

-- Location: FF_X22_Y1_N13
\ega_genlock|process_4:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~38_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[0]~q\);

-- Location: LCCOMB_X21_Y2_N14
\ega_genlock|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~1\ = CARRY(\ega_genlock|process_4:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:peak[0]~q\,
	datad => VCC,
	cout => \ega_genlock|Add4~1\);

-- Location: LCCOMB_X21_Y2_N16
\ega_genlock|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~2_combout\ = (\ega_genlock|process_4:peak[1]~q\ & (\ega_genlock|Add4~1\ & VCC)) # (!\ega_genlock|process_4:peak[1]~q\ & (!\ega_genlock|Add4~1\))
-- \ega_genlock|Add4~3\ = CARRY((!\ega_genlock|process_4:peak[1]~q\ & !\ega_genlock|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:peak[1]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~1\,
	combout => \ega_genlock|Add4~2_combout\,
	cout => \ega_genlock|Add4~3\);

-- Location: LCCOMB_X21_Y2_N4
\ega_genlock|Add4~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~39_combout\ = (\ega_genlock|peak~0_combout\ & \ega_genlock|Add4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~0_combout\,
	datad => \ega_genlock|Add4~2_combout\,
	combout => \ega_genlock|Add4~39_combout\);

-- Location: FF_X21_Y2_N5
\ega_genlock|process_4:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~39_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[1]~q\);

-- Location: LCCOMB_X21_Y2_N18
\ega_genlock|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~4_combout\ = (\ega_genlock|process_4:peak[2]~q\ & ((GND) # (!\ega_genlock|Add4~3\))) # (!\ega_genlock|process_4:peak[2]~q\ & (\ega_genlock|Add4~3\ $ (GND)))
-- \ega_genlock|Add4~5\ = CARRY((\ega_genlock|process_4:peak[2]~q\) # (!\ega_genlock|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[2]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~3\,
	combout => \ega_genlock|Add4~4_combout\,
	cout => \ega_genlock|Add4~5\);

-- Location: LCCOMB_X22_Y1_N20
\ega_genlock|Add4~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~40_combout\ = (\ega_genlock|peak~0_combout\ & \ega_genlock|Add4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~0_combout\,
	datad => \ega_genlock|Add4~4_combout\,
	combout => \ega_genlock|Add4~40_combout\);

-- Location: FF_X22_Y1_N21
\ega_genlock|process_4:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~40_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[2]~q\);

-- Location: LCCOMB_X21_Y2_N20
\ega_genlock|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~6_combout\ = (\ega_genlock|process_4:peak[3]~q\ & (\ega_genlock|Add4~5\ & VCC)) # (!\ega_genlock|process_4:peak[3]~q\ & (!\ega_genlock|Add4~5\))
-- \ega_genlock|Add4~7\ = CARRY((!\ega_genlock|process_4:peak[3]~q\ & !\ega_genlock|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[3]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~5\,
	combout => \ega_genlock|Add4~6_combout\,
	cout => \ega_genlock|Add4~7\);

-- Location: LCCOMB_X21_Y2_N12
\ega_genlock|Add4~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~41_combout\ = (\ega_genlock|peak~0_combout\ & \ega_genlock|Add4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~0_combout\,
	datad => \ega_genlock|Add4~6_combout\,
	combout => \ega_genlock|Add4~41_combout\);

-- Location: FF_X21_Y2_N13
\ega_genlock|process_4:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~41_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[3]~q\);

-- Location: LCCOMB_X21_Y2_N22
\ega_genlock|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~8_combout\ = (\ega_genlock|process_4:peak[4]~q\ & ((GND) # (!\ega_genlock|Add4~7\))) # (!\ega_genlock|process_4:peak[4]~q\ & (\ega_genlock|Add4~7\ $ (GND)))
-- \ega_genlock|Add4~9\ = CARRY((\ega_genlock|process_4:peak[4]~q\) # (!\ega_genlock|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:peak[4]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~7\,
	combout => \ega_genlock|Add4~8_combout\,
	cout => \ega_genlock|Add4~9\);

-- Location: LCCOMB_X21_Y2_N2
\ega_genlock|Add4~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~42_combout\ = (\ega_genlock|Add4~8_combout\ & \ega_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add4~8_combout\,
	datac => \ega_genlock|peak~0_combout\,
	combout => \ega_genlock|Add4~42_combout\);

-- Location: FF_X21_Y2_N3
\ega_genlock|process_4:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~42_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[4]~q\);

-- Location: LCCOMB_X21_Y2_N24
\ega_genlock|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~10_combout\ = (\ega_genlock|process_4:peak[5]~q\ & (\ega_genlock|Add4~9\ & VCC)) # (!\ega_genlock|process_4:peak[5]~q\ & (!\ega_genlock|Add4~9\))
-- \ega_genlock|Add4~11\ = CARRY((!\ega_genlock|process_4:peak[5]~q\ & !\ega_genlock|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:peak[5]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~9\,
	combout => \ega_genlock|Add4~10_combout\,
	cout => \ega_genlock|Add4~11\);

-- Location: LCCOMB_X21_Y2_N0
\ega_genlock|Add4~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~43_combout\ = (\ega_genlock|peak~0_combout\ & \ega_genlock|Add4~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~0_combout\,
	datad => \ega_genlock|Add4~10_combout\,
	combout => \ega_genlock|Add4~43_combout\);

-- Location: FF_X21_Y2_N1
\ega_genlock|process_4:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~43_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[5]~q\);

-- Location: LCCOMB_X21_Y2_N26
\ega_genlock|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~12_combout\ = (\ega_genlock|process_4:peak[6]~q\ & ((GND) # (!\ega_genlock|Add4~11\))) # (!\ega_genlock|process_4:peak[6]~q\ & (\ega_genlock|Add4~11\ $ (GND)))
-- \ega_genlock|Add4~13\ = CARRY((\ega_genlock|process_4:peak[6]~q\) # (!\ega_genlock|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[6]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~11\,
	combout => \ega_genlock|Add4~12_combout\,
	cout => \ega_genlock|Add4~13\);

-- Location: LCCOMB_X21_Y2_N6
\ega_genlock|Add4~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~44_combout\ = (\ega_genlock|peak~0_combout\ & \ega_genlock|Add4~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~0_combout\,
	datac => \ega_genlock|Add4~12_combout\,
	combout => \ega_genlock|Add4~44_combout\);

-- Location: FF_X21_Y2_N7
\ega_genlock|process_4:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~44_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[6]~q\);

-- Location: LCCOMB_X21_Y2_N28
\ega_genlock|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~14_combout\ = (\ega_genlock|process_4:peak[7]~q\ & (\ega_genlock|Add4~13\ & VCC)) # (!\ega_genlock|process_4:peak[7]~q\ & (!\ega_genlock|Add4~13\))
-- \ega_genlock|Add4~15\ = CARRY((!\ega_genlock|process_4:peak[7]~q\ & !\ega_genlock|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[7]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~13\,
	combout => \ega_genlock|Add4~14_combout\,
	cout => \ega_genlock|Add4~15\);

-- Location: LCCOMB_X21_Y2_N10
\ega_genlock|Add4~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~45_combout\ = (\ega_genlock|peak~0_combout\ & \ega_genlock|Add4~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~0_combout\,
	datad => \ega_genlock|Add4~14_combout\,
	combout => \ega_genlock|Add4~45_combout\);

-- Location: FF_X21_Y2_N11
\ega_genlock|process_4:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~45_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[7]~q\);

-- Location: LCCOMB_X21_Y2_N8
\ega_genlock|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan4~1_combout\ = (\ega_genlock|process_4:peak[6]~q\) # ((\ega_genlock|process_4:peak[4]~q\) # ((\ega_genlock|process_4:peak[7]~q\) # (\ega_genlock|process_4:peak[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[6]~q\,
	datab => \ega_genlock|process_4:peak[4]~q\,
	datac => \ega_genlock|process_4:peak[7]~q\,
	datad => \ega_genlock|process_4:peak[5]~q\,
	combout => \ega_genlock|LessThan4~1_combout\);

-- Location: LCCOMB_X21_Y2_N30
\ega_genlock|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~16_combout\ = (\ega_genlock|process_4:peak[8]~q\ & ((GND) # (!\ega_genlock|Add4~15\))) # (!\ega_genlock|process_4:peak[8]~q\ & (\ega_genlock|Add4~15\ $ (GND)))
-- \ega_genlock|Add4~17\ = CARRY((\ega_genlock|process_4:peak[8]~q\) # (!\ega_genlock|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[8]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~15\,
	combout => \ega_genlock|Add4~16_combout\,
	cout => \ega_genlock|Add4~17\);

-- Location: LCCOMB_X22_Y1_N10
\ega_genlock|Add4~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~46_combout\ = (\ega_genlock|Add4~16_combout\ & \ega_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add4~16_combout\,
	datad => \ega_genlock|peak~0_combout\,
	combout => \ega_genlock|Add4~46_combout\);

-- Location: FF_X22_Y1_N11
\ega_genlock|process_4:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~46_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[8]~q\);

-- Location: LCCOMB_X21_Y1_N0
\ega_genlock|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~18_combout\ = (\ega_genlock|process_4:peak[9]~q\ & (\ega_genlock|Add4~17\ & VCC)) # (!\ega_genlock|process_4:peak[9]~q\ & (!\ega_genlock|Add4~17\))
-- \ega_genlock|Add4~19\ = CARRY((!\ega_genlock|process_4:peak[9]~q\ & !\ega_genlock|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[9]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~17\,
	combout => \ega_genlock|Add4~18_combout\,
	cout => \ega_genlock|Add4~19\);

-- Location: LCCOMB_X22_Y1_N2
\ega_genlock|Add4~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~47_combout\ = (\ega_genlock|Add4~18_combout\ & \ega_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add4~18_combout\,
	datad => \ega_genlock|peak~0_combout\,
	combout => \ega_genlock|Add4~47_combout\);

-- Location: FF_X22_Y1_N3
\ega_genlock|process_4:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~47_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[9]~q\);

-- Location: LCCOMB_X21_Y1_N2
\ega_genlock|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~20_combout\ = (\ega_genlock|process_4:peak[10]~q\ & ((GND) # (!\ega_genlock|Add4~19\))) # (!\ega_genlock|process_4:peak[10]~q\ & (\ega_genlock|Add4~19\ $ (GND)))
-- \ega_genlock|Add4~21\ = CARRY((\ega_genlock|process_4:peak[10]~q\) # (!\ega_genlock|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:peak[10]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~19\,
	combout => \ega_genlock|Add4~20_combout\,
	cout => \ega_genlock|Add4~21\);

-- Location: LCCOMB_X22_Y1_N26
\ega_genlock|Add4~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~48_combout\ = (\ega_genlock|peak~0_combout\ & \ega_genlock|Add4~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~0_combout\,
	datad => \ega_genlock|Add4~20_combout\,
	combout => \ega_genlock|Add4~48_combout\);

-- Location: FF_X22_Y1_N27
\ega_genlock|process_4:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~48_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[10]~q\);

-- Location: LCCOMB_X21_Y1_N4
\ega_genlock|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~22_combout\ = (\ega_genlock|process_4:peak[11]~q\ & (\ega_genlock|Add4~21\ & VCC)) # (!\ega_genlock|process_4:peak[11]~q\ & (!\ega_genlock|Add4~21\))
-- \ega_genlock|Add4~23\ = CARRY((!\ega_genlock|process_4:peak[11]~q\ & !\ega_genlock|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[11]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~21\,
	combout => \ega_genlock|Add4~22_combout\,
	cout => \ega_genlock|Add4~23\);

-- Location: LCCOMB_X22_Y1_N30
\ega_genlock|Add4~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~49_combout\ = (\ega_genlock|Add4~22_combout\ & \ega_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add4~22_combout\,
	datad => \ega_genlock|peak~0_combout\,
	combout => \ega_genlock|Add4~49_combout\);

-- Location: FF_X22_Y1_N31
\ega_genlock|process_4:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~49_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[11]~q\);

-- Location: LCCOMB_X22_Y1_N28
\ega_genlock|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan4~2_combout\ = (\ega_genlock|process_4:peak[11]~q\) # ((\ega_genlock|process_4:peak[9]~q\) # ((\ega_genlock|process_4:peak[10]~q\) # (\ega_genlock|process_4:peak[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[11]~q\,
	datab => \ega_genlock|process_4:peak[9]~q\,
	datac => \ega_genlock|process_4:peak[10]~q\,
	datad => \ega_genlock|process_4:peak[8]~q\,
	combout => \ega_genlock|LessThan4~2_combout\);

-- Location: LCCOMB_X21_Y1_N6
\ega_genlock|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~24_combout\ = (\ega_genlock|process_4:peak[12]~q\ & ((GND) # (!\ega_genlock|Add4~23\))) # (!\ega_genlock|process_4:peak[12]~q\ & (\ega_genlock|Add4~23\ $ (GND)))
-- \ega_genlock|Add4~25\ = CARRY((\ega_genlock|process_4:peak[12]~q\) # (!\ega_genlock|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:peak[12]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~23\,
	combout => \ega_genlock|Add4~24_combout\,
	cout => \ega_genlock|Add4~25\);

-- Location: LCCOMB_X21_Y1_N18
\ega_genlock|Add4~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~50_combout\ = (\ega_genlock|peak~0_combout\ & \ega_genlock|Add4~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~0_combout\,
	datad => \ega_genlock|Add4~24_combout\,
	combout => \ega_genlock|Add4~50_combout\);

-- Location: FF_X21_Y1_N19
\ega_genlock|process_4:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~50_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[12]~q\);

-- Location: LCCOMB_X21_Y1_N8
\ega_genlock|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~26_combout\ = (\ega_genlock|process_4:peak[13]~q\ & (\ega_genlock|Add4~25\ & VCC)) # (!\ega_genlock|process_4:peak[13]~q\ & (!\ega_genlock|Add4~25\))
-- \ega_genlock|Add4~27\ = CARRY((!\ega_genlock|process_4:peak[13]~q\ & !\ega_genlock|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:peak[13]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~25\,
	combout => \ega_genlock|Add4~26_combout\,
	cout => \ega_genlock|Add4~27\);

-- Location: LCCOMB_X21_Y1_N20
\ega_genlock|Add4~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~51_combout\ = (\ega_genlock|Add4~26_combout\ & \ega_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add4~26_combout\,
	datad => \ega_genlock|peak~0_combout\,
	combout => \ega_genlock|Add4~51_combout\);

-- Location: FF_X21_Y1_N21
\ega_genlock|process_4:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~51_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[13]~q\);

-- Location: LCCOMB_X21_Y1_N26
\ega_genlock|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan4~3_combout\ = (\ega_genlock|process_4:peak[14]~q\) # ((\ega_genlock|process_4:peak[12]~q\) # ((\ega_genlock|process_4:peak[15]~q\) # (\ega_genlock|process_4:peak[13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[14]~q\,
	datab => \ega_genlock|process_4:peak[12]~q\,
	datac => \ega_genlock|process_4:peak[15]~q\,
	datad => \ega_genlock|process_4:peak[13]~q\,
	combout => \ega_genlock|LessThan4~3_combout\);

-- Location: LCCOMB_X22_Y1_N18
\ega_genlock|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan4~0_combout\ = (\ega_genlock|process_4:peak[0]~q\) # ((\ega_genlock|process_4:peak[2]~q\) # ((\ega_genlock|process_4:peak[3]~q\) # (\ega_genlock|process_4:peak[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[0]~q\,
	datab => \ega_genlock|process_4:peak[2]~q\,
	datac => \ega_genlock|process_4:peak[3]~q\,
	datad => \ega_genlock|process_4:peak[1]~q\,
	combout => \ega_genlock|LessThan4~0_combout\);

-- Location: LCCOMB_X22_Y1_N14
\ega_genlock|LessThan4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan4~4_combout\ = (\ega_genlock|LessThan4~1_combout\) # ((\ega_genlock|LessThan4~2_combout\) # ((\ega_genlock|LessThan4~3_combout\) # (\ega_genlock|LessThan4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|LessThan4~1_combout\,
	datab => \ega_genlock|LessThan4~2_combout\,
	datac => \ega_genlock|LessThan4~3_combout\,
	datad => \ega_genlock|LessThan4~0_combout\,
	combout => \ega_genlock|LessThan4~4_combout\);

-- Location: LCCOMB_X22_Y1_N24
\ega_genlock|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_4~0_combout\ = \DOWN_BTN~input_o\ $ (\ega_genlock|process_4:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DOWN_BTN~input_o\,
	datad => \ega_genlock|process_4:latch~q\,
	combout => \ega_genlock|process_4~0_combout\);

-- Location: LCCOMB_X22_Y1_N6
\ega_genlock|peak~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|peak~0_combout\ = (!\ega_genlock|process_4~0_combout\ & ((\ega_genlock|process_4:peak[16]~q\) # ((\ega_genlock|LessThan4~4_combout\) # (!\ega_genlock|process_4:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[16]~q\,
	datab => \ega_genlock|process_4:peak[17]~q\,
	datac => \ega_genlock|LessThan4~4_combout\,
	datad => \ega_genlock|process_4~0_combout\,
	combout => \ega_genlock|peak~0_combout\);

-- Location: LCCOMB_X21_Y1_N10
\ega_genlock|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~28_combout\ = (\ega_genlock|process_4:peak[14]~q\ & ((GND) # (!\ega_genlock|Add4~27\))) # (!\ega_genlock|process_4:peak[14]~q\ & (\ega_genlock|Add4~27\ $ (GND)))
-- \ega_genlock|Add4~29\ = CARRY((\ega_genlock|process_4:peak[14]~q\) # (!\ega_genlock|Add4~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:peak[14]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~27\,
	combout => \ega_genlock|Add4~28_combout\,
	cout => \ega_genlock|Add4~29\);

-- Location: LCCOMB_X21_Y1_N28
\ega_genlock|Add4~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~52_combout\ = (\ega_genlock|peak~0_combout\ & \ega_genlock|Add4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~0_combout\,
	datad => \ega_genlock|Add4~28_combout\,
	combout => \ega_genlock|Add4~52_combout\);

-- Location: FF_X21_Y1_N29
\ega_genlock|process_4:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~52_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[14]~q\);

-- Location: LCCOMB_X21_Y1_N12
\ega_genlock|Add4~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~30_combout\ = (\ega_genlock|process_4:peak[15]~q\ & (\ega_genlock|Add4~29\ & VCC)) # (!\ega_genlock|process_4:peak[15]~q\ & (!\ega_genlock|Add4~29\))
-- \ega_genlock|Add4~31\ = CARRY((!\ega_genlock|process_4:peak[15]~q\ & !\ega_genlock|Add4~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[15]~q\,
	datad => VCC,
	cin => \ega_genlock|Add4~29\,
	combout => \ega_genlock|Add4~30_combout\,
	cout => \ega_genlock|Add4~31\);

-- Location: LCCOMB_X21_Y1_N30
\ega_genlock|Add4~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~53_combout\ = (\ega_genlock|Add4~30_combout\ & \ega_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add4~30_combout\,
	datad => \ega_genlock|peak~0_combout\,
	combout => \ega_genlock|Add4~53_combout\);

-- Location: FF_X21_Y1_N31
\ega_genlock|process_4:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~53_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[15]~q\);

-- Location: LCCOMB_X21_Y1_N24
\ega_genlock|Add4~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add4~37_combout\ = (\ega_genlock|Add4~32_combout\ & \ega_genlock|peak~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add4~32_combout\,
	datad => \ega_genlock|peak~0_combout\,
	combout => \ega_genlock|Add4~37_combout\);

-- Location: FF_X21_Y1_N25
\ega_genlock|process_4:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add4~37_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:peak[16]~q\);

-- Location: LCCOMB_X22_Y1_N0
\ega_genlock|adj_trg_down~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_down~0_combout\ = (!\ega_genlock|process_4:peak[16]~q\ & (!\ega_genlock|LessThan4~4_combout\ & (\ega_sync_level|video_enable~q\ & \ega_genlock|process_4:peak[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_4:peak[16]~q\,
	datab => \ega_genlock|LessThan4~4_combout\,
	datac => \ega_sync_level|video_enable~q\,
	datad => \ega_genlock|process_4:peak[17]~q\,
	combout => \ega_genlock|adj_trg_down~0_combout\);

-- Location: LCCOMB_X22_Y1_N16
\ega_genlock|process_4:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_4:latch~0_combout\ = (\ega_genlock|adj_trg_down~0_combout\ & (!\DOWN_BTN~input_o\)) # (!\ega_genlock|adj_trg_down~0_combout\ & ((\ega_genlock|process_4:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DOWN_BTN~input_o\,
	datac => \ega_genlock|process_4:latch~q\,
	datad => \ega_genlock|adj_trg_down~0_combout\,
	combout => \ega_genlock|process_4:latch~0_combout\);

-- Location: FF_X22_Y1_N17
\ega_genlock|process_4:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|process_4:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_4:latch~q\);

-- Location: LCCOMB_X22_Y1_N22
\ega_genlock|adj_trg_down~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_down~1_combout\ = (\ega_genlock|process_4:latch~q\ & (\DOWN_BTN~input_o\ & \ega_genlock|adj_trg_down~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_4:latch~q\,
	datac => \DOWN_BTN~input_o\,
	datad => \ega_genlock|adj_trg_down~0_combout\,
	combout => \ega_genlock|adj_trg_down~1_combout\);

-- Location: FF_X22_Y1_N23
\ega_genlock|adj_trg_down\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adj_trg_down~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_trg_down~q\);

-- Location: LCCOMB_X23_Y2_N6
\ega_genlock|adj_y~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_y~0_combout\ = (\ega_genlock|adj_y\(3) & (!\ega_genlock|adj_trg_up~q\ & !\ega_genlock|adj_y\(1))) # (!\ega_genlock|adj_y\(3) & ((!\ega_genlock|adj_y\(1)) # (!\ega_genlock|adj_trg_up~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_y\(3),
	datac => \ega_genlock|adj_trg_up~q\,
	datad => \ega_genlock|adj_y\(1),
	combout => \ega_genlock|adj_y~0_combout\);

-- Location: LCCOMB_X23_Y2_N10
\ega_genlock|adj_y~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_y~2_combout\ = (\ega_genlock|adj_trg_up~q\ & (((!\ega_genlock|adj_y~0_combout\)) # (!\ega_genlock|adj_y~1_combout\))) # (!\ega_genlock|adj_trg_up~q\ & (\ega_genlock|adj_trg_down~q\ & ((\ega_genlock|adj_y~0_combout\) # 
-- (!\ega_genlock|adj_y~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_y~1_combout\,
	datab => \ega_genlock|adj_trg_down~q\,
	datac => \ega_genlock|adj_trg_up~q\,
	datad => \ega_genlock|adj_y~0_combout\,
	combout => \ega_genlock|adj_y~2_combout\);

-- Location: FF_X23_Y2_N19
\ega_genlock|adj_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add10~0_combout\,
	ena => \ega_genlock|adj_y~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_y\(0));

-- Location: FF_X23_Y2_N15
\ega_genlock|adjust_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|adj_y\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_y\(0));

-- Location: LCCOMB_X24_Y2_N28
\ega_vga_video|start_row[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|start_row[0]~feeder_combout\ = \ega_genlock|adjust_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adjust_y\(0),
	combout => \ega_vga_video|start_row[0]~feeder_combout\);

-- Location: FF_X24_Y2_N29
\ega_vga_video|start_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|start_row[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_row\(0));

-- Location: LCCOMB_X23_Y5_N22
\ega_vga_video|row_number[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[0]~1_combout\ = (\ega_vga_video|row_number\(0) & (((\ega_vga_video|Equal4~5_combout\ & \ega_vga_video|start_row\(0))))) # (!\ega_vga_video|row_number\(0) & ((\ega_vga_video|row_number[9]~0_combout\) # 
-- ((\ega_vga_video|start_row\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number[9]~0_combout\,
	datab => \ega_vga_video|Equal4~5_combout\,
	datac => \ega_vga_video|row_number\(0),
	datad => \ega_vga_video|start_row\(0),
	combout => \ega_vga_video|row_number[0]~1_combout\);

-- Location: LCCOMB_X21_Y9_N8
\ega_vga_video|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal2~0_combout\ = (\ega_vga_video|Equal0~3_combout\ & (\ega_vga_video|Equal0~2_combout\ & (!\ega_vga_video|hcount\(0) & \ega_vga_video|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal0~3_combout\,
	datab => \ega_vga_video|Equal0~2_combout\,
	datac => \ega_vga_video|hcount\(0),
	datad => \ega_vga_video|Equal0~1_combout\,
	combout => \ega_vga_video|Equal2~0_combout\);

-- Location: FF_X21_Y9_N9
\ega_vga_video|hblank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Equal2~0_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hblank~q\);

-- Location: LCCOMB_X21_Y7_N2
\ega_vga_video|row_number[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[9]~2_combout\ = (\ega_vga_video|hblank~q\ & ((\ega_vga_video|Equal4~5_combout\) # (\ega_vga_video|LessThan5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal4~5_combout\,
	datac => \ega_vga_video|LessThan5~3_combout\,
	datad => \ega_vga_video|hblank~q\,
	combout => \ega_vga_video|row_number[9]~2_combout\);

-- Location: FF_X23_Y5_N23
\ega_vga_video|row_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[0]~1_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(0));

-- Location: LCCOMB_X23_Y4_N12
\ega_genlock|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~0_combout\ = (\ega_genlock|row_number\(0) & (\ega_genlock|row_number~7_combout\ $ (VCC))) # (!\ega_genlock|row_number\(0) & (\ega_genlock|row_number~7_combout\ & VCC))
-- \ega_genlock|Add14~1\ = CARRY((\ega_genlock|row_number\(0) & \ega_genlock|row_number~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number\(0),
	datab => \ega_genlock|row_number~7_combout\,
	datad => VCC,
	combout => \ega_genlock|Add14~0_combout\,
	cout => \ega_genlock|Add14~1\);

-- Location: FF_X23_Y4_N13
\ega_genlock|row_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~0_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(0));

-- Location: LCCOMB_X25_Y5_N18
\ega_sram|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector20~0_combout\ = (!\ega_vga_video|rd_req~q\ & ((\ega_genlock|wr_req~q\ & (\ega_genlock|row_number\(0))) # (!\ega_genlock|wr_req~q\ & ((\ega_sram|SramAddress\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number\(0),
	datab => \ega_sram|SramAddress\(9),
	datac => \ega_genlock|wr_req~q\,
	datad => \ega_vga_video|rd_req~q\,
	combout => \ega_sram|Selector20~0_combout\);

-- Location: LCCOMB_X25_Y5_N16
\ega_sram|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector20~1_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Selector20~0_combout\) # ((\ega_vga_video|rd_req~q\ & \ega_vga_video|row_number\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_vga_video|row_number\(0),
	datad => \ega_sram|Selector20~0_combout\,
	combout => \ega_sram|Selector20~1_combout\);

-- Location: LCCOMB_X25_Y5_N30
\ega_sram|Selector20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector20~3_combout\ = (\ega_sram|Selector20~2_combout\) # ((\ega_sram|Selector20~1_combout\) # ((\ega_sram|Add1~18_combout\ & \ega_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~18_combout\,
	datab => \ega_sram|SramAddress[0]~15_combout\,
	datac => \ega_sram|Selector20~2_combout\,
	datad => \ega_sram|Selector20~1_combout\,
	combout => \ega_sram|Selector20~3_combout\);

-- Location: FF_X25_Y5_N1
\ega_sram|SramAddress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[9]~0_combout\,
	asdata => \ega_sram|Selector20~3_combout\,
	sload => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(9));

-- Location: LCCOMB_X25_Y6_N0
\ega_sram|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~18_combout\ = (\ega_sram|SramAddress\(9) & (!\ega_sram|Add1~17\)) # (!\ega_sram|SramAddress\(9) & ((\ega_sram|Add1~17\) # (GND)))
-- \ega_sram|Add1~19\ = CARRY((!\ega_sram|Add1~17\) # (!\ega_sram|SramAddress\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(9),
	datad => VCC,
	cin => \ega_sram|Add1~17\,
	combout => \ega_sram|Add1~18_combout\,
	cout => \ega_sram|Add1~19\);

-- Location: LCCOMB_X25_Y9_N18
\ega_sram|SramAdr[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[9]~9_combout\ = (\ega_sram|SramRoutineSeq\(0) & (\ega_sram|Add1~18_combout\)) # (!\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|SramAddress\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|Add1~18_combout\,
	datac => \ega_sram|SramAddress\(9),
	datad => \ega_sram|SramRoutineSeq\(0),
	combout => \ega_sram|SramAdr[9]~9_combout\);

-- Location: FF_X25_Y9_N19
\ega_sram|SramAdr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[9]~9_combout\,
	asdata => \ega_sram|SramAddress\(9),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(9));

-- Location: LCCOMB_X25_Y9_N14
\ega_sram|pMemAdr[9]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[9]~48_combout\ = (\mda_sram|SramAdr\(9) & (((\ega_sram|SramAdr\(9))) # (!\ega_sram|SramAdr[4]~en_q\))) # (!\mda_sram|SramAdr\(9) & (!\mda_sram|SramAdr[2]~en_q\ & ((\ega_sram|SramAdr\(9)) # (!\ega_sram|SramAdr[4]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr\(9),
	datab => \ega_sram|SramAdr[4]~en_q\,
	datac => \mda_sram|SramAdr[2]~en_q\,
	datad => \ega_sram|SramAdr\(9),
	combout => \ega_sram|pMemAdr[9]~48_combout\);

-- Location: LCCOMB_X26_Y9_N6
\ega_sram|pMemAdr[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[9]~49_combout\ = (\ega_sram|pMemAdr[9]~47_combout\ & \ega_sram|pMemAdr[9]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[9]~47_combout\,
	datad => \ega_sram|pMemAdr[9]~48_combout\,
	combout => \ega_sram|pMemAdr[9]~49_combout\);

-- Location: LCCOMB_X25_Y6_N2
\ega_sram|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~20_combout\ = (\ega_sram|SramAddress\(10) & (\ega_sram|Add1~19\ $ (GND))) # (!\ega_sram|SramAddress\(10) & (!\ega_sram|Add1~19\ & VCC))
-- \ega_sram|Add1~21\ = CARRY((\ega_sram|SramAddress\(10) & !\ega_sram|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(10),
	datad => VCC,
	cin => \ega_sram|Add1~19\,
	combout => \ega_sram|Add1~20_combout\,
	cout => \ega_sram|Add1~21\);

-- Location: LCCOMB_X24_Y6_N6
\ega_sram|SramAddress[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[10]~1_combout\ = (\ega_sram|SramAddress~11_combout\ & ((\ega_sram|Add1~20_combout\))) # (!\ega_sram|SramAddress~11_combout\ & (\ega_sram|SramAddress\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress~11_combout\,
	datac => \ega_sram|SramAddress\(10),
	datad => \ega_sram|Add1~20_combout\,
	combout => \ega_sram|SramAddress[10]~1_combout\);

-- Location: LCCOMB_X23_Y2_N2
\ega_genlock|adjust_y[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adjust_y[1]~0_combout\ = !\ega_genlock|adj_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adj_y\(1),
	combout => \ega_genlock|adjust_y[1]~0_combout\);

-- Location: FF_X23_Y2_N3
\ega_genlock|adjust_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adjust_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_y\(1));

-- Location: FF_X24_Y5_N25
\ega_vga_video|start_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \ega_genlock|adjust_y\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_row\(1));

-- Location: LCCOMB_X24_Y5_N4
\ega_vga_video|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~1\ = CARRY(\ega_vga_video|row_number\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|row_number\(0),
	datad => VCC,
	cout => \ega_vga_video|Add3~1\);

-- Location: LCCOMB_X24_Y5_N6
\ega_vga_video|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~2_combout\ = (\ega_vga_video|row_number\(1) & (!\ega_vga_video|Add3~1\)) # (!\ega_vga_video|row_number\(1) & ((\ega_vga_video|Add3~1\) # (GND)))
-- \ega_vga_video|Add3~3\ = CARRY((!\ega_vga_video|Add3~1\) # (!\ega_vga_video|row_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|row_number\(1),
	datad => VCC,
	cin => \ega_vga_video|Add3~1\,
	combout => \ega_vga_video|Add3~2_combout\,
	cout => \ega_vga_video|Add3~3\);

-- Location: LCCOMB_X24_Y5_N2
\ega_vga_video|row_number[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[1]~3_combout\ = (\ega_vga_video|start_row\(1) & (((\ega_vga_video|Equal4~5_combout\) # (\ega_vga_video|Add3~2_combout\)))) # (!\ega_vga_video|start_row\(1) & (\ega_vga_video|row_number[9]~0_combout\ & 
-- ((\ega_vga_video|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number[9]~0_combout\,
	datab => \ega_vga_video|start_row\(1),
	datac => \ega_vga_video|Equal4~5_combout\,
	datad => \ega_vga_video|Add3~2_combout\,
	combout => \ega_vga_video|row_number[1]~3_combout\);

-- Location: FF_X24_Y5_N3
\ega_vga_video|row_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[1]~3_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(1));

-- Location: LCCOMB_X23_Y4_N14
\ega_genlock|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~2_combout\ = (\ega_genlock|row_number\(1) & (!\ega_genlock|Add14~1\)) # (!\ega_genlock|row_number\(1) & ((\ega_genlock|Add14~1\) # (GND)))
-- \ega_genlock|Add14~3\ = CARRY((!\ega_genlock|Add14~1\) # (!\ega_genlock|row_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|row_number\(1),
	datad => VCC,
	cin => \ega_genlock|Add14~1\,
	combout => \ega_genlock|Add14~2_combout\,
	cout => \ega_genlock|Add14~3\);

-- Location: FF_X23_Y4_N15
\ega_genlock|row_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~2_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(1));

-- Location: LCCOMB_X24_Y6_N18
\ega_sram|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector19~0_combout\ = (!\ega_vga_video|rd_req~q\ & ((\ega_genlock|wr_req~q\ & ((\ega_genlock|row_number\(1)))) # (!\ega_genlock|wr_req~q\ & (\ega_sram|SramAddress\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(10),
	datab => \ega_genlock|row_number\(1),
	datac => \ega_genlock|wr_req~q\,
	datad => \ega_vga_video|rd_req~q\,
	combout => \ega_sram|Selector19~0_combout\);

-- Location: LCCOMB_X24_Y6_N28
\ega_sram|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector19~1_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Selector19~0_combout\) # ((\ega_vga_video|row_number\(1) & \ega_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(1),
	datab => \ega_vga_video|rd_req~q\,
	datac => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \ega_sram|Selector19~0_combout\,
	combout => \ega_sram|Selector19~1_combout\);

-- Location: LCCOMB_X24_Y6_N10
\ega_sram|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector19~2_combout\ = (\ega_sram|SramAddress\(10) & (\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((!\ega_sram|wren~0_combout\) # (!\ega_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(10),
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \ega_sram|wren~0_combout\,
	combout => \ega_sram|Selector19~2_combout\);

-- Location: LCCOMB_X24_Y6_N22
\ega_sram|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector19~3_combout\ = (\ega_sram|Selector19~1_combout\) # ((\ega_sram|Selector19~2_combout\) # ((\ega_sram|Add1~20_combout\ & \ega_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~20_combout\,
	datab => \ega_sram|Selector19~1_combout\,
	datac => \ega_sram|SramAddress[0]~15_combout\,
	datad => \ega_sram|Selector19~2_combout\,
	combout => \ega_sram|Selector19~3_combout\);

-- Location: FF_X24_Y6_N7
\ega_sram|SramAddress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[10]~1_combout\,
	asdata => \ega_sram|Selector19~3_combout\,
	sload => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(10));

-- Location: LCCOMB_X25_Y9_N6
\ega_sram|SramAdr[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[10]~10_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~20_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(10),
	datad => \ega_sram|Add1~20_combout\,
	combout => \ega_sram|SramAdr[10]~10_combout\);

-- Location: FF_X25_Y9_N7
\ega_sram|SramAdr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[10]~10_combout\,
	asdata => \ega_sram|SramAddress\(10),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(10));

-- Location: LCCOMB_X25_Y13_N2
\mda_sram|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~20_combout\ = (\mda_sram|SramAddress\(10) & (\mda_sram|Add1~19\ $ (GND))) # (!\mda_sram|SramAddress\(10) & (!\mda_sram|Add1~19\ & VCC))
-- \mda_sram|Add1~21\ = CARRY((\mda_sram|SramAddress\(10) & !\mda_sram|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(10),
	datad => VCC,
	cin => \mda_sram|Add1~19\,
	combout => \mda_sram|Add1~20_combout\,
	cout => \mda_sram|Add1~21\);

-- Location: LCCOMB_X24_Y14_N30
\mda_sram|SramAddress[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[10]~1_combout\ = (\mda_sram|SramAddress~9_combout\ & (\mda_sram|Add1~20_combout\)) # (!\mda_sram|SramAddress~9_combout\ & ((\mda_sram|SramAddress\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Add1~20_combout\,
	datac => \mda_sram|SramAddress\(10),
	datad => \mda_sram|SramAddress~9_combout\,
	combout => \mda_sram|SramAddress[10]~1_combout\);

-- Location: LCCOMB_X24_Y17_N12
\mda_vga_video|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~1\ = CARRY(\mda_vga_video|row_number\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|row_number\(0),
	datad => VCC,
	cout => \mda_vga_video|Add3~1\);

-- Location: LCCOMB_X24_Y17_N14
\mda_vga_video|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~2_combout\ = (\mda_vga_video|row_number\(1) & (!\mda_vga_video|Add3~1\)) # (!\mda_vga_video|row_number\(1) & ((\mda_vga_video|Add3~1\) # (GND)))
-- \mda_vga_video|Add3~3\ = CARRY((!\mda_vga_video|Add3~1\) # (!\mda_vga_video|row_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|row_number\(1),
	datad => VCC,
	cin => \mda_vga_video|Add3~1\,
	combout => \mda_vga_video|Add3~2_combout\,
	cout => \mda_vga_video|Add3~3\);

-- Location: FF_X26_Y17_N13
\mda_genlock|adjust_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mda_genlock|adj_y\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_y\(1));

-- Location: FF_X25_Y17_N5
\mda_vga_video|start_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mda_genlock|adjust_y\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_row\(1));

-- Location: LCCOMB_X24_Y17_N8
\mda_vga_video|row_number[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[1]~3_combout\ = (\mda_vga_video|Add3~2_combout\ & ((\mda_vga_video|row_number[9]~0_combout\) # ((\mda_vga_video|start_row\(1))))) # (!\mda_vga_video|Add3~2_combout\ & (((\mda_vga_video|Equal4~4_combout\ & 
-- \mda_vga_video|start_row\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number[9]~0_combout\,
	datab => \mda_vga_video|Equal4~4_combout\,
	datac => \mda_vga_video|Add3~2_combout\,
	datad => \mda_vga_video|start_row\(1),
	combout => \mda_vga_video|row_number[1]~3_combout\);

-- Location: FF_X24_Y17_N9
\mda_vga_video|row_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[1]~3_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(1));

-- Location: LCCOMB_X23_Y14_N6
\mda_genlock|Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~0_combout\ = \mda_genlock|row_number\(0) $ (VCC)
-- \mda_genlock|Add14~1\ = CARRY(\mda_genlock|row_number\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|row_number\(0),
	datad => VCC,
	combout => \mda_genlock|Add14~0_combout\,
	cout => \mda_genlock|Add14~1\);

-- Location: LCCOMB_X23_Y14_N8
\mda_genlock|Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~2_combout\ = (\mda_genlock|row_number\(1) & (!\mda_genlock|Add14~1\)) # (!\mda_genlock|row_number\(1) & ((\mda_genlock|Add14~1\) # (GND)))
-- \mda_genlock|Add14~3\ = CARRY((!\mda_genlock|Add14~1\) # (!\mda_genlock|row_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|row_number\(1),
	datad => VCC,
	cin => \mda_genlock|Add14~1\,
	combout => \mda_genlock|Add14~2_combout\,
	cout => \mda_genlock|Add14~3\);

-- Location: LCCOMB_X23_Y14_N28
\mda_genlock|row_number~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~1_combout\ = (\mda_sync_level|hblank~q\ & ((\mda_genlock|process_12~4_combout\ & ((\mda_genlock|row_number\(1)))) # (!\mda_genlock|process_12~4_combout\ & (\mda_genlock|Add14~2_combout\)))) # (!\mda_sync_level|hblank~q\ & 
-- (((\mda_genlock|row_number\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hblank~q\,
	datab => \mda_genlock|Add14~2_combout\,
	datac => \mda_genlock|row_number\(1),
	datad => \mda_genlock|process_12~4_combout\,
	combout => \mda_genlock|row_number~1_combout\);

-- Location: FF_X23_Y14_N29
\mda_genlock|row_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~1_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(1));

-- Location: LCCOMB_X24_Y14_N28
\mda_sram|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector19~0_combout\ = (!\mda_vga_video|rd_req~q\ & ((\mda_genlock|wr_req~q\ & (\mda_genlock|row_number\(1))) # (!\mda_genlock|wr_req~q\ & ((\mda_sram|SramAddress\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|wr_req~q\,
	datab => \mda_genlock|row_number\(1),
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_sram|SramAddress\(10),
	combout => \mda_sram|Selector19~0_combout\);

-- Location: LCCOMB_X24_Y14_N12
\mda_sram|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector19~1_combout\ = (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Selector19~0_combout\) # ((\mda_vga_video|rd_req~q\ & \mda_vga_video|row_number\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_vga_video|rd_req~q\,
	datac => \mda_vga_video|row_number\(1),
	datad => \mda_sram|Selector19~0_combout\,
	combout => \mda_sram|Selector19~1_combout\);

-- Location: LCCOMB_X24_Y14_N20
\mda_sram|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector19~2_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sram|SramAddress\(10) & ((!\mda_sram|wren~0_combout\) # (!\mda_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|SramAddress\(10),
	datac => \mda_sram|SramRoutineSeq\(0),
	datad => \mda_sram|wren~0_combout\,
	combout => \mda_sram|Selector19~2_combout\);

-- Location: LCCOMB_X24_Y14_N4
\mda_sram|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector19~3_combout\ = (\mda_sram|Selector19~1_combout\) # ((\mda_sram|Selector19~2_combout\) # ((\mda_sram|Add1~20_combout\ & \mda_sram|SramAddress[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector19~1_combout\,
	datab => \mda_sram|Selector19~2_combout\,
	datac => \mda_sram|Add1~20_combout\,
	datad => \mda_sram|SramAddress[0]~12_combout\,
	combout => \mda_sram|Selector19~3_combout\);

-- Location: FF_X24_Y14_N31
\mda_sram|SramAddress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[10]~1_combout\,
	asdata => \mda_sram|Selector19~3_combout\,
	sload => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(10));

-- Location: LCCOMB_X25_Y13_N20
\mda_sram|SramAdr[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[10]~11_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~20_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(10),
	datad => \mda_sram|Add1~20_combout\,
	combout => \mda_sram|SramAdr[10]~11_combout\);

-- Location: FF_X25_Y13_N21
\mda_sram|SramAdr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[10]~11_combout\,
	asdata => \mda_sram|SramAddress\(10),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(10));

-- Location: LCCOMB_X25_Y9_N4
\ega_sram|pMemAdr[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[10]~51_combout\ = (\ega_sram|SramAdr\(10) & (((\mda_sram|SramAdr\(10)) # (!\mda_sram|SramAdr[2]~en_q\)))) # (!\ega_sram|SramAdr\(10) & (!\ega_sram|SramAdr[4]~en_q\ & ((\mda_sram|SramAdr\(10)) # (!\mda_sram|SramAdr[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAdr\(10),
	datab => \ega_sram|SramAdr[4]~en_q\,
	datac => \mda_sram|SramAdr[2]~en_q\,
	datad => \mda_sram|SramAdr\(10),
	combout => \ega_sram|pMemAdr[10]~51_combout\);

-- Location: LCCOMB_X18_Y13_N12
\hgc_sram|SramAddress[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[10]~1_combout\ = (\hgc_sram|SramAddress~9_combout\ & ((\hgc_sram|Add1~20_combout\))) # (!\hgc_sram|SramAddress~9_combout\ & (\hgc_sram|SramAddress\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress~9_combout\,
	datac => \hgc_sram|SramAddress\(10),
	datad => \hgc_sram|Add1~20_combout\,
	combout => \hgc_sram|SramAddress[10]~1_combout\);

-- Location: LCCOMB_X12_Y13_N8
\hgc_vga_video|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~1\ = CARRY(\hgc_vga_video|row_number\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(0),
	datad => VCC,
	cout => \hgc_vga_video|Add3~1\);

-- Location: LCCOMB_X12_Y13_N10
\hgc_vga_video|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~2_combout\ = (\hgc_vga_video|row_number\(1) & (!\hgc_vga_video|Add3~1\)) # (!\hgc_vga_video|row_number\(1) & ((\hgc_vga_video|Add3~1\) # (GND)))
-- \hgc_vga_video|Add3~3\ = CARRY((!\hgc_vga_video|Add3~1\) # (!\hgc_vga_video|row_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|row_number\(1),
	datad => VCC,
	cin => \hgc_vga_video|Add3~1\,
	combout => \hgc_vga_video|Add3~2_combout\,
	cout => \hgc_vga_video|Add3~3\);

-- Location: FF_X10_Y13_N3
\hgc_genlock|adjust_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \hgc_genlock|adj_y\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_y\(1));

-- Location: FF_X13_Y13_N21
\hgc_vga_video|start_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \hgc_genlock|adjust_y\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_row\(1));

-- Location: LCCOMB_X13_Y13_N28
\hgc_vga_video|row_number[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[1]~3_combout\ = (\hgc_vga_video|Add3~2_combout\ & ((\hgc_vga_video|start_row\(1)) # ((\hgc_vga_video|row_number[9]~0_combout\)))) # (!\hgc_vga_video|Add3~2_combout\ & (\hgc_vga_video|start_row\(1) & 
-- (\hgc_vga_video|Equal4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Add3~2_combout\,
	datab => \hgc_vga_video|start_row\(1),
	datac => \hgc_vga_video|Equal4~4_combout\,
	datad => \hgc_vga_video|row_number[9]~0_combout\,
	combout => \hgc_vga_video|row_number[1]~3_combout\);

-- Location: FF_X13_Y13_N29
\hgc_vga_video|row_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[1]~3_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(1));

-- Location: LCCOMB_X14_Y13_N12
\hgc_genlock|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~0_combout\ = \hgc_genlock|row_number\(0) $ (VCC)
-- \hgc_genlock|Add15~1\ = CARRY(\hgc_genlock|row_number\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|row_number\(0),
	datad => VCC,
	combout => \hgc_genlock|Add15~0_combout\,
	cout => \hgc_genlock|Add15~1\);

-- Location: LCCOMB_X14_Y13_N14
\hgc_genlock|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~2_combout\ = (\hgc_genlock|row_number\(1) & (!\hgc_genlock|Add15~1\)) # (!\hgc_genlock|row_number\(1) & ((\hgc_genlock|Add15~1\) # (GND)))
-- \hgc_genlock|Add15~3\ = CARRY((!\hgc_genlock|Add15~1\) # (!\hgc_genlock|row_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|row_number\(1),
	datad => VCC,
	cin => \hgc_genlock|Add15~1\,
	combout => \hgc_genlock|Add15~2_combout\,
	cout => \hgc_genlock|Add15~3\);

-- Location: LCCOMB_X14_Y13_N6
\hgc_genlock|row_number~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~1_combout\ = (\hgc_sync_level|hblank~q\ & ((\hgc_genlock|process_13~4_combout\ & ((\hgc_genlock|row_number\(1)))) # (!\hgc_genlock|process_13~4_combout\ & (\hgc_genlock|Add15~2_combout\)))) # (!\hgc_sync_level|hblank~q\ & 
-- (((\hgc_genlock|row_number\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add15~2_combout\,
	datab => \hgc_sync_level|hblank~q\,
	datac => \hgc_genlock|row_number\(1),
	datad => \hgc_genlock|process_13~4_combout\,
	combout => \hgc_genlock|row_number~1_combout\);

-- Location: FF_X14_Y13_N7
\hgc_genlock|row_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~1_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(1));

-- Location: LCCOMB_X19_Y13_N6
\hgc_sram|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector19~0_combout\ = (!\hgc_vga_video|rd_req~q\ & ((\hgc_genlock|wr_req~q\ & (\hgc_genlock|row_number\(1))) # (!\hgc_genlock|wr_req~q\ & ((\hgc_sram|SramAddress\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|row_number\(1),
	datab => \hgc_sram|SramAddress\(10),
	datac => \hgc_genlock|wr_req~q\,
	datad => \hgc_vga_video|rd_req~q\,
	combout => \hgc_sram|Selector19~0_combout\);

-- Location: LCCOMB_X19_Y13_N14
\hgc_sram|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector19~1_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Selector19~0_combout\) # ((\hgc_vga_video|rd_req~q\ & \hgc_vga_video|row_number\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_vga_video|row_number\(1),
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|Selector19~0_combout\,
	combout => \hgc_sram|Selector19~1_combout\);

-- Location: LCCOMB_X19_Y13_N10
\hgc_sram|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector19~2_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & (\hgc_sram|SramAddress\(10) & ((!\hgc_sram|wren~0_combout\) # (!\hgc_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(10),
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|Selector19~2_combout\);

-- Location: LCCOMB_X19_Y13_N0
\hgc_sram|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector19~3_combout\ = (\hgc_sram|Selector19~1_combout\) # ((\hgc_sram|Selector19~2_combout\) # ((\hgc_sram|Add1~20_combout\ & \hgc_sram|SramAddress[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~20_combout\,
	datab => \hgc_sram|Selector19~1_combout\,
	datac => \hgc_sram|SramAddress[0]~10_combout\,
	datad => \hgc_sram|Selector19~2_combout\,
	combout => \hgc_sram|Selector19~3_combout\);

-- Location: FF_X18_Y13_N13
\hgc_sram|SramAddress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[10]~1_combout\,
	asdata => \hgc_sram|Selector19~3_combout\,
	sload => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(10));

-- Location: LCCOMB_X17_Y13_N2
\hgc_sram|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~20_combout\ = (\hgc_sram|SramAddress\(10) & (\hgc_sram|Add1~19\ $ (GND))) # (!\hgc_sram|SramAddress\(10) & (!\hgc_sram|Add1~19\ & VCC))
-- \hgc_sram|Add1~21\ = CARRY((\hgc_sram|SramAddress\(10) & !\hgc_sram|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(10),
	datad => VCC,
	cin => \hgc_sram|Add1~19\,
	combout => \hgc_sram|Add1~20_combout\,
	cout => \hgc_sram|Add1~21\);

-- Location: LCCOMB_X19_Y13_N4
\hgc_sram|SramAdr[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[10]~10_combout\ = (\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|Add1~20_combout\)) # (!\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|SramAddress\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|Add1~20_combout\,
	datac => \hgc_sram|SramAddress\(10),
	datad => \hgc_sram|SramRoutineSeq\(0),
	combout => \hgc_sram|SramAdr[10]~10_combout\);

-- Location: FF_X19_Y13_N5
\hgc_sram|SramAdr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[10]~10_combout\,
	asdata => \hgc_sram|SramAddress\(10),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(10));

-- Location: LCCOMB_X18_Y9_N24
\cga_sram|SramAddress[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[10]~1_combout\ = (\cga_sram|SramAddress~11_combout\ & ((\cga_sram|Add1~20_combout\))) # (!\cga_sram|SramAddress~11_combout\ & (\cga_sram|SramAddress\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress~11_combout\,
	datac => \cga_sram|SramAddress\(10),
	datad => \cga_sram|Add1~20_combout\,
	combout => \cga_sram|SramAddress[10]~1_combout\);

-- Location: LCCOMB_X13_Y9_N2
\cga_genlock|adjust_y[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adjust_y[1]~feeder_combout\ = \cga_genlock|adj_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adj_y\(1),
	combout => \cga_genlock|adjust_y[1]~feeder_combout\);

-- Location: FF_X13_Y9_N3
\cga_genlock|adjust_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adjust_y[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_y\(1));

-- Location: LCCOMB_X13_Y9_N4
\cga_vga_video|start_row[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|start_row[1]~feeder_combout\ = \cga_genlock|adjust_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adjust_y\(1),
	combout => \cga_vga_video|start_row[1]~feeder_combout\);

-- Location: FF_X13_Y9_N5
\cga_vga_video|start_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|start_row[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_row\(1));

-- Location: LCCOMB_X11_Y9_N4
\cga_vga_video|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~2_combout\ = (\cga_vga_video|row_number\(1) & (!\cga_vga_video|Add3~1\)) # (!\cga_vga_video|row_number\(1) & ((\cga_vga_video|Add3~1\) # (GND)))
-- \cga_vga_video|Add3~3\ = CARRY((!\cga_vga_video|Add3~1\) # (!\cga_vga_video|row_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(1),
	datad => VCC,
	cin => \cga_vga_video|Add3~1\,
	combout => \cga_vga_video|Add3~2_combout\,
	cout => \cga_vga_video|Add3~3\);

-- Location: LCCOMB_X12_Y9_N30
\cga_vga_video|row_number[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[1]~3_combout\ = (\cga_vga_video|start_row\(1) & (((\cga_vga_video|Add3~2_combout\) # (\cga_vga_video|Equal4~4_combout\)))) # (!\cga_vga_video|start_row\(1) & (\cga_vga_video|row_number[8]~0_combout\ & 
-- (\cga_vga_video|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|start_row\(1),
	datab => \cga_vga_video|row_number[8]~0_combout\,
	datac => \cga_vga_video|Add3~2_combout\,
	datad => \cga_vga_video|Equal4~4_combout\,
	combout => \cga_vga_video|row_number[1]~3_combout\);

-- Location: FF_X12_Y9_N31
\cga_vga_video|row_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[1]~3_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(1));

-- Location: LCCOMB_X13_Y9_N10
\cga_genlock|row_number[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[1]~13_combout\ = (\cga_genlock|row_number\(1) & (!\cga_genlock|row_number[0]~12\)) # (!\cga_genlock|row_number\(1) & ((\cga_genlock|row_number[0]~12\) # (GND)))
-- \cga_genlock|row_number[1]~14\ = CARRY((!\cga_genlock|row_number[0]~12\) # (!\cga_genlock|row_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|row_number\(1),
	datad => VCC,
	cin => \cga_genlock|row_number[0]~12\,
	combout => \cga_genlock|row_number[1]~13_combout\,
	cout => \cga_genlock|row_number[1]~14\);

-- Location: FF_X13_Y9_N11
\cga_genlock|row_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[1]~13_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(1));

-- Location: LCCOMB_X18_Y9_N18
\cga_sram|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector19~0_combout\ = (!\cga_vga_video|rd_req~q\ & ((\cga_genlock|wr_req~q\ & (\cga_genlock|row_number\(1))) # (!\cga_genlock|wr_req~q\ & ((\cga_sram|SramAddress\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|row_number\(1),
	datab => \cga_sram|SramAddress\(10),
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_genlock|wr_req~q\,
	combout => \cga_sram|Selector19~0_combout\);

-- Location: LCCOMB_X18_Y9_N2
\cga_sram|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector19~1_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Selector19~0_combout\) # ((\cga_vga_video|row_number\(1) & \cga_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(1),
	datab => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_sram|Selector19~0_combout\,
	combout => \cga_sram|Selector19~1_combout\);

-- Location: LCCOMB_X18_Y9_N22
\cga_sram|Selector19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector19~2_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sram|SramAddress\(10) & ((!\cga_sram|SramRoutineSeq\(0)) # (!\cga_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|wren~0_combout\,
	datab => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \cga_sram|SramRoutineSeq\(0),
	datad => \cga_sram|SramAddress\(10),
	combout => \cga_sram|Selector19~2_combout\);

-- Location: LCCOMB_X18_Y9_N14
\cga_sram|Selector19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector19~3_combout\ = (\cga_sram|Selector19~1_combout\) # ((\cga_sram|Selector19~2_combout\) # ((\cga_sram|Add1~20_combout\ & \cga_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~20_combout\,
	datab => \cga_sram|Selector19~1_combout\,
	datac => \cga_sram|Selector19~2_combout\,
	datad => \cga_sram|SramAddress[0]~15_combout\,
	combout => \cga_sram|Selector19~3_combout\);

-- Location: FF_X18_Y9_N25
\cga_sram|SramAddress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[10]~1_combout\,
	asdata => \cga_sram|Selector19~3_combout\,
	sload => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(10));

-- Location: LCCOMB_X17_Y9_N2
\cga_sram|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~20_combout\ = (\cga_sram|SramAddress\(10) & (\cga_sram|Add1~19\ $ (GND))) # (!\cga_sram|SramAddress\(10) & (!\cga_sram|Add1~19\ & VCC))
-- \cga_sram|Add1~21\ = CARRY((\cga_sram|SramAddress\(10) & !\cga_sram|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress\(10),
	datad => VCC,
	cin => \cga_sram|Add1~19\,
	combout => \cga_sram|Add1~20_combout\,
	cout => \cga_sram|Add1~21\);

-- Location: LCCOMB_X19_Y9_N12
\cga_sram|SramAdr[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[10]~10_combout\ = (\cga_sram|SramRoutineSeq\(0) & (\cga_sram|Add1~20_combout\)) # (!\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|SramAddress\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|Add1~20_combout\,
	datac => \cga_sram|SramAddress\(10),
	datad => \cga_sram|SramRoutineSeq\(0),
	combout => \cga_sram|SramAdr[10]~10_combout\);

-- Location: FF_X19_Y9_N13
\cga_sram|SramAdr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[10]~10_combout\,
	asdata => \cga_sram|SramAddress\(10),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(10));

-- Location: LCCOMB_X19_Y9_N4
\ega_sram|pMemAdr[10]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[10]~50_combout\ = (\hgc_sram|SramAdr[12]~en_q\ & (\hgc_sram|SramAdr\(10) & ((\cga_sram|SramAdr\(10)) # (!\cga_sram|SramAdr[0]~en_q\)))) # (!\hgc_sram|SramAdr[12]~en_q\ & (((\cga_sram|SramAdr\(10))) # (!\cga_sram|SramAdr[0]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr[12]~en_q\,
	datab => \cga_sram|SramAdr[0]~en_q\,
	datac => \hgc_sram|SramAdr\(10),
	datad => \cga_sram|SramAdr\(10),
	combout => \ega_sram|pMemAdr[10]~50_combout\);

-- Location: LCCOMB_X26_Y9_N4
\ega_sram|pMemAdr[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[10]~52_combout\ = (\ega_sram|pMemAdr[10]~51_combout\ & \ega_sram|pMemAdr[10]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|pMemAdr[10]~51_combout\,
	datac => \ega_sram|pMemAdr[10]~50_combout\,
	combout => \ega_sram|pMemAdr[10]~52_combout\);

-- Location: LCCOMB_X25_Y13_N4
\mda_sram|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~22_combout\ = (\mda_sram|SramAddress\(11) & (!\mda_sram|Add1~21\)) # (!\mda_sram|SramAddress\(11) & ((\mda_sram|Add1~21\) # (GND)))
-- \mda_sram|Add1~23\ = CARRY((!\mda_sram|Add1~21\) # (!\mda_sram|SramAddress\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(11),
	datad => VCC,
	cin => \mda_sram|Add1~21\,
	combout => \mda_sram|Add1~22_combout\,
	cout => \mda_sram|Add1~23\);

-- Location: LCCOMB_X23_Y13_N6
\mda_sram|SramAddress[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[11]~2_combout\ = (\mda_sram|SramAddress~9_combout\ & (\mda_sram|Add1~22_combout\)) # (!\mda_sram|SramAddress~9_combout\ & ((\mda_sram|SramAddress\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Add1~22_combout\,
	datac => \mda_sram|SramAddress\(11),
	datad => \mda_sram|SramAddress~9_combout\,
	combout => \mda_sram|SramAddress[11]~2_combout\);

-- Location: LCCOMB_X23_Y13_N22
\mda_sram|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector18~2_combout\ = (\mda_sram|SramAddress\(11) & (\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((!\mda_sram|SramRoutineSeq\(0)) # (!\mda_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(11),
	datab => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \mda_sram|wren~0_combout\,
	datad => \mda_sram|SramRoutineSeq\(0),
	combout => \mda_sram|Selector18~2_combout\);

-- Location: LCCOMB_X25_Y17_N10
\mda_genlock|adjust_y[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adjust_y[2]~feeder_combout\ = \mda_genlock|adj_y\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adj_y\(2),
	combout => \mda_genlock|adjust_y[2]~feeder_combout\);

-- Location: FF_X25_Y17_N11
\mda_genlock|adjust_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adjust_y[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_y\(2));

-- Location: FF_X24_Y17_N15
\mda_vga_video|start_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mda_genlock|adjust_y\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_row\(2));

-- Location: LCCOMB_X24_Y17_N16
\mda_vga_video|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~4_combout\ = (\mda_vga_video|row_number\(2) & (\mda_vga_video|Add3~3\ $ (GND))) # (!\mda_vga_video|row_number\(2) & (!\mda_vga_video|Add3~3\ & VCC))
-- \mda_vga_video|Add3~5\ = CARRY((\mda_vga_video|row_number\(2) & !\mda_vga_video|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(2),
	datad => VCC,
	cin => \mda_vga_video|Add3~3\,
	combout => \mda_vga_video|Add3~4_combout\,
	cout => \mda_vga_video|Add3~5\);

-- Location: LCCOMB_X24_Y17_N6
\mda_vga_video|row_number[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[2]~4_combout\ = (\mda_vga_video|start_row\(2) & ((\mda_vga_video|Equal4~4_combout\) # ((\mda_vga_video|Add3~4_combout\)))) # (!\mda_vga_video|start_row\(2) & (((\mda_vga_video|row_number[9]~0_combout\ & 
-- \mda_vga_video|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|start_row\(2),
	datab => \mda_vga_video|Equal4~4_combout\,
	datac => \mda_vga_video|row_number[9]~0_combout\,
	datad => \mda_vga_video|Add3~4_combout\,
	combout => \mda_vga_video|row_number[2]~4_combout\);

-- Location: FF_X24_Y17_N7
\mda_vga_video|row_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[2]~4_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(2));

-- Location: LCCOMB_X23_Y14_N10
\mda_genlock|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~4_combout\ = (\mda_genlock|row_number\(2) & (\mda_genlock|Add14~3\ $ (GND))) # (!\mda_genlock|row_number\(2) & (!\mda_genlock|Add14~3\ & VCC))
-- \mda_genlock|Add14~5\ = CARRY((\mda_genlock|row_number\(2) & !\mda_genlock|Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|row_number\(2),
	datad => VCC,
	cin => \mda_genlock|Add14~3\,
	combout => \mda_genlock|Add14~4_combout\,
	cout => \mda_genlock|Add14~5\);

-- Location: LCCOMB_X22_Y14_N26
\mda_genlock|row_number~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~2_combout\ = (\mda_sync_level|hblank~q\ & ((\mda_genlock|process_12~4_combout\ & ((\mda_genlock|row_number\(2)))) # (!\mda_genlock|process_12~4_combout\ & (\mda_genlock|Add14~4_combout\)))) # (!\mda_sync_level|hblank~q\ & 
-- (((\mda_genlock|row_number\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hblank~q\,
	datab => \mda_genlock|Add14~4_combout\,
	datac => \mda_genlock|row_number\(2),
	datad => \mda_genlock|process_12~4_combout\,
	combout => \mda_genlock|row_number~2_combout\);

-- Location: FF_X22_Y14_N27
\mda_genlock|row_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~2_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(2));

-- Location: LCCOMB_X23_Y13_N28
\mda_sram|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector18~0_combout\ = (!\mda_vga_video|rd_req~q\ & ((\mda_genlock|wr_req~q\ & ((\mda_genlock|row_number\(2)))) # (!\mda_genlock|wr_req~q\ & (\mda_sram|SramAddress\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(11),
	datab => \mda_genlock|row_number\(2),
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_genlock|wr_req~q\,
	combout => \mda_sram|Selector18~0_combout\);

-- Location: LCCOMB_X24_Y13_N24
\mda_sram|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector18~1_combout\ = (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Selector18~0_combout\) # ((\mda_vga_video|rd_req~q\ & \mda_vga_video|row_number\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|rd_req~q\,
	datab => \mda_vga_video|row_number\(2),
	datac => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \mda_sram|Selector18~0_combout\,
	combout => \mda_sram|Selector18~1_combout\);

-- Location: LCCOMB_X23_Y13_N4
\mda_sram|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector18~3_combout\ = (\mda_sram|Selector18~2_combout\) # ((\mda_sram|Selector18~1_combout\) # ((\mda_sram|Add1~22_combout\ & \mda_sram|SramAddress[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector18~2_combout\,
	datab => \mda_sram|Selector18~1_combout\,
	datac => \mda_sram|Add1~22_combout\,
	datad => \mda_sram|SramAddress[0]~12_combout\,
	combout => \mda_sram|Selector18~3_combout\);

-- Location: FF_X23_Y13_N7
\mda_sram|SramAddress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[11]~2_combout\,
	asdata => \mda_sram|Selector18~3_combout\,
	sload => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(11));

-- Location: LCCOMB_X24_Y13_N16
\mda_sram|SramAdr[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[11]~12_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~22_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(11),
	datad => \mda_sram|Add1~22_combout\,
	combout => \mda_sram|SramAdr[11]~12_combout\);

-- Location: FF_X24_Y13_N17
\mda_sram|SramAdr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[11]~12_combout\,
	asdata => \mda_sram|SramAddress\(11),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(11));

-- Location: LCCOMB_X24_Y6_N16
\ega_sram|SramAddress[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[11]~2_combout\ = (\ega_sram|SramAddress~11_combout\ & ((\ega_sram|Add1~22_combout\))) # (!\ega_sram|SramAddress~11_combout\ & (\ega_sram|SramAddress\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress~11_combout\,
	datac => \ega_sram|SramAddress\(11),
	datad => \ega_sram|Add1~22_combout\,
	combout => \ega_sram|SramAddress[11]~2_combout\);

-- Location: LCCOMB_X23_Y2_N16
\ega_genlock|adjust_y[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adjust_y[2]~1_combout\ = !\ega_genlock|adj_y\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adj_y\(2),
	combout => \ega_genlock|adjust_y[2]~1_combout\);

-- Location: FF_X23_Y2_N17
\ega_genlock|adjust_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adjust_y[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_y\(2));

-- Location: FF_X24_Y5_N5
\ega_vga_video|start_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \ega_genlock|adjust_y\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_row\(2));

-- Location: LCCOMB_X24_Y5_N8
\ega_vga_video|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~4_combout\ = (\ega_vga_video|row_number\(2) & (\ega_vga_video|Add3~3\ $ (GND))) # (!\ega_vga_video|row_number\(2) & (!\ega_vga_video|Add3~3\ & VCC))
-- \ega_vga_video|Add3~5\ = CARRY((\ega_vga_video|row_number\(2) & !\ega_vga_video|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|row_number\(2),
	datad => VCC,
	cin => \ega_vga_video|Add3~3\,
	combout => \ega_vga_video|Add3~4_combout\,
	cout => \ega_vga_video|Add3~5\);

-- Location: LCCOMB_X24_Y5_N0
\ega_vga_video|row_number[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[2]~4_combout\ = (\ega_vga_video|start_row\(2) & ((\ega_vga_video|Equal4~5_combout\) # ((\ega_vga_video|Add3~4_combout\)))) # (!\ega_vga_video|start_row\(2) & (((\ega_vga_video|Add3~4_combout\ & 
-- \ega_vga_video|row_number[9]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal4~5_combout\,
	datab => \ega_vga_video|start_row\(2),
	datac => \ega_vga_video|Add3~4_combout\,
	datad => \ega_vga_video|row_number[9]~0_combout\,
	combout => \ega_vga_video|row_number[2]~4_combout\);

-- Location: FF_X24_Y5_N1
\ega_vga_video|row_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[2]~4_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(2));

-- Location: LCCOMB_X23_Y4_N16
\ega_genlock|Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~4_combout\ = (\ega_genlock|row_number\(2) & (\ega_genlock|Add14~3\ $ (GND))) # (!\ega_genlock|row_number\(2) & (!\ega_genlock|Add14~3\ & VCC))
-- \ega_genlock|Add14~5\ = CARRY((\ega_genlock|row_number\(2) & !\ega_genlock|Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|row_number\(2),
	datad => VCC,
	cin => \ega_genlock|Add14~3\,
	combout => \ega_genlock|Add14~4_combout\,
	cout => \ega_genlock|Add14~5\);

-- Location: FF_X23_Y4_N17
\ega_genlock|row_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~4_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(2));

-- Location: LCCOMB_X24_Y6_N20
\ega_sram|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector18~0_combout\ = (!\ega_vga_video|rd_req~q\ & ((\ega_genlock|wr_req~q\ & (\ega_genlock|row_number\(2))) # (!\ega_genlock|wr_req~q\ & ((\ega_sram|SramAddress\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number\(2),
	datab => \ega_sram|SramAddress\(11),
	datac => \ega_genlock|wr_req~q\,
	datad => \ega_vga_video|rd_req~q\,
	combout => \ega_sram|Selector18~0_combout\);

-- Location: LCCOMB_X24_Y6_N24
\ega_sram|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector18~1_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Selector18~0_combout\) # ((\ega_vga_video|row_number\(2) & \ega_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(2),
	datab => \ega_vga_video|rd_req~q\,
	datac => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \ega_sram|Selector18~0_combout\,
	combout => \ega_sram|Selector18~1_combout\);

-- Location: LCCOMB_X24_Y6_N4
\ega_sram|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector18~2_combout\ = (\ega_sram|SramRoutine.SramRoutine_Load~q\ & (\ega_sram|SramAddress\(11) & ((!\ega_sram|wren~0_combout\) # (!\ega_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \ega_sram|SramAddress\(11),
	datac => \ega_sram|SramRoutineSeq\(0),
	datad => \ega_sram|wren~0_combout\,
	combout => \ega_sram|Selector18~2_combout\);

-- Location: LCCOMB_X24_Y6_N30
\ega_sram|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector18~3_combout\ = (\ega_sram|Selector18~1_combout\) # ((\ega_sram|Selector18~2_combout\) # ((\ega_sram|Add1~22_combout\ & \ega_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~22_combout\,
	datab => \ega_sram|Selector18~1_combout\,
	datac => \ega_sram|Selector18~2_combout\,
	datad => \ega_sram|SramAddress[0]~15_combout\,
	combout => \ega_sram|Selector18~3_combout\);

-- Location: FF_X24_Y6_N17
\ega_sram|SramAddress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[11]~2_combout\,
	asdata => \ega_sram|Selector18~3_combout\,
	sload => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(11));

-- Location: LCCOMB_X25_Y6_N4
\ega_sram|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~22_combout\ = (\ega_sram|SramAddress\(11) & (!\ega_sram|Add1~21\)) # (!\ega_sram|SramAddress\(11) & ((\ega_sram|Add1~21\) # (GND)))
-- \ega_sram|Add1~23\ = CARRY((!\ega_sram|Add1~21\) # (!\ega_sram|SramAddress\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(11),
	datad => VCC,
	cin => \ega_sram|Add1~21\,
	combout => \ega_sram|Add1~22_combout\,
	cout => \ega_sram|Add1~23\);

-- Location: LCCOMB_X25_Y9_N24
\ega_sram|SramAdr[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[11]~11_combout\ = (\ega_sram|SramRoutineSeq\(0) & (\ega_sram|Add1~22_combout\)) # (!\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|SramAddress\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|Add1~22_combout\,
	datac => \ega_sram|SramAddress\(11),
	datad => \ega_sram|SramRoutineSeq\(0),
	combout => \ega_sram|SramAdr[11]~11_combout\);

-- Location: FF_X25_Y9_N25
\ega_sram|SramAdr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[11]~11_combout\,
	asdata => \ega_sram|SramAddress\(11),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(11));

-- Location: LCCOMB_X25_Y9_N22
\ega_sram|pMemAdr[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[11]~54_combout\ = (\mda_sram|SramAdr\(11) & (((\ega_sram|SramAdr\(11))) # (!\ega_sram|SramAdr[4]~en_q\))) # (!\mda_sram|SramAdr\(11) & (!\mda_sram|SramAdr[2]~en_q\ & ((\ega_sram|SramAdr\(11)) # (!\ega_sram|SramAdr[4]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr\(11),
	datab => \ega_sram|SramAdr[4]~en_q\,
	datac => \mda_sram|SramAdr[2]~en_q\,
	datad => \ega_sram|SramAdr\(11),
	combout => \ega_sram|pMemAdr[11]~54_combout\);

-- Location: LCCOMB_X16_Y13_N16
\hgc_sram|SramAddress[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[11]~2_combout\ = (\hgc_sram|SramAddress~9_combout\ & (\hgc_sram|Add1~22_combout\)) # (!\hgc_sram|SramAddress~9_combout\ & ((\hgc_sram|SramAddress\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~22_combout\,
	datac => \hgc_sram|SramAddress\(11),
	datad => \hgc_sram|SramAddress~9_combout\,
	combout => \hgc_sram|SramAddress[11]~2_combout\);

-- Location: LCCOMB_X12_Y13_N12
\hgc_vga_video|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~4_combout\ = (\hgc_vga_video|row_number\(2) & (\hgc_vga_video|Add3~3\ $ (GND))) # (!\hgc_vga_video|row_number\(2) & (!\hgc_vga_video|Add3~3\ & VCC))
-- \hgc_vga_video|Add3~5\ = CARRY((\hgc_vga_video|row_number\(2) & !\hgc_vga_video|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(2),
	datad => VCC,
	cin => \hgc_vga_video|Add3~3\,
	combout => \hgc_vga_video|Add3~4_combout\,
	cout => \hgc_vga_video|Add3~5\);

-- Location: LCCOMB_X10_Y13_N6
\hgc_genlock|adjust_y[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adjust_y[2]~feeder_combout\ = \hgc_genlock|adj_y\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adj_y\(2),
	combout => \hgc_genlock|adjust_y[2]~feeder_combout\);

-- Location: FF_X10_Y13_N7
\hgc_genlock|adjust_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adjust_y[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_y\(2));

-- Location: LCCOMB_X13_Y13_N26
\hgc_vga_video|start_row[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|start_row[2]~feeder_combout\ = \hgc_genlock|adjust_y\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adjust_y\(2),
	combout => \hgc_vga_video|start_row[2]~feeder_combout\);

-- Location: FF_X13_Y13_N27
\hgc_vga_video|start_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|start_row[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_row\(2));

-- Location: LCCOMB_X13_Y13_N30
\hgc_vga_video|row_number[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[2]~4_combout\ = (\hgc_vga_video|Add3~4_combout\ & (((\hgc_vga_video|row_number[9]~0_combout\) # (\hgc_vga_video|start_row\(2))))) # (!\hgc_vga_video|Add3~4_combout\ & (\hgc_vga_video|Equal4~4_combout\ & 
-- ((\hgc_vga_video|start_row\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal4~4_combout\,
	datab => \hgc_vga_video|row_number[9]~0_combout\,
	datac => \hgc_vga_video|Add3~4_combout\,
	datad => \hgc_vga_video|start_row\(2),
	combout => \hgc_vga_video|row_number[2]~4_combout\);

-- Location: FF_X13_Y13_N31
\hgc_vga_video|row_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[2]~4_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(2));

-- Location: LCCOMB_X14_Y13_N16
\hgc_genlock|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~4_combout\ = (\hgc_genlock|row_number\(2) & (\hgc_genlock|Add15~3\ $ (GND))) # (!\hgc_genlock|row_number\(2) & (!\hgc_genlock|Add15~3\ & VCC))
-- \hgc_genlock|Add15~5\ = CARRY((\hgc_genlock|row_number\(2) & !\hgc_genlock|Add15~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|row_number\(2),
	datad => VCC,
	cin => \hgc_genlock|Add15~3\,
	combout => \hgc_genlock|Add15~4_combout\,
	cout => \hgc_genlock|Add15~5\);

-- Location: LCCOMB_X14_Y12_N20
\hgc_genlock|row_number~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~2_combout\ = (\hgc_genlock|process_13~4_combout\ & (((\hgc_genlock|row_number\(2))))) # (!\hgc_genlock|process_13~4_combout\ & ((\hgc_sync_level|hblank~q\ & ((\hgc_genlock|Add15~4_combout\))) # (!\hgc_sync_level|hblank~q\ & 
-- (\hgc_genlock|row_number\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_13~4_combout\,
	datab => \hgc_sync_level|hblank~q\,
	datac => \hgc_genlock|row_number\(2),
	datad => \hgc_genlock|Add15~4_combout\,
	combout => \hgc_genlock|row_number~2_combout\);

-- Location: FF_X14_Y12_N21
\hgc_genlock|row_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~2_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(2));

-- Location: LCCOMB_X16_Y13_N2
\hgc_sram|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector18~0_combout\ = (!\hgc_vga_video|rd_req~q\ & ((\hgc_genlock|wr_req~q\ & (\hgc_genlock|row_number\(2))) # (!\hgc_genlock|wr_req~q\ & ((\hgc_sram|SramAddress\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|row_number\(2),
	datab => \hgc_sram|SramAddress\(11),
	datac => \hgc_genlock|wr_req~q\,
	datad => \hgc_vga_video|rd_req~q\,
	combout => \hgc_sram|Selector18~0_combout\);

-- Location: LCCOMB_X16_Y13_N28
\hgc_sram|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector18~1_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Selector18~0_combout\) # ((\hgc_vga_video|rd_req~q\ & \hgc_vga_video|row_number\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \hgc_vga_video|row_number\(2),
	datad => \hgc_sram|Selector18~0_combout\,
	combout => \hgc_sram|Selector18~1_combout\);

-- Location: LCCOMB_X16_Y13_N4
\hgc_sram|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector18~2_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & (\hgc_sram|SramAddress\(11) & ((!\hgc_sram|wren~0_combout\) # (!\hgc_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \hgc_sram|SramAddress\(11),
	datac => \hgc_sram|SramRoutineSeq\(0),
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|Selector18~2_combout\);

-- Location: LCCOMB_X16_Y13_N26
\hgc_sram|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector18~3_combout\ = (\hgc_sram|Selector18~1_combout\) # ((\hgc_sram|Selector18~2_combout\) # ((\hgc_sram|Add1~22_combout\ & \hgc_sram|SramAddress[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~22_combout\,
	datab => \hgc_sram|Selector18~1_combout\,
	datac => \hgc_sram|SramAddress[0]~10_combout\,
	datad => \hgc_sram|Selector18~2_combout\,
	combout => \hgc_sram|Selector18~3_combout\);

-- Location: FF_X16_Y13_N17
\hgc_sram|SramAddress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[11]~2_combout\,
	asdata => \hgc_sram|Selector18~3_combout\,
	sload => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(11));

-- Location: LCCOMB_X17_Y13_N4
\hgc_sram|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~22_combout\ = (\hgc_sram|SramAddress\(11) & (!\hgc_sram|Add1~21\)) # (!\hgc_sram|SramAddress\(11) & ((\hgc_sram|Add1~21\) # (GND)))
-- \hgc_sram|Add1~23\ = CARRY((!\hgc_sram|Add1~21\) # (!\hgc_sram|SramAddress\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(11),
	datad => VCC,
	cin => \hgc_sram|Add1~21\,
	combout => \hgc_sram|Add1~22_combout\,
	cout => \hgc_sram|Add1~23\);

-- Location: LCCOMB_X17_Y13_N22
\hgc_sram|SramAdr[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[11]~11_combout\ = (\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|Add1~22_combout\)) # (!\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|SramAddress\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|Add1~22_combout\,
	datac => \hgc_sram|SramAddress\(11),
	datad => \hgc_sram|SramRoutineSeq\(0),
	combout => \hgc_sram|SramAdr[11]~11_combout\);

-- Location: FF_X17_Y13_N23
\hgc_sram|SramAdr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[11]~11_combout\,
	asdata => \hgc_sram|SramAddress\(11),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(11));

-- Location: LCCOMB_X17_Y9_N4
\cga_sram|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~22_combout\ = (\cga_sram|SramAddress\(11) & (!\cga_sram|Add1~21\)) # (!\cga_sram|SramAddress\(11) & ((\cga_sram|Add1~21\) # (GND)))
-- \cga_sram|Add1~23\ = CARRY((!\cga_sram|Add1~21\) # (!\cga_sram|SramAddress\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(11),
	datad => VCC,
	cin => \cga_sram|Add1~21\,
	combout => \cga_sram|Add1~22_combout\,
	cout => \cga_sram|Add1~23\);

-- Location: LCCOMB_X18_Y9_N20
\cga_sram|SramAddress[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[11]~2_combout\ = (\cga_sram|SramAddress~11_combout\ & (\cga_sram|Add1~22_combout\)) # (!\cga_sram|SramAddress~11_combout\ & ((\cga_sram|SramAddress\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|Add1~22_combout\,
	datac => \cga_sram|SramAddress\(11),
	datad => \cga_sram|SramAddress~11_combout\,
	combout => \cga_sram|SramAddress[11]~2_combout\);

-- Location: FF_X13_Y7_N25
\cga_genlock|adjust_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|adj_y\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_y\(2));

-- Location: FF_X11_Y9_N3
\cga_vga_video|start_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \cga_genlock|adjust_y\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_row\(2));

-- Location: LCCOMB_X11_Y9_N6
\cga_vga_video|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~4_combout\ = (\cga_vga_video|row_number\(2) & (\cga_vga_video|Add3~3\ $ (GND))) # (!\cga_vga_video|row_number\(2) & (!\cga_vga_video|Add3~3\ & VCC))
-- \cga_vga_video|Add3~5\ = CARRY((\cga_vga_video|row_number\(2) & !\cga_vga_video|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|row_number\(2),
	datad => VCC,
	cin => \cga_vga_video|Add3~3\,
	combout => \cga_vga_video|Add3~4_combout\,
	cout => \cga_vga_video|Add3~5\);

-- Location: LCCOMB_X11_Y9_N28
\cga_vga_video|row_number[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[2]~4_combout\ = (\cga_vga_video|start_row\(2) & ((\cga_vga_video|Equal4~4_combout\) # ((\cga_vga_video|Add3~4_combout\)))) # (!\cga_vga_video|start_row\(2) & (((\cga_vga_video|row_number[8]~0_combout\ & 
-- \cga_vga_video|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal4~4_combout\,
	datab => \cga_vga_video|start_row\(2),
	datac => \cga_vga_video|row_number[8]~0_combout\,
	datad => \cga_vga_video|Add3~4_combout\,
	combout => \cga_vga_video|row_number[2]~4_combout\);

-- Location: FF_X11_Y9_N29
\cga_vga_video|row_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[2]~4_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(2));

-- Location: LCCOMB_X13_Y9_N12
\cga_genlock|row_number[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[2]~15_combout\ = (\cga_genlock|row_number\(2) & (\cga_genlock|row_number[1]~14\ $ (GND))) # (!\cga_genlock|row_number\(2) & (!\cga_genlock|row_number[1]~14\ & VCC))
-- \cga_genlock|row_number[2]~16\ = CARRY((\cga_genlock|row_number\(2) & !\cga_genlock|row_number[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|row_number\(2),
	datad => VCC,
	cin => \cga_genlock|row_number[1]~14\,
	combout => \cga_genlock|row_number[2]~15_combout\,
	cout => \cga_genlock|row_number[2]~16\);

-- Location: FF_X13_Y9_N13
\cga_genlock|row_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[2]~15_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(2));

-- Location: LCCOMB_X18_Y9_N0
\cga_sram|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector18~0_combout\ = (!\cga_vga_video|rd_req~q\ & ((\cga_genlock|wr_req~q\ & (\cga_genlock|row_number\(2))) # (!\cga_genlock|wr_req~q\ & ((\cga_sram|SramAddress\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|wr_req~q\,
	datab => \cga_genlock|row_number\(2),
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_sram|SramAddress\(11),
	combout => \cga_sram|Selector18~0_combout\);

-- Location: LCCOMB_X18_Y9_N6
\cga_sram|Selector18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector18~1_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Selector18~0_combout\) # ((\cga_vga_video|rd_req~q\ & \cga_vga_video|row_number\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|rd_req~q\,
	datab => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \cga_vga_video|row_number\(2),
	datad => \cga_sram|Selector18~0_combout\,
	combout => \cga_sram|Selector18~1_combout\);

-- Location: LCCOMB_X18_Y9_N26
\cga_sram|Selector18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector18~2_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sram|SramAddress\(11) & ((!\cga_sram|SramRoutineSeq\(0)) # (!\cga_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|wren~0_combout\,
	datab => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \cga_sram|SramRoutineSeq\(0),
	datad => \cga_sram|SramAddress\(11),
	combout => \cga_sram|Selector18~2_combout\);

-- Location: LCCOMB_X18_Y9_N30
\cga_sram|Selector18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector18~3_combout\ = (\cga_sram|Selector18~1_combout\) # ((\cga_sram|Selector18~2_combout\) # ((\cga_sram|Add1~22_combout\ & \cga_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector18~1_combout\,
	datab => \cga_sram|Add1~22_combout\,
	datac => \cga_sram|Selector18~2_combout\,
	datad => \cga_sram|SramAddress[0]~15_combout\,
	combout => \cga_sram|Selector18~3_combout\);

-- Location: FF_X18_Y9_N21
\cga_sram|SramAddress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[11]~2_combout\,
	asdata => \cga_sram|Selector18~3_combout\,
	sload => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(11));

-- Location: LCCOMB_X17_Y9_N20
\cga_sram|SramAdr[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[11]~11_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~22_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(11),
	datad => \cga_sram|Add1~22_combout\,
	combout => \cga_sram|SramAdr[11]~11_combout\);

-- Location: FF_X17_Y9_N21
\cga_sram|SramAdr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[11]~11_combout\,
	asdata => \cga_sram|SramAddress\(11),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(11));

-- Location: LCCOMB_X21_Y13_N14
\ega_sram|pMemAdr[11]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[11]~53_combout\ = (\cga_sram|SramAdr[0]~en_q\ & (\cga_sram|SramAdr\(11) & ((\hgc_sram|SramAdr\(11)) # (!\hgc_sram|SramAdr[12]~en_q\)))) # (!\cga_sram|SramAdr[0]~en_q\ & ((\hgc_sram|SramAdr\(11)) # ((!\hgc_sram|SramAdr[12]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAdr[0]~en_q\,
	datab => \hgc_sram|SramAdr\(11),
	datac => \cga_sram|SramAdr\(11),
	datad => \hgc_sram|SramAdr[12]~en_q\,
	combout => \ega_sram|pMemAdr[11]~53_combout\);

-- Location: LCCOMB_X22_Y13_N30
\ega_sram|pMemAdr[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[11]~55_combout\ = (\ega_sram|pMemAdr[11]~54_combout\ & \ega_sram|pMemAdr[11]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[11]~54_combout\,
	datad => \ega_sram|pMemAdr[11]~53_combout\,
	combout => \ega_sram|pMemAdr[11]~55_combout\);

-- Location: LCCOMB_X17_Y9_N6
\cga_sram|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~24_combout\ = (\cga_sram|SramAddress\(12) & (\cga_sram|Add1~23\ $ (GND))) # (!\cga_sram|SramAddress\(12) & (!\cga_sram|Add1~23\ & VCC))
-- \cga_sram|Add1~25\ = CARRY((\cga_sram|SramAddress\(12) & !\cga_sram|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(12),
	datad => VCC,
	cin => \cga_sram|Add1~23\,
	combout => \cga_sram|Add1~24_combout\,
	cout => \cga_sram|Add1~25\);

-- Location: LCCOMB_X16_Y9_N2
\cga_sram|SramAddress[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[12]~3_combout\ = (\cga_sram|SramAddress~11_combout\ & ((\cga_sram|Add1~24_combout\))) # (!\cga_sram|SramAddress~11_combout\ & (\cga_sram|SramAddress\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress~11_combout\,
	datac => \cga_sram|SramAddress\(12),
	datad => \cga_sram|Add1~24_combout\,
	combout => \cga_sram|SramAddress[12]~3_combout\);

-- Location: LCCOMB_X11_Y9_N8
\cga_vga_video|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~6_combout\ = (\cga_vga_video|row_number\(3) & (!\cga_vga_video|Add3~5\)) # (!\cga_vga_video|row_number\(3) & ((\cga_vga_video|Add3~5\) # (GND)))
-- \cga_vga_video|Add3~7\ = CARRY((!\cga_vga_video|Add3~5\) # (!\cga_vga_video|row_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|row_number\(3),
	datad => VCC,
	cin => \cga_vga_video|Add3~5\,
	combout => \cga_vga_video|Add3~6_combout\,
	cout => \cga_vga_video|Add3~7\);

-- Location: LCCOMB_X13_Y7_N26
\cga_genlock|adjust_y[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adjust_y[3]~feeder_combout\ = \cga_genlock|adj_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adj_y\(3),
	combout => \cga_genlock|adjust_y[3]~feeder_combout\);

-- Location: FF_X13_Y7_N27
\cga_genlock|adjust_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adjust_y[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_y\(3));

-- Location: LCCOMB_X13_Y9_N30
\cga_vga_video|start_row[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|start_row[3]~feeder_combout\ = \cga_genlock|adjust_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adjust_y\(3),
	combout => \cga_vga_video|start_row[3]~feeder_combout\);

-- Location: FF_X13_Y9_N31
\cga_vga_video|start_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|start_row[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_row\(3));

-- Location: LCCOMB_X12_Y9_N22
\cga_vga_video|row_number[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[3]~5_combout\ = (\cga_vga_video|Add3~6_combout\ & ((\cga_vga_video|row_number[8]~0_combout\) # ((\cga_vga_video|start_row\(3))))) # (!\cga_vga_video|Add3~6_combout\ & (((\cga_vga_video|start_row\(3) & 
-- \cga_vga_video|Equal4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Add3~6_combout\,
	datab => \cga_vga_video|row_number[8]~0_combout\,
	datac => \cga_vga_video|start_row\(3),
	datad => \cga_vga_video|Equal4~4_combout\,
	combout => \cga_vga_video|row_number[3]~5_combout\);

-- Location: FF_X12_Y9_N23
\cga_vga_video|row_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[3]~5_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(3));

-- Location: LCCOMB_X13_Y9_N14
\cga_genlock|row_number[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[3]~17_combout\ = (\cga_genlock|row_number\(3) & (!\cga_genlock|row_number[2]~16\)) # (!\cga_genlock|row_number\(3) & ((\cga_genlock|row_number[2]~16\) # (GND)))
-- \cga_genlock|row_number[3]~18\ = CARRY((!\cga_genlock|row_number[2]~16\) # (!\cga_genlock|row_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|row_number\(3),
	datad => VCC,
	cin => \cga_genlock|row_number[2]~16\,
	combout => \cga_genlock|row_number[3]~17_combout\,
	cout => \cga_genlock|row_number[3]~18\);

-- Location: FF_X13_Y9_N15
\cga_genlock|row_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[3]~17_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(3));

-- Location: LCCOMB_X16_Y9_N24
\cga_sram|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector17~0_combout\ = (!\cga_vga_video|rd_req~q\ & ((\cga_genlock|wr_req~q\ & (\cga_genlock|row_number\(3))) # (!\cga_genlock|wr_req~q\ & ((\cga_sram|SramAddress\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|row_number\(3),
	datab => \cga_genlock|wr_req~q\,
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_sram|SramAddress\(12),
	combout => \cga_sram|Selector17~0_combout\);

-- Location: LCCOMB_X16_Y9_N4
\cga_sram|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector17~1_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Selector17~0_combout\) # ((\cga_vga_video|rd_req~q\ & \cga_vga_video|row_number\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_vga_video|rd_req~q\,
	datac => \cga_vga_video|row_number\(3),
	datad => \cga_sram|Selector17~0_combout\,
	combout => \cga_sram|Selector17~1_combout\);

-- Location: LCCOMB_X17_Y9_N30
\cga_sram|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector17~2_combout\ = (\cga_sram|SramAddress\(12) & (\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((!\cga_sram|SramRoutineSeq\(0)) # (!\cga_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(12),
	datab => \cga_sram|wren~0_combout\,
	datac => \cga_sram|SramRoutineSeq\(0),
	datad => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \cga_sram|Selector17~2_combout\);

-- Location: LCCOMB_X16_Y9_N22
\cga_sram|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector17~3_combout\ = (\cga_sram|Selector17~1_combout\) # ((\cga_sram|Selector17~2_combout\) # ((\cga_sram|SramAddress[0]~15_combout\ & \cga_sram|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress[0]~15_combout\,
	datab => \cga_sram|Selector17~1_combout\,
	datac => \cga_sram|Selector17~2_combout\,
	datad => \cga_sram|Add1~24_combout\,
	combout => \cga_sram|Selector17~3_combout\);

-- Location: FF_X16_Y9_N3
\cga_sram|SramAddress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[12]~3_combout\,
	asdata => \cga_sram|Selector17~3_combout\,
	sload => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(12));

-- Location: LCCOMB_X17_Y9_N22
\cga_sram|SramAdr[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[12]~12_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~24_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(12),
	datad => \cga_sram|Add1~24_combout\,
	combout => \cga_sram|SramAdr[12]~12_combout\);

-- Location: FF_X17_Y9_N23
\cga_sram|SramAdr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[12]~12_combout\,
	asdata => \cga_sram|SramAddress\(12),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(12));

-- Location: LCCOMB_X17_Y13_N6
\hgc_sram|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~24_combout\ = (\hgc_sram|SramAddress\(12) & (\hgc_sram|Add1~23\ $ (GND))) # (!\hgc_sram|SramAddress\(12) & (!\hgc_sram|Add1~23\ & VCC))
-- \hgc_sram|Add1~25\ = CARRY((\hgc_sram|SramAddress\(12) & !\hgc_sram|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(12),
	datad => VCC,
	cin => \hgc_sram|Add1~23\,
	combout => \hgc_sram|Add1~24_combout\,
	cout => \hgc_sram|Add1~25\);

-- Location: LCCOMB_X16_Y13_N22
\hgc_sram|SramAddress[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[12]~3_combout\ = (\hgc_sram|SramAddress~9_combout\ & (\hgc_sram|Add1~24_combout\)) # (!\hgc_sram|SramAddress~9_combout\ & ((\hgc_sram|SramAddress\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~24_combout\,
	datac => \hgc_sram|SramAddress\(12),
	datad => \hgc_sram|SramAddress~9_combout\,
	combout => \hgc_sram|SramAddress[12]~3_combout\);

-- Location: LCCOMB_X16_Y13_N0
\hgc_sram|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector17~2_combout\ = (\hgc_sram|SramAddress\(12) & (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((!\hgc_sram|wren~0_combout\) # (!\hgc_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(12),
	datab => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \hgc_sram|SramRoutineSeq\(0),
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|Selector17~2_combout\);

-- Location: LCCOMB_X14_Y13_N18
\hgc_genlock|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~6_combout\ = (\hgc_genlock|row_number\(3) & (!\hgc_genlock|Add15~5\)) # (!\hgc_genlock|row_number\(3) & ((\hgc_genlock|Add15~5\) # (GND)))
-- \hgc_genlock|Add15~7\ = CARRY((!\hgc_genlock|Add15~5\) # (!\hgc_genlock|row_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|row_number\(3),
	datad => VCC,
	cin => \hgc_genlock|Add15~5\,
	combout => \hgc_genlock|Add15~6_combout\,
	cout => \hgc_genlock|Add15~7\);

-- Location: LCCOMB_X14_Y13_N0
\hgc_genlock|row_number~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~3_combout\ = (\hgc_genlock|process_13~4_combout\ & (((\hgc_genlock|row_number\(3))))) # (!\hgc_genlock|process_13~4_combout\ & ((\hgc_sync_level|hblank~q\ & (\hgc_genlock|Add15~6_combout\)) # (!\hgc_sync_level|hblank~q\ & 
-- ((\hgc_genlock|row_number\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add15~6_combout\,
	datab => \hgc_genlock|process_13~4_combout\,
	datac => \hgc_genlock|row_number\(3),
	datad => \hgc_sync_level|hblank~q\,
	combout => \hgc_genlock|row_number~3_combout\);

-- Location: FF_X14_Y13_N1
\hgc_genlock|row_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~3_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(3));

-- Location: LCCOMB_X19_Y13_N22
\hgc_sram|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector17~0_combout\ = (!\hgc_vga_video|rd_req~q\ & ((\hgc_genlock|wr_req~q\ & (\hgc_genlock|row_number\(3))) # (!\hgc_genlock|wr_req~q\ & ((\hgc_sram|SramAddress\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|wr_req~q\,
	datab => \hgc_genlock|row_number\(3),
	datac => \hgc_sram|SramAddress\(12),
	datad => \hgc_vga_video|rd_req~q\,
	combout => \hgc_sram|Selector17~0_combout\);

-- Location: FF_X10_Y13_N11
\hgc_genlock|adjust_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \hgc_genlock|adj_y\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_y\(3));

-- Location: LCCOMB_X11_Y13_N14
\hgc_vga_video|start_row[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|start_row[3]~feeder_combout\ = \hgc_genlock|adjust_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adjust_y\(3),
	combout => \hgc_vga_video|start_row[3]~feeder_combout\);

-- Location: FF_X11_Y13_N15
\hgc_vga_video|start_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|start_row[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_row\(3));

-- Location: LCCOMB_X12_Y13_N14
\hgc_vga_video|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~6_combout\ = (\hgc_vga_video|row_number\(3) & (!\hgc_vga_video|Add3~5\)) # (!\hgc_vga_video|row_number\(3) & ((\hgc_vga_video|Add3~5\) # (GND)))
-- \hgc_vga_video|Add3~7\ = CARRY((!\hgc_vga_video|Add3~5\) # (!\hgc_vga_video|row_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|row_number\(3),
	datad => VCC,
	cin => \hgc_vga_video|Add3~5\,
	combout => \hgc_vga_video|Add3~6_combout\,
	cout => \hgc_vga_video|Add3~7\);

-- Location: LCCOMB_X12_Y13_N2
\hgc_vga_video|row_number[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[3]~5_combout\ = (\hgc_vga_video|start_row\(3) & ((\hgc_vga_video|Add3~6_combout\) # ((\hgc_vga_video|Equal4~4_combout\)))) # (!\hgc_vga_video|start_row\(3) & (\hgc_vga_video|Add3~6_combout\ & 
-- (\hgc_vga_video|row_number[9]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|start_row\(3),
	datab => \hgc_vga_video|Add3~6_combout\,
	datac => \hgc_vga_video|row_number[9]~0_combout\,
	datad => \hgc_vga_video|Equal4~4_combout\,
	combout => \hgc_vga_video|row_number[3]~5_combout\);

-- Location: FF_X12_Y13_N3
\hgc_vga_video|row_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[3]~5_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(3));

-- Location: LCCOMB_X19_Y13_N16
\hgc_sram|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector17~1_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Selector17~0_combout\) # ((\hgc_vga_video|rd_req~q\ & \hgc_vga_video|row_number\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \hgc_sram|Selector17~0_combout\,
	datad => \hgc_vga_video|row_number\(3),
	combout => \hgc_sram|Selector17~1_combout\);

-- Location: LCCOMB_X16_Y13_N14
\hgc_sram|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector17~3_combout\ = (\hgc_sram|Selector17~2_combout\) # ((\hgc_sram|Selector17~1_combout\) # ((\hgc_sram|Add1~24_combout\ & \hgc_sram|SramAddress[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~24_combout\,
	datab => \hgc_sram|Selector17~2_combout\,
	datac => \hgc_sram|SramAddress[0]~10_combout\,
	datad => \hgc_sram|Selector17~1_combout\,
	combout => \hgc_sram|Selector17~3_combout\);

-- Location: FF_X16_Y13_N23
\hgc_sram|SramAddress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[12]~3_combout\,
	asdata => \hgc_sram|Selector17~3_combout\,
	sload => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(12));

-- Location: LCCOMB_X17_Y13_N28
\hgc_sram|SramAdr[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[12]~12_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~24_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(12),
	datad => \hgc_sram|Add1~24_combout\,
	combout => \hgc_sram|SramAdr[12]~12_combout\);

-- Location: FF_X17_Y13_N29
\hgc_sram|SramAdr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[12]~12_combout\,
	asdata => \hgc_sram|SramAddress\(12),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(12));

-- Location: LCCOMB_X21_Y13_N4
\ega_sram|pMemAdr[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[12]~56_combout\ = (\cga_sram|SramAdr[0]~en_q\ & (\cga_sram|SramAdr\(12) & ((\hgc_sram|SramAdr\(12)) # (!\hgc_sram|SramAdr[12]~en_q\)))) # (!\cga_sram|SramAdr[0]~en_q\ & (((\hgc_sram|SramAdr\(12)) # (!\hgc_sram|SramAdr[12]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAdr[0]~en_q\,
	datab => \cga_sram|SramAdr\(12),
	datac => \hgc_sram|SramAdr\(12),
	datad => \hgc_sram|SramAdr[12]~en_q\,
	combout => \ega_sram|pMemAdr[12]~56_combout\);

-- Location: LCCOMB_X25_Y6_N6
\ega_sram|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~24_combout\ = (\ega_sram|SramAddress\(12) & (\ega_sram|Add1~23\ $ (GND))) # (!\ega_sram|SramAddress\(12) & (!\ega_sram|Add1~23\ & VCC))
-- \ega_sram|Add1~25\ = CARRY((\ega_sram|SramAddress\(12) & !\ega_sram|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(12),
	datad => VCC,
	cin => \ega_sram|Add1~23\,
	combout => \ega_sram|Add1~24_combout\,
	cout => \ega_sram|Add1~25\);

-- Location: LCCOMB_X25_Y5_N24
\ega_sram|SramAddress[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[12]~3_combout\ = (\ega_sram|SramAddress~11_combout\ & ((\ega_sram|Add1~24_combout\))) # (!\ega_sram|SramAddress~11_combout\ & (\ega_sram|SramAddress\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress~11_combout\,
	datac => \ega_sram|SramAddress\(12),
	datad => \ega_sram|Add1~24_combout\,
	combout => \ega_sram|SramAddress[12]~3_combout\);

-- Location: LCCOMB_X24_Y5_N10
\ega_vga_video|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~6_combout\ = (\ega_vga_video|row_number\(3) & (!\ega_vga_video|Add3~5\)) # (!\ega_vga_video|row_number\(3) & ((\ega_vga_video|Add3~5\) # (GND)))
-- \ega_vga_video|Add3~7\ = CARRY((!\ega_vga_video|Add3~5\) # (!\ega_vga_video|row_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|row_number\(3),
	datad => VCC,
	cin => \ega_vga_video|Add3~5\,
	combout => \ega_vga_video|Add3~6_combout\,
	cout => \ega_vga_video|Add3~7\);

-- Location: LCCOMB_X23_Y2_N0
\ega_genlock|adjust_y[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adjust_y[3]~2_combout\ = !\ega_genlock|adj_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adj_y\(3),
	combout => \ega_genlock|adjust_y[3]~2_combout\);

-- Location: FF_X23_Y2_N1
\ega_genlock|adjust_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adjust_y[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_y\(3));

-- Location: LCCOMB_X22_Y5_N14
\ega_vga_video|start_row[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|start_row[3]~feeder_combout\ = \ega_genlock|adjust_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adjust_y\(3),
	combout => \ega_vga_video|start_row[3]~feeder_combout\);

-- Location: FF_X22_Y5_N15
\ega_vga_video|start_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|start_row[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_row\(3));

-- Location: LCCOMB_X23_Y5_N26
\ega_vga_video|row_number[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[3]~5_combout\ = (\ega_vga_video|Add3~6_combout\ & ((\ega_vga_video|row_number[9]~0_combout\) # ((\ega_vga_video|start_row\(3))))) # (!\ega_vga_video|Add3~6_combout\ & (((\ega_vga_video|Equal4~5_combout\ & 
-- \ega_vga_video|start_row\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number[9]~0_combout\,
	datab => \ega_vga_video|Equal4~5_combout\,
	datac => \ega_vga_video|Add3~6_combout\,
	datad => \ega_vga_video|start_row\(3),
	combout => \ega_vga_video|row_number[3]~5_combout\);

-- Location: FF_X23_Y5_N27
\ega_vga_video|row_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[3]~5_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(3));

-- Location: LCCOMB_X23_Y4_N18
\ega_genlock|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~6_combout\ = (\ega_genlock|row_number\(3) & (!\ega_genlock|Add14~5\)) # (!\ega_genlock|row_number\(3) & ((\ega_genlock|Add14~5\) # (GND)))
-- \ega_genlock|Add14~7\ = CARRY((!\ega_genlock|Add14~5\) # (!\ega_genlock|row_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|row_number\(3),
	datad => VCC,
	cin => \ega_genlock|Add14~5\,
	combout => \ega_genlock|Add14~6_combout\,
	cout => \ega_genlock|Add14~7\);

-- Location: FF_X23_Y4_N19
\ega_genlock|row_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~6_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(3));

-- Location: LCCOMB_X25_Y5_N20
\ega_sram|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector17~0_combout\ = (!\ega_vga_video|rd_req~q\ & ((\ega_genlock|wr_req~q\ & (\ega_genlock|row_number\(3))) # (!\ega_genlock|wr_req~q\ & ((\ega_sram|SramAddress\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_genlock|row_number\(3),
	datac => \ega_genlock|wr_req~q\,
	datad => \ega_sram|SramAddress\(12),
	combout => \ega_sram|Selector17~0_combout\);

-- Location: LCCOMB_X25_Y5_N10
\ega_sram|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector17~1_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Selector17~0_combout\) # ((\ega_vga_video|rd_req~q\ & \ega_vga_video|row_number\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_vga_video|row_number\(3),
	datad => \ega_sram|Selector17~0_combout\,
	combout => \ega_sram|Selector17~1_combout\);

-- Location: LCCOMB_X25_Y5_N22
\ega_sram|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector17~2_combout\ = (\ega_sram|SramAddress\(12) & (\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((!\ega_sram|wren~0_combout\) # (!\ega_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datab => \ega_sram|SramAddress\(12),
	datac => \ega_sram|wren~0_combout\,
	datad => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \ega_sram|Selector17~2_combout\);

-- Location: LCCOMB_X25_Y5_N8
\ega_sram|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector17~3_combout\ = (\ega_sram|Selector17~1_combout\) # ((\ega_sram|Selector17~2_combout\) # ((\ega_sram|SramAddress[0]~15_combout\ & \ega_sram|Add1~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector17~1_combout\,
	datab => \ega_sram|SramAddress[0]~15_combout\,
	datac => \ega_sram|Selector17~2_combout\,
	datad => \ega_sram|Add1~24_combout\,
	combout => \ega_sram|Selector17~3_combout\);

-- Location: FF_X25_Y5_N25
\ega_sram|SramAddress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[12]~3_combout\,
	asdata => \ega_sram|Selector17~3_combout\,
	sload => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(12));

-- Location: LCCOMB_X25_Y8_N4
\ega_sram|SramAdr[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[12]~12_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~24_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(12),
	datad => \ega_sram|Add1~24_combout\,
	combout => \ega_sram|SramAdr[12]~12_combout\);

-- Location: FF_X25_Y8_N5
\ega_sram|SramAdr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[12]~12_combout\,
	asdata => \ega_sram|SramAddress\(12),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(12));

-- Location: LCCOMB_X23_Y13_N0
\mda_sram|SramAddress[12]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[12]~3_combout\ = (\mda_sram|SramAddress~9_combout\ & (\mda_sram|Add1~24_combout\)) # (!\mda_sram|SramAddress~9_combout\ & ((\mda_sram|SramAddress\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Add1~24_combout\,
	datac => \mda_sram|SramAddress\(12),
	datad => \mda_sram|SramAddress~9_combout\,
	combout => \mda_sram|SramAddress[12]~3_combout\);

-- Location: LCCOMB_X24_Y17_N18
\mda_vga_video|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~6_combout\ = (\mda_vga_video|row_number\(3) & (!\mda_vga_video|Add3~5\)) # (!\mda_vga_video|row_number\(3) & ((\mda_vga_video|Add3~5\) # (GND)))
-- \mda_vga_video|Add3~7\ = CARRY((!\mda_vga_video|Add3~5\) # (!\mda_vga_video|row_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(3),
	datad => VCC,
	cin => \mda_vga_video|Add3~5\,
	combout => \mda_vga_video|Add3~6_combout\,
	cout => \mda_vga_video|Add3~7\);

-- Location: FF_X26_Y17_N19
\mda_genlock|adjust_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mda_genlock|adj_y\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_y\(3));

-- Location: LCCOMB_X25_Y17_N28
\mda_vga_video|start_row[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|start_row[3]~feeder_combout\ = \mda_genlock|adjust_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adjust_y\(3),
	combout => \mda_vga_video|start_row[3]~feeder_combout\);

-- Location: FF_X25_Y17_N29
\mda_vga_video|start_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|start_row[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_row\(3));

-- Location: LCCOMB_X24_Y17_N10
\mda_vga_video|row_number[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[3]~5_combout\ = (\mda_vga_video|Add3~6_combout\ & ((\mda_vga_video|row_number[9]~0_combout\) # ((\mda_vga_video|start_row\(3))))) # (!\mda_vga_video|Add3~6_combout\ & (((\mda_vga_video|Equal4~4_combout\ & 
-- \mda_vga_video|start_row\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number[9]~0_combout\,
	datab => \mda_vga_video|Add3~6_combout\,
	datac => \mda_vga_video|Equal4~4_combout\,
	datad => \mda_vga_video|start_row\(3),
	combout => \mda_vga_video|row_number[3]~5_combout\);

-- Location: FF_X24_Y17_N11
\mda_vga_video|row_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[3]~5_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(3));

-- Location: LCCOMB_X23_Y14_N12
\mda_genlock|Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~6_combout\ = (\mda_genlock|row_number\(3) & (!\mda_genlock|Add14~5\)) # (!\mda_genlock|row_number\(3) & ((\mda_genlock|Add14~5\) # (GND)))
-- \mda_genlock|Add14~7\ = CARRY((!\mda_genlock|Add14~5\) # (!\mda_genlock|row_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|row_number\(3),
	datad => VCC,
	cin => \mda_genlock|Add14~5\,
	combout => \mda_genlock|Add14~6_combout\,
	cout => \mda_genlock|Add14~7\);

-- Location: LCCOMB_X23_Y14_N4
\mda_genlock|row_number~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~3_combout\ = (\mda_sync_level|hblank~q\ & ((\mda_genlock|process_12~4_combout\ & (\mda_genlock|row_number\(3))) # (!\mda_genlock|process_12~4_combout\ & ((\mda_genlock|Add14~6_combout\))))) # (!\mda_sync_level|hblank~q\ & 
-- (((\mda_genlock|row_number\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hblank~q\,
	datab => \mda_genlock|process_12~4_combout\,
	datac => \mda_genlock|row_number\(3),
	datad => \mda_genlock|Add14~6_combout\,
	combout => \mda_genlock|row_number~3_combout\);

-- Location: FF_X23_Y14_N5
\mda_genlock|row_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~3_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(3));

-- Location: LCCOMB_X24_Y14_N22
\mda_sram|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector17~0_combout\ = (!\mda_vga_video|rd_req~q\ & ((\mda_genlock|wr_req~q\ & (\mda_genlock|row_number\(3))) # (!\mda_genlock|wr_req~q\ & ((\mda_sram|SramAddress\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|row_number\(3),
	datab => \mda_vga_video|rd_req~q\,
	datac => \mda_genlock|wr_req~q\,
	datad => \mda_sram|SramAddress\(12),
	combout => \mda_sram|Selector17~0_combout\);

-- Location: LCCOMB_X24_Y13_N2
\mda_sram|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector17~1_combout\ = (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Selector17~0_combout\) # ((\mda_vga_video|rd_req~q\ & \mda_vga_video|row_number\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|rd_req~q\,
	datab => \mda_vga_video|row_number\(3),
	datac => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \mda_sram|Selector17~0_combout\,
	combout => \mda_sram|Selector17~1_combout\);

-- Location: LCCOMB_X23_Y13_N18
\mda_sram|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector17~2_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sram|SramAddress\(12) & ((!\mda_sram|SramRoutineSeq\(0)) # (!\mda_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|SramAddress\(12),
	datac => \mda_sram|wren~0_combout\,
	datad => \mda_sram|SramRoutineSeq\(0),
	combout => \mda_sram|Selector17~2_combout\);

-- Location: LCCOMB_X23_Y13_N30
\mda_sram|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector17~3_combout\ = (\mda_sram|Selector17~1_combout\) # ((\mda_sram|Selector17~2_combout\) # ((\mda_sram|Add1~24_combout\ & \mda_sram|SramAddress[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector17~1_combout\,
	datab => \mda_sram|Selector17~2_combout\,
	datac => \mda_sram|Add1~24_combout\,
	datad => \mda_sram|SramAddress[0]~12_combout\,
	combout => \mda_sram|Selector17~3_combout\);

-- Location: FF_X23_Y13_N1
\mda_sram|SramAddress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[12]~3_combout\,
	asdata => \mda_sram|Selector17~3_combout\,
	sload => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(12));

-- Location: LCCOMB_X25_Y13_N6
\mda_sram|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~24_combout\ = (\mda_sram|SramAddress\(12) & (\mda_sram|Add1~23\ $ (GND))) # (!\mda_sram|SramAddress\(12) & (!\mda_sram|Add1~23\ & VCC))
-- \mda_sram|Add1~25\ = CARRY((\mda_sram|SramAddress\(12) & !\mda_sram|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(12),
	datad => VCC,
	cin => \mda_sram|Add1~23\,
	combout => \mda_sram|Add1~24_combout\,
	cout => \mda_sram|Add1~25\);

-- Location: LCCOMB_X24_Y13_N20
\mda_sram|SramAdr[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[12]~13_combout\ = (\mda_sram|SramRoutineSeq\(0) & (\mda_sram|Add1~24_combout\)) # (!\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|SramAddress\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(0),
	datab => \mda_sram|Add1~24_combout\,
	datac => \mda_sram|SramAddress\(12),
	combout => \mda_sram|SramAdr[12]~13_combout\);

-- Location: FF_X24_Y13_N21
\mda_sram|SramAdr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[12]~13_combout\,
	asdata => \mda_sram|SramAddress\(12),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(12));

-- Location: LCCOMB_X24_Y11_N2
\ega_sram|pMemAdr[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[12]~57_combout\ = (\ega_sram|SramAdr\(12) & ((\mda_sram|SramAdr\(12)) # ((!\mda_sram|SramAdr[2]~en_q\)))) # (!\ega_sram|SramAdr\(12) & (!\ega_sram|SramAdr[4]~en_q\ & ((\mda_sram|SramAdr\(12)) # (!\mda_sram|SramAdr[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAdr\(12),
	datab => \mda_sram|SramAdr\(12),
	datac => \mda_sram|SramAdr[2]~en_q\,
	datad => \ega_sram|SramAdr[4]~en_q\,
	combout => \ega_sram|pMemAdr[12]~57_combout\);

-- Location: LCCOMB_X22_Y13_N10
\ega_sram|pMemAdr[12]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[12]~58_combout\ = (\ega_sram|pMemAdr[12]~56_combout\ & \ega_sram|pMemAdr[12]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|pMemAdr[12]~56_combout\,
	datac => \ega_sram|pMemAdr[12]~57_combout\,
	combout => \ega_sram|pMemAdr[12]~58_combout\);

-- Location: LCCOMB_X25_Y6_N8
\ega_sram|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~26_combout\ = (\ega_sram|SramAddress\(13) & (!\ega_sram|Add1~25\)) # (!\ega_sram|SramAddress\(13) & ((\ega_sram|Add1~25\) # (GND)))
-- \ega_sram|Add1~27\ = CARRY((!\ega_sram|Add1~25\) # (!\ega_sram|SramAddress\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(13),
	datad => VCC,
	cin => \ega_sram|Add1~25\,
	combout => \ega_sram|Add1~26_combout\,
	cout => \ega_sram|Add1~27\);

-- Location: LCCOMB_X25_Y6_N24
\ega_sram|SramAddress[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[13]~4_combout\ = (\ega_sram|SramAddress~11_combout\ & (\ega_sram|Add1~26_combout\)) # (!\ega_sram|SramAddress~11_combout\ & ((\ega_sram|SramAddress\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|Add1~26_combout\,
	datac => \ega_sram|SramAddress\(13),
	datad => \ega_sram|SramAddress~11_combout\,
	combout => \ega_sram|SramAddress[13]~4_combout\);

-- Location: FF_X23_Y2_N29
\ega_genlock|adjust_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|adj_y\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_y\(4));

-- Location: LCCOMB_X24_Y5_N28
\ega_vga_video|start_row[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|start_row[4]~feeder_combout\ = \ega_genlock|adjust_y\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adjust_y\(4),
	combout => \ega_vga_video|start_row[4]~feeder_combout\);

-- Location: FF_X24_Y5_N29
\ega_vga_video|start_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|start_row[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_row\(4));

-- Location: LCCOMB_X24_Y5_N12
\ega_vga_video|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~8_combout\ = (\ega_vga_video|row_number\(4) & (\ega_vga_video|Add3~7\ $ (GND))) # (!\ega_vga_video|row_number\(4) & (!\ega_vga_video|Add3~7\ & VCC))
-- \ega_vga_video|Add3~9\ = CARRY((\ega_vga_video|row_number\(4) & !\ega_vga_video|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(4),
	datad => VCC,
	cin => \ega_vga_video|Add3~7\,
	combout => \ega_vga_video|Add3~8_combout\,
	cout => \ega_vga_video|Add3~9\);

-- Location: LCCOMB_X24_Y5_N26
\ega_vga_video|row_number[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[4]~6_combout\ = (\ega_vga_video|start_row\(4) & (((\ega_vga_video|Equal4~5_combout\) # (\ega_vga_video|Add3~8_combout\)))) # (!\ega_vga_video|start_row\(4) & (\ega_vga_video|row_number[9]~0_combout\ & 
-- ((\ega_vga_video|Add3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number[9]~0_combout\,
	datab => \ega_vga_video|start_row\(4),
	datac => \ega_vga_video|Equal4~5_combout\,
	datad => \ega_vga_video|Add3~8_combout\,
	combout => \ega_vga_video|row_number[4]~6_combout\);

-- Location: FF_X24_Y5_N27
\ega_vga_video|row_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[4]~6_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(4));

-- Location: LCCOMB_X23_Y4_N20
\ega_genlock|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~8_combout\ = (\ega_genlock|row_number\(4) & (\ega_genlock|Add14~7\ $ (GND))) # (!\ega_genlock|row_number\(4) & (!\ega_genlock|Add14~7\ & VCC))
-- \ega_genlock|Add14~9\ = CARRY((\ega_genlock|row_number\(4) & !\ega_genlock|Add14~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|row_number\(4),
	datad => VCC,
	cin => \ega_genlock|Add14~7\,
	combout => \ega_genlock|Add14~8_combout\,
	cout => \ega_genlock|Add14~9\);

-- Location: FF_X23_Y4_N21
\ega_genlock|row_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~8_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(4));

-- Location: LCCOMB_X23_Y6_N30
\ega_sram|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector16~0_combout\ = (!\ega_vga_video|rd_req~q\ & ((\ega_genlock|wr_req~q\ & (\ega_genlock|row_number\(4))) # (!\ega_genlock|wr_req~q\ & ((\ega_sram|SramAddress\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number\(4),
	datab => \ega_vga_video|rd_req~q\,
	datac => \ega_sram|SramAddress\(13),
	datad => \ega_genlock|wr_req~q\,
	combout => \ega_sram|Selector16~0_combout\);

-- Location: LCCOMB_X24_Y6_N0
\ega_sram|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector16~1_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Selector16~0_combout\) # ((\ega_vga_video|row_number\(4) & \ega_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(4),
	datab => \ega_vga_video|rd_req~q\,
	datac => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \ega_sram|Selector16~0_combout\,
	combout => \ega_sram|Selector16~1_combout\);

-- Location: LCCOMB_X25_Y6_N18
\ega_sram|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector16~2_combout\ = (\ega_sram|SramRoutine.SramRoutine_Load~q\ & (\ega_sram|SramAddress\(13) & ((!\ega_sram|wren~0_combout\) # (!\ega_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \ega_sram|SramAddress\(13),
	datac => \ega_sram|SramRoutineSeq\(0),
	datad => \ega_sram|wren~0_combout\,
	combout => \ega_sram|Selector16~2_combout\);

-- Location: LCCOMB_X25_Y6_N22
\ega_sram|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector16~3_combout\ = (\ega_sram|Selector16~1_combout\) # ((\ega_sram|Selector16~2_combout\) # ((\ega_sram|Add1~26_combout\ & \ega_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector16~1_combout\,
	datab => \ega_sram|Add1~26_combout\,
	datac => \ega_sram|SramAddress[0]~15_combout\,
	datad => \ega_sram|Selector16~2_combout\,
	combout => \ega_sram|Selector16~3_combout\);

-- Location: FF_X25_Y6_N25
\ega_sram|SramAddress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[13]~4_combout\,
	asdata => \ega_sram|Selector16~3_combout\,
	sload => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(13));

-- Location: LCCOMB_X25_Y9_N10
\ega_sram|SramAdr[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[13]~13_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~26_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(13),
	datad => \ega_sram|Add1~26_combout\,
	combout => \ega_sram|SramAdr[13]~13_combout\);

-- Location: FF_X25_Y9_N11
\ega_sram|SramAdr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[13]~13_combout\,
	asdata => \ega_sram|SramAddress\(13),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(13));

-- Location: LCCOMB_X25_Y13_N8
\mda_sram|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~26_combout\ = (\mda_sram|SramAddress\(13) & (!\mda_sram|Add1~25\)) # (!\mda_sram|SramAddress\(13) & ((\mda_sram|Add1~25\) # (GND)))
-- \mda_sram|Add1~27\ = CARRY((!\mda_sram|Add1~25\) # (!\mda_sram|SramAddress\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(13),
	datad => VCC,
	cin => \mda_sram|Add1~25\,
	combout => \mda_sram|Add1~26_combout\,
	cout => \mda_sram|Add1~27\);

-- Location: LCCOMB_X23_Y13_N20
\mda_sram|SramAddress[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[13]~4_combout\ = (\mda_sram|SramAddress~9_combout\ & (\mda_sram|Add1~26_combout\)) # (!\mda_sram|SramAddress~9_combout\ & ((\mda_sram|SramAddress\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Add1~26_combout\,
	datac => \mda_sram|SramAddress\(13),
	datad => \mda_sram|SramAddress~9_combout\,
	combout => \mda_sram|SramAddress[13]~4_combout\);

-- Location: LCCOMB_X26_Y17_N2
\mda_genlock|adjust_y[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adjust_y[4]~0_combout\ = !\mda_genlock|adj_y\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adj_y\(4),
	combout => \mda_genlock|adjust_y[4]~0_combout\);

-- Location: FF_X26_Y17_N3
\mda_genlock|adjust_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adjust_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_y\(4));

-- Location: LCCOMB_X25_Y17_N0
\mda_vga_video|start_row[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|start_row[4]~feeder_combout\ = \mda_genlock|adjust_y\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adjust_y\(4),
	combout => \mda_vga_video|start_row[4]~feeder_combout\);

-- Location: FF_X25_Y17_N1
\mda_vga_video|start_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|start_row[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_row\(4));

-- Location: LCCOMB_X24_Y17_N20
\mda_vga_video|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~8_combout\ = (\mda_vga_video|row_number\(4) & (\mda_vga_video|Add3~7\ $ (GND))) # (!\mda_vga_video|row_number\(4) & (!\mda_vga_video|Add3~7\ & VCC))
-- \mda_vga_video|Add3~9\ = CARRY((\mda_vga_video|row_number\(4) & !\mda_vga_video|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|row_number\(4),
	datad => VCC,
	cin => \mda_vga_video|Add3~7\,
	combout => \mda_vga_video|Add3~8_combout\,
	cout => \mda_vga_video|Add3~9\);

-- Location: LCCOMB_X24_Y17_N0
\mda_vga_video|row_number[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[4]~6_combout\ = (\mda_vga_video|start_row\(4) & (((\mda_vga_video|Equal4~4_combout\) # (\mda_vga_video|Add3~8_combout\)))) # (!\mda_vga_video|start_row\(4) & (\mda_vga_video|row_number[9]~0_combout\ & 
-- ((\mda_vga_video|Add3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number[9]~0_combout\,
	datab => \mda_vga_video|Equal4~4_combout\,
	datac => \mda_vga_video|start_row\(4),
	datad => \mda_vga_video|Add3~8_combout\,
	combout => \mda_vga_video|row_number[4]~6_combout\);

-- Location: FF_X24_Y17_N1
\mda_vga_video|row_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[4]~6_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(4));

-- Location: LCCOMB_X23_Y14_N14
\mda_genlock|Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~8_combout\ = (\mda_genlock|row_number\(4) & (\mda_genlock|Add14~7\ $ (GND))) # (!\mda_genlock|row_number\(4) & (!\mda_genlock|Add14~7\ & VCC))
-- \mda_genlock|Add14~9\ = CARRY((\mda_genlock|row_number\(4) & !\mda_genlock|Add14~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|row_number\(4),
	datad => VCC,
	cin => \mda_genlock|Add14~7\,
	combout => \mda_genlock|Add14~8_combout\,
	cout => \mda_genlock|Add14~9\);

-- Location: LCCOMB_X23_Y14_N26
\mda_genlock|row_number~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~4_combout\ = (\mda_sync_level|hblank~q\ & ((\mda_genlock|process_12~4_combout\ & ((\mda_genlock|row_number\(4)))) # (!\mda_genlock|process_12~4_combout\ & (\mda_genlock|Add14~8_combout\)))) # (!\mda_sync_level|hblank~q\ & 
-- (((\mda_genlock|row_number\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hblank~q\,
	datab => \mda_genlock|Add14~8_combout\,
	datac => \mda_genlock|row_number\(4),
	datad => \mda_genlock|process_12~4_combout\,
	combout => \mda_genlock|row_number~4_combout\);

-- Location: FF_X23_Y14_N27
\mda_genlock|row_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~4_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(4));

-- Location: LCCOMB_X23_Y13_N12
\mda_sram|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector16~0_combout\ = (!\mda_vga_video|rd_req~q\ & ((\mda_genlock|wr_req~q\ & (\mda_genlock|row_number\(4))) # (!\mda_genlock|wr_req~q\ & ((\mda_sram|SramAddress\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|wr_req~q\,
	datab => \mda_genlock|row_number\(4),
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_sram|SramAddress\(13),
	combout => \mda_sram|Selector16~0_combout\);

-- Location: LCCOMB_X23_Y13_N10
\mda_sram|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector16~1_combout\ = (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Selector16~0_combout\) # ((\mda_vga_video|row_number\(4) & \mda_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(4),
	datab => \mda_vga_video|rd_req~q\,
	datac => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \mda_sram|Selector16~0_combout\,
	combout => \mda_sram|Selector16~1_combout\);

-- Location: LCCOMB_X23_Y13_N16
\mda_sram|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector16~2_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sram|SramAddress\(13) & ((!\mda_sram|SramRoutineSeq\(0)) # (!\mda_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|SramAddress\(13),
	datac => \mda_sram|wren~0_combout\,
	datad => \mda_sram|SramRoutineSeq\(0),
	combout => \mda_sram|Selector16~2_combout\);

-- Location: LCCOMB_X23_Y13_N8
\mda_sram|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector16~3_combout\ = (\mda_sram|Selector16~1_combout\) # ((\mda_sram|Selector16~2_combout\) # ((\mda_sram|Add1~26_combout\ & \mda_sram|SramAddress[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector16~1_combout\,
	datab => \mda_sram|Selector16~2_combout\,
	datac => \mda_sram|Add1~26_combout\,
	datad => \mda_sram|SramAddress[0]~12_combout\,
	combout => \mda_sram|Selector16~3_combout\);

-- Location: FF_X23_Y13_N21
\mda_sram|SramAddress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[13]~4_combout\,
	asdata => \mda_sram|Selector16~3_combout\,
	sload => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(13));

-- Location: LCCOMB_X25_Y13_N22
\mda_sram|SramAdr[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[13]~14_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~26_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(13),
	datad => \mda_sram|Add1~26_combout\,
	combout => \mda_sram|SramAdr[13]~14_combout\);

-- Location: FF_X25_Y13_N23
\mda_sram|SramAdr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[13]~14_combout\,
	asdata => \mda_sram|SramAddress\(13),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(13));

-- Location: LCCOMB_X25_Y9_N28
\ega_sram|pMemAdr[13]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[13]~60_combout\ = (\ega_sram|SramAdr\(13) & (((\mda_sram|SramAdr\(13)) # (!\mda_sram|SramAdr[2]~en_q\)))) # (!\ega_sram|SramAdr\(13) & (!\ega_sram|SramAdr[4]~en_q\ & ((\mda_sram|SramAdr\(13)) # (!\mda_sram|SramAdr[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAdr\(13),
	datab => \ega_sram|SramAdr[4]~en_q\,
	datac => \mda_sram|SramAdr[2]~en_q\,
	datad => \mda_sram|SramAdr\(13),
	combout => \ega_sram|pMemAdr[13]~60_combout\);

-- Location: LCCOMB_X17_Y9_N8
\cga_sram|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~26_combout\ = (\cga_sram|SramAddress\(13) & (!\cga_sram|Add1~25\)) # (!\cga_sram|SramAddress\(13) & ((\cga_sram|Add1~25\) # (GND)))
-- \cga_sram|Add1~27\ = CARRY((!\cga_sram|Add1~25\) # (!\cga_sram|SramAddress\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress\(13),
	datad => VCC,
	cin => \cga_sram|Add1~25\,
	combout => \cga_sram|Add1~26_combout\,
	cout => \cga_sram|Add1~27\);

-- Location: LCCOMB_X16_Y9_N8
\cga_sram|SramAddress[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[13]~4_combout\ = (\cga_sram|SramAddress~11_combout\ & (\cga_sram|Add1~26_combout\)) # (!\cga_sram|SramAddress~11_combout\ & ((\cga_sram|SramAddress\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|Add1~26_combout\,
	datac => \cga_sram|SramAddress\(13),
	datad => \cga_sram|SramAddress~11_combout\,
	combout => \cga_sram|SramAddress[13]~4_combout\);

-- Location: LCCOMB_X11_Y9_N10
\cga_vga_video|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~8_combout\ = (\cga_vga_video|row_number\(4) & (\cga_vga_video|Add3~7\ $ (GND))) # (!\cga_vga_video|row_number\(4) & (!\cga_vga_video|Add3~7\ & VCC))
-- \cga_vga_video|Add3~9\ = CARRY((\cga_vga_video|row_number\(4) & !\cga_vga_video|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(4),
	datad => VCC,
	cin => \cga_vga_video|Add3~7\,
	combout => \cga_vga_video|Add3~8_combout\,
	cout => \cga_vga_video|Add3~9\);

-- Location: LCCOMB_X13_Y9_N28
\cga_genlock|adjust_y[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adjust_y[4]~0_combout\ = !\cga_genlock|adj_y\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adj_y\(4),
	combout => \cga_genlock|adjust_y[4]~0_combout\);

-- Location: FF_X13_Y9_N29
\cga_genlock|adjust_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adjust_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_y\(4));

-- Location: LCCOMB_X13_Y9_N6
\cga_vga_video|start_row[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|start_row[4]~feeder_combout\ = \cga_genlock|adjust_y\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adjust_y\(4),
	combout => \cga_vga_video|start_row[4]~feeder_combout\);

-- Location: FF_X13_Y9_N7
\cga_vga_video|start_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|start_row[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_row\(4));

-- Location: LCCOMB_X12_Y9_N24
\cga_vga_video|row_number[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[4]~6_combout\ = (\cga_vga_video|Add3~8_combout\ & (((\cga_vga_video|row_number[8]~0_combout\) # (\cga_vga_video|start_row\(4))))) # (!\cga_vga_video|Add3~8_combout\ & (\cga_vga_video|Equal4~4_combout\ & 
-- ((\cga_vga_video|start_row\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Add3~8_combout\,
	datab => \cga_vga_video|Equal4~4_combout\,
	datac => \cga_vga_video|row_number[8]~0_combout\,
	datad => \cga_vga_video|start_row\(4),
	combout => \cga_vga_video|row_number[4]~6_combout\);

-- Location: FF_X12_Y9_N25
\cga_vga_video|row_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[4]~6_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(4));

-- Location: LCCOMB_X13_Y9_N16
\cga_genlock|row_number[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[4]~19_combout\ = (\cga_genlock|row_number\(4) & (\cga_genlock|row_number[3]~18\ $ (GND))) # (!\cga_genlock|row_number\(4) & (!\cga_genlock|row_number[3]~18\ & VCC))
-- \cga_genlock|row_number[4]~20\ = CARRY((\cga_genlock|row_number\(4) & !\cga_genlock|row_number[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|row_number\(4),
	datad => VCC,
	cin => \cga_genlock|row_number[3]~18\,
	combout => \cga_genlock|row_number[4]~19_combout\,
	cout => \cga_genlock|row_number[4]~20\);

-- Location: FF_X13_Y9_N17
\cga_genlock|row_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[4]~19_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(4));

-- Location: LCCOMB_X16_Y9_N12
\cga_sram|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector16~0_combout\ = (!\cga_vga_video|rd_req~q\ & ((\cga_genlock|wr_req~q\ & ((\cga_genlock|row_number\(4)))) # (!\cga_genlock|wr_req~q\ & (\cga_sram|SramAddress\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|rd_req~q\,
	datab => \cga_genlock|wr_req~q\,
	datac => \cga_sram|SramAddress\(13),
	datad => \cga_genlock|row_number\(4),
	combout => \cga_sram|Selector16~0_combout\);

-- Location: LCCOMB_X16_Y9_N10
\cga_sram|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector16~1_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Selector16~0_combout\) # ((\cga_vga_video|row_number\(4) & \cga_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_vga_video|row_number\(4),
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_sram|Selector16~0_combout\,
	combout => \cga_sram|Selector16~1_combout\);

-- Location: LCCOMB_X17_Y9_N28
\cga_sram|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector16~2_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sram|SramAddress\(13) & ((!\cga_sram|wren~0_combout\) # (!\cga_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(13),
	datad => \cga_sram|wren~0_combout\,
	combout => \cga_sram|Selector16~2_combout\);

-- Location: LCCOMB_X16_Y9_N18
\cga_sram|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector16~3_combout\ = (\cga_sram|Selector16~1_combout\) # ((\cga_sram|Selector16~2_combout\) # ((\cga_sram|Add1~26_combout\ & \cga_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector16~1_combout\,
	datab => \cga_sram|Selector16~2_combout\,
	datac => \cga_sram|Add1~26_combout\,
	datad => \cga_sram|SramAddress[0]~15_combout\,
	combout => \cga_sram|Selector16~3_combout\);

-- Location: FF_X16_Y9_N9
\cga_sram|SramAddress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[13]~4_combout\,
	asdata => \cga_sram|Selector16~3_combout\,
	sload => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(13));

-- Location: LCCOMB_X17_Y9_N26
\cga_sram|SramAdr[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[13]~13_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~26_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(13),
	datad => \cga_sram|Add1~26_combout\,
	combout => \cga_sram|SramAdr[13]~13_combout\);

-- Location: FF_X17_Y9_N27
\cga_sram|SramAdr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[13]~13_combout\,
	asdata => \cga_sram|SramAddress\(13),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(13));

-- Location: LCCOMB_X18_Y13_N22
\hgc_sram|SramAddress[13]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[13]~4_combout\ = (\hgc_sram|SramAddress~9_combout\ & ((\hgc_sram|Add1~26_combout\))) # (!\hgc_sram|SramAddress~9_combout\ & (\hgc_sram|SramAddress\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress~9_combout\,
	datac => \hgc_sram|SramAddress\(13),
	datad => \hgc_sram|Add1~26_combout\,
	combout => \hgc_sram|SramAddress[13]~4_combout\);

-- Location: LCCOMB_X12_Y13_N16
\hgc_vga_video|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~8_combout\ = (\hgc_vga_video|row_number\(4) & (\hgc_vga_video|Add3~7\ $ (GND))) # (!\hgc_vga_video|row_number\(4) & (!\hgc_vga_video|Add3~7\ & VCC))
-- \hgc_vga_video|Add3~9\ = CARRY((\hgc_vga_video|row_number\(4) & !\hgc_vga_video|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|row_number\(4),
	datad => VCC,
	cin => \hgc_vga_video|Add3~7\,
	combout => \hgc_vga_video|Add3~8_combout\,
	cout => \hgc_vga_video|Add3~9\);

-- Location: LCCOMB_X11_Y13_N0
\hgc_genlock|adjust_y[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adjust_y[4]~0_combout\ = !\hgc_genlock|adj_y\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|adj_y\(4),
	combout => \hgc_genlock|adjust_y[4]~0_combout\);

-- Location: FF_X11_Y13_N1
\hgc_genlock|adjust_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adjust_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_y\(4));

-- Location: FF_X12_Y15_N5
\hgc_vga_video|start_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \hgc_genlock|adjust_y\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_row\(4));

-- Location: LCCOMB_X12_Y15_N30
\hgc_vga_video|row_number[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[4]~6_combout\ = (\hgc_vga_video|Add3~8_combout\ & (((\hgc_vga_video|start_row\(4)) # (\hgc_vga_video|row_number[9]~0_combout\)))) # (!\hgc_vga_video|Add3~8_combout\ & (\hgc_vga_video|Equal4~4_combout\ & 
-- (\hgc_vga_video|start_row\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Add3~8_combout\,
	datab => \hgc_vga_video|Equal4~4_combout\,
	datac => \hgc_vga_video|start_row\(4),
	datad => \hgc_vga_video|row_number[9]~0_combout\,
	combout => \hgc_vga_video|row_number[4]~6_combout\);

-- Location: FF_X12_Y15_N31
\hgc_vga_video|row_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[4]~6_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(4));

-- Location: LCCOMB_X14_Y13_N20
\hgc_genlock|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~8_combout\ = (\hgc_genlock|row_number\(4) & (\hgc_genlock|Add15~7\ $ (GND))) # (!\hgc_genlock|row_number\(4) & (!\hgc_genlock|Add15~7\ & VCC))
-- \hgc_genlock|Add15~9\ = CARRY((\hgc_genlock|row_number\(4) & !\hgc_genlock|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|row_number\(4),
	datad => VCC,
	cin => \hgc_genlock|Add15~7\,
	combout => \hgc_genlock|Add15~8_combout\,
	cout => \hgc_genlock|Add15~9\);

-- Location: LCCOMB_X14_Y12_N2
\hgc_genlock|row_number~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~4_combout\ = (\hgc_genlock|process_13~4_combout\ & (((\hgc_genlock|row_number\(4))))) # (!\hgc_genlock|process_13~4_combout\ & ((\hgc_sync_level|hblank~q\ & ((\hgc_genlock|Add15~8_combout\))) # (!\hgc_sync_level|hblank~q\ & 
-- (\hgc_genlock|row_number\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_13~4_combout\,
	datab => \hgc_sync_level|hblank~q\,
	datac => \hgc_genlock|row_number\(4),
	datad => \hgc_genlock|Add15~8_combout\,
	combout => \hgc_genlock|row_number~4_combout\);

-- Location: FF_X14_Y12_N3
\hgc_genlock|row_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~4_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(4));

-- Location: LCCOMB_X18_Y13_N18
\hgc_sram|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector16~0_combout\ = (!\hgc_vga_video|rd_req~q\ & ((\hgc_genlock|wr_req~q\ & ((\hgc_genlock|row_number\(4)))) # (!\hgc_genlock|wr_req~q\ & (\hgc_sram|SramAddress\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|wr_req~q\,
	datab => \hgc_sram|SramAddress\(13),
	datac => \hgc_vga_video|rd_req~q\,
	datad => \hgc_genlock|row_number\(4),
	combout => \hgc_sram|Selector16~0_combout\);

-- Location: LCCOMB_X18_Y13_N24
\hgc_sram|Selector16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector16~1_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Selector16~0_combout\) # ((\hgc_vga_video|row_number\(4) & \hgc_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(4),
	datab => \hgc_sram|Selector16~0_combout\,
	datac => \hgc_vga_video|rd_req~q\,
	datad => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \hgc_sram|Selector16~1_combout\);

-- Location: LCCOMB_X18_Y13_N6
\hgc_sram|Selector16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector16~2_combout\ = (\hgc_sram|SramAddress\(13) & (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((!\hgc_sram|wren~0_combout\) # (!\hgc_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(0),
	datab => \hgc_sram|SramAddress\(13),
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|Selector16~2_combout\);

-- Location: LCCOMB_X18_Y13_N30
\hgc_sram|Selector16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector16~3_combout\ = (\hgc_sram|Selector16~1_combout\) # ((\hgc_sram|Selector16~2_combout\) # ((\hgc_sram|Add1~26_combout\ & \hgc_sram|SramAddress[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~26_combout\,
	datab => \hgc_sram|Selector16~1_combout\,
	datac => \hgc_sram|SramAddress[0]~10_combout\,
	datad => \hgc_sram|Selector16~2_combout\,
	combout => \hgc_sram|Selector16~3_combout\);

-- Location: FF_X18_Y13_N23
\hgc_sram|SramAddress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[13]~4_combout\,
	asdata => \hgc_sram|Selector16~3_combout\,
	sload => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(13));

-- Location: LCCOMB_X17_Y13_N8
\hgc_sram|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~26_combout\ = (\hgc_sram|SramAddress\(13) & (!\hgc_sram|Add1~25\)) # (!\hgc_sram|SramAddress\(13) & ((\hgc_sram|Add1~25\) # (GND)))
-- \hgc_sram|Add1~27\ = CARRY((!\hgc_sram|Add1~25\) # (!\hgc_sram|SramAddress\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(13),
	datad => VCC,
	cin => \hgc_sram|Add1~25\,
	combout => \hgc_sram|Add1~26_combout\,
	cout => \hgc_sram|Add1~27\);

-- Location: LCCOMB_X17_Y13_N26
\hgc_sram|SramAdr[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[13]~13_combout\ = (\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|Add1~26_combout\)) # (!\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|SramAddress\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|Add1~26_combout\,
	datac => \hgc_sram|SramAddress\(13),
	datad => \hgc_sram|SramRoutineSeq\(0),
	combout => \hgc_sram|SramAdr[13]~13_combout\);

-- Location: FF_X17_Y13_N27
\hgc_sram|SramAdr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[13]~13_combout\,
	asdata => \hgc_sram|SramAddress\(13),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(13));

-- Location: LCCOMB_X21_Y13_N2
\ega_sram|pMemAdr[13]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[13]~59_combout\ = (\cga_sram|SramAdr[0]~en_q\ & (\cga_sram|SramAdr\(13) & ((\hgc_sram|SramAdr\(13)) # (!\hgc_sram|SramAdr[12]~en_q\)))) # (!\cga_sram|SramAdr[0]~en_q\ & (((\hgc_sram|SramAdr\(13)) # (!\hgc_sram|SramAdr[12]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAdr[0]~en_q\,
	datab => \cga_sram|SramAdr\(13),
	datac => \hgc_sram|SramAdr\(13),
	datad => \hgc_sram|SramAdr[12]~en_q\,
	combout => \ega_sram|pMemAdr[13]~59_combout\);

-- Location: LCCOMB_X29_Y13_N0
\ega_sram|pMemAdr[13]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[13]~61_combout\ = (\ega_sram|pMemAdr[13]~60_combout\ & \ega_sram|pMemAdr[13]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[13]~60_combout\,
	datad => \ega_sram|pMemAdr[13]~59_combout\,
	combout => \ega_sram|pMemAdr[13]~61_combout\);

-- Location: LCCOMB_X24_Y13_N12
\mda_sram|SramAdr[14]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[14]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_sram|SramAdr[14]~enfeeder_combout\);

-- Location: FF_X24_Y13_N13
\mda_sram|SramAdr[14]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[14]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr[14]~en_q\);

-- Location: LCCOMB_X25_Y10_N14
\ega_sram|SramAdr[14]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[14]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_sram|SramAdr[14]~enfeeder_combout\);

-- Location: FF_X25_Y10_N15
\ega_sram|SramAdr[14]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[14]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr[14]~en_q\);

-- Location: LCCOMB_X25_Y6_N30
\ega_sram|SramAddress[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[14]~5_combout\ = (\ega_sram|SramAddress~11_combout\ & (\ega_sram|Add1~28_combout\)) # (!\ega_sram|SramAddress~11_combout\ & ((\ega_sram|SramAddress\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|Add1~28_combout\,
	datac => \ega_sram|SramAddress\(14),
	datad => \ega_sram|SramAddress~11_combout\,
	combout => \ega_sram|SramAddress[14]~5_combout\);

-- Location: LCCOMB_X23_Y4_N22
\ega_genlock|Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~10_combout\ = (\ega_genlock|row_number\(5) & (!\ega_genlock|Add14~9\)) # (!\ega_genlock|row_number\(5) & ((\ega_genlock|Add14~9\) # (GND)))
-- \ega_genlock|Add14~11\ = CARRY((!\ega_genlock|Add14~9\) # (!\ega_genlock|row_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number\(5),
	datad => VCC,
	cin => \ega_genlock|Add14~9\,
	combout => \ega_genlock|Add14~10_combout\,
	cout => \ega_genlock|Add14~11\);

-- Location: FF_X23_Y4_N23
\ega_genlock|row_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~10_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(5));

-- Location: LCCOMB_X25_Y5_N12
\ega_sram|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector15~0_combout\ = (!\ega_vga_video|rd_req~q\ & ((\ega_genlock|wr_req~q\ & (\ega_genlock|row_number\(5))) # (!\ega_genlock|wr_req~q\ & ((\ega_sram|SramAddress\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_genlock|row_number\(5),
	datac => \ega_sram|SramAddress\(14),
	datad => \ega_genlock|wr_req~q\,
	combout => \ega_sram|Selector15~0_combout\);

-- Location: LCCOMB_X24_Y5_N14
\ega_vga_video|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~10_combout\ = (\ega_vga_video|row_number\(5) & (!\ega_vga_video|Add3~9\)) # (!\ega_vga_video|row_number\(5) & ((\ega_vga_video|Add3~9\) # (GND)))
-- \ega_vga_video|Add3~11\ = CARRY((!\ega_vga_video|Add3~9\) # (!\ega_vga_video|row_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|row_number\(5),
	datad => VCC,
	cin => \ega_vga_video|Add3~9\,
	combout => \ega_vga_video|Add3~10_combout\,
	cout => \ega_vga_video|Add3~11\);

-- Location: LCCOMB_X23_Y5_N28
\ega_vga_video|row_number[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[5]~7_combout\ = (\ega_vga_video|Add3~10_combout\ & \ega_vga_video|row_number[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_vga_video|Add3~10_combout\,
	datad => \ega_vga_video|row_number[9]~0_combout\,
	combout => \ega_vga_video|row_number[5]~7_combout\);

-- Location: FF_X23_Y5_N29
\ega_vga_video|row_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[5]~7_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(5));

-- Location: LCCOMB_X25_Y5_N28
\ega_sram|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector15~1_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Selector15~0_combout\) # ((\ega_vga_video|rd_req~q\ & \ega_vga_video|row_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector15~0_combout\,
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_vga_video|rd_req~q\,
	datad => \ega_vga_video|row_number\(5),
	combout => \ega_sram|Selector15~1_combout\);

-- Location: LCCOMB_X25_Y8_N16
\ega_sram|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector15~2_combout\ = (\ega_sram|SramAddress\(14) & (\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((!\ega_sram|SramRoutineSeq\(0)) # (!\ega_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|wren~0_combout\,
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(14),
	datad => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \ega_sram|Selector15~2_combout\);

-- Location: LCCOMB_X25_Y6_N26
\ega_sram|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector15~3_combout\ = (\ega_sram|Selector15~1_combout\) # ((\ega_sram|Selector15~2_combout\) # ((\ega_sram|Add1~28_combout\ & \ega_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector15~1_combout\,
	datab => \ega_sram|Add1~28_combout\,
	datac => \ega_sram|SramAddress[0]~15_combout\,
	datad => \ega_sram|Selector15~2_combout\,
	combout => \ega_sram|Selector15~3_combout\);

-- Location: FF_X25_Y6_N31
\ega_sram|SramAddress[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[14]~5_combout\,
	asdata => \ega_sram|Selector15~3_combout\,
	sload => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(14));

-- Location: LCCOMB_X25_Y6_N10
\ega_sram|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~28_combout\ = (\ega_sram|SramAddress\(14) & (\ega_sram|Add1~27\ $ (GND))) # (!\ega_sram|SramAddress\(14) & (!\ega_sram|Add1~27\ & VCC))
-- \ega_sram|Add1~29\ = CARRY((\ega_sram|SramAddress\(14) & !\ega_sram|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(14),
	datad => VCC,
	cin => \ega_sram|Add1~27\,
	combout => \ega_sram|Add1~28_combout\,
	cout => \ega_sram|Add1~29\);

-- Location: LCCOMB_X25_Y8_N10
\ega_sram|SramAdr[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[14]~14_combout\ = (\ega_sram|SramRoutineSeq\(0) & (\ega_sram|Add1~28_combout\)) # (!\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|SramAddress\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|Add1~28_combout\,
	datac => \ega_sram|SramAddress\(14),
	datad => \ega_sram|SramRoutineSeq\(0),
	combout => \ega_sram|SramAdr[14]~14_combout\);

-- Location: FF_X25_Y8_N11
\ega_sram|SramAdr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[14]~14_combout\,
	asdata => \ega_sram|SramAddress\(14),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(14));

-- Location: LCCOMB_X25_Y13_N10
\mda_sram|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~28_combout\ = (\mda_sram|SramAddress\(14) & (\mda_sram|Add1~27\ $ (GND))) # (!\mda_sram|SramAddress\(14) & (!\mda_sram|Add1~27\ & VCC))
-- \mda_sram|Add1~29\ = CARRY((\mda_sram|SramAddress\(14) & !\mda_sram|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(14),
	datad => VCC,
	cin => \mda_sram|Add1~27\,
	combout => \mda_sram|Add1~28_combout\,
	cout => \mda_sram|Add1~29\);

-- Location: LCCOMB_X26_Y13_N12
\mda_sram|SramAddress[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[14]~5_combout\ = (\mda_sram|SramAddress~9_combout\ & ((\mda_sram|Add1~28_combout\))) # (!\mda_sram|SramAddress~9_combout\ & (\mda_sram|SramAddress\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress~9_combout\,
	datac => \mda_sram|SramAddress\(14),
	datad => \mda_sram|Add1~28_combout\,
	combout => \mda_sram|SramAddress[14]~5_combout\);

-- Location: LCCOMB_X24_Y17_N22
\mda_vga_video|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~10_combout\ = (\mda_vga_video|row_number\(5) & (!\mda_vga_video|Add3~9\)) # (!\mda_vga_video|row_number\(5) & ((\mda_vga_video|Add3~9\) # (GND)))
-- \mda_vga_video|Add3~11\ = CARRY((!\mda_vga_video|Add3~9\) # (!\mda_vga_video|row_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|row_number\(5),
	datad => VCC,
	cin => \mda_vga_video|Add3~9\,
	combout => \mda_vga_video|Add3~10_combout\,
	cout => \mda_vga_video|Add3~11\);

-- Location: LCCOMB_X24_Y17_N4
\mda_vga_video|row_number[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[5]~7_combout\ = (\mda_vga_video|row_number[9]~0_combout\ & \mda_vga_video|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number[9]~0_combout\,
	datac => \mda_vga_video|Add3~10_combout\,
	combout => \mda_vga_video|row_number[5]~7_combout\);

-- Location: FF_X24_Y17_N5
\mda_vga_video|row_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[5]~7_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(5));

-- Location: LCCOMB_X23_Y14_N16
\mda_genlock|Add14~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~10_combout\ = (\mda_genlock|row_number\(5) & (!\mda_genlock|Add14~9\)) # (!\mda_genlock|row_number\(5) & ((\mda_genlock|Add14~9\) # (GND)))
-- \mda_genlock|Add14~11\ = CARRY((!\mda_genlock|Add14~9\) # (!\mda_genlock|row_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|row_number\(5),
	datad => VCC,
	cin => \mda_genlock|Add14~9\,
	combout => \mda_genlock|Add14~10_combout\,
	cout => \mda_genlock|Add14~11\);

-- Location: LCCOMB_X23_Y14_N30
\mda_genlock|row_number~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~5_combout\ = (\mda_sync_level|hblank~q\ & ((\mda_genlock|process_12~4_combout\ & (\mda_genlock|row_number\(5))) # (!\mda_genlock|process_12~4_combout\ & ((\mda_genlock|Add14~10_combout\))))) # (!\mda_sync_level|hblank~q\ & 
-- (((\mda_genlock|row_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hblank~q\,
	datab => \mda_genlock|process_12~4_combout\,
	datac => \mda_genlock|row_number\(5),
	datad => \mda_genlock|Add14~10_combout\,
	combout => \mda_genlock|row_number~5_combout\);

-- Location: FF_X23_Y14_N31
\mda_genlock|row_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~5_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(5));

-- Location: LCCOMB_X26_Y13_N6
\mda_sram|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector15~0_combout\ = (!\mda_vga_video|rd_req~q\ & ((\mda_genlock|wr_req~q\ & (\mda_genlock|row_number\(5))) # (!\mda_genlock|wr_req~q\ & ((\mda_sram|SramAddress\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|wr_req~q\,
	datab => \mda_vga_video|rd_req~q\,
	datac => \mda_genlock|row_number\(5),
	datad => \mda_sram|SramAddress\(14),
	combout => \mda_sram|Selector15~0_combout\);

-- Location: LCCOMB_X26_Y13_N18
\mda_sram|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector15~1_combout\ = (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Selector15~0_combout\) # ((\mda_vga_video|rd_req~q\ & \mda_vga_video|row_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|rd_req~q\,
	datab => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \mda_vga_video|row_number\(5),
	datad => \mda_sram|Selector15~0_combout\,
	combout => \mda_sram|Selector15~1_combout\);

-- Location: LCCOMB_X26_Y13_N16
\mda_sram|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector15~2_combout\ = (\mda_sram|SramAddress\(14) & (\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((!\mda_sram|wren~0_combout\) # (!\mda_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(14),
	datab => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \mda_sram|SramRoutineSeq\(0),
	datad => \mda_sram|wren~0_combout\,
	combout => \mda_sram|Selector15~2_combout\);

-- Location: LCCOMB_X26_Y13_N14
\mda_sram|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector15~3_combout\ = (\mda_sram|Selector15~1_combout\) # ((\mda_sram|Selector15~2_combout\) # ((\mda_sram|Add1~28_combout\ & \mda_sram|SramAddress[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Add1~28_combout\,
	datab => \mda_sram|Selector15~1_combout\,
	datac => \mda_sram|SramAddress[0]~12_combout\,
	datad => \mda_sram|Selector15~2_combout\,
	combout => \mda_sram|Selector15~3_combout\);

-- Location: FF_X26_Y13_N13
\mda_sram|SramAddress[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[14]~5_combout\,
	asdata => \mda_sram|Selector15~3_combout\,
	sload => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(14));

-- Location: LCCOMB_X25_Y13_N26
\mda_sram|SramAdr[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[14]~15_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~28_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(14),
	datad => \mda_sram|Add1~28_combout\,
	combout => \mda_sram|SramAdr[14]~15_combout\);

-- Location: FF_X25_Y13_N27
\mda_sram|SramAdr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[14]~15_combout\,
	asdata => \mda_sram|SramAddress\(14),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(14));

-- Location: LCCOMB_X21_Y10_N26
\ega_sram|pMemAdr[14]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[14]~63_combout\ = (\mda_sram|SramAdr[14]~en_q\ & (\mda_sram|SramAdr\(14) & ((\ega_sram|SramAdr\(14)) # (!\ega_sram|SramAdr[14]~en_q\)))) # (!\mda_sram|SramAdr[14]~en_q\ & (((\ega_sram|SramAdr\(14))) # (!\ega_sram|SramAdr[14]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr[14]~en_q\,
	datab => \ega_sram|SramAdr[14]~en_q\,
	datac => \ega_sram|SramAdr\(14),
	datad => \mda_sram|SramAdr\(14),
	combout => \ega_sram|pMemAdr[14]~63_combout\);

-- Location: LCCOMB_X17_Y13_N10
\hgc_sram|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~28_combout\ = (\hgc_sram|SramAddress\(14) & (\hgc_sram|Add1~27\ $ (GND))) # (!\hgc_sram|SramAddress\(14) & (!\hgc_sram|Add1~27\ & VCC))
-- \hgc_sram|Add1~29\ = CARRY((\hgc_sram|SramAddress\(14) & !\hgc_sram|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(14),
	datad => VCC,
	cin => \hgc_sram|Add1~27\,
	combout => \hgc_sram|Add1~28_combout\,
	cout => \hgc_sram|Add1~29\);

-- Location: LCCOMB_X18_Y13_N26
\hgc_sram|SramAddress[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[14]~5_combout\ = (\hgc_sram|SramAddress~9_combout\ & ((\hgc_sram|Add1~28_combout\))) # (!\hgc_sram|SramAddress~9_combout\ & (\hgc_sram|SramAddress\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress~9_combout\,
	datac => \hgc_sram|SramAddress\(14),
	datad => \hgc_sram|Add1~28_combout\,
	combout => \hgc_sram|SramAddress[14]~5_combout\);

-- Location: LCCOMB_X12_Y13_N18
\hgc_vga_video|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~10_combout\ = (\hgc_vga_video|row_number\(5) & (!\hgc_vga_video|Add3~9\)) # (!\hgc_vga_video|row_number\(5) & ((\hgc_vga_video|Add3~9\) # (GND)))
-- \hgc_vga_video|Add3~11\ = CARRY((!\hgc_vga_video|Add3~9\) # (!\hgc_vga_video|row_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|row_number\(5),
	datad => VCC,
	cin => \hgc_vga_video|Add3~9\,
	combout => \hgc_vga_video|Add3~10_combout\,
	cout => \hgc_vga_video|Add3~11\);

-- Location: LCCOMB_X12_Y13_N0
\hgc_vga_video|row_number[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[5]~7_combout\ = (\hgc_vga_video|row_number[9]~0_combout\ & \hgc_vga_video|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_vga_video|row_number[9]~0_combout\,
	datad => \hgc_vga_video|Add3~10_combout\,
	combout => \hgc_vga_video|row_number[5]~7_combout\);

-- Location: FF_X12_Y13_N1
\hgc_vga_video|row_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[5]~7_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(5));

-- Location: LCCOMB_X14_Y13_N22
\hgc_genlock|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~10_combout\ = (\hgc_genlock|row_number\(5) & (!\hgc_genlock|Add15~9\)) # (!\hgc_genlock|row_number\(5) & ((\hgc_genlock|Add15~9\) # (GND)))
-- \hgc_genlock|Add15~11\ = CARRY((!\hgc_genlock|Add15~9\) # (!\hgc_genlock|row_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|row_number\(5),
	datad => VCC,
	cin => \hgc_genlock|Add15~9\,
	combout => \hgc_genlock|Add15~10_combout\,
	cout => \hgc_genlock|Add15~11\);

-- Location: LCCOMB_X14_Y13_N10
\hgc_genlock|row_number~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~5_combout\ = (\hgc_sync_level|hblank~q\ & ((\hgc_genlock|process_13~4_combout\ & ((\hgc_genlock|row_number\(5)))) # (!\hgc_genlock|process_13~4_combout\ & (\hgc_genlock|Add15~10_combout\)))) # (!\hgc_sync_level|hblank~q\ & 
-- (((\hgc_genlock|row_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add15~10_combout\,
	datab => \hgc_sync_level|hblank~q\,
	datac => \hgc_genlock|row_number\(5),
	datad => \hgc_genlock|process_13~4_combout\,
	combout => \hgc_genlock|row_number~5_combout\);

-- Location: FF_X14_Y13_N11
\hgc_genlock|row_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~5_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(5));

-- Location: LCCOMB_X19_Y13_N20
\hgc_sram|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector15~0_combout\ = (!\hgc_vga_video|rd_req~q\ & ((\hgc_genlock|wr_req~q\ & (\hgc_genlock|row_number\(5))) # (!\hgc_genlock|wr_req~q\ & ((\hgc_sram|SramAddress\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|wr_req~q\,
	datab => \hgc_genlock|row_number\(5),
	datac => \hgc_sram|SramAddress\(14),
	datad => \hgc_vga_video|rd_req~q\,
	combout => \hgc_sram|Selector15~0_combout\);

-- Location: LCCOMB_X19_Y13_N12
\hgc_sram|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector15~1_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Selector15~0_combout\) # ((\hgc_vga_video|rd_req~q\ & \hgc_vga_video|row_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \hgc_vga_video|row_number\(5),
	datad => \hgc_sram|Selector15~0_combout\,
	combout => \hgc_sram|Selector15~1_combout\);

-- Location: LCCOMB_X19_Y13_N24
\hgc_sram|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector15~2_combout\ = (\hgc_sram|SramAddress\(14) & (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((!\hgc_sram|wren~0_combout\) # (!\hgc_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(14),
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|Selector15~2_combout\);

-- Location: LCCOMB_X19_Y13_N30
\hgc_sram|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector15~3_combout\ = (\hgc_sram|Selector15~1_combout\) # ((\hgc_sram|Selector15~2_combout\) # ((\hgc_sram|Add1~28_combout\ & \hgc_sram|SramAddress[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector15~1_combout\,
	datab => \hgc_sram|Add1~28_combout\,
	datac => \hgc_sram|SramAddress[0]~10_combout\,
	datad => \hgc_sram|Selector15~2_combout\,
	combout => \hgc_sram|Selector15~3_combout\);

-- Location: FF_X18_Y13_N27
\hgc_sram|SramAddress[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[14]~5_combout\,
	asdata => \hgc_sram|Selector15~3_combout\,
	sload => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(14));

-- Location: LCCOMB_X19_Y13_N28
\hgc_sram|SramAdr[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[14]~14_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~28_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(14),
	datad => \hgc_sram|Add1~28_combout\,
	combout => \hgc_sram|SramAdr[14]~14_combout\);

-- Location: FF_X19_Y13_N29
\hgc_sram|SramAdr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[14]~14_combout\,
	asdata => \hgc_sram|SramAddress\(14),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(14));

-- Location: LCCOMB_X17_Y9_N10
\cga_sram|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~28_combout\ = (\cga_sram|SramAddress\(14) & (\cga_sram|Add1~27\ $ (GND))) # (!\cga_sram|SramAddress\(14) & (!\cga_sram|Add1~27\ & VCC))
-- \cga_sram|Add1~29\ = CARRY((\cga_sram|SramAddress\(14) & !\cga_sram|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress\(14),
	datad => VCC,
	cin => \cga_sram|Add1~27\,
	combout => \cga_sram|Add1~28_combout\,
	cout => \cga_sram|Add1~29\);

-- Location: LCCOMB_X16_Y9_N6
\cga_sram|SramAddress[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[14]~5_combout\ = (\cga_sram|SramAddress~11_combout\ & (\cga_sram|Add1~28_combout\)) # (!\cga_sram|SramAddress~11_combout\ & ((\cga_sram|SramAddress\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|Add1~28_combout\,
	datac => \cga_sram|SramAddress\(14),
	datad => \cga_sram|SramAddress~11_combout\,
	combout => \cga_sram|SramAddress[14]~5_combout\);

-- Location: LCCOMB_X11_Y9_N12
\cga_vga_video|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~10_combout\ = (\cga_vga_video|row_number\(5) & (!\cga_vga_video|Add3~9\)) # (!\cga_vga_video|row_number\(5) & ((\cga_vga_video|Add3~9\) # (GND)))
-- \cga_vga_video|Add3~11\ = CARRY((!\cga_vga_video|Add3~9\) # (!\cga_vga_video|row_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|row_number\(5),
	datad => VCC,
	cin => \cga_vga_video|Add3~9\,
	combout => \cga_vga_video|Add3~10_combout\,
	cout => \cga_vga_video|Add3~11\);

-- Location: LCCOMB_X11_Y9_N24
\cga_vga_video|row_number[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[5]~7_combout\ = (\cga_vga_video|row_number[8]~0_combout\ & \cga_vga_video|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_vga_video|row_number[8]~0_combout\,
	datad => \cga_vga_video|Add3~10_combout\,
	combout => \cga_vga_video|row_number[5]~7_combout\);

-- Location: FF_X11_Y9_N25
\cga_vga_video|row_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[5]~7_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(5));

-- Location: LCCOMB_X13_Y9_N18
\cga_genlock|row_number[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[5]~21_combout\ = (\cga_genlock|row_number\(5) & (!\cga_genlock|row_number[4]~20\)) # (!\cga_genlock|row_number\(5) & ((\cga_genlock|row_number[4]~20\) # (GND)))
-- \cga_genlock|row_number[5]~22\ = CARRY((!\cga_genlock|row_number[4]~20\) # (!\cga_genlock|row_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|row_number\(5),
	datad => VCC,
	cin => \cga_genlock|row_number[4]~20\,
	combout => \cga_genlock|row_number[5]~21_combout\,
	cout => \cga_genlock|row_number[5]~22\);

-- Location: FF_X13_Y9_N19
\cga_genlock|row_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[5]~21_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(5));

-- Location: LCCOMB_X16_Y9_N28
\cga_sram|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector15~0_combout\ = (!\cga_vga_video|rd_req~q\ & ((\cga_genlock|wr_req~q\ & (\cga_genlock|row_number\(5))) # (!\cga_genlock|wr_req~q\ & ((\cga_sram|SramAddress\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|row_number\(5),
	datab => \cga_genlock|wr_req~q\,
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_sram|SramAddress\(14),
	combout => \cga_sram|Selector15~0_combout\);

-- Location: LCCOMB_X16_Y9_N26
\cga_sram|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector15~1_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Selector15~0_combout\) # ((\cga_vga_video|row_number\(5) & \cga_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(5),
	datab => \cga_sram|Selector15~0_combout\,
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \cga_sram|Selector15~1_combout\);

-- Location: LCCOMB_X18_Y9_N10
\cga_sram|Selector15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector15~2_combout\ = (\cga_sram|SramAddress\(14) & (\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((!\cga_sram|wren~0_combout\) # (!\cga_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(14),
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|wren~0_combout\,
	datad => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \cga_sram|Selector15~2_combout\);

-- Location: LCCOMB_X16_Y9_N14
\cga_sram|Selector15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector15~3_combout\ = (\cga_sram|Selector15~1_combout\) # ((\cga_sram|Selector15~2_combout\) # ((\cga_sram|Add1~28_combout\ & \cga_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector15~1_combout\,
	datab => \cga_sram|Add1~28_combout\,
	datac => \cga_sram|Selector15~2_combout\,
	datad => \cga_sram|SramAddress[0]~15_combout\,
	combout => \cga_sram|Selector15~3_combout\);

-- Location: FF_X16_Y9_N7
\cga_sram|SramAddress[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[14]~5_combout\,
	asdata => \cga_sram|Selector15~3_combout\,
	sload => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(14));

-- Location: LCCOMB_X17_Y9_N24
\cga_sram|SramAdr[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[14]~14_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~28_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(14),
	datad => \cga_sram|Add1~28_combout\,
	combout => \cga_sram|SramAdr[14]~14_combout\);

-- Location: FF_X17_Y9_N25
\cga_sram|SramAdr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[14]~14_combout\,
	asdata => \cga_sram|SramAddress\(14),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(14));

-- Location: LCCOMB_X21_Y10_N2
\cga_sram|SramAdr[14]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[14]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_sram|SramAdr[14]~enfeeder_combout\);

-- Location: FF_X21_Y10_N3
\cga_sram|SramAdr[14]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[14]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr[14]~en_q\);

-- Location: LCCOMB_X21_Y10_N24
\ega_sram|pMemAdr[14]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[14]~62_combout\ = (\hgc_sram|SramAdr\(14) & ((\cga_sram|SramAdr\(14)) # ((!\cga_sram|SramAdr[14]~en_q\)))) # (!\hgc_sram|SramAdr\(14) & (!\hgc_sram|SramAdr[12]~en_q\ & ((\cga_sram|SramAdr\(14)) # (!\cga_sram|SramAdr[14]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr\(14),
	datab => \cga_sram|SramAdr\(14),
	datac => \hgc_sram|SramAdr[12]~en_q\,
	datad => \cga_sram|SramAdr[14]~en_q\,
	combout => \ega_sram|pMemAdr[14]~62_combout\);

-- Location: LCCOMB_X21_Y10_N18
\ega_sram|pMemAdr[14]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[14]~64_combout\ = (\ega_sram|pMemAdr[14]~63_combout\ & \ega_sram|pMemAdr[14]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[14]~63_combout\,
	datad => \ega_sram|pMemAdr[14]~62_combout\,
	combout => \ega_sram|pMemAdr[14]~64_combout\);

-- Location: LCCOMB_X21_Y10_N12
\ega_sram|pMemAdr[14]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[14]~65_combout\ = (\mda_sram|SramAdr[14]~en_q\) # ((\cga_sram|SramAdr[14]~en_q\) # ((\hgc_sram|SramAdr[12]~en_q\) # (\ega_sram|SramAdr[14]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr[14]~en_q\,
	datab => \cga_sram|SramAdr[14]~en_q\,
	datac => \hgc_sram|SramAdr[12]~en_q\,
	datad => \ega_sram|SramAdr[14]~en_q\,
	combout => \ega_sram|pMemAdr[14]~65_combout\);

-- Location: LCCOMB_X25_Y6_N12
\ega_sram|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~30_combout\ = (\ega_sram|SramAddress\(15) & (!\ega_sram|Add1~29\)) # (!\ega_sram|SramAddress\(15) & ((\ega_sram|Add1~29\) # (GND)))
-- \ega_sram|Add1~31\ = CARRY((!\ega_sram|Add1~29\) # (!\ega_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(15),
	datad => VCC,
	cin => \ega_sram|Add1~29\,
	combout => \ega_sram|Add1~30_combout\,
	cout => \ega_sram|Add1~31\);

-- Location: LCCOMB_X25_Y6_N20
\ega_sram|SramAddress[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[15]~6_combout\ = (\ega_sram|SramAddress~11_combout\ & ((\ega_sram|Add1~30_combout\))) # (!\ega_sram|SramAddress~11_combout\ & (\ega_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress~11_combout\,
	datac => \ega_sram|SramAddress\(15),
	datad => \ega_sram|Add1~30_combout\,
	combout => \ega_sram|SramAddress[15]~6_combout\);

-- Location: LCCOMB_X24_Y5_N16
\ega_vga_video|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~12_combout\ = (\ega_vga_video|row_number\(6) & (\ega_vga_video|Add3~11\ $ (GND))) # (!\ega_vga_video|row_number\(6) & (!\ega_vga_video|Add3~11\ & VCC))
-- \ega_vga_video|Add3~13\ = CARRY((\ega_vga_video|row_number\(6) & !\ega_vga_video|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(6),
	datad => VCC,
	cin => \ega_vga_video|Add3~11\,
	combout => \ega_vga_video|Add3~12_combout\,
	cout => \ega_vga_video|Add3~13\);

-- Location: LCCOMB_X24_Y5_N30
\ega_vga_video|row_number[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[6]~8_combout\ = (\ega_vga_video|row_number[9]~0_combout\ & \ega_vga_video|Add3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number[9]~0_combout\,
	datad => \ega_vga_video|Add3~12_combout\,
	combout => \ega_vga_video|row_number[6]~8_combout\);

-- Location: FF_X24_Y5_N31
\ega_vga_video|row_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[6]~8_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(6));

-- Location: LCCOMB_X23_Y4_N24
\ega_genlock|Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~12_combout\ = (\ega_genlock|row_number\(6) & (\ega_genlock|Add14~11\ $ (GND))) # (!\ega_genlock|row_number\(6) & (!\ega_genlock|Add14~11\ & VCC))
-- \ega_genlock|Add14~13\ = CARRY((\ega_genlock|row_number\(6) & !\ega_genlock|Add14~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|row_number\(6),
	datad => VCC,
	cin => \ega_genlock|Add14~11\,
	combout => \ega_genlock|Add14~12_combout\,
	cout => \ega_genlock|Add14~13\);

-- Location: FF_X23_Y4_N25
\ega_genlock|row_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~12_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(6));

-- Location: LCCOMB_X25_Y8_N24
\ega_sram|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector14~0_combout\ = (!\ega_vga_video|rd_req~q\ & ((\ega_genlock|wr_req~q\ & (\ega_genlock|row_number\(6))) # (!\ega_genlock|wr_req~q\ & ((\ega_sram|SramAddress\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_genlock|row_number\(6),
	datac => \ega_genlock|wr_req~q\,
	datad => \ega_sram|SramAddress\(15),
	combout => \ega_sram|Selector14~0_combout\);

-- Location: LCCOMB_X25_Y8_N28
\ega_sram|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector14~1_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Selector14~0_combout\) # ((\ega_vga_video|rd_req~q\ & \ega_vga_video|row_number\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_vga_video|row_number\(6),
	datad => \ega_sram|Selector14~0_combout\,
	combout => \ega_sram|Selector14~1_combout\);

-- Location: LCCOMB_X25_Y6_N28
\ega_sram|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector14~2_combout\ = (\ega_sram|SramRoutine.SramRoutine_Load~q\ & (\ega_sram|SramAddress\(15) & ((!\ega_sram|wren~0_combout\) # (!\ega_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \ega_sram|SramAddress\(15),
	datac => \ega_sram|SramRoutineSeq\(0),
	datad => \ega_sram|wren~0_combout\,
	combout => \ega_sram|Selector14~2_combout\);

-- Location: LCCOMB_X26_Y6_N0
\ega_sram|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector14~3_combout\ = (\ega_sram|Selector14~1_combout\) # ((\ega_sram|Selector14~2_combout\) # ((\ega_sram|Add1~30_combout\ & \ega_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~30_combout\,
	datab => \ega_sram|Selector14~1_combout\,
	datac => \ega_sram|SramAddress[0]~15_combout\,
	datad => \ega_sram|Selector14~2_combout\,
	combout => \ega_sram|Selector14~3_combout\);

-- Location: FF_X25_Y6_N21
\ega_sram|SramAddress[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[15]~6_combout\,
	asdata => \ega_sram|Selector14~3_combout\,
	sload => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(15));

-- Location: LCCOMB_X25_Y9_N30
\ega_sram|SramAdr[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[15]~15_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~30_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(15),
	datad => \ega_sram|Add1~30_combout\,
	combout => \ega_sram|SramAdr[15]~15_combout\);

-- Location: FF_X25_Y9_N31
\ega_sram|SramAdr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[15]~15_combout\,
	asdata => \ega_sram|SramAddress\(15),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(15));

-- Location: LCCOMB_X25_Y13_N12
\mda_sram|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~30_combout\ = (\mda_sram|SramAddress\(15) & (!\mda_sram|Add1~29\)) # (!\mda_sram|SramAddress\(15) & ((\mda_sram|Add1~29\) # (GND)))
-- \mda_sram|Add1~31\ = CARRY((!\mda_sram|Add1~29\) # (!\mda_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(15),
	datad => VCC,
	cin => \mda_sram|Add1~29\,
	combout => \mda_sram|Add1~30_combout\,
	cout => \mda_sram|Add1~31\);

-- Location: LCCOMB_X24_Y14_N24
\mda_sram|SramAddress[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[15]~6_combout\ = (\mda_sram|SramAddress~9_combout\ & (\mda_sram|Add1~30_combout\)) # (!\mda_sram|SramAddress~9_combout\ & ((\mda_sram|SramAddress\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Add1~30_combout\,
	datac => \mda_sram|SramAddress\(15),
	datad => \mda_sram|SramAddress~9_combout\,
	combout => \mda_sram|SramAddress[15]~6_combout\);

-- Location: LCCOMB_X23_Y14_N18
\mda_genlock|Add14~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~12_combout\ = (\mda_genlock|row_number\(6) & (\mda_genlock|Add14~11\ $ (GND))) # (!\mda_genlock|row_number\(6) & (!\mda_genlock|Add14~11\ & VCC))
-- \mda_genlock|Add14~13\ = CARRY((\mda_genlock|row_number\(6) & !\mda_genlock|Add14~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|row_number\(6),
	datad => VCC,
	cin => \mda_genlock|Add14~11\,
	combout => \mda_genlock|Add14~12_combout\,
	cout => \mda_genlock|Add14~13\);

-- Location: LCCOMB_X23_Y14_N2
\mda_genlock|row_number~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~6_combout\ = (\mda_sync_level|hblank~q\ & ((\mda_genlock|process_12~4_combout\ & (\mda_genlock|row_number\(6))) # (!\mda_genlock|process_12~4_combout\ & ((\mda_genlock|Add14~12_combout\))))) # (!\mda_sync_level|hblank~q\ & 
-- (((\mda_genlock|row_number\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hblank~q\,
	datab => \mda_genlock|process_12~4_combout\,
	datac => \mda_genlock|row_number\(6),
	datad => \mda_genlock|Add14~12_combout\,
	combout => \mda_genlock|row_number~6_combout\);

-- Location: FF_X23_Y14_N3
\mda_genlock|row_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~6_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(6));

-- Location: LCCOMB_X24_Y14_N0
\mda_sram|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector14~0_combout\ = (!\mda_vga_video|rd_req~q\ & ((\mda_genlock|wr_req~q\ & ((\mda_genlock|row_number\(6)))) # (!\mda_genlock|wr_req~q\ & (\mda_sram|SramAddress\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|wr_req~q\,
	datab => \mda_sram|SramAddress\(15),
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_genlock|row_number\(6),
	combout => \mda_sram|Selector14~0_combout\);

-- Location: LCCOMB_X24_Y17_N24
\mda_vga_video|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~12_combout\ = (\mda_vga_video|row_number\(6) & (\mda_vga_video|Add3~11\ $ (GND))) # (!\mda_vga_video|row_number\(6) & (!\mda_vga_video|Add3~11\ & VCC))
-- \mda_vga_video|Add3~13\ = CARRY((\mda_vga_video|row_number\(6) & !\mda_vga_video|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|row_number\(6),
	datad => VCC,
	cin => \mda_vga_video|Add3~11\,
	combout => \mda_vga_video|Add3~12_combout\,
	cout => \mda_vga_video|Add3~13\);

-- Location: LCCOMB_X23_Y17_N22
\mda_vga_video|row_number[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[6]~8_combout\ = (\mda_vga_video|row_number[9]~0_combout\ & \mda_vga_video|Add3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|row_number[9]~0_combout\,
	datad => \mda_vga_video|Add3~12_combout\,
	combout => \mda_vga_video|row_number[6]~8_combout\);

-- Location: FF_X23_Y17_N23
\mda_vga_video|row_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[6]~8_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(6));

-- Location: LCCOMB_X24_Y14_N10
\mda_sram|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector14~1_combout\ = (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Selector14~0_combout\) # ((\mda_vga_video|rd_req~q\ & \mda_vga_video|row_number\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|Selector14~0_combout\,
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_vga_video|row_number\(6),
	combout => \mda_sram|Selector14~1_combout\);

-- Location: LCCOMB_X24_Y14_N18
\mda_sram|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector14~2_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sram|SramAddress\(15) & ((!\mda_sram|wren~0_combout\) # (!\mda_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|SramAddress\(15),
	datac => \mda_sram|SramRoutineSeq\(0),
	datad => \mda_sram|wren~0_combout\,
	combout => \mda_sram|Selector14~2_combout\);

-- Location: LCCOMB_X24_Y14_N8
\mda_sram|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector14~3_combout\ = (\mda_sram|Selector14~1_combout\) # ((\mda_sram|Selector14~2_combout\) # ((\mda_sram|Add1~30_combout\ & \mda_sram|SramAddress[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector14~1_combout\,
	datab => \mda_sram|Selector14~2_combout\,
	datac => \mda_sram|Add1~30_combout\,
	datad => \mda_sram|SramAddress[0]~12_combout\,
	combout => \mda_sram|Selector14~3_combout\);

-- Location: FF_X24_Y14_N25
\mda_sram|SramAddress[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[15]~6_combout\,
	asdata => \mda_sram|Selector14~3_combout\,
	sload => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(15));

-- Location: LCCOMB_X25_Y13_N24
\mda_sram|SramAdr[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[15]~16_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~30_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(15),
	datad => \mda_sram|Add1~30_combout\,
	combout => \mda_sram|SramAdr[15]~16_combout\);

-- Location: FF_X25_Y13_N25
\mda_sram|SramAdr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[15]~16_combout\,
	asdata => \mda_sram|SramAddress\(15),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(15));

-- Location: LCCOMB_X25_Y9_N8
\ega_sram|pMemAdr[15]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[15]~67_combout\ = (\ega_sram|SramAdr\(15) & (((\mda_sram|SramAdr\(15)) # (!\mda_sram|SramAdr[2]~en_q\)))) # (!\ega_sram|SramAdr\(15) & (!\ega_sram|SramAdr[4]~en_q\ & ((\mda_sram|SramAdr\(15)) # (!\mda_sram|SramAdr[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAdr\(15),
	datab => \ega_sram|SramAdr[4]~en_q\,
	datac => \mda_sram|SramAdr[2]~en_q\,
	datad => \mda_sram|SramAdr\(15),
	combout => \ega_sram|pMemAdr[15]~67_combout\);

-- Location: LCCOMB_X17_Y9_N12
\cga_sram|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~30_combout\ = (\cga_sram|SramAddress\(15) & (!\cga_sram|Add1~29\)) # (!\cga_sram|SramAddress\(15) & ((\cga_sram|Add1~29\) # (GND)))
-- \cga_sram|Add1~31\ = CARRY((!\cga_sram|Add1~29\) # (!\cga_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress\(15),
	datad => VCC,
	cin => \cga_sram|Add1~29\,
	combout => \cga_sram|Add1~30_combout\,
	cout => \cga_sram|Add1~31\);

-- Location: LCCOMB_X18_Y9_N12
\cga_sram|SramAddress[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[15]~6_combout\ = (\cga_sram|SramAddress~11_combout\ & ((\cga_sram|Add1~30_combout\))) # (!\cga_sram|SramAddress~11_combout\ & (\cga_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress~11_combout\,
	datac => \cga_sram|SramAddress\(15),
	datad => \cga_sram|Add1~30_combout\,
	combout => \cga_sram|SramAddress[15]~6_combout\);

-- Location: LCCOMB_X11_Y9_N14
\cga_vga_video|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~12_combout\ = (\cga_vga_video|row_number\(6) & (\cga_vga_video|Add3~11\ $ (GND))) # (!\cga_vga_video|row_number\(6) & (!\cga_vga_video|Add3~11\ & VCC))
-- \cga_vga_video|Add3~13\ = CARRY((\cga_vga_video|row_number\(6) & !\cga_vga_video|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(6),
	datad => VCC,
	cin => \cga_vga_video|Add3~11\,
	combout => \cga_vga_video|Add3~12_combout\,
	cout => \cga_vga_video|Add3~13\);

-- Location: LCCOMB_X11_Y9_N22
\cga_vga_video|row_number[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[6]~8_combout\ = (\cga_vga_video|row_number[8]~0_combout\ & \cga_vga_video|Add3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|row_number[8]~0_combout\,
	datac => \cga_vga_video|Add3~12_combout\,
	combout => \cga_vga_video|row_number[6]~8_combout\);

-- Location: FF_X11_Y9_N23
\cga_vga_video|row_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[6]~8_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(6));

-- Location: LCCOMB_X13_Y9_N20
\cga_genlock|row_number[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[6]~23_combout\ = (\cga_genlock|row_number\(6) & (\cga_genlock|row_number[5]~22\ $ (GND))) # (!\cga_genlock|row_number\(6) & (!\cga_genlock|row_number[5]~22\ & VCC))
-- \cga_genlock|row_number[6]~24\ = CARRY((\cga_genlock|row_number\(6) & !\cga_genlock|row_number[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|row_number\(6),
	datad => VCC,
	cin => \cga_genlock|row_number[5]~22\,
	combout => \cga_genlock|row_number[6]~23_combout\,
	cout => \cga_genlock|row_number[6]~24\);

-- Location: FF_X13_Y9_N21
\cga_genlock|row_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[6]~23_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(6));

-- Location: LCCOMB_X18_Y9_N28
\cga_sram|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector14~0_combout\ = (!\cga_vga_video|rd_req~q\ & ((\cga_genlock|wr_req~q\ & (\cga_genlock|row_number\(6))) # (!\cga_genlock|wr_req~q\ & ((\cga_sram|SramAddress\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|wr_req~q\,
	datab => \cga_genlock|row_number\(6),
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_sram|SramAddress\(15),
	combout => \cga_sram|Selector14~0_combout\);

-- Location: LCCOMB_X18_Y9_N16
\cga_sram|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector14~1_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Selector14~0_combout\) # ((\cga_vga_video|rd_req~q\ & \cga_vga_video|row_number\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|rd_req~q\,
	datab => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \cga_vga_video|row_number\(6),
	datad => \cga_sram|Selector14~0_combout\,
	combout => \cga_sram|Selector14~1_combout\);

-- Location: LCCOMB_X18_Y9_N8
\cga_sram|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector14~2_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sram|SramAddress\(15) & ((!\cga_sram|SramRoutineSeq\(0)) # (!\cga_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|wren~0_combout\,
	datab => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \cga_sram|SramRoutineSeq\(0),
	datad => \cga_sram|SramAddress\(15),
	combout => \cga_sram|Selector14~2_combout\);

-- Location: LCCOMB_X18_Y9_N4
\cga_sram|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector14~3_combout\ = (\cga_sram|Selector14~1_combout\) # ((\cga_sram|Selector14~2_combout\) # ((\cga_sram|Add1~30_combout\ & \cga_sram|SramAddress[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~30_combout\,
	datab => \cga_sram|Selector14~1_combout\,
	datac => \cga_sram|Selector14~2_combout\,
	datad => \cga_sram|SramAddress[0]~15_combout\,
	combout => \cga_sram|Selector14~3_combout\);

-- Location: FF_X18_Y9_N13
\cga_sram|SramAddress[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[15]~6_combout\,
	asdata => \cga_sram|Selector14~3_combout\,
	sload => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(15));

-- Location: LCCOMB_X17_Y9_N18
\cga_sram|SramAdr[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[15]~15_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~30_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(15),
	datad => \cga_sram|Add1~30_combout\,
	combout => \cga_sram|SramAdr[15]~15_combout\);

-- Location: FF_X17_Y9_N19
\cga_sram|SramAdr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[15]~15_combout\,
	asdata => \cga_sram|SramAddress\(15),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(15));

-- Location: LCCOMB_X17_Y13_N12
\hgc_sram|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~30_combout\ = (\hgc_sram|SramAddress\(15) & (!\hgc_sram|Add1~29\)) # (!\hgc_sram|SramAddress\(15) & ((\hgc_sram|Add1~29\) # (GND)))
-- \hgc_sram|Add1~31\ = CARRY((!\hgc_sram|Add1~29\) # (!\hgc_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress\(15),
	datad => VCC,
	cin => \hgc_sram|Add1~29\,
	combout => \hgc_sram|Add1~30_combout\,
	cout => \hgc_sram|Add1~31\);

-- Location: LCCOMB_X16_Y13_N6
\hgc_sram|SramAddress[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[15]~6_combout\ = (\hgc_sram|SramAddress~9_combout\ & (\hgc_sram|Add1~30_combout\)) # (!\hgc_sram|SramAddress~9_combout\ & ((\hgc_sram|SramAddress\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|Add1~30_combout\,
	datac => \hgc_sram|SramAddress\(15),
	datad => \hgc_sram|SramAddress~9_combout\,
	combout => \hgc_sram|SramAddress[15]~6_combout\);

-- Location: LCCOMB_X12_Y13_N20
\hgc_vga_video|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~12_combout\ = (\hgc_vga_video|row_number\(6) & (\hgc_vga_video|Add3~11\ $ (GND))) # (!\hgc_vga_video|row_number\(6) & (!\hgc_vga_video|Add3~11\ & VCC))
-- \hgc_vga_video|Add3~13\ = CARRY((\hgc_vga_video|row_number\(6) & !\hgc_vga_video|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(6),
	datad => VCC,
	cin => \hgc_vga_video|Add3~11\,
	combout => \hgc_vga_video|Add3~12_combout\,
	cout => \hgc_vga_video|Add3~13\);

-- Location: LCCOMB_X12_Y13_N6
\hgc_vga_video|row_number[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[6]~8_combout\ = (\hgc_vga_video|row_number[9]~0_combout\ & \hgc_vga_video|Add3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_vga_video|row_number[9]~0_combout\,
	datad => \hgc_vga_video|Add3~12_combout\,
	combout => \hgc_vga_video|row_number[6]~8_combout\);

-- Location: FF_X12_Y13_N7
\hgc_vga_video|row_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[6]~8_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(6));

-- Location: LCCOMB_X14_Y13_N24
\hgc_genlock|Add15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~12_combout\ = (\hgc_genlock|row_number\(6) & (\hgc_genlock|Add15~11\ $ (GND))) # (!\hgc_genlock|row_number\(6) & (!\hgc_genlock|Add15~11\ & VCC))
-- \hgc_genlock|Add15~13\ = CARRY((\hgc_genlock|row_number\(6) & !\hgc_genlock|Add15~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|row_number\(6),
	datad => VCC,
	cin => \hgc_genlock|Add15~11\,
	combout => \hgc_genlock|Add15~12_combout\,
	cout => \hgc_genlock|Add15~13\);

-- Location: LCCOMB_X14_Y12_N24
\hgc_genlock|row_number~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~6_combout\ = (\hgc_genlock|process_13~4_combout\ & (((\hgc_genlock|row_number\(6))))) # (!\hgc_genlock|process_13~4_combout\ & ((\hgc_sync_level|hblank~q\ & (\hgc_genlock|Add15~12_combout\)) # (!\hgc_sync_level|hblank~q\ & 
-- ((\hgc_genlock|row_number\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_13~4_combout\,
	datab => \hgc_genlock|Add15~12_combout\,
	datac => \hgc_genlock|row_number\(6),
	datad => \hgc_sync_level|hblank~q\,
	combout => \hgc_genlock|row_number~6_combout\);

-- Location: FF_X14_Y12_N25
\hgc_genlock|row_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~6_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(6));

-- Location: LCCOMB_X16_Y12_N2
\hgc_sram|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector14~0_combout\ = (!\hgc_vga_video|rd_req~q\ & ((\hgc_genlock|wr_req~q\ & ((\hgc_genlock|row_number\(6)))) # (!\hgc_genlock|wr_req~q\ & (\hgc_sram|SramAddress\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_genlock|wr_req~q\,
	datac => \hgc_sram|SramAddress\(15),
	datad => \hgc_genlock|row_number\(6),
	combout => \hgc_sram|Selector14~0_combout\);

-- Location: LCCOMB_X16_Y12_N18
\hgc_sram|Selector14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector14~1_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Selector14~0_combout\) # ((\hgc_vga_video|rd_req~q\ & \hgc_vga_video|row_number\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_vga_video|row_number\(6),
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|Selector14~0_combout\,
	combout => \hgc_sram|Selector14~1_combout\);

-- Location: LCCOMB_X16_Y13_N12
\hgc_sram|Selector14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector14~2_combout\ = (\hgc_sram|SramAddress\(15) & (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((!\hgc_sram|wren~0_combout\) # (!\hgc_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(15),
	datab => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \hgc_sram|SramRoutineSeq\(0),
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|Selector14~2_combout\);

-- Location: LCCOMB_X16_Y13_N8
\hgc_sram|Selector14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector14~3_combout\ = (\hgc_sram|Selector14~1_combout\) # ((\hgc_sram|Selector14~2_combout\) # ((\hgc_sram|Add1~30_combout\ & \hgc_sram|SramAddress[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Selector14~1_combout\,
	datab => \hgc_sram|Add1~30_combout\,
	datac => \hgc_sram|SramAddress[0]~10_combout\,
	datad => \hgc_sram|Selector14~2_combout\,
	combout => \hgc_sram|Selector14~3_combout\);

-- Location: FF_X16_Y13_N7
\hgc_sram|SramAddress[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[15]~6_combout\,
	asdata => \hgc_sram|Selector14~3_combout\,
	sload => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(15));

-- Location: LCCOMB_X17_Y13_N24
\hgc_sram|SramAdr[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[15]~15_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~30_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(15),
	datad => \hgc_sram|Add1~30_combout\,
	combout => \hgc_sram|SramAdr[15]~15_combout\);

-- Location: FF_X17_Y13_N25
\hgc_sram|SramAdr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[15]~15_combout\,
	asdata => \hgc_sram|SramAddress\(15),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(15));

-- Location: LCCOMB_X21_Y13_N12
\ega_sram|pMemAdr[15]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[15]~66_combout\ = (\cga_sram|SramAdr\(15) & ((\hgc_sram|SramAdr\(15)) # ((!\hgc_sram|SramAdr[12]~en_q\)))) # (!\cga_sram|SramAdr\(15) & (!\cga_sram|SramAdr[0]~en_q\ & ((\hgc_sram|SramAdr\(15)) # (!\hgc_sram|SramAdr[12]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAdr\(15),
	datab => \hgc_sram|SramAdr\(15),
	datac => \cga_sram|SramAdr[0]~en_q\,
	datad => \hgc_sram|SramAdr[12]~en_q\,
	combout => \ega_sram|pMemAdr[15]~66_combout\);

-- Location: LCCOMB_X22_Y13_N4
\ega_sram|pMemAdr[15]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[15]~68_combout\ = (\ega_sram|pMemAdr[15]~67_combout\ & \ega_sram|pMemAdr[15]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[15]~67_combout\,
	datad => \ega_sram|pMemAdr[15]~66_combout\,
	combout => \ega_sram|pMemAdr[15]~68_combout\);

-- Location: LCCOMB_X17_Y9_N14
\cga_sram|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~32_combout\ = (\cga_sram|SramAddress\(16) & (\cga_sram|Add1~31\ $ (GND))) # (!\cga_sram|SramAddress\(16) & (!\cga_sram|Add1~31\ & VCC))
-- \cga_sram|Add1~33\ = CARRY((\cga_sram|SramAddress\(16) & !\cga_sram|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(16),
	datad => VCC,
	cin => \cga_sram|Add1~31\,
	combout => \cga_sram|Add1~32_combout\,
	cout => \cga_sram|Add1~33\);

-- Location: LCCOMB_X18_Y10_N26
\cga_sram|SramAddress[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[16]~7_combout\ = (\cga_sram|SramAddress~11_combout\ & ((\cga_sram|Add1~32_combout\))) # (!\cga_sram|SramAddress~11_combout\ & (\cga_sram|SramAddress\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress~11_combout\,
	datac => \cga_sram|SramAddress\(16),
	datad => \cga_sram|Add1~32_combout\,
	combout => \cga_sram|SramAddress[16]~7_combout\);

-- Location: LCCOMB_X11_Y9_N16
\cga_vga_video|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~14_combout\ = (\cga_vga_video|row_number\(7) & (!\cga_vga_video|Add3~13\)) # (!\cga_vga_video|row_number\(7) & ((\cga_vga_video|Add3~13\) # (GND)))
-- \cga_vga_video|Add3~15\ = CARRY((!\cga_vga_video|Add3~13\) # (!\cga_vga_video|row_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|row_number\(7),
	datad => VCC,
	cin => \cga_vga_video|Add3~13\,
	combout => \cga_vga_video|Add3~14_combout\,
	cout => \cga_vga_video|Add3~15\);

-- Location: LCCOMB_X12_Y9_N26
\cga_vga_video|row_number[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[7]~9_combout\ = (\cga_vga_video|row_number[8]~0_combout\ & \cga_vga_video|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|row_number[8]~0_combout\,
	datac => \cga_vga_video|Add3~14_combout\,
	combout => \cga_vga_video|row_number[7]~9_combout\);

-- Location: FF_X12_Y9_N27
\cga_vga_video|row_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[7]~9_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(7));

-- Location: LCCOMB_X13_Y9_N22
\cga_genlock|row_number[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[7]~25_combout\ = (\cga_genlock|row_number\(7) & (!\cga_genlock|row_number[6]~24\)) # (!\cga_genlock|row_number\(7) & ((\cga_genlock|row_number[6]~24\) # (GND)))
-- \cga_genlock|row_number[7]~26\ = CARRY((!\cga_genlock|row_number[6]~24\) # (!\cga_genlock|row_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|row_number\(7),
	datad => VCC,
	cin => \cga_genlock|row_number[6]~24\,
	combout => \cga_genlock|row_number[7]~25_combout\,
	cout => \cga_genlock|row_number[7]~26\);

-- Location: FF_X13_Y9_N23
\cga_genlock|row_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[7]~25_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(7));

-- Location: LCCOMB_X18_Y10_N0
\cga_sram|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector13~0_combout\ = (!\cga_vga_video|rd_req~q\ & ((\cga_genlock|wr_req~q\ & ((\cga_genlock|row_number\(7)))) # (!\cga_genlock|wr_req~q\ & (\cga_sram|SramAddress\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(16),
	datab => \cga_genlock|row_number\(7),
	datac => \cga_genlock|wr_req~q\,
	datad => \cga_vga_video|rd_req~q\,
	combout => \cga_sram|Selector13~0_combout\);

-- Location: LCCOMB_X18_Y10_N12
\cga_sram|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector13~1_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Selector13~0_combout\) # ((\cga_vga_video|rd_req~q\ & \cga_vga_video|row_number\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|rd_req~q\,
	datab => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \cga_vga_video|row_number\(7),
	datad => \cga_sram|Selector13~0_combout\,
	combout => \cga_sram|Selector13~1_combout\);

-- Location: LCCOMB_X19_Y10_N14
\cga_sram|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector13~2_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sram|SramAddress\(16) & ((!\cga_sram|wren~0_combout\) # (!\cga_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(16),
	datad => \cga_sram|wren~0_combout\,
	combout => \cga_sram|Selector13~2_combout\);

-- Location: LCCOMB_X18_Y10_N8
\cga_sram|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector13~3_combout\ = (\cga_sram|Selector13~1_combout\) # ((\cga_sram|Selector13~2_combout\) # ((\cga_sram|SramAddress[0]~15_combout\ & \cga_sram|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Selector13~1_combout\,
	datab => \cga_sram|SramAddress[0]~15_combout\,
	datac => \cga_sram|Selector13~2_combout\,
	datad => \cga_sram|Add1~32_combout\,
	combout => \cga_sram|Selector13~3_combout\);

-- Location: FF_X18_Y10_N27
\cga_sram|SramAddress[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[16]~7_combout\,
	asdata => \cga_sram|Selector13~3_combout\,
	sload => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(16));

-- Location: LCCOMB_X19_Y9_N16
\cga_sram|SramAdr[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[16]~16_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~32_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(16),
	datad => \cga_sram|Add1~32_combout\,
	combout => \cga_sram|SramAdr[16]~16_combout\);

-- Location: FF_X19_Y9_N17
\cga_sram|SramAdr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[16]~16_combout\,
	asdata => \cga_sram|SramAddress\(16),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(16));

-- Location: LCCOMB_X18_Y13_N20
\hgc_sram|SramAddress[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[16]~7_combout\ = (\hgc_sram|SramAddress~9_combout\ & ((\hgc_sram|Add1~32_combout\))) # (!\hgc_sram|SramAddress~9_combout\ & (\hgc_sram|SramAddress\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramAddress~9_combout\,
	datac => \hgc_sram|SramAddress\(16),
	datad => \hgc_sram|Add1~32_combout\,
	combout => \hgc_sram|SramAddress[16]~7_combout\);

-- Location: LCCOMB_X12_Y13_N22
\hgc_vga_video|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~14_combout\ = (\hgc_vga_video|row_number\(7) & (!\hgc_vga_video|Add3~13\)) # (!\hgc_vga_video|row_number\(7) & ((\hgc_vga_video|Add3~13\) # (GND)))
-- \hgc_vga_video|Add3~15\ = CARRY((!\hgc_vga_video|Add3~13\) # (!\hgc_vga_video|row_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|row_number\(7),
	datad => VCC,
	cin => \hgc_vga_video|Add3~13\,
	combout => \hgc_vga_video|Add3~14_combout\,
	cout => \hgc_vga_video|Add3~15\);

-- Location: LCCOMB_X12_Y13_N4
\hgc_vga_video|row_number[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[7]~9_combout\ = (\hgc_vga_video|row_number[9]~0_combout\ & \hgc_vga_video|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number[9]~0_combout\,
	datac => \hgc_vga_video|Add3~14_combout\,
	combout => \hgc_vga_video|row_number[7]~9_combout\);

-- Location: FF_X12_Y13_N5
\hgc_vga_video|row_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[7]~9_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(7));

-- Location: LCCOMB_X14_Y13_N26
\hgc_genlock|Add15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~14_combout\ = (\hgc_genlock|row_number\(7) & (!\hgc_genlock|Add15~13\)) # (!\hgc_genlock|row_number\(7) & ((\hgc_genlock|Add15~13\) # (GND)))
-- \hgc_genlock|Add15~15\ = CARRY((!\hgc_genlock|Add15~13\) # (!\hgc_genlock|row_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|row_number\(7),
	datad => VCC,
	cin => \hgc_genlock|Add15~13\,
	combout => \hgc_genlock|Add15~14_combout\,
	cout => \hgc_genlock|Add15~15\);

-- Location: LCCOMB_X14_Y13_N8
\hgc_genlock|row_number~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~7_combout\ = (\hgc_sync_level|hblank~q\ & ((\hgc_genlock|process_13~4_combout\ & ((\hgc_genlock|row_number\(7)))) # (!\hgc_genlock|process_13~4_combout\ & (\hgc_genlock|Add15~14_combout\)))) # (!\hgc_sync_level|hblank~q\ & 
-- (((\hgc_genlock|row_number\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add15~14_combout\,
	datab => \hgc_sync_level|hblank~q\,
	datac => \hgc_genlock|row_number\(7),
	datad => \hgc_genlock|process_13~4_combout\,
	combout => \hgc_genlock|row_number~7_combout\);

-- Location: FF_X14_Y13_N9
\hgc_genlock|row_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~7_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(7));

-- Location: LCCOMB_X18_Y13_N10
\hgc_sram|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector13~0_combout\ = (!\hgc_vga_video|rd_req~q\ & ((\hgc_genlock|wr_req~q\ & ((\hgc_genlock|row_number\(7)))) # (!\hgc_genlock|wr_req~q\ & (\hgc_sram|SramAddress\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|wr_req~q\,
	datab => \hgc_sram|SramAddress\(16),
	datac => \hgc_vga_video|rd_req~q\,
	datad => \hgc_genlock|row_number\(7),
	combout => \hgc_sram|Selector13~0_combout\);

-- Location: LCCOMB_X18_Y13_N28
\hgc_sram|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector13~1_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Selector13~0_combout\) # ((\hgc_vga_video|row_number\(7) & \hgc_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(7),
	datab => \hgc_vga_video|rd_req~q\,
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|Selector13~0_combout\,
	combout => \hgc_sram|Selector13~1_combout\);

-- Location: LCCOMB_X18_Y13_N16
\hgc_sram|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector13~2_combout\ = (\hgc_sram|SramAddress\(16) & (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((!\hgc_sram|wren~0_combout\) # (!\hgc_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(0),
	datab => \hgc_sram|SramAddress\(16),
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|Selector13~2_combout\);

-- Location: LCCOMB_X18_Y13_N4
\hgc_sram|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector13~3_combout\ = (\hgc_sram|Selector13~1_combout\) # ((\hgc_sram|Selector13~2_combout\) # ((\hgc_sram|Add1~32_combout\ & \hgc_sram|SramAddress[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~32_combout\,
	datab => \hgc_sram|Selector13~1_combout\,
	datac => \hgc_sram|SramAddress[0]~10_combout\,
	datad => \hgc_sram|Selector13~2_combout\,
	combout => \hgc_sram|Selector13~3_combout\);

-- Location: FF_X18_Y13_N21
\hgc_sram|SramAddress[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[16]~7_combout\,
	asdata => \hgc_sram|Selector13~3_combout\,
	sload => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(16));

-- Location: LCCOMB_X17_Y13_N14
\hgc_sram|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~32_combout\ = (\hgc_sram|SramAddress\(16) & (\hgc_sram|Add1~31\ $ (GND))) # (!\hgc_sram|SramAddress\(16) & (!\hgc_sram|Add1~31\ & VCC))
-- \hgc_sram|Add1~33\ = CARRY((\hgc_sram|SramAddress\(16) & !\hgc_sram|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(16),
	datad => VCC,
	cin => \hgc_sram|Add1~31\,
	combout => \hgc_sram|Add1~32_combout\,
	cout => \hgc_sram|Add1~33\);

-- Location: LCCOMB_X17_Y13_N30
\hgc_sram|SramAdr[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[16]~16_combout\ = (\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|Add1~32_combout\)) # (!\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|SramAddress\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|Add1~32_combout\,
	datac => \hgc_sram|SramAddress\(16),
	datad => \hgc_sram|SramRoutineSeq\(0),
	combout => \hgc_sram|SramAdr[16]~16_combout\);

-- Location: FF_X17_Y13_N31
\hgc_sram|SramAdr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[16]~16_combout\,
	asdata => \hgc_sram|SramAddress\(16),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(16));

-- Location: LCCOMB_X19_Y9_N24
\ega_sram|pMemAdr[16]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[16]~69_combout\ = (\hgc_sram|SramAdr[12]~en_q\ & (\hgc_sram|SramAdr\(16) & ((\cga_sram|SramAdr\(16)) # (!\cga_sram|SramAdr[0]~en_q\)))) # (!\hgc_sram|SramAdr[12]~en_q\ & ((\cga_sram|SramAdr\(16)) # ((!\cga_sram|SramAdr[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAdr[12]~en_q\,
	datab => \cga_sram|SramAdr\(16),
	datac => \cga_sram|SramAdr[0]~en_q\,
	datad => \hgc_sram|SramAdr\(16),
	combout => \ega_sram|pMemAdr[16]~69_combout\);

-- Location: LCCOMB_X25_Y5_N6
\ega_sram|SramAddress[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[16]~7_combout\ = (\ega_sram|SramAddress~11_combout\ & (\ega_sram|Add1~32_combout\)) # (!\ega_sram|SramAddress~11_combout\ & ((\ega_sram|SramAddress\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~32_combout\,
	datac => \ega_sram|SramAddress\(16),
	datad => \ega_sram|SramAddress~11_combout\,
	combout => \ega_sram|SramAddress[16]~7_combout\);

-- Location: LCCOMB_X24_Y5_N18
\ega_vga_video|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~14_combout\ = (\ega_vga_video|row_number\(7) & (!\ega_vga_video|Add3~13\)) # (!\ega_vga_video|row_number\(7) & ((\ega_vga_video|Add3~13\) # (GND)))
-- \ega_vga_video|Add3~15\ = CARRY((!\ega_vga_video|Add3~13\) # (!\ega_vga_video|row_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|row_number\(7),
	datad => VCC,
	cin => \ega_vga_video|Add3~13\,
	combout => \ega_vga_video|Add3~14_combout\,
	cout => \ega_vga_video|Add3~15\);

-- Location: LCCOMB_X23_Y5_N24
\ega_vga_video|row_number[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[7]~9_combout\ = (\ega_vga_video|row_number[9]~0_combout\ & \ega_vga_video|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number[9]~0_combout\,
	datad => \ega_vga_video|Add3~14_combout\,
	combout => \ega_vga_video|row_number[7]~9_combout\);

-- Location: FF_X23_Y5_N25
\ega_vga_video|row_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[7]~9_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(7));

-- Location: LCCOMB_X23_Y4_N26
\ega_genlock|Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~14_combout\ = (\ega_genlock|row_number\(7) & (!\ega_genlock|Add14~13\)) # (!\ega_genlock|row_number\(7) & ((\ega_genlock|Add14~13\) # (GND)))
-- \ega_genlock|Add14~15\ = CARRY((!\ega_genlock|Add14~13\) # (!\ega_genlock|row_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number\(7),
	datad => VCC,
	cin => \ega_genlock|Add14~13\,
	combout => \ega_genlock|Add14~14_combout\,
	cout => \ega_genlock|Add14~15\);

-- Location: FF_X23_Y4_N27
\ega_genlock|row_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~14_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(7));

-- Location: LCCOMB_X25_Y5_N4
\ega_sram|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector13~0_combout\ = (!\ega_vga_video|rd_req~q\ & ((\ega_genlock|wr_req~q\ & (\ega_genlock|row_number\(7))) # (!\ega_genlock|wr_req~q\ & ((\ega_sram|SramAddress\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number\(7),
	datab => \ega_vga_video|rd_req~q\,
	datac => \ega_genlock|wr_req~q\,
	datad => \ega_sram|SramAddress\(16),
	combout => \ega_sram|Selector13~0_combout\);

-- Location: LCCOMB_X25_Y5_N26
\ega_sram|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector13~1_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Selector13~0_combout\) # ((\ega_vga_video|rd_req~q\ & \ega_vga_video|row_number\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|rd_req~q\,
	datab => \ega_vga_video|row_number\(7),
	datac => \ega_sram|Selector13~0_combout\,
	datad => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \ega_sram|Selector13~1_combout\);

-- Location: LCCOMB_X25_Y5_N2
\ega_sram|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector13~2_combout\ = (\ega_sram|SramRoutine.SramRoutine_Load~q\ & (\ega_sram|SramAddress\(16) & ((!\ega_sram|wren~0_combout\) # (!\ega_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_sram|wren~0_combout\,
	datad => \ega_sram|SramAddress\(16),
	combout => \ega_sram|Selector13~2_combout\);

-- Location: LCCOMB_X25_Y5_N14
\ega_sram|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector13~3_combout\ = (\ega_sram|Selector13~1_combout\) # ((\ega_sram|Selector13~2_combout\) # ((\ega_sram|SramAddress[0]~15_combout\ & \ega_sram|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Selector13~1_combout\,
	datab => \ega_sram|SramAddress[0]~15_combout\,
	datac => \ega_sram|Add1~32_combout\,
	datad => \ega_sram|Selector13~2_combout\,
	combout => \ega_sram|Selector13~3_combout\);

-- Location: FF_X25_Y5_N7
\ega_sram|SramAddress[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[16]~7_combout\,
	asdata => \ega_sram|Selector13~3_combout\,
	sload => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(16));

-- Location: LCCOMB_X25_Y6_N14
\ega_sram|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~32_combout\ = (\ega_sram|SramAddress\(16) & (\ega_sram|Add1~31\ $ (GND))) # (!\ega_sram|SramAddress\(16) & (!\ega_sram|Add1~31\ & VCC))
-- \ega_sram|Add1~33\ = CARRY((\ega_sram|SramAddress\(16) & !\ega_sram|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(16),
	datad => VCC,
	cin => \ega_sram|Add1~31\,
	combout => \ega_sram|Add1~32_combout\,
	cout => \ega_sram|Add1~33\);

-- Location: LCCOMB_X25_Y9_N12
\ega_sram|SramAdr[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[16]~16_combout\ = (\ega_sram|SramRoutineSeq\(0) & (\ega_sram|Add1~32_combout\)) # (!\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|SramAddress\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutineSeq\(0),
	datab => \ega_sram|Add1~32_combout\,
	datac => \ega_sram|SramAddress\(16),
	combout => \ega_sram|SramAdr[16]~16_combout\);

-- Location: FF_X25_Y9_N13
\ega_sram|SramAdr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[16]~16_combout\,
	asdata => \ega_sram|SramAddress\(16),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(16));

-- Location: LCCOMB_X23_Y13_N24
\mda_sram|SramAddress[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[16]~7_combout\ = (\mda_sram|SramAddress~9_combout\ & (\mda_sram|Add1~32_combout\)) # (!\mda_sram|SramAddress~9_combout\ & ((\mda_sram|SramAddress\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Add1~32_combout\,
	datac => \mda_sram|SramAddress\(16),
	datad => \mda_sram|SramAddress~9_combout\,
	combout => \mda_sram|SramAddress[16]~7_combout\);

-- Location: LCCOMB_X24_Y17_N26
\mda_vga_video|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~14_combout\ = (\mda_vga_video|row_number\(7) & (!\mda_vga_video|Add3~13\)) # (!\mda_vga_video|row_number\(7) & ((\mda_vga_video|Add3~13\) # (GND)))
-- \mda_vga_video|Add3~15\ = CARRY((!\mda_vga_video|Add3~13\) # (!\mda_vga_video|row_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|row_number\(7),
	datad => VCC,
	cin => \mda_vga_video|Add3~13\,
	combout => \mda_vga_video|Add3~14_combout\,
	cout => \mda_vga_video|Add3~15\);

-- Location: LCCOMB_X24_Y17_N2
\mda_vga_video|row_number[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[7]~9_combout\ = (\mda_vga_video|row_number[9]~0_combout\ & \mda_vga_video|Add3~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number[9]~0_combout\,
	datac => \mda_vga_video|Add3~14_combout\,
	combout => \mda_vga_video|row_number[7]~9_combout\);

-- Location: FF_X24_Y17_N3
\mda_vga_video|row_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[7]~9_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(7));

-- Location: LCCOMB_X23_Y14_N20
\mda_genlock|Add14~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~14_combout\ = (\mda_genlock|row_number\(7) & (!\mda_genlock|Add14~13\)) # (!\mda_genlock|row_number\(7) & ((\mda_genlock|Add14~13\) # (GND)))
-- \mda_genlock|Add14~15\ = CARRY((!\mda_genlock|Add14~13\) # (!\mda_genlock|row_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|row_number\(7),
	datad => VCC,
	cin => \mda_genlock|Add14~13\,
	combout => \mda_genlock|Add14~14_combout\,
	cout => \mda_genlock|Add14~15\);

-- Location: LCCOMB_X22_Y14_N16
\mda_genlock|row_number~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~7_combout\ = (\mda_sync_level|hblank~q\ & ((\mda_genlock|process_12~4_combout\ & ((\mda_genlock|row_number\(7)))) # (!\mda_genlock|process_12~4_combout\ & (\mda_genlock|Add14~14_combout\)))) # (!\mda_sync_level|hblank~q\ & 
-- (((\mda_genlock|row_number\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Add14~14_combout\,
	datab => \mda_sync_level|hblank~q\,
	datac => \mda_genlock|row_number\(7),
	datad => \mda_genlock|process_12~4_combout\,
	combout => \mda_genlock|row_number~7_combout\);

-- Location: FF_X22_Y14_N17
\mda_genlock|row_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~7_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(7));

-- Location: LCCOMB_X22_Y14_N30
\mda_sram|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector13~0_combout\ = (!\mda_vga_video|rd_req~q\ & ((\mda_genlock|wr_req~q\ & ((\mda_genlock|row_number\(7)))) # (!\mda_genlock|wr_req~q\ & (\mda_sram|SramAddress\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(16),
	datab => \mda_genlock|row_number\(7),
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_genlock|wr_req~q\,
	combout => \mda_sram|Selector13~0_combout\);

-- Location: LCCOMB_X23_Y13_N26
\mda_sram|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector13~1_combout\ = (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Selector13~0_combout\) # ((\mda_vga_video|row_number\(7) & \mda_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_vga_video|row_number\(7),
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_sram|Selector13~0_combout\,
	combout => \mda_sram|Selector13~1_combout\);

-- Location: LCCOMB_X23_Y13_N2
\mda_sram|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector13~2_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sram|SramAddress\(16) & ((!\mda_sram|SramRoutineSeq\(0)) # (!\mda_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|SramAddress\(16),
	datac => \mda_sram|wren~0_combout\,
	datad => \mda_sram|SramRoutineSeq\(0),
	combout => \mda_sram|Selector13~2_combout\);

-- Location: LCCOMB_X23_Y13_N14
\mda_sram|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector13~3_combout\ = (\mda_sram|Selector13~1_combout\) # ((\mda_sram|Selector13~2_combout\) # ((\mda_sram|Add1~32_combout\ & \mda_sram|SramAddress[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector13~1_combout\,
	datab => \mda_sram|Selector13~2_combout\,
	datac => \mda_sram|Add1~32_combout\,
	datad => \mda_sram|SramAddress[0]~12_combout\,
	combout => \mda_sram|Selector13~3_combout\);

-- Location: FF_X23_Y13_N25
\mda_sram|SramAddress[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[16]~7_combout\,
	asdata => \mda_sram|Selector13~3_combout\,
	sload => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(16));

-- Location: LCCOMB_X25_Y13_N14
\mda_sram|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~32_combout\ = (\mda_sram|SramAddress\(16) & (\mda_sram|Add1~31\ $ (GND))) # (!\mda_sram|SramAddress\(16) & (!\mda_sram|Add1~31\ & VCC))
-- \mda_sram|Add1~33\ = CARRY((\mda_sram|SramAddress\(16) & !\mda_sram|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress\(16),
	datad => VCC,
	cin => \mda_sram|Add1~31\,
	combout => \mda_sram|Add1~32_combout\,
	cout => \mda_sram|Add1~33\);

-- Location: LCCOMB_X25_Y13_N28
\mda_sram|SramAdr[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[16]~17_combout\ = (\mda_sram|SramRoutineSeq\(0) & (\mda_sram|Add1~32_combout\)) # (!\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|SramAddress\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(0),
	datab => \mda_sram|Add1~32_combout\,
	datac => \mda_sram|SramAddress\(16),
	combout => \mda_sram|SramAdr[16]~17_combout\);

-- Location: FF_X25_Y13_N29
\mda_sram|SramAdr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[16]~17_combout\,
	asdata => \mda_sram|SramAddress\(16),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(16));

-- Location: LCCOMB_X25_Y9_N16
\ega_sram|pMemAdr[16]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[16]~70_combout\ = (\ega_sram|SramAdr\(16) & (((\mda_sram|SramAdr\(16)) # (!\mda_sram|SramAdr[2]~en_q\)))) # (!\ega_sram|SramAdr\(16) & (!\ega_sram|SramAdr[4]~en_q\ & ((\mda_sram|SramAdr\(16)) # (!\mda_sram|SramAdr[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAdr\(16),
	datab => \ega_sram|SramAdr[4]~en_q\,
	datac => \mda_sram|SramAdr[2]~en_q\,
	datad => \mda_sram|SramAdr\(16),
	combout => \ega_sram|pMemAdr[16]~70_combout\);

-- Location: LCCOMB_X25_Y9_N26
\ega_sram|pMemAdr[16]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[16]~71_combout\ = (\ega_sram|pMemAdr[16]~69_combout\ & \ega_sram|pMemAdr[16]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[16]~69_combout\,
	datad => \ega_sram|pMemAdr[16]~70_combout\,
	combout => \ega_sram|pMemAdr[16]~71_combout\);

-- Location: LCCOMB_X17_Y8_N28
\cga_sram|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector73~0_combout\ = (((!\cga_sram|Equal0~4_combout\) # (!\cga_sram|SramRoutine.SramRoutine_Idle~q\)) # (!\cga_sram|Equal0~2_combout\)) # (!\cga_sram|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Equal0~1_combout\,
	datab => \cga_sram|Equal0~2_combout\,
	datac => \cga_sram|SramRoutine.SramRoutine_Idle~q\,
	datad => \cga_sram|Equal0~4_combout\,
	combout => \cga_sram|Selector73~0_combout\);

-- Location: LCCOMB_X17_Y8_N20
\cga_sram|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector74~0_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (!\cga_sram|wren~0_combout\ & ((!\cga_sram|SramAddress~11_combout\) # (!\cga_sram|SramRoutine.SramRoutine_Store~q\)))) # (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & 
-- (((!\cga_sram|SramAddress~11_combout\)) # (!\cga_sram|SramRoutine.SramRoutine_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \cga_sram|SramAddress~11_combout\,
	datad => \cga_sram|wren~0_combout\,
	combout => \cga_sram|Selector74~0_combout\);

-- Location: FF_X17_Y8_N29
\cga_sram|SramCe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector73~0_combout\,
	ena => \cga_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramCe~q\);

-- Location: LCCOMB_X17_Y8_N4
\cga_sram|SramCe~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramCe~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_sram|SramCe~enfeeder_combout\);

-- Location: FF_X17_Y8_N5
\cga_sram|SramCe~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramCe~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	ena => \cga_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramCe~en_q\);

-- Location: LCCOMB_X21_Y12_N16
\hgc_sram|Selector73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector73~2_combout\ = (((\hgc_sram|SramRoutineSeq\(4)) # (!\hgc_sram|Equal0~4_combout\)) # (!\hgc_sram|Equal0~0_combout\)) # (!\hgc_sram|SramRoutine.SramRoutine_Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutine.SramRoutine_Idle~q\,
	datab => \hgc_sram|Equal0~0_combout\,
	datac => \hgc_sram|Equal0~4_combout\,
	datad => \hgc_sram|SramRoutineSeq\(4),
	combout => \hgc_sram|Selector73~2_combout\);

-- Location: LCCOMB_X21_Y12_N22
\hgc_sram|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector74~0_combout\ = (\hgc_sram|SramAddress~9_combout\ & (!\hgc_sram|SramRoutine.SramRoutine_Store~q\ & ((!\hgc_sram|SramRoutine.SramRoutine_Load~q\) # (!\hgc_sram|wren~0_combout\)))) # (!\hgc_sram|SramAddress~9_combout\ & 
-- (((!\hgc_sram|SramRoutine.SramRoutine_Load~q\) # (!\hgc_sram|wren~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress~9_combout\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \hgc_sram|wren~0_combout\,
	datad => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \hgc_sram|Selector74~0_combout\);

-- Location: FF_X21_Y12_N17
\hgc_sram|SramCe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector73~2_combout\,
	ena => \hgc_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramCe~q\);

-- Location: LCCOMB_X21_Y12_N18
\hgc_sram|SramCe~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramCe~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_sram|SramCe~enfeeder_combout\);

-- Location: FF_X21_Y12_N19
\hgc_sram|SramCe~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramCe~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	ena => \hgc_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramCe~en_q\);

-- Location: LCCOMB_X21_Y12_N30
\ega_sram|pMemCe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemCe~1_combout\ = (\cga_sram|SramCe~q\ & (((\hgc_sram|SramCe~q\) # (!\hgc_sram|SramCe~en_q\)))) # (!\cga_sram|SramCe~q\ & (!\cga_sram|SramCe~en_q\ & ((\hgc_sram|SramCe~q\) # (!\hgc_sram|SramCe~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramCe~q\,
	datab => \cga_sram|SramCe~en_q\,
	datac => \hgc_sram|SramCe~q\,
	datad => \hgc_sram|SramCe~en_q\,
	combout => \ega_sram|pMemCe~1_combout\);

-- Location: LCCOMB_X24_Y9_N28
\ega_sram|SramCe~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramCe~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_sram|SramCe~enfeeder_combout\);

-- Location: LCCOMB_X24_Y9_N30
\ega_sram|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector74~0_combout\ = (\ega_sram|SramRoutine.SramRoutine_Load~q\ & (!\ega_sram|wren~0_combout\ & ((!\ega_sram|SramAddress~11_combout\) # (!\ega_sram|SramRoutine.SramRoutine_Store~q\)))) # (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & 
-- (((!\ega_sram|SramAddress~11_combout\)) # (!\ega_sram|SramRoutine.SramRoutine_Store~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \ega_sram|wren~0_combout\,
	datad => \ega_sram|SramAddress~11_combout\,
	combout => \ega_sram|Selector74~0_combout\);

-- Location: FF_X24_Y9_N29
\ega_sram|SramCe~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramCe~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	ena => \ega_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramCe~en_q\);

-- Location: LCCOMB_X24_Y8_N2
\ega_sram|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector73~0_combout\ = (((!\ega_sram|Equal0~2_combout\) # (!\ega_sram|Equal0~4_combout\)) # (!\ega_sram|SramRoutine.SramRoutine_Idle~q\)) # (!\ega_sram|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~1_combout\,
	datab => \ega_sram|SramRoutine.SramRoutine_Idle~q\,
	datac => \ega_sram|Equal0~4_combout\,
	datad => \ega_sram|Equal0~2_combout\,
	combout => \ega_sram|Selector73~0_combout\);

-- Location: FF_X24_Y8_N3
\ega_sram|SramCe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector73~0_combout\,
	ena => \ega_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramCe~q\);

-- Location: LCCOMB_X23_Y12_N28
\mda_sram|Selector73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector73~2_combout\ = ((\mda_sram|SramRoutineSeq\(4)) # ((!\mda_sram|SramRoutine.SramRoutine_Idle~q\) # (!\mda_sram|Equal0~4_combout\))) # (!\mda_sram|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Equal0~0_combout\,
	datab => \mda_sram|SramRoutineSeq\(4),
	datac => \mda_sram|Equal0~4_combout\,
	datad => \mda_sram|SramRoutine.SramRoutine_Idle~q\,
	combout => \mda_sram|Selector73~2_combout\);

-- Location: LCCOMB_X23_Y12_N30
\mda_sram|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector74~0_combout\ = (\mda_sram|SramAddress~9_combout\ & (!\mda_sram|SramRoutine.SramRoutine_Store~q\ & ((!\mda_sram|wren~0_combout\) # (!\mda_sram|SramRoutine.SramRoutine_Load~q\)))) # (!\mda_sram|SramAddress~9_combout\ & 
-- (((!\mda_sram|wren~0_combout\)) # (!\mda_sram|SramRoutine.SramRoutine_Load~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress~9_combout\,
	datab => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \mda_sram|wren~0_combout\,
	combout => \mda_sram|Selector74~0_combout\);

-- Location: FF_X23_Y12_N29
\mda_sram|SramCe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector73~2_combout\,
	ena => \mda_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramCe~q\);

-- Location: LCCOMB_X22_Y12_N2
\mda_sram|SramCe~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramCe~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_sram|SramCe~enfeeder_combout\);

-- Location: FF_X22_Y12_N3
\mda_sram|SramCe~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramCe~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	ena => \mda_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramCe~en_q\);

-- Location: LCCOMB_X21_Y12_N20
\ega_sram|pMemCe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemCe~2_combout\ = (\ega_sram|SramCe~en_q\ & (\ega_sram|SramCe~q\ & ((\mda_sram|SramCe~q\) # (!\mda_sram|SramCe~en_q\)))) # (!\ega_sram|SramCe~en_q\ & (((\mda_sram|SramCe~q\) # (!\mda_sram|SramCe~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramCe~en_q\,
	datab => \ega_sram|SramCe~q\,
	datac => \mda_sram|SramCe~q\,
	datad => \mda_sram|SramCe~en_q\,
	combout => \ega_sram|pMemCe~2_combout\);

-- Location: LCCOMB_X21_Y12_N26
\ega_sram|pMemCe~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemCe~3_combout\ = (\ega_sram|pMemCe~1_combout\ & \ega_sram|pMemCe~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemCe~1_combout\,
	datad => \ega_sram|pMemCe~2_combout\,
	combout => \ega_sram|pMemCe~3_combout\);

-- Location: LCCOMB_X21_Y12_N28
\ega_sram|pMemCe~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemCe~4_combout\ = (\mda_sram|SramCe~en_q\) # ((\cga_sram|SramCe~en_q\) # ((\ega_sram|SramCe~en_q\) # (\hgc_sram|SramCe~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramCe~en_q\,
	datab => \cga_sram|SramCe~en_q\,
	datac => \ega_sram|SramCe~en_q\,
	datad => \hgc_sram|SramCe~en_q\,
	combout => \ega_sram|pMemCe~4_combout\);

-- Location: FF_X21_Y12_N13
\hgc_sram|SramOe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	sload => VCC,
	ena => \hgc_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramOe~q\);

-- Location: LCCOMB_X21_Y12_N24
\hgc_sram|SramOe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramOe~0_combout\ = !\hgc_sram|Selector73~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_sram|Selector73~2_combout\,
	combout => \hgc_sram|SramOe~0_combout\);

-- Location: FF_X21_Y12_N25
\hgc_sram|SramOe~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramOe~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	ena => \hgc_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramOe~en_q\);

-- Location: FF_X21_Y12_N15
\cga_sram|SramOe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	sload => VCC,
	ena => \cga_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramOe~q\);

-- Location: LCCOMB_X17_Y8_N22
\cga_sram|SramOe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramOe~0_combout\ = !\cga_sram|Selector73~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_sram|Selector73~0_combout\,
	combout => \cga_sram|SramOe~0_combout\);

-- Location: FF_X17_Y8_N23
\cga_sram|SramOe~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramOe~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	ena => \cga_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramOe~en_q\);

-- Location: LCCOMB_X21_Y12_N14
\ega_sram|pMemOe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemOe~1_combout\ = (\hgc_sram|SramOe~q\ & (((\cga_sram|SramOe~q\) # (!\cga_sram|SramOe~en_q\)))) # (!\hgc_sram|SramOe~q\ & (!\hgc_sram|SramOe~en_q\ & ((\cga_sram|SramOe~q\) # (!\cga_sram|SramOe~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramOe~q\,
	datab => \hgc_sram|SramOe~en_q\,
	datac => \cga_sram|SramOe~q\,
	datad => \cga_sram|SramOe~en_q\,
	combout => \ega_sram|pMemOe~1_combout\);

-- Location: FF_X23_Y12_N31
\mda_sram|SramOe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	sload => VCC,
	ena => \mda_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramOe~q\);

-- Location: LCCOMB_X24_Y9_N20
\ega_sram|SramOe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramOe~0_combout\ = !\ega_sram|Selector73~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_sram|Selector73~0_combout\,
	combout => \ega_sram|SramOe~0_combout\);

-- Location: FF_X24_Y9_N21
\ega_sram|SramOe~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramOe~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	ena => \ega_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramOe~en_q\);

-- Location: FF_X23_Y12_N7
\ega_sram|SramOe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	sload => VCC,
	ena => \ega_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramOe~q\);

-- Location: LCCOMB_X23_Y12_N20
\mda_sram|SramOe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramOe~0_combout\ = !\mda_sram|Selector73~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_sram|Selector73~2_combout\,
	combout => \mda_sram|SramOe~0_combout\);

-- Location: FF_X23_Y12_N21
\mda_sram|SramOe~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramOe~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	ena => \mda_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramOe~en_q\);

-- Location: LCCOMB_X23_Y12_N6
\ega_sram|pMemOe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemOe~2_combout\ = (\mda_sram|SramOe~q\ & (((\ega_sram|SramOe~q\)) # (!\ega_sram|SramOe~en_q\))) # (!\mda_sram|SramOe~q\ & (!\mda_sram|SramOe~en_q\ & ((\ega_sram|SramOe~q\) # (!\ega_sram|SramOe~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramOe~q\,
	datab => \ega_sram|SramOe~en_q\,
	datac => \ega_sram|SramOe~q\,
	datad => \mda_sram|SramOe~en_q\,
	combout => \ega_sram|pMemOe~2_combout\);

-- Location: LCCOMB_X22_Y12_N4
\ega_sram|pMemOe~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemOe~3_combout\ = (\ega_sram|pMemOe~1_combout\ & \ega_sram|pMemOe~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|pMemOe~1_combout\,
	datad => \ega_sram|pMemOe~2_combout\,
	combout => \ega_sram|pMemOe~3_combout\);

-- Location: LCCOMB_X23_Y12_N22
\ega_sram|pMemOe~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemOe~4_combout\ = (\hgc_sram|SramOe~en_q\) # ((\ega_sram|SramOe~en_q\) # ((\cga_sram|SramOe~en_q\) # (\mda_sram|SramOe~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramOe~en_q\,
	datab => \ega_sram|SramOe~en_q\,
	datac => \cga_sram|SramOe~en_q\,
	datad => \mda_sram|SramOe~en_q\,
	combout => \ega_sram|pMemOe~4_combout\);

-- Location: LCCOMB_X21_Y12_N10
\cga_sram|SramWe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramWe~0_combout\ = !\cga_sram|SramRoutine.SramRoutine_Store~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \cga_sram|SramWe~0_combout\);

-- Location: FF_X21_Y12_N11
\cga_sram|SramWe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramWe~0_combout\,
	ena => \cga_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramWe~q\);

-- Location: LCCOMB_X21_Y12_N12
\ega_sram|pMemWe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemWe~1_combout\ = (\cga_sram|SramWe~q\ & (((!\hgc_sram|SramOe~q\)) # (!\hgc_sram|SramOe~en_q\))) # (!\cga_sram|SramWe~q\ & (!\cga_sram|SramOe~en_q\ & ((!\hgc_sram|SramOe~q\) # (!\hgc_sram|SramOe~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramWe~q\,
	datab => \hgc_sram|SramOe~en_q\,
	datac => \hgc_sram|SramOe~q\,
	datad => \cga_sram|SramOe~en_q\,
	combout => \ega_sram|pMemWe~1_combout\);

-- Location: LCCOMB_X23_Y12_N12
\ega_sram|SramWe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramWe~0_combout\ = !\ega_sram|SramRoutine.SramRoutine_Store~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \ega_sram|SramWe~0_combout\);

-- Location: FF_X23_Y12_N13
\ega_sram|SramWe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramWe~0_combout\,
	ena => \ega_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramWe~q\);

-- Location: LCCOMB_X23_Y12_N26
\mda_sram|SramWe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramWe~0_combout\ = !\mda_sram|SramRoutine.SramRoutine_Store~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \mda_sram|SramWe~0_combout\);

-- Location: FF_X23_Y12_N27
\mda_sram|SramWe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramWe~0_combout\,
	ena => \mda_sram|Selector74~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramWe~q\);

-- Location: LCCOMB_X23_Y12_N24
\ega_sram|pMemWe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemWe~2_combout\ = (\ega_sram|SramWe~q\ & (((\mda_sram|SramWe~q\)) # (!\mda_sram|SramOe~en_q\))) # (!\ega_sram|SramWe~q\ & (!\ega_sram|SramOe~en_q\ & ((\mda_sram|SramWe~q\) # (!\mda_sram|SramOe~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramWe~q\,
	datab => \mda_sram|SramOe~en_q\,
	datac => \mda_sram|SramWe~q\,
	datad => \ega_sram|SramOe~en_q\,
	combout => \ega_sram|pMemWe~2_combout\);

-- Location: LCCOMB_X23_Y12_N14
\ega_sram|pMemWe~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemWe~3_combout\ = (\ega_sram|pMemWe~1_combout\ & \ega_sram|pMemWe~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemWe~1_combout\,
	datad => \ega_sram|pMemWe~2_combout\,
	combout => \ega_sram|pMemWe~3_combout\);

-- Location: LCCOMB_X29_Y22_N6
\mda_sram|SramUB~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramUB~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_sram|SramUB~enfeeder_combout\);

-- Location: FF_X29_Y22_N7
\mda_sram|SramUB~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramUB~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramUB~en_q\);

-- Location: LCCOMB_X28_Y22_N18
\cga_sram|SramUB~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramUB~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_sram|SramUB~enfeeder_combout\);

-- Location: FF_X28_Y22_N19
\cga_sram|SramUB~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramUB~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramUB~en_q\);

-- Location: LCCOMB_X28_Y22_N4
\hgc_sram|SramUB~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramUB~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_sram|SramUB~enfeeder_combout\);

-- Location: FF_X28_Y22_N5
\hgc_sram|SramUB~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramUB~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramUB~en_q\);

-- Location: LCCOMB_X28_Y21_N0
\ega_sram|SramUB~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramUB~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_sram|SramUB~enfeeder_combout\);

-- Location: FF_X28_Y21_N1
\ega_sram|SramUB~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramUB~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramUB~en_q\);

-- Location: LCCOMB_X28_Y22_N2
\ega_sram|pMemUB~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemUB~1_combout\ = (!\mda_sram|SramUB~en_q\ & (!\cga_sram|SramUB~en_q\ & (!\hgc_sram|SramUB~en_q\ & !\ega_sram|SramUB~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramUB~en_q\,
	datab => \cga_sram|SramUB~en_q\,
	datac => \hgc_sram|SramUB~en_q\,
	datad => \ega_sram|SramUB~en_q\,
	combout => \ega_sram|pMemUB~1_combout\);

-- Location: LCCOMB_X23_Y22_N14
\hgc_sram|SramLB~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramLB~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_sram|SramLB~enfeeder_combout\);

-- Location: FF_X23_Y22_N15
\hgc_sram|SramLB~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramLB~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramLB~en_q\);

-- Location: LCCOMB_X24_Y21_N0
\ega_sram|SramLB~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramLB~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_sram|SramLB~enfeeder_combout\);

-- Location: FF_X24_Y21_N1
\ega_sram|SramLB~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramLB~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramLB~en_q\);

-- Location: LCCOMB_X24_Y22_N4
\mda_sram|SramLB~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramLB~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_sram|SramLB~enfeeder_combout\);

-- Location: FF_X24_Y22_N5
\mda_sram|SramLB~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramLB~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramLB~en_q\);

-- Location: LCCOMB_X24_Y22_N18
\cga_sram|SramLB~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramLB~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_sram|SramLB~enfeeder_combout\);

-- Location: FF_X24_Y22_N19
\cga_sram|SramLB~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramLB~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramLB~en_q\);

-- Location: LCCOMB_X24_Y22_N2
\ega_sram|pMemLB~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemLB~1_combout\ = (!\hgc_sram|SramLB~en_q\ & (!\ega_sram|SramLB~en_q\ & (!\mda_sram|SramLB~en_q\ & !\cga_sram|SramLB~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramLB~en_q\,
	datab => \ega_sram|SramLB~en_q\,
	datac => \mda_sram|SramLB~en_q\,
	datad => \cga_sram|SramLB~en_q\,
	combout => \ega_sram|pMemLB~1_combout\);

-- Location: LCCOMB_X25_Y13_N16
\mda_sram|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Add1~34_combout\ = \mda_sram|Add1~33\ $ (\mda_sram|SramAddress\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_sram|SramAddress\(17),
	cin => \mda_sram|Add1~33\,
	combout => \mda_sram|Add1~34_combout\);

-- Location: LCCOMB_X24_Y14_N2
\mda_sram|SramAddress[17]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAddress[17]~8_combout\ = (\mda_sram|SramAddress~9_combout\ & ((\mda_sram|Add1~34_combout\))) # (!\mda_sram|SramAddress~9_combout\ & (\mda_sram|SramAddress\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress~9_combout\,
	datac => \mda_sram|SramAddress\(17),
	datad => \mda_sram|Add1~34_combout\,
	combout => \mda_sram|SramAddress[17]~8_combout\);

-- Location: LCCOMB_X24_Y17_N28
\mda_vga_video|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~16_combout\ = (\mda_vga_video|row_number\(8) & (\mda_vga_video|Add3~15\ $ (GND))) # (!\mda_vga_video|row_number\(8) & (!\mda_vga_video|Add3~15\ & VCC))
-- \mda_vga_video|Add3~17\ = CARRY((\mda_vga_video|row_number\(8) & !\mda_vga_video|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|row_number\(8),
	datad => VCC,
	cin => \mda_vga_video|Add3~15\,
	combout => \mda_vga_video|Add3~16_combout\,
	cout => \mda_vga_video|Add3~17\);

-- Location: LCCOMB_X23_Y17_N20
\mda_vga_video|row_number[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[8]~10_combout\ = (\mda_vga_video|row_number[9]~0_combout\ & \mda_vga_video|Add3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|row_number[9]~0_combout\,
	datad => \mda_vga_video|Add3~16_combout\,
	combout => \mda_vga_video|row_number[8]~10_combout\);

-- Location: FF_X23_Y17_N21
\mda_vga_video|row_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[8]~10_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(8));

-- Location: LCCOMB_X23_Y14_N22
\mda_genlock|Add14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~16_combout\ = (\mda_genlock|row_number\(8) & (\mda_genlock|Add14~15\ $ (GND))) # (!\mda_genlock|row_number\(8) & (!\mda_genlock|Add14~15\ & VCC))
-- \mda_genlock|Add14~17\ = CARRY((\mda_genlock|row_number\(8) & !\mda_genlock|Add14~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|row_number\(8),
	datad => VCC,
	cin => \mda_genlock|Add14~15\,
	combout => \mda_genlock|Add14~16_combout\,
	cout => \mda_genlock|Add14~17\);

-- Location: LCCOMB_X23_Y14_N0
\mda_genlock|row_number~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~8_combout\ = (\mda_sync_level|hblank~q\ & ((\mda_genlock|process_12~4_combout\ & ((\mda_genlock|row_number\(8)))) # (!\mda_genlock|process_12~4_combout\ & (\mda_genlock|Add14~16_combout\)))) # (!\mda_sync_level|hblank~q\ & 
-- (((\mda_genlock|row_number\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Add14~16_combout\,
	datab => \mda_sync_level|hblank~q\,
	datac => \mda_genlock|row_number\(8),
	datad => \mda_genlock|process_12~4_combout\,
	combout => \mda_genlock|row_number~8_combout\);

-- Location: FF_X23_Y14_N1
\mda_genlock|row_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~8_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(8));

-- Location: LCCOMB_X24_Y14_N16
\mda_sram|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector12~0_combout\ = (!\mda_vga_video|rd_req~q\ & ((\mda_genlock|wr_req~q\ & (\mda_genlock|row_number\(8))) # (!\mda_genlock|wr_req~q\ & ((\mda_sram|SramAddress\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|wr_req~q\,
	datab => \mda_vga_video|rd_req~q\,
	datac => \mda_genlock|row_number\(8),
	datad => \mda_sram|SramAddress\(17),
	combout => \mda_sram|Selector12~0_combout\);

-- Location: LCCOMB_X24_Y14_N6
\mda_sram|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector12~1_combout\ = (!\mda_sram|SramRoutine.SramRoutine_Load~q\ & ((\mda_sram|Selector12~0_combout\) # ((\mda_vga_video|row_number\(8) & \mda_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(8),
	datab => \mda_sram|Selector12~0_combout\,
	datac => \mda_vga_video|rd_req~q\,
	datad => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \mda_sram|Selector12~1_combout\);

-- Location: LCCOMB_X24_Y14_N26
\mda_sram|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector12~2_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sram|SramAddress\(17) & ((!\mda_sram|wren~0_combout\) # (!\mda_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sram|SramAddress\(17),
	datac => \mda_sram|SramRoutineSeq\(0),
	datad => \mda_sram|wren~0_combout\,
	combout => \mda_sram|Selector12~2_combout\);

-- Location: LCCOMB_X24_Y14_N14
\mda_sram|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector12~3_combout\ = (\mda_sram|Selector12~1_combout\) # ((\mda_sram|Selector12~2_combout\) # ((\mda_sram|SramAddress[0]~12_combout\ & \mda_sram|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Selector12~1_combout\,
	datab => \mda_sram|SramAddress[0]~12_combout\,
	datac => \mda_sram|Selector12~2_combout\,
	datad => \mda_sram|Add1~34_combout\,
	combout => \mda_sram|Selector12~3_combout\);

-- Location: FF_X24_Y14_N3
\mda_sram|SramAddress[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAddress[17]~8_combout\,
	asdata => \mda_sram|Selector12~3_combout\,
	sload => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAddress\(17));

-- Location: LCCOMB_X25_Y13_N18
\mda_sram|SramAdr[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramAdr[17]~18_combout\ = (\mda_sram|SramRoutineSeq\(0) & ((\mda_sram|Add1~34_combout\))) # (!\mda_sram|SramRoutineSeq\(0) & (\mda_sram|SramAddress\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutineSeq\(0),
	datac => \mda_sram|SramAddress\(17),
	datad => \mda_sram|Add1~34_combout\,
	combout => \mda_sram|SramAdr[17]~18_combout\);

-- Location: FF_X25_Y13_N19
\mda_sram|SramAdr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramAdr[17]~18_combout\,
	asdata => \mda_sram|SramAddress\(17),
	sload => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \mda_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramAdr\(17));

-- Location: LCCOMB_X25_Y6_N16
\ega_sram|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Add1~34_combout\ = \ega_sram|Add1~33\ $ (\ega_sram|SramAddress\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ega_sram|SramAddress\(17),
	cin => \ega_sram|Add1~33\,
	combout => \ega_sram|Add1~34_combout\);

-- Location: LCCOMB_X24_Y6_N8
\ega_sram|SramAddress[17]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAddress[17]~8_combout\ = (\ega_sram|SramAddress~11_combout\ & ((\ega_sram|Add1~34_combout\))) # (!\ega_sram|SramAddress~11_combout\ & (\ega_sram|SramAddress\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress~11_combout\,
	datac => \ega_sram|SramAddress\(17),
	datad => \ega_sram|Add1~34_combout\,
	combout => \ega_sram|SramAddress[17]~8_combout\);

-- Location: LCCOMB_X24_Y5_N20
\ega_vga_video|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~16_combout\ = (\ega_vga_video|row_number\(8) & (\ega_vga_video|Add3~15\ $ (GND))) # (!\ega_vga_video|row_number\(8) & (!\ega_vga_video|Add3~15\ & VCC))
-- \ega_vga_video|Add3~17\ = CARRY((\ega_vga_video|row_number\(8) & !\ega_vga_video|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(8),
	datad => VCC,
	cin => \ega_vga_video|Add3~15\,
	combout => \ega_vga_video|Add3~16_combout\,
	cout => \ega_vga_video|Add3~17\);

-- Location: LCCOMB_X23_Y5_N0
\ega_vga_video|row_number[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[8]~10_combout\ = (\ega_vga_video|Add3~16_combout\ & \ega_vga_video|row_number[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_vga_video|Add3~16_combout\,
	datad => \ega_vga_video|row_number[9]~0_combout\,
	combout => \ega_vga_video|row_number[8]~10_combout\);

-- Location: FF_X23_Y5_N1
\ega_vga_video|row_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[8]~10_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(8));

-- Location: LCCOMB_X23_Y4_N28
\ega_genlock|Add14~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~16_combout\ = (\ega_genlock|row_number\(8) & (\ega_genlock|Add14~15\ $ (GND))) # (!\ega_genlock|row_number\(8) & (!\ega_genlock|Add14~15\ & VCC))
-- \ega_genlock|Add14~17\ = CARRY((\ega_genlock|row_number\(8) & !\ega_genlock|Add14~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|row_number\(8),
	datad => VCC,
	cin => \ega_genlock|Add14~15\,
	combout => \ega_genlock|Add14~16_combout\,
	cout => \ega_genlock|Add14~17\);

-- Location: FF_X23_Y4_N29
\ega_genlock|row_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~16_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(8));

-- Location: LCCOMB_X24_Y6_N12
\ega_sram|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector12~0_combout\ = (!\ega_vga_video|rd_req~q\ & ((\ega_genlock|wr_req~q\ & ((\ega_genlock|row_number\(8)))) # (!\ega_genlock|wr_req~q\ & (\ega_sram|SramAddress\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|wr_req~q\,
	datab => \ega_sram|SramAddress\(17),
	datac => \ega_genlock|row_number\(8),
	datad => \ega_vga_video|rd_req~q\,
	combout => \ega_sram|Selector12~0_combout\);

-- Location: LCCOMB_X24_Y6_N2
\ega_sram|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector12~1_combout\ = (!\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Selector12~0_combout\) # ((\ega_vga_video|row_number\(8) & \ega_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(8),
	datab => \ega_vga_video|rd_req~q\,
	datac => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \ega_sram|Selector12~0_combout\,
	combout => \ega_sram|Selector12~1_combout\);

-- Location: LCCOMB_X24_Y6_N14
\ega_sram|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector12~2_combout\ = (\ega_sram|SramRoutine.SramRoutine_Load~q\ & (\ega_sram|SramAddress\(17) & ((!\ega_sram|wren~0_combout\) # (!\ega_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(17),
	datad => \ega_sram|wren~0_combout\,
	combout => \ega_sram|Selector12~2_combout\);

-- Location: LCCOMB_X24_Y6_N26
\ega_sram|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector12~3_combout\ = (\ega_sram|Selector12~1_combout\) # ((\ega_sram|Selector12~2_combout\) # ((\ega_sram|SramAddress[0]~15_combout\ & \ega_sram|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress[0]~15_combout\,
	datab => \ega_sram|Selector12~1_combout\,
	datac => \ega_sram|Selector12~2_combout\,
	datad => \ega_sram|Add1~34_combout\,
	combout => \ega_sram|Selector12~3_combout\);

-- Location: FF_X24_Y6_N9
\ega_sram|SramAddress[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAddress[17]~8_combout\,
	asdata => \ega_sram|Selector12~3_combout\,
	sload => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAddress\(17));

-- Location: LCCOMB_X25_Y10_N26
\ega_sram|SramAdr[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramAdr[17]~17_combout\ = (\ega_sram|SramRoutineSeq\(0) & ((\ega_sram|Add1~34_combout\))) # (!\ega_sram|SramRoutineSeq\(0) & (\ega_sram|SramAddress\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutineSeq\(0),
	datac => \ega_sram|SramAddress\(17),
	datad => \ega_sram|Add1~34_combout\,
	combout => \ega_sram|SramAdr[17]~17_combout\);

-- Location: FF_X25_Y10_N27
\ega_sram|SramAdr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramAdr[17]~17_combout\,
	asdata => \ega_sram|SramAddress\(17),
	sload => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \ega_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramAdr\(17));

-- Location: LCCOMB_X25_Y10_N2
\ega_sram|pMemAdr[17]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[17]~73_combout\ = (\mda_sram|SramAdr[2]~en_q\ & (\mda_sram|SramAdr\(17) & ((\ega_sram|SramAdr\(17)) # (!\ega_sram|SramAdr[4]~en_q\)))) # (!\mda_sram|SramAdr[2]~en_q\ & (((\ega_sram|SramAdr\(17)) # (!\ega_sram|SramAdr[4]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAdr[2]~en_q\,
	datab => \mda_sram|SramAdr\(17),
	datac => \ega_sram|SramAdr\(17),
	datad => \ega_sram|SramAdr[4]~en_q\,
	combout => \ega_sram|pMemAdr[17]~73_combout\);

-- Location: LCCOMB_X17_Y13_N16
\hgc_sram|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Add1~34_combout\ = \hgc_sram|Add1~33\ $ (\hgc_sram|SramAddress\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hgc_sram|SramAddress\(17),
	cin => \hgc_sram|Add1~33\,
	combout => \hgc_sram|Add1~34_combout\);

-- Location: LCCOMB_X18_Y13_N2
\hgc_sram|SramAddress[17]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAddress[17]~8_combout\ = (\hgc_sram|SramAddress~9_combout\ & (\hgc_sram|Add1~34_combout\)) # (!\hgc_sram|SramAddress~9_combout\ & ((\hgc_sram|SramAddress\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~34_combout\,
	datab => \hgc_sram|SramAddress~9_combout\,
	datac => \hgc_sram|SramAddress\(17),
	combout => \hgc_sram|SramAddress[17]~8_combout\);

-- Location: LCCOMB_X12_Y13_N24
\hgc_vga_video|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~16_combout\ = (\hgc_vga_video|row_number\(8) & (\hgc_vga_video|Add3~15\ $ (GND))) # (!\hgc_vga_video|row_number\(8) & (!\hgc_vga_video|Add3~15\ & VCC))
-- \hgc_vga_video|Add3~17\ = CARRY((\hgc_vga_video|row_number\(8) & !\hgc_vga_video|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|row_number\(8),
	datad => VCC,
	cin => \hgc_vga_video|Add3~15\,
	combout => \hgc_vga_video|Add3~16_combout\,
	cout => \hgc_vga_video|Add3~17\);

-- Location: LCCOMB_X12_Y13_N28
\hgc_vga_video|row_number[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[8]~10_combout\ = (\hgc_vga_video|row_number[9]~0_combout\ & \hgc_vga_video|Add3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_vga_video|row_number[9]~0_combout\,
	datad => \hgc_vga_video|Add3~16_combout\,
	combout => \hgc_vga_video|row_number[8]~10_combout\);

-- Location: FF_X12_Y13_N29
\hgc_vga_video|row_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[8]~10_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(8));

-- Location: LCCOMB_X14_Y13_N28
\hgc_genlock|Add15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~16_combout\ = (\hgc_genlock|row_number\(8) & (\hgc_genlock|Add15~15\ $ (GND))) # (!\hgc_genlock|row_number\(8) & (!\hgc_genlock|Add15~15\ & VCC))
-- \hgc_genlock|Add15~17\ = CARRY((\hgc_genlock|row_number\(8) & !\hgc_genlock|Add15~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|row_number\(8),
	datad => VCC,
	cin => \hgc_genlock|Add15~15\,
	combout => \hgc_genlock|Add15~16_combout\,
	cout => \hgc_genlock|Add15~17\);

-- Location: LCCOMB_X14_Y13_N4
\hgc_genlock|row_number~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~8_combout\ = (\hgc_genlock|process_13~4_combout\ & (((\hgc_genlock|row_number\(8))))) # (!\hgc_genlock|process_13~4_combout\ & ((\hgc_sync_level|hblank~q\ & (\hgc_genlock|Add15~16_combout\)) # (!\hgc_sync_level|hblank~q\ & 
-- ((\hgc_genlock|row_number\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add15~16_combout\,
	datab => \hgc_genlock|process_13~4_combout\,
	datac => \hgc_genlock|row_number\(8),
	datad => \hgc_sync_level|hblank~q\,
	combout => \hgc_genlock|row_number~8_combout\);

-- Location: FF_X14_Y13_N5
\hgc_genlock|row_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~8_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(8));

-- Location: LCCOMB_X18_Y13_N14
\hgc_sram|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector12~0_combout\ = (!\hgc_vga_video|rd_req~q\ & ((\hgc_genlock|wr_req~q\ & (\hgc_genlock|row_number\(8))) # (!\hgc_genlock|wr_req~q\ & ((\hgc_sram|SramAddress\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|wr_req~q\,
	datab => \hgc_genlock|row_number\(8),
	datac => \hgc_vga_video|rd_req~q\,
	datad => \hgc_sram|SramAddress\(17),
	combout => \hgc_sram|Selector12~0_combout\);

-- Location: LCCOMB_X19_Y13_N8
\hgc_sram|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector12~1_combout\ = (!\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Selector12~0_combout\) # ((\hgc_vga_video|rd_req~q\ & \hgc_vga_video|row_number\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|rd_req~q\,
	datab => \hgc_vga_video|row_number\(8),
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|Selector12~0_combout\,
	combout => \hgc_sram|Selector12~1_combout\);

-- Location: LCCOMB_X18_Y13_N0
\hgc_sram|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector12~2_combout\ = (\hgc_sram|SramAddress\(17) & (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((!\hgc_sram|wren~0_combout\) # (!\hgc_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutineSeq\(0),
	datab => \hgc_sram|SramAddress\(17),
	datac => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|Selector12~2_combout\);

-- Location: LCCOMB_X18_Y13_N8
\hgc_sram|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector12~3_combout\ = (\hgc_sram|Selector12~1_combout\) # ((\hgc_sram|Selector12~2_combout\) # ((\hgc_sram|Add1~34_combout\ & \hgc_sram|SramAddress[0]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Add1~34_combout\,
	datab => \hgc_sram|Selector12~1_combout\,
	datac => \hgc_sram|SramAddress[0]~10_combout\,
	datad => \hgc_sram|Selector12~2_combout\,
	combout => \hgc_sram|Selector12~3_combout\);

-- Location: FF_X18_Y13_N3
\hgc_sram|SramAddress[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAddress[17]~8_combout\,
	asdata => \hgc_sram|Selector12~3_combout\,
	sload => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAddress\(17));

-- Location: LCCOMB_X17_Y13_N18
\hgc_sram|SramAdr[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramAdr[17]~17_combout\ = (\hgc_sram|SramRoutineSeq\(0) & ((\hgc_sram|Add1~34_combout\))) # (!\hgc_sram|SramRoutineSeq\(0) & (\hgc_sram|SramAddress\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_sram|SramRoutineSeq\(0),
	datac => \hgc_sram|SramAddress\(17),
	datad => \hgc_sram|Add1~34_combout\,
	combout => \hgc_sram|SramAdr[17]~17_combout\);

-- Location: FF_X17_Y13_N19
\hgc_sram|SramAdr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramAdr[17]~17_combout\,
	asdata => \hgc_sram|SramAddress\(17),
	sload => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \hgc_sram|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramAdr\(17));

-- Location: LCCOMB_X17_Y9_N16
\cga_sram|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Add1~34_combout\ = \cga_sram|Add1~33\ $ (\cga_sram|SramAddress\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cga_sram|SramAddress\(17),
	cin => \cga_sram|Add1~33\,
	combout => \cga_sram|Add1~34_combout\);

-- Location: LCCOMB_X16_Y9_N20
\cga_sram|SramAddress[17]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAddress[17]~8_combout\ = (\cga_sram|SramAddress~11_combout\ & ((\cga_sram|Add1~34_combout\))) # (!\cga_sram|SramAddress~11_combout\ & (\cga_sram|SramAddress\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress~11_combout\,
	datac => \cga_sram|SramAddress\(17),
	datad => \cga_sram|Add1~34_combout\,
	combout => \cga_sram|SramAddress[17]~8_combout\);

-- Location: LCCOMB_X11_Y9_N18
\cga_vga_video|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~16_combout\ = (\cga_vga_video|row_number\(8) & (\cga_vga_video|Add3~15\ $ (GND))) # (!\cga_vga_video|row_number\(8) & (!\cga_vga_video|Add3~15\ & VCC))
-- \cga_vga_video|Add3~17\ = CARRY((\cga_vga_video|row_number\(8) & !\cga_vga_video|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(8),
	datad => VCC,
	cin => \cga_vga_video|Add3~15\,
	combout => \cga_vga_video|Add3~16_combout\,
	cout => \cga_vga_video|Add3~17\);

-- Location: LCCOMB_X11_Y9_N26
\cga_vga_video|row_number[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[8]~10_combout\ = (\cga_vga_video|row_number[8]~0_combout\ & \cga_vga_video|Add3~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_vga_video|row_number[8]~0_combout\,
	datad => \cga_vga_video|Add3~16_combout\,
	combout => \cga_vga_video|row_number[8]~10_combout\);

-- Location: FF_X11_Y9_N27
\cga_vga_video|row_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[8]~10_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(8));

-- Location: LCCOMB_X13_Y9_N24
\cga_genlock|row_number[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[8]~27_combout\ = (\cga_genlock|row_number\(8) & (\cga_genlock|row_number[7]~26\ $ (GND))) # (!\cga_genlock|row_number\(8) & (!\cga_genlock|row_number[7]~26\ & VCC))
-- \cga_genlock|row_number[8]~28\ = CARRY((\cga_genlock|row_number\(8) & !\cga_genlock|row_number[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|row_number\(8),
	datad => VCC,
	cin => \cga_genlock|row_number[7]~26\,
	combout => \cga_genlock|row_number[8]~27_combout\,
	cout => \cga_genlock|row_number[8]~28\);

-- Location: FF_X13_Y9_N25
\cga_genlock|row_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[8]~27_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(8));

-- Location: LCCOMB_X16_Y9_N0
\cga_sram|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector12~0_combout\ = (!\cga_vga_video|rd_req~q\ & ((\cga_genlock|wr_req~q\ & (\cga_genlock|row_number\(8))) # (!\cga_genlock|wr_req~q\ & ((\cga_sram|SramAddress\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|row_number\(8),
	datab => \cga_genlock|wr_req~q\,
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_sram|SramAddress\(17),
	combout => \cga_sram|Selector12~0_combout\);

-- Location: LCCOMB_X16_Y9_N16
\cga_sram|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector12~1_combout\ = (!\cga_sram|SramRoutine.SramRoutine_Load~q\ & ((\cga_sram|Selector12~0_combout\) # ((\cga_vga_video|row_number\(8) & \cga_vga_video|rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_vga_video|row_number\(8),
	datac => \cga_vga_video|rd_req~q\,
	datad => \cga_sram|Selector12~0_combout\,
	combout => \cga_sram|Selector12~1_combout\);

-- Location: LCCOMB_X19_Y9_N26
\cga_sram|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector12~2_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sram|SramAddress\(17) & ((!\cga_sram|wren~0_combout\) # (!\cga_sram|SramRoutineSeq\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|wren~0_combout\,
	datad => \cga_sram|SramAddress\(17),
	combout => \cga_sram|Selector12~2_combout\);

-- Location: LCCOMB_X16_Y9_N30
\cga_sram|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector12~3_combout\ = (\cga_sram|Selector12~1_combout\) # ((\cga_sram|Selector12~2_combout\) # ((\cga_sram|SramAddress[0]~15_combout\ & \cga_sram|Add1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress[0]~15_combout\,
	datab => \cga_sram|Selector12~1_combout\,
	datac => \cga_sram|Selector12~2_combout\,
	datad => \cga_sram|Add1~34_combout\,
	combout => \cga_sram|Selector12~3_combout\);

-- Location: FF_X16_Y9_N21
\cga_sram|SramAddress[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAddress[17]~8_combout\,
	asdata => \cga_sram|Selector12~3_combout\,
	sload => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAddress\(17));

-- Location: LCCOMB_X19_Y9_N10
\cga_sram|SramAdr[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramAdr[17]~17_combout\ = (\cga_sram|SramRoutineSeq\(0) & ((\cga_sram|Add1~34_combout\))) # (!\cga_sram|SramRoutineSeq\(0) & (\cga_sram|SramAddress\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramRoutineSeq\(0),
	datac => \cga_sram|SramAddress\(17),
	datad => \cga_sram|Add1~34_combout\,
	combout => \cga_sram|SramAdr[17]~17_combout\);

-- Location: FF_X19_Y9_N11
\cga_sram|SramAdr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramAdr[17]~17_combout\,
	asdata => \cga_sram|SramAddress\(17),
	sload => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	ena => \cga_sram|Selector0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramAdr\(17));

-- Location: LCCOMB_X21_Y13_N18
\ega_sram|pMemAdr[17]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[17]~72_combout\ = (\cga_sram|SramAdr[0]~en_q\ & (\cga_sram|SramAdr\(17) & ((\hgc_sram|SramAdr\(17)) # (!\hgc_sram|SramAdr[12]~en_q\)))) # (!\cga_sram|SramAdr[0]~en_q\ & ((\hgc_sram|SramAdr\(17)) # ((!\hgc_sram|SramAdr[12]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAdr[0]~en_q\,
	datab => \hgc_sram|SramAdr\(17),
	datac => \cga_sram|SramAdr\(17),
	datad => \hgc_sram|SramAdr[12]~en_q\,
	combout => \ega_sram|pMemAdr[17]~72_combout\);

-- Location: LCCOMB_X21_Y13_N30
\ega_sram|pMemAdr[17]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pMemAdr[17]~74_combout\ = (\ega_sram|pMemAdr[17]~73_combout\ & \ega_sram|pMemAdr[17]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|pMemAdr[17]~73_combout\,
	datad => \ega_sram|pMemAdr[17]~72_combout\,
	combout => \ega_sram|pMemAdr[17]~74_combout\);

-- Location: LCCOMB_X10_Y19_N14
\cga_vga_video|r_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|r_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|r_out[0]~enfeeder_combout\);

-- Location: FF_X10_Y19_N15
\cga_vga_video|r_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|r_out[0]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|r_out[0]~en_q\);

-- Location: LCCOMB_X8_Y10_N16
\cga_genlock|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add8~0_combout\ = \cga_genlock|adj_x\(0) $ (VCC)
-- \cga_genlock|Add8~1\ = CARRY(\cga_genlock|adj_x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|adj_x\(0),
	datad => VCC,
	combout => \cga_genlock|Add8~0_combout\,
	cout => \cga_genlock|Add8~1\);

-- Location: IOIBUF_X21_Y0_N8
\LEFT_BTN~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LEFT_BTN,
	o => \LEFT_BTN~input_o\);

-- Location: LCCOMB_X5_Y9_N26
\cga_genlock|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_1~0_combout\ = \LEFT_BTN~input_o\ $ (\cga_genlock|process_1:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LEFT_BTN~input_o\,
	datad => \cga_genlock|process_1:latch~q\,
	combout => \cga_genlock|process_1~0_combout\);

-- Location: LCCOMB_X4_Y9_N26
\cga_genlock|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan1~3_combout\ = (\cga_genlock|process_1:peak[12]~q\) # ((\cga_genlock|process_1:peak[13]~q\) # ((\cga_genlock|process_1:peak[14]~q\) # (\cga_genlock|process_1:peak[15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[12]~q\,
	datab => \cga_genlock|process_1:peak[13]~q\,
	datac => \cga_genlock|process_1:peak[14]~q\,
	datad => \cga_genlock|process_1:peak[15]~q\,
	combout => \cga_genlock|LessThan1~3_combout\);

-- Location: LCCOMB_X5_Y9_N24
\cga_genlock|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan1~2_combout\ = (\cga_genlock|process_1:peak[11]~q\) # ((\cga_genlock|process_1:peak[10]~q\) # ((\cga_genlock|process_1:peak[8]~q\) # (\cga_genlock|process_1:peak[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[11]~q\,
	datab => \cga_genlock|process_1:peak[10]~q\,
	datac => \cga_genlock|process_1:peak[8]~q\,
	datad => \cga_genlock|process_1:peak[9]~q\,
	combout => \cga_genlock|LessThan1~2_combout\);

-- Location: LCCOMB_X5_Y9_N22
\cga_genlock|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~38_combout\ = (!\cga_genlock|process_1:peak[0]~q\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|process_1:peak[0]~q\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~38_combout\);

-- Location: FF_X5_Y9_N23
\cga_genlock|process_1:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~38_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[0]~q\);

-- Location: LCCOMB_X4_Y10_N14
\cga_genlock|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~1\ = CARRY(\cga_genlock|process_1:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:peak[0]~q\,
	datad => VCC,
	cout => \cga_genlock|Add1~1\);

-- Location: LCCOMB_X4_Y10_N16
\cga_genlock|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~2_combout\ = (\cga_genlock|process_1:peak[1]~q\ & (\cga_genlock|Add1~1\ & VCC)) # (!\cga_genlock|process_1:peak[1]~q\ & (!\cga_genlock|Add1~1\))
-- \cga_genlock|Add1~3\ = CARRY((!\cga_genlock|process_1:peak[1]~q\ & !\cga_genlock|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[1]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~1\,
	combout => \cga_genlock|Add1~2_combout\,
	cout => \cga_genlock|Add1~3\);

-- Location: LCCOMB_X5_Y9_N0
\cga_genlock|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~39_combout\ = (\cga_genlock|Add1~2_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add1~2_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~39_combout\);

-- Location: FF_X5_Y9_N1
\cga_genlock|process_1:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~39_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[1]~q\);

-- Location: LCCOMB_X4_Y10_N18
\cga_genlock|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~4_combout\ = (\cga_genlock|process_1:peak[2]~q\ & ((GND) # (!\cga_genlock|Add1~3\))) # (!\cga_genlock|process_1:peak[2]~q\ & (\cga_genlock|Add1~3\ $ (GND)))
-- \cga_genlock|Add1~5\ = CARRY((\cga_genlock|process_1:peak[2]~q\) # (!\cga_genlock|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[2]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~3\,
	combout => \cga_genlock|Add1~4_combout\,
	cout => \cga_genlock|Add1~5\);

-- Location: LCCOMB_X4_Y10_N12
\cga_genlock|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~40_combout\ = (\cga_genlock|peak~3_combout\ & \cga_genlock|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~3_combout\,
	datad => \cga_genlock|Add1~4_combout\,
	combout => \cga_genlock|Add1~40_combout\);

-- Location: FF_X4_Y10_N13
\cga_genlock|process_1:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~40_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[2]~q\);

-- Location: LCCOMB_X4_Y10_N20
\cga_genlock|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~6_combout\ = (\cga_genlock|process_1:peak[3]~q\ & (\cga_genlock|Add1~5\ & VCC)) # (!\cga_genlock|process_1:peak[3]~q\ & (!\cga_genlock|Add1~5\))
-- \cga_genlock|Add1~7\ = CARRY((!\cga_genlock|process_1:peak[3]~q\ & !\cga_genlock|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[3]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~5\,
	combout => \cga_genlock|Add1~6_combout\,
	cout => \cga_genlock|Add1~7\);

-- Location: LCCOMB_X4_Y10_N6
\cga_genlock|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~41_combout\ = (\cga_genlock|peak~3_combout\ & \cga_genlock|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~3_combout\,
	datad => \cga_genlock|Add1~6_combout\,
	combout => \cga_genlock|Add1~41_combout\);

-- Location: FF_X4_Y10_N7
\cga_genlock|process_1:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~41_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[3]~q\);

-- Location: LCCOMB_X4_Y10_N22
\cga_genlock|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~8_combout\ = (\cga_genlock|process_1:peak[4]~q\ & ((GND) # (!\cga_genlock|Add1~7\))) # (!\cga_genlock|process_1:peak[4]~q\ & (\cga_genlock|Add1~7\ $ (GND)))
-- \cga_genlock|Add1~9\ = CARRY((\cga_genlock|process_1:peak[4]~q\) # (!\cga_genlock|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:peak[4]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~7\,
	combout => \cga_genlock|Add1~8_combout\,
	cout => \cga_genlock|Add1~9\);

-- Location: LCCOMB_X4_Y10_N2
\cga_genlock|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~42_combout\ = (\cga_genlock|peak~3_combout\ & \cga_genlock|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~3_combout\,
	datac => \cga_genlock|Add1~8_combout\,
	combout => \cga_genlock|Add1~42_combout\);

-- Location: FF_X4_Y10_N3
\cga_genlock|process_1:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~42_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[4]~q\);

-- Location: LCCOMB_X4_Y10_N24
\cga_genlock|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~10_combout\ = (\cga_genlock|process_1:peak[5]~q\ & (\cga_genlock|Add1~9\ & VCC)) # (!\cga_genlock|process_1:peak[5]~q\ & (!\cga_genlock|Add1~9\))
-- \cga_genlock|Add1~11\ = CARRY((!\cga_genlock|process_1:peak[5]~q\ & !\cga_genlock|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[5]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~9\,
	combout => \cga_genlock|Add1~10_combout\,
	cout => \cga_genlock|Add1~11\);

-- Location: LCCOMB_X4_Y10_N10
\cga_genlock|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~43_combout\ = (\cga_genlock|peak~3_combout\ & \cga_genlock|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~3_combout\,
	datad => \cga_genlock|Add1~10_combout\,
	combout => \cga_genlock|Add1~43_combout\);

-- Location: FF_X4_Y10_N11
\cga_genlock|process_1:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~43_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[5]~q\);

-- Location: LCCOMB_X4_Y10_N26
\cga_genlock|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~12_combout\ = (\cga_genlock|process_1:peak[6]~q\ & ((GND) # (!\cga_genlock|Add1~11\))) # (!\cga_genlock|process_1:peak[6]~q\ & (\cga_genlock|Add1~11\ $ (GND)))
-- \cga_genlock|Add1~13\ = CARRY((\cga_genlock|process_1:peak[6]~q\) # (!\cga_genlock|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:peak[6]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~11\,
	combout => \cga_genlock|Add1~12_combout\,
	cout => \cga_genlock|Add1~13\);

-- Location: LCCOMB_X4_Y10_N0
\cga_genlock|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~44_combout\ = (\cga_genlock|peak~3_combout\ & \cga_genlock|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~3_combout\,
	datac => \cga_genlock|Add1~12_combout\,
	combout => \cga_genlock|Add1~44_combout\);

-- Location: FF_X4_Y10_N1
\cga_genlock|process_1:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~44_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[6]~q\);

-- Location: LCCOMB_X4_Y10_N8
\cga_genlock|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan1~1_combout\ = (\cga_genlock|process_1:peak[5]~q\) # ((\cga_genlock|process_1:peak[6]~q\) # ((\cga_genlock|process_1:peak[7]~q\) # (\cga_genlock|process_1:peak[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[5]~q\,
	datab => \cga_genlock|process_1:peak[6]~q\,
	datac => \cga_genlock|process_1:peak[7]~q\,
	datad => \cga_genlock|process_1:peak[4]~q\,
	combout => \cga_genlock|LessThan1~1_combout\);

-- Location: LCCOMB_X5_Y9_N20
\cga_genlock|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan1~0_combout\ = (\cga_genlock|process_1:peak[3]~q\) # ((\cga_genlock|process_1:peak[2]~q\) # ((\cga_genlock|process_1:peak[0]~q\) # (\cga_genlock|process_1:peak[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[3]~q\,
	datab => \cga_genlock|process_1:peak[2]~q\,
	datac => \cga_genlock|process_1:peak[0]~q\,
	datad => \cga_genlock|process_1:peak[1]~q\,
	combout => \cga_genlock|LessThan1~0_combout\);

-- Location: LCCOMB_X5_Y9_N16
\cga_genlock|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan1~4_combout\ = (\cga_genlock|LessThan1~3_combout\) # ((\cga_genlock|LessThan1~2_combout\) # ((\cga_genlock|LessThan1~1_combout\) # (\cga_genlock|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan1~3_combout\,
	datab => \cga_genlock|LessThan1~2_combout\,
	datac => \cga_genlock|LessThan1~1_combout\,
	datad => \cga_genlock|LessThan1~0_combout\,
	combout => \cga_genlock|LessThan1~4_combout\);

-- Location: LCCOMB_X5_Y9_N6
\cga_genlock|peak~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|peak~3_combout\ = (!\cga_genlock|process_1~0_combout\ & ((\cga_genlock|process_1:peak[16]~q\) # ((\cga_genlock|LessThan1~4_combout\) # (!\cga_genlock|process_1:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[16]~q\,
	datab => \cga_genlock|process_1:peak[17]~q\,
	datac => \cga_genlock|process_1~0_combout\,
	datad => \cga_genlock|LessThan1~4_combout\,
	combout => \cga_genlock|peak~3_combout\);

-- Location: LCCOMB_X4_Y10_N28
\cga_genlock|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~14_combout\ = (\cga_genlock|process_1:peak[7]~q\ & (\cga_genlock|Add1~13\ & VCC)) # (!\cga_genlock|process_1:peak[7]~q\ & (!\cga_genlock|Add1~13\))
-- \cga_genlock|Add1~15\ = CARRY((!\cga_genlock|process_1:peak[7]~q\ & !\cga_genlock|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:peak[7]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~13\,
	combout => \cga_genlock|Add1~14_combout\,
	cout => \cga_genlock|Add1~15\);

-- Location: LCCOMB_X4_Y10_N4
\cga_genlock|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~45_combout\ = (\cga_genlock|peak~3_combout\ & \cga_genlock|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~3_combout\,
	datad => \cga_genlock|Add1~14_combout\,
	combout => \cga_genlock|Add1~45_combout\);

-- Location: FF_X4_Y10_N5
\cga_genlock|process_1:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~45_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[7]~q\);

-- Location: LCCOMB_X4_Y10_N30
\cga_genlock|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~16_combout\ = (\cga_genlock|process_1:peak[8]~q\ & ((GND) # (!\cga_genlock|Add1~15\))) # (!\cga_genlock|process_1:peak[8]~q\ & (\cga_genlock|Add1~15\ $ (GND)))
-- \cga_genlock|Add1~17\ = CARRY((\cga_genlock|process_1:peak[8]~q\) # (!\cga_genlock|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[8]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~15\,
	combout => \cga_genlock|Add1~16_combout\,
	cout => \cga_genlock|Add1~17\);

-- Location: LCCOMB_X5_Y9_N14
\cga_genlock|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~46_combout\ = (\cga_genlock|Add1~16_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Add1~16_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~46_combout\);

-- Location: FF_X5_Y9_N15
\cga_genlock|process_1:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~46_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[8]~q\);

-- Location: LCCOMB_X4_Y9_N0
\cga_genlock|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~18_combout\ = (\cga_genlock|process_1:peak[9]~q\ & (\cga_genlock|Add1~17\ & VCC)) # (!\cga_genlock|process_1:peak[9]~q\ & (!\cga_genlock|Add1~17\))
-- \cga_genlock|Add1~19\ = CARRY((!\cga_genlock|process_1:peak[9]~q\ & !\cga_genlock|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[9]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~17\,
	combout => \cga_genlock|Add1~18_combout\,
	cout => \cga_genlock|Add1~19\);

-- Location: LCCOMB_X5_Y9_N2
\cga_genlock|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~47_combout\ = (\cga_genlock|Add1~18_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add1~18_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~47_combout\);

-- Location: FF_X5_Y9_N3
\cga_genlock|process_1:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~47_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[9]~q\);

-- Location: LCCOMB_X4_Y9_N2
\cga_genlock|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~20_combout\ = (\cga_genlock|process_1:peak[10]~q\ & ((GND) # (!\cga_genlock|Add1~19\))) # (!\cga_genlock|process_1:peak[10]~q\ & (\cga_genlock|Add1~19\ $ (GND)))
-- \cga_genlock|Add1~21\ = CARRY((\cga_genlock|process_1:peak[10]~q\) # (!\cga_genlock|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:peak[10]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~19\,
	combout => \cga_genlock|Add1~20_combout\,
	cout => \cga_genlock|Add1~21\);

-- Location: LCCOMB_X5_Y9_N18
\cga_genlock|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~48_combout\ = (\cga_genlock|Add1~20_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Add1~20_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~48_combout\);

-- Location: FF_X5_Y9_N19
\cga_genlock|process_1:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~48_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[10]~q\);

-- Location: LCCOMB_X4_Y9_N4
\cga_genlock|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~22_combout\ = (\cga_genlock|process_1:peak[11]~q\ & (\cga_genlock|Add1~21\ & VCC)) # (!\cga_genlock|process_1:peak[11]~q\ & (!\cga_genlock|Add1~21\))
-- \cga_genlock|Add1~23\ = CARRY((!\cga_genlock|process_1:peak[11]~q\ & !\cga_genlock|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[11]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~21\,
	combout => \cga_genlock|Add1~22_combout\,
	cout => \cga_genlock|Add1~23\);

-- Location: LCCOMB_X5_Y9_N30
\cga_genlock|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~49_combout\ = (\cga_genlock|Add1~22_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add1~22_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~49_combout\);

-- Location: FF_X5_Y9_N31
\cga_genlock|process_1:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~49_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[11]~q\);

-- Location: LCCOMB_X4_Y9_N6
\cga_genlock|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~24_combout\ = (\cga_genlock|process_1:peak[12]~q\ & ((GND) # (!\cga_genlock|Add1~23\))) # (!\cga_genlock|process_1:peak[12]~q\ & (\cga_genlock|Add1~23\ $ (GND)))
-- \cga_genlock|Add1~25\ = CARRY((\cga_genlock|process_1:peak[12]~q\) # (!\cga_genlock|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:peak[12]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~23\,
	combout => \cga_genlock|Add1~24_combout\,
	cout => \cga_genlock|Add1~25\);

-- Location: LCCOMB_X4_Y9_N28
\cga_genlock|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~50_combout\ = (\cga_genlock|Add1~24_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Add1~24_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~50_combout\);

-- Location: FF_X4_Y9_N29
\cga_genlock|process_1:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~50_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[12]~q\);

-- Location: LCCOMB_X4_Y9_N8
\cga_genlock|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~26_combout\ = (\cga_genlock|process_1:peak[13]~q\ & (\cga_genlock|Add1~25\ & VCC)) # (!\cga_genlock|process_1:peak[13]~q\ & (!\cga_genlock|Add1~25\))
-- \cga_genlock|Add1~27\ = CARRY((!\cga_genlock|process_1:peak[13]~q\ & !\cga_genlock|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:peak[13]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~25\,
	combout => \cga_genlock|Add1~26_combout\,
	cout => \cga_genlock|Add1~27\);

-- Location: LCCOMB_X4_Y9_N18
\cga_genlock|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~51_combout\ = (\cga_genlock|Add1~26_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add1~26_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~51_combout\);

-- Location: FF_X4_Y9_N19
\cga_genlock|process_1:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~51_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[13]~q\);

-- Location: LCCOMB_X4_Y9_N10
\cga_genlock|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~28_combout\ = (\cga_genlock|process_1:peak[14]~q\ & ((GND) # (!\cga_genlock|Add1~27\))) # (!\cga_genlock|process_1:peak[14]~q\ & (\cga_genlock|Add1~27\ $ (GND)))
-- \cga_genlock|Add1~29\ = CARRY((\cga_genlock|process_1:peak[14]~q\) # (!\cga_genlock|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[14]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~27\,
	combout => \cga_genlock|Add1~28_combout\,
	cout => \cga_genlock|Add1~29\);

-- Location: LCCOMB_X4_Y9_N30
\cga_genlock|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~52_combout\ = (\cga_genlock|Add1~28_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Add1~28_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~52_combout\);

-- Location: FF_X4_Y9_N31
\cga_genlock|process_1:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~52_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[14]~q\);

-- Location: LCCOMB_X4_Y9_N12
\cga_genlock|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~30_combout\ = (\cga_genlock|process_1:peak[15]~q\ & (\cga_genlock|Add1~29\ & VCC)) # (!\cga_genlock|process_1:peak[15]~q\ & (!\cga_genlock|Add1~29\))
-- \cga_genlock|Add1~31\ = CARRY((!\cga_genlock|process_1:peak[15]~q\ & !\cga_genlock|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:peak[15]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~29\,
	combout => \cga_genlock|Add1~30_combout\,
	cout => \cga_genlock|Add1~31\);

-- Location: LCCOMB_X4_Y9_N20
\cga_genlock|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~53_combout\ = (\cga_genlock|Add1~30_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add1~30_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~53_combout\);

-- Location: FF_X4_Y9_N21
\cga_genlock|process_1:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~53_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[15]~q\);

-- Location: LCCOMB_X4_Y9_N14
\cga_genlock|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~32_combout\ = (\cga_genlock|process_1:peak[16]~q\ & ((GND) # (!\cga_genlock|Add1~31\))) # (!\cga_genlock|process_1:peak[16]~q\ & (\cga_genlock|Add1~31\ $ (GND)))
-- \cga_genlock|Add1~33\ = CARRY((\cga_genlock|process_1:peak[16]~q\) # (!\cga_genlock|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:peak[16]~q\,
	datad => VCC,
	cin => \cga_genlock|Add1~31\,
	combout => \cga_genlock|Add1~32_combout\,
	cout => \cga_genlock|Add1~33\);

-- Location: LCCOMB_X4_Y9_N24
\cga_genlock|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~37_combout\ = (\cga_genlock|Add1~32_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add1~32_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~37_combout\);

-- Location: FF_X4_Y9_N25
\cga_genlock|process_1:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~37_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[16]~q\);

-- Location: LCCOMB_X4_Y9_N16
\cga_genlock|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~34_combout\ = \cga_genlock|process_1:peak[17]~q\ $ (\cga_genlock|Add1~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_1:peak[17]~q\,
	cin => \cga_genlock|Add1~33\,
	combout => \cga_genlock|Add1~34_combout\);

-- Location: LCCOMB_X4_Y9_N22
\cga_genlock|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add1~36_combout\ = (!\cga_genlock|Add1~34_combout\ & \cga_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|Add1~34_combout\,
	datad => \cga_genlock|peak~3_combout\,
	combout => \cga_genlock|Add1~36_combout\);

-- Location: FF_X4_Y9_N23
\cga_genlock|process_1:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add1~36_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:peak[17]~q\);

-- Location: LCCOMB_X5_Y9_N12
\cga_genlock|adj_trg_left~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_left~0_combout\ = (\cga_sync_level|video_enable~q\ & (\cga_genlock|process_1:peak[17]~q\ & (!\cga_genlock|process_1:peak[16]~q\ & !\cga_genlock|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|video_enable~q\,
	datab => \cga_genlock|process_1:peak[17]~q\,
	datac => \cga_genlock|process_1:peak[16]~q\,
	datad => \cga_genlock|LessThan1~4_combout\,
	combout => \cga_genlock|adj_trg_left~0_combout\);

-- Location: LCCOMB_X5_Y9_N28
\cga_genlock|process_1:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_1:latch~0_combout\ = (\cga_genlock|adj_trg_left~0_combout\ & (!\LEFT_BTN~input_o\)) # (!\cga_genlock|adj_trg_left~0_combout\ & ((\cga_genlock|process_1:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEFT_BTN~input_o\,
	datac => \cga_genlock|process_1:latch~q\,
	datad => \cga_genlock|adj_trg_left~0_combout\,
	combout => \cga_genlock|process_1:latch~0_combout\);

-- Location: FF_X5_Y9_N29
\cga_genlock|process_1:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|process_1:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_1:latch~q\);

-- Location: LCCOMB_X5_Y9_N10
\cga_genlock|adj_trg_left~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_left~1_combout\ = (\cga_genlock|process_1:latch~q\ & (\LEFT_BTN~input_o\ & \cga_genlock|adj_trg_left~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_1:latch~q\,
	datac => \LEFT_BTN~input_o\,
	datad => \cga_genlock|adj_trg_left~0_combout\,
	combout => \cga_genlock|adj_trg_left~1_combout\);

-- Location: FF_X5_Y9_N11
\cga_genlock|adj_trg_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adj_trg_left~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_trg_left~q\);

-- Location: IOIBUF_X18_Y0_N22
\RIGHT_BTN~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RIGHT_BTN,
	o => \RIGHT_BTN~input_o\);

-- Location: LCCOMB_X12_Y6_N18
\cga_genlock|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~4_combout\ = (\cga_genlock|process_2:peak[2]~q\ & ((GND) # (!\cga_genlock|Add2~3\))) # (!\cga_genlock|process_2:peak[2]~q\ & (\cga_genlock|Add2~3\ $ (GND)))
-- \cga_genlock|Add2~5\ = CARRY((\cga_genlock|process_2:peak[2]~q\) # (!\cga_genlock|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[2]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~3\,
	combout => \cga_genlock|Add2~4_combout\,
	cout => \cga_genlock|Add2~5\);

-- Location: LCCOMB_X12_Y6_N20
\cga_genlock|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~6_combout\ = (\cga_genlock|process_2:peak[3]~q\ & (\cga_genlock|Add2~5\ & VCC)) # (!\cga_genlock|process_2:peak[3]~q\ & (!\cga_genlock|Add2~5\))
-- \cga_genlock|Add2~7\ = CARRY((!\cga_genlock|process_2:peak[3]~q\ & !\cga_genlock|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[3]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~5\,
	combout => \cga_genlock|Add2~6_combout\,
	cout => \cga_genlock|Add2~7\);

-- Location: LCCOMB_X11_Y6_N14
\cga_genlock|Add2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~41_combout\ = (\cga_genlock|Add2~6_combout\ & \cga_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add2~6_combout\,
	datad => \cga_genlock|peak~4_combout\,
	combout => \cga_genlock|Add2~41_combout\);

-- Location: FF_X11_Y6_N15
\cga_genlock|process_2:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~41_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[3]~q\);

-- Location: LCCOMB_X12_Y6_N22
\cga_genlock|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~8_combout\ = (\cga_genlock|process_2:peak[4]~q\ & ((GND) # (!\cga_genlock|Add2~7\))) # (!\cga_genlock|process_2:peak[4]~q\ & (\cga_genlock|Add2~7\ $ (GND)))
-- \cga_genlock|Add2~9\ = CARRY((\cga_genlock|process_2:peak[4]~q\) # (!\cga_genlock|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[4]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~7\,
	combout => \cga_genlock|Add2~8_combout\,
	cout => \cga_genlock|Add2~9\);

-- Location: LCCOMB_X12_Y6_N10
\cga_genlock|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~42_combout\ = (\cga_genlock|Add2~8_combout\ & \cga_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add2~8_combout\,
	datad => \cga_genlock|peak~4_combout\,
	combout => \cga_genlock|Add2~42_combout\);

-- Location: FF_X12_Y6_N11
\cga_genlock|process_2:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~42_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[4]~q\);

-- Location: LCCOMB_X12_Y6_N24
\cga_genlock|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~10_combout\ = (\cga_genlock|process_2:peak[5]~q\ & (\cga_genlock|Add2~9\ & VCC)) # (!\cga_genlock|process_2:peak[5]~q\ & (!\cga_genlock|Add2~9\))
-- \cga_genlock|Add2~11\ = CARRY((!\cga_genlock|process_2:peak[5]~q\ & !\cga_genlock|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[5]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~9\,
	combout => \cga_genlock|Add2~10_combout\,
	cout => \cga_genlock|Add2~11\);

-- Location: LCCOMB_X12_Y6_N12
\cga_genlock|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~43_combout\ = (\cga_genlock|peak~4_combout\ & \cga_genlock|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~4_combout\,
	datad => \cga_genlock|Add2~10_combout\,
	combout => \cga_genlock|Add2~43_combout\);

-- Location: FF_X12_Y6_N13
\cga_genlock|process_2:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~43_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[5]~q\);

-- Location: LCCOMB_X12_Y6_N26
\cga_genlock|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~12_combout\ = (\cga_genlock|process_2:peak[6]~q\ & ((GND) # (!\cga_genlock|Add2~11\))) # (!\cga_genlock|process_2:peak[6]~q\ & (\cga_genlock|Add2~11\ $ (GND)))
-- \cga_genlock|Add2~13\ = CARRY((\cga_genlock|process_2:peak[6]~q\) # (!\cga_genlock|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[6]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~11\,
	combout => \cga_genlock|Add2~12_combout\,
	cout => \cga_genlock|Add2~13\);

-- Location: LCCOMB_X12_Y6_N8
\cga_genlock|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~44_combout\ = (\cga_genlock|Add2~12_combout\ & \cga_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add2~12_combout\,
	datad => \cga_genlock|peak~4_combout\,
	combout => \cga_genlock|Add2~44_combout\);

-- Location: FF_X12_Y6_N9
\cga_genlock|process_2:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~44_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[6]~q\);

-- Location: LCCOMB_X12_Y6_N28
\cga_genlock|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~14_combout\ = (\cga_genlock|process_2:peak[7]~q\ & (\cga_genlock|Add2~13\ & VCC)) # (!\cga_genlock|process_2:peak[7]~q\ & (!\cga_genlock|Add2~13\))
-- \cga_genlock|Add2~15\ = CARRY((!\cga_genlock|process_2:peak[7]~q\ & !\cga_genlock|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[7]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~13\,
	combout => \cga_genlock|Add2~14_combout\,
	cout => \cga_genlock|Add2~15\);

-- Location: LCCOMB_X12_Y6_N2
\cga_genlock|Add2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~45_combout\ = (\cga_genlock|peak~4_combout\ & \cga_genlock|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~4_combout\,
	datad => \cga_genlock|Add2~14_combout\,
	combout => \cga_genlock|Add2~45_combout\);

-- Location: FF_X12_Y6_N3
\cga_genlock|process_2:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~45_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[7]~q\);

-- Location: LCCOMB_X12_Y6_N30
\cga_genlock|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~16_combout\ = (\cga_genlock|process_2:peak[8]~q\ & ((GND) # (!\cga_genlock|Add2~15\))) # (!\cga_genlock|process_2:peak[8]~q\ & (\cga_genlock|Add2~15\ $ (GND)))
-- \cga_genlock|Add2~17\ = CARRY((\cga_genlock|process_2:peak[8]~q\) # (!\cga_genlock|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[8]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~15\,
	combout => \cga_genlock|Add2~16_combout\,
	cout => \cga_genlock|Add2~17\);

-- Location: LCCOMB_X11_Y6_N6
\cga_genlock|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~46_combout\ = (\cga_genlock|Add2~16_combout\ & \cga_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add2~16_combout\,
	datad => \cga_genlock|peak~4_combout\,
	combout => \cga_genlock|Add2~46_combout\);

-- Location: FF_X11_Y6_N7
\cga_genlock|process_2:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~46_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[8]~q\);

-- Location: LCCOMB_X12_Y5_N0
\cga_genlock|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~18_combout\ = (\cga_genlock|process_2:peak[9]~q\ & (\cga_genlock|Add2~17\ & VCC)) # (!\cga_genlock|process_2:peak[9]~q\ & (!\cga_genlock|Add2~17\))
-- \cga_genlock|Add2~19\ = CARRY((!\cga_genlock|process_2:peak[9]~q\ & !\cga_genlock|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[9]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~17\,
	combout => \cga_genlock|Add2~18_combout\,
	cout => \cga_genlock|Add2~19\);

-- Location: LCCOMB_X12_Y5_N20
\cga_genlock|Add2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~47_combout\ = (\cga_genlock|peak~4_combout\ & \cga_genlock|Add2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~4_combout\,
	datad => \cga_genlock|Add2~18_combout\,
	combout => \cga_genlock|Add2~47_combout\);

-- Location: FF_X12_Y5_N21
\cga_genlock|process_2:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~47_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[9]~q\);

-- Location: LCCOMB_X12_Y5_N2
\cga_genlock|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~20_combout\ = (\cga_genlock|process_2:peak[10]~q\ & ((GND) # (!\cga_genlock|Add2~19\))) # (!\cga_genlock|process_2:peak[10]~q\ & (\cga_genlock|Add2~19\ $ (GND)))
-- \cga_genlock|Add2~21\ = CARRY((\cga_genlock|process_2:peak[10]~q\) # (!\cga_genlock|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[10]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~19\,
	combout => \cga_genlock|Add2~20_combout\,
	cout => \cga_genlock|Add2~21\);

-- Location: LCCOMB_X11_Y6_N30
\cga_genlock|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~48_combout\ = (\cga_genlock|Add2~20_combout\ & \cga_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add2~20_combout\,
	datad => \cga_genlock|peak~4_combout\,
	combout => \cga_genlock|Add2~48_combout\);

-- Location: FF_X11_Y6_N31
\cga_genlock|process_2:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~48_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[10]~q\);

-- Location: LCCOMB_X12_Y5_N4
\cga_genlock|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~22_combout\ = (\cga_genlock|process_2:peak[11]~q\ & (\cga_genlock|Add2~21\ & VCC)) # (!\cga_genlock|process_2:peak[11]~q\ & (!\cga_genlock|Add2~21\))
-- \cga_genlock|Add2~23\ = CARRY((!\cga_genlock|process_2:peak[11]~q\ & !\cga_genlock|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[11]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~21\,
	combout => \cga_genlock|Add2~22_combout\,
	cout => \cga_genlock|Add2~23\);

-- Location: LCCOMB_X12_Y5_N22
\cga_genlock|Add2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~49_combout\ = (\cga_genlock|peak~4_combout\ & \cga_genlock|Add2~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~4_combout\,
	datac => \cga_genlock|Add2~22_combout\,
	combout => \cga_genlock|Add2~49_combout\);

-- Location: FF_X12_Y5_N23
\cga_genlock|process_2:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~49_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[11]~q\);

-- Location: LCCOMB_X12_Y5_N6
\cga_genlock|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~24_combout\ = (\cga_genlock|process_2:peak[12]~q\ & ((GND) # (!\cga_genlock|Add2~23\))) # (!\cga_genlock|process_2:peak[12]~q\ & (\cga_genlock|Add2~23\ $ (GND)))
-- \cga_genlock|Add2~25\ = CARRY((\cga_genlock|process_2:peak[12]~q\) # (!\cga_genlock|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[12]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~23\,
	combout => \cga_genlock|Add2~24_combout\,
	cout => \cga_genlock|Add2~25\);

-- Location: LCCOMB_X12_Y5_N28
\cga_genlock|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~50_combout\ = (\cga_genlock|peak~4_combout\ & \cga_genlock|Add2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~4_combout\,
	datad => \cga_genlock|Add2~24_combout\,
	combout => \cga_genlock|Add2~50_combout\);

-- Location: FF_X12_Y5_N29
\cga_genlock|process_2:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~50_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[12]~q\);

-- Location: LCCOMB_X12_Y5_N8
\cga_genlock|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~26_combout\ = (\cga_genlock|process_2:peak[13]~q\ & (\cga_genlock|Add2~25\ & VCC)) # (!\cga_genlock|process_2:peak[13]~q\ & (!\cga_genlock|Add2~25\))
-- \cga_genlock|Add2~27\ = CARRY((!\cga_genlock|process_2:peak[13]~q\ & !\cga_genlock|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[13]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~25\,
	combout => \cga_genlock|Add2~26_combout\,
	cout => \cga_genlock|Add2~27\);

-- Location: LCCOMB_X12_Y5_N24
\cga_genlock|Add2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~51_combout\ = (\cga_genlock|peak~4_combout\ & \cga_genlock|Add2~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~4_combout\,
	datac => \cga_genlock|Add2~26_combout\,
	combout => \cga_genlock|Add2~51_combout\);

-- Location: FF_X12_Y5_N25
\cga_genlock|process_2:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~51_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[13]~q\);

-- Location: LCCOMB_X12_Y5_N10
\cga_genlock|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~28_combout\ = (\cga_genlock|process_2:peak[14]~q\ & ((GND) # (!\cga_genlock|Add2~27\))) # (!\cga_genlock|process_2:peak[14]~q\ & (\cga_genlock|Add2~27\ $ (GND)))
-- \cga_genlock|Add2~29\ = CARRY((\cga_genlock|process_2:peak[14]~q\) # (!\cga_genlock|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[14]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~27\,
	combout => \cga_genlock|Add2~28_combout\,
	cout => \cga_genlock|Add2~29\);

-- Location: LCCOMB_X12_Y5_N26
\cga_genlock|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~52_combout\ = (\cga_genlock|peak~4_combout\ & \cga_genlock|Add2~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~4_combout\,
	datad => \cga_genlock|Add2~28_combout\,
	combout => \cga_genlock|Add2~52_combout\);

-- Location: FF_X12_Y5_N27
\cga_genlock|process_2:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~52_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[14]~q\);

-- Location: LCCOMB_X12_Y5_N12
\cga_genlock|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~30_combout\ = (\cga_genlock|process_2:peak[15]~q\ & (\cga_genlock|Add2~29\ & VCC)) # (!\cga_genlock|process_2:peak[15]~q\ & (!\cga_genlock|Add2~29\))
-- \cga_genlock|Add2~31\ = CARRY((!\cga_genlock|process_2:peak[15]~q\ & !\cga_genlock|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[15]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~29\,
	combout => \cga_genlock|Add2~30_combout\,
	cout => \cga_genlock|Add2~31\);

-- Location: LCCOMB_X12_Y5_N18
\cga_genlock|Add2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~53_combout\ = (\cga_genlock|peak~4_combout\ & \cga_genlock|Add2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|peak~4_combout\,
	datad => \cga_genlock|Add2~30_combout\,
	combout => \cga_genlock|Add2~53_combout\);

-- Location: FF_X12_Y5_N19
\cga_genlock|process_2:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~53_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[15]~q\);

-- Location: LCCOMB_X12_Y5_N14
\cga_genlock|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~32_combout\ = (\cga_genlock|process_2:peak[16]~q\ & ((GND) # (!\cga_genlock|Add2~31\))) # (!\cga_genlock|process_2:peak[16]~q\ & (\cga_genlock|Add2~31\ $ (GND)))
-- \cga_genlock|Add2~33\ = CARRY((\cga_genlock|process_2:peak[16]~q\) # (!\cga_genlock|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[16]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~31\,
	combout => \cga_genlock|Add2~32_combout\,
	cout => \cga_genlock|Add2~33\);

-- Location: LCCOMB_X11_Y6_N2
\cga_genlock|Add2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~37_combout\ = (\cga_genlock|peak~4_combout\ & \cga_genlock|Add2~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~4_combout\,
	datad => \cga_genlock|Add2~32_combout\,
	combout => \cga_genlock|Add2~37_combout\);

-- Location: FF_X11_Y6_N3
\cga_genlock|process_2:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~37_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[16]~q\);

-- Location: LCCOMB_X12_Y5_N16
\cga_genlock|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~34_combout\ = \cga_genlock|Add2~33\ $ (\cga_genlock|process_2:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|process_2:peak[17]~q\,
	cin => \cga_genlock|Add2~33\,
	combout => \cga_genlock|Add2~34_combout\);

-- Location: LCCOMB_X11_Y6_N18
\cga_genlock|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~36_combout\ = (\cga_genlock|peak~4_combout\ & !\cga_genlock|Add2~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|peak~4_combout\,
	datad => \cga_genlock|Add2~34_combout\,
	combout => \cga_genlock|Add2~36_combout\);

-- Location: FF_X11_Y6_N19
\cga_genlock|process_2:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~36_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[17]~q\);

-- Location: LCCOMB_X11_Y6_N4
\cga_genlock|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_2~0_combout\ = \RIGHT_BTN~input_o\ $ (\cga_genlock|process_2:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RIGHT_BTN~input_o\,
	datad => \cga_genlock|process_2:latch~q\,
	combout => \cga_genlock|process_2~0_combout\);

-- Location: LCCOMB_X11_Y6_N24
\cga_genlock|peak~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|peak~4_combout\ = (!\cga_genlock|process_2~0_combout\ & ((\cga_genlock|LessThan2~4_combout\) # ((\cga_genlock|process_2:peak[16]~q\) # (!\cga_genlock|process_2:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan2~4_combout\,
	datab => \cga_genlock|process_2:peak[17]~q\,
	datac => \cga_genlock|process_2~0_combout\,
	datad => \cga_genlock|process_2:peak[16]~q\,
	combout => \cga_genlock|peak~4_combout\);

-- Location: LCCOMB_X11_Y6_N20
\cga_genlock|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~38_combout\ = (!\cga_genlock|process_2:peak[0]~q\ & \cga_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|process_2:peak[0]~q\,
	datad => \cga_genlock|peak~4_combout\,
	combout => \cga_genlock|Add2~38_combout\);

-- Location: FF_X11_Y6_N21
\cga_genlock|process_2:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~38_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[0]~q\);

-- Location: LCCOMB_X12_Y6_N14
\cga_genlock|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~1\ = CARRY(\cga_genlock|process_2:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[0]~q\,
	datad => VCC,
	cout => \cga_genlock|Add2~1\);

-- Location: LCCOMB_X12_Y6_N16
\cga_genlock|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~2_combout\ = (\cga_genlock|process_2:peak[1]~q\ & (\cga_genlock|Add2~1\ & VCC)) # (!\cga_genlock|process_2:peak[1]~q\ & (!\cga_genlock|Add2~1\))
-- \cga_genlock|Add2~3\ = CARRY((!\cga_genlock|process_2:peak[1]~q\ & !\cga_genlock|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:peak[1]~q\,
	datad => VCC,
	cin => \cga_genlock|Add2~1\,
	combout => \cga_genlock|Add2~2_combout\,
	cout => \cga_genlock|Add2~3\);

-- Location: LCCOMB_X12_Y6_N0
\cga_genlock|Add2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~39_combout\ = (\cga_genlock|Add2~2_combout\ & \cga_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|Add2~2_combout\,
	datad => \cga_genlock|peak~4_combout\,
	combout => \cga_genlock|Add2~39_combout\);

-- Location: FF_X12_Y6_N1
\cga_genlock|process_2:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~39_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[1]~q\);

-- Location: LCCOMB_X12_Y6_N6
\cga_genlock|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add2~40_combout\ = (\cga_genlock|Add2~4_combout\ & \cga_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|Add2~4_combout\,
	datad => \cga_genlock|peak~4_combout\,
	combout => \cga_genlock|Add2~40_combout\);

-- Location: FF_X12_Y6_N7
\cga_genlock|process_2:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add2~40_combout\,
	ena => \cga_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:peak[2]~q\);

-- Location: LCCOMB_X11_Y6_N12
\cga_genlock|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan2~0_combout\ = (\cga_genlock|process_2:peak[2]~q\) # ((\cga_genlock|process_2:peak[3]~q\) # ((\cga_genlock|process_2:peak[1]~q\) # (\cga_genlock|process_2:peak[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[2]~q\,
	datab => \cga_genlock|process_2:peak[3]~q\,
	datac => \cga_genlock|process_2:peak[1]~q\,
	datad => \cga_genlock|process_2:peak[0]~q\,
	combout => \cga_genlock|LessThan2~0_combout\);

-- Location: LCCOMB_X12_Y5_N30
\cga_genlock|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan2~3_combout\ = (\cga_genlock|process_2:peak[13]~q\) # ((\cga_genlock|process_2:peak[12]~q\) # ((\cga_genlock|process_2:peak[14]~q\) # (\cga_genlock|process_2:peak[15]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[13]~q\,
	datab => \cga_genlock|process_2:peak[12]~q\,
	datac => \cga_genlock|process_2:peak[14]~q\,
	datad => \cga_genlock|process_2:peak[15]~q\,
	combout => \cga_genlock|LessThan2~3_combout\);

-- Location: LCCOMB_X11_Y6_N22
\cga_genlock|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan2~2_combout\ = (\cga_genlock|process_2:peak[8]~q\) # ((\cga_genlock|process_2:peak[11]~q\) # ((\cga_genlock|process_2:peak[10]~q\) # (\cga_genlock|process_2:peak[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[8]~q\,
	datab => \cga_genlock|process_2:peak[11]~q\,
	datac => \cga_genlock|process_2:peak[10]~q\,
	datad => \cga_genlock|process_2:peak[9]~q\,
	combout => \cga_genlock|LessThan2~2_combout\);

-- Location: LCCOMB_X12_Y6_N4
\cga_genlock|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan2~1_combout\ = (\cga_genlock|process_2:peak[4]~q\) # ((\cga_genlock|process_2:peak[7]~q\) # ((\cga_genlock|process_2:peak[6]~q\) # (\cga_genlock|process_2:peak[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_2:peak[4]~q\,
	datab => \cga_genlock|process_2:peak[7]~q\,
	datac => \cga_genlock|process_2:peak[6]~q\,
	datad => \cga_genlock|process_2:peak[5]~q\,
	combout => \cga_genlock|LessThan2~1_combout\);

-- Location: LCCOMB_X11_Y6_N26
\cga_genlock|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan2~4_combout\ = (\cga_genlock|LessThan2~0_combout\) # ((\cga_genlock|LessThan2~3_combout\) # ((\cga_genlock|LessThan2~2_combout\) # (\cga_genlock|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan2~0_combout\,
	datab => \cga_genlock|LessThan2~3_combout\,
	datac => \cga_genlock|LessThan2~2_combout\,
	datad => \cga_genlock|LessThan2~1_combout\,
	combout => \cga_genlock|LessThan2~4_combout\);

-- Location: LCCOMB_X11_Y6_N10
\cga_genlock|adj_trg_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_right~0_combout\ = (!\cga_genlock|LessThan2~4_combout\ & (\cga_genlock|process_2:peak[17]~q\ & (\cga_sync_level|video_enable~q\ & !\cga_genlock|process_2:peak[16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan2~4_combout\,
	datab => \cga_genlock|process_2:peak[17]~q\,
	datac => \cga_sync_level|video_enable~q\,
	datad => \cga_genlock|process_2:peak[16]~q\,
	combout => \cga_genlock|adj_trg_right~0_combout\);

-- Location: LCCOMB_X11_Y6_N28
\cga_genlock|process_2:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_2:latch~0_combout\ = (\cga_genlock|adj_trg_right~0_combout\ & (!\RIGHT_BTN~input_o\)) # (!\cga_genlock|adj_trg_right~0_combout\ & ((\cga_genlock|process_2:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RIGHT_BTN~input_o\,
	datac => \cga_genlock|process_2:latch~q\,
	datad => \cga_genlock|adj_trg_right~0_combout\,
	combout => \cga_genlock|process_2:latch~0_combout\);

-- Location: FF_X11_Y6_N29
\cga_genlock|process_2:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|process_2:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_2:latch~q\);

-- Location: LCCOMB_X11_Y6_N8
\cga_genlock|adj_trg_right~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_trg_right~1_combout\ = (\cga_genlock|process_2:latch~q\ & (\RIGHT_BTN~input_o\ & \cga_genlock|adj_trg_right~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_2:latch~q\,
	datac => \RIGHT_BTN~input_o\,
	datad => \cga_genlock|adj_trg_right~0_combout\,
	combout => \cga_genlock|adj_trg_right~1_combout\);

-- Location: FF_X11_Y6_N9
\cga_genlock|adj_trg_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adj_trg_right~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_trg_right~q\);

-- Location: LCCOMB_X8_Y10_N18
\cga_genlock|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add8~2_combout\ = (\cga_genlock|adj_trg_left~q\ & ((\cga_genlock|adj_x\(1) & (!\cga_genlock|Add8~1\)) # (!\cga_genlock|adj_x\(1) & ((\cga_genlock|Add8~1\) # (GND))))) # (!\cga_genlock|adj_trg_left~q\ & ((\cga_genlock|adj_x\(1) & 
-- (\cga_genlock|Add8~1\ & VCC)) # (!\cga_genlock|adj_x\(1) & (!\cga_genlock|Add8~1\))))
-- \cga_genlock|Add8~3\ = CARRY((\cga_genlock|adj_trg_left~q\ & ((!\cga_genlock|Add8~1\) # (!\cga_genlock|adj_x\(1)))) # (!\cga_genlock|adj_trg_left~q\ & (!\cga_genlock|adj_x\(1) & !\cga_genlock|Add8~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_trg_left~q\,
	datab => \cga_genlock|adj_x\(1),
	datad => VCC,
	cin => \cga_genlock|Add8~1\,
	combout => \cga_genlock|Add8~2_combout\,
	cout => \cga_genlock|Add8~3\);

-- Location: FF_X8_Y10_N19
\cga_genlock|adj_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add8~2_combout\,
	ena => \cga_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_x\(1));

-- Location: LCCOMB_X8_Y10_N20
\cga_genlock|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add8~4_combout\ = ((\cga_genlock|adj_trg_left~q\ $ (\cga_genlock|adj_x\(2) $ (\cga_genlock|Add8~3\)))) # (GND)
-- \cga_genlock|Add8~5\ = CARRY((\cga_genlock|adj_trg_left~q\ & (\cga_genlock|adj_x\(2) & !\cga_genlock|Add8~3\)) # (!\cga_genlock|adj_trg_left~q\ & ((\cga_genlock|adj_x\(2)) # (!\cga_genlock|Add8~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_trg_left~q\,
	datab => \cga_genlock|adj_x\(2),
	datad => VCC,
	cin => \cga_genlock|Add8~3\,
	combout => \cga_genlock|Add8~4_combout\,
	cout => \cga_genlock|Add8~5\);

-- Location: FF_X8_Y10_N21
\cga_genlock|adj_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add8~4_combout\,
	ena => \cga_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_x\(2));

-- Location: LCCOMB_X8_Y10_N22
\cga_genlock|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add8~6_combout\ = (\cga_genlock|adj_x\(3) & ((\cga_genlock|adj_trg_left~q\ & ((\cga_genlock|Add8~5\) # (GND))) # (!\cga_genlock|adj_trg_left~q\ & (!\cga_genlock|Add8~5\)))) # (!\cga_genlock|adj_x\(3) & ((\cga_genlock|adj_trg_left~q\ & 
-- (!\cga_genlock|Add8~5\)) # (!\cga_genlock|adj_trg_left~q\ & (\cga_genlock|Add8~5\ & VCC))))
-- \cga_genlock|Add8~7\ = CARRY((\cga_genlock|adj_x\(3) & ((\cga_genlock|adj_trg_left~q\) # (!\cga_genlock|Add8~5\))) # (!\cga_genlock|adj_x\(3) & (\cga_genlock|adj_trg_left~q\ & !\cga_genlock|Add8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_x\(3),
	datab => \cga_genlock|adj_trg_left~q\,
	datad => VCC,
	cin => \cga_genlock|Add8~5\,
	combout => \cga_genlock|Add8~6_combout\,
	cout => \cga_genlock|Add8~7\);

-- Location: LCCOMB_X8_Y10_N8
\cga_genlock|adj_x[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_x[3]~3_combout\ = !\cga_genlock|Add8~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|Add8~6_combout\,
	combout => \cga_genlock|adj_x[3]~3_combout\);

-- Location: FF_X8_Y10_N9
\cga_genlock|adj_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adj_x[3]~3_combout\,
	ena => \cga_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_x\(3));

-- Location: LCCOMB_X8_Y10_N24
\cga_genlock|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add8~8_combout\ = \cga_genlock|adj_trg_left~q\ $ (\cga_genlock|adj_x\(4) $ (\cga_genlock|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_trg_left~q\,
	datab => \cga_genlock|adj_x\(4),
	cin => \cga_genlock|Add8~7\,
	combout => \cga_genlock|Add8~8_combout\);

-- Location: FF_X8_Y10_N25
\cga_genlock|adj_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add8~8_combout\,
	ena => \cga_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_x\(4));

-- Location: LCCOMB_X8_Y10_N30
\cga_genlock|adj_x~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_x~1_combout\ = (\cga_genlock|adj_trg_left~q\ & (\cga_genlock|adj_x\(0) & (\cga_genlock|adj_x\(2) & \cga_genlock|adj_x\(4)))) # (!\cga_genlock|adj_trg_left~q\ & (!\cga_genlock|adj_x\(0) & (!\cga_genlock|adj_x\(2) & 
-- !\cga_genlock|adj_x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_trg_left~q\,
	datab => \cga_genlock|adj_x\(0),
	datac => \cga_genlock|adj_x\(2),
	datad => \cga_genlock|adj_x\(4),
	combout => \cga_genlock|adj_x~1_combout\);

-- Location: LCCOMB_X8_Y10_N10
\cga_genlock|adj_x~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_x~0_combout\ = (\cga_genlock|adj_trg_left~q\ & (\cga_genlock|adj_x\(1) & !\cga_genlock|adj_x\(3))) # (!\cga_genlock|adj_trg_left~q\ & ((\cga_genlock|adj_x\(1)) # (!\cga_genlock|adj_x\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_trg_left~q\,
	datab => \cga_genlock|adj_x\(1),
	datad => \cga_genlock|adj_x\(3),
	combout => \cga_genlock|adj_x~0_combout\);

-- Location: LCCOMB_X8_Y10_N12
\cga_genlock|adj_x~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adj_x~2_combout\ = (\cga_genlock|adj_trg_left~q\ & (((!\cga_genlock|adj_x~0_combout\) # (!\cga_genlock|adj_x~1_combout\)))) # (!\cga_genlock|adj_trg_left~q\ & (\cga_genlock|adj_trg_right~q\ & ((\cga_genlock|adj_x~0_combout\) # 
-- (!\cga_genlock|adj_x~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|adj_trg_left~q\,
	datab => \cga_genlock|adj_trg_right~q\,
	datac => \cga_genlock|adj_x~1_combout\,
	datad => \cga_genlock|adj_x~0_combout\,
	combout => \cga_genlock|adj_x~2_combout\);

-- Location: FF_X8_Y10_N17
\cga_genlock|adj_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add8~0_combout\,
	ena => \cga_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adj_x\(0));

-- Location: LCCOMB_X8_Y10_N4
\cga_genlock|adjust_x[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adjust_x[0]~feeder_combout\ = \cga_genlock|adj_x\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adj_x\(0),
	combout => \cga_genlock|adjust_x[0]~feeder_combout\);

-- Location: FF_X8_Y10_N5
\cga_genlock|adjust_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adjust_x[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_x\(0));

-- Location: FF_X11_Y14_N19
\cga_vga_video|start_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \cga_genlock|adjust_x\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_col\(0));

-- Location: LCCOMB_X11_Y10_N24
\cga_vga_video|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal3~0_combout\ = (\cga_vga_video|hcount\(4) & (\cga_vga_video|hcount\(3) & (\cga_vga_video|hcount\(5) & \cga_vga_video|hcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(4),
	datab => \cga_vga_video|hcount\(3),
	datac => \cga_vga_video|hcount\(5),
	datad => \cga_vga_video|hcount\(6),
	combout => \cga_vga_video|Equal3~0_combout\);

-- Location: LCCOMB_X11_Y14_N4
\cga_vga_video|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Equal3~2_combout\ = (\cga_vga_video|hcount\(1) & (\cga_vga_video|Equal3~1_combout\ & \cga_vga_video|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(1),
	datac => \cga_vga_video|Equal3~1_combout\,
	datad => \cga_vga_video|Equal3~0_combout\,
	combout => \cga_vga_video|Equal3~2_combout\);

-- Location: LCCOMB_X11_Y10_N14
\cga_vga_video|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan4~0_combout\ = (\cga_vga_video|hcount\(4)) # ((\cga_vga_video|hcount\(5)) # (\cga_vga_video|hcount\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(4),
	datac => \cga_vga_video|hcount\(5),
	datad => \cga_vga_video|hcount\(6),
	combout => \cga_vga_video|LessThan4~0_combout\);

-- Location: LCCOMB_X9_Y10_N18
\cga_vga_video|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan4~1_combout\ = (\cga_vga_video|hcount\(9) & ((\cga_vga_video|hcount\(8)) # ((\cga_vga_video|LessThan4~0_combout\ & \cga_vga_video|hcount\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(8),
	datab => \cga_vga_video|LessThan4~0_combout\,
	datac => \cga_vga_video|hcount\(7),
	datad => \cga_vga_video|hcount\(9),
	combout => \cga_vga_video|LessThan4~1_combout\);

-- Location: LCCOMB_X9_Y10_N24
\cga_vga_video|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan4~2_combout\ = (!\cga_vga_video|hcount\(10) & (!\cga_vga_video|LessThan4~1_combout\ & (\cga_vga_video|Equal0~0_combout\ & !\cga_vga_video|hcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(10),
	datab => \cga_vga_video|LessThan4~1_combout\,
	datac => \cga_vga_video|Equal0~0_combout\,
	datad => \cga_vga_video|hcount\(11),
	combout => \cga_vga_video|LessThan4~2_combout\);

-- Location: LCCOMB_X12_Y14_N30
\cga_vga_video|Add2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~29_combout\ = (\cga_vga_video|Equal3~2_combout\ & (\cga_vga_video|start_col\(0))) # (!\cga_vga_video|Equal3~2_combout\ & ((\cga_vga_video|col_number\(0) $ (\cga_vga_video|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|start_col\(0),
	datab => \cga_vga_video|Equal3~2_combout\,
	datac => \cga_vga_video|col_number\(0),
	datad => \cga_vga_video|LessThan4~2_combout\,
	combout => \cga_vga_video|Add2~29_combout\);

-- Location: FF_X12_Y14_N31
\cga_vga_video|col_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(0));

-- Location: LCCOMB_X17_Y8_N16
\cga_sram|load_col[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|load_col[8]~0_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sync_level|video_enable~q\ & ((\cga_sram|Equal0~3_combout\) # (!\cga_sram|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_sync_level|video_enable~q\,
	datac => \cga_sram|LessThan0~1_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|load_col[8]~0_combout\);

-- Location: FF_X16_Y10_N17
\cga_sram|load_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_sram|SramAddress\(5),
	sload => VCC,
	ena => \cga_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|load_col\(5));

-- Location: FF_X16_Y10_N29
\cga_sram|load_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_sram|SramAddress\(6),
	sload => VCC,
	ena => \cga_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|load_col\(6));

-- Location: FF_X16_Y10_N23
\cga_sram|load_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_sram|SramAddress\(4),
	sload => VCC,
	ena => \cga_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|load_col\(4));

-- Location: LCCOMB_X16_Y10_N30
\cga_sram|load_col[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|load_col[0]~feeder_combout\ = \cga_sram|SramAddress\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_sram|SramAddress\(0),
	combout => \cga_sram|load_col[0]~feeder_combout\);

-- Location: FF_X16_Y10_N31
\cga_sram|load_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|load_col[0]~feeder_combout\,
	ena => \cga_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|load_col\(0));

-- Location: LCCOMB_X16_Y10_N26
\cga_sram|load_col[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|load_col[2]~feeder_combout\ = \cga_sram|SramAddress\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_sram|SramAddress\(2),
	combout => \cga_sram|load_col[2]~feeder_combout\);

-- Location: FF_X16_Y10_N27
\cga_sram|load_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|load_col[2]~feeder_combout\,
	ena => \cga_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|load_col\(2));

-- Location: FF_X16_Y10_N13
\cga_sram|load_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_sram|SramAddress\(3),
	sload => VCC,
	ena => \cga_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|load_col\(3));

-- Location: LCCOMB_X16_Y10_N24
\cga_sram|load_col[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|load_col[1]~feeder_combout\ = \cga_sram|SramAddress\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_sram|SramAddress\(1),
	combout => \cga_sram|load_col[1]~feeder_combout\);

-- Location: FF_X16_Y10_N25
\cga_sram|load_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|load_col[1]~feeder_combout\,
	ena => \cga_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|load_col\(1));

-- Location: LCCOMB_X16_Y10_N12
\cga_ram_out|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|process_0~0_combout\ = (!\cga_sram|load_col\(3) & (((!\cga_sram|load_col\(0) & !\cga_sram|load_col\(1))) # (!\cga_sram|load_col\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|load_col\(0),
	datab => \cga_sram|load_col\(2),
	datac => \cga_sram|load_col\(3),
	datad => \cga_sram|load_col\(1),
	combout => \cga_ram_out|process_0~0_combout\);

-- Location: LCCOMB_X16_Y10_N22
\cga_ram_out|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|process_0~1_combout\ = (!\cga_sram|load_col\(5) & (!\cga_sram|load_col\(6) & ((\cga_ram_out|process_0~0_combout\) # (!\cga_sram|load_col\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|load_col\(5),
	datab => \cga_sram|load_col\(6),
	datac => \cga_sram|load_col\(4),
	datad => \cga_ram_out|process_0~0_combout\,
	combout => \cga_ram_out|process_0~1_combout\);

-- Location: LCCOMB_X16_Y10_N4
\cga_sram|load_col[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|load_col[8]~feeder_combout\ = \cga_sram|SramAddress\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_sram|SramAddress\(8),
	combout => \cga_sram|load_col[8]~feeder_combout\);

-- Location: FF_X16_Y10_N5
\cga_sram|load_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|load_col[8]~feeder_combout\,
	ena => \cga_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|load_col\(8));

-- Location: FF_X16_Y10_N11
\cga_sram|load_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_sram|SramAddress\(7),
	sload => VCC,
	ena => \cga_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|load_col\(7));

-- Location: FF_X17_Y8_N1
\cga_sram|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|wren~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	sclr => \cga_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|wren~q\);

-- Location: LCCOMB_X16_Y10_N10
\cga_ram_out|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|process_0~2_combout\ = (\cga_sram|wren~q\ & ((\cga_ram_out|process_0~1_combout\) # ((!\cga_sram|load_col\(7)) # (!\cga_sram|load_col\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_ram_out|process_0~1_combout\,
	datab => \cga_sram|load_col\(8),
	datac => \cga_sram|load_col\(7),
	datad => \cga_sram|wren~q\,
	combout => \cga_ram_out|process_0~2_combout\);

-- Location: IOIBUF_X28_Y0_N22
\SRAM_DQ0~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ0,
	o => \SRAM_DQ0~input_o\);

-- Location: LCCOMB_X17_Y8_N24
\cga_sram|pixel_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|pixel_out[0]~0_combout\ = (\cga_sram|SramRoutine.SramRoutine_Load~q\ & (\cga_sync_level|video_enable~q\ & (!\cga_sram|LessThan0~1_combout\ & !\cga_sram|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_sync_level|video_enable~q\,
	datac => \cga_sram|LessThan0~1_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|pixel_out[0]~0_combout\);

-- Location: FF_X19_Y14_N7
\cga_sram|pixel_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ0~input_o\,
	sload => VCC,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(0));

-- Location: LCCOMB_X8_Y10_N0
\cga_genlock|adjust_x[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adjust_x[1]~feeder_combout\ = \cga_genlock|adj_x\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adj_x\(1),
	combout => \cga_genlock|adjust_x[1]~feeder_combout\);

-- Location: FF_X8_Y10_N1
\cga_genlock|adjust_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adjust_x[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_x\(1));

-- Location: FF_X11_Y14_N17
\cga_vga_video|start_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \cga_genlock|adjust_x\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_col\(1));

-- Location: FF_X12_Y14_N17
\cga_vga_video|col_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(1));

-- Location: LCCOMB_X11_Y14_N8
\cga_vga_video|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~1\ = CARRY((\cga_vga_video|col_number\(0) & \cga_vga_video|LessThan4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(0),
	datab => \cga_vga_video|LessThan4~2_combout\,
	datad => VCC,
	cout => \cga_vga_video|Add2~1\);

-- Location: LCCOMB_X11_Y14_N10
\cga_vga_video|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~2_combout\ = (\cga_vga_video|col_number\(1) & (!\cga_vga_video|Add2~1\)) # (!\cga_vga_video|col_number\(1) & ((\cga_vga_video|Add2~1\) # (GND)))
-- \cga_vga_video|Add2~3\ = CARRY((!\cga_vga_video|Add2~1\) # (!\cga_vga_video|col_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(1),
	datad => VCC,
	cin => \cga_vga_video|Add2~1\,
	combout => \cga_vga_video|Add2~2_combout\,
	cout => \cga_vga_video|Add2~3\);

-- Location: LCCOMB_X12_Y14_N16
\cga_vga_video|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~4_combout\ = (\cga_vga_video|Equal3~2_combout\ & (\cga_vga_video|start_col\(1))) # (!\cga_vga_video|Equal3~2_combout\ & ((\cga_vga_video|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|Equal3~2_combout\,
	datac => \cga_vga_video|start_col\(1),
	datad => \cga_vga_video|Add2~2_combout\,
	combout => \cga_vga_video|Add2~4_combout\);

-- Location: LCCOMB_X8_Y10_N14
\cga_genlock|adjust_x[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adjust_x[2]~feeder_combout\ = \cga_genlock|adj_x\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adj_x\(2),
	combout => \cga_genlock|adjust_x[2]~feeder_combout\);

-- Location: FF_X8_Y10_N15
\cga_genlock|adjust_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adjust_x[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_x\(2));

-- Location: FF_X11_Y14_N13
\cga_vga_video|start_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \cga_genlock|adjust_x\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_col\(2));

-- Location: FF_X12_Y14_N21
\cga_vga_video|col_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(2));

-- Location: LCCOMB_X11_Y14_N12
\cga_vga_video|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~5_combout\ = (\cga_vga_video|col_number\(2) & (\cga_vga_video|Add2~3\ $ (GND))) # (!\cga_vga_video|col_number\(2) & (!\cga_vga_video|Add2~3\ & VCC))
-- \cga_vga_video|Add2~6\ = CARRY((\cga_vga_video|col_number\(2) & !\cga_vga_video|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(2),
	datad => VCC,
	cin => \cga_vga_video|Add2~3\,
	combout => \cga_vga_video|Add2~5_combout\,
	cout => \cga_vga_video|Add2~6\);

-- Location: LCCOMB_X12_Y14_N20
\cga_vga_video|Add2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~7_combout\ = (\cga_vga_video|Equal3~2_combout\ & (\cga_vga_video|start_col\(2))) # (!\cga_vga_video|Equal3~2_combout\ & ((\cga_vga_video|Add2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|start_col\(2),
	datac => \cga_vga_video|Equal3~2_combout\,
	datad => \cga_vga_video|Add2~5_combout\,
	combout => \cga_vga_video|Add2~7_combout\);

-- Location: LCCOMB_X8_Y10_N6
\cga_genlock|adjust_x[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adjust_x[3]~0_combout\ = !\cga_genlock|adj_x\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adj_x\(3),
	combout => \cga_genlock|adjust_x[3]~0_combout\);

-- Location: FF_X8_Y10_N7
\cga_genlock|adjust_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adjust_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_x\(3));

-- Location: FF_X12_Y14_N9
\cga_vga_video|start_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \cga_genlock|adjust_x\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_col\(3));

-- Location: FF_X12_Y14_N19
\cga_vga_video|col_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(3));

-- Location: LCCOMB_X11_Y14_N14
\cga_vga_video|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~8_combout\ = (\cga_vga_video|col_number\(3) & (!\cga_vga_video|Add2~6\)) # (!\cga_vga_video|col_number\(3) & ((\cga_vga_video|Add2~6\) # (GND)))
-- \cga_vga_video|Add2~9\ = CARRY((!\cga_vga_video|Add2~6\) # (!\cga_vga_video|col_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|col_number\(3),
	datad => VCC,
	cin => \cga_vga_video|Add2~6\,
	combout => \cga_vga_video|Add2~8_combout\,
	cout => \cga_vga_video|Add2~9\);

-- Location: LCCOMB_X12_Y14_N18
\cga_vga_video|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~10_combout\ = (\cga_vga_video|Equal3~2_combout\ & (\cga_vga_video|start_col\(3))) # (!\cga_vga_video|Equal3~2_combout\ & ((\cga_vga_video|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|Equal3~2_combout\,
	datac => \cga_vga_video|start_col\(3),
	datad => \cga_vga_video|Add2~8_combout\,
	combout => \cga_vga_video|Add2~10_combout\);

-- Location: FF_X12_Y14_N13
\cga_vga_video|col_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(4));

-- Location: LCCOMB_X11_Y14_N16
\cga_vga_video|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~11_combout\ = (\cga_vga_video|col_number\(4) & (\cga_vga_video|Add2~9\ $ (GND))) # (!\cga_vga_video|col_number\(4) & (!\cga_vga_video|Add2~9\ & VCC))
-- \cga_vga_video|Add2~12\ = CARRY((\cga_vga_video|col_number\(4) & !\cga_vga_video|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(4),
	datad => VCC,
	cin => \cga_vga_video|Add2~9\,
	combout => \cga_vga_video|Add2~11_combout\,
	cout => \cga_vga_video|Add2~12\);

-- Location: LCCOMB_X8_Y10_N2
\cga_genlock|adjust_x[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|adjust_x[4]~feeder_combout\ = \cga_genlock|adj_x\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|adj_x\(4),
	combout => \cga_genlock|adjust_x[4]~feeder_combout\);

-- Location: FF_X8_Y10_N3
\cga_genlock|adjust_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|adjust_x[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|adjust_x\(4));

-- Location: FF_X11_Y14_N21
\cga_vga_video|start_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \cga_genlock|adjust_x\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|start_col\(4));

-- Location: LCCOMB_X12_Y14_N12
\cga_vga_video|Add2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~13_combout\ = (\cga_vga_video|Equal3~2_combout\ & ((\cga_vga_video|start_col\(4)))) # (!\cga_vga_video|Equal3~2_combout\ & (\cga_vga_video|Add2~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Add2~11_combout\,
	datab => \cga_vga_video|start_col\(4),
	datac => \cga_vga_video|Equal3~2_combout\,
	combout => \cga_vga_video|Add2~13_combout\);

-- Location: FF_X11_Y14_N1
\cga_vga_video|col_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(5));

-- Location: LCCOMB_X11_Y14_N18
\cga_vga_video|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~14_combout\ = (\cga_vga_video|col_number\(5) & (!\cga_vga_video|Add2~12\)) # (!\cga_vga_video|col_number\(5) & ((\cga_vga_video|Add2~12\) # (GND)))
-- \cga_vga_video|Add2~15\ = CARRY((!\cga_vga_video|Add2~12\) # (!\cga_vga_video|col_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|col_number\(5),
	datad => VCC,
	cin => \cga_vga_video|Add2~12\,
	combout => \cga_vga_video|Add2~14_combout\,
	cout => \cga_vga_video|Add2~15\);

-- Location: LCCOMB_X11_Y14_N0
\cga_vga_video|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~16_combout\ = (\cga_vga_video|Add2~14_combout\ & (((!\cga_vga_video|hcount\(1)) # (!\cga_vga_video|Equal3~0_combout\)) # (!\cga_vga_video|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal3~1_combout\,
	datab => \cga_vga_video|Equal3~0_combout\,
	datac => \cga_vga_video|hcount\(1),
	datad => \cga_vga_video|Add2~14_combout\,
	combout => \cga_vga_video|Add2~16_combout\);

-- Location: FF_X11_Y14_N31
\cga_vga_video|col_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(6));

-- Location: LCCOMB_X11_Y14_N20
\cga_vga_video|Add2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~17_combout\ = (\cga_vga_video|col_number\(6) & (\cga_vga_video|Add2~15\ $ (GND))) # (!\cga_vga_video|col_number\(6) & (!\cga_vga_video|Add2~15\ & VCC))
-- \cga_vga_video|Add2~18\ = CARRY((\cga_vga_video|col_number\(6) & !\cga_vga_video|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(6),
	datad => VCC,
	cin => \cga_vga_video|Add2~15\,
	combout => \cga_vga_video|Add2~17_combout\,
	cout => \cga_vga_video|Add2~18\);

-- Location: LCCOMB_X11_Y14_N30
\cga_vga_video|Add2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~19_combout\ = (\cga_vga_video|Add2~17_combout\) # ((\cga_vga_video|Equal3~0_combout\ & (\cga_vga_video|Equal3~1_combout\ & \cga_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Add2~17_combout\,
	datab => \cga_vga_video|Equal3~0_combout\,
	datac => \cga_vga_video|Equal3~1_combout\,
	datad => \cga_vga_video|hcount\(1),
	combout => \cga_vga_video|Add2~19_combout\);

-- Location: FF_X11_Y14_N7
\cga_vga_video|col_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(7));

-- Location: LCCOMB_X11_Y14_N22
\cga_vga_video|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~20_combout\ = (\cga_vga_video|col_number\(7) & (!\cga_vga_video|Add2~18\)) # (!\cga_vga_video|col_number\(7) & ((\cga_vga_video|Add2~18\) # (GND)))
-- \cga_vga_video|Add2~21\ = CARRY((!\cga_vga_video|Add2~18\) # (!\cga_vga_video|col_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(7),
	datad => VCC,
	cin => \cga_vga_video|Add2~18\,
	combout => \cga_vga_video|Add2~20_combout\,
	cout => \cga_vga_video|Add2~21\);

-- Location: LCCOMB_X11_Y14_N6
\cga_vga_video|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~22_combout\ = (\cga_vga_video|Add2~20_combout\ & (((!\cga_vga_video|Equal3~0_combout\) # (!\cga_vga_video|hcount\(1))) # (!\cga_vga_video|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal3~1_combout\,
	datab => \cga_vga_video|hcount\(1),
	datac => \cga_vga_video|Add2~20_combout\,
	datad => \cga_vga_video|Equal3~0_combout\,
	combout => \cga_vga_video|Add2~22_combout\);

-- Location: FF_X11_Y14_N3
\cga_vga_video|col_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(8));

-- Location: LCCOMB_X11_Y14_N24
\cga_vga_video|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~23_combout\ = (\cga_vga_video|col_number\(8) & (\cga_vga_video|Add2~21\ $ (GND))) # (!\cga_vga_video|col_number\(8) & (!\cga_vga_video|Add2~21\ & VCC))
-- \cga_vga_video|Add2~24\ = CARRY((\cga_vga_video|col_number\(8) & !\cga_vga_video|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|col_number\(8),
	datad => VCC,
	cin => \cga_vga_video|Add2~21\,
	combout => \cga_vga_video|Add2~23_combout\,
	cout => \cga_vga_video|Add2~24\);

-- Location: LCCOMB_X11_Y14_N2
\cga_vga_video|Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~25_combout\ = (\cga_vga_video|Add2~23_combout\ & (((!\cga_vga_video|Equal3~1_combout\) # (!\cga_vga_video|Equal3~0_combout\)) # (!\cga_vga_video|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(1),
	datab => \cga_vga_video|Equal3~0_combout\,
	datac => \cga_vga_video|Equal3~1_combout\,
	datad => \cga_vga_video|Add2~23_combout\,
	combout => \cga_vga_video|Add2~25_combout\);

-- Location: FF_X11_Y14_N29
\cga_vga_video|col_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|Add2~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|col_number\(9));

-- Location: LCCOMB_X11_Y14_N26
\cga_vga_video|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~26_combout\ = \cga_vga_video|Add2~24\ $ (\cga_vga_video|col_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cga_vga_video|col_number\(9),
	cin => \cga_vga_video|Add2~24\,
	combout => \cga_vga_video|Add2~26_combout\);

-- Location: LCCOMB_X11_Y14_N28
\cga_vga_video|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add2~28_combout\ = (\cga_vga_video|Add2~26_combout\ & (((!\cga_vga_video|Equal3~0_combout\) # (!\cga_vga_video|hcount\(1))) # (!\cga_vga_video|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal3~1_combout\,
	datab => \cga_vga_video|hcount\(1),
	datac => \cga_vga_video|Add2~26_combout\,
	datad => \cga_vga_video|Equal3~0_combout\,
	combout => \cga_vga_video|Add2~28_combout\);

-- Location: IOIBUF_X30_Y0_N22
\SRAM_DQ1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ1,
	o => \SRAM_DQ1~input_o\);

-- Location: FF_X19_Y14_N1
\cga_sram|pixel_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ1~input_o\,
	sload => VCC,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(1));

-- Location: IOIBUF_X30_Y0_N1
\SRAM_DQ2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ2,
	o => \SRAM_DQ2~input_o\);

-- Location: LCCOMB_X19_Y14_N28
\cga_sram|pixel_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|pixel_out[2]~feeder_combout\ = \SRAM_DQ2~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ2~input_o\,
	combout => \cga_sram|pixel_out[2]~feeder_combout\);

-- Location: FF_X19_Y14_N29
\cga_sram|pixel_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|pixel_out[2]~feeder_combout\,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(2));

-- Location: IOIBUF_X32_Y0_N15
\SRAM_DQ3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ3,
	o => \SRAM_DQ3~input_o\);

-- Location: LCCOMB_X19_Y14_N12
\cga_sram|pixel_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|pixel_out[3]~feeder_combout\ = \SRAM_DQ3~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ3~input_o\,
	combout => \cga_sram|pixel_out[3]~feeder_combout\);

-- Location: FF_X19_Y14_N13
\cga_sram|pixel_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|pixel_out[3]~feeder_combout\,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(3));

-- Location: IOIBUF_X34_Y2_N22
\SRAM_DQ4~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ4,
	o => \SRAM_DQ4~input_o\);

-- Location: LCCOMB_X19_Y14_N10
\cga_sram|pixel_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|pixel_out[4]~feeder_combout\ = \SRAM_DQ4~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ4~input_o\,
	combout => \cga_sram|pixel_out[4]~feeder_combout\);

-- Location: FF_X19_Y14_N11
\cga_sram|pixel_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|pixel_out[4]~feeder_combout\,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(4));

-- Location: IOIBUF_X34_Y3_N22
\SRAM_DQ5~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ5,
	o => \SRAM_DQ5~input_o\);

-- Location: LCCOMB_X19_Y14_N4
\cga_sram|pixel_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|pixel_out[5]~feeder_combout\ = \SRAM_DQ5~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ5~input_o\,
	combout => \cga_sram|pixel_out[5]~feeder_combout\);

-- Location: FF_X19_Y14_N5
\cga_sram|pixel_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|pixel_out[5]~feeder_combout\,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(5));

-- Location: IOIBUF_X34_Y9_N8
\SRAM_DQ8~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ8,
	o => \SRAM_DQ8~input_o\);

-- Location: LCCOMB_X19_Y14_N18
\cga_sram|pixel_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|pixel_out[8]~feeder_combout\ = \SRAM_DQ8~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ8~input_o\,
	combout => \cga_sram|pixel_out[8]~feeder_combout\);

-- Location: FF_X19_Y14_N19
\cga_sram|pixel_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|pixel_out[8]~feeder_combout\,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(8));

-- Location: IOIBUF_X34_Y10_N8
\SRAM_DQ9~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ9,
	o => \SRAM_DQ9~input_o\);

-- Location: FF_X19_Y14_N15
\cga_sram|pixel_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ9~input_o\,
	sload => VCC,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(9));

-- Location: IOIBUF_X34_Y17_N15
\SRAM_DQ10~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ10,
	o => \SRAM_DQ10~input_o\);

-- Location: LCCOMB_X19_Y14_N8
\cga_sram|pixel_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|pixel_out[10]~feeder_combout\ = \SRAM_DQ10~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ10~input_o\,
	combout => \cga_sram|pixel_out[10]~feeder_combout\);

-- Location: FF_X19_Y14_N9
\cga_sram|pixel_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|pixel_out[10]~feeder_combout\,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(10));

-- Location: IOIBUF_X34_Y18_N22
\SRAM_DQ11~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ11,
	o => \SRAM_DQ11~input_o\);

-- Location: FF_X18_Y14_N19
\cga_sram|pixel_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ11~input_o\,
	sload => VCC,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(11));

-- Location: IOIBUF_X34_Y18_N1
\SRAM_DQ12~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ12,
	o => \SRAM_DQ12~input_o\);

-- Location: FF_X18_Y14_N5
\cga_sram|pixel_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ12~input_o\,
	sload => VCC,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(12));

-- Location: IOIBUF_X34_Y20_N8
\SRAM_DQ13~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ13,
	o => \SRAM_DQ13~input_o\);

-- Location: LCCOMB_X19_Y14_N22
\cga_sram|pixel_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|pixel_out[13]~feeder_combout\ = \SRAM_DQ13~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ13~input_o\,
	combout => \cga_sram|pixel_out[13]~feeder_combout\);

-- Location: FF_X19_Y14_N23
\cga_sram|pixel_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|pixel_out[13]~feeder_combout\,
	ena => \cga_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|pixel_out\(13));

-- Location: M9K_X15_Y14_N0
\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 406,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 406,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cga_ram_out|process_0~2_combout\,
	portbre => VCC,
	clk0 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \cga_ram_out|process_0~2_combout\,
	portadatain => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y14_N26
\cga_ram_out|q~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|q~0_combout\ = (\cga_vga_video|col_number\(0) & (\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a10\)) # (!\cga_vga_video|col_number\(0) & ((\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(0),
	datac => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a10\,
	datad => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a4\,
	combout => \cga_ram_out|q~0_combout\);

-- Location: LCCOMB_X12_Y14_N4
\cga_ram_out|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|LessThan1~0_combout\ = (!\cga_vga_video|col_number\(4) & (((!\cga_vga_video|col_number\(2) & !\cga_vga_video|col_number\(1))) # (!\cga_vga_video|col_number\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(4),
	datab => \cga_vga_video|col_number\(3),
	datac => \cga_vga_video|col_number\(2),
	datad => \cga_vga_video|col_number\(1),
	combout => \cga_ram_out|LessThan1~0_combout\);

-- Location: LCCOMB_X12_Y14_N24
\cga_ram_out|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|LessThan1~1_combout\ = (!\cga_vga_video|col_number\(7) & (!\cga_vga_video|col_number\(6) & ((\cga_ram_out|LessThan1~0_combout\) # (!\cga_vga_video|col_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(5),
	datab => \cga_vga_video|col_number\(7),
	datac => \cga_ram_out|LessThan1~0_combout\,
	datad => \cga_vga_video|col_number\(6),
	combout => \cga_ram_out|LessThan1~1_combout\);

-- Location: LCCOMB_X13_Y14_N0
\cga_ram_out|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|LessThan1~2_combout\ = ((\cga_ram_out|LessThan1~1_combout\) # (!\cga_vga_video|col_number\(8))) # (!\cga_vga_video|col_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|col_number\(9),
	datac => \cga_vga_video|col_number\(8),
	datad => \cga_ram_out|LessThan1~1_combout\,
	combout => \cga_ram_out|LessThan1~2_combout\);

-- Location: FF_X14_Y14_N27
\cga_ram_out|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_ram_out|q~0_combout\,
	ena => \cga_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_ram_out|q\(4));

-- Location: LCCOMB_X14_Y14_N20
\cga_ram_out|q~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|q~1_combout\ = (\cga_vga_video|col_number\(0) & ((\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a11\))) # (!\cga_vga_video|col_number\(0) & (\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(0),
	datac => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a5\,
	datad => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a11\,
	combout => \cga_ram_out|q~1_combout\);

-- Location: FF_X14_Y14_N21
\cga_ram_out|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_ram_out|q~1_combout\,
	ena => \cga_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_ram_out|q\(5));

-- Location: LCCOMB_X8_Y5_N28
\cga_sync_level|no_video~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sync_level|no_video~0_combout\ = (\SW3~input_o\ & ((\cga_sync_level|Equal0~4_combout\) # (!\cga_sync_level|LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sync_level|Equal0~4_combout\,
	datac => \SW3~input_o\,
	datad => \cga_sync_level|LessThan6~54_combout\,
	combout => \cga_sync_level|no_video~0_combout\);

-- Location: FF_X8_Y5_N29
\cga_sync_level|no_video\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_sync_level|no_video~0_combout\,
	ena => \cga_sync_level|video_trg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sync_level|no_video~q\);

-- Location: LCCOMB_X12_Y11_N16
\cga_vga_video|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan6~0_combout\ = (!\cga_vga_video|vcount\(7) & (!\cga_vga_video|vcount\(5) & (!\cga_vga_video|vcount\(0) & !\cga_vga_video|vcount\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(7),
	datab => \cga_vga_video|vcount\(5),
	datac => \cga_vga_video|vcount\(0),
	datad => \cga_vga_video|vcount\(6),
	combout => \cga_vga_video|LessThan6~0_combout\);

-- Location: LCCOMB_X12_Y11_N26
\cga_vga_video|process_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_10~0_combout\ = (\cga_vga_video|Equal4~1_combout\ & (((\cga_vga_video|vcount\(8)) # (!\cga_vga_video|process_1~0_combout\)) # (!\cga_vga_video|LessThan6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Equal4~1_combout\,
	datab => \cga_vga_video|LessThan6~0_combout\,
	datac => \cga_vga_video|vcount\(8),
	datad => \cga_vga_video|process_1~0_combout\,
	combout => \cga_vga_video|process_10~0_combout\);

-- Location: LCCOMB_X11_Y9_N20
\cga_vga_video|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add3~18_combout\ = \cga_vga_video|row_number\(9) $ (\cga_vga_video|Add3~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(9),
	cin => \cga_vga_video|Add3~17\,
	combout => \cga_vga_video|Add3~18_combout\);

-- Location: LCCOMB_X11_Y9_N30
\cga_vga_video|row_number[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|row_number[9]~11_combout\ = (\cga_vga_video|row_number[8]~0_combout\ & \cga_vga_video|Add3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_vga_video|row_number[8]~0_combout\,
	datad => \cga_vga_video|Add3~18_combout\,
	combout => \cga_vga_video|row_number[9]~11_combout\);

-- Location: FF_X11_Y9_N31
\cga_vga_video|row_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|row_number[9]~11_combout\,
	ena => \cga_vga_video|row_number[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|row_number\(9));

-- Location: LCCOMB_X13_Y9_N26
\cga_genlock|row_number[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|row_number[9]~29_combout\ = \cga_genlock|row_number\(9) $ (\cga_genlock|row_number[8]~28\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|row_number\(9),
	cin => \cga_genlock|row_number[8]~28\,
	combout => \cga_genlock|row_number[9]~29_combout\);

-- Location: FF_X13_Y9_N27
\cga_genlock|row_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|row_number[9]~29_combout\,
	sclr => \cga_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|row_number\(9));

-- Location: LCCOMB_X13_Y9_N0
\cga_genlock|max_row[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_row[9]~0_combout\ = (!\cga_sync_level|hblank~q\ & \cga_sync_level|vblank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sync_level|hblank~q\,
	datad => \cga_sync_level|vblank~q\,
	combout => \cga_genlock|max_row[9]~0_combout\);

-- Location: FF_X12_Y9_N19
\cga_genlock|max_row[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(9),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(9));

-- Location: FF_X12_Y9_N17
\cga_genlock|max_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(8),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(8));

-- Location: FF_X12_Y9_N15
\cga_genlock|max_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(7),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(7));

-- Location: FF_X12_Y9_N13
\cga_genlock|max_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(6),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(6));

-- Location: FF_X12_Y9_N11
\cga_genlock|max_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(5),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(5));

-- Location: FF_X12_Y9_N9
\cga_genlock|max_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(4),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(4));

-- Location: FF_X12_Y9_N7
\cga_genlock|max_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(3),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(3));

-- Location: FF_X12_Y9_N5
\cga_genlock|max_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(2),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(2));

-- Location: FF_X12_Y9_N3
\cga_genlock|max_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(1),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(1));

-- Location: FF_X12_Y9_N1
\cga_genlock|max_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|row_number\(0),
	sload => VCC,
	ena => \cga_genlock|max_row[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_row\(0));

-- Location: LCCOMB_X12_Y9_N0
\cga_vga_video|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~1_cout\ = CARRY((!\cga_vga_video|row_number\(0) & \cga_genlock|max_row\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(0),
	datab => \cga_genlock|max_row\(0),
	datad => VCC,
	cout => \cga_vga_video|LessThan8~1_cout\);

-- Location: LCCOMB_X12_Y9_N2
\cga_vga_video|LessThan8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~3_cout\ = CARRY((\cga_vga_video|row_number\(1) & ((!\cga_vga_video|LessThan8~1_cout\) # (!\cga_genlock|max_row\(1)))) # (!\cga_vga_video|row_number\(1) & (!\cga_genlock|max_row\(1) & !\cga_vga_video|LessThan8~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(1),
	datab => \cga_genlock|max_row\(1),
	datad => VCC,
	cin => \cga_vga_video|LessThan8~1_cout\,
	cout => \cga_vga_video|LessThan8~3_cout\);

-- Location: LCCOMB_X12_Y9_N4
\cga_vga_video|LessThan8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~5_cout\ = CARRY((\cga_genlock|max_row\(2) & ((!\cga_vga_video|LessThan8~3_cout\) # (!\cga_vga_video|row_number\(2)))) # (!\cga_genlock|max_row\(2) & (!\cga_vga_video|row_number\(2) & !\cga_vga_video|LessThan8~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|max_row\(2),
	datab => \cga_vga_video|row_number\(2),
	datad => VCC,
	cin => \cga_vga_video|LessThan8~3_cout\,
	cout => \cga_vga_video|LessThan8~5_cout\);

-- Location: LCCOMB_X12_Y9_N6
\cga_vga_video|LessThan8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~7_cout\ = CARRY((\cga_genlock|max_row\(3) & (\cga_vga_video|row_number\(3) & !\cga_vga_video|LessThan8~5_cout\)) # (!\cga_genlock|max_row\(3) & ((\cga_vga_video|row_number\(3)) # (!\cga_vga_video|LessThan8~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|max_row\(3),
	datab => \cga_vga_video|row_number\(3),
	datad => VCC,
	cin => \cga_vga_video|LessThan8~5_cout\,
	cout => \cga_vga_video|LessThan8~7_cout\);

-- Location: LCCOMB_X12_Y9_N8
\cga_vga_video|LessThan8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~9_cout\ = CARRY((\cga_genlock|max_row\(4) & ((!\cga_vga_video|LessThan8~7_cout\) # (!\cga_vga_video|row_number\(4)))) # (!\cga_genlock|max_row\(4) & (!\cga_vga_video|row_number\(4) & !\cga_vga_video|LessThan8~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|max_row\(4),
	datab => \cga_vga_video|row_number\(4),
	datad => VCC,
	cin => \cga_vga_video|LessThan8~7_cout\,
	cout => \cga_vga_video|LessThan8~9_cout\);

-- Location: LCCOMB_X12_Y9_N10
\cga_vga_video|LessThan8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~11_cout\ = CARRY((\cga_genlock|max_row\(5) & (\cga_vga_video|row_number\(5) & !\cga_vga_video|LessThan8~9_cout\)) # (!\cga_genlock|max_row\(5) & ((\cga_vga_video|row_number\(5)) # (!\cga_vga_video|LessThan8~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|max_row\(5),
	datab => \cga_vga_video|row_number\(5),
	datad => VCC,
	cin => \cga_vga_video|LessThan8~9_cout\,
	cout => \cga_vga_video|LessThan8~11_cout\);

-- Location: LCCOMB_X12_Y9_N12
\cga_vga_video|LessThan8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~13_cout\ = CARRY((\cga_genlock|max_row\(6) & ((!\cga_vga_video|LessThan8~11_cout\) # (!\cga_vga_video|row_number\(6)))) # (!\cga_genlock|max_row\(6) & (!\cga_vga_video|row_number\(6) & !\cga_vga_video|LessThan8~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|max_row\(6),
	datab => \cga_vga_video|row_number\(6),
	datad => VCC,
	cin => \cga_vga_video|LessThan8~11_cout\,
	cout => \cga_vga_video|LessThan8~13_cout\);

-- Location: LCCOMB_X12_Y9_N14
\cga_vga_video|LessThan8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~15_cout\ = CARRY((\cga_vga_video|row_number\(7) & ((!\cga_vga_video|LessThan8~13_cout\) # (!\cga_genlock|max_row\(7)))) # (!\cga_vga_video|row_number\(7) & (!\cga_genlock|max_row\(7) & !\cga_vga_video|LessThan8~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(7),
	datab => \cga_genlock|max_row\(7),
	datad => VCC,
	cin => \cga_vga_video|LessThan8~13_cout\,
	cout => \cga_vga_video|LessThan8~15_cout\);

-- Location: LCCOMB_X12_Y9_N16
\cga_vga_video|LessThan8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~17_cout\ = CARRY((\cga_vga_video|row_number\(8) & (\cga_genlock|max_row\(8) & !\cga_vga_video|LessThan8~15_cout\)) # (!\cga_vga_video|row_number\(8) & ((\cga_genlock|max_row\(8)) # (!\cga_vga_video|LessThan8~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|row_number\(8),
	datab => \cga_genlock|max_row\(8),
	datad => VCC,
	cin => \cga_vga_video|LessThan8~15_cout\,
	cout => \cga_vga_video|LessThan8~17_cout\);

-- Location: LCCOMB_X12_Y9_N18
\cga_vga_video|LessThan8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan8~18_combout\ = (\cga_vga_video|row_number\(9) & (\cga_vga_video|LessThan8~17_cout\ & \cga_genlock|max_row\(9))) # (!\cga_vga_video|row_number\(9) & ((\cga_vga_video|LessThan8~17_cout\) # (\cga_genlock|max_row\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|row_number\(9),
	datad => \cga_genlock|max_row\(9),
	cin => \cga_vga_video|LessThan8~17_cout\,
	combout => \cga_vga_video|LessThan8~18_combout\);

-- Location: LCCOMB_X12_Y11_N10
\cga_vga_video|LessThan7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan7~2_combout\ = ((\cga_vga_video|LessThan7~1_combout\ & ((\cga_vga_video|process_1~3_combout\) # (!\cga_vga_video|vcount\(4))))) # (!\cga_vga_video|LessThan7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(4),
	datab => \cga_vga_video|LessThan7~0_combout\,
	datac => \cga_vga_video|process_1~3_combout\,
	datad => \cga_vga_video|LessThan7~1_combout\,
	combout => \cga_vga_video|LessThan7~2_combout\);

-- Location: LCCOMB_X12_Y14_N14
\cga_vga_video|process_10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_10~1_combout\ = (\cga_vga_video|process_10~0_combout\ & (\cga_vga_video|LessThan7~2_combout\ & ((\cga_vga_video|LessThan8~18_combout\) # (\cga_sync_level|no_video~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|process_10~0_combout\,
	datab => \cga_vga_video|LessThan8~18_combout\,
	datac => \cga_sync_level|no_video~q\,
	datad => \cga_vga_video|LessThan7~2_combout\,
	combout => \cga_vga_video|process_10~1_combout\);

-- Location: FF_X12_Y14_N15
\cga_vga_video|videov\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|process_10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|videov~q\);

-- Location: LCCOMB_X17_Y5_N4
\cga_genlock|hcount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[0]~14_combout\ = \cga_genlock|hcount\(0) $ (VCC)
-- \cga_genlock|hcount[0]~15\ = CARRY(\cga_genlock|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(0),
	datad => VCC,
	combout => \cga_genlock|hcount[0]~14_combout\,
	cout => \cga_genlock|hcount[0]~15\);

-- Location: FF_X17_Y5_N5
\cga_genlock|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[0]~14_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(0));

-- Location: LCCOMB_X17_Y5_N6
\cga_genlock|hcount[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[1]~16_combout\ = (\cga_genlock|hcount\(1) & (!\cga_genlock|hcount[0]~15\)) # (!\cga_genlock|hcount\(1) & ((\cga_genlock|hcount[0]~15\) # (GND)))
-- \cga_genlock|hcount[1]~17\ = CARRY((!\cga_genlock|hcount[0]~15\) # (!\cga_genlock|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(1),
	datad => VCC,
	cin => \cga_genlock|hcount[0]~15\,
	combout => \cga_genlock|hcount[1]~16_combout\,
	cout => \cga_genlock|hcount[1]~17\);

-- Location: FF_X17_Y5_N7
\cga_genlock|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[1]~16_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(1));

-- Location: LCCOMB_X17_Y5_N8
\cga_genlock|hcount[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[2]~18_combout\ = (\cga_genlock|hcount\(2) & (\cga_genlock|hcount[1]~17\ $ (GND))) # (!\cga_genlock|hcount\(2) & (!\cga_genlock|hcount[1]~17\ & VCC))
-- \cga_genlock|hcount[2]~19\ = CARRY((\cga_genlock|hcount\(2) & !\cga_genlock|hcount[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(2),
	datad => VCC,
	cin => \cga_genlock|hcount[1]~17\,
	combout => \cga_genlock|hcount[2]~18_combout\,
	cout => \cga_genlock|hcount[2]~19\);

-- Location: FF_X17_Y5_N9
\cga_genlock|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[2]~18_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(2));

-- Location: LCCOMB_X16_Y5_N18
\cga_genlock|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Equal0~0_combout\ = (\cga_genlock|hcount\(1) & (\cga_genlock|hcount\(2) & \cga_genlock|hcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(1),
	datac => \cga_genlock|hcount\(2),
	datad => \cga_genlock|hcount\(0),
	combout => \cga_genlock|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y5_N10
\cga_genlock|hcount[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[3]~20_combout\ = (\cga_genlock|hcount\(3) & (!\cga_genlock|hcount[2]~19\)) # (!\cga_genlock|hcount\(3) & ((\cga_genlock|hcount[2]~19\) # (GND)))
-- \cga_genlock|hcount[3]~21\ = CARRY((!\cga_genlock|hcount[2]~19\) # (!\cga_genlock|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(3),
	datad => VCC,
	cin => \cga_genlock|hcount[2]~19\,
	combout => \cga_genlock|hcount[3]~20_combout\,
	cout => \cga_genlock|hcount[3]~21\);

-- Location: FF_X17_Y5_N11
\cga_genlock|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[3]~20_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(3));

-- Location: LCCOMB_X17_Y5_N12
\cga_genlock|hcount[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[4]~22_combout\ = (\cga_genlock|hcount\(4) & (\cga_genlock|hcount[3]~21\ $ (GND))) # (!\cga_genlock|hcount\(4) & (!\cga_genlock|hcount[3]~21\ & VCC))
-- \cga_genlock|hcount[4]~23\ = CARRY((\cga_genlock|hcount\(4) & !\cga_genlock|hcount[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(4),
	datad => VCC,
	cin => \cga_genlock|hcount[3]~21\,
	combout => \cga_genlock|hcount[4]~22_combout\,
	cout => \cga_genlock|hcount[4]~23\);

-- Location: FF_X17_Y5_N13
\cga_genlock|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[4]~22_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(4));

-- Location: LCCOMB_X17_Y5_N14
\cga_genlock|hcount[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[5]~24_combout\ = (\cga_genlock|hcount\(5) & (!\cga_genlock|hcount[4]~23\)) # (!\cga_genlock|hcount\(5) & ((\cga_genlock|hcount[4]~23\) # (GND)))
-- \cga_genlock|hcount[5]~25\ = CARRY((!\cga_genlock|hcount[4]~23\) # (!\cga_genlock|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(5),
	datad => VCC,
	cin => \cga_genlock|hcount[4]~23\,
	combout => \cga_genlock|hcount[5]~24_combout\,
	cout => \cga_genlock|hcount[5]~25\);

-- Location: FF_X17_Y5_N15
\cga_genlock|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[5]~24_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(5));

-- Location: LCCOMB_X17_Y5_N16
\cga_genlock|hcount[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[6]~26_combout\ = (\cga_genlock|hcount\(6) & (\cga_genlock|hcount[5]~25\ $ (GND))) # (!\cga_genlock|hcount\(6) & (!\cga_genlock|hcount[5]~25\ & VCC))
-- \cga_genlock|hcount[6]~27\ = CARRY((\cga_genlock|hcount\(6) & !\cga_genlock|hcount[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(6),
	datad => VCC,
	cin => \cga_genlock|hcount[5]~25\,
	combout => \cga_genlock|hcount[6]~26_combout\,
	cout => \cga_genlock|hcount[6]~27\);

-- Location: FF_X17_Y5_N17
\cga_genlock|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[6]~26_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(6));

-- Location: LCCOMB_X17_Y5_N18
\cga_genlock|hcount[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[7]~28_combout\ = (\cga_genlock|hcount\(7) & (!\cga_genlock|hcount[6]~27\)) # (!\cga_genlock|hcount\(7) & ((\cga_genlock|hcount[6]~27\) # (GND)))
-- \cga_genlock|hcount[7]~29\ = CARRY((!\cga_genlock|hcount[6]~27\) # (!\cga_genlock|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(7),
	datad => VCC,
	cin => \cga_genlock|hcount[6]~27\,
	combout => \cga_genlock|hcount[7]~28_combout\,
	cout => \cga_genlock|hcount[7]~29\);

-- Location: FF_X17_Y5_N19
\cga_genlock|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[7]~28_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(7));

-- Location: LCCOMB_X17_Y5_N20
\cga_genlock|hcount[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[8]~30_combout\ = (\cga_genlock|hcount\(8) & (\cga_genlock|hcount[7]~29\ $ (GND))) # (!\cga_genlock|hcount\(8) & (!\cga_genlock|hcount[7]~29\ & VCC))
-- \cga_genlock|hcount[8]~31\ = CARRY((\cga_genlock|hcount\(8) & !\cga_genlock|hcount[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(8),
	datad => VCC,
	cin => \cga_genlock|hcount[7]~29\,
	combout => \cga_genlock|hcount[8]~30_combout\,
	cout => \cga_genlock|hcount[8]~31\);

-- Location: FF_X17_Y5_N21
\cga_genlock|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[8]~30_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(8));

-- Location: LCCOMB_X17_Y5_N22
\cga_genlock|hcount[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[9]~32_combout\ = (\cga_genlock|hcount\(9) & (!\cga_genlock|hcount[8]~31\)) # (!\cga_genlock|hcount\(9) & ((\cga_genlock|hcount[8]~31\) # (GND)))
-- \cga_genlock|hcount[9]~33\ = CARRY((!\cga_genlock|hcount[8]~31\) # (!\cga_genlock|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(9),
	datad => VCC,
	cin => \cga_genlock|hcount[8]~31\,
	combout => \cga_genlock|hcount[9]~32_combout\,
	cout => \cga_genlock|hcount[9]~33\);

-- Location: FF_X17_Y5_N23
\cga_genlock|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[9]~32_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(9));

-- Location: LCCOMB_X17_Y5_N24
\cga_genlock|hcount[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[10]~34_combout\ = (\cga_genlock|hcount\(10) & (\cga_genlock|hcount[9]~33\ $ (GND))) # (!\cga_genlock|hcount\(10) & (!\cga_genlock|hcount[9]~33\ & VCC))
-- \cga_genlock|hcount[10]~35\ = CARRY((\cga_genlock|hcount\(10) & !\cga_genlock|hcount[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(10),
	datad => VCC,
	cin => \cga_genlock|hcount[9]~33\,
	combout => \cga_genlock|hcount[10]~34_combout\,
	cout => \cga_genlock|hcount[10]~35\);

-- Location: FF_X17_Y5_N25
\cga_genlock|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[10]~34_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(10));

-- Location: LCCOMB_X17_Y5_N26
\cga_genlock|hcount[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[11]~36_combout\ = (\cga_genlock|hcount\(11) & (!\cga_genlock|hcount[10]~35\)) # (!\cga_genlock|hcount\(11) & ((\cga_genlock|hcount[10]~35\) # (GND)))
-- \cga_genlock|hcount[11]~37\ = CARRY((!\cga_genlock|hcount[10]~35\) # (!\cga_genlock|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(11),
	datad => VCC,
	cin => \cga_genlock|hcount[10]~35\,
	combout => \cga_genlock|hcount[11]~36_combout\,
	cout => \cga_genlock|hcount[11]~37\);

-- Location: FF_X17_Y5_N27
\cga_genlock|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[11]~36_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(11));

-- Location: LCCOMB_X17_Y5_N28
\cga_genlock|hcount[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[12]~38_combout\ = (\cga_genlock|hcount\(12) & (\cga_genlock|hcount[11]~37\ $ (GND))) # (!\cga_genlock|hcount\(12) & (!\cga_genlock|hcount[11]~37\ & VCC))
-- \cga_genlock|hcount[12]~39\ = CARRY((\cga_genlock|hcount\(12) & !\cga_genlock|hcount[11]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(12),
	datad => VCC,
	cin => \cga_genlock|hcount[11]~37\,
	combout => \cga_genlock|hcount[12]~38_combout\,
	cout => \cga_genlock|hcount[12]~39\);

-- Location: FF_X17_Y5_N29
\cga_genlock|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[12]~38_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(12));

-- Location: LCCOMB_X17_Y5_N30
\cga_genlock|hcount[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|hcount[13]~40_combout\ = \cga_genlock|hcount[12]~39\ $ (\cga_genlock|hcount\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|hcount\(13),
	cin => \cga_genlock|hcount[12]~39\,
	combout => \cga_genlock|hcount[13]~40_combout\);

-- Location: FF_X17_Y5_N31
\cga_genlock|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|hcount[13]~40_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|hcount\(13));

-- Location: LCCOMB_X17_Y5_N0
\cga_genlock|LessThan12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan12~0_combout\ = (\cga_genlock|hcount\(6) & ((\cga_genlock|hcount\(4)) # ((\cga_genlock|hcount\(5)) # (\cga_genlock|hcount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(4),
	datab => \cga_genlock|hcount\(6),
	datac => \cga_genlock|hcount\(5),
	datad => \cga_genlock|hcount\(3),
	combout => \cga_genlock|LessThan12~0_combout\);

-- Location: LCCOMB_X17_Y5_N2
\cga_genlock|process_13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_13~0_combout\ = (\cga_genlock|hcount\(11) & ((\cga_genlock|hcount\(7)) # ((\cga_genlock|hcount\(6))))) # (!\cga_genlock|hcount\(11) & (\cga_genlock|hcount\(7) & ((\cga_genlock|LessThan12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(11),
	datab => \cga_genlock|hcount\(7),
	datac => \cga_genlock|hcount\(6),
	datad => \cga_genlock|LessThan12~0_combout\,
	combout => \cga_genlock|process_13~0_combout\);

-- Location: LCCOMB_X16_Y5_N4
\cga_genlock|process_13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_13~1_combout\ = (\cga_genlock|hcount\(9) & ((\cga_genlock|hcount\(8)) # (\cga_genlock|process_13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(9),
	datac => \cga_genlock|hcount\(8),
	datad => \cga_genlock|process_13~0_combout\,
	combout => \cga_genlock|process_13~1_combout\);

-- Location: LCCOMB_X16_Y5_N20
\cga_genlock|process_13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_13~2_combout\ = (\cga_genlock|hcount\(11) & (((!\cga_genlock|hcount\(10) & !\cga_genlock|process_13~1_combout\)) # (!\cga_genlock|hcount\(12)))) # (!\cga_genlock|hcount\(11) & ((\cga_genlock|hcount\(10)) # 
-- ((\cga_genlock|process_13~1_combout\) # (\cga_genlock|hcount\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(10),
	datab => \cga_genlock|hcount\(11),
	datac => \cga_genlock|process_13~1_combout\,
	datad => \cga_genlock|hcount\(12),
	combout => \cga_genlock|process_13~2_combout\);

-- Location: LCCOMB_X16_Y5_N0
\cga_genlock|process_13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_13~3_combout\ = (\cga_genlock|Equal0~0_combout\ & (!\cga_genlock|hcount\(13) & \cga_genlock|process_13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|Equal0~0_combout\,
	datac => \cga_genlock|hcount\(13),
	datad => \cga_genlock|process_13~2_combout\,
	combout => \cga_genlock|process_13~3_combout\);

-- Location: LCCOMB_X14_Y6_N12
\cga_genlock|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~0_combout\ = (\cga_genlock|process_13~3_combout\ & (\cga_genlock|col_number\(0) $ (VCC))) # (!\cga_genlock|process_13~3_combout\ & (\cga_genlock|col_number\(0) & VCC))
-- \cga_genlock|Add15~1\ = CARRY((\cga_genlock|process_13~3_combout\ & \cga_genlock|col_number\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_13~3_combout\,
	datab => \cga_genlock|col_number\(0),
	datad => VCC,
	combout => \cga_genlock|Add15~0_combout\,
	cout => \cga_genlock|Add15~1\);

-- Location: FF_X14_Y6_N13
\cga_genlock|col_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~0_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(0));

-- Location: LCCOMB_X14_Y6_N14
\cga_genlock|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~2_combout\ = (\cga_genlock|col_number\(1) & (!\cga_genlock|Add15~1\)) # (!\cga_genlock|col_number\(1) & ((\cga_genlock|Add15~1\) # (GND)))
-- \cga_genlock|Add15~3\ = CARRY((!\cga_genlock|Add15~1\) # (!\cga_genlock|col_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|col_number\(1),
	datad => VCC,
	cin => \cga_genlock|Add15~1\,
	combout => \cga_genlock|Add15~2_combout\,
	cout => \cga_genlock|Add15~3\);

-- Location: FF_X14_Y6_N15
\cga_genlock|col_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~2_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(1));

-- Location: LCCOMB_X14_Y6_N16
\cga_genlock|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~4_combout\ = (\cga_genlock|col_number\(2) & (\cga_genlock|Add15~3\ $ (GND))) # (!\cga_genlock|col_number\(2) & (!\cga_genlock|Add15~3\ & VCC))
-- \cga_genlock|Add15~5\ = CARRY((\cga_genlock|col_number\(2) & !\cga_genlock|Add15~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|col_number\(2),
	datad => VCC,
	cin => \cga_genlock|Add15~3\,
	combout => \cga_genlock|Add15~4_combout\,
	cout => \cga_genlock|Add15~5\);

-- Location: FF_X14_Y6_N17
\cga_genlock|col_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~4_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(2));

-- Location: LCCOMB_X14_Y6_N18
\cga_genlock|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~6_combout\ = (\cga_genlock|col_number\(3) & (!\cga_genlock|Add15~5\)) # (!\cga_genlock|col_number\(3) & ((\cga_genlock|Add15~5\) # (GND)))
-- \cga_genlock|Add15~7\ = CARRY((!\cga_genlock|Add15~5\) # (!\cga_genlock|col_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|col_number\(3),
	datad => VCC,
	cin => \cga_genlock|Add15~5\,
	combout => \cga_genlock|Add15~6_combout\,
	cout => \cga_genlock|Add15~7\);

-- Location: FF_X14_Y6_N19
\cga_genlock|col_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~6_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(3));

-- Location: LCCOMB_X14_Y6_N20
\cga_genlock|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~8_combout\ = (\cga_genlock|col_number\(4) & (\cga_genlock|Add15~7\ $ (GND))) # (!\cga_genlock|col_number\(4) & (!\cga_genlock|Add15~7\ & VCC))
-- \cga_genlock|Add15~9\ = CARRY((\cga_genlock|col_number\(4) & !\cga_genlock|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|col_number\(4),
	datad => VCC,
	cin => \cga_genlock|Add15~7\,
	combout => \cga_genlock|Add15~8_combout\,
	cout => \cga_genlock|Add15~9\);

-- Location: FF_X14_Y6_N21
\cga_genlock|col_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~8_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(4));

-- Location: LCCOMB_X14_Y6_N22
\cga_genlock|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~10_combout\ = (\cga_genlock|col_number\(5) & (!\cga_genlock|Add15~9\)) # (!\cga_genlock|col_number\(5) & ((\cga_genlock|Add15~9\) # (GND)))
-- \cga_genlock|Add15~11\ = CARRY((!\cga_genlock|Add15~9\) # (!\cga_genlock|col_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|col_number\(5),
	datad => VCC,
	cin => \cga_genlock|Add15~9\,
	combout => \cga_genlock|Add15~10_combout\,
	cout => \cga_genlock|Add15~11\);

-- Location: FF_X14_Y6_N23
\cga_genlock|col_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~10_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(5));

-- Location: LCCOMB_X14_Y6_N24
\cga_genlock|Add15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~12_combout\ = (\cga_genlock|col_number\(6) & (\cga_genlock|Add15~11\ $ (GND))) # (!\cga_genlock|col_number\(6) & (!\cga_genlock|Add15~11\ & VCC))
-- \cga_genlock|Add15~13\ = CARRY((\cga_genlock|col_number\(6) & !\cga_genlock|Add15~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|col_number\(6),
	datad => VCC,
	cin => \cga_genlock|Add15~11\,
	combout => \cga_genlock|Add15~12_combout\,
	cout => \cga_genlock|Add15~13\);

-- Location: FF_X14_Y6_N25
\cga_genlock|col_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~12_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(6));

-- Location: LCCOMB_X14_Y6_N26
\cga_genlock|Add15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~14_combout\ = (\cga_genlock|col_number\(7) & (!\cga_genlock|Add15~13\)) # (!\cga_genlock|col_number\(7) & ((\cga_genlock|Add15~13\) # (GND)))
-- \cga_genlock|Add15~15\ = CARRY((!\cga_genlock|Add15~13\) # (!\cga_genlock|col_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|col_number\(7),
	datad => VCC,
	cin => \cga_genlock|Add15~13\,
	combout => \cga_genlock|Add15~14_combout\,
	cout => \cga_genlock|Add15~15\);

-- Location: FF_X14_Y6_N27
\cga_genlock|col_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~14_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(7));

-- Location: LCCOMB_X14_Y6_N28
\cga_genlock|Add15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~16_combout\ = (\cga_genlock|col_number\(8) & (\cga_genlock|Add15~15\ $ (GND))) # (!\cga_genlock|col_number\(8) & (!\cga_genlock|Add15~15\ & VCC))
-- \cga_genlock|Add15~17\ = CARRY((\cga_genlock|col_number\(8) & !\cga_genlock|Add15~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|col_number\(8),
	datad => VCC,
	cin => \cga_genlock|Add15~15\,
	combout => \cga_genlock|Add15~16_combout\,
	cout => \cga_genlock|Add15~17\);

-- Location: FF_X14_Y6_N29
\cga_genlock|col_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~16_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(8));

-- Location: LCCOMB_X14_Y6_N30
\cga_genlock|Add15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add15~18_combout\ = \cga_genlock|col_number\(9) $ (\cga_genlock|Add15~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|col_number\(9),
	cin => \cga_genlock|Add15~17\,
	combout => \cga_genlock|Add15~18_combout\);

-- Location: FF_X14_Y6_N31
\cga_genlock|col_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add15~18_combout\,
	sclr => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|col_number\(9));

-- Location: FF_X14_Y10_N19
\cga_genlock|max_col[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|col_number\(9),
	sload => VCC,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(9));

-- Location: LCCOMB_X14_Y10_N24
\cga_genlock|max_col~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_col~0_combout\ = (!\cga_genlock|col_number\(9) & \cga_genlock|col_number\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|col_number\(9),
	datac => \cga_genlock|col_number\(8),
	combout => \cga_genlock|max_col~0_combout\);

-- Location: FF_X14_Y10_N25
\cga_genlock|max_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|max_col~0_combout\,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(8));

-- Location: LCCOMB_X14_Y6_N10
\cga_genlock|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan9~1_combout\ = (((!\cga_genlock|col_number\(4)) # (!\cga_genlock|col_number\(5))) # (!\cga_genlock|col_number\(6))) # (!\cga_genlock|col_number\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|col_number\(7),
	datab => \cga_genlock|col_number\(6),
	datac => \cga_genlock|col_number\(5),
	datad => \cga_genlock|col_number\(4),
	combout => \cga_genlock|LessThan9~1_combout\);

-- Location: LCCOMB_X14_Y6_N0
\cga_genlock|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan9~0_combout\ = (!\cga_genlock|col_number\(3) & (((!\cga_genlock|col_number\(2)) # (!\cga_genlock|col_number\(1))) # (!\cga_genlock|col_number\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|col_number\(0),
	datab => \cga_genlock|col_number\(1),
	datac => \cga_genlock|col_number\(3),
	datad => \cga_genlock|col_number\(2),
	combout => \cga_genlock|LessThan9~0_combout\);

-- Location: LCCOMB_X14_Y6_N8
\cga_genlock|LessThan9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan9~2_combout\ = ((!\cga_genlock|col_number\(8) & ((\cga_genlock|LessThan9~1_combout\) # (\cga_genlock|LessThan9~0_combout\)))) # (!\cga_genlock|col_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan9~1_combout\,
	datab => \cga_genlock|col_number\(8),
	datac => \cga_genlock|col_number\(9),
	datad => \cga_genlock|LessThan9~0_combout\,
	combout => \cga_genlock|LessThan9~2_combout\);

-- Location: LCCOMB_X14_Y10_N30
\cga_genlock|max_col~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_col~1_combout\ = (\cga_genlock|col_number\(7)) # (!\cga_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan9~2_combout\,
	datad => \cga_genlock|col_number\(7),
	combout => \cga_genlock|max_col~1_combout\);

-- Location: FF_X14_Y10_N31
\cga_genlock|max_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|max_col~1_combout\,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(7));

-- Location: LCCOMB_X14_Y10_N20
\cga_genlock|max_col~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_col~2_combout\ = (\cga_genlock|col_number\(6)) # (!\cga_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|col_number\(6),
	datad => \cga_genlock|LessThan9~2_combout\,
	combout => \cga_genlock|max_col~2_combout\);

-- Location: FF_X14_Y10_N21
\cga_genlock|max_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|max_col~2_combout\,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(6));

-- Location: LCCOMB_X13_Y10_N4
\cga_genlock|max_col~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_col~3_combout\ = (\cga_genlock|col_number\(5)) # (!\cga_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|LessThan9~2_combout\,
	datad => \cga_genlock|col_number\(5),
	combout => \cga_genlock|max_col~3_combout\);

-- Location: FF_X13_Y10_N5
\cga_genlock|max_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|max_col~3_combout\,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(5));

-- Location: LCCOMB_X14_Y10_N22
\cga_genlock|max_col~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_col~4_combout\ = (\cga_genlock|col_number\(4)) # (!\cga_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan9~2_combout\,
	datad => \cga_genlock|col_number\(4),
	combout => \cga_genlock|max_col~4_combout\);

-- Location: FF_X14_Y10_N23
\cga_genlock|max_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|max_col~4_combout\,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(4));

-- Location: LCCOMB_X13_Y10_N6
\cga_genlock|max_col~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_col~5_combout\ = (\cga_genlock|LessThan9~2_combout\ & \cga_genlock|col_number\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|LessThan9~2_combout\,
	datad => \cga_genlock|col_number\(3),
	combout => \cga_genlock|max_col~5_combout\);

-- Location: FF_X13_Y10_N7
\cga_genlock|max_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|max_col~5_combout\,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(3));

-- Location: LCCOMB_X14_Y10_N28
\cga_genlock|max_col~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_col~6_combout\ = (\cga_genlock|col_number\(2)) # (!\cga_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan9~2_combout\,
	datad => \cga_genlock|col_number\(2),
	combout => \cga_genlock|max_col~6_combout\);

-- Location: FF_X14_Y10_N29
\cga_genlock|max_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|max_col~6_combout\,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(2));

-- Location: LCCOMB_X14_Y10_N26
\cga_genlock|max_col~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_col~7_combout\ = (\cga_genlock|col_number\(1)) # (!\cga_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan9~2_combout\,
	datad => \cga_genlock|col_number\(1),
	combout => \cga_genlock|max_col~7_combout\);

-- Location: FF_X14_Y10_N27
\cga_genlock|max_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|max_col~7_combout\,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(1));

-- Location: LCCOMB_X14_Y10_N2
\cga_vga_video|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add4~1_cout\ = CARRY(\cga_genlock|max_col\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|max_col\(1),
	datad => VCC,
	cout => \cga_vga_video|Add4~1_cout\);

-- Location: LCCOMB_X14_Y10_N4
\cga_vga_video|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add4~2_combout\ = (\cga_genlock|max_col\(2) & (\cga_vga_video|Add4~1_cout\ & VCC)) # (!\cga_genlock|max_col\(2) & (!\cga_vga_video|Add4~1_cout\))
-- \cga_vga_video|Add4~3\ = CARRY((!\cga_genlock|max_col\(2) & !\cga_vga_video|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|max_col\(2),
	datad => VCC,
	cin => \cga_vga_video|Add4~1_cout\,
	combout => \cga_vga_video|Add4~2_combout\,
	cout => \cga_vga_video|Add4~3\);

-- Location: LCCOMB_X14_Y10_N6
\cga_vga_video|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add4~4_combout\ = (\cga_genlock|max_col\(3) & ((GND) # (!\cga_vga_video|Add4~3\))) # (!\cga_genlock|max_col\(3) & (\cga_vga_video|Add4~3\ $ (GND)))
-- \cga_vga_video|Add4~5\ = CARRY((\cga_genlock|max_col\(3)) # (!\cga_vga_video|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|max_col\(3),
	datad => VCC,
	cin => \cga_vga_video|Add4~3\,
	combout => \cga_vga_video|Add4~4_combout\,
	cout => \cga_vga_video|Add4~5\);

-- Location: LCCOMB_X14_Y10_N8
\cga_vga_video|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add4~6_combout\ = (\cga_genlock|max_col\(4) & (\cga_vga_video|Add4~5\ & VCC)) # (!\cga_genlock|max_col\(4) & (!\cga_vga_video|Add4~5\))
-- \cga_vga_video|Add4~7\ = CARRY((!\cga_genlock|max_col\(4) & !\cga_vga_video|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|max_col\(4),
	datad => VCC,
	cin => \cga_vga_video|Add4~5\,
	combout => \cga_vga_video|Add4~6_combout\,
	cout => \cga_vga_video|Add4~7\);

-- Location: LCCOMB_X14_Y10_N10
\cga_vga_video|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add4~8_combout\ = (\cga_genlock|max_col\(5) & ((GND) # (!\cga_vga_video|Add4~7\))) # (!\cga_genlock|max_col\(5) & (\cga_vga_video|Add4~7\ $ (GND)))
-- \cga_vga_video|Add4~9\ = CARRY((\cga_genlock|max_col\(5)) # (!\cga_vga_video|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|max_col\(5),
	datad => VCC,
	cin => \cga_vga_video|Add4~7\,
	combout => \cga_vga_video|Add4~8_combout\,
	cout => \cga_vga_video|Add4~9\);

-- Location: LCCOMB_X14_Y10_N12
\cga_vga_video|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add4~10_combout\ = (\cga_genlock|max_col\(6) & (\cga_vga_video|Add4~9\ & VCC)) # (!\cga_genlock|max_col\(6) & (!\cga_vga_video|Add4~9\))
-- \cga_vga_video|Add4~11\ = CARRY((!\cga_genlock|max_col\(6) & !\cga_vga_video|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|max_col\(6),
	datad => VCC,
	cin => \cga_vga_video|Add4~9\,
	combout => \cga_vga_video|Add4~10_combout\,
	cout => \cga_vga_video|Add4~11\);

-- Location: LCCOMB_X14_Y10_N14
\cga_vga_video|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add4~12_combout\ = (\cga_genlock|max_col\(7) & ((GND) # (!\cga_vga_video|Add4~11\))) # (!\cga_genlock|max_col\(7) & (\cga_vga_video|Add4~11\ $ (GND)))
-- \cga_vga_video|Add4~13\ = CARRY((\cga_genlock|max_col\(7)) # (!\cga_vga_video|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|max_col\(7),
	datad => VCC,
	cin => \cga_vga_video|Add4~11\,
	combout => \cga_vga_video|Add4~12_combout\,
	cout => \cga_vga_video|Add4~13\);

-- Location: LCCOMB_X14_Y10_N16
\cga_vga_video|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add4~14_combout\ = (\cga_genlock|max_col\(8) & (\cga_vga_video|Add4~13\ & VCC)) # (!\cga_genlock|max_col\(8) & (!\cga_vga_video|Add4~13\))
-- \cga_vga_video|Add4~15\ = CARRY((!\cga_genlock|max_col\(8) & !\cga_vga_video|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|max_col\(8),
	datad => VCC,
	cin => \cga_vga_video|Add4~13\,
	combout => \cga_vga_video|Add4~14_combout\,
	cout => \cga_vga_video|Add4~15\);

-- Location: LCCOMB_X14_Y10_N18
\cga_vga_video|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|Add4~16_combout\ = \cga_vga_video|Add4~15\ $ (\cga_genlock|max_col\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|max_col\(9),
	cin => \cga_vga_video|Add4~15\,
	combout => \cga_vga_video|Add4~16_combout\);

-- Location: LCCOMB_X14_Y10_N0
\cga_genlock|max_col~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|max_col~8_combout\ = (\cga_genlock|col_number\(0)) # (!\cga_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|col_number\(0),
	datad => \cga_genlock|LessThan9~2_combout\,
	combout => \cga_genlock|max_col~8_combout\);

-- Location: FF_X14_Y10_N1
\cga_genlock|max_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|max_col~8_combout\,
	ena => \cga_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|max_col\(0));

-- Location: LCCOMB_X14_Y14_N0
\cga_vga_video|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~1_cout\ = CARRY((!\cga_vga_video|col_number\(0) & \cga_genlock|max_col\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(0),
	datab => \cga_genlock|max_col\(0),
	datad => VCC,
	cout => \cga_vga_video|LessThan9~1_cout\);

-- Location: LCCOMB_X14_Y14_N2
\cga_vga_video|LessThan9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~3_cout\ = CARRY((\cga_vga_video|col_number\(1) & ((\cga_genlock|max_col\(1)) # (!\cga_vga_video|LessThan9~1_cout\))) # (!\cga_vga_video|col_number\(1) & (\cga_genlock|max_col\(1) & !\cga_vga_video|LessThan9~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(1),
	datab => \cga_genlock|max_col\(1),
	datad => VCC,
	cin => \cga_vga_video|LessThan9~1_cout\,
	cout => \cga_vga_video|LessThan9~3_cout\);

-- Location: LCCOMB_X14_Y14_N4
\cga_vga_video|LessThan9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~5_cout\ = CARRY((\cga_vga_video|Add4~2_combout\ & ((!\cga_vga_video|LessThan9~3_cout\) # (!\cga_vga_video|col_number\(2)))) # (!\cga_vga_video|Add4~2_combout\ & (!\cga_vga_video|col_number\(2) & 
-- !\cga_vga_video|LessThan9~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Add4~2_combout\,
	datab => \cga_vga_video|col_number\(2),
	datad => VCC,
	cin => \cga_vga_video|LessThan9~3_cout\,
	cout => \cga_vga_video|LessThan9~5_cout\);

-- Location: LCCOMB_X14_Y14_N6
\cga_vga_video|LessThan9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~7_cout\ = CARRY((\cga_vga_video|col_number\(3) & ((!\cga_vga_video|LessThan9~5_cout\) # (!\cga_vga_video|Add4~4_combout\))) # (!\cga_vga_video|col_number\(3) & (!\cga_vga_video|Add4~4_combout\ & 
-- !\cga_vga_video|LessThan9~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(3),
	datab => \cga_vga_video|Add4~4_combout\,
	datad => VCC,
	cin => \cga_vga_video|LessThan9~5_cout\,
	cout => \cga_vga_video|LessThan9~7_cout\);

-- Location: LCCOMB_X14_Y14_N8
\cga_vga_video|LessThan9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~9_cout\ = CARRY((\cga_vga_video|Add4~6_combout\ & ((!\cga_vga_video|LessThan9~7_cout\) # (!\cga_vga_video|col_number\(4)))) # (!\cga_vga_video|Add4~6_combout\ & (!\cga_vga_video|col_number\(4) & 
-- !\cga_vga_video|LessThan9~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Add4~6_combout\,
	datab => \cga_vga_video|col_number\(4),
	datad => VCC,
	cin => \cga_vga_video|LessThan9~7_cout\,
	cout => \cga_vga_video|LessThan9~9_cout\);

-- Location: LCCOMB_X14_Y14_N10
\cga_vga_video|LessThan9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~11_cout\ = CARRY((\cga_vga_video|Add4~8_combout\ & (\cga_vga_video|col_number\(5) & !\cga_vga_video|LessThan9~9_cout\)) # (!\cga_vga_video|Add4~8_combout\ & ((\cga_vga_video|col_number\(5)) # (!\cga_vga_video|LessThan9~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|Add4~8_combout\,
	datab => \cga_vga_video|col_number\(5),
	datad => VCC,
	cin => \cga_vga_video|LessThan9~9_cout\,
	cout => \cga_vga_video|LessThan9~11_cout\);

-- Location: LCCOMB_X14_Y14_N12
\cga_vga_video|LessThan9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~13_cout\ = CARRY((\cga_vga_video|col_number\(6) & (\cga_vga_video|Add4~10_combout\ & !\cga_vga_video|LessThan9~11_cout\)) # (!\cga_vga_video|col_number\(6) & ((\cga_vga_video|Add4~10_combout\) # 
-- (!\cga_vga_video|LessThan9~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(6),
	datab => \cga_vga_video|Add4~10_combout\,
	datad => VCC,
	cin => \cga_vga_video|LessThan9~11_cout\,
	cout => \cga_vga_video|LessThan9~13_cout\);

-- Location: LCCOMB_X14_Y14_N14
\cga_vga_video|LessThan9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~15_cout\ = CARRY((\cga_vga_video|col_number\(7) & ((!\cga_vga_video|LessThan9~13_cout\) # (!\cga_vga_video|Add4~12_combout\))) # (!\cga_vga_video|col_number\(7) & (!\cga_vga_video|Add4~12_combout\ & 
-- !\cga_vga_video|LessThan9~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(7),
	datab => \cga_vga_video|Add4~12_combout\,
	datad => VCC,
	cin => \cga_vga_video|LessThan9~13_cout\,
	cout => \cga_vga_video|LessThan9~15_cout\);

-- Location: LCCOMB_X14_Y14_N16
\cga_vga_video|LessThan9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~17_cout\ = CARRY((\cga_vga_video|col_number\(8) & (\cga_vga_video|Add4~14_combout\ & !\cga_vga_video|LessThan9~15_cout\)) # (!\cga_vga_video|col_number\(8) & ((\cga_vga_video|Add4~14_combout\) # 
-- (!\cga_vga_video|LessThan9~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(8),
	datab => \cga_vga_video|Add4~14_combout\,
	datad => VCC,
	cin => \cga_vga_video|LessThan9~15_cout\,
	cout => \cga_vga_video|LessThan9~17_cout\);

-- Location: LCCOMB_X14_Y14_N18
\cga_vga_video|LessThan9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|LessThan9~18_combout\ = (\cga_vga_video|col_number\(9) & (\cga_vga_video|LessThan9~17_cout\ & \cga_vga_video|Add4~16_combout\)) # (!\cga_vga_video|col_number\(9) & ((\cga_vga_video|LessThan9~17_cout\) # (\cga_vga_video|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|col_number\(9),
	datad => \cga_vga_video|Add4~16_combout\,
	cin => \cga_vga_video|LessThan9~17_cout\,
	combout => \cga_vga_video|LessThan9~18_combout\);

-- Location: LCCOMB_X12_Y14_N26
\cga_vga_video|process_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_11~0_combout\ = (\cga_vga_video|LessThan4~2_combout\ & ((\cga_sync_level|no_video~q\) # (\cga_vga_video|LessThan9~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|LessThan4~2_combout\,
	datac => \cga_sync_level|no_video~q\,
	datad => \cga_vga_video|LessThan9~18_combout\,
	combout => \cga_vga_video|process_11~0_combout\);

-- Location: FF_X12_Y14_N27
\cga_vga_video|videoh\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|process_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|videoh~q\);

-- Location: LCCOMB_X12_Y14_N22
\cga_vga_video|blank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|blank~0_combout\ = (\cga_vga_video|videov~q\ & \cga_vga_video|videoh~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_vga_video|videov~q\,
	datad => \cga_vga_video|videoh~q\,
	combout => \cga_vga_video|blank~0_combout\);

-- Location: FF_X12_Y14_N23
\cga_vga_video|blank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|blank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|blank~q\);

-- Location: LCCOMB_X12_Y16_N8
\cga_vga_video|RESULT~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~12_combout\ = (!\cga_sync_level|no_video~q\ & (\cga_vga_video|blank~q\ & ((\cga_ram_out|q\(4)) # (\cga_ram_out|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_ram_out|q\(4),
	datab => \cga_ram_out|q\(5),
	datac => \cga_sync_level|no_video~q\,
	datad => \cga_vga_video|blank~q\,
	combout => \cga_vga_video|RESULT~12_combout\);

-- Location: FF_X12_Y16_N9
\cga_vga_video|r_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|r_out[0]~reg0_q\);

-- Location: LCCOMB_X11_Y19_N8
\hgc_vga_video|r_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|r_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|r_out[0]~enfeeder_combout\);

-- Location: FF_X11_Y19_N9
\hgc_vga_video|r_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|r_out[0]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|r_out[0]~en_q\);

-- Location: LCCOMB_X17_Y16_N22
\hgc_sram|load_col[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|load_col[8]~feeder_combout\ = \hgc_sram|SramAddress\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sram|SramAddress\(8),
	combout => \hgc_sram|load_col[8]~feeder_combout\);

-- Location: LCCOMB_X17_Y12_N10
\hgc_sram|load_col[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|load_col[8]~1_combout\ = (\hgc_sync_level|video_enable~q\ & (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & ((\hgc_sram|Equal0~5_combout\) # (!\hgc_sram|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Equal0~5_combout\,
	datab => \hgc_sync_level|video_enable~q\,
	datac => \hgc_sram|LessThan0~2_combout\,
	datad => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \hgc_sram|load_col[8]~1_combout\);

-- Location: FF_X17_Y16_N23
\hgc_sram|load_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|load_col[8]~feeder_combout\,
	ena => \hgc_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|load_col\(8));

-- Location: FF_X17_Y12_N19
\hgc_sram|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \hgc_sram|wren~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	sclr => \hgc_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|wren~q\);

-- Location: FF_X17_Y16_N9
\hgc_sram|load_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \hgc_sram|SramAddress\(7),
	sload => VCC,
	ena => \hgc_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|load_col\(7));

-- Location: LCCOMB_X17_Y16_N26
\hgc_sram|load_col[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|load_col[2]~feeder_combout\ = \hgc_sram|SramAddress\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sram|SramAddress\(2),
	combout => \hgc_sram|load_col[2]~feeder_combout\);

-- Location: FF_X17_Y16_N27
\hgc_sram|load_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|load_col[2]~feeder_combout\,
	ena => \hgc_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|load_col\(2));

-- Location: LCCOMB_X17_Y16_N24
\hgc_sram|load_col[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|load_col[0]~feeder_combout\ = \hgc_sram|SramAddress\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_sram|SramAddress\(0),
	combout => \hgc_sram|load_col[0]~feeder_combout\);

-- Location: FF_X17_Y16_N25
\hgc_sram|load_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|load_col[0]~feeder_combout\,
	ena => \hgc_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|load_col\(0));

-- Location: FF_X17_Y16_N11
\hgc_sram|load_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \hgc_sram|SramAddress\(3),
	sload => VCC,
	ena => \hgc_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|load_col\(3));

-- Location: LCCOMB_X17_Y16_N16
\hgc_sram|load_col[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|load_col[1]~feeder_combout\ = \hgc_sram|SramAddress\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_sram|SramAddress\(1),
	combout => \hgc_sram|load_col[1]~feeder_combout\);

-- Location: FF_X17_Y16_N17
\hgc_sram|load_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|load_col[1]~feeder_combout\,
	ena => \hgc_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|load_col\(1));

-- Location: LCCOMB_X17_Y16_N10
\hgc_ram_out|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|process_0~0_combout\ = (!\hgc_sram|load_col\(3) & (((!\hgc_sram|load_col\(0) & !\hgc_sram|load_col\(1))) # (!\hgc_sram|load_col\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|load_col\(2),
	datab => \hgc_sram|load_col\(0),
	datac => \hgc_sram|load_col\(3),
	datad => \hgc_sram|load_col\(1),
	combout => \hgc_ram_out|process_0~0_combout\);

-- Location: LCCOMB_X17_Y16_N0
\hgc_sram|load_col[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|load_col[5]~feeder_combout\ = \hgc_sram|SramAddress\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sram|SramAddress\(5),
	combout => \hgc_sram|load_col[5]~feeder_combout\);

-- Location: FF_X17_Y16_N1
\hgc_sram|load_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|load_col[5]~feeder_combout\,
	ena => \hgc_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|load_col\(5));

-- Location: FF_X17_Y16_N21
\hgc_sram|load_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \hgc_sram|SramAddress\(4),
	sload => VCC,
	ena => \hgc_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|load_col\(4));

-- Location: LCCOMB_X17_Y16_N28
\hgc_sram|load_col[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|load_col[6]~feeder_combout\ = \hgc_sram|SramAddress\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sram|SramAddress\(6),
	combout => \hgc_sram|load_col[6]~feeder_combout\);

-- Location: FF_X17_Y16_N29
\hgc_sram|load_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|load_col[6]~feeder_combout\,
	ena => \hgc_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|load_col\(6));

-- Location: LCCOMB_X17_Y16_N20
\hgc_ram_out|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|process_0~1_combout\ = (!\hgc_sram|load_col\(5) & (!\hgc_sram|load_col\(6) & ((\hgc_ram_out|process_0~0_combout\) # (!\hgc_sram|load_col\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_ram_out|process_0~0_combout\,
	datab => \hgc_sram|load_col\(5),
	datac => \hgc_sram|load_col\(4),
	datad => \hgc_sram|load_col\(6),
	combout => \hgc_ram_out|process_0~1_combout\);

-- Location: LCCOMB_X17_Y16_N8
\hgc_ram_out|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|process_0~2_combout\ = (\hgc_sram|wren~q\ & (((\hgc_ram_out|process_0~1_combout\) # (!\hgc_sram|load_col\(7))) # (!\hgc_sram|load_col\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|load_col\(8),
	datab => \hgc_sram|wren~q\,
	datac => \hgc_sram|load_col\(7),
	datad => \hgc_ram_out|process_0~1_combout\,
	combout => \hgc_ram_out|process_0~2_combout\);

-- Location: LCCOMB_X17_Y12_N2
\hgc_sram|pixel_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|pixel_out[0]~0_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Load~q\ & (\hgc_sync_level|video_enable~q\ & \hgc_sram|wren~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \hgc_sync_level|video_enable~q\,
	datad => \hgc_sram|wren~0_combout\,
	combout => \hgc_sram|pixel_out[0]~0_combout\);

-- Location: FF_X19_Y14_N3
\hgc_sram|pixel_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ0~input_o\,
	sload => VCC,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(0));

-- Location: LCCOMB_X17_Y15_N8
\hgc_vga_video|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal3~0_combout\ = (\hgc_vga_video|hcount\(6) & (!\hgc_vga_video|hcount\(7) & (\hgc_vga_video|hcount\(0) & \hgc_vga_video|hcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(6),
	datab => \hgc_vga_video|hcount\(7),
	datac => \hgc_vga_video|hcount\(0),
	datad => \hgc_vga_video|hcount\(4),
	combout => \hgc_vga_video|Equal3~0_combout\);

-- Location: LCCOMB_X16_Y15_N0
\hgc_vga_video|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Equal3~1_combout\ = (!\hgc_vga_video|hcount\(5) & (\hgc_vga_video|Equal3~0_combout\ & (\hgc_vga_video|process_5~0_combout\ & \hgc_vga_video|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(5),
	datab => \hgc_vga_video|Equal3~0_combout\,
	datac => \hgc_vga_video|process_5~0_combout\,
	datad => \hgc_vga_video|Equal0~1_combout\,
	combout => \hgc_vga_video|Equal3~1_combout\);

-- Location: FF_X14_Y16_N7
\hgc_vga_video|col_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(1));

-- Location: LCCOMB_X17_Y15_N28
\hgc_vga_video|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan4~1_combout\ = (((!\hgc_vga_video|hcount\(2) & !\hgc_vga_video|hcount\(1))) # (!\hgc_vga_video|hcount\(3))) # (!\hgc_vga_video|hcount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(4),
	datab => \hgc_vga_video|hcount\(3),
	datac => \hgc_vga_video|hcount\(2),
	datad => \hgc_vga_video|hcount\(1),
	combout => \hgc_vga_video|LessThan4~1_combout\);

-- Location: LCCOMB_X17_Y15_N16
\hgc_vga_video|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan4~0_combout\ = ((!\hgc_vga_video|hcount\(8) & ((!\hgc_vga_video|hcount\(6)) # (!\hgc_vga_video|hcount\(7))))) # (!\hgc_vga_video|hcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(8),
	datab => \hgc_vga_video|hcount\(7),
	datac => \hgc_vga_video|hcount\(9),
	datad => \hgc_vga_video|hcount\(6),
	combout => \hgc_vga_video|LessThan4~0_combout\);

-- Location: LCCOMB_X17_Y15_N10
\hgc_vga_video|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan4~2_combout\ = (\hgc_vga_video|LessThan4~0_combout\) # ((!\hgc_vga_video|hcount\(8) & (\hgc_vga_video|LessThan4~1_combout\ & !\hgc_vga_video|hcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(8),
	datab => \hgc_vga_video|LessThan4~1_combout\,
	datac => \hgc_vga_video|hcount\(5),
	datad => \hgc_vga_video|LessThan4~0_combout\,
	combout => \hgc_vga_video|LessThan4~2_combout\);

-- Location: LCCOMB_X13_Y15_N0
\hgc_vga_video|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan4~3_combout\ = (\hgc_vga_video|Equal0~0_combout\ & (!\hgc_vga_video|hcount\(11) & (!\hgc_vga_video|hcount\(10) & \hgc_vga_video|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Equal0~0_combout\,
	datab => \hgc_vga_video|hcount\(11),
	datac => \hgc_vga_video|hcount\(10),
	datad => \hgc_vga_video|LessThan4~2_combout\,
	combout => \hgc_vga_video|LessThan4~3_combout\);

-- Location: LCCOMB_X18_Y16_N2
\hgc_genlock|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add8~0_combout\ = \hgc_genlock|adj_x\(0) $ (VCC)
-- \hgc_genlock|Add8~1\ = CARRY(\hgc_genlock|adj_x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|adj_x\(0),
	datad => VCC,
	combout => \hgc_genlock|Add8~0_combout\,
	cout => \hgc_genlock|Add8~1\);

-- Location: LCCOMB_X29_Y23_N22
\hgc_genlock|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_1~0_combout\ = \LEFT_BTN~input_o\ $ (\hgc_genlock|process_1:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LEFT_BTN~input_o\,
	datad => \hgc_genlock|process_1:latch~q\,
	combout => \hgc_genlock|process_1~0_combout\);

-- Location: LCCOMB_X30_Y23_N10
\hgc_genlock|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~38_combout\ = (!\hgc_genlock|process_1:peak[0]~q\ & \hgc_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|process_1:peak[0]~q\,
	datad => \hgc_genlock|peak~3_combout\,
	combout => \hgc_genlock|Add1~38_combout\);

-- Location: FF_X30_Y23_N11
\hgc_genlock|process_1:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~38_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[0]~q\);

-- Location: LCCOMB_X30_Y23_N14
\hgc_genlock|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~1\ = CARRY(\hgc_genlock|process_1:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[0]~q\,
	datad => VCC,
	cout => \hgc_genlock|Add1~1\);

-- Location: LCCOMB_X30_Y23_N16
\hgc_genlock|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~2_combout\ = (\hgc_genlock|process_1:peak[1]~q\ & (\hgc_genlock|Add1~1\ & VCC)) # (!\hgc_genlock|process_1:peak[1]~q\ & (!\hgc_genlock|Add1~1\))
-- \hgc_genlock|Add1~3\ = CARRY((!\hgc_genlock|process_1:peak[1]~q\ & !\hgc_genlock|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[1]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~1\,
	combout => \hgc_genlock|Add1~2_combout\,
	cout => \hgc_genlock|Add1~3\);

-- Location: LCCOMB_X30_Y23_N12
\hgc_genlock|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~39_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~3_combout\,
	datad => \hgc_genlock|Add1~2_combout\,
	combout => \hgc_genlock|Add1~39_combout\);

-- Location: FF_X30_Y23_N13
\hgc_genlock|process_1:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~39_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[1]~q\);

-- Location: LCCOMB_X30_Y23_N18
\hgc_genlock|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~4_combout\ = (\hgc_genlock|process_1:peak[2]~q\ & ((GND) # (!\hgc_genlock|Add1~3\))) # (!\hgc_genlock|process_1:peak[2]~q\ & (\hgc_genlock|Add1~3\ $ (GND)))
-- \hgc_genlock|Add1~5\ = CARRY((\hgc_genlock|process_1:peak[2]~q\) # (!\hgc_genlock|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[2]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~3\,
	combout => \hgc_genlock|Add1~4_combout\,
	cout => \hgc_genlock|Add1~5\);

-- Location: LCCOMB_X30_Y23_N4
\hgc_genlock|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~40_combout\ = (\hgc_genlock|Add1~4_combout\ & \hgc_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add1~4_combout\,
	datad => \hgc_genlock|peak~3_combout\,
	combout => \hgc_genlock|Add1~40_combout\);

-- Location: FF_X30_Y23_N5
\hgc_genlock|process_1:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~40_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[2]~q\);

-- Location: LCCOMB_X30_Y23_N20
\hgc_genlock|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~6_combout\ = (\hgc_genlock|process_1:peak[3]~q\ & (\hgc_genlock|Add1~5\ & VCC)) # (!\hgc_genlock|process_1:peak[3]~q\ & (!\hgc_genlock|Add1~5\))
-- \hgc_genlock|Add1~7\ = CARRY((!\hgc_genlock|process_1:peak[3]~q\ & !\hgc_genlock|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[3]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~5\,
	combout => \hgc_genlock|Add1~6_combout\,
	cout => \hgc_genlock|Add1~7\);

-- Location: LCCOMB_X30_Y23_N0
\hgc_genlock|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~41_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~3_combout\,
	datad => \hgc_genlock|Add1~6_combout\,
	combout => \hgc_genlock|Add1~41_combout\);

-- Location: FF_X30_Y23_N1
\hgc_genlock|process_1:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~41_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[3]~q\);

-- Location: LCCOMB_X30_Y23_N22
\hgc_genlock|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~8_combout\ = (\hgc_genlock|process_1:peak[4]~q\ & ((GND) # (!\hgc_genlock|Add1~7\))) # (!\hgc_genlock|process_1:peak[4]~q\ & (\hgc_genlock|Add1~7\ $ (GND)))
-- \hgc_genlock|Add1~9\ = CARRY((\hgc_genlock|process_1:peak[4]~q\) # (!\hgc_genlock|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[4]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~7\,
	combout => \hgc_genlock|Add1~8_combout\,
	cout => \hgc_genlock|Add1~9\);

-- Location: LCCOMB_X29_Y23_N16
\hgc_genlock|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~42_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~3_combout\,
	datad => \hgc_genlock|Add1~8_combout\,
	combout => \hgc_genlock|Add1~42_combout\);

-- Location: FF_X29_Y23_N17
\hgc_genlock|process_1:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~42_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[4]~q\);

-- Location: LCCOMB_X30_Y23_N24
\hgc_genlock|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~10_combout\ = (\hgc_genlock|process_1:peak[5]~q\ & (\hgc_genlock|Add1~9\ & VCC)) # (!\hgc_genlock|process_1:peak[5]~q\ & (!\hgc_genlock|Add1~9\))
-- \hgc_genlock|Add1~11\ = CARRY((!\hgc_genlock|process_1:peak[5]~q\ & !\hgc_genlock|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[5]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~9\,
	combout => \hgc_genlock|Add1~10_combout\,
	cout => \hgc_genlock|Add1~11\);

-- Location: LCCOMB_X29_Y23_N6
\hgc_genlock|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~43_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~3_combout\,
	datad => \hgc_genlock|Add1~10_combout\,
	combout => \hgc_genlock|Add1~43_combout\);

-- Location: FF_X29_Y23_N7
\hgc_genlock|process_1:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~43_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[5]~q\);

-- Location: LCCOMB_X30_Y23_N26
\hgc_genlock|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~12_combout\ = (\hgc_genlock|process_1:peak[6]~q\ & ((GND) # (!\hgc_genlock|Add1~11\))) # (!\hgc_genlock|process_1:peak[6]~q\ & (\hgc_genlock|Add1~11\ $ (GND)))
-- \hgc_genlock|Add1~13\ = CARRY((\hgc_genlock|process_1:peak[6]~q\) # (!\hgc_genlock|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[6]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~11\,
	combout => \hgc_genlock|Add1~12_combout\,
	cout => \hgc_genlock|Add1~13\);

-- Location: LCCOMB_X30_Y23_N8
\hgc_genlock|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~44_combout\ = (\hgc_genlock|Add1~12_combout\ & \hgc_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add1~12_combout\,
	datad => \hgc_genlock|peak~3_combout\,
	combout => \hgc_genlock|Add1~44_combout\);

-- Location: FF_X30_Y23_N9
\hgc_genlock|process_1:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~44_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[6]~q\);

-- Location: LCCOMB_X30_Y23_N28
\hgc_genlock|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~14_combout\ = (\hgc_genlock|process_1:peak[7]~q\ & (\hgc_genlock|Add1~13\ & VCC)) # (!\hgc_genlock|process_1:peak[7]~q\ & (!\hgc_genlock|Add1~13\))
-- \hgc_genlock|Add1~15\ = CARRY((!\hgc_genlock|process_1:peak[7]~q\ & !\hgc_genlock|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[7]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~13\,
	combout => \hgc_genlock|Add1~14_combout\,
	cout => \hgc_genlock|Add1~15\);

-- Location: LCCOMB_X29_Y23_N2
\hgc_genlock|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~45_combout\ = (\hgc_genlock|Add1~14_combout\ & \hgc_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add1~14_combout\,
	datad => \hgc_genlock|peak~3_combout\,
	combout => \hgc_genlock|Add1~45_combout\);

-- Location: FF_X29_Y23_N3
\hgc_genlock|process_1:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~45_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[7]~q\);

-- Location: LCCOMB_X30_Y23_N30
\hgc_genlock|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~16_combout\ = (\hgc_genlock|process_1:peak[8]~q\ & ((GND) # (!\hgc_genlock|Add1~15\))) # (!\hgc_genlock|process_1:peak[8]~q\ & (\hgc_genlock|Add1~15\ $ (GND)))
-- \hgc_genlock|Add1~17\ = CARRY((\hgc_genlock|process_1:peak[8]~q\) # (!\hgc_genlock|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[8]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~15\,
	combout => \hgc_genlock|Add1~16_combout\,
	cout => \hgc_genlock|Add1~17\);

-- Location: LCCOMB_X30_Y23_N2
\hgc_genlock|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~46_combout\ = (\hgc_genlock|Add1~16_combout\ & \hgc_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add1~16_combout\,
	datad => \hgc_genlock|peak~3_combout\,
	combout => \hgc_genlock|Add1~46_combout\);

-- Location: FF_X30_Y23_N3
\hgc_genlock|process_1:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~46_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[8]~q\);

-- Location: LCCOMB_X30_Y22_N0
\hgc_genlock|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~18_combout\ = (\hgc_genlock|process_1:peak[9]~q\ & (\hgc_genlock|Add1~17\ & VCC)) # (!\hgc_genlock|process_1:peak[9]~q\ & (!\hgc_genlock|Add1~17\))
-- \hgc_genlock|Add1~19\ = CARRY((!\hgc_genlock|process_1:peak[9]~q\ & !\hgc_genlock|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[9]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~17\,
	combout => \hgc_genlock|Add1~18_combout\,
	cout => \hgc_genlock|Add1~19\);

-- Location: LCCOMB_X29_Y23_N30
\hgc_genlock|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~47_combout\ = (\hgc_genlock|Add1~18_combout\ & \hgc_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add1~18_combout\,
	datad => \hgc_genlock|peak~3_combout\,
	combout => \hgc_genlock|Add1~47_combout\);

-- Location: FF_X29_Y23_N31
\hgc_genlock|process_1:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~47_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[9]~q\);

-- Location: LCCOMB_X30_Y22_N2
\hgc_genlock|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~20_combout\ = (\hgc_genlock|process_1:peak[10]~q\ & ((GND) # (!\hgc_genlock|Add1~19\))) # (!\hgc_genlock|process_1:peak[10]~q\ & (\hgc_genlock|Add1~19\ $ (GND)))
-- \hgc_genlock|Add1~21\ = CARRY((\hgc_genlock|process_1:peak[10]~q\) # (!\hgc_genlock|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[10]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~19\,
	combout => \hgc_genlock|Add1~20_combout\,
	cout => \hgc_genlock|Add1~21\);

-- Location: LCCOMB_X30_Y22_N30
\hgc_genlock|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~48_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~3_combout\,
	datad => \hgc_genlock|Add1~20_combout\,
	combout => \hgc_genlock|Add1~48_combout\);

-- Location: FF_X30_Y22_N31
\hgc_genlock|process_1:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~48_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[10]~q\);

-- Location: LCCOMB_X30_Y22_N4
\hgc_genlock|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~22_combout\ = (\hgc_genlock|process_1:peak[11]~q\ & (\hgc_genlock|Add1~21\ & VCC)) # (!\hgc_genlock|process_1:peak[11]~q\ & (!\hgc_genlock|Add1~21\))
-- \hgc_genlock|Add1~23\ = CARRY((!\hgc_genlock|process_1:peak[11]~q\ & !\hgc_genlock|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[11]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~21\,
	combout => \hgc_genlock|Add1~22_combout\,
	cout => \hgc_genlock|Add1~23\);

-- Location: LCCOMB_X30_Y22_N28
\hgc_genlock|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~49_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~3_combout\,
	datac => \hgc_genlock|Add1~22_combout\,
	combout => \hgc_genlock|Add1~49_combout\);

-- Location: FF_X30_Y22_N29
\hgc_genlock|process_1:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~49_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[11]~q\);

-- Location: LCCOMB_X29_Y23_N26
\hgc_genlock|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan1~2_combout\ = (\hgc_genlock|process_1:peak[10]~q\) # ((\hgc_genlock|process_1:peak[9]~q\) # ((\hgc_genlock|process_1:peak[11]~q\) # (\hgc_genlock|process_1:peak[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[10]~q\,
	datab => \hgc_genlock|process_1:peak[9]~q\,
	datac => \hgc_genlock|process_1:peak[11]~q\,
	datad => \hgc_genlock|process_1:peak[8]~q\,
	combout => \hgc_genlock|LessThan1~2_combout\);

-- Location: LCCOMB_X29_Y23_N24
\hgc_genlock|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan1~1_combout\ = (\hgc_genlock|process_1:peak[5]~q\) # ((\hgc_genlock|process_1:peak[7]~q\) # ((\hgc_genlock|process_1:peak[6]~q\) # (\hgc_genlock|process_1:peak[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[5]~q\,
	datab => \hgc_genlock|process_1:peak[7]~q\,
	datac => \hgc_genlock|process_1:peak[6]~q\,
	datad => \hgc_genlock|process_1:peak[4]~q\,
	combout => \hgc_genlock|LessThan1~1_combout\);

-- Location: LCCOMB_X30_Y22_N6
\hgc_genlock|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~24_combout\ = (\hgc_genlock|process_1:peak[12]~q\ & ((GND) # (!\hgc_genlock|Add1~23\))) # (!\hgc_genlock|process_1:peak[12]~q\ & (\hgc_genlock|Add1~23\ $ (GND)))
-- \hgc_genlock|Add1~25\ = CARRY((\hgc_genlock|process_1:peak[12]~q\) # (!\hgc_genlock|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[12]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~23\,
	combout => \hgc_genlock|Add1~24_combout\,
	cout => \hgc_genlock|Add1~25\);

-- Location: LCCOMB_X30_Y22_N24
\hgc_genlock|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~50_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~3_combout\,
	datad => \hgc_genlock|Add1~24_combout\,
	combout => \hgc_genlock|Add1~50_combout\);

-- Location: FF_X30_Y22_N25
\hgc_genlock|process_1:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~50_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[12]~q\);

-- Location: LCCOMB_X30_Y22_N8
\hgc_genlock|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~26_combout\ = (\hgc_genlock|process_1:peak[13]~q\ & (\hgc_genlock|Add1~25\ & VCC)) # (!\hgc_genlock|process_1:peak[13]~q\ & (!\hgc_genlock|Add1~25\))
-- \hgc_genlock|Add1~27\ = CARRY((!\hgc_genlock|process_1:peak[13]~q\ & !\hgc_genlock|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[13]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~25\,
	combout => \hgc_genlock|Add1~26_combout\,
	cout => \hgc_genlock|Add1~27\);

-- Location: LCCOMB_X30_Y22_N20
\hgc_genlock|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~51_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~3_combout\,
	datac => \hgc_genlock|Add1~26_combout\,
	combout => \hgc_genlock|Add1~51_combout\);

-- Location: FF_X30_Y22_N21
\hgc_genlock|process_1:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~51_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[13]~q\);

-- Location: LCCOMB_X30_Y22_N10
\hgc_genlock|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~28_combout\ = (\hgc_genlock|process_1:peak[14]~q\ & ((GND) # (!\hgc_genlock|Add1~27\))) # (!\hgc_genlock|process_1:peak[14]~q\ & (\hgc_genlock|Add1~27\ $ (GND)))
-- \hgc_genlock|Add1~29\ = CARRY((\hgc_genlock|process_1:peak[14]~q\) # (!\hgc_genlock|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[14]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~27\,
	combout => \hgc_genlock|Add1~28_combout\,
	cout => \hgc_genlock|Add1~29\);

-- Location: LCCOMB_X30_Y22_N22
\hgc_genlock|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~52_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~3_combout\,
	datad => \hgc_genlock|Add1~28_combout\,
	combout => \hgc_genlock|Add1~52_combout\);

-- Location: FF_X30_Y22_N23
\hgc_genlock|process_1:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~52_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[14]~q\);

-- Location: LCCOMB_X30_Y22_N18
\hgc_genlock|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan1~3_combout\ = (\hgc_genlock|process_1:peak[14]~q\) # ((\hgc_genlock|process_1:peak[13]~q\) # ((\hgc_genlock|process_1:peak[15]~q\) # (\hgc_genlock|process_1:peak[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[14]~q\,
	datab => \hgc_genlock|process_1:peak[13]~q\,
	datac => \hgc_genlock|process_1:peak[15]~q\,
	datad => \hgc_genlock|process_1:peak[12]~q\,
	combout => \hgc_genlock|LessThan1~3_combout\);

-- Location: LCCOMB_X30_Y23_N6
\hgc_genlock|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan1~0_combout\ = (\hgc_genlock|process_1:peak[1]~q\) # ((\hgc_genlock|process_1:peak[3]~q\) # ((\hgc_genlock|process_1:peak[2]~q\) # (\hgc_genlock|process_1:peak[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[1]~q\,
	datab => \hgc_genlock|process_1:peak[3]~q\,
	datac => \hgc_genlock|process_1:peak[2]~q\,
	datad => \hgc_genlock|process_1:peak[0]~q\,
	combout => \hgc_genlock|LessThan1~0_combout\);

-- Location: LCCOMB_X29_Y23_N8
\hgc_genlock|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan1~4_combout\ = (\hgc_genlock|LessThan1~2_combout\) # ((\hgc_genlock|LessThan1~1_combout\) # ((\hgc_genlock|LessThan1~3_combout\) # (\hgc_genlock|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|LessThan1~2_combout\,
	datab => \hgc_genlock|LessThan1~1_combout\,
	datac => \hgc_genlock|LessThan1~3_combout\,
	datad => \hgc_genlock|LessThan1~0_combout\,
	combout => \hgc_genlock|LessThan1~4_combout\);

-- Location: LCCOMB_X29_Y23_N28
\hgc_genlock|peak~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|peak~3_combout\ = (!\hgc_genlock|process_1~0_combout\ & ((\hgc_genlock|process_1:peak[16]~q\) # ((\hgc_genlock|LessThan1~4_combout\) # (!\hgc_genlock|process_1:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1~0_combout\,
	datab => \hgc_genlock|process_1:peak[16]~q\,
	datac => \hgc_genlock|LessThan1~4_combout\,
	datad => \hgc_genlock|process_1:peak[17]~q\,
	combout => \hgc_genlock|peak~3_combout\);

-- Location: LCCOMB_X30_Y22_N12
\hgc_genlock|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~30_combout\ = (\hgc_genlock|process_1:peak[15]~q\ & (\hgc_genlock|Add1~29\ & VCC)) # (!\hgc_genlock|process_1:peak[15]~q\ & (!\hgc_genlock|Add1~29\))
-- \hgc_genlock|Add1~31\ = CARRY((!\hgc_genlock|process_1:peak[15]~q\ & !\hgc_genlock|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:peak[15]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~29\,
	combout => \hgc_genlock|Add1~30_combout\,
	cout => \hgc_genlock|Add1~31\);

-- Location: LCCOMB_X30_Y22_N26
\hgc_genlock|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~53_combout\ = (\hgc_genlock|peak~3_combout\ & \hgc_genlock|Add1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~3_combout\,
	datad => \hgc_genlock|Add1~30_combout\,
	combout => \hgc_genlock|Add1~53_combout\);

-- Location: FF_X30_Y22_N27
\hgc_genlock|process_1:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~53_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[15]~q\);

-- Location: LCCOMB_X30_Y22_N14
\hgc_genlock|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~32_combout\ = (\hgc_genlock|process_1:peak[16]~q\ & ((GND) # (!\hgc_genlock|Add1~31\))) # (!\hgc_genlock|process_1:peak[16]~q\ & (\hgc_genlock|Add1~31\ $ (GND)))
-- \hgc_genlock|Add1~33\ = CARRY((\hgc_genlock|process_1:peak[16]~q\) # (!\hgc_genlock|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_1:peak[16]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add1~31\,
	combout => \hgc_genlock|Add1~32_combout\,
	cout => \hgc_genlock|Add1~33\);

-- Location: LCCOMB_X29_Y23_N20
\hgc_genlock|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~37_combout\ = (\hgc_genlock|Add1~32_combout\ & \hgc_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add1~32_combout\,
	datad => \hgc_genlock|peak~3_combout\,
	combout => \hgc_genlock|Add1~37_combout\);

-- Location: FF_X29_Y23_N21
\hgc_genlock|process_1:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~37_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[16]~q\);

-- Location: LCCOMB_X30_Y22_N16
\hgc_genlock|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~34_combout\ = \hgc_genlock|Add1~33\ $ (\hgc_genlock|process_1:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|process_1:peak[17]~q\,
	cin => \hgc_genlock|Add1~33\,
	combout => \hgc_genlock|Add1~34_combout\);

-- Location: LCCOMB_X29_Y23_N18
\hgc_genlock|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add1~36_combout\ = (!\hgc_genlock|Add1~34_combout\ & \hgc_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add1~34_combout\,
	datad => \hgc_genlock|peak~3_combout\,
	combout => \hgc_genlock|Add1~36_combout\);

-- Location: FF_X29_Y23_N19
\hgc_genlock|process_1:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add1~36_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:peak[17]~q\);

-- Location: LCCOMB_X29_Y23_N0
\hgc_genlock|adj_trg_left~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_left~0_combout\ = (\hgc_sync_level|video_enable~q\ & (\hgc_genlock|process_1:peak[17]~q\ & (!\hgc_genlock|LessThan1~4_combout\ & !\hgc_genlock|process_1:peak[16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|video_enable~q\,
	datab => \hgc_genlock|process_1:peak[17]~q\,
	datac => \hgc_genlock|LessThan1~4_combout\,
	datad => \hgc_genlock|process_1:peak[16]~q\,
	combout => \hgc_genlock|adj_trg_left~0_combout\);

-- Location: LCCOMB_X29_Y23_N10
\hgc_genlock|process_1:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_1:latch~0_combout\ = (\hgc_genlock|adj_trg_left~0_combout\ & (!\LEFT_BTN~input_o\)) # (!\hgc_genlock|adj_trg_left~0_combout\ & ((\hgc_genlock|process_1:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEFT_BTN~input_o\,
	datac => \hgc_genlock|process_1:latch~q\,
	datad => \hgc_genlock|adj_trg_left~0_combout\,
	combout => \hgc_genlock|process_1:latch~0_combout\);

-- Location: FF_X29_Y23_N11
\hgc_genlock|process_1:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|process_1:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_1:latch~q\);

-- Location: LCCOMB_X29_Y23_N4
\hgc_genlock|adj_trg_left~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_left~1_combout\ = (\hgc_genlock|process_1:latch~q\ & (\LEFT_BTN~input_o\ & \hgc_genlock|adj_trg_left~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_1:latch~q\,
	datac => \LEFT_BTN~input_o\,
	datad => \hgc_genlock|adj_trg_left~0_combout\,
	combout => \hgc_genlock|adj_trg_left~1_combout\);

-- Location: FF_X29_Y23_N5
\hgc_genlock|adj_trg_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adj_trg_left~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_trg_left~q\);

-- Location: LCCOMB_X18_Y16_N4
\hgc_genlock|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add8~2_combout\ = (\hgc_genlock|adj_x\(1) & ((\hgc_genlock|adj_trg_left~q\ & (!\hgc_genlock|Add8~1\)) # (!\hgc_genlock|adj_trg_left~q\ & (\hgc_genlock|Add8~1\ & VCC)))) # (!\hgc_genlock|adj_x\(1) & ((\hgc_genlock|adj_trg_left~q\ & 
-- ((\hgc_genlock|Add8~1\) # (GND))) # (!\hgc_genlock|adj_trg_left~q\ & (!\hgc_genlock|Add8~1\))))
-- \hgc_genlock|Add8~3\ = CARRY((\hgc_genlock|adj_x\(1) & (\hgc_genlock|adj_trg_left~q\ & !\hgc_genlock|Add8~1\)) # (!\hgc_genlock|adj_x\(1) & ((\hgc_genlock|adj_trg_left~q\) # (!\hgc_genlock|Add8~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_x\(1),
	datab => \hgc_genlock|adj_trg_left~q\,
	datad => VCC,
	cin => \hgc_genlock|Add8~1\,
	combout => \hgc_genlock|Add8~2_combout\,
	cout => \hgc_genlock|Add8~3\);

-- Location: FF_X18_Y16_N5
\hgc_genlock|adj_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add8~2_combout\,
	ena => \hgc_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_x\(1));

-- Location: LCCOMB_X18_Y16_N6
\hgc_genlock|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add8~4_combout\ = ((\hgc_genlock|adj_x\(2) $ (\hgc_genlock|adj_trg_left~q\ $ (\hgc_genlock|Add8~3\)))) # (GND)
-- \hgc_genlock|Add8~5\ = CARRY((\hgc_genlock|adj_x\(2) & ((!\hgc_genlock|Add8~3\) # (!\hgc_genlock|adj_trg_left~q\))) # (!\hgc_genlock|adj_x\(2) & (!\hgc_genlock|adj_trg_left~q\ & !\hgc_genlock|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_x\(2),
	datab => \hgc_genlock|adj_trg_left~q\,
	datad => VCC,
	cin => \hgc_genlock|Add8~3\,
	combout => \hgc_genlock|Add8~4_combout\,
	cout => \hgc_genlock|Add8~5\);

-- Location: FF_X18_Y16_N7
\hgc_genlock|adj_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add8~4_combout\,
	ena => \hgc_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_x\(2));

-- Location: LCCOMB_X18_Y16_N8
\hgc_genlock|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add8~6_combout\ = (\hgc_genlock|adj_x\(3) & ((\hgc_genlock|adj_trg_left~q\ & ((\hgc_genlock|Add8~5\) # (GND))) # (!\hgc_genlock|adj_trg_left~q\ & (!\hgc_genlock|Add8~5\)))) # (!\hgc_genlock|adj_x\(3) & ((\hgc_genlock|adj_trg_left~q\ & 
-- (!\hgc_genlock|Add8~5\)) # (!\hgc_genlock|adj_trg_left~q\ & (\hgc_genlock|Add8~5\ & VCC))))
-- \hgc_genlock|Add8~7\ = CARRY((\hgc_genlock|adj_x\(3) & ((\hgc_genlock|adj_trg_left~q\) # (!\hgc_genlock|Add8~5\))) # (!\hgc_genlock|adj_x\(3) & (\hgc_genlock|adj_trg_left~q\ & !\hgc_genlock|Add8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_x\(3),
	datab => \hgc_genlock|adj_trg_left~q\,
	datad => VCC,
	cin => \hgc_genlock|Add8~5\,
	combout => \hgc_genlock|Add8~6_combout\,
	cout => \hgc_genlock|Add8~7\);

-- Location: LCCOMB_X18_Y16_N26
\hgc_genlock|adj_x[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_x[3]~3_combout\ = !\hgc_genlock|Add8~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add8~6_combout\,
	combout => \hgc_genlock|adj_x[3]~3_combout\);

-- Location: FF_X18_Y16_N27
\hgc_genlock|adj_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adj_x[3]~3_combout\,
	ena => \hgc_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_x\(3));

-- Location: LCCOMB_X18_Y16_N30
\hgc_genlock|adj_x~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_x~0_combout\ = (\hgc_genlock|adj_x\(1) & ((!\hgc_genlock|adj_x\(3)) # (!\hgc_genlock|adj_trg_left~q\))) # (!\hgc_genlock|adj_x\(1) & (!\hgc_genlock|adj_trg_left~q\ & !\hgc_genlock|adj_x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|adj_x\(1),
	datac => \hgc_genlock|adj_trg_left~q\,
	datad => \hgc_genlock|adj_x\(3),
	combout => \hgc_genlock|adj_x~0_combout\);

-- Location: LCCOMB_X18_Y4_N6
\hgc_genlock|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_2~0_combout\ = \RIGHT_BTN~input_o\ $ (\hgc_genlock|process_2:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIGHT_BTN~input_o\,
	datad => \hgc_genlock|process_2:latch~q\,
	combout => \hgc_genlock|process_2~0_combout\);

-- Location: LCCOMB_X18_Y4_N22
\hgc_genlock|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~38_combout\ = (!\hgc_genlock|process_2:peak[0]~q\ & \hgc_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|process_2:peak[0]~q\,
	datad => \hgc_genlock|peak~4_combout\,
	combout => \hgc_genlock|Add2~38_combout\);

-- Location: FF_X18_Y4_N23
\hgc_genlock|process_2:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~38_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[0]~q\);

-- Location: LCCOMB_X19_Y5_N14
\hgc_genlock|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~1\ = CARRY(\hgc_genlock|process_2:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[0]~q\,
	datad => VCC,
	cout => \hgc_genlock|Add2~1\);

-- Location: LCCOMB_X19_Y5_N16
\hgc_genlock|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~2_combout\ = (\hgc_genlock|process_2:peak[1]~q\ & (\hgc_genlock|Add2~1\ & VCC)) # (!\hgc_genlock|process_2:peak[1]~q\ & (!\hgc_genlock|Add2~1\))
-- \hgc_genlock|Add2~3\ = CARRY((!\hgc_genlock|process_2:peak[1]~q\ & !\hgc_genlock|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[1]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~1\,
	combout => \hgc_genlock|Add2~2_combout\,
	cout => \hgc_genlock|Add2~3\);

-- Location: LCCOMB_X19_Y5_N10
\hgc_genlock|Add2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~39_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~2_combout\,
	combout => \hgc_genlock|Add2~39_combout\);

-- Location: FF_X19_Y5_N11
\hgc_genlock|process_2:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~39_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[1]~q\);

-- Location: LCCOMB_X19_Y5_N18
\hgc_genlock|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~4_combout\ = (\hgc_genlock|process_2:peak[2]~q\ & ((GND) # (!\hgc_genlock|Add2~3\))) # (!\hgc_genlock|process_2:peak[2]~q\ & (\hgc_genlock|Add2~3\ $ (GND)))
-- \hgc_genlock|Add2~5\ = CARRY((\hgc_genlock|process_2:peak[2]~q\) # (!\hgc_genlock|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[2]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~3\,
	combout => \hgc_genlock|Add2~4_combout\,
	cout => \hgc_genlock|Add2~5\);

-- Location: LCCOMB_X19_Y5_N8
\hgc_genlock|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~40_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~4_combout\,
	combout => \hgc_genlock|Add2~40_combout\);

-- Location: FF_X19_Y5_N9
\hgc_genlock|process_2:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~40_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[2]~q\);

-- Location: LCCOMB_X19_Y5_N20
\hgc_genlock|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~6_combout\ = (\hgc_genlock|process_2:peak[3]~q\ & (\hgc_genlock|Add2~5\ & VCC)) # (!\hgc_genlock|process_2:peak[3]~q\ & (!\hgc_genlock|Add2~5\))
-- \hgc_genlock|Add2~7\ = CARRY((!\hgc_genlock|process_2:peak[3]~q\ & !\hgc_genlock|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[3]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~5\,
	combout => \hgc_genlock|Add2~6_combout\,
	cout => \hgc_genlock|Add2~7\);

-- Location: LCCOMB_X18_Y4_N10
\hgc_genlock|Add2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~41_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~6_combout\,
	combout => \hgc_genlock|Add2~41_combout\);

-- Location: FF_X18_Y4_N11
\hgc_genlock|process_2:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~41_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[3]~q\);

-- Location: LCCOMB_X19_Y5_N22
\hgc_genlock|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~8_combout\ = (\hgc_genlock|process_2:peak[4]~q\ & ((GND) # (!\hgc_genlock|Add2~7\))) # (!\hgc_genlock|process_2:peak[4]~q\ & (\hgc_genlock|Add2~7\ $ (GND)))
-- \hgc_genlock|Add2~9\ = CARRY((\hgc_genlock|process_2:peak[4]~q\) # (!\hgc_genlock|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[4]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~7\,
	combout => \hgc_genlock|Add2~8_combout\,
	cout => \hgc_genlock|Add2~9\);

-- Location: LCCOMB_X19_Y5_N0
\hgc_genlock|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~42_combout\ = (\hgc_genlock|Add2~8_combout\ & \hgc_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add2~8_combout\,
	datac => \hgc_genlock|peak~4_combout\,
	combout => \hgc_genlock|Add2~42_combout\);

-- Location: FF_X19_Y5_N1
\hgc_genlock|process_2:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~42_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[4]~q\);

-- Location: LCCOMB_X19_Y5_N24
\hgc_genlock|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~10_combout\ = (\hgc_genlock|process_2:peak[5]~q\ & (\hgc_genlock|Add2~9\ & VCC)) # (!\hgc_genlock|process_2:peak[5]~q\ & (!\hgc_genlock|Add2~9\))
-- \hgc_genlock|Add2~11\ = CARRY((!\hgc_genlock|process_2:peak[5]~q\ & !\hgc_genlock|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[5]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~9\,
	combout => \hgc_genlock|Add2~10_combout\,
	cout => \hgc_genlock|Add2~11\);

-- Location: LCCOMB_X19_Y5_N2
\hgc_genlock|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~43_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~10_combout\,
	combout => \hgc_genlock|Add2~43_combout\);

-- Location: FF_X19_Y5_N3
\hgc_genlock|process_2:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~43_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[5]~q\);

-- Location: LCCOMB_X19_Y5_N26
\hgc_genlock|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~12_combout\ = (\hgc_genlock|process_2:peak[6]~q\ & ((GND) # (!\hgc_genlock|Add2~11\))) # (!\hgc_genlock|process_2:peak[6]~q\ & (\hgc_genlock|Add2~11\ $ (GND)))
-- \hgc_genlock|Add2~13\ = CARRY((\hgc_genlock|process_2:peak[6]~q\) # (!\hgc_genlock|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[6]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~11\,
	combout => \hgc_genlock|Add2~12_combout\,
	cout => \hgc_genlock|Add2~13\);

-- Location: LCCOMB_X19_Y5_N4
\hgc_genlock|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~44_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~4_combout\,
	datac => \hgc_genlock|Add2~12_combout\,
	combout => \hgc_genlock|Add2~44_combout\);

-- Location: FF_X19_Y5_N5
\hgc_genlock|process_2:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~44_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[6]~q\);

-- Location: LCCOMB_X19_Y5_N28
\hgc_genlock|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~14_combout\ = (\hgc_genlock|process_2:peak[7]~q\ & (\hgc_genlock|Add2~13\ & VCC)) # (!\hgc_genlock|process_2:peak[7]~q\ & (!\hgc_genlock|Add2~13\))
-- \hgc_genlock|Add2~15\ = CARRY((!\hgc_genlock|process_2:peak[7]~q\ & !\hgc_genlock|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[7]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~13\,
	combout => \hgc_genlock|Add2~14_combout\,
	cout => \hgc_genlock|Add2~15\);

-- Location: LCCOMB_X19_Y5_N12
\hgc_genlock|Add2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~45_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~14_combout\,
	combout => \hgc_genlock|Add2~45_combout\);

-- Location: FF_X19_Y5_N13
\hgc_genlock|process_2:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~45_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[7]~q\);

-- Location: LCCOMB_X19_Y5_N30
\hgc_genlock|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~16_combout\ = (\hgc_genlock|process_2:peak[8]~q\ & ((GND) # (!\hgc_genlock|Add2~15\))) # (!\hgc_genlock|process_2:peak[8]~q\ & (\hgc_genlock|Add2~15\ $ (GND)))
-- \hgc_genlock|Add2~17\ = CARRY((\hgc_genlock|process_2:peak[8]~q\) # (!\hgc_genlock|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[8]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~15\,
	combout => \hgc_genlock|Add2~16_combout\,
	cout => \hgc_genlock|Add2~17\);

-- Location: LCCOMB_X18_Y4_N14
\hgc_genlock|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~46_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~16_combout\,
	combout => \hgc_genlock|Add2~46_combout\);

-- Location: FF_X18_Y4_N15
\hgc_genlock|process_2:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~46_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[8]~q\);

-- Location: LCCOMB_X19_Y4_N0
\hgc_genlock|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~18_combout\ = (\hgc_genlock|process_2:peak[9]~q\ & (\hgc_genlock|Add2~17\ & VCC)) # (!\hgc_genlock|process_2:peak[9]~q\ & (!\hgc_genlock|Add2~17\))
-- \hgc_genlock|Add2~19\ = CARRY((!\hgc_genlock|process_2:peak[9]~q\ & !\hgc_genlock|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[9]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~17\,
	combout => \hgc_genlock|Add2~18_combout\,
	cout => \hgc_genlock|Add2~19\);

-- Location: LCCOMB_X18_Y4_N24
\hgc_genlock|Add2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~47_combout\ = (\hgc_genlock|Add2~18_combout\ & \hgc_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|Add2~18_combout\,
	datad => \hgc_genlock|peak~4_combout\,
	combout => \hgc_genlock|Add2~47_combout\);

-- Location: FF_X18_Y4_N25
\hgc_genlock|process_2:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~47_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[9]~q\);

-- Location: LCCOMB_X19_Y4_N2
\hgc_genlock|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~20_combout\ = (\hgc_genlock|process_2:peak[10]~q\ & ((GND) # (!\hgc_genlock|Add2~19\))) # (!\hgc_genlock|process_2:peak[10]~q\ & (\hgc_genlock|Add2~19\ $ (GND)))
-- \hgc_genlock|Add2~21\ = CARRY((\hgc_genlock|process_2:peak[10]~q\) # (!\hgc_genlock|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[10]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~19\,
	combout => \hgc_genlock|Add2~20_combout\,
	cout => \hgc_genlock|Add2~21\);

-- Location: LCCOMB_X18_Y4_N12
\hgc_genlock|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~48_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~20_combout\,
	combout => \hgc_genlock|Add2~48_combout\);

-- Location: FF_X18_Y4_N13
\hgc_genlock|process_2:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~48_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[10]~q\);

-- Location: LCCOMB_X19_Y4_N4
\hgc_genlock|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~22_combout\ = (\hgc_genlock|process_2:peak[11]~q\ & (\hgc_genlock|Add2~21\ & VCC)) # (!\hgc_genlock|process_2:peak[11]~q\ & (!\hgc_genlock|Add2~21\))
-- \hgc_genlock|Add2~23\ = CARRY((!\hgc_genlock|process_2:peak[11]~q\ & !\hgc_genlock|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[11]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~21\,
	combout => \hgc_genlock|Add2~22_combout\,
	cout => \hgc_genlock|Add2~23\);

-- Location: LCCOMB_X19_Y4_N28
\hgc_genlock|Add2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~49_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~4_combout\,
	datac => \hgc_genlock|Add2~22_combout\,
	combout => \hgc_genlock|Add2~49_combout\);

-- Location: FF_X19_Y4_N29
\hgc_genlock|process_2:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~49_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[11]~q\);

-- Location: LCCOMB_X19_Y4_N6
\hgc_genlock|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~24_combout\ = (\hgc_genlock|process_2:peak[12]~q\ & ((GND) # (!\hgc_genlock|Add2~23\))) # (!\hgc_genlock|process_2:peak[12]~q\ & (\hgc_genlock|Add2~23\ $ (GND)))
-- \hgc_genlock|Add2~25\ = CARRY((\hgc_genlock|process_2:peak[12]~q\) # (!\hgc_genlock|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[12]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~23\,
	combout => \hgc_genlock|Add2~24_combout\,
	cout => \hgc_genlock|Add2~25\);

-- Location: LCCOMB_X19_Y4_N26
\hgc_genlock|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~50_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~24_combout\,
	combout => \hgc_genlock|Add2~50_combout\);

-- Location: FF_X19_Y4_N27
\hgc_genlock|process_2:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~50_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[12]~q\);

-- Location: LCCOMB_X19_Y4_N8
\hgc_genlock|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~26_combout\ = (\hgc_genlock|process_2:peak[13]~q\ & (\hgc_genlock|Add2~25\ & VCC)) # (!\hgc_genlock|process_2:peak[13]~q\ & (!\hgc_genlock|Add2~25\))
-- \hgc_genlock|Add2~27\ = CARRY((!\hgc_genlock|process_2:peak[13]~q\ & !\hgc_genlock|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[13]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~25\,
	combout => \hgc_genlock|Add2~26_combout\,
	cout => \hgc_genlock|Add2~27\);

-- Location: LCCOMB_X19_Y4_N22
\hgc_genlock|Add2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~51_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~4_combout\,
	datac => \hgc_genlock|Add2~26_combout\,
	combout => \hgc_genlock|Add2~51_combout\);

-- Location: FF_X19_Y4_N23
\hgc_genlock|process_2:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~51_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[13]~q\);

-- Location: LCCOMB_X19_Y4_N10
\hgc_genlock|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~28_combout\ = (\hgc_genlock|process_2:peak[14]~q\ & ((GND) # (!\hgc_genlock|Add2~27\))) # (!\hgc_genlock|process_2:peak[14]~q\ & (\hgc_genlock|Add2~27\ $ (GND)))
-- \hgc_genlock|Add2~29\ = CARRY((\hgc_genlock|process_2:peak[14]~q\) # (!\hgc_genlock|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[14]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~27\,
	combout => \hgc_genlock|Add2~28_combout\,
	cout => \hgc_genlock|Add2~29\);

-- Location: LCCOMB_X19_Y4_N20
\hgc_genlock|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~52_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~28_combout\,
	combout => \hgc_genlock|Add2~52_combout\);

-- Location: FF_X19_Y4_N21
\hgc_genlock|process_2:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~52_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[14]~q\);

-- Location: LCCOMB_X19_Y4_N12
\hgc_genlock|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~30_combout\ = (\hgc_genlock|process_2:peak[15]~q\ & (\hgc_genlock|Add2~29\ & VCC)) # (!\hgc_genlock|process_2:peak[15]~q\ & (!\hgc_genlock|Add2~29\))
-- \hgc_genlock|Add2~31\ = CARRY((!\hgc_genlock|process_2:peak[15]~q\ & !\hgc_genlock|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[15]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~29\,
	combout => \hgc_genlock|Add2~30_combout\,
	cout => \hgc_genlock|Add2~31\);

-- Location: LCCOMB_X19_Y4_N24
\hgc_genlock|Add2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~53_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~30_combout\,
	combout => \hgc_genlock|Add2~53_combout\);

-- Location: FF_X19_Y4_N25
\hgc_genlock|process_2:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~53_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[15]~q\);

-- Location: LCCOMB_X19_Y4_N14
\hgc_genlock|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~32_combout\ = (\hgc_genlock|process_2:peak[16]~q\ & ((GND) # (!\hgc_genlock|Add2~31\))) # (!\hgc_genlock|process_2:peak[16]~q\ & (\hgc_genlock|Add2~31\ $ (GND)))
-- \hgc_genlock|Add2~33\ = CARRY((\hgc_genlock|process_2:peak[16]~q\) # (!\hgc_genlock|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_2:peak[16]~q\,
	datad => VCC,
	cin => \hgc_genlock|Add2~31\,
	combout => \hgc_genlock|Add2~32_combout\,
	cout => \hgc_genlock|Add2~33\);

-- Location: LCCOMB_X19_Y4_N18
\hgc_genlock|Add2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~37_combout\ = (\hgc_genlock|peak~4_combout\ & \hgc_genlock|Add2~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|peak~4_combout\,
	datac => \hgc_genlock|Add2~32_combout\,
	combout => \hgc_genlock|Add2~37_combout\);

-- Location: FF_X19_Y4_N19
\hgc_genlock|process_2:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~37_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[16]~q\);

-- Location: LCCOMB_X18_Y4_N26
\hgc_genlock|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan2~3_combout\ = (\hgc_genlock|process_2:peak[13]~q\) # ((\hgc_genlock|process_2:peak[14]~q\) # ((\hgc_genlock|process_2:peak[15]~q\) # (\hgc_genlock|process_2:peak[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[13]~q\,
	datab => \hgc_genlock|process_2:peak[14]~q\,
	datac => \hgc_genlock|process_2:peak[15]~q\,
	datad => \hgc_genlock|process_2:peak[12]~q\,
	combout => \hgc_genlock|LessThan2~3_combout\);

-- Location: LCCOMB_X18_Y4_N4
\hgc_genlock|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan2~2_combout\ = (\hgc_genlock|process_2:peak[10]~q\) # ((\hgc_genlock|process_2:peak[9]~q\) # ((\hgc_genlock|process_2:peak[8]~q\) # (\hgc_genlock|process_2:peak[11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[10]~q\,
	datab => \hgc_genlock|process_2:peak[9]~q\,
	datac => \hgc_genlock|process_2:peak[8]~q\,
	datad => \hgc_genlock|process_2:peak[11]~q\,
	combout => \hgc_genlock|LessThan2~2_combout\);

-- Location: LCCOMB_X19_Y5_N6
\hgc_genlock|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan2~1_combout\ = (\hgc_genlock|process_2:peak[7]~q\) # ((\hgc_genlock|process_2:peak[5]~q\) # ((\hgc_genlock|process_2:peak[6]~q\) # (\hgc_genlock|process_2:peak[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[7]~q\,
	datab => \hgc_genlock|process_2:peak[5]~q\,
	datac => \hgc_genlock|process_2:peak[6]~q\,
	datad => \hgc_genlock|process_2:peak[4]~q\,
	combout => \hgc_genlock|LessThan2~1_combout\);

-- Location: LCCOMB_X18_Y4_N28
\hgc_genlock|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan2~0_combout\ = (\hgc_genlock|process_2:peak[3]~q\) # ((\hgc_genlock|process_2:peak[2]~q\) # ((\hgc_genlock|process_2:peak[0]~q\) # (\hgc_genlock|process_2:peak[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[3]~q\,
	datab => \hgc_genlock|process_2:peak[2]~q\,
	datac => \hgc_genlock|process_2:peak[0]~q\,
	datad => \hgc_genlock|process_2:peak[1]~q\,
	combout => \hgc_genlock|LessThan2~0_combout\);

-- Location: LCCOMB_X18_Y4_N2
\hgc_genlock|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan2~4_combout\ = (\hgc_genlock|LessThan2~3_combout\) # ((\hgc_genlock|LessThan2~2_combout\) # ((\hgc_genlock|LessThan2~1_combout\) # (\hgc_genlock|LessThan2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|LessThan2~3_combout\,
	datab => \hgc_genlock|LessThan2~2_combout\,
	datac => \hgc_genlock|LessThan2~1_combout\,
	datad => \hgc_genlock|LessThan2~0_combout\,
	combout => \hgc_genlock|LessThan2~4_combout\);

-- Location: LCCOMB_X18_Y4_N16
\hgc_genlock|peak~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|peak~4_combout\ = (!\hgc_genlock|process_2~0_combout\ & ((\hgc_genlock|process_2:peak[16]~q\) # ((\hgc_genlock|LessThan2~4_combout\) # (!\hgc_genlock|process_2:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2~0_combout\,
	datab => \hgc_genlock|process_2:peak[16]~q\,
	datac => \hgc_genlock|process_2:peak[17]~q\,
	datad => \hgc_genlock|LessThan2~4_combout\,
	combout => \hgc_genlock|peak~4_combout\);

-- Location: LCCOMB_X19_Y4_N16
\hgc_genlock|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~34_combout\ = \hgc_genlock|process_2:peak[17]~q\ $ (\hgc_genlock|Add2~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[17]~q\,
	cin => \hgc_genlock|Add2~33\,
	combout => \hgc_genlock|Add2~34_combout\);

-- Location: LCCOMB_X19_Y4_N30
\hgc_genlock|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add2~36_combout\ = (\hgc_genlock|peak~4_combout\ & !\hgc_genlock|Add2~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|peak~4_combout\,
	datad => \hgc_genlock|Add2~34_combout\,
	combout => \hgc_genlock|Add2~36_combout\);

-- Location: FF_X19_Y4_N31
\hgc_genlock|process_2:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add2~36_combout\,
	ena => \hgc_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:peak[17]~q\);

-- Location: LCCOMB_X18_Y4_N0
\hgc_genlock|adj_trg_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_right~0_combout\ = (\hgc_genlock|process_2:peak[17]~q\ & (!\hgc_genlock|LessThan2~4_combout\ & (\hgc_sync_level|video_enable~q\ & !\hgc_genlock|process_2:peak[16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_2:peak[17]~q\,
	datab => \hgc_genlock|LessThan2~4_combout\,
	datac => \hgc_sync_level|video_enable~q\,
	datad => \hgc_genlock|process_2:peak[16]~q\,
	combout => \hgc_genlock|adj_trg_right~0_combout\);

-- Location: LCCOMB_X18_Y4_N20
\hgc_genlock|process_2:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_2:latch~0_combout\ = (\hgc_genlock|adj_trg_right~0_combout\ & (!\RIGHT_BTN~input_o\)) # (!\hgc_genlock|adj_trg_right~0_combout\ & ((\hgc_genlock|process_2:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIGHT_BTN~input_o\,
	datac => \hgc_genlock|process_2:latch~q\,
	datad => \hgc_genlock|adj_trg_right~0_combout\,
	combout => \hgc_genlock|process_2:latch~0_combout\);

-- Location: FF_X18_Y4_N21
\hgc_genlock|process_2:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|process_2:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_2:latch~q\);

-- Location: LCCOMB_X18_Y4_N18
\hgc_genlock|adj_trg_right~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_trg_right~1_combout\ = (\RIGHT_BTN~input_o\ & (\hgc_genlock|process_2:latch~q\ & \hgc_genlock|adj_trg_right~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIGHT_BTN~input_o\,
	datab => \hgc_genlock|process_2:latch~q\,
	datad => \hgc_genlock|adj_trg_right~0_combout\,
	combout => \hgc_genlock|adj_trg_right~1_combout\);

-- Location: FF_X18_Y4_N19
\hgc_genlock|adj_trg_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adj_trg_right~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_trg_right~q\);

-- Location: LCCOMB_X18_Y16_N10
\hgc_genlock|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add8~8_combout\ = \hgc_genlock|adj_x\(4) $ (\hgc_genlock|adj_trg_left~q\ $ (\hgc_genlock|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_x\(4),
	datab => \hgc_genlock|adj_trg_left~q\,
	cin => \hgc_genlock|Add8~7\,
	combout => \hgc_genlock|Add8~8_combout\);

-- Location: FF_X18_Y16_N11
\hgc_genlock|adj_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add8~8_combout\,
	ena => \hgc_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_x\(4));

-- Location: LCCOMB_X18_Y16_N28
\hgc_genlock|adj_x~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_x~1_combout\ = (\hgc_genlock|adj_x\(2) & (\hgc_genlock|adj_x\(0) & (\hgc_genlock|adj_trg_left~q\ & \hgc_genlock|adj_x\(4)))) # (!\hgc_genlock|adj_x\(2) & (!\hgc_genlock|adj_x\(0) & (!\hgc_genlock|adj_trg_left~q\ & 
-- !\hgc_genlock|adj_x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_x\(2),
	datab => \hgc_genlock|adj_x\(0),
	datac => \hgc_genlock|adj_trg_left~q\,
	datad => \hgc_genlock|adj_x\(4),
	combout => \hgc_genlock|adj_x~1_combout\);

-- Location: LCCOMB_X18_Y16_N18
\hgc_genlock|adj_x~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adj_x~2_combout\ = (\hgc_genlock|adj_trg_left~q\ & (((!\hgc_genlock|adj_x~1_combout\)) # (!\hgc_genlock|adj_x~0_combout\))) # (!\hgc_genlock|adj_trg_left~q\ & (\hgc_genlock|adj_trg_right~q\ & ((\hgc_genlock|adj_x~0_combout\) # 
-- (!\hgc_genlock|adj_x~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|adj_x~0_combout\,
	datab => \hgc_genlock|adj_trg_right~q\,
	datac => \hgc_genlock|adj_trg_left~q\,
	datad => \hgc_genlock|adj_x~1_combout\,
	combout => \hgc_genlock|adj_x~2_combout\);

-- Location: FF_X18_Y16_N3
\hgc_genlock|adj_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add8~0_combout\,
	ena => \hgc_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adj_x\(0));

-- Location: LCCOMB_X18_Y16_N22
\hgc_genlock|adjust_x[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adjust_x[0]~feeder_combout\ = \hgc_genlock|adj_x\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adj_x\(0),
	combout => \hgc_genlock|adjust_x[0]~feeder_combout\);

-- Location: FF_X18_Y16_N23
\hgc_genlock|adjust_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adjust_x[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_x\(0));

-- Location: LCCOMB_X17_Y16_N18
\hgc_vga_video|start_col[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|start_col[0]~feeder_combout\ = \hgc_genlock|adjust_x\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adjust_x\(0),
	combout => \hgc_vga_video|start_col[0]~feeder_combout\);

-- Location: FF_X17_Y16_N19
\hgc_vga_video|start_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|start_col[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_col\(0));

-- Location: LCCOMB_X16_Y16_N14
\hgc_vga_video|Add2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~29_combout\ = (\hgc_vga_video|Equal3~1_combout\ & (((\hgc_vga_video|start_col\(0))))) # (!\hgc_vga_video|Equal3~1_combout\ & (\hgc_vga_video|LessThan4~3_combout\ $ ((\hgc_vga_video|col_number\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|LessThan4~3_combout\,
	datab => \hgc_vga_video|Equal3~1_combout\,
	datac => \hgc_vga_video|col_number\(0),
	datad => \hgc_vga_video|start_col\(0),
	combout => \hgc_vga_video|Add2~29_combout\);

-- Location: FF_X16_Y16_N15
\hgc_vga_video|col_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(0));

-- Location: LCCOMB_X14_Y16_N12
\hgc_vga_video|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~1\ = CARRY((\hgc_vga_video|LessThan4~3_combout\ & \hgc_vga_video|col_number\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|LessThan4~3_combout\,
	datab => \hgc_vga_video|col_number\(0),
	datad => VCC,
	cout => \hgc_vga_video|Add2~1\);

-- Location: LCCOMB_X14_Y16_N14
\hgc_vga_video|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~2_combout\ = (\hgc_vga_video|col_number\(1) & (!\hgc_vga_video|Add2~1\)) # (!\hgc_vga_video|col_number\(1) & ((\hgc_vga_video|Add2~1\) # (GND)))
-- \hgc_vga_video|Add2~3\ = CARRY((!\hgc_vga_video|Add2~1\) # (!\hgc_vga_video|col_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(1),
	datad => VCC,
	cin => \hgc_vga_video|Add2~1\,
	combout => \hgc_vga_video|Add2~2_combout\,
	cout => \hgc_vga_video|Add2~3\);

-- Location: FF_X18_Y16_N17
\hgc_genlock|adjust_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \hgc_genlock|adj_x\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_x\(1));

-- Location: LCCOMB_X17_Y16_N12
\hgc_vga_video|start_col[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|start_col[1]~feeder_combout\ = \hgc_genlock|adjust_x\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adjust_x\(1),
	combout => \hgc_vga_video|start_col[1]~feeder_combout\);

-- Location: FF_X17_Y16_N13
\hgc_vga_video|start_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|start_col[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_col\(1));

-- Location: LCCOMB_X14_Y16_N6
\hgc_vga_video|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~4_combout\ = (\hgc_vga_video|Equal3~1_combout\ & ((\hgc_vga_video|start_col\(1)))) # (!\hgc_vga_video|Equal3~1_combout\ & (\hgc_vga_video|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|Equal3~1_combout\,
	datac => \hgc_vga_video|Add2~2_combout\,
	datad => \hgc_vga_video|start_col\(1),
	combout => \hgc_vga_video|Add2~4_combout\);

-- Location: LCCOMB_X18_Y16_N12
\hgc_genlock|adjust_x[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adjust_x[2]~feeder_combout\ = \hgc_genlock|adj_x\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adj_x\(2),
	combout => \hgc_genlock|adjust_x[2]~feeder_combout\);

-- Location: FF_X18_Y16_N13
\hgc_genlock|adjust_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adjust_x[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_x\(2));

-- Location: FF_X14_Y16_N13
\hgc_vga_video|start_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \hgc_genlock|adjust_x\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_col\(2));

-- Location: FF_X14_Y16_N9
\hgc_vga_video|col_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(2));

-- Location: LCCOMB_X14_Y16_N16
\hgc_vga_video|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~5_combout\ = (\hgc_vga_video|col_number\(2) & (\hgc_vga_video|Add2~3\ $ (GND))) # (!\hgc_vga_video|col_number\(2) & (!\hgc_vga_video|Add2~3\ & VCC))
-- \hgc_vga_video|Add2~6\ = CARRY((\hgc_vga_video|col_number\(2) & !\hgc_vga_video|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|col_number\(2),
	datad => VCC,
	cin => \hgc_vga_video|Add2~3\,
	combout => \hgc_vga_video|Add2~5_combout\,
	cout => \hgc_vga_video|Add2~6\);

-- Location: LCCOMB_X14_Y16_N8
\hgc_vga_video|Add2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~7_combout\ = (\hgc_vga_video|Equal3~1_combout\ & (\hgc_vga_video|start_col\(2))) # (!\hgc_vga_video|Equal3~1_combout\ & ((\hgc_vga_video|Add2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|start_col\(2),
	datab => \hgc_vga_video|Add2~5_combout\,
	datad => \hgc_vga_video|Equal3~1_combout\,
	combout => \hgc_vga_video|Add2~7_combout\);

-- Location: FF_X14_Y16_N1
\hgc_vga_video|col_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(3));

-- Location: LCCOMB_X14_Y16_N18
\hgc_vga_video|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~8_combout\ = (\hgc_vga_video|col_number\(3) & (!\hgc_vga_video|Add2~6\)) # (!\hgc_vga_video|col_number\(3) & ((\hgc_vga_video|Add2~6\) # (GND)))
-- \hgc_vga_video|Add2~9\ = CARRY((!\hgc_vga_video|Add2~6\) # (!\hgc_vga_video|col_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|col_number\(3),
	datad => VCC,
	cin => \hgc_vga_video|Add2~6\,
	combout => \hgc_vga_video|Add2~8_combout\,
	cout => \hgc_vga_video|Add2~9\);

-- Location: LCCOMB_X18_Y16_N20
\hgc_genlock|adjust_x[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adjust_x[3]~0_combout\ = !\hgc_genlock|adj_x\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adj_x\(3),
	combout => \hgc_genlock|adjust_x[3]~0_combout\);

-- Location: FF_X18_Y16_N21
\hgc_genlock|adjust_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adjust_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_x\(3));

-- Location: FF_X14_Y16_N31
\hgc_vga_video|start_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \hgc_genlock|adjust_x\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_col\(3));

-- Location: LCCOMB_X14_Y16_N0
\hgc_vga_video|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~10_combout\ = (\hgc_vga_video|Equal3~1_combout\ & ((\hgc_vga_video|start_col\(3)))) # (!\hgc_vga_video|Equal3~1_combout\ & (\hgc_vga_video|Add2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|Add2~8_combout\,
	datac => \hgc_vga_video|start_col\(3),
	datad => \hgc_vga_video|Equal3~1_combout\,
	combout => \hgc_vga_video|Add2~10_combout\);

-- Location: LCCOMB_X18_Y16_N24
\hgc_genlock|adjust_x[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|adjust_x[4]~feeder_combout\ = \hgc_genlock|adj_x\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|adj_x\(4),
	combout => \hgc_genlock|adjust_x[4]~feeder_combout\);

-- Location: FF_X18_Y16_N25
\hgc_genlock|adjust_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|adjust_x[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|adjust_x\(4));

-- Location: FF_X14_Y16_N15
\hgc_vga_video|start_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \hgc_genlock|adjust_x\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|start_col\(4));

-- Location: FF_X14_Y16_N11
\hgc_vga_video|col_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(4));

-- Location: LCCOMB_X14_Y16_N20
\hgc_vga_video|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~11_combout\ = (\hgc_vga_video|col_number\(4) & (\hgc_vga_video|Add2~9\ $ (GND))) # (!\hgc_vga_video|col_number\(4) & (!\hgc_vga_video|Add2~9\ & VCC))
-- \hgc_vga_video|Add2~12\ = CARRY((\hgc_vga_video|col_number\(4) & !\hgc_vga_video|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(4),
	datad => VCC,
	cin => \hgc_vga_video|Add2~9\,
	combout => \hgc_vga_video|Add2~11_combout\,
	cout => \hgc_vga_video|Add2~12\);

-- Location: LCCOMB_X14_Y16_N10
\hgc_vga_video|Add2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~13_combout\ = (\hgc_vga_video|Equal3~1_combout\ & (\hgc_vga_video|start_col\(4))) # (!\hgc_vga_video|Equal3~1_combout\ & ((\hgc_vga_video|Add2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|start_col\(4),
	datab => \hgc_vga_video|Add2~11_combout\,
	datad => \hgc_vga_video|Equal3~1_combout\,
	combout => \hgc_vga_video|Add2~13_combout\);

-- Location: FF_X13_Y16_N27
\hgc_vga_video|col_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(5));

-- Location: LCCOMB_X14_Y16_N22
\hgc_vga_video|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~14_combout\ = (\hgc_vga_video|col_number\(5) & (!\hgc_vga_video|Add2~12\)) # (!\hgc_vga_video|col_number\(5) & ((\hgc_vga_video|Add2~12\) # (GND)))
-- \hgc_vga_video|Add2~15\ = CARRY((!\hgc_vga_video|Add2~12\) # (!\hgc_vga_video|col_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(5),
	datad => VCC,
	cin => \hgc_vga_video|Add2~12\,
	combout => \hgc_vga_video|Add2~14_combout\,
	cout => \hgc_vga_video|Add2~15\);

-- Location: LCCOMB_X13_Y16_N26
\hgc_vga_video|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~16_combout\ = (\hgc_vga_video|Add2~14_combout\ & !\hgc_vga_video|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|Add2~14_combout\,
	datad => \hgc_vga_video|Equal3~1_combout\,
	combout => \hgc_vga_video|Add2~16_combout\);

-- Location: FF_X14_Y16_N3
\hgc_vga_video|col_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(6));

-- Location: LCCOMB_X14_Y16_N24
\hgc_vga_video|Add2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~17_combout\ = (\hgc_vga_video|col_number\(6) & (\hgc_vga_video|Add2~15\ $ (GND))) # (!\hgc_vga_video|col_number\(6) & (!\hgc_vga_video|Add2~15\ & VCC))
-- \hgc_vga_video|Add2~18\ = CARRY((\hgc_vga_video|col_number\(6) & !\hgc_vga_video|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|col_number\(6),
	datad => VCC,
	cin => \hgc_vga_video|Add2~15\,
	combout => \hgc_vga_video|Add2~17_combout\,
	cout => \hgc_vga_video|Add2~18\);

-- Location: LCCOMB_X14_Y16_N2
\hgc_vga_video|Add2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~19_combout\ = (\hgc_vga_video|Add2~17_combout\) # (\hgc_vga_video|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|Add2~17_combout\,
	datad => \hgc_vga_video|Equal3~1_combout\,
	combout => \hgc_vga_video|Add2~19_combout\);

-- Location: FF_X13_Y16_N3
\hgc_vga_video|col_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(7));

-- Location: LCCOMB_X14_Y16_N26
\hgc_vga_video|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~20_combout\ = (\hgc_vga_video|col_number\(7) & (!\hgc_vga_video|Add2~18\)) # (!\hgc_vga_video|col_number\(7) & ((\hgc_vga_video|Add2~18\) # (GND)))
-- \hgc_vga_video|Add2~21\ = CARRY((!\hgc_vga_video|Add2~18\) # (!\hgc_vga_video|col_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|col_number\(7),
	datad => VCC,
	cin => \hgc_vga_video|Add2~18\,
	combout => \hgc_vga_video|Add2~20_combout\,
	cout => \hgc_vga_video|Add2~21\);

-- Location: LCCOMB_X13_Y16_N2
\hgc_vga_video|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~22_combout\ = (\hgc_vga_video|Add2~20_combout\ & !\hgc_vga_video|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_vga_video|Add2~20_combout\,
	datad => \hgc_vga_video|Equal3~1_combout\,
	combout => \hgc_vga_video|Add2~22_combout\);

-- Location: FF_X14_Y16_N5
\hgc_vga_video|col_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(8));

-- Location: LCCOMB_X14_Y16_N28
\hgc_vga_video|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~23_combout\ = (\hgc_vga_video|col_number\(8) & (\hgc_vga_video|Add2~21\ $ (GND))) # (!\hgc_vga_video|col_number\(8) & (!\hgc_vga_video|Add2~21\ & VCC))
-- \hgc_vga_video|Add2~24\ = CARRY((\hgc_vga_video|col_number\(8) & !\hgc_vga_video|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|col_number\(8),
	datad => VCC,
	cin => \hgc_vga_video|Add2~21\,
	combout => \hgc_vga_video|Add2~23_combout\,
	cout => \hgc_vga_video|Add2~24\);

-- Location: LCCOMB_X14_Y16_N4
\hgc_vga_video|Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~25_combout\ = (\hgc_vga_video|Add2~23_combout\ & !\hgc_vga_video|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|Add2~23_combout\,
	datad => \hgc_vga_video|Equal3~1_combout\,
	combout => \hgc_vga_video|Add2~25_combout\);

-- Location: FF_X13_Y16_N1
\hgc_vga_video|col_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|Add2~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|col_number\(9));

-- Location: LCCOMB_X14_Y16_N30
\hgc_vga_video|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~26_combout\ = \hgc_vga_video|col_number\(9) $ (\hgc_vga_video|Add2~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(9),
	cin => \hgc_vga_video|Add2~24\,
	combout => \hgc_vga_video|Add2~26_combout\);

-- Location: LCCOMB_X13_Y16_N0
\hgc_vga_video|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add2~28_combout\ = (\hgc_vga_video|Add2~26_combout\ & !\hgc_vga_video|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_vga_video|Add2~26_combout\,
	datad => \hgc_vga_video|Equal3~1_combout\,
	combout => \hgc_vga_video|Add2~28_combout\);

-- Location: FF_X19_Y14_N25
\hgc_sram|pixel_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ1~input_o\,
	sload => VCC,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(1));

-- Location: FF_X19_Y15_N17
\hgc_sram|pixel_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ2~input_o\,
	sload => VCC,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(2));

-- Location: LCCOMB_X19_Y14_N30
\hgc_sram|pixel_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|pixel_out[3]~feeder_combout\ = \SRAM_DQ3~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ3~input_o\,
	combout => \hgc_sram|pixel_out[3]~feeder_combout\);

-- Location: FF_X19_Y14_N31
\hgc_sram|pixel_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|pixel_out[3]~feeder_combout\,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(3));

-- Location: FF_X19_Y15_N15
\hgc_sram|pixel_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ4~input_o\,
	sload => VCC,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(4));

-- Location: LCCOMB_X19_Y14_N20
\hgc_sram|pixel_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|pixel_out[5]~feeder_combout\ = \SRAM_DQ5~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ5~input_o\,
	combout => \hgc_sram|pixel_out[5]~feeder_combout\);

-- Location: FF_X19_Y14_N21
\hgc_sram|pixel_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|pixel_out[5]~feeder_combout\,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(5));

-- Location: FF_X19_Y12_N29
\hgc_sram|pixel_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ8~input_o\,
	sload => VCC,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(8));

-- Location: FF_X19_Y15_N1
\hgc_sram|pixel_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ9~input_o\,
	sload => VCC,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(9));

-- Location: LCCOMB_X19_Y14_N16
\hgc_sram|pixel_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|pixel_out[10]~feeder_combout\ = \SRAM_DQ10~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ10~input_o\,
	combout => \hgc_sram|pixel_out[10]~feeder_combout\);

-- Location: FF_X19_Y14_N17
\hgc_sram|pixel_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|pixel_out[10]~feeder_combout\,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(10));

-- Location: FF_X18_Y14_N11
\hgc_sram|pixel_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ11~input_o\,
	sload => VCC,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(11));

-- Location: FF_X18_Y14_N3
\hgc_sram|pixel_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ12~input_o\,
	sload => VCC,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(12));

-- Location: LCCOMB_X19_Y14_N26
\hgc_sram|pixel_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|pixel_out[13]~feeder_combout\ = \SRAM_DQ13~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ13~input_o\,
	combout => \hgc_sram|pixel_out[13]~feeder_combout\);

-- Location: FF_X19_Y14_N27
\hgc_sram|pixel_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|pixel_out[13]~feeder_combout\,
	ena => \hgc_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|pixel_out\(13));

-- Location: M9K_X15_Y16_N0
\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 406,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 406,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \hgc_ram_out|process_0~2_combout\,
	portbre => VCC,
	clk0 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \hgc_ram_out|process_0~2_combout\,
	portadatain => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y16_N2
\hgc_ram_out|q~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|q~1_combout\ = (\hgc_vga_video|col_number\(0) & ((\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a11\))) # (!\hgc_vga_video|col_number\(0) & (\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a5\,
	datac => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a11\,
	datad => \hgc_vga_video|col_number\(0),
	combout => \hgc_ram_out|q~1_combout\);

-- Location: LCCOMB_X13_Y16_N28
\hgc_ram_out|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|LessThan1~0_combout\ = (!\hgc_vga_video|col_number\(4) & (((!\hgc_vga_video|col_number\(2) & !\hgc_vga_video|col_number\(1))) # (!\hgc_vga_video|col_number\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(2),
	datab => \hgc_vga_video|col_number\(4),
	datac => \hgc_vga_video|col_number\(3),
	datad => \hgc_vga_video|col_number\(1),
	combout => \hgc_ram_out|LessThan1~0_combout\);

-- Location: LCCOMB_X13_Y16_N30
\hgc_ram_out|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|LessThan1~1_combout\ = (!\hgc_vga_video|col_number\(6) & (!\hgc_vga_video|col_number\(7) & ((\hgc_ram_out|LessThan1~0_combout\) # (!\hgc_vga_video|col_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(6),
	datab => \hgc_ram_out|LessThan1~0_combout\,
	datac => \hgc_vga_video|col_number\(5),
	datad => \hgc_vga_video|col_number\(7),
	combout => \hgc_ram_out|LessThan1~1_combout\);

-- Location: LCCOMB_X13_Y16_N24
\hgc_ram_out|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|LessThan1~2_combout\ = ((\hgc_ram_out|LessThan1~1_combout\) # (!\hgc_vga_video|col_number\(9))) # (!\hgc_vga_video|col_number\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(8),
	datab => \hgc_vga_video|col_number\(9),
	datac => \hgc_ram_out|LessThan1~1_combout\,
	combout => \hgc_ram_out|LessThan1~2_combout\);

-- Location: FF_X16_Y16_N3
\hgc_ram_out|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_ram_out|q~1_combout\,
	ena => \hgc_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_ram_out|q\(5));

-- Location: IOIBUF_X16_Y24_N8
\SW0~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW0,
	o => \SW0~input_o\);

-- Location: LCCOMB_X16_Y20_N20
\mda_vga_video|red_pixel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|red_pixel~0_combout\ = (\SW0~input_o\ & \SW1~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW0~input_o\,
	datad => \SW1~input_o\,
	combout => \mda_vga_video|red_pixel~0_combout\);

-- Location: LCCOMB_X16_Y16_N4
\hgc_ram_out|q~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|q~0_combout\ = (\hgc_vga_video|col_number\(0) & ((\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a10\))) # (!\hgc_vga_video|col_number\(0) & (\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a4\,
	datac => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a10\,
	datad => \hgc_vga_video|col_number\(0),
	combout => \hgc_ram_out|q~0_combout\);

-- Location: FF_X16_Y16_N5
\hgc_ram_out|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_ram_out|q~0_combout\,
	ena => \hgc_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_ram_out|q\(4));

-- Location: LCCOMB_X9_Y7_N0
\hgc_sync_level|no_video~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sync_level|no_video~0_combout\ = (!\SW3~input_o\ & (!\SW2~input_o\ & ((\hgc_sync_level|Equal0~4_combout\) # (!\mda_sync_level|LessThan6~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW3~input_o\,
	datab => \SW2~input_o\,
	datac => \hgc_sync_level|Equal0~4_combout\,
	datad => \mda_sync_level|LessThan6~54_combout\,
	combout => \hgc_sync_level|no_video~0_combout\);

-- Location: FF_X9_Y7_N1
\hgc_sync_level|no_video\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_sync_level|no_video~0_combout\,
	ena => \ega_sync_level|video_trg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sync_level|no_video~q\);

-- Location: LCCOMB_X14_Y13_N2
\hgc_genlock|row_number~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|row_number~9_combout\ = (\hgc_sync_level|hblank~q\ & ((\hgc_genlock|process_13~4_combout\ & ((\hgc_genlock|row_number\(9)))) # (!\hgc_genlock|process_13~4_combout\ & (\hgc_genlock|Add15~18_combout\)))) # (!\hgc_sync_level|hblank~q\ & 
-- (((\hgc_genlock|row_number\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add15~18_combout\,
	datab => \hgc_sync_level|hblank~q\,
	datac => \hgc_genlock|row_number\(9),
	datad => \hgc_genlock|process_13~4_combout\,
	combout => \hgc_genlock|row_number~9_combout\);

-- Location: FF_X14_Y13_N3
\hgc_genlock|row_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|row_number~9_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|row_number\(9));

-- Location: LCCOMB_X14_Y13_N30
\hgc_genlock|Add15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add15~18_combout\ = \hgc_genlock|Add15~17\ $ (\hgc_genlock|row_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|row_number\(9),
	cin => \hgc_genlock|Add15~17\,
	combout => \hgc_genlock|Add15~18_combout\);

-- Location: LCCOMB_X13_Y13_N20
\hgc_genlock|max_row[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_row[4]~0_combout\ = (!\hgc_sync_level|hblank~q\ & \ega_sync_level|vblank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|hblank~q\,
	datab => \ega_sync_level|vblank~q\,
	combout => \hgc_genlock|max_row[4]~0_combout\);

-- Location: FF_X14_Y13_N31
\hgc_genlock|max_row[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~18_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(9));

-- Location: LCCOMB_X12_Y13_N26
\hgc_vga_video|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add3~18_combout\ = \hgc_vga_video|row_number\(9) $ (\hgc_vga_video|Add3~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(9),
	cin => \hgc_vga_video|Add3~17\,
	combout => \hgc_vga_video|Add3~18_combout\);

-- Location: LCCOMB_X12_Y13_N30
\hgc_vga_video|row_number[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|row_number[9]~11_combout\ = (\hgc_vga_video|row_number[9]~0_combout\ & \hgc_vga_video|Add3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number[9]~0_combout\,
	datac => \hgc_vga_video|Add3~18_combout\,
	combout => \hgc_vga_video|row_number[9]~11_combout\);

-- Location: FF_X12_Y13_N31
\hgc_vga_video|row_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|row_number[9]~11_combout\,
	ena => \hgc_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|row_number\(9));

-- Location: FF_X14_Y13_N29
\hgc_genlock|max_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~16_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(8));

-- Location: FF_X14_Y13_N27
\hgc_genlock|max_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~14_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(7));

-- Location: FF_X14_Y13_N25
\hgc_genlock|max_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~12_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(6));

-- Location: FF_X14_Y13_N23
\hgc_genlock|max_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~10_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(5));

-- Location: FF_X14_Y13_N21
\hgc_genlock|max_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~8_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(4));

-- Location: FF_X14_Y13_N19
\hgc_genlock|max_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~6_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(3));

-- Location: FF_X14_Y13_N17
\hgc_genlock|max_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~4_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(2));

-- Location: FF_X14_Y13_N15
\hgc_genlock|max_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~2_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(1));

-- Location: FF_X14_Y13_N13
\hgc_genlock|max_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add15~0_combout\,
	ena => \hgc_genlock|max_row[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_row\(0));

-- Location: LCCOMB_X13_Y13_N0
\hgc_vga_video|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~1_cout\ = CARRY((\hgc_genlock|max_row\(0) & !\hgc_vga_video|row_number\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_row\(0),
	datab => \hgc_vga_video|row_number\(0),
	datad => VCC,
	cout => \hgc_vga_video|LessThan8~1_cout\);

-- Location: LCCOMB_X13_Y13_N2
\hgc_vga_video|LessThan8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~3_cout\ = CARRY((\hgc_genlock|max_row\(1) & (\hgc_vga_video|row_number\(1) & !\hgc_vga_video|LessThan8~1_cout\)) # (!\hgc_genlock|max_row\(1) & ((\hgc_vga_video|row_number\(1)) # (!\hgc_vga_video|LessThan8~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_row\(1),
	datab => \hgc_vga_video|row_number\(1),
	datad => VCC,
	cin => \hgc_vga_video|LessThan8~1_cout\,
	cout => \hgc_vga_video|LessThan8~3_cout\);

-- Location: LCCOMB_X13_Y13_N4
\hgc_vga_video|LessThan8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~5_cout\ = CARRY((\hgc_vga_video|row_number\(2) & (\hgc_genlock|max_row\(2) & !\hgc_vga_video|LessThan8~3_cout\)) # (!\hgc_vga_video|row_number\(2) & ((\hgc_genlock|max_row\(2)) # (!\hgc_vga_video|LessThan8~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(2),
	datab => \hgc_genlock|max_row\(2),
	datad => VCC,
	cin => \hgc_vga_video|LessThan8~3_cout\,
	cout => \hgc_vga_video|LessThan8~5_cout\);

-- Location: LCCOMB_X13_Y13_N6
\hgc_vga_video|LessThan8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~7_cout\ = CARRY((\hgc_vga_video|row_number\(3) & ((!\hgc_vga_video|LessThan8~5_cout\) # (!\hgc_genlock|max_row\(3)))) # (!\hgc_vga_video|row_number\(3) & (!\hgc_genlock|max_row\(3) & !\hgc_vga_video|LessThan8~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(3),
	datab => \hgc_genlock|max_row\(3),
	datad => VCC,
	cin => \hgc_vga_video|LessThan8~5_cout\,
	cout => \hgc_vga_video|LessThan8~7_cout\);

-- Location: LCCOMB_X13_Y13_N8
\hgc_vga_video|LessThan8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~9_cout\ = CARRY((\hgc_genlock|max_row\(4) & ((!\hgc_vga_video|LessThan8~7_cout\) # (!\hgc_vga_video|row_number\(4)))) # (!\hgc_genlock|max_row\(4) & (!\hgc_vga_video|row_number\(4) & !\hgc_vga_video|LessThan8~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_row\(4),
	datab => \hgc_vga_video|row_number\(4),
	datad => VCC,
	cin => \hgc_vga_video|LessThan8~7_cout\,
	cout => \hgc_vga_video|LessThan8~9_cout\);

-- Location: LCCOMB_X13_Y13_N10
\hgc_vga_video|LessThan8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~11_cout\ = CARRY((\hgc_vga_video|row_number\(5) & ((!\hgc_vga_video|LessThan8~9_cout\) # (!\hgc_genlock|max_row\(5)))) # (!\hgc_vga_video|row_number\(5) & (!\hgc_genlock|max_row\(5) & !\hgc_vga_video|LessThan8~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(5),
	datab => \hgc_genlock|max_row\(5),
	datad => VCC,
	cin => \hgc_vga_video|LessThan8~9_cout\,
	cout => \hgc_vga_video|LessThan8~11_cout\);

-- Location: LCCOMB_X13_Y13_N12
\hgc_vga_video|LessThan8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~13_cout\ = CARRY((\hgc_vga_video|row_number\(6) & (\hgc_genlock|max_row\(6) & !\hgc_vga_video|LessThan8~11_cout\)) # (!\hgc_vga_video|row_number\(6) & ((\hgc_genlock|max_row\(6)) # (!\hgc_vga_video|LessThan8~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|row_number\(6),
	datab => \hgc_genlock|max_row\(6),
	datad => VCC,
	cin => \hgc_vga_video|LessThan8~11_cout\,
	cout => \hgc_vga_video|LessThan8~13_cout\);

-- Location: LCCOMB_X13_Y13_N14
\hgc_vga_video|LessThan8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~15_cout\ = CARRY((\hgc_genlock|max_row\(7) & (\hgc_vga_video|row_number\(7) & !\hgc_vga_video|LessThan8~13_cout\)) # (!\hgc_genlock|max_row\(7) & ((\hgc_vga_video|row_number\(7)) # (!\hgc_vga_video|LessThan8~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_row\(7),
	datab => \hgc_vga_video|row_number\(7),
	datad => VCC,
	cin => \hgc_vga_video|LessThan8~13_cout\,
	cout => \hgc_vga_video|LessThan8~15_cout\);

-- Location: LCCOMB_X13_Y13_N16
\hgc_vga_video|LessThan8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~17_cout\ = CARRY((\hgc_genlock|max_row\(8) & ((!\hgc_vga_video|LessThan8~15_cout\) # (!\hgc_vga_video|row_number\(8)))) # (!\hgc_genlock|max_row\(8) & (!\hgc_vga_video|row_number\(8) & !\hgc_vga_video|LessThan8~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_row\(8),
	datab => \hgc_vga_video|row_number\(8),
	datad => VCC,
	cin => \hgc_vga_video|LessThan8~15_cout\,
	cout => \hgc_vga_video|LessThan8~17_cout\);

-- Location: LCCOMB_X13_Y13_N18
\hgc_vga_video|LessThan8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan8~18_combout\ = (\hgc_genlock|max_row\(9) & ((\hgc_vga_video|LessThan8~17_cout\) # (!\hgc_vga_video|row_number\(9)))) # (!\hgc_genlock|max_row\(9) & (\hgc_vga_video|LessThan8~17_cout\ & !\hgc_vga_video|row_number\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_row\(9),
	datad => \hgc_vga_video|row_number\(9),
	cin => \hgc_vga_video|LessThan8~17_cout\,
	combout => \hgc_vga_video|LessThan8~18_combout\);

-- Location: LCCOMB_X12_Y15_N22
\hgc_vga_video|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan6~0_combout\ = (!\hgc_vga_video|vcount\(7) & (!\hgc_vga_video|vcount\(3) & (!\hgc_vga_video|vcount\(8) & \hgc_vga_video|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(7),
	datab => \hgc_vga_video|vcount\(3),
	datac => \hgc_vga_video|vcount\(8),
	datad => \hgc_vga_video|Equal4~3_combout\,
	combout => \hgc_vga_video|LessThan6~0_combout\);

-- Location: LCCOMB_X12_Y15_N28
\hgc_vga_video|process_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_10~0_combout\ = (!\hgc_vga_video|LessThan6~0_combout\ & (\hgc_vga_video|Equal4~1_combout\ & ((\hgc_vga_video|LessThan8~18_combout\) # (\hgc_sync_level|no_video~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|LessThan8~18_combout\,
	datab => \hgc_sync_level|no_video~q\,
	datac => \hgc_vga_video|LessThan6~0_combout\,
	datad => \hgc_vga_video|Equal4~1_combout\,
	combout => \hgc_vga_video|process_10~0_combout\);

-- Location: LCCOMB_X13_Y15_N12
\hgc_vga_video|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan7~0_combout\ = (!\hgc_vga_video|vcount\(3) & (!\hgc_vga_video|vcount\(4) & ((!\hgc_vga_video|vcount\(1)) # (!\hgc_vga_video|vcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(3),
	datab => \hgc_vga_video|vcount\(4),
	datac => \hgc_vga_video|vcount\(0),
	datad => \hgc_vga_video|vcount\(1),
	combout => \hgc_vga_video|LessThan7~0_combout\);

-- Location: LCCOMB_X13_Y15_N30
\hgc_vga_video|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan7~1_combout\ = (((!\hgc_vga_video|vcount\(2) & \hgc_vga_video|LessThan7~0_combout\)) # (!\hgc_vga_video|vcount\(5))) # (!\hgc_vga_video|vcount\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(2),
	datab => \hgc_vga_video|vcount\(6),
	datac => \hgc_vga_video|vcount\(5),
	datad => \hgc_vga_video|LessThan7~0_combout\,
	combout => \hgc_vga_video|LessThan7~1_combout\);

-- Location: LCCOMB_X12_Y15_N0
\hgc_vga_video|process_10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_10~1_combout\ = (\hgc_vga_video|process_10~0_combout\ & (((\hgc_vga_video|LessThan7~1_combout\ & !\hgc_vga_video|vcount\(7))) # (!\hgc_vga_video|vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(8),
	datab => \hgc_vga_video|process_10~0_combout\,
	datac => \hgc_vga_video|LessThan7~1_combout\,
	datad => \hgc_vga_video|vcount\(7),
	combout => \hgc_vga_video|process_10~1_combout\);

-- Location: FF_X12_Y15_N1
\hgc_vga_video|videov\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|process_10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|videov~q\);

-- Location: LCCOMB_X12_Y10_N4
\hgc_genlock|hgc_tick[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hgc_tick[0]~6_combout\ = \hgc_genlock|hgc_tick\(0) $ (VCC)
-- \hgc_genlock|hgc_tick[0]~7\ = CARRY(\hgc_genlock|hgc_tick\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hgc_tick\(0),
	datad => VCC,
	combout => \hgc_genlock|hgc_tick[0]~6_combout\,
	cout => \hgc_genlock|hgc_tick[0]~7\);

-- Location: FF_X12_Y10_N5
\hgc_genlock|hgc_tick[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hgc_tick[0]~6_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hgc_tick\(0));

-- Location: LCCOMB_X12_Y10_N6
\hgc_genlock|hgc_tick[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hgc_tick[1]~8_combout\ = (\hgc_genlock|hgc_tick\(1) & (!\hgc_genlock|hgc_tick[0]~7\)) # (!\hgc_genlock|hgc_tick\(1) & ((\hgc_genlock|hgc_tick[0]~7\) # (GND)))
-- \hgc_genlock|hgc_tick[1]~9\ = CARRY((!\hgc_genlock|hgc_tick[0]~7\) # (!\hgc_genlock|hgc_tick\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hgc_tick\(1),
	datad => VCC,
	cin => \hgc_genlock|hgc_tick[0]~7\,
	combout => \hgc_genlock|hgc_tick[1]~8_combout\,
	cout => \hgc_genlock|hgc_tick[1]~9\);

-- Location: FF_X12_Y10_N7
\hgc_genlock|hgc_tick[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hgc_tick[1]~8_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hgc_tick\(1));

-- Location: LCCOMB_X12_Y10_N8
\hgc_genlock|hgc_tick[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hgc_tick[2]~10_combout\ = (\hgc_genlock|hgc_tick\(2) & (\hgc_genlock|hgc_tick[1]~9\ $ (GND))) # (!\hgc_genlock|hgc_tick\(2) & (!\hgc_genlock|hgc_tick[1]~9\ & VCC))
-- \hgc_genlock|hgc_tick[2]~11\ = CARRY((\hgc_genlock|hgc_tick\(2) & !\hgc_genlock|hgc_tick[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hgc_tick\(2),
	datad => VCC,
	cin => \hgc_genlock|hgc_tick[1]~9\,
	combout => \hgc_genlock|hgc_tick[2]~10_combout\,
	cout => \hgc_genlock|hgc_tick[2]~11\);

-- Location: FF_X12_Y10_N9
\hgc_genlock|hgc_tick[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hgc_tick[2]~10_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hgc_tick\(2));

-- Location: LCCOMB_X12_Y10_N10
\hgc_genlock|hgc_tick[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hgc_tick[3]~12_combout\ = (\hgc_genlock|hgc_tick\(3) & (!\hgc_genlock|hgc_tick[2]~11\)) # (!\hgc_genlock|hgc_tick\(3) & ((\hgc_genlock|hgc_tick[2]~11\) # (GND)))
-- \hgc_genlock|hgc_tick[3]~13\ = CARRY((!\hgc_genlock|hgc_tick[2]~11\) # (!\hgc_genlock|hgc_tick\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hgc_tick\(3),
	datad => VCC,
	cin => \hgc_genlock|hgc_tick[2]~11\,
	combout => \hgc_genlock|hgc_tick[3]~12_combout\,
	cout => \hgc_genlock|hgc_tick[3]~13\);

-- Location: FF_X12_Y10_N11
\hgc_genlock|hgc_tick[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hgc_tick[3]~12_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hgc_tick\(3));

-- Location: LCCOMB_X12_Y10_N12
\hgc_genlock|hgc_tick[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hgc_tick[4]~14_combout\ = (\hgc_genlock|hgc_tick\(4) & (\hgc_genlock|hgc_tick[3]~13\ $ (GND))) # (!\hgc_genlock|hgc_tick\(4) & (!\hgc_genlock|hgc_tick[3]~13\ & VCC))
-- \hgc_genlock|hgc_tick[4]~15\ = CARRY((\hgc_genlock|hgc_tick\(4) & !\hgc_genlock|hgc_tick[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hgc_tick\(4),
	datad => VCC,
	cin => \hgc_genlock|hgc_tick[3]~13\,
	combout => \hgc_genlock|hgc_tick[4]~14_combout\,
	cout => \hgc_genlock|hgc_tick[4]~15\);

-- Location: FF_X12_Y10_N13
\hgc_genlock|hgc_tick[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hgc_tick[4]~14_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hgc_tick\(4));

-- Location: LCCOMB_X12_Y10_N14
\hgc_genlock|hgc_tick[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hgc_tick[5]~16_combout\ = \hgc_genlock|hgc_tick\(5) $ (\hgc_genlock|hgc_tick[4]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hgc_tick\(5),
	cin => \hgc_genlock|hgc_tick[4]~15\,
	combout => \hgc_genlock|hgc_tick[5]~16_combout\);

-- Location: FF_X12_Y10_N15
\hgc_genlock|hgc_tick[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hgc_tick[5]~16_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hgc_tick\(5));

-- Location: LCCOMB_X12_Y10_N18
\hgc_genlock|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Equal1~0_combout\ = (\hgc_genlock|hgc_tick\(1) & (\hgc_genlock|hgc_tick\(2) & (\hgc_genlock|hgc_tick\(0) & \hgc_genlock|hgc_tick\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hgc_tick\(1),
	datab => \hgc_genlock|hgc_tick\(2),
	datac => \hgc_genlock|hgc_tick\(0),
	datad => \hgc_genlock|hgc_tick\(3),
	combout => \hgc_genlock|Equal1~0_combout\);

-- Location: LCCOMB_X12_Y10_N26
\hgc_genlock|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Equal1~1_combout\ = (\hgc_genlock|hgc_tick\(4) & (\hgc_genlock|hgc_tick\(5) & \hgc_genlock|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hgc_tick\(4),
	datac => \hgc_genlock|hgc_tick\(5),
	datad => \hgc_genlock|Equal1~0_combout\,
	combout => \hgc_genlock|Equal1~1_combout\);

-- Location: LCCOMB_X11_Y8_N0
\hgc_genlock|hcount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[0]~14_combout\ = (\hgc_genlock|Equal1~1_combout\ & (\hgc_genlock|hcount\(0) & VCC)) # (!\hgc_genlock|Equal1~1_combout\ & (\hgc_genlock|hcount\(0) $ (VCC)))
-- \hgc_genlock|hcount[0]~15\ = CARRY((!\hgc_genlock|Equal1~1_combout\ & \hgc_genlock|hcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Equal1~1_combout\,
	datab => \hgc_genlock|hcount\(0),
	datad => VCC,
	combout => \hgc_genlock|hcount[0]~14_combout\,
	cout => \hgc_genlock|hcount[0]~15\);

-- Location: FF_X11_Y8_N1
\hgc_genlock|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[0]~14_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(0));

-- Location: LCCOMB_X11_Y8_N2
\hgc_genlock|hcount[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[1]~16_combout\ = (\hgc_genlock|hcount\(1) & (!\hgc_genlock|hcount[0]~15\)) # (!\hgc_genlock|hcount\(1) & ((\hgc_genlock|hcount[0]~15\) # (GND)))
-- \hgc_genlock|hcount[1]~17\ = CARRY((!\hgc_genlock|hcount[0]~15\) # (!\hgc_genlock|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(1),
	datad => VCC,
	cin => \hgc_genlock|hcount[0]~15\,
	combout => \hgc_genlock|hcount[1]~16_combout\,
	cout => \hgc_genlock|hcount[1]~17\);

-- Location: FF_X11_Y8_N3
\hgc_genlock|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[1]~16_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(1));

-- Location: LCCOMB_X11_Y8_N4
\hgc_genlock|hcount[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[2]~18_combout\ = (\hgc_genlock|hcount\(2) & (\hgc_genlock|hcount[1]~17\ $ (GND))) # (!\hgc_genlock|hcount\(2) & (!\hgc_genlock|hcount[1]~17\ & VCC))
-- \hgc_genlock|hcount[2]~19\ = CARRY((\hgc_genlock|hcount\(2) & !\hgc_genlock|hcount[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(2),
	datad => VCC,
	cin => \hgc_genlock|hcount[1]~17\,
	combout => \hgc_genlock|hcount[2]~18_combout\,
	cout => \hgc_genlock|hcount[2]~19\);

-- Location: FF_X11_Y8_N5
\hgc_genlock|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[2]~18_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(2));

-- Location: LCCOMB_X12_Y8_N22
\hgc_genlock|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Equal2~0_combout\ = (\hgc_genlock|hcount\(2) & (\hgc_genlock|hcount\(0) & \hgc_genlock|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(2),
	datac => \hgc_genlock|hcount\(0),
	datad => \hgc_genlock|hcount\(1),
	combout => \hgc_genlock|Equal2~0_combout\);

-- Location: LCCOMB_X11_Y8_N6
\hgc_genlock|hcount[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[3]~20_combout\ = (\hgc_genlock|hcount\(3) & (!\hgc_genlock|hcount[2]~19\)) # (!\hgc_genlock|hcount\(3) & ((\hgc_genlock|hcount[2]~19\) # (GND)))
-- \hgc_genlock|hcount[3]~21\ = CARRY((!\hgc_genlock|hcount[2]~19\) # (!\hgc_genlock|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(3),
	datad => VCC,
	cin => \hgc_genlock|hcount[2]~19\,
	combout => \hgc_genlock|hcount[3]~20_combout\,
	cout => \hgc_genlock|hcount[3]~21\);

-- Location: FF_X11_Y8_N7
\hgc_genlock|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[3]~20_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(3));

-- Location: LCCOMB_X11_Y8_N8
\hgc_genlock|hcount[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[4]~22_combout\ = (\hgc_genlock|hcount\(4) & (\hgc_genlock|hcount[3]~21\ $ (GND))) # (!\hgc_genlock|hcount\(4) & (!\hgc_genlock|hcount[3]~21\ & VCC))
-- \hgc_genlock|hcount[4]~23\ = CARRY((\hgc_genlock|hcount\(4) & !\hgc_genlock|hcount[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(4),
	datad => VCC,
	cin => \hgc_genlock|hcount[3]~21\,
	combout => \hgc_genlock|hcount[4]~22_combout\,
	cout => \hgc_genlock|hcount[4]~23\);

-- Location: FF_X11_Y8_N9
\hgc_genlock|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[4]~22_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(4));

-- Location: LCCOMB_X11_Y8_N10
\hgc_genlock|hcount[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[5]~24_combout\ = (\hgc_genlock|hcount\(5) & (!\hgc_genlock|hcount[4]~23\)) # (!\hgc_genlock|hcount\(5) & ((\hgc_genlock|hcount[4]~23\) # (GND)))
-- \hgc_genlock|hcount[5]~25\ = CARRY((!\hgc_genlock|hcount[4]~23\) # (!\hgc_genlock|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(5),
	datad => VCC,
	cin => \hgc_genlock|hcount[4]~23\,
	combout => \hgc_genlock|hcount[5]~24_combout\,
	cout => \hgc_genlock|hcount[5]~25\);

-- Location: FF_X11_Y8_N11
\hgc_genlock|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[5]~24_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(5));

-- Location: LCCOMB_X11_Y8_N12
\hgc_genlock|hcount[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[6]~26_combout\ = (\hgc_genlock|hcount\(6) & (\hgc_genlock|hcount[5]~25\ $ (GND))) # (!\hgc_genlock|hcount\(6) & (!\hgc_genlock|hcount[5]~25\ & VCC))
-- \hgc_genlock|hcount[6]~27\ = CARRY((\hgc_genlock|hcount\(6) & !\hgc_genlock|hcount[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(6),
	datad => VCC,
	cin => \hgc_genlock|hcount[5]~25\,
	combout => \hgc_genlock|hcount[6]~26_combout\,
	cout => \hgc_genlock|hcount[6]~27\);

-- Location: FF_X11_Y8_N13
\hgc_genlock|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[6]~26_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(6));

-- Location: LCCOMB_X11_Y8_N14
\hgc_genlock|hcount[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[7]~28_combout\ = (\hgc_genlock|hcount\(7) & (!\hgc_genlock|hcount[6]~27\)) # (!\hgc_genlock|hcount\(7) & ((\hgc_genlock|hcount[6]~27\) # (GND)))
-- \hgc_genlock|hcount[7]~29\ = CARRY((!\hgc_genlock|hcount[6]~27\) # (!\hgc_genlock|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(7),
	datad => VCC,
	cin => \hgc_genlock|hcount[6]~27\,
	combout => \hgc_genlock|hcount[7]~28_combout\,
	cout => \hgc_genlock|hcount[7]~29\);

-- Location: FF_X11_Y8_N15
\hgc_genlock|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[7]~28_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(7));

-- Location: LCCOMB_X11_Y8_N16
\hgc_genlock|hcount[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[8]~30_combout\ = (\hgc_genlock|hcount\(8) & (\hgc_genlock|hcount[7]~29\ $ (GND))) # (!\hgc_genlock|hcount\(8) & (!\hgc_genlock|hcount[7]~29\ & VCC))
-- \hgc_genlock|hcount[8]~31\ = CARRY((\hgc_genlock|hcount\(8) & !\hgc_genlock|hcount[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(8),
	datad => VCC,
	cin => \hgc_genlock|hcount[7]~29\,
	combout => \hgc_genlock|hcount[8]~30_combout\,
	cout => \hgc_genlock|hcount[8]~31\);

-- Location: FF_X11_Y8_N17
\hgc_genlock|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[8]~30_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(8));

-- Location: LCCOMB_X11_Y8_N18
\hgc_genlock|hcount[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[9]~32_combout\ = (\hgc_genlock|hcount\(9) & (!\hgc_genlock|hcount[8]~31\)) # (!\hgc_genlock|hcount\(9) & ((\hgc_genlock|hcount[8]~31\) # (GND)))
-- \hgc_genlock|hcount[9]~33\ = CARRY((!\hgc_genlock|hcount[8]~31\) # (!\hgc_genlock|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(9),
	datad => VCC,
	cin => \hgc_genlock|hcount[8]~31\,
	combout => \hgc_genlock|hcount[9]~32_combout\,
	cout => \hgc_genlock|hcount[9]~33\);

-- Location: FF_X11_Y8_N19
\hgc_genlock|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[9]~32_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(9));

-- Location: LCCOMB_X11_Y8_N20
\hgc_genlock|hcount[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[10]~34_combout\ = (\hgc_genlock|hcount\(10) & (\hgc_genlock|hcount[9]~33\ $ (GND))) # (!\hgc_genlock|hcount\(10) & (!\hgc_genlock|hcount[9]~33\ & VCC))
-- \hgc_genlock|hcount[10]~35\ = CARRY((\hgc_genlock|hcount\(10) & !\hgc_genlock|hcount[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(10),
	datad => VCC,
	cin => \hgc_genlock|hcount[9]~33\,
	combout => \hgc_genlock|hcount[10]~34_combout\,
	cout => \hgc_genlock|hcount[10]~35\);

-- Location: FF_X11_Y8_N21
\hgc_genlock|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[10]~34_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(10));

-- Location: LCCOMB_X11_Y8_N22
\hgc_genlock|hcount[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[11]~36_combout\ = (\hgc_genlock|hcount\(11) & (!\hgc_genlock|hcount[10]~35\)) # (!\hgc_genlock|hcount\(11) & ((\hgc_genlock|hcount[10]~35\) # (GND)))
-- \hgc_genlock|hcount[11]~37\ = CARRY((!\hgc_genlock|hcount[10]~35\) # (!\hgc_genlock|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(11),
	datad => VCC,
	cin => \hgc_genlock|hcount[10]~35\,
	combout => \hgc_genlock|hcount[11]~36_combout\,
	cout => \hgc_genlock|hcount[11]~37\);

-- Location: FF_X11_Y8_N23
\hgc_genlock|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[11]~36_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(11));

-- Location: LCCOMB_X11_Y8_N24
\hgc_genlock|hcount[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[12]~38_combout\ = (\hgc_genlock|hcount\(12) & (\hgc_genlock|hcount[11]~37\ $ (GND))) # (!\hgc_genlock|hcount\(12) & (!\hgc_genlock|hcount[11]~37\ & VCC))
-- \hgc_genlock|hcount[12]~39\ = CARRY((\hgc_genlock|hcount\(12) & !\hgc_genlock|hcount[11]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(12),
	datad => VCC,
	cin => \hgc_genlock|hcount[11]~37\,
	combout => \hgc_genlock|hcount[12]~38_combout\,
	cout => \hgc_genlock|hcount[12]~39\);

-- Location: FF_X11_Y8_N25
\hgc_genlock|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[12]~38_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(12));

-- Location: LCCOMB_X11_Y8_N26
\hgc_genlock|hcount[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|hcount[13]~40_combout\ = \hgc_genlock|hcount\(13) $ (\hgc_genlock|hcount[12]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(13),
	cin => \hgc_genlock|hcount[12]~39\,
	combout => \hgc_genlock|hcount[13]~40_combout\);

-- Location: FF_X11_Y8_N27
\hgc_genlock|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|hcount[13]~40_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|hcount\(13));

-- Location: LCCOMB_X11_Y8_N30
\hgc_genlock|LessThan12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan12~0_combout\ = (\hgc_genlock|hcount\(6) & ((\hgc_genlock|hcount\(5)) # ((\hgc_genlock|hcount\(4)) # (\hgc_genlock|hcount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(5),
	datab => \hgc_genlock|hcount\(4),
	datac => \hgc_genlock|hcount\(6),
	datad => \hgc_genlock|hcount\(3),
	combout => \hgc_genlock|LessThan12~0_combout\);

-- Location: LCCOMB_X11_Y8_N28
\hgc_genlock|process_12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_12~0_combout\ = (\hgc_genlock|hcount\(8) & ((\hgc_genlock|hcount\(11)) # ((\hgc_genlock|hcount\(7) & \hgc_genlock|LessThan12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(11),
	datab => \hgc_genlock|hcount\(7),
	datac => \hgc_genlock|LessThan12~0_combout\,
	datad => \hgc_genlock|hcount\(8),
	combout => \hgc_genlock|process_12~0_combout\);

-- Location: LCCOMB_X12_Y8_N20
\hgc_genlock|process_12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_12~1_combout\ = (\hgc_genlock|hcount\(10)) # ((\hgc_genlock|hcount\(9) & ((\hgc_genlock|process_12~0_combout\) # (!\hgc_genlock|hcount\(12)))) # (!\hgc_genlock|hcount\(9) & (!\hgc_genlock|hcount\(12) & 
-- \hgc_genlock|process_12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(9),
	datab => \hgc_genlock|hcount\(10),
	datac => \hgc_genlock|hcount\(12),
	datad => \hgc_genlock|process_12~0_combout\,
	combout => \hgc_genlock|process_12~1_combout\);

-- Location: LCCOMB_X12_Y8_N2
\hgc_genlock|process_12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_12~2_combout\ = (!\hgc_genlock|hcount\(13) & ((\hgc_genlock|hcount\(12) & ((!\hgc_genlock|process_12~1_combout\) # (!\hgc_genlock|hcount\(11)))) # (!\hgc_genlock|hcount\(12) & ((\hgc_genlock|hcount\(11)) # 
-- (\hgc_genlock|process_12~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(12),
	datab => \hgc_genlock|hcount\(11),
	datac => \hgc_genlock|hcount\(13),
	datad => \hgc_genlock|process_12~1_combout\,
	combout => \hgc_genlock|process_12~2_combout\);

-- Location: LCCOMB_X12_Y8_N10
\hgc_genlock|col_number~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~0_combout\ = (\hgc_genlock|Equal2~0_combout\ & (!\hgc_genlock|Equal1~1_combout\ & \hgc_genlock|process_12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Equal2~0_combout\,
	datac => \hgc_genlock|Equal1~1_combout\,
	datad => \hgc_genlock|process_12~2_combout\,
	combout => \hgc_genlock|col_number~0_combout\);

-- Location: LCCOMB_X13_Y10_N0
\hgc_genlock|col_number~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~10_combout\ = \hgc_genlock|col_number\(0) $ (\hgc_genlock|col_number~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|col_number\(0),
	datad => \hgc_genlock|col_number~0_combout\,
	combout => \hgc_genlock|col_number~10_combout\);

-- Location: FF_X13_Y10_N1
\hgc_genlock|col_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~10_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(0));

-- Location: LCCOMB_X13_Y11_N6
\hgc_genlock|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~1\ = CARRY(\hgc_genlock|col_number\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|col_number\(0),
	datad => VCC,
	cout => \hgc_genlock|Add16~1\);

-- Location: LCCOMB_X13_Y11_N8
\hgc_genlock|Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~2_combout\ = (\hgc_genlock|col_number\(1) & (!\hgc_genlock|Add16~1\)) # (!\hgc_genlock|col_number\(1) & ((\hgc_genlock|Add16~1\) # (GND)))
-- \hgc_genlock|Add16~3\ = CARRY((!\hgc_genlock|Add16~1\) # (!\hgc_genlock|col_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(1),
	datad => VCC,
	cin => \hgc_genlock|Add16~1\,
	combout => \hgc_genlock|Add16~2_combout\,
	cout => \hgc_genlock|Add16~3\);

-- Location: LCCOMB_X14_Y11_N6
\hgc_genlock|col_number~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~3_combout\ = (\hgc_genlock|col_number~0_combout\ & (\hgc_genlock|Add16~2_combout\)) # (!\hgc_genlock|col_number~0_combout\ & ((\hgc_genlock|col_number\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~2_combout\,
	datac => \hgc_genlock|col_number\(1),
	datad => \hgc_genlock|col_number~0_combout\,
	combout => \hgc_genlock|col_number~3_combout\);

-- Location: FF_X14_Y11_N7
\hgc_genlock|col_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~3_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(1));

-- Location: LCCOMB_X13_Y11_N10
\hgc_genlock|Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~4_combout\ = (\hgc_genlock|col_number\(2) & (\hgc_genlock|Add16~3\ $ (GND))) # (!\hgc_genlock|col_number\(2) & (!\hgc_genlock|Add16~3\ & VCC))
-- \hgc_genlock|Add16~5\ = CARRY((\hgc_genlock|col_number\(2) & !\hgc_genlock|Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|col_number\(2),
	datad => VCC,
	cin => \hgc_genlock|Add16~3\,
	combout => \hgc_genlock|Add16~4_combout\,
	cout => \hgc_genlock|Add16~5\);

-- Location: LCCOMB_X14_Y11_N12
\hgc_genlock|col_number~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~4_combout\ = (\hgc_genlock|col_number~0_combout\ & (\hgc_genlock|Add16~4_combout\)) # (!\hgc_genlock|col_number~0_combout\ & ((\hgc_genlock|col_number\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~4_combout\,
	datac => \hgc_genlock|col_number\(2),
	datad => \hgc_genlock|col_number~0_combout\,
	combout => \hgc_genlock|col_number~4_combout\);

-- Location: FF_X14_Y11_N13
\hgc_genlock|col_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~4_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(2));

-- Location: LCCOMB_X13_Y11_N12
\hgc_genlock|Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~6_combout\ = (\hgc_genlock|col_number\(3) & (!\hgc_genlock|Add16~5\)) # (!\hgc_genlock|col_number\(3) & ((\hgc_genlock|Add16~5\) # (GND)))
-- \hgc_genlock|Add16~7\ = CARRY((!\hgc_genlock|Add16~5\) # (!\hgc_genlock|col_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(3),
	datad => VCC,
	cin => \hgc_genlock|Add16~5\,
	combout => \hgc_genlock|Add16~6_combout\,
	cout => \hgc_genlock|Add16~7\);

-- Location: LCCOMB_X14_Y11_N20
\hgc_genlock|col_number~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~5_combout\ = (\hgc_genlock|col_number~0_combout\ & (\hgc_genlock|Add16~6_combout\)) # (!\hgc_genlock|col_number~0_combout\ & ((\hgc_genlock|col_number\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~6_combout\,
	datac => \hgc_genlock|col_number\(3),
	datad => \hgc_genlock|col_number~0_combout\,
	combout => \hgc_genlock|col_number~5_combout\);

-- Location: FF_X14_Y11_N21
\hgc_genlock|col_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~5_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(3));

-- Location: LCCOMB_X13_Y11_N14
\hgc_genlock|Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~8_combout\ = (\hgc_genlock|col_number\(4) & (\hgc_genlock|Add16~7\ $ (GND))) # (!\hgc_genlock|col_number\(4) & (!\hgc_genlock|Add16~7\ & VCC))
-- \hgc_genlock|Add16~9\ = CARRY((\hgc_genlock|col_number\(4) & !\hgc_genlock|Add16~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(4),
	datad => VCC,
	cin => \hgc_genlock|Add16~7\,
	combout => \hgc_genlock|Add16~8_combout\,
	cout => \hgc_genlock|Add16~9\);

-- Location: LCCOMB_X14_Y11_N4
\hgc_genlock|col_number~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~6_combout\ = (\hgc_genlock|col_number~0_combout\ & (\hgc_genlock|Add16~8_combout\)) # (!\hgc_genlock|col_number~0_combout\ & ((\hgc_genlock|col_number\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~8_combout\,
	datac => \hgc_genlock|col_number\(4),
	datad => \hgc_genlock|col_number~0_combout\,
	combout => \hgc_genlock|col_number~6_combout\);

-- Location: FF_X14_Y11_N5
\hgc_genlock|col_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~6_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(4));

-- Location: LCCOMB_X13_Y11_N16
\hgc_genlock|Add16~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~10_combout\ = (\hgc_genlock|col_number\(5) & (!\hgc_genlock|Add16~9\)) # (!\hgc_genlock|col_number\(5) & ((\hgc_genlock|Add16~9\) # (GND)))
-- \hgc_genlock|Add16~11\ = CARRY((!\hgc_genlock|Add16~9\) # (!\hgc_genlock|col_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|col_number\(5),
	datad => VCC,
	cin => \hgc_genlock|Add16~9\,
	combout => \hgc_genlock|Add16~10_combout\,
	cout => \hgc_genlock|Add16~11\);

-- Location: LCCOMB_X13_Y10_N18
\hgc_genlock|col_number~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~7_combout\ = (\hgc_genlock|col_number~0_combout\ & (\hgc_genlock|Add16~10_combout\)) # (!\hgc_genlock|col_number~0_combout\ & ((\hgc_genlock|col_number\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add16~10_combout\,
	datac => \hgc_genlock|col_number\(5),
	datad => \hgc_genlock|col_number~0_combout\,
	combout => \hgc_genlock|col_number~7_combout\);

-- Location: FF_X13_Y10_N19
\hgc_genlock|col_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~7_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(5));

-- Location: LCCOMB_X13_Y11_N18
\hgc_genlock|Add16~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~12_combout\ = (\hgc_genlock|col_number\(6) & (\hgc_genlock|Add16~11\ $ (GND))) # (!\hgc_genlock|col_number\(6) & (!\hgc_genlock|Add16~11\ & VCC))
-- \hgc_genlock|Add16~13\ = CARRY((\hgc_genlock|col_number\(6) & !\hgc_genlock|Add16~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|col_number\(6),
	datad => VCC,
	cin => \hgc_genlock|Add16~11\,
	combout => \hgc_genlock|Add16~12_combout\,
	cout => \hgc_genlock|Add16~13\);

-- Location: LCCOMB_X14_Y11_N0
\hgc_genlock|col_number~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~2_combout\ = (\hgc_genlock|col_number~0_combout\ & (\hgc_genlock|Add16~12_combout\)) # (!\hgc_genlock|col_number~0_combout\ & ((\hgc_genlock|col_number\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|Add16~12_combout\,
	datac => \hgc_genlock|col_number\(6),
	datad => \hgc_genlock|col_number~0_combout\,
	combout => \hgc_genlock|col_number~2_combout\);

-- Location: FF_X14_Y11_N1
\hgc_genlock|col_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~2_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(6));

-- Location: LCCOMB_X13_Y11_N20
\hgc_genlock|Add16~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~14_combout\ = (\hgc_genlock|col_number\(7) & (!\hgc_genlock|Add16~13\)) # (!\hgc_genlock|col_number\(7) & ((\hgc_genlock|Add16~13\) # (GND)))
-- \hgc_genlock|Add16~15\ = CARRY((!\hgc_genlock|Add16~13\) # (!\hgc_genlock|col_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(7),
	datad => VCC,
	cin => \hgc_genlock|Add16~13\,
	combout => \hgc_genlock|Add16~14_combout\,
	cout => \hgc_genlock|Add16~15\);

-- Location: LCCOMB_X13_Y11_N30
\hgc_genlock|col_number~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~1_combout\ = (\hgc_genlock|col_number~0_combout\ & ((\hgc_genlock|Add16~14_combout\))) # (!\hgc_genlock|col_number~0_combout\ & (\hgc_genlock|col_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|col_number~0_combout\,
	datac => \hgc_genlock|col_number\(7),
	datad => \hgc_genlock|Add16~14_combout\,
	combout => \hgc_genlock|col_number~1_combout\);

-- Location: FF_X13_Y11_N31
\hgc_genlock|col_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~1_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(7));

-- Location: LCCOMB_X13_Y11_N22
\hgc_genlock|Add16~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~16_combout\ = (\hgc_genlock|col_number\(8) & (\hgc_genlock|Add16~15\ $ (GND))) # (!\hgc_genlock|col_number\(8) & (!\hgc_genlock|Add16~15\ & VCC))
-- \hgc_genlock|Add16~17\ = CARRY((\hgc_genlock|col_number\(8) & !\hgc_genlock|Add16~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|col_number\(8),
	datad => VCC,
	cin => \hgc_genlock|Add16~15\,
	combout => \hgc_genlock|Add16~16_combout\,
	cout => \hgc_genlock|Add16~17\);

-- Location: LCCOMB_X13_Y10_N10
\hgc_genlock|col_number~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~9_combout\ = (\hgc_genlock|col_number~0_combout\ & ((\hgc_genlock|Add16~16_combout\))) # (!\hgc_genlock|col_number~0_combout\ & (\hgc_genlock|col_number\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number~0_combout\,
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|Add16~16_combout\,
	combout => \hgc_genlock|col_number~9_combout\);

-- Location: FF_X13_Y10_N11
\hgc_genlock|col_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~9_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(8));

-- Location: LCCOMB_X13_Y11_N24
\hgc_genlock|Add16~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add16~18_combout\ = \hgc_genlock|Add16~17\ $ (\hgc_genlock|col_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|col_number\(9),
	cin => \hgc_genlock|Add16~17\,
	combout => \hgc_genlock|Add16~18_combout\);

-- Location: LCCOMB_X13_Y11_N28
\hgc_genlock|col_number~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|col_number~8_combout\ = (\hgc_genlock|col_number~0_combout\ & ((\hgc_genlock|Add16~18_combout\))) # (!\hgc_genlock|col_number~0_combout\ & (\hgc_genlock|col_number\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|col_number~0_combout\,
	datac => \hgc_genlock|col_number\(9),
	datad => \hgc_genlock|Add16~18_combout\,
	combout => \hgc_genlock|col_number~8_combout\);

-- Location: FF_X13_Y11_N29
\hgc_genlock|col_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|col_number~8_combout\,
	sclr => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|col_number\(9));

-- Location: LCCOMB_X14_Y11_N30
\hgc_genlock|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan9~0_combout\ = (!\hgc_genlock|col_number\(4) & (((!\hgc_genlock|col_number\(1)) # (!\hgc_genlock|col_number\(0))) # (!\hgc_genlock|col_number\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(2),
	datab => \hgc_genlock|col_number\(4),
	datac => \hgc_genlock|col_number\(0),
	datad => \hgc_genlock|col_number\(1),
	combout => \hgc_genlock|LessThan9~0_combout\);

-- Location: LCCOMB_X13_Y10_N26
\hgc_ram_in|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_in|process_0~2_combout\ = (!\hgc_genlock|col_number\(7) & !\hgc_genlock|col_number\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_genlock|col_number\(7),
	datad => \hgc_genlock|col_number\(6),
	combout => \hgc_ram_in|process_0~2_combout\);

-- Location: LCCOMB_X14_Y11_N28
\hgc_genlock|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan9~1_combout\ = (\hgc_ram_in|process_0~2_combout\ & (((\hgc_genlock|LessThan9~0_combout\ & !\hgc_genlock|col_number\(3))) # (!\hgc_genlock|col_number\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|LessThan9~0_combout\,
	datab => \hgc_genlock|col_number\(3),
	datac => \hgc_genlock|col_number\(5),
	datad => \hgc_ram_in|process_0~2_combout\,
	combout => \hgc_genlock|LessThan9~1_combout\);

-- Location: LCCOMB_X13_Y11_N2
\hgc_genlock|max_col~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~0_combout\ = (\hgc_genlock|Add16~18_combout\) # ((\hgc_genlock|col_number\(9) & (\hgc_genlock|col_number\(8) & !\hgc_genlock|LessThan9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(9),
	datab => \hgc_genlock|Add16~18_combout\,
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|LessThan9~1_combout\,
	combout => \hgc_genlock|max_col~0_combout\);

-- Location: FF_X13_Y11_N3
\hgc_genlock|max_col[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~0_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(9));

-- Location: LCCOMB_X13_Y11_N4
\hgc_genlock|max_col~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~1_combout\ = (\hgc_genlock|Add16~16_combout\) # ((\hgc_genlock|col_number\(9) & (\hgc_genlock|col_number\(8) & !\hgc_genlock|LessThan9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~16_combout\,
	datab => \hgc_genlock|col_number\(9),
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|LessThan9~1_combout\,
	combout => \hgc_genlock|max_col~1_combout\);

-- Location: FF_X13_Y11_N5
\hgc_genlock|max_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~1_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(8));

-- Location: LCCOMB_X13_Y11_N0
\hgc_genlock|max_col~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~2_combout\ = (\hgc_genlock|Add16~14_combout\ & (((\hgc_genlock|LessThan9~1_combout\) # (!\hgc_genlock|col_number\(8))) # (!\hgc_genlock|col_number\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(9),
	datab => \hgc_genlock|Add16~14_combout\,
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|LessThan9~1_combout\,
	combout => \hgc_genlock|max_col~2_combout\);

-- Location: FF_X13_Y11_N1
\hgc_genlock|max_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~2_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(7));

-- Location: LCCOMB_X14_Y11_N8
\hgc_genlock|max_col~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~3_combout\ = (\hgc_genlock|Add16~12_combout\ & (((\hgc_genlock|LessThan9~1_combout\) # (!\hgc_genlock|col_number\(8))) # (!\hgc_genlock|col_number\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(9),
	datab => \hgc_genlock|LessThan9~1_combout\,
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|Add16~12_combout\,
	combout => \hgc_genlock|max_col~3_combout\);

-- Location: FF_X14_Y11_N9
\hgc_genlock|max_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~3_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(6));

-- Location: LCCOMB_X13_Y11_N26
\hgc_genlock|max_col~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~4_combout\ = (\hgc_genlock|Add16~10_combout\) # ((\hgc_genlock|col_number\(9) & (\hgc_genlock|col_number\(8) & !\hgc_genlock|LessThan9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~10_combout\,
	datab => \hgc_genlock|col_number\(9),
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|LessThan9~1_combout\,
	combout => \hgc_genlock|max_col~4_combout\);

-- Location: FF_X13_Y11_N27
\hgc_genlock|max_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~4_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(5));

-- Location: LCCOMB_X14_Y11_N2
\hgc_genlock|max_col~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~5_combout\ = (\hgc_genlock|Add16~8_combout\ & (((\hgc_genlock|LessThan9~1_combout\) # (!\hgc_genlock|col_number\(8))) # (!\hgc_genlock|col_number\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~8_combout\,
	datab => \hgc_genlock|col_number\(9),
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|LessThan9~1_combout\,
	combout => \hgc_genlock|max_col~5_combout\);

-- Location: FF_X14_Y11_N3
\hgc_genlock|max_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~5_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(4));

-- Location: LCCOMB_X14_Y11_N10
\hgc_genlock|max_col~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~6_combout\ = (\hgc_genlock|Add16~6_combout\ & (((\hgc_genlock|LessThan9~1_combout\) # (!\hgc_genlock|col_number\(8))) # (!\hgc_genlock|col_number\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~6_combout\,
	datab => \hgc_genlock|col_number\(9),
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|LessThan9~1_combout\,
	combout => \hgc_genlock|max_col~6_combout\);

-- Location: FF_X14_Y11_N11
\hgc_genlock|max_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~6_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(3));

-- Location: LCCOMB_X14_Y11_N18
\hgc_genlock|max_col~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~7_combout\ = (\hgc_genlock|Add16~4_combout\) # ((\hgc_genlock|col_number\(9) & (\hgc_genlock|col_number\(8) & !\hgc_genlock|LessThan9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~4_combout\,
	datab => \hgc_genlock|col_number\(9),
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|LessThan9~1_combout\,
	combout => \hgc_genlock|max_col~7_combout\);

-- Location: FF_X14_Y11_N19
\hgc_genlock|max_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~7_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(2));

-- Location: LCCOMB_X14_Y11_N22
\hgc_genlock|max_col~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~8_combout\ = (\hgc_genlock|Add16~2_combout\) # ((\hgc_genlock|col_number\(9) & (\hgc_genlock|col_number\(8) & !\hgc_genlock|LessThan9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Add16~2_combout\,
	datab => \hgc_genlock|col_number\(9),
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|LessThan9~1_combout\,
	combout => \hgc_genlock|max_col~8_combout\);

-- Location: FF_X14_Y11_N23
\hgc_genlock|max_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~8_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(1));

-- Location: LCCOMB_X13_Y14_N6
\hgc_vga_video|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add4~1_cout\ = CARRY(\hgc_genlock|max_col\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|max_col\(1),
	datad => VCC,
	cout => \hgc_vga_video|Add4~1_cout\);

-- Location: LCCOMB_X13_Y14_N8
\hgc_vga_video|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add4~2_combout\ = (\hgc_genlock|max_col\(2) & (\hgc_vga_video|Add4~1_cout\ & VCC)) # (!\hgc_genlock|max_col\(2) & (!\hgc_vga_video|Add4~1_cout\))
-- \hgc_vga_video|Add4~3\ = CARRY((!\hgc_genlock|max_col\(2) & !\hgc_vga_video|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_col\(2),
	datad => VCC,
	cin => \hgc_vga_video|Add4~1_cout\,
	combout => \hgc_vga_video|Add4~2_combout\,
	cout => \hgc_vga_video|Add4~3\);

-- Location: LCCOMB_X13_Y14_N10
\hgc_vga_video|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add4~4_combout\ = (\hgc_genlock|max_col\(3) & ((GND) # (!\hgc_vga_video|Add4~3\))) # (!\hgc_genlock|max_col\(3) & (\hgc_vga_video|Add4~3\ $ (GND)))
-- \hgc_vga_video|Add4~5\ = CARRY((\hgc_genlock|max_col\(3)) # (!\hgc_vga_video|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|max_col\(3),
	datad => VCC,
	cin => \hgc_vga_video|Add4~3\,
	combout => \hgc_vga_video|Add4~4_combout\,
	cout => \hgc_vga_video|Add4~5\);

-- Location: LCCOMB_X13_Y14_N12
\hgc_vga_video|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add4~6_combout\ = (\hgc_genlock|max_col\(4) & (\hgc_vga_video|Add4~5\ & VCC)) # (!\hgc_genlock|max_col\(4) & (!\hgc_vga_video|Add4~5\))
-- \hgc_vga_video|Add4~7\ = CARRY((!\hgc_genlock|max_col\(4) & !\hgc_vga_video|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_col\(4),
	datad => VCC,
	cin => \hgc_vga_video|Add4~5\,
	combout => \hgc_vga_video|Add4~6_combout\,
	cout => \hgc_vga_video|Add4~7\);

-- Location: LCCOMB_X13_Y14_N14
\hgc_vga_video|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add4~8_combout\ = (\hgc_genlock|max_col\(5) & ((GND) # (!\hgc_vga_video|Add4~7\))) # (!\hgc_genlock|max_col\(5) & (\hgc_vga_video|Add4~7\ $ (GND)))
-- \hgc_vga_video|Add4~9\ = CARRY((\hgc_genlock|max_col\(5)) # (!\hgc_vga_video|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_col\(5),
	datad => VCC,
	cin => \hgc_vga_video|Add4~7\,
	combout => \hgc_vga_video|Add4~8_combout\,
	cout => \hgc_vga_video|Add4~9\);

-- Location: LCCOMB_X13_Y14_N16
\hgc_vga_video|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add4~10_combout\ = (\hgc_genlock|max_col\(6) & (\hgc_vga_video|Add4~9\ & VCC)) # (!\hgc_genlock|max_col\(6) & (!\hgc_vga_video|Add4~9\))
-- \hgc_vga_video|Add4~11\ = CARRY((!\hgc_genlock|max_col\(6) & !\hgc_vga_video|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|max_col\(6),
	datad => VCC,
	cin => \hgc_vga_video|Add4~9\,
	combout => \hgc_vga_video|Add4~10_combout\,
	cout => \hgc_vga_video|Add4~11\);

-- Location: LCCOMB_X13_Y14_N18
\hgc_vga_video|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add4~12_combout\ = (\hgc_genlock|max_col\(7) & ((GND) # (!\hgc_vga_video|Add4~11\))) # (!\hgc_genlock|max_col\(7) & (\hgc_vga_video|Add4~11\ $ (GND)))
-- \hgc_vga_video|Add4~13\ = CARRY((\hgc_genlock|max_col\(7)) # (!\hgc_vga_video|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|max_col\(7),
	datad => VCC,
	cin => \hgc_vga_video|Add4~11\,
	combout => \hgc_vga_video|Add4~12_combout\,
	cout => \hgc_vga_video|Add4~13\);

-- Location: LCCOMB_X13_Y14_N20
\hgc_vga_video|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add4~14_combout\ = (\hgc_genlock|max_col\(8) & (\hgc_vga_video|Add4~13\ & VCC)) # (!\hgc_genlock|max_col\(8) & (!\hgc_vga_video|Add4~13\))
-- \hgc_vga_video|Add4~15\ = CARRY((!\hgc_genlock|max_col\(8) & !\hgc_vga_video|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_col\(8),
	datad => VCC,
	cin => \hgc_vga_video|Add4~13\,
	combout => \hgc_vga_video|Add4~14_combout\,
	cout => \hgc_vga_video|Add4~15\);

-- Location: LCCOMB_X13_Y14_N22
\hgc_vga_video|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|Add4~16_combout\ = \hgc_vga_video|Add4~15\ $ (\hgc_genlock|max_col\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|max_col\(9),
	cin => \hgc_vga_video|Add4~15\,
	combout => \hgc_vga_video|Add4~16_combout\);

-- Location: LCCOMB_X14_Y11_N16
\hgc_genlock|max_col~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|max_col~9_combout\ = ((\hgc_genlock|col_number\(9) & (\hgc_genlock|col_number\(8) & !\hgc_genlock|LessThan9~1_combout\))) # (!\hgc_genlock|col_number\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(0),
	datab => \hgc_genlock|col_number\(9),
	datac => \hgc_genlock|col_number\(8),
	datad => \hgc_genlock|LessThan9~1_combout\,
	combout => \hgc_genlock|max_col~9_combout\);

-- Location: FF_X14_Y11_N17
\hgc_genlock|max_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|max_col~9_combout\,
	ena => \hgc_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|max_col\(0));

-- Location: LCCOMB_X13_Y16_N4
\hgc_vga_video|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~1_cout\ = CARRY((\hgc_genlock|max_col\(0) & !\hgc_vga_video|col_number\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|max_col\(0),
	datab => \hgc_vga_video|col_number\(0),
	datad => VCC,
	cout => \hgc_vga_video|LessThan9~1_cout\);

-- Location: LCCOMB_X13_Y16_N6
\hgc_vga_video|LessThan9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~3_cout\ = CARRY((\hgc_vga_video|col_number\(1) & ((\hgc_genlock|max_col\(1)) # (!\hgc_vga_video|LessThan9~1_cout\))) # (!\hgc_vga_video|col_number\(1) & (\hgc_genlock|max_col\(1) & !\hgc_vga_video|LessThan9~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(1),
	datab => \hgc_genlock|max_col\(1),
	datad => VCC,
	cin => \hgc_vga_video|LessThan9~1_cout\,
	cout => \hgc_vga_video|LessThan9~3_cout\);

-- Location: LCCOMB_X13_Y16_N8
\hgc_vga_video|LessThan9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~5_cout\ = CARRY((\hgc_vga_video|col_number\(2) & (\hgc_vga_video|Add4~2_combout\ & !\hgc_vga_video|LessThan9~3_cout\)) # (!\hgc_vga_video|col_number\(2) & ((\hgc_vga_video|Add4~2_combout\) # (!\hgc_vga_video|LessThan9~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(2),
	datab => \hgc_vga_video|Add4~2_combout\,
	datad => VCC,
	cin => \hgc_vga_video|LessThan9~3_cout\,
	cout => \hgc_vga_video|LessThan9~5_cout\);

-- Location: LCCOMB_X13_Y16_N10
\hgc_vga_video|LessThan9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~7_cout\ = CARRY((\hgc_vga_video|Add4~4_combout\ & (\hgc_vga_video|col_number\(3) & !\hgc_vga_video|LessThan9~5_cout\)) # (!\hgc_vga_video|Add4~4_combout\ & ((\hgc_vga_video|col_number\(3)) # (!\hgc_vga_video|LessThan9~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Add4~4_combout\,
	datab => \hgc_vga_video|col_number\(3),
	datad => VCC,
	cin => \hgc_vga_video|LessThan9~5_cout\,
	cout => \hgc_vga_video|LessThan9~7_cout\);

-- Location: LCCOMB_X13_Y16_N12
\hgc_vga_video|LessThan9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~9_cout\ = CARRY((\hgc_vga_video|Add4~6_combout\ & ((!\hgc_vga_video|LessThan9~7_cout\) # (!\hgc_vga_video|col_number\(4)))) # (!\hgc_vga_video|Add4~6_combout\ & (!\hgc_vga_video|col_number\(4) & 
-- !\hgc_vga_video|LessThan9~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Add4~6_combout\,
	datab => \hgc_vga_video|col_number\(4),
	datad => VCC,
	cin => \hgc_vga_video|LessThan9~7_cout\,
	cout => \hgc_vga_video|LessThan9~9_cout\);

-- Location: LCCOMB_X13_Y16_N14
\hgc_vga_video|LessThan9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~11_cout\ = CARRY((\hgc_vga_video|col_number\(5) & ((!\hgc_vga_video|LessThan9~9_cout\) # (!\hgc_vga_video|Add4~8_combout\))) # (!\hgc_vga_video|col_number\(5) & (!\hgc_vga_video|Add4~8_combout\ & 
-- !\hgc_vga_video|LessThan9~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(5),
	datab => \hgc_vga_video|Add4~8_combout\,
	datad => VCC,
	cin => \hgc_vga_video|LessThan9~9_cout\,
	cout => \hgc_vga_video|LessThan9~11_cout\);

-- Location: LCCOMB_X13_Y16_N16
\hgc_vga_video|LessThan9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~13_cout\ = CARRY((\hgc_vga_video|col_number\(6) & (\hgc_vga_video|Add4~10_combout\ & !\hgc_vga_video|LessThan9~11_cout\)) # (!\hgc_vga_video|col_number\(6) & ((\hgc_vga_video|Add4~10_combout\) # 
-- (!\hgc_vga_video|LessThan9~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(6),
	datab => \hgc_vga_video|Add4~10_combout\,
	datad => VCC,
	cin => \hgc_vga_video|LessThan9~11_cout\,
	cout => \hgc_vga_video|LessThan9~13_cout\);

-- Location: LCCOMB_X13_Y16_N18
\hgc_vga_video|LessThan9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~15_cout\ = CARRY((\hgc_vga_video|Add4~12_combout\ & (\hgc_vga_video|col_number\(7) & !\hgc_vga_video|LessThan9~13_cout\)) # (!\hgc_vga_video|Add4~12_combout\ & ((\hgc_vga_video|col_number\(7)) # 
-- (!\hgc_vga_video|LessThan9~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|Add4~12_combout\,
	datab => \hgc_vga_video|col_number\(7),
	datad => VCC,
	cin => \hgc_vga_video|LessThan9~13_cout\,
	cout => \hgc_vga_video|LessThan9~15_cout\);

-- Location: LCCOMB_X13_Y16_N20
\hgc_vga_video|LessThan9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~17_cout\ = CARRY((\hgc_vga_video|col_number\(8) & (\hgc_vga_video|Add4~14_combout\ & !\hgc_vga_video|LessThan9~15_cout\)) # (!\hgc_vga_video|col_number\(8) & ((\hgc_vga_video|Add4~14_combout\) # 
-- (!\hgc_vga_video|LessThan9~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|col_number\(8),
	datab => \hgc_vga_video|Add4~14_combout\,
	datad => VCC,
	cin => \hgc_vga_video|LessThan9~15_cout\,
	cout => \hgc_vga_video|LessThan9~17_cout\);

-- Location: LCCOMB_X13_Y16_N22
\hgc_vga_video|LessThan9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|LessThan9~18_combout\ = (\hgc_vga_video|Add4~16_combout\ & ((\hgc_vga_video|LessThan9~17_cout\) # (!\hgc_vga_video|col_number\(9)))) # (!\hgc_vga_video|Add4~16_combout\ & (\hgc_vga_video|LessThan9~17_cout\ & !\hgc_vga_video|col_number\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|Add4~16_combout\,
	datad => \hgc_vga_video|col_number\(9),
	cin => \hgc_vga_video|LessThan9~17_cout\,
	combout => \hgc_vga_video|LessThan9~18_combout\);

-- Location: LCCOMB_X16_Y16_N8
\hgc_vga_video|process_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_11~0_combout\ = (\hgc_vga_video|LessThan4~3_combout\ & ((\hgc_sync_level|no_video~q\) # (\hgc_vga_video|LessThan9~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|no_video~q\,
	datac => \hgc_vga_video|LessThan4~3_combout\,
	datad => \hgc_vga_video|LessThan9~18_combout\,
	combout => \hgc_vga_video|process_11~0_combout\);

-- Location: FF_X16_Y16_N9
\hgc_vga_video|videoh\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|process_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|videoh~q\);

-- Location: LCCOMB_X16_Y16_N24
\hgc_vga_video|blank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|blank~0_combout\ = (\hgc_vga_video|videov~q\ & \hgc_vga_video|videoh~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|videov~q\,
	datac => \hgc_vga_video|videoh~q\,
	combout => \hgc_vga_video|blank~0_combout\);

-- Location: FF_X16_Y16_N25
\hgc_vga_video|blank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|blank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|blank~q\);

-- Location: LCCOMB_X16_Y16_N20
\hgc_vga_video|RESULT~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~14_combout\ = (!\hgc_sync_level|no_video~q\ & \hgc_vga_video|blank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sync_level|no_video~q\,
	datad => \hgc_vga_video|blank~q\,
	combout => \hgc_vga_video|RESULT~14_combout\);

-- Location: LCCOMB_X16_Y16_N22
\hgc_vga_video|RESULT~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~15_combout\ = (!\mda_vga_video|red_pixel~0_combout\ & (\hgc_vga_video|RESULT~14_combout\ & ((\hgc_ram_out|q\(5)) # (\hgc_ram_out|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_ram_out|q\(5),
	datab => \mda_vga_video|red_pixel~0_combout\,
	datac => \hgc_ram_out|q\(4),
	datad => \hgc_vga_video|RESULT~14_combout\,
	combout => \hgc_vga_video|RESULT~15_combout\);

-- Location: FF_X16_Y16_N23
\hgc_vga_video|r_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|r_out[0]~reg0_q\);

-- Location: LCCOMB_X11_Y19_N4
\mda_vga_video|r_out[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[0]~4_combout\ = (\cga_vga_video|r_out[0]~en_q\ & (\cga_vga_video|r_out[0]~reg0_q\ & ((\hgc_vga_video|r_out[0]~reg0_q\) # (!\hgc_vga_video|r_out[0]~en_q\)))) # (!\cga_vga_video|r_out[0]~en_q\ & (((\hgc_vga_video|r_out[0]~reg0_q\) # 
-- (!\hgc_vga_video|r_out[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|r_out[0]~en_q\,
	datab => \cga_vga_video|r_out[0]~reg0_q\,
	datac => \hgc_vga_video|r_out[0]~en_q\,
	datad => \hgc_vga_video|r_out[0]~reg0_q\,
	combout => \mda_vga_video|r_out[0]~4_combout\);

-- Location: LCCOMB_X10_Y20_N30
\ega_vga_video|r_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|r_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|r_out[0]~enfeeder_combout\);

-- Location: FF_X10_Y20_N31
\ega_vga_video|r_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|r_out[0]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|r_out[0]~en_q\);

-- Location: LCCOMB_X22_Y15_N4
\mda_vga_video|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal3~0_combout\ = (\mda_vga_video|hcount\(4) & (\mda_vga_video|hcount\(6) & (\mda_vga_video|hcount\(0) & !\mda_vga_video|hcount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(4),
	datab => \mda_vga_video|hcount\(6),
	datac => \mda_vga_video|hcount\(0),
	datad => \mda_vga_video|hcount\(7),
	combout => \mda_vga_video|Equal3~0_combout\);

-- Location: LCCOMB_X22_Y15_N0
\mda_vga_video|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Equal3~1_combout\ = (!\mda_vga_video|hcount\(5) & (\mda_vga_video|Equal3~0_combout\ & (\mda_vga_video|process_5~0_combout\ & \mda_vga_video|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(5),
	datab => \mda_vga_video|Equal3~0_combout\,
	datac => \mda_vga_video|process_5~0_combout\,
	datad => \mda_vga_video|Equal0~1_combout\,
	combout => \mda_vga_video|Equal3~1_combout\);

-- Location: LCCOMB_X22_Y15_N28
\mda_vga_video|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan4~1_combout\ = (((!\mda_vga_video|hcount\(2) & !\mda_vga_video|hcount\(1))) # (!\mda_vga_video|hcount\(3))) # (!\mda_vga_video|hcount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(4),
	datab => \mda_vga_video|hcount\(3),
	datac => \mda_vga_video|hcount\(2),
	datad => \mda_vga_video|hcount\(1),
	combout => \mda_vga_video|LessThan4~1_combout\);

-- Location: LCCOMB_X18_Y15_N28
\mda_vga_video|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan4~0_combout\ = ((!\mda_vga_video|hcount\(8) & ((!\mda_vga_video|hcount\(7)) # (!\mda_vga_video|hcount\(6))))) # (!\mda_vga_video|hcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(8),
	datab => \mda_vga_video|hcount\(6),
	datac => \mda_vga_video|hcount\(7),
	datad => \mda_vga_video|hcount\(9),
	combout => \mda_vga_video|LessThan4~0_combout\);

-- Location: LCCOMB_X18_Y15_N12
\mda_vga_video|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan4~2_combout\ = (\mda_vga_video|LessThan4~0_combout\) # ((!\mda_vga_video|hcount\(8) & (\mda_vga_video|LessThan4~1_combout\ & !\mda_vga_video|hcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(8),
	datab => \mda_vga_video|LessThan4~1_combout\,
	datac => \mda_vga_video|hcount\(5),
	datad => \mda_vga_video|LessThan4~0_combout\,
	combout => \mda_vga_video|LessThan4~2_combout\);

-- Location: LCCOMB_X18_Y15_N30
\mda_vga_video|LessThan4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan4~3_combout\ = (\mda_vga_video|LessThan4~2_combout\ & (!\mda_vga_video|hcount\(11) & (!\mda_vga_video|hcount\(10) & \mda_vga_video|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|LessThan4~2_combout\,
	datab => \mda_vga_video|hcount\(11),
	datac => \mda_vga_video|hcount\(10),
	datad => \mda_vga_video|Equal0~0_combout\,
	combout => \mda_vga_video|LessThan4~3_combout\);

-- Location: LCCOMB_X25_Y16_N4
\mda_genlock|adj_x[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_x[0]~5_combout\ = !\mda_genlock|adj_x\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|adj_x\(0),
	combout => \mda_genlock|adj_x[0]~5_combout\);

-- Location: LCCOMB_X14_Y5_N10
\mda_genlock|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_1~0_combout\ = \mda_genlock|process_1:latch~q\ $ (\LEFT_BTN~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:latch~q\,
	datac => \LEFT_BTN~input_o\,
	combout => \mda_genlock|process_1~0_combout\);

-- Location: LCCOMB_X14_Y5_N12
\mda_genlock|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~38_combout\ = (!\mda_genlock|process_1:peak[0]~q\ & \mda_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|process_1:peak[0]~q\,
	datad => \mda_genlock|peak~3_combout\,
	combout => \mda_genlock|Add1~38_combout\);

-- Location: FF_X14_Y5_N13
\mda_genlock|process_1:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~38_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[0]~q\);

-- Location: LCCOMB_X13_Y6_N14
\mda_genlock|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~1\ = CARRY(\mda_genlock|process_1:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_1:peak[0]~q\,
	datad => VCC,
	cout => \mda_genlock|Add1~1\);

-- Location: LCCOMB_X13_Y6_N16
\mda_genlock|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~2_combout\ = (\mda_genlock|process_1:peak[1]~q\ & (\mda_genlock|Add1~1\ & VCC)) # (!\mda_genlock|process_1:peak[1]~q\ & (!\mda_genlock|Add1~1\))
-- \mda_genlock|Add1~3\ = CARRY((!\mda_genlock|process_1:peak[1]~q\ & !\mda_genlock|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_1:peak[1]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~1\,
	combout => \mda_genlock|Add1~2_combout\,
	cout => \mda_genlock|Add1~3\);

-- Location: LCCOMB_X14_Y5_N28
\mda_genlock|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~39_combout\ = (\mda_genlock|Add1~2_combout\ & \mda_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add1~2_combout\,
	datad => \mda_genlock|peak~3_combout\,
	combout => \mda_genlock|Add1~39_combout\);

-- Location: FF_X14_Y5_N29
\mda_genlock|process_1:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~39_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[1]~q\);

-- Location: LCCOMB_X13_Y6_N18
\mda_genlock|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~4_combout\ = (\mda_genlock|process_1:peak[2]~q\ & ((GND) # (!\mda_genlock|Add1~3\))) # (!\mda_genlock|process_1:peak[2]~q\ & (\mda_genlock|Add1~3\ $ (GND)))
-- \mda_genlock|Add1~5\ = CARRY((\mda_genlock|process_1:peak[2]~q\) # (!\mda_genlock|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_1:peak[2]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~3\,
	combout => \mda_genlock|Add1~4_combout\,
	cout => \mda_genlock|Add1~5\);

-- Location: LCCOMB_X13_Y6_N0
\mda_genlock|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~40_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~4_combout\,
	combout => \mda_genlock|Add1~40_combout\);

-- Location: FF_X13_Y6_N1
\mda_genlock|process_1:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~40_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[2]~q\);

-- Location: LCCOMB_X13_Y6_N20
\mda_genlock|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~6_combout\ = (\mda_genlock|process_1:peak[3]~q\ & (\mda_genlock|Add1~5\ & VCC)) # (!\mda_genlock|process_1:peak[3]~q\ & (!\mda_genlock|Add1~5\))
-- \mda_genlock|Add1~7\ = CARRY((!\mda_genlock|process_1:peak[3]~q\ & !\mda_genlock|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[3]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~5\,
	combout => \mda_genlock|Add1~6_combout\,
	cout => \mda_genlock|Add1~7\);

-- Location: LCCOMB_X13_Y6_N10
\mda_genlock|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~41_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~6_combout\,
	combout => \mda_genlock|Add1~41_combout\);

-- Location: FF_X13_Y6_N11
\mda_genlock|process_1:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~41_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[3]~q\);

-- Location: LCCOMB_X13_Y6_N22
\mda_genlock|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~8_combout\ = (\mda_genlock|process_1:peak[4]~q\ & ((GND) # (!\mda_genlock|Add1~7\))) # (!\mda_genlock|process_1:peak[4]~q\ & (\mda_genlock|Add1~7\ $ (GND)))
-- \mda_genlock|Add1~9\ = CARRY((\mda_genlock|process_1:peak[4]~q\) # (!\mda_genlock|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_1:peak[4]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~7\,
	combout => \mda_genlock|Add1~8_combout\,
	cout => \mda_genlock|Add1~9\);

-- Location: LCCOMB_X13_Y6_N2
\mda_genlock|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~42_combout\ = (\mda_genlock|Add1~8_combout\ & \mda_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add1~8_combout\,
	datad => \mda_genlock|peak~3_combout\,
	combout => \mda_genlock|Add1~42_combout\);

-- Location: FF_X13_Y6_N3
\mda_genlock|process_1:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~42_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[4]~q\);

-- Location: LCCOMB_X13_Y6_N24
\mda_genlock|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~10_combout\ = (\mda_genlock|process_1:peak[5]~q\ & (\mda_genlock|Add1~9\ & VCC)) # (!\mda_genlock|process_1:peak[5]~q\ & (!\mda_genlock|Add1~9\))
-- \mda_genlock|Add1~11\ = CARRY((!\mda_genlock|process_1:peak[5]~q\ & !\mda_genlock|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_1:peak[5]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~9\,
	combout => \mda_genlock|Add1~10_combout\,
	cout => \mda_genlock|Add1~11\);

-- Location: LCCOMB_X13_Y6_N4
\mda_genlock|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~43_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~10_combout\,
	combout => \mda_genlock|Add1~43_combout\);

-- Location: FF_X13_Y6_N5
\mda_genlock|process_1:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~43_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[5]~q\);

-- Location: LCCOMB_X13_Y6_N26
\mda_genlock|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~12_combout\ = (\mda_genlock|process_1:peak[6]~q\ & ((GND) # (!\mda_genlock|Add1~11\))) # (!\mda_genlock|process_1:peak[6]~q\ & (\mda_genlock|Add1~11\ $ (GND)))
-- \mda_genlock|Add1~13\ = CARRY((\mda_genlock|process_1:peak[6]~q\) # (!\mda_genlock|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[6]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~11\,
	combout => \mda_genlock|Add1~12_combout\,
	cout => \mda_genlock|Add1~13\);

-- Location: LCCOMB_X13_Y6_N12
\mda_genlock|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~44_combout\ = (\mda_genlock|Add1~12_combout\ & \mda_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add1~12_combout\,
	datad => \mda_genlock|peak~3_combout\,
	combout => \mda_genlock|Add1~44_combout\);

-- Location: FF_X13_Y6_N13
\mda_genlock|process_1:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~44_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[6]~q\);

-- Location: LCCOMB_X13_Y6_N28
\mda_genlock|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~14_combout\ = (\mda_genlock|process_1:peak[7]~q\ & (\mda_genlock|Add1~13\ & VCC)) # (!\mda_genlock|process_1:peak[7]~q\ & (!\mda_genlock|Add1~13\))
-- \mda_genlock|Add1~15\ = CARRY((!\mda_genlock|process_1:peak[7]~q\ & !\mda_genlock|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_1:peak[7]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~13\,
	combout => \mda_genlock|Add1~14_combout\,
	cout => \mda_genlock|Add1~15\);

-- Location: LCCOMB_X13_Y6_N8
\mda_genlock|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~45_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~14_combout\,
	combout => \mda_genlock|Add1~45_combout\);

-- Location: FF_X13_Y6_N9
\mda_genlock|process_1:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~45_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[7]~q\);

-- Location: LCCOMB_X13_Y6_N30
\mda_genlock|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~16_combout\ = (\mda_genlock|process_1:peak[8]~q\ & ((GND) # (!\mda_genlock|Add1~15\))) # (!\mda_genlock|process_1:peak[8]~q\ & (\mda_genlock|Add1~15\ $ (GND)))
-- \mda_genlock|Add1~17\ = CARRY((\mda_genlock|process_1:peak[8]~q\) # (!\mda_genlock|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[8]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~15\,
	combout => \mda_genlock|Add1~16_combout\,
	cout => \mda_genlock|Add1~17\);

-- Location: LCCOMB_X14_Y5_N20
\mda_genlock|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~46_combout\ = (\mda_genlock|Add1~16_combout\ & \mda_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add1~16_combout\,
	datad => \mda_genlock|peak~3_combout\,
	combout => \mda_genlock|Add1~46_combout\);

-- Location: FF_X14_Y5_N21
\mda_genlock|process_1:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~46_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[8]~q\);

-- Location: LCCOMB_X13_Y5_N0
\mda_genlock|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~18_combout\ = (\mda_genlock|process_1:peak[9]~q\ & (\mda_genlock|Add1~17\ & VCC)) # (!\mda_genlock|process_1:peak[9]~q\ & (!\mda_genlock|Add1~17\))
-- \mda_genlock|Add1~19\ = CARRY((!\mda_genlock|process_1:peak[9]~q\ & !\mda_genlock|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[9]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~17\,
	combout => \mda_genlock|Add1~18_combout\,
	cout => \mda_genlock|Add1~19\);

-- Location: LCCOMB_X14_Y5_N2
\mda_genlock|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~47_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~18_combout\,
	combout => \mda_genlock|Add1~47_combout\);

-- Location: FF_X14_Y5_N3
\mda_genlock|process_1:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~47_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[9]~q\);

-- Location: LCCOMB_X13_Y5_N2
\mda_genlock|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~20_combout\ = (\mda_genlock|process_1:peak[10]~q\ & ((GND) # (!\mda_genlock|Add1~19\))) # (!\mda_genlock|process_1:peak[10]~q\ & (\mda_genlock|Add1~19\ $ (GND)))
-- \mda_genlock|Add1~21\ = CARRY((\mda_genlock|process_1:peak[10]~q\) # (!\mda_genlock|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[10]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~19\,
	combout => \mda_genlock|Add1~20_combout\,
	cout => \mda_genlock|Add1~21\);

-- Location: LCCOMB_X14_Y5_N30
\mda_genlock|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~48_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~20_combout\,
	combout => \mda_genlock|Add1~48_combout\);

-- Location: FF_X14_Y5_N31
\mda_genlock|process_1:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~48_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[10]~q\);

-- Location: LCCOMB_X13_Y5_N4
\mda_genlock|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~22_combout\ = (\mda_genlock|process_1:peak[11]~q\ & (\mda_genlock|Add1~21\ & VCC)) # (!\mda_genlock|process_1:peak[11]~q\ & (!\mda_genlock|Add1~21\))
-- \mda_genlock|Add1~23\ = CARRY((!\mda_genlock|process_1:peak[11]~q\ & !\mda_genlock|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_1:peak[11]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~21\,
	combout => \mda_genlock|Add1~22_combout\,
	cout => \mda_genlock|Add1~23\);

-- Location: LCCOMB_X13_Y5_N20
\mda_genlock|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~49_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~3_combout\,
	datac => \mda_genlock|Add1~22_combout\,
	combout => \mda_genlock|Add1~49_combout\);

-- Location: FF_X13_Y5_N21
\mda_genlock|process_1:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~49_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[11]~q\);

-- Location: LCCOMB_X13_Y5_N6
\mda_genlock|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~24_combout\ = (\mda_genlock|process_1:peak[12]~q\ & ((GND) # (!\mda_genlock|Add1~23\))) # (!\mda_genlock|process_1:peak[12]~q\ & (\mda_genlock|Add1~23\ $ (GND)))
-- \mda_genlock|Add1~25\ = CARRY((\mda_genlock|process_1:peak[12]~q\) # (!\mda_genlock|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_1:peak[12]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~23\,
	combout => \mda_genlock|Add1~24_combout\,
	cout => \mda_genlock|Add1~25\);

-- Location: LCCOMB_X13_Y5_N28
\mda_genlock|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~50_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~24_combout\,
	combout => \mda_genlock|Add1~50_combout\);

-- Location: FF_X13_Y5_N29
\mda_genlock|process_1:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~50_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[12]~q\);

-- Location: LCCOMB_X13_Y5_N8
\mda_genlock|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~26_combout\ = (\mda_genlock|process_1:peak[13]~q\ & (\mda_genlock|Add1~25\ & VCC)) # (!\mda_genlock|process_1:peak[13]~q\ & (!\mda_genlock|Add1~25\))
-- \mda_genlock|Add1~27\ = CARRY((!\mda_genlock|process_1:peak[13]~q\ & !\mda_genlock|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_1:peak[13]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~25\,
	combout => \mda_genlock|Add1~26_combout\,
	cout => \mda_genlock|Add1~27\);

-- Location: LCCOMB_X13_Y5_N18
\mda_genlock|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~51_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~3_combout\,
	datac => \mda_genlock|Add1~26_combout\,
	combout => \mda_genlock|Add1~51_combout\);

-- Location: FF_X13_Y5_N19
\mda_genlock|process_1:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~51_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[13]~q\);

-- Location: LCCOMB_X13_Y5_N10
\mda_genlock|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~28_combout\ = (\mda_genlock|process_1:peak[14]~q\ & ((GND) # (!\mda_genlock|Add1~27\))) # (!\mda_genlock|process_1:peak[14]~q\ & (\mda_genlock|Add1~27\ $ (GND)))
-- \mda_genlock|Add1~29\ = CARRY((\mda_genlock|process_1:peak[14]~q\) # (!\mda_genlock|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[14]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~27\,
	combout => \mda_genlock|Add1~28_combout\,
	cout => \mda_genlock|Add1~29\);

-- Location: LCCOMB_X13_Y5_N26
\mda_genlock|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~52_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~28_combout\,
	combout => \mda_genlock|Add1~52_combout\);

-- Location: FF_X13_Y5_N27
\mda_genlock|process_1:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~52_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[14]~q\);

-- Location: LCCOMB_X13_Y5_N12
\mda_genlock|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~30_combout\ = (\mda_genlock|process_1:peak[15]~q\ & (\mda_genlock|Add1~29\ & VCC)) # (!\mda_genlock|process_1:peak[15]~q\ & (!\mda_genlock|Add1~29\))
-- \mda_genlock|Add1~31\ = CARRY((!\mda_genlock|process_1:peak[15]~q\ & !\mda_genlock|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[15]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~29\,
	combout => \mda_genlock|Add1~30_combout\,
	cout => \mda_genlock|Add1~31\);

-- Location: LCCOMB_X13_Y5_N22
\mda_genlock|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~53_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~30_combout\,
	combout => \mda_genlock|Add1~53_combout\);

-- Location: FF_X13_Y5_N23
\mda_genlock|process_1:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~53_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[15]~q\);

-- Location: LCCOMB_X13_Y5_N14
\mda_genlock|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~32_combout\ = (\mda_genlock|process_1:peak[16]~q\ & ((GND) # (!\mda_genlock|Add1~31\))) # (!\mda_genlock|process_1:peak[16]~q\ & (\mda_genlock|Add1~31\ $ (GND)))
-- \mda_genlock|Add1~33\ = CARRY((\mda_genlock|process_1:peak[16]~q\) # (!\mda_genlock|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[16]~q\,
	datad => VCC,
	cin => \mda_genlock|Add1~31\,
	combout => \mda_genlock|Add1~32_combout\,
	cout => \mda_genlock|Add1~33\);

-- Location: LCCOMB_X13_Y5_N16
\mda_genlock|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~34_combout\ = \mda_genlock|Add1~33\ $ (\mda_genlock|process_1:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|process_1:peak[17]~q\,
	cin => \mda_genlock|Add1~33\,
	combout => \mda_genlock|Add1~34_combout\);

-- Location: LCCOMB_X13_Y5_N24
\mda_genlock|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~36_combout\ = (\mda_genlock|peak~3_combout\ & !\mda_genlock|Add1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|peak~3_combout\,
	datad => \mda_genlock|Add1~34_combout\,
	combout => \mda_genlock|Add1~36_combout\);

-- Location: FF_X13_Y5_N25
\mda_genlock|process_1:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~36_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[17]~q\);

-- Location: LCCOMB_X13_Y6_N6
\mda_genlock|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan1~1_combout\ = (\mda_genlock|process_1:peak[6]~q\) # ((\mda_genlock|process_1:peak[7]~q\) # ((\mda_genlock|process_1:peak[5]~q\) # (\mda_genlock|process_1:peak[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[6]~q\,
	datab => \mda_genlock|process_1:peak[7]~q\,
	datac => \mda_genlock|process_1:peak[5]~q\,
	datad => \mda_genlock|process_1:peak[4]~q\,
	combout => \mda_genlock|LessThan1~1_combout\);

-- Location: LCCOMB_X14_Y5_N18
\mda_genlock|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan1~3_combout\ = (\mda_genlock|process_1:peak[12]~q\) # ((\mda_genlock|process_1:peak[15]~q\) # ((\mda_genlock|process_1:peak[14]~q\) # (\mda_genlock|process_1:peak[13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[12]~q\,
	datab => \mda_genlock|process_1:peak[15]~q\,
	datac => \mda_genlock|process_1:peak[14]~q\,
	datad => \mda_genlock|process_1:peak[13]~q\,
	combout => \mda_genlock|LessThan1~3_combout\);

-- Location: LCCOMB_X14_Y5_N22
\mda_genlock|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan1~0_combout\ = (\mda_genlock|process_1:peak[0]~q\) # ((\mda_genlock|process_1:peak[1]~q\) # ((\mda_genlock|process_1:peak[3]~q\) # (\mda_genlock|process_1:peak[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[0]~q\,
	datab => \mda_genlock|process_1:peak[1]~q\,
	datac => \mda_genlock|process_1:peak[3]~q\,
	datad => \mda_genlock|process_1:peak[2]~q\,
	combout => \mda_genlock|LessThan1~0_combout\);

-- Location: LCCOMB_X14_Y5_N6
\mda_genlock|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan1~2_combout\ = (\mda_genlock|process_1:peak[10]~q\) # ((\mda_genlock|process_1:peak[9]~q\) # ((\mda_genlock|process_1:peak[11]~q\) # (\mda_genlock|process_1:peak[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:peak[10]~q\,
	datab => \mda_genlock|process_1:peak[9]~q\,
	datac => \mda_genlock|process_1:peak[11]~q\,
	datad => \mda_genlock|process_1:peak[8]~q\,
	combout => \mda_genlock|LessThan1~2_combout\);

-- Location: LCCOMB_X14_Y5_N14
\mda_genlock|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan1~4_combout\ = (\mda_genlock|LessThan1~1_combout\) # ((\mda_genlock|LessThan1~3_combout\) # ((\mda_genlock|LessThan1~0_combout\) # (\mda_genlock|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan1~1_combout\,
	datab => \mda_genlock|LessThan1~3_combout\,
	datac => \mda_genlock|LessThan1~0_combout\,
	datad => \mda_genlock|LessThan1~2_combout\,
	combout => \mda_genlock|LessThan1~4_combout\);

-- Location: LCCOMB_X14_Y5_N0
\mda_genlock|peak~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|peak~3_combout\ = (!\mda_genlock|process_1~0_combout\ & (((\mda_genlock|LessThan1~4_combout\) # (\mda_genlock|process_1:peak[16]~q\)) # (!\mda_genlock|process_1:peak[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1~0_combout\,
	datab => \mda_genlock|process_1:peak[17]~q\,
	datac => \mda_genlock|LessThan1~4_combout\,
	datad => \mda_genlock|process_1:peak[16]~q\,
	combout => \mda_genlock|peak~3_combout\);

-- Location: LCCOMB_X13_Y5_N30
\mda_genlock|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add1~37_combout\ = (\mda_genlock|peak~3_combout\ & \mda_genlock|Add1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|peak~3_combout\,
	datac => \mda_genlock|Add1~32_combout\,
	combout => \mda_genlock|Add1~37_combout\);

-- Location: FF_X13_Y5_N31
\mda_genlock|process_1:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add1~37_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:peak[16]~q\);

-- Location: LCCOMB_X14_Y5_N16
\mda_genlock|adj_trg_left~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_left~0_combout\ = (\mda_sync_level|video_enable~q\ & (!\mda_genlock|process_1:peak[16]~q\ & (!\mda_genlock|LessThan1~4_combout\ & \mda_genlock|process_1:peak[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|video_enable~q\,
	datab => \mda_genlock|process_1:peak[16]~q\,
	datac => \mda_genlock|LessThan1~4_combout\,
	datad => \mda_genlock|process_1:peak[17]~q\,
	combout => \mda_genlock|adj_trg_left~0_combout\);

-- Location: LCCOMB_X14_Y5_N26
\mda_genlock|process_1:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_1:latch~0_combout\ = (\mda_genlock|adj_trg_left~0_combout\ & (!\LEFT_BTN~input_o\)) # (!\mda_genlock|adj_trg_left~0_combout\ & ((\mda_genlock|process_1:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEFT_BTN~input_o\,
	datac => \mda_genlock|process_1:latch~q\,
	datad => \mda_genlock|adj_trg_left~0_combout\,
	combout => \mda_genlock|process_1:latch~0_combout\);

-- Location: FF_X14_Y5_N27
\mda_genlock|process_1:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|process_1:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_1:latch~q\);

-- Location: LCCOMB_X14_Y5_N8
\mda_genlock|adj_trg_left~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_left~1_combout\ = (\mda_genlock|process_1:latch~q\ & (\LEFT_BTN~input_o\ & \mda_genlock|adj_trg_left~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_1:latch~q\,
	datac => \LEFT_BTN~input_o\,
	datad => \mda_genlock|adj_trg_left~0_combout\,
	combout => \mda_genlock|adj_trg_left~1_combout\);

-- Location: FF_X14_Y5_N9
\mda_genlock|adj_trg_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adj_trg_left~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_trg_left~q\);

-- Location: LCCOMB_X25_Y16_N16
\mda_genlock|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add8~1\ = CARRY(!\mda_genlock|adj_x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|adj_x\(0),
	datad => VCC,
	cout => \mda_genlock|Add8~1\);

-- Location: LCCOMB_X25_Y16_N18
\mda_genlock|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add8~2_combout\ = (\mda_genlock|adj_x\(1) & ((\mda_genlock|adj_trg_left~q\ & ((\mda_genlock|Add8~1\) # (GND))) # (!\mda_genlock|adj_trg_left~q\ & (!\mda_genlock|Add8~1\)))) # (!\mda_genlock|adj_x\(1) & ((\mda_genlock|adj_trg_left~q\ & 
-- (!\mda_genlock|Add8~1\)) # (!\mda_genlock|adj_trg_left~q\ & (\mda_genlock|Add8~1\ & VCC))))
-- \mda_genlock|Add8~3\ = CARRY((\mda_genlock|adj_x\(1) & ((\mda_genlock|adj_trg_left~q\) # (!\mda_genlock|Add8~1\))) # (!\mda_genlock|adj_x\(1) & (\mda_genlock|adj_trg_left~q\ & !\mda_genlock|Add8~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_x\(1),
	datab => \mda_genlock|adj_trg_left~q\,
	datad => VCC,
	cin => \mda_genlock|Add8~1\,
	combout => \mda_genlock|Add8~2_combout\,
	cout => \mda_genlock|Add8~3\);

-- Location: LCCOMB_X25_Y16_N30
\mda_genlock|adj_x[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_x[1]~3_combout\ = !\mda_genlock|Add8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|Add8~2_combout\,
	combout => \mda_genlock|adj_x[1]~3_combout\);

-- Location: FF_X25_Y16_N31
\mda_genlock|adj_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adj_x[1]~3_combout\,
	ena => \mda_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_x\(1));

-- Location: LCCOMB_X25_Y16_N20
\mda_genlock|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add8~4_combout\ = ((\mda_genlock|adj_trg_left~q\ $ (\mda_genlock|adj_x\(2) $ (!\mda_genlock|Add8~3\)))) # (GND)
-- \mda_genlock|Add8~5\ = CARRY((\mda_genlock|adj_trg_left~q\ & (!\mda_genlock|adj_x\(2) & !\mda_genlock|Add8~3\)) # (!\mda_genlock|adj_trg_left~q\ & ((!\mda_genlock|Add8~3\) # (!\mda_genlock|adj_x\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_trg_left~q\,
	datab => \mda_genlock|adj_x\(2),
	datad => VCC,
	cin => \mda_genlock|Add8~3\,
	combout => \mda_genlock|Add8~4_combout\,
	cout => \mda_genlock|Add8~5\);

-- Location: LCCOMB_X25_Y16_N8
\mda_genlock|adj_x[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_x[2]~4_combout\ = !\mda_genlock|Add8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|Add8~4_combout\,
	combout => \mda_genlock|adj_x[2]~4_combout\);

-- Location: FF_X25_Y16_N9
\mda_genlock|adj_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adj_x[2]~4_combout\,
	ena => \mda_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_x\(2));

-- Location: LCCOMB_X25_Y16_N22
\mda_genlock|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add8~6_combout\ = (\mda_genlock|adj_x\(3) & ((\mda_genlock|adj_trg_left~q\ & (!\mda_genlock|Add8~5\)) # (!\mda_genlock|adj_trg_left~q\ & (\mda_genlock|Add8~5\ & VCC)))) # (!\mda_genlock|adj_x\(3) & ((\mda_genlock|adj_trg_left~q\ & 
-- ((\mda_genlock|Add8~5\) # (GND))) # (!\mda_genlock|adj_trg_left~q\ & (!\mda_genlock|Add8~5\))))
-- \mda_genlock|Add8~7\ = CARRY((\mda_genlock|adj_x\(3) & (\mda_genlock|adj_trg_left~q\ & !\mda_genlock|Add8~5\)) # (!\mda_genlock|adj_x\(3) & ((\mda_genlock|adj_trg_left~q\) # (!\mda_genlock|Add8~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_x\(3),
	datab => \mda_genlock|adj_trg_left~q\,
	datad => VCC,
	cin => \mda_genlock|Add8~5\,
	combout => \mda_genlock|Add8~6_combout\,
	cout => \mda_genlock|Add8~7\);

-- Location: FF_X25_Y16_N23
\mda_genlock|adj_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add8~6_combout\,
	ena => \mda_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_x\(3));

-- Location: LCCOMB_X25_Y16_N24
\mda_genlock|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add8~8_combout\ = \mda_genlock|adj_x\(4) $ (\mda_genlock|Add8~7\ $ (\mda_genlock|adj_trg_left~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|adj_x\(4),
	datad => \mda_genlock|adj_trg_left~q\,
	cin => \mda_genlock|Add8~7\,
	combout => \mda_genlock|Add8~8_combout\);

-- Location: FF_X25_Y16_N25
\mda_genlock|adj_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add8~8_combout\,
	ena => \mda_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_x\(4));

-- Location: LCCOMB_X25_Y16_N26
\mda_genlock|adj_x~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_x~1_combout\ = (\mda_genlock|adj_x\(3) & (\mda_genlock|adj_x\(4) & (!\mda_genlock|adj_x\(1) & \mda_genlock|adj_trg_left~q\))) # (!\mda_genlock|adj_x\(3) & (!\mda_genlock|adj_x\(4) & (\mda_genlock|adj_x\(1) & 
-- !\mda_genlock|adj_trg_left~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_x\(3),
	datab => \mda_genlock|adj_x\(4),
	datac => \mda_genlock|adj_x\(1),
	datad => \mda_genlock|adj_trg_left~q\,
	combout => \mda_genlock|adj_x~1_combout\);

-- Location: LCCOMB_X5_Y10_N14
\mda_genlock|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~32_combout\ = (\mda_genlock|process_2:peak[16]~q\ & ((GND) # (!\mda_genlock|Add2~31\))) # (!\mda_genlock|process_2:peak[16]~q\ & (\mda_genlock|Add2~31\ $ (GND)))
-- \mda_genlock|Add2~33\ = CARRY((\mda_genlock|process_2:peak[16]~q\) # (!\mda_genlock|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[16]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~31\,
	combout => \mda_genlock|Add2~32_combout\,
	cout => \mda_genlock|Add2~33\);

-- Location: LCCOMB_X5_Y10_N16
\mda_genlock|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~34_combout\ = \mda_genlock|Add2~33\ $ (\mda_genlock|process_2:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|process_2:peak[17]~q\,
	cin => \mda_genlock|Add2~33\,
	combout => \mda_genlock|Add2~34_combout\);

-- Location: LCCOMB_X5_Y10_N28
\mda_genlock|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~36_combout\ = (\mda_genlock|peak~4_combout\ & !\mda_genlock|Add2~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~4_combout\,
	datad => \mda_genlock|Add2~34_combout\,
	combout => \mda_genlock|Add2~36_combout\);

-- Location: FF_X5_Y10_N29
\mda_genlock|process_2:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~36_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[17]~q\);

-- Location: LCCOMB_X6_Y10_N22
\mda_genlock|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_2~0_combout\ = \RIGHT_BTN~input_o\ $ (\mda_genlock|process_2:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RIGHT_BTN~input_o\,
	datad => \mda_genlock|process_2:latch~q\,
	combout => \mda_genlock|process_2~0_combout\);

-- Location: LCCOMB_X6_Y10_N14
\mda_genlock|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~38_combout\ = (!\mda_genlock|process_2:peak[0]~q\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|process_2:peak[0]~q\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~38_combout\);

-- Location: FF_X6_Y10_N15
\mda_genlock|process_2:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~38_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[0]~q\);

-- Location: LCCOMB_X5_Y11_N14
\mda_genlock|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~1\ = CARRY(\mda_genlock|process_2:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_2:peak[0]~q\,
	datad => VCC,
	cout => \mda_genlock|Add2~1\);

-- Location: LCCOMB_X5_Y11_N16
\mda_genlock|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~2_combout\ = (\mda_genlock|process_2:peak[1]~q\ & (\mda_genlock|Add2~1\ & VCC)) # (!\mda_genlock|process_2:peak[1]~q\ & (!\mda_genlock|Add2~1\))
-- \mda_genlock|Add2~3\ = CARRY((!\mda_genlock|process_2:peak[1]~q\ & !\mda_genlock|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[1]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~1\,
	combout => \mda_genlock|Add2~2_combout\,
	cout => \mda_genlock|Add2~3\);

-- Location: LCCOMB_X6_Y10_N4
\mda_genlock|Add2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~39_combout\ = (\mda_genlock|Add2~2_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add2~2_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~39_combout\);

-- Location: FF_X6_Y10_N5
\mda_genlock|process_2:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~39_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[1]~q\);

-- Location: LCCOMB_X5_Y11_N18
\mda_genlock|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~4_combout\ = (\mda_genlock|process_2:peak[2]~q\ & ((GND) # (!\mda_genlock|Add2~3\))) # (!\mda_genlock|process_2:peak[2]~q\ & (\mda_genlock|Add2~3\ $ (GND)))
-- \mda_genlock|Add2~5\ = CARRY((\mda_genlock|process_2:peak[2]~q\) # (!\mda_genlock|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[2]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~3\,
	combout => \mda_genlock|Add2~4_combout\,
	cout => \mda_genlock|Add2~5\);

-- Location: LCCOMB_X6_Y10_N0
\mda_genlock|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~40_combout\ = (\mda_genlock|Add2~4_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add2~4_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~40_combout\);

-- Location: FF_X6_Y10_N1
\mda_genlock|process_2:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~40_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[2]~q\);

-- Location: LCCOMB_X5_Y11_N20
\mda_genlock|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~6_combout\ = (\mda_genlock|process_2:peak[3]~q\ & (\mda_genlock|Add2~5\ & VCC)) # (!\mda_genlock|process_2:peak[3]~q\ & (!\mda_genlock|Add2~5\))
-- \mda_genlock|Add2~7\ = CARRY((!\mda_genlock|process_2:peak[3]~q\ & !\mda_genlock|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[3]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~5\,
	combout => \mda_genlock|Add2~6_combout\,
	cout => \mda_genlock|Add2~7\);

-- Location: LCCOMB_X5_Y11_N10
\mda_genlock|Add2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~41_combout\ = (\mda_genlock|Add2~6_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add2~6_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~41_combout\);

-- Location: FF_X5_Y11_N11
\mda_genlock|process_2:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~41_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[3]~q\);

-- Location: LCCOMB_X5_Y11_N22
\mda_genlock|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~8_combout\ = (\mda_genlock|process_2:peak[4]~q\ & ((GND) # (!\mda_genlock|Add2~7\))) # (!\mda_genlock|process_2:peak[4]~q\ & (\mda_genlock|Add2~7\ $ (GND)))
-- \mda_genlock|Add2~9\ = CARRY((\mda_genlock|process_2:peak[4]~q\) # (!\mda_genlock|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_2:peak[4]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~7\,
	combout => \mda_genlock|Add2~8_combout\,
	cout => \mda_genlock|Add2~9\);

-- Location: LCCOMB_X5_Y11_N0
\mda_genlock|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~42_combout\ = (\mda_genlock|Add2~8_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add2~8_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~42_combout\);

-- Location: FF_X5_Y11_N1
\mda_genlock|process_2:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~42_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[4]~q\);

-- Location: LCCOMB_X5_Y11_N24
\mda_genlock|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~10_combout\ = (\mda_genlock|process_2:peak[5]~q\ & (\mda_genlock|Add2~9\ & VCC)) # (!\mda_genlock|process_2:peak[5]~q\ & (!\mda_genlock|Add2~9\))
-- \mda_genlock|Add2~11\ = CARRY((!\mda_genlock|process_2:peak[5]~q\ & !\mda_genlock|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[5]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~9\,
	combout => \mda_genlock|Add2~10_combout\,
	cout => \mda_genlock|Add2~11\);

-- Location: LCCOMB_X5_Y11_N6
\mda_genlock|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~43_combout\ = (\mda_genlock|Add2~10_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add2~10_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~43_combout\);

-- Location: FF_X5_Y11_N7
\mda_genlock|process_2:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~43_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[5]~q\);

-- Location: LCCOMB_X5_Y11_N26
\mda_genlock|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~12_combout\ = (\mda_genlock|process_2:peak[6]~q\ & ((GND) # (!\mda_genlock|Add2~11\))) # (!\mda_genlock|process_2:peak[6]~q\ & (\mda_genlock|Add2~11\ $ (GND)))
-- \mda_genlock|Add2~13\ = CARRY((\mda_genlock|process_2:peak[6]~q\) # (!\mda_genlock|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_2:peak[6]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~11\,
	combout => \mda_genlock|Add2~12_combout\,
	cout => \mda_genlock|Add2~13\);

-- Location: LCCOMB_X5_Y11_N4
\mda_genlock|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~44_combout\ = (\mda_genlock|Add2~12_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add2~12_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~44_combout\);

-- Location: FF_X5_Y11_N5
\mda_genlock|process_2:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~44_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[6]~q\);

-- Location: LCCOMB_X5_Y11_N28
\mda_genlock|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~14_combout\ = (\mda_genlock|process_2:peak[7]~q\ & (\mda_genlock|Add2~13\ & VCC)) # (!\mda_genlock|process_2:peak[7]~q\ & (!\mda_genlock|Add2~13\))
-- \mda_genlock|Add2~15\ = CARRY((!\mda_genlock|process_2:peak[7]~q\ & !\mda_genlock|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_2:peak[7]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~13\,
	combout => \mda_genlock|Add2~14_combout\,
	cout => \mda_genlock|Add2~15\);

-- Location: LCCOMB_X5_Y11_N8
\mda_genlock|Add2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~45_combout\ = (\mda_genlock|Add2~14_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|Add2~14_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~45_combout\);

-- Location: FF_X5_Y11_N9
\mda_genlock|process_2:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~45_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[7]~q\);

-- Location: LCCOMB_X5_Y11_N2
\mda_genlock|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan2~1_combout\ = (\mda_genlock|process_2:peak[5]~q\) # ((\mda_genlock|process_2:peak[7]~q\) # ((\mda_genlock|process_2:peak[6]~q\) # (\mda_genlock|process_2:peak[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[5]~q\,
	datab => \mda_genlock|process_2:peak[7]~q\,
	datac => \mda_genlock|process_2:peak[6]~q\,
	datad => \mda_genlock|process_2:peak[4]~q\,
	combout => \mda_genlock|LessThan2~1_combout\);

-- Location: LCCOMB_X5_Y11_N30
\mda_genlock|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~16_combout\ = (\mda_genlock|process_2:peak[8]~q\ & ((GND) # (!\mda_genlock|Add2~15\))) # (!\mda_genlock|process_2:peak[8]~q\ & (\mda_genlock|Add2~15\ $ (GND)))
-- \mda_genlock|Add2~17\ = CARRY((\mda_genlock|process_2:peak[8]~q\) # (!\mda_genlock|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[8]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~15\,
	combout => \mda_genlock|Add2~16_combout\,
	cout => \mda_genlock|Add2~17\);

-- Location: LCCOMB_X5_Y11_N12
\mda_genlock|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~46_combout\ = (\mda_genlock|Add2~16_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add2~16_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~46_combout\);

-- Location: FF_X5_Y11_N13
\mda_genlock|process_2:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~46_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[8]~q\);

-- Location: LCCOMB_X5_Y10_N0
\mda_genlock|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~18_combout\ = (\mda_genlock|process_2:peak[9]~q\ & (\mda_genlock|Add2~17\ & VCC)) # (!\mda_genlock|process_2:peak[9]~q\ & (!\mda_genlock|Add2~17\))
-- \mda_genlock|Add2~19\ = CARRY((!\mda_genlock|process_2:peak[9]~q\ & !\mda_genlock|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[9]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~17\,
	combout => \mda_genlock|Add2~18_combout\,
	cout => \mda_genlock|Add2~19\);

-- Location: LCCOMB_X6_Y10_N2
\mda_genlock|Add2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~47_combout\ = (\mda_genlock|Add2~18_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add2~18_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~47_combout\);

-- Location: FF_X6_Y10_N3
\mda_genlock|process_2:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~47_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[9]~q\);

-- Location: LCCOMB_X5_Y10_N2
\mda_genlock|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~20_combout\ = (\mda_genlock|process_2:peak[10]~q\ & ((GND) # (!\mda_genlock|Add2~19\))) # (!\mda_genlock|process_2:peak[10]~q\ & (\mda_genlock|Add2~19\ $ (GND)))
-- \mda_genlock|Add2~21\ = CARRY((\mda_genlock|process_2:peak[10]~q\) # (!\mda_genlock|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[10]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~19\,
	combout => \mda_genlock|Add2~20_combout\,
	cout => \mda_genlock|Add2~21\);

-- Location: LCCOMB_X6_Y10_N30
\mda_genlock|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~48_combout\ = (\mda_genlock|Add2~20_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Add2~20_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~48_combout\);

-- Location: FF_X6_Y10_N31
\mda_genlock|process_2:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~48_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[10]~q\);

-- Location: LCCOMB_X5_Y10_N4
\mda_genlock|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~22_combout\ = (\mda_genlock|process_2:peak[11]~q\ & (\mda_genlock|Add2~21\ & VCC)) # (!\mda_genlock|process_2:peak[11]~q\ & (!\mda_genlock|Add2~21\))
-- \mda_genlock|Add2~23\ = CARRY((!\mda_genlock|process_2:peak[11]~q\ & !\mda_genlock|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_2:peak[11]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~21\,
	combout => \mda_genlock|Add2~22_combout\,
	cout => \mda_genlock|Add2~23\);

-- Location: LCCOMB_X6_Y10_N26
\mda_genlock|Add2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~49_combout\ = (\mda_genlock|Add2~22_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add2~22_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~49_combout\);

-- Location: FF_X6_Y10_N27
\mda_genlock|process_2:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~49_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[11]~q\);

-- Location: LCCOMB_X5_Y10_N6
\mda_genlock|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~24_combout\ = (\mda_genlock|process_2:peak[12]~q\ & ((GND) # (!\mda_genlock|Add2~23\))) # (!\mda_genlock|process_2:peak[12]~q\ & (\mda_genlock|Add2~23\ $ (GND)))
-- \mda_genlock|Add2~25\ = CARRY((\mda_genlock|process_2:peak[12]~q\) # (!\mda_genlock|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_2:peak[12]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~23\,
	combout => \mda_genlock|Add2~24_combout\,
	cout => \mda_genlock|Add2~25\);

-- Location: LCCOMB_X5_Y10_N20
\mda_genlock|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~50_combout\ = (\mda_genlock|Add2~24_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Add2~24_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~50_combout\);

-- Location: FF_X5_Y10_N21
\mda_genlock|process_2:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~50_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[12]~q\);

-- Location: LCCOMB_X5_Y10_N8
\mda_genlock|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~26_combout\ = (\mda_genlock|process_2:peak[13]~q\ & (\mda_genlock|Add2~25\ & VCC)) # (!\mda_genlock|process_2:peak[13]~q\ & (!\mda_genlock|Add2~25\))
-- \mda_genlock|Add2~27\ = CARRY((!\mda_genlock|process_2:peak[13]~q\ & !\mda_genlock|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[13]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~25\,
	combout => \mda_genlock|Add2~26_combout\,
	cout => \mda_genlock|Add2~27\);

-- Location: LCCOMB_X5_Y10_N26
\mda_genlock|Add2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~51_combout\ = (\mda_genlock|Add2~26_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add2~26_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~51_combout\);

-- Location: FF_X5_Y10_N27
\mda_genlock|process_2:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~51_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[13]~q\);

-- Location: LCCOMB_X5_Y10_N10
\mda_genlock|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~28_combout\ = (\mda_genlock|process_2:peak[14]~q\ & ((GND) # (!\mda_genlock|Add2~27\))) # (!\mda_genlock|process_2:peak[14]~q\ & (\mda_genlock|Add2~27\ $ (GND)))
-- \mda_genlock|Add2~29\ = CARRY((\mda_genlock|process_2:peak[14]~q\) # (!\mda_genlock|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_2:peak[14]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~27\,
	combout => \mda_genlock|Add2~28_combout\,
	cout => \mda_genlock|Add2~29\);

-- Location: LCCOMB_X5_Y10_N24
\mda_genlock|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~52_combout\ = (\mda_genlock|Add2~28_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Add2~28_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~52_combout\);

-- Location: FF_X5_Y10_N25
\mda_genlock|process_2:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~52_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[14]~q\);

-- Location: LCCOMB_X5_Y10_N18
\mda_genlock|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan2~3_combout\ = (\mda_genlock|process_2:peak[15]~q\) # ((\mda_genlock|process_2:peak[14]~q\) # ((\mda_genlock|process_2:peak[13]~q\) # (\mda_genlock|process_2:peak[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[15]~q\,
	datab => \mda_genlock|process_2:peak[14]~q\,
	datac => \mda_genlock|process_2:peak[13]~q\,
	datad => \mda_genlock|process_2:peak[12]~q\,
	combout => \mda_genlock|LessThan2~3_combout\);

-- Location: LCCOMB_X6_Y10_N8
\mda_genlock|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan2~0_combout\ = (\mda_genlock|process_2:peak[3]~q\) # ((\mda_genlock|process_2:peak[0]~q\) # ((\mda_genlock|process_2:peak[1]~q\) # (\mda_genlock|process_2:peak[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[3]~q\,
	datab => \mda_genlock|process_2:peak[0]~q\,
	datac => \mda_genlock|process_2:peak[1]~q\,
	datad => \mda_genlock|process_2:peak[2]~q\,
	combout => \mda_genlock|LessThan2~0_combout\);

-- Location: LCCOMB_X6_Y10_N18
\mda_genlock|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan2~2_combout\ = (\mda_genlock|process_2:peak[10]~q\) # ((\mda_genlock|process_2:peak[8]~q\) # ((\mda_genlock|process_2:peak[11]~q\) # (\mda_genlock|process_2:peak[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[10]~q\,
	datab => \mda_genlock|process_2:peak[8]~q\,
	datac => \mda_genlock|process_2:peak[11]~q\,
	datad => \mda_genlock|process_2:peak[9]~q\,
	combout => \mda_genlock|LessThan2~2_combout\);

-- Location: LCCOMB_X6_Y10_N20
\mda_genlock|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan2~4_combout\ = (\mda_genlock|LessThan2~1_combout\) # ((\mda_genlock|LessThan2~3_combout\) # ((\mda_genlock|LessThan2~0_combout\) # (\mda_genlock|LessThan2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan2~1_combout\,
	datab => \mda_genlock|LessThan2~3_combout\,
	datac => \mda_genlock|LessThan2~0_combout\,
	datad => \mda_genlock|LessThan2~2_combout\,
	combout => \mda_genlock|LessThan2~4_combout\);

-- Location: LCCOMB_X6_Y10_N6
\mda_genlock|peak~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|peak~4_combout\ = (!\mda_genlock|process_2~0_combout\ & ((\mda_genlock|process_2:peak[16]~q\) # ((\mda_genlock|LessThan2~4_combout\) # (!\mda_genlock|process_2:peak[17]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[16]~q\,
	datab => \mda_genlock|process_2:peak[17]~q\,
	datac => \mda_genlock|process_2~0_combout\,
	datad => \mda_genlock|LessThan2~4_combout\,
	combout => \mda_genlock|peak~4_combout\);

-- Location: LCCOMB_X5_Y10_N12
\mda_genlock|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~30_combout\ = (\mda_genlock|process_2:peak[15]~q\ & (\mda_genlock|Add2~29\ & VCC)) # (!\mda_genlock|process_2:peak[15]~q\ & (!\mda_genlock|Add2~29\))
-- \mda_genlock|Add2~31\ = CARRY((!\mda_genlock|process_2:peak[15]~q\ & !\mda_genlock|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[15]~q\,
	datad => VCC,
	cin => \mda_genlock|Add2~29\,
	combout => \mda_genlock|Add2~30_combout\,
	cout => \mda_genlock|Add2~31\);

-- Location: LCCOMB_X5_Y10_N22
\mda_genlock|Add2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~53_combout\ = (\mda_genlock|peak~4_combout\ & \mda_genlock|Add2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|peak~4_combout\,
	datad => \mda_genlock|Add2~30_combout\,
	combout => \mda_genlock|Add2~53_combout\);

-- Location: FF_X5_Y10_N23
\mda_genlock|process_2:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~53_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[15]~q\);

-- Location: LCCOMB_X5_Y10_N30
\mda_genlock|Add2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add2~37_combout\ = (\mda_genlock|Add2~32_combout\ & \mda_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|Add2~32_combout\,
	datad => \mda_genlock|peak~4_combout\,
	combout => \mda_genlock|Add2~37_combout\);

-- Location: FF_X5_Y10_N31
\mda_genlock|process_2:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add2~37_combout\,
	ena => \mda_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:peak[16]~q\);

-- Location: LCCOMB_X6_Y10_N12
\mda_genlock|adj_trg_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_right~0_combout\ = (!\mda_genlock|process_2:peak[16]~q\ & (\mda_genlock|process_2:peak[17]~q\ & (\mda_sync_level|video_enable~q\ & !\mda_genlock|LessThan2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:peak[16]~q\,
	datab => \mda_genlock|process_2:peak[17]~q\,
	datac => \mda_sync_level|video_enable~q\,
	datad => \mda_genlock|LessThan2~4_combout\,
	combout => \mda_genlock|adj_trg_right~0_combout\);

-- Location: LCCOMB_X6_Y10_N10
\mda_genlock|process_2:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_2:latch~0_combout\ = (\mda_genlock|adj_trg_right~0_combout\ & (!\RIGHT_BTN~input_o\)) # (!\mda_genlock|adj_trg_right~0_combout\ & ((\mda_genlock|process_2:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIGHT_BTN~input_o\,
	datac => \mda_genlock|process_2:latch~q\,
	datad => \mda_genlock|adj_trg_right~0_combout\,
	combout => \mda_genlock|process_2:latch~0_combout\);

-- Location: FF_X6_Y10_N11
\mda_genlock|process_2:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|process_2:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_2:latch~q\);

-- Location: LCCOMB_X6_Y10_N16
\mda_genlock|adj_trg_right~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_trg_right~1_combout\ = (\mda_genlock|process_2:latch~q\ & (\RIGHT_BTN~input_o\ & \mda_genlock|adj_trg_right~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_2:latch~q\,
	datac => \RIGHT_BTN~input_o\,
	datad => \mda_genlock|adj_trg_right~0_combout\,
	combout => \mda_genlock|adj_trg_right~1_combout\);

-- Location: FF_X6_Y10_N17
\mda_genlock|adj_trg_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adj_trg_right~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_trg_right~q\);

-- Location: LCCOMB_X25_Y16_N0
\mda_genlock|adj_x~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_x~0_combout\ = (\mda_genlock|adj_x\(0) & (!\mda_genlock|adj_x\(2) & !\mda_genlock|adj_trg_left~q\)) # (!\mda_genlock|adj_x\(0) & ((!\mda_genlock|adj_trg_left~q\) # (!\mda_genlock|adj_x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|adj_x\(0),
	datac => \mda_genlock|adj_x\(2),
	datad => \mda_genlock|adj_trg_left~q\,
	combout => \mda_genlock|adj_x~0_combout\);

-- Location: LCCOMB_X25_Y16_N6
\mda_genlock|adj_x~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adj_x~2_combout\ = (\mda_genlock|adj_trg_left~q\ & (((!\mda_genlock|adj_x~0_combout\)) # (!\mda_genlock|adj_x~1_combout\))) # (!\mda_genlock|adj_trg_left~q\ & (\mda_genlock|adj_trg_right~q\ & ((\mda_genlock|adj_x~0_combout\) # 
-- (!\mda_genlock|adj_x~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|adj_x~1_combout\,
	datab => \mda_genlock|adj_trg_left~q\,
	datac => \mda_genlock|adj_trg_right~q\,
	datad => \mda_genlock|adj_x~0_combout\,
	combout => \mda_genlock|adj_x~2_combout\);

-- Location: FF_X25_Y16_N5
\mda_genlock|adj_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adj_x[0]~5_combout\,
	ena => \mda_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adj_x\(0));

-- Location: LCCOMB_X25_Y16_N10
\mda_genlock|adjust_x[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adjust_x[0]~2_combout\ = !\mda_genlock|adj_x\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|adj_x\(0),
	combout => \mda_genlock|adjust_x[0]~2_combout\);

-- Location: FF_X25_Y16_N11
\mda_genlock|adjust_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adjust_x[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_x\(0));

-- Location: LCCOMB_X21_Y19_N28
\mda_vga_video|start_col[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|start_col[0]~feeder_combout\ = \mda_genlock|adjust_x\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adjust_x\(0),
	combout => \mda_vga_video|start_col[0]~feeder_combout\);

-- Location: FF_X21_Y19_N29
\mda_vga_video|start_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|start_col[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_col\(0));

-- Location: LCCOMB_X21_Y19_N18
\mda_vga_video|Add2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~29_combout\ = (\mda_vga_video|Equal3~1_combout\ & (((\mda_vga_video|start_col\(0))))) # (!\mda_vga_video|Equal3~1_combout\ & (\mda_vga_video|LessThan4~3_combout\ $ ((\mda_vga_video|col_number\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Equal3~1_combout\,
	datab => \mda_vga_video|LessThan4~3_combout\,
	datac => \mda_vga_video|col_number\(0),
	datad => \mda_vga_video|start_col\(0),
	combout => \mda_vga_video|Add2~29_combout\);

-- Location: FF_X21_Y19_N19
\mda_vga_video|col_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(0));

-- Location: LCCOMB_X26_Y15_N30
\mda_sram|load_col[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|load_col[8]~feeder_combout\ = \mda_sram|SramAddress\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_sram|SramAddress\(8),
	combout => \mda_sram|load_col[8]~feeder_combout\);

-- Location: LCCOMB_X26_Y15_N4
\mda_sram|load_col[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|load_col[8]~0_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sync_level|video_enable~q\ & ((\mda_sram|Equal0~5_combout\) # (!\mda_sram|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sync_level|video_enable~q\,
	datac => \mda_sram|Equal0~5_combout\,
	datad => \mda_sram|LessThan0~2_combout\,
	combout => \mda_sram|load_col[8]~0_combout\);

-- Location: FF_X26_Y15_N31
\mda_sram|load_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|load_col[8]~feeder_combout\,
	ena => \mda_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|load_col\(8));

-- Location: LCCOMB_X26_Y15_N12
\mda_sram|load_col[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|load_col[5]~feeder_combout\ = \mda_sram|SramAddress\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_sram|SramAddress\(5),
	combout => \mda_sram|load_col[5]~feeder_combout\);

-- Location: FF_X26_Y15_N13
\mda_sram|load_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|load_col[5]~feeder_combout\,
	ena => \mda_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|load_col\(5));

-- Location: LCCOMB_X26_Y15_N24
\mda_sram|load_col[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|load_col[6]~feeder_combout\ = \mda_sram|SramAddress\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_sram|SramAddress\(6),
	combout => \mda_sram|load_col[6]~feeder_combout\);

-- Location: FF_X26_Y15_N25
\mda_sram|load_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|load_col[6]~feeder_combout\,
	ena => \mda_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|load_col\(6));

-- Location: FF_X26_Y15_N15
\mda_sram|load_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_sram|SramAddress\(4),
	sload => VCC,
	ena => \mda_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|load_col\(4));

-- Location: FF_X26_Y15_N21
\mda_sram|load_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_sram|SramAddress\(2),
	sload => VCC,
	ena => \mda_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|load_col\(2));

-- Location: LCCOMB_X26_Y15_N28
\mda_sram|load_col[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|load_col[0]~feeder_combout\ = \mda_sram|SramAddress\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_sram|SramAddress\(0),
	combout => \mda_sram|load_col[0]~feeder_combout\);

-- Location: FF_X26_Y15_N29
\mda_sram|load_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|load_col[0]~feeder_combout\,
	ena => \mda_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|load_col\(0));

-- Location: FF_X26_Y15_N7
\mda_sram|load_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_sram|SramAddress\(3),
	sload => VCC,
	ena => \mda_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|load_col\(3));

-- Location: LCCOMB_X26_Y15_N10
\mda_sram|load_col[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|load_col[1]~feeder_combout\ = \mda_sram|SramAddress\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_sram|SramAddress\(1),
	combout => \mda_sram|load_col[1]~feeder_combout\);

-- Location: FF_X26_Y15_N11
\mda_sram|load_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|load_col[1]~feeder_combout\,
	ena => \mda_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|load_col\(1));

-- Location: LCCOMB_X26_Y15_N6
\mda_ram_out|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|process_0~0_combout\ = (!\mda_sram|load_col\(3) & (((!\mda_sram|load_col\(0) & !\mda_sram|load_col\(1))) # (!\mda_sram|load_col\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|load_col\(2),
	datab => \mda_sram|load_col\(0),
	datac => \mda_sram|load_col\(3),
	datad => \mda_sram|load_col\(1),
	combout => \mda_ram_out|process_0~0_combout\);

-- Location: LCCOMB_X26_Y15_N14
\mda_ram_out|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|process_0~1_combout\ = (!\mda_sram|load_col\(5) & (!\mda_sram|load_col\(6) & ((\mda_ram_out|process_0~0_combout\) # (!\mda_sram|load_col\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|load_col\(5),
	datab => \mda_sram|load_col\(6),
	datac => \mda_sram|load_col\(4),
	datad => \mda_ram_out|process_0~0_combout\,
	combout => \mda_ram_out|process_0~1_combout\);

-- Location: FF_X26_Y15_N17
\mda_sram|load_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_sram|SramAddress\(7),
	sload => VCC,
	ena => \mda_sram|load_col[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|load_col\(7));

-- Location: FF_X24_Y12_N23
\mda_sram|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|wren~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	sclr => \mda_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|wren~q\);

-- Location: LCCOMB_X26_Y15_N16
\mda_ram_out|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|process_0~2_combout\ = (\mda_sram|wren~q\ & (((\mda_ram_out|process_0~1_combout\) # (!\mda_sram|load_col\(7))) # (!\mda_sram|load_col\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|load_col\(8),
	datab => \mda_ram_out|process_0~1_combout\,
	datac => \mda_sram|load_col\(7),
	datad => \mda_sram|wren~q\,
	combout => \mda_ram_out|process_0~2_combout\);

-- Location: LCCOMB_X26_Y15_N20
\mda_sram|pixel_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[0]~0_combout\ = (\mda_sram|SramRoutine.SramRoutine_Load~q\ & (\mda_sync_level|video_enable~q\ & \mda_sram|wren~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \mda_sync_level|video_enable~q\,
	datad => \mda_sram|wren~0_combout\,
	combout => \mda_sram|pixel_out[0]~0_combout\);

-- Location: FF_X28_Y15_N25
\mda_sram|pixel_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ0~input_o\,
	sload => VCC,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(0));

-- Location: LCCOMB_X25_Y16_N28
\mda_genlock|adjust_x[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adjust_x[1]~0_combout\ = !\mda_genlock|adj_x\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|adj_x\(1),
	combout => \mda_genlock|adjust_x[1]~0_combout\);

-- Location: FF_X25_Y16_N29
\mda_genlock|adjust_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adjust_x[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_x\(1));

-- Location: LCCOMB_X26_Y16_N22
\mda_vga_video|start_col[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|start_col[1]~feeder_combout\ = \mda_genlock|adjust_x\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adjust_x\(1),
	combout => \mda_vga_video|start_col[1]~feeder_combout\);

-- Location: FF_X26_Y16_N23
\mda_vga_video|start_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|start_col[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_col\(1));

-- Location: FF_X26_Y16_N29
\mda_vga_video|col_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(1));

-- Location: LCCOMB_X28_Y16_N6
\mda_vga_video|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~1\ = CARRY((\mda_vga_video|col_number\(0) & \mda_vga_video|LessThan4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(0),
	datab => \mda_vga_video|LessThan4~3_combout\,
	datad => VCC,
	cout => \mda_vga_video|Add2~1\);

-- Location: LCCOMB_X28_Y16_N8
\mda_vga_video|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~2_combout\ = (\mda_vga_video|col_number\(1) & (!\mda_vga_video|Add2~1\)) # (!\mda_vga_video|col_number\(1) & ((\mda_vga_video|Add2~1\) # (GND)))
-- \mda_vga_video|Add2~3\ = CARRY((!\mda_vga_video|Add2~1\) # (!\mda_vga_video|col_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(1),
	datad => VCC,
	cin => \mda_vga_video|Add2~1\,
	combout => \mda_vga_video|Add2~2_combout\,
	cout => \mda_vga_video|Add2~3\);

-- Location: LCCOMB_X26_Y16_N28
\mda_vga_video|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~4_combout\ = (\mda_vga_video|Equal3~1_combout\ & (\mda_vga_video|start_col\(1))) # (!\mda_vga_video|Equal3~1_combout\ & ((\mda_vga_video|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Equal3~1_combout\,
	datac => \mda_vga_video|start_col\(1),
	datad => \mda_vga_video|Add2~2_combout\,
	combout => \mda_vga_video|Add2~4_combout\);

-- Location: LCCOMB_X25_Y16_N12
\mda_genlock|adjust_x[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adjust_x[2]~1_combout\ = !\mda_genlock|adj_x\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|adj_x\(2),
	combout => \mda_genlock|adjust_x[2]~1_combout\);

-- Location: FF_X25_Y16_N13
\mda_genlock|adjust_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adjust_x[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_x\(2));

-- Location: LCCOMB_X26_Y16_N26
\mda_vga_video|start_col[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|start_col[2]~feeder_combout\ = \mda_genlock|adjust_x\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adjust_x\(2),
	combout => \mda_vga_video|start_col[2]~feeder_combout\);

-- Location: FF_X26_Y16_N27
\mda_vga_video|start_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|start_col[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_col\(2));

-- Location: FF_X26_Y16_N31
\mda_vga_video|col_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(2));

-- Location: LCCOMB_X28_Y16_N10
\mda_vga_video|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~5_combout\ = (\mda_vga_video|col_number\(2) & (\mda_vga_video|Add2~3\ $ (GND))) # (!\mda_vga_video|col_number\(2) & (!\mda_vga_video|Add2~3\ & VCC))
-- \mda_vga_video|Add2~6\ = CARRY((\mda_vga_video|col_number\(2) & !\mda_vga_video|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|col_number\(2),
	datad => VCC,
	cin => \mda_vga_video|Add2~3\,
	combout => \mda_vga_video|Add2~5_combout\,
	cout => \mda_vga_video|Add2~6\);

-- Location: LCCOMB_X26_Y16_N30
\mda_vga_video|Add2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~7_combout\ = (\mda_vga_video|Equal3~1_combout\ & (\mda_vga_video|start_col\(2))) # (!\mda_vga_video|Equal3~1_combout\ & ((\mda_vga_video|Add2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Equal3~1_combout\,
	datac => \mda_vga_video|start_col\(2),
	datad => \mda_vga_video|Add2~5_combout\,
	combout => \mda_vga_video|Add2~7_combout\);

-- Location: LCCOMB_X25_Y16_N2
\mda_genlock|adjust_x[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adjust_x[3]~feeder_combout\ = \mda_genlock|adj_x\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_genlock|adj_x\(3),
	combout => \mda_genlock|adjust_x[3]~feeder_combout\);

-- Location: FF_X25_Y16_N3
\mda_genlock|adjust_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adjust_x[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_x\(3));

-- Location: FF_X28_Y16_N7
\mda_vga_video|start_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mda_genlock|adjust_x\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_col\(3));

-- Location: FF_X28_Y16_N31
\mda_vga_video|col_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(3));

-- Location: LCCOMB_X28_Y16_N12
\mda_vga_video|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~8_combout\ = (\mda_vga_video|col_number\(3) & (!\mda_vga_video|Add2~6\)) # (!\mda_vga_video|col_number\(3) & ((\mda_vga_video|Add2~6\) # (GND)))
-- \mda_vga_video|Add2~9\ = CARRY((!\mda_vga_video|Add2~6\) # (!\mda_vga_video|col_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(3),
	datad => VCC,
	cin => \mda_vga_video|Add2~6\,
	combout => \mda_vga_video|Add2~8_combout\,
	cout => \mda_vga_video|Add2~9\);

-- Location: LCCOMB_X28_Y16_N30
\mda_vga_video|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~10_combout\ = (\mda_vga_video|Equal3~1_combout\ & (\mda_vga_video|start_col\(3))) # (!\mda_vga_video|Equal3~1_combout\ & ((\mda_vga_video|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|start_col\(3),
	datab => \mda_vga_video|Equal3~1_combout\,
	datad => \mda_vga_video|Add2~8_combout\,
	combout => \mda_vga_video|Add2~10_combout\);

-- Location: LCCOMB_X25_Y16_N14
\mda_genlock|adjust_x[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|adjust_x[4]~feeder_combout\ = \mda_genlock|adj_x\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adj_x\(4),
	combout => \mda_genlock|adjust_x[4]~feeder_combout\);

-- Location: FF_X25_Y16_N15
\mda_genlock|adjust_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|adjust_x[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|adjust_x\(4));

-- Location: LCCOMB_X26_Y16_N14
\mda_vga_video|start_col[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|start_col[4]~feeder_combout\ = \mda_genlock|adjust_x\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|adjust_x\(4),
	combout => \mda_vga_video|start_col[4]~feeder_combout\);

-- Location: FF_X26_Y16_N15
\mda_vga_video|start_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|start_col[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|start_col\(4));

-- Location: FF_X26_Y16_N25
\mda_vga_video|col_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(4));

-- Location: LCCOMB_X28_Y16_N14
\mda_vga_video|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~11_combout\ = (\mda_vga_video|col_number\(4) & (\mda_vga_video|Add2~9\ $ (GND))) # (!\mda_vga_video|col_number\(4) & (!\mda_vga_video|Add2~9\ & VCC))
-- \mda_vga_video|Add2~12\ = CARRY((\mda_vga_video|col_number\(4) & !\mda_vga_video|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|col_number\(4),
	datad => VCC,
	cin => \mda_vga_video|Add2~9\,
	combout => \mda_vga_video|Add2~11_combout\,
	cout => \mda_vga_video|Add2~12\);

-- Location: LCCOMB_X26_Y16_N24
\mda_vga_video|Add2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~13_combout\ = (\mda_vga_video|Equal3~1_combout\ & (\mda_vga_video|start_col\(4))) # (!\mda_vga_video|Equal3~1_combout\ & ((\mda_vga_video|Add2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Equal3~1_combout\,
	datac => \mda_vga_video|start_col\(4),
	datad => \mda_vga_video|Add2~11_combout\,
	combout => \mda_vga_video|Add2~13_combout\);

-- Location: FF_X28_Y16_N29
\mda_vga_video|col_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(5));

-- Location: LCCOMB_X28_Y16_N16
\mda_vga_video|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~14_combout\ = (\mda_vga_video|col_number\(5) & (!\mda_vga_video|Add2~12\)) # (!\mda_vga_video|col_number\(5) & ((\mda_vga_video|Add2~12\) # (GND)))
-- \mda_vga_video|Add2~15\ = CARRY((!\mda_vga_video|Add2~12\) # (!\mda_vga_video|col_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|col_number\(5),
	datad => VCC,
	cin => \mda_vga_video|Add2~12\,
	combout => \mda_vga_video|Add2~14_combout\,
	cout => \mda_vga_video|Add2~15\);

-- Location: LCCOMB_X28_Y16_N28
\mda_vga_video|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~16_combout\ = (!\mda_vga_video|Equal3~1_combout\ & \mda_vga_video|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Equal3~1_combout\,
	datad => \mda_vga_video|Add2~14_combout\,
	combout => \mda_vga_video|Add2~16_combout\);

-- Location: FF_X28_Y16_N3
\mda_vga_video|col_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(6));

-- Location: LCCOMB_X28_Y16_N18
\mda_vga_video|Add2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~17_combout\ = (\mda_vga_video|col_number\(6) & (\mda_vga_video|Add2~15\ $ (GND))) # (!\mda_vga_video|col_number\(6) & (!\mda_vga_video|Add2~15\ & VCC))
-- \mda_vga_video|Add2~18\ = CARRY((\mda_vga_video|col_number\(6) & !\mda_vga_video|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|col_number\(6),
	datad => VCC,
	cin => \mda_vga_video|Add2~15\,
	combout => \mda_vga_video|Add2~17_combout\,
	cout => \mda_vga_video|Add2~18\);

-- Location: LCCOMB_X28_Y16_N2
\mda_vga_video|Add2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~19_combout\ = (\mda_vga_video|Equal3~1_combout\) # (\mda_vga_video|Add2~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Equal3~1_combout\,
	datad => \mda_vga_video|Add2~17_combout\,
	combout => \mda_vga_video|Add2~19_combout\);

-- Location: FF_X28_Y16_N1
\mda_vga_video|col_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(7));

-- Location: LCCOMB_X28_Y16_N20
\mda_vga_video|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~20_combout\ = (\mda_vga_video|col_number\(7) & (!\mda_vga_video|Add2~18\)) # (!\mda_vga_video|col_number\(7) & ((\mda_vga_video|Add2~18\) # (GND)))
-- \mda_vga_video|Add2~21\ = CARRY((!\mda_vga_video|Add2~18\) # (!\mda_vga_video|col_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|col_number\(7),
	datad => VCC,
	cin => \mda_vga_video|Add2~18\,
	combout => \mda_vga_video|Add2~20_combout\,
	cout => \mda_vga_video|Add2~21\);

-- Location: LCCOMB_X28_Y16_N0
\mda_vga_video|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~22_combout\ = (!\mda_vga_video|Equal3~1_combout\ & \mda_vga_video|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Equal3~1_combout\,
	datad => \mda_vga_video|Add2~20_combout\,
	combout => \mda_vga_video|Add2~22_combout\);

-- Location: FF_X28_Y16_N5
\mda_vga_video|col_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(8));

-- Location: LCCOMB_X28_Y16_N22
\mda_vga_video|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~23_combout\ = (\mda_vga_video|col_number\(8) & (\mda_vga_video|Add2~21\ $ (GND))) # (!\mda_vga_video|col_number\(8) & (!\mda_vga_video|Add2~21\ & VCC))
-- \mda_vga_video|Add2~24\ = CARRY((\mda_vga_video|col_number\(8) & !\mda_vga_video|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|col_number\(8),
	datad => VCC,
	cin => \mda_vga_video|Add2~21\,
	combout => \mda_vga_video|Add2~23_combout\,
	cout => \mda_vga_video|Add2~24\);

-- Location: LCCOMB_X28_Y16_N4
\mda_vga_video|Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~25_combout\ = (\mda_vga_video|Add2~23_combout\ & !\mda_vga_video|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|Add2~23_combout\,
	datad => \mda_vga_video|Equal3~1_combout\,
	combout => \mda_vga_video|Add2~25_combout\);

-- Location: FF_X28_Y16_N27
\mda_vga_video|col_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|Add2~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|col_number\(9));

-- Location: LCCOMB_X28_Y16_N24
\mda_vga_video|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~26_combout\ = \mda_vga_video|col_number\(9) $ (\mda_vga_video|Add2~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(9),
	cin => \mda_vga_video|Add2~24\,
	combout => \mda_vga_video|Add2~26_combout\);

-- Location: LCCOMB_X28_Y16_N26
\mda_vga_video|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add2~28_combout\ = (!\mda_vga_video|Equal3~1_combout\ & \mda_vga_video|Add2~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|Equal3~1_combout\,
	datad => \mda_vga_video|Add2~26_combout\,
	combout => \mda_vga_video|Add2~28_combout\);

-- Location: LCCOMB_X28_Y15_N8
\mda_sram|pixel_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[1]~feeder_combout\ = \SRAM_DQ1~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ1~input_o\,
	combout => \mda_sram|pixel_out[1]~feeder_combout\);

-- Location: FF_X28_Y15_N9
\mda_sram|pixel_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[1]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(1));

-- Location: LCCOMB_X28_Y15_N4
\mda_sram|pixel_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[2]~feeder_combout\ = \SRAM_DQ2~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ2~input_o\,
	combout => \mda_sram|pixel_out[2]~feeder_combout\);

-- Location: FF_X28_Y15_N5
\mda_sram|pixel_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[2]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(2));

-- Location: LCCOMB_X28_Y15_N10
\mda_sram|pixel_out[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[3]~feeder_combout\ = \SRAM_DQ3~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ3~input_o\,
	combout => \mda_sram|pixel_out[3]~feeder_combout\);

-- Location: FF_X28_Y15_N11
\mda_sram|pixel_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[3]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(3));

-- Location: LCCOMB_X28_Y15_N22
\mda_sram|pixel_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[4]~feeder_combout\ = \SRAM_DQ4~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ4~input_o\,
	combout => \mda_sram|pixel_out[4]~feeder_combout\);

-- Location: FF_X28_Y15_N23
\mda_sram|pixel_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[4]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(4));

-- Location: LCCOMB_X28_Y15_N20
\mda_sram|pixel_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[5]~feeder_combout\ = \SRAM_DQ5~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ5~input_o\,
	combout => \mda_sram|pixel_out[5]~feeder_combout\);

-- Location: FF_X28_Y15_N21
\mda_sram|pixel_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[5]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(5));

-- Location: FF_X28_Y15_N27
\mda_sram|pixel_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ8~input_o\,
	sload => VCC,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(8));

-- Location: LCCOMB_X28_Y15_N28
\mda_sram|pixel_out[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[9]~feeder_combout\ = \SRAM_DQ9~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ9~input_o\,
	combout => \mda_sram|pixel_out[9]~feeder_combout\);

-- Location: FF_X28_Y15_N29
\mda_sram|pixel_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[9]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(9));

-- Location: LCCOMB_X28_Y15_N18
\mda_sram|pixel_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[10]~feeder_combout\ = \SRAM_DQ10~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ10~input_o\,
	combout => \mda_sram|pixel_out[10]~feeder_combout\);

-- Location: FF_X28_Y15_N19
\mda_sram|pixel_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[10]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(10));

-- Location: LCCOMB_X28_Y15_N12
\mda_sram|pixel_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[11]~feeder_combout\ = \SRAM_DQ11~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ11~input_o\,
	combout => \mda_sram|pixel_out[11]~feeder_combout\);

-- Location: FF_X28_Y15_N13
\mda_sram|pixel_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[11]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(11));

-- Location: LCCOMB_X28_Y15_N16
\mda_sram|pixel_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[12]~feeder_combout\ = \SRAM_DQ12~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ12~input_o\,
	combout => \mda_sram|pixel_out[12]~feeder_combout\);

-- Location: FF_X28_Y15_N17
\mda_sram|pixel_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[12]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(12));

-- Location: LCCOMB_X28_Y15_N30
\mda_sram|pixel_out[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|pixel_out[13]~feeder_combout\ = \SRAM_DQ13~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ13~input_o\,
	combout => \mda_sram|pixel_out[13]~feeder_combout\);

-- Location: FF_X28_Y15_N31
\mda_sram|pixel_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|pixel_out[13]~feeder_combout\,
	ena => \mda_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|pixel_out\(13));

-- Location: M9K_X27_Y15_N0
\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 406,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 406,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mda_ram_out|process_0~2_combout\,
	portbre => VCC,
	clk0 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \mda_ram_out|process_0~2_combout\,
	portadatain => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y15_N18
\mda_ram_out|q~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|q~1_combout\ = (\mda_vga_video|col_number\(0) & ((\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a11\))) # (!\mda_vga_video|col_number\(0) & (\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(0),
	datac => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a5\,
	datad => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a11\,
	combout => \mda_ram_out|q~1_combout\);

-- Location: LCCOMB_X29_Y16_N4
\mda_ram_out|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|LessThan1~0_combout\ = (!\mda_vga_video|col_number\(4) & (((!\mda_vga_video|col_number\(2) & !\mda_vga_video|col_number\(1))) # (!\mda_vga_video|col_number\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(2),
	datab => \mda_vga_video|col_number\(3),
	datac => \mda_vga_video|col_number\(1),
	datad => \mda_vga_video|col_number\(4),
	combout => \mda_ram_out|LessThan1~0_combout\);

-- Location: LCCOMB_X29_Y16_N28
\mda_ram_out|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|LessThan1~1_combout\ = (!\mda_vga_video|col_number\(7) & (!\mda_vga_video|col_number\(6) & ((\mda_ram_out|LessThan1~0_combout\) # (!\mda_vga_video|col_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(7),
	datab => \mda_vga_video|col_number\(5),
	datac => \mda_ram_out|LessThan1~0_combout\,
	datad => \mda_vga_video|col_number\(6),
	combout => \mda_ram_out|LessThan1~1_combout\);

-- Location: LCCOMB_X29_Y16_N30
\mda_ram_out|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|LessThan1~2_combout\ = ((\mda_ram_out|LessThan1~1_combout\) # (!\mda_vga_video|col_number\(9))) # (!\mda_vga_video|col_number\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|col_number\(8),
	datac => \mda_vga_video|col_number\(9),
	datad => \mda_ram_out|LessThan1~1_combout\,
	combout => \mda_ram_out|LessThan1~2_combout\);

-- Location: FF_X26_Y15_N19
\mda_ram_out|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_ram_out|q~1_combout\,
	ena => \mda_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_ram_out|q\(5));

-- Location: LCCOMB_X26_Y15_N22
\mda_ram_out|q~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|q~0_combout\ = (\mda_vga_video|col_number\(0) & (\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a10\)) # (!\mda_vga_video|col_number\(0) & ((\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(0),
	datac => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a10\,
	datad => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a4\,
	combout => \mda_ram_out|q~0_combout\);

-- Location: FF_X26_Y15_N23
\mda_ram_out|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_ram_out|q~0_combout\,
	ena => \mda_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_ram_out|q\(4));

-- Location: LCCOMB_X5_Y7_N28
\mda_sync_level|no_video~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sync_level|no_video~0_combout\ = (!\SW3~input_o\ & (\SW2~input_o\ & ((\mda_sync_level|Equal0~4_combout\) # (!\mda_sync_level|LessThan6~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW3~input_o\,
	datab => \SW2~input_o\,
	datac => \mda_sync_level|LessThan6~54_combout\,
	datad => \mda_sync_level|Equal0~4_combout\,
	combout => \mda_sync_level|no_video~0_combout\);

-- Location: FF_X5_Y7_N29
\mda_sync_level|no_video\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_sync_level|no_video~0_combout\,
	ena => \ega_sync_level|video_trg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sync_level|no_video~q\);

-- Location: LCCOMB_X31_Y11_N2
\mda_genlock|hcount[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[0]~14_combout\ = \mda_genlock|hcount\(0) $ (VCC)
-- \mda_genlock|hcount[0]~15\ = CARRY(\mda_genlock|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(0),
	datad => VCC,
	combout => \mda_genlock|hcount[0]~14_combout\,
	cout => \mda_genlock|hcount[0]~15\);

-- Location: FF_X31_Y11_N3
\mda_genlock|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[0]~14_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(0));

-- Location: LCCOMB_X31_Y11_N4
\mda_genlock|hcount[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[1]~16_combout\ = (\mda_genlock|hcount\(1) & (!\mda_genlock|hcount[0]~15\)) # (!\mda_genlock|hcount\(1) & ((\mda_genlock|hcount[0]~15\) # (GND)))
-- \mda_genlock|hcount[1]~17\ = CARRY((!\mda_genlock|hcount[0]~15\) # (!\mda_genlock|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(1),
	datad => VCC,
	cin => \mda_genlock|hcount[0]~15\,
	combout => \mda_genlock|hcount[1]~16_combout\,
	cout => \mda_genlock|hcount[1]~17\);

-- Location: FF_X31_Y11_N5
\mda_genlock|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[1]~16_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(1));

-- Location: LCCOMB_X31_Y11_N6
\mda_genlock|hcount[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[2]~18_combout\ = (\mda_genlock|hcount\(2) & (\mda_genlock|hcount[1]~17\ $ (GND))) # (!\mda_genlock|hcount\(2) & (!\mda_genlock|hcount[1]~17\ & VCC))
-- \mda_genlock|hcount[2]~19\ = CARRY((\mda_genlock|hcount\(2) & !\mda_genlock|hcount[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(2),
	datad => VCC,
	cin => \mda_genlock|hcount[1]~17\,
	combout => \mda_genlock|hcount[2]~18_combout\,
	cout => \mda_genlock|hcount[2]~19\);

-- Location: FF_X31_Y11_N7
\mda_genlock|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[2]~18_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(2));

-- Location: LCCOMB_X28_Y11_N30
\mda_genlock|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Equal1~0_combout\ = (\mda_genlock|hcount\(1) & (\mda_genlock|hcount\(0) & \mda_genlock|hcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(1),
	datac => \mda_genlock|hcount\(0),
	datad => \mda_genlock|hcount\(2),
	combout => \mda_genlock|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y11_N8
\mda_genlock|hcount[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[3]~20_combout\ = (\mda_genlock|hcount\(3) & (!\mda_genlock|hcount[2]~19\)) # (!\mda_genlock|hcount\(3) & ((\mda_genlock|hcount[2]~19\) # (GND)))
-- \mda_genlock|hcount[3]~21\ = CARRY((!\mda_genlock|hcount[2]~19\) # (!\mda_genlock|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(3),
	datad => VCC,
	cin => \mda_genlock|hcount[2]~19\,
	combout => \mda_genlock|hcount[3]~20_combout\,
	cout => \mda_genlock|hcount[3]~21\);

-- Location: FF_X31_Y11_N9
\mda_genlock|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[3]~20_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(3));

-- Location: LCCOMB_X31_Y11_N10
\mda_genlock|hcount[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[4]~22_combout\ = (\mda_genlock|hcount\(4) & (\mda_genlock|hcount[3]~21\ $ (GND))) # (!\mda_genlock|hcount\(4) & (!\mda_genlock|hcount[3]~21\ & VCC))
-- \mda_genlock|hcount[4]~23\ = CARRY((\mda_genlock|hcount\(4) & !\mda_genlock|hcount[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(4),
	datad => VCC,
	cin => \mda_genlock|hcount[3]~21\,
	combout => \mda_genlock|hcount[4]~22_combout\,
	cout => \mda_genlock|hcount[4]~23\);

-- Location: FF_X31_Y11_N11
\mda_genlock|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[4]~22_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(4));

-- Location: LCCOMB_X31_Y11_N12
\mda_genlock|hcount[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[5]~24_combout\ = (\mda_genlock|hcount\(5) & (!\mda_genlock|hcount[4]~23\)) # (!\mda_genlock|hcount\(5) & ((\mda_genlock|hcount[4]~23\) # (GND)))
-- \mda_genlock|hcount[5]~25\ = CARRY((!\mda_genlock|hcount[4]~23\) # (!\mda_genlock|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(5),
	datad => VCC,
	cin => \mda_genlock|hcount[4]~23\,
	combout => \mda_genlock|hcount[5]~24_combout\,
	cout => \mda_genlock|hcount[5]~25\);

-- Location: FF_X31_Y11_N13
\mda_genlock|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[5]~24_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(5));

-- Location: LCCOMB_X31_Y11_N14
\mda_genlock|hcount[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[6]~26_combout\ = (\mda_genlock|hcount\(6) & (\mda_genlock|hcount[5]~25\ $ (GND))) # (!\mda_genlock|hcount\(6) & (!\mda_genlock|hcount[5]~25\ & VCC))
-- \mda_genlock|hcount[6]~27\ = CARRY((\mda_genlock|hcount\(6) & !\mda_genlock|hcount[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(6),
	datad => VCC,
	cin => \mda_genlock|hcount[5]~25\,
	combout => \mda_genlock|hcount[6]~26_combout\,
	cout => \mda_genlock|hcount[6]~27\);

-- Location: FF_X31_Y11_N15
\mda_genlock|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[6]~26_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(6));

-- Location: LCCOMB_X31_Y11_N16
\mda_genlock|hcount[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[7]~28_combout\ = (\mda_genlock|hcount\(7) & (!\mda_genlock|hcount[6]~27\)) # (!\mda_genlock|hcount\(7) & ((\mda_genlock|hcount[6]~27\) # (GND)))
-- \mda_genlock|hcount[7]~29\ = CARRY((!\mda_genlock|hcount[6]~27\) # (!\mda_genlock|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(7),
	datad => VCC,
	cin => \mda_genlock|hcount[6]~27\,
	combout => \mda_genlock|hcount[7]~28_combout\,
	cout => \mda_genlock|hcount[7]~29\);

-- Location: FF_X31_Y11_N17
\mda_genlock|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[7]~28_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(7));

-- Location: LCCOMB_X31_Y11_N18
\mda_genlock|hcount[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[8]~30_combout\ = (\mda_genlock|hcount\(8) & (\mda_genlock|hcount[7]~29\ $ (GND))) # (!\mda_genlock|hcount\(8) & (!\mda_genlock|hcount[7]~29\ & VCC))
-- \mda_genlock|hcount[8]~31\ = CARRY((\mda_genlock|hcount\(8) & !\mda_genlock|hcount[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(8),
	datad => VCC,
	cin => \mda_genlock|hcount[7]~29\,
	combout => \mda_genlock|hcount[8]~30_combout\,
	cout => \mda_genlock|hcount[8]~31\);

-- Location: FF_X31_Y11_N19
\mda_genlock|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[8]~30_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(8));

-- Location: LCCOMB_X31_Y11_N20
\mda_genlock|hcount[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[9]~32_combout\ = (\mda_genlock|hcount\(9) & (!\mda_genlock|hcount[8]~31\)) # (!\mda_genlock|hcount\(9) & ((\mda_genlock|hcount[8]~31\) # (GND)))
-- \mda_genlock|hcount[9]~33\ = CARRY((!\mda_genlock|hcount[8]~31\) # (!\mda_genlock|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(9),
	datad => VCC,
	cin => \mda_genlock|hcount[8]~31\,
	combout => \mda_genlock|hcount[9]~32_combout\,
	cout => \mda_genlock|hcount[9]~33\);

-- Location: FF_X31_Y11_N21
\mda_genlock|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[9]~32_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(9));

-- Location: LCCOMB_X31_Y11_N22
\mda_genlock|hcount[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[10]~34_combout\ = (\mda_genlock|hcount\(10) & (\mda_genlock|hcount[9]~33\ $ (GND))) # (!\mda_genlock|hcount\(10) & (!\mda_genlock|hcount[9]~33\ & VCC))
-- \mda_genlock|hcount[10]~35\ = CARRY((\mda_genlock|hcount\(10) & !\mda_genlock|hcount[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(10),
	datad => VCC,
	cin => \mda_genlock|hcount[9]~33\,
	combout => \mda_genlock|hcount[10]~34_combout\,
	cout => \mda_genlock|hcount[10]~35\);

-- Location: FF_X31_Y11_N23
\mda_genlock|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[10]~34_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(10));

-- Location: LCCOMB_X31_Y11_N24
\mda_genlock|hcount[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[11]~36_combout\ = (\mda_genlock|hcount\(11) & (!\mda_genlock|hcount[10]~35\)) # (!\mda_genlock|hcount\(11) & ((\mda_genlock|hcount[10]~35\) # (GND)))
-- \mda_genlock|hcount[11]~37\ = CARRY((!\mda_genlock|hcount[10]~35\) # (!\mda_genlock|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(11),
	datad => VCC,
	cin => \mda_genlock|hcount[10]~35\,
	combout => \mda_genlock|hcount[11]~36_combout\,
	cout => \mda_genlock|hcount[11]~37\);

-- Location: FF_X31_Y11_N25
\mda_genlock|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[11]~36_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(11));

-- Location: LCCOMB_X31_Y11_N26
\mda_genlock|hcount[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[12]~38_combout\ = (\mda_genlock|hcount\(12) & (\mda_genlock|hcount[11]~37\ $ (GND))) # (!\mda_genlock|hcount\(12) & (!\mda_genlock|hcount[11]~37\ & VCC))
-- \mda_genlock|hcount[12]~39\ = CARRY((\mda_genlock|hcount\(12) & !\mda_genlock|hcount[11]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(12),
	datad => VCC,
	cin => \mda_genlock|hcount[11]~37\,
	combout => \mda_genlock|hcount[12]~38_combout\,
	cout => \mda_genlock|hcount[12]~39\);

-- Location: FF_X31_Y11_N27
\mda_genlock|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[12]~38_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(12));

-- Location: LCCOMB_X31_Y11_N28
\mda_genlock|hcount[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|hcount[13]~40_combout\ = \mda_genlock|hcount\(13) $ (\mda_genlock|hcount[12]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(13),
	cin => \mda_genlock|hcount[12]~39\,
	combout => \mda_genlock|hcount[13]~40_combout\);

-- Location: FF_X31_Y11_N29
\mda_genlock|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|hcount[13]~40_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|hcount\(13));

-- Location: LCCOMB_X31_Y11_N0
\mda_genlock|process_13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_13~0_combout\ = (\mda_genlock|hcount\(7) & ((\mda_genlock|hcount\(6)) # (!\mda_genlock|hcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|hcount\(7),
	datac => \mda_genlock|hcount\(6),
	datad => \mda_genlock|hcount\(11),
	combout => \mda_genlock|process_13~0_combout\);

-- Location: LCCOMB_X31_Y11_N30
\mda_genlock|LessThan12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan12~0_combout\ = (\mda_genlock|hcount\(5)) # ((\mda_genlock|hcount\(6)) # ((\mda_genlock|hcount\(3)) # (\mda_genlock|hcount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(5),
	datab => \mda_genlock|hcount\(6),
	datac => \mda_genlock|hcount\(3),
	datad => \mda_genlock|hcount\(4),
	combout => \mda_genlock|LessThan12~0_combout\);

-- Location: LCCOMB_X30_Y11_N28
\mda_genlock|process_13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_13~1_combout\ = (\mda_genlock|hcount\(9) & ((\mda_genlock|process_13~0_combout\) # ((\mda_genlock|hcount\(8))))) # (!\mda_genlock|hcount\(9) & (\mda_genlock|process_13~0_combout\ & (\mda_genlock|LessThan12~0_combout\ & 
-- \mda_genlock|hcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(9),
	datab => \mda_genlock|process_13~0_combout\,
	datac => \mda_genlock|LessThan12~0_combout\,
	datad => \mda_genlock|hcount\(8),
	combout => \mda_genlock|process_13~1_combout\);

-- Location: LCCOMB_X30_Y11_N24
\mda_genlock|process_13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_13~2_combout\ = (\mda_genlock|hcount\(10)) # ((\mda_genlock|hcount\(11) & (\mda_genlock|hcount\(9) & \mda_genlock|process_13~1_combout\)) # (!\mda_genlock|hcount\(11) & ((\mda_genlock|hcount\(9)) # 
-- (\mda_genlock|process_13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(11),
	datab => \mda_genlock|hcount\(10),
	datac => \mda_genlock|hcount\(9),
	datad => \mda_genlock|process_13~1_combout\,
	combout => \mda_genlock|process_13~2_combout\);

-- Location: LCCOMB_X30_Y11_N26
\mda_genlock|process_13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_13~3_combout\ = (!\mda_genlock|hcount\(13) & ((\mda_genlock|hcount\(11) & ((!\mda_genlock|process_13~2_combout\) # (!\mda_genlock|hcount\(12)))) # (!\mda_genlock|hcount\(11) & ((\mda_genlock|hcount\(12)) # 
-- (\mda_genlock|process_13~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(11),
	datab => \mda_genlock|hcount\(12),
	datac => \mda_genlock|hcount\(13),
	datad => \mda_genlock|process_13~2_combout\,
	combout => \mda_genlock|process_13~3_combout\);

-- Location: LCCOMB_X28_Y11_N24
\mda_genlock|col_number~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~9_combout\ = \mda_genlock|col_number\(0) $ (((\mda_genlock|Equal1~0_combout\ & \mda_genlock|process_13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datac => \mda_genlock|col_number\(0),
	datad => \mda_genlock|process_13~3_combout\,
	combout => \mda_genlock|col_number~9_combout\);

-- Location: FF_X28_Y11_N25
\mda_genlock|col_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~9_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(0));

-- Location: LCCOMB_X30_Y11_N2
\mda_genlock|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~1\ = CARRY(\mda_genlock|col_number\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(0),
	datad => VCC,
	cout => \mda_genlock|Add15~1\);

-- Location: LCCOMB_X30_Y11_N4
\mda_genlock|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~2_combout\ = (\mda_genlock|col_number\(1) & (!\mda_genlock|Add15~1\)) # (!\mda_genlock|col_number\(1) & ((\mda_genlock|Add15~1\) # (GND)))
-- \mda_genlock|Add15~3\ = CARRY((!\mda_genlock|Add15~1\) # (!\mda_genlock|col_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|col_number\(1),
	datad => VCC,
	cin => \mda_genlock|Add15~1\,
	combout => \mda_genlock|Add15~2_combout\,
	cout => \mda_genlock|Add15~3\);

-- Location: LCCOMB_X28_Y11_N2
\mda_genlock|col_number~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~2_combout\ = (\mda_genlock|Equal1~0_combout\ & ((\mda_genlock|process_13~3_combout\ & ((\mda_genlock|Add15~2_combout\))) # (!\mda_genlock|process_13~3_combout\ & (\mda_genlock|col_number\(1))))) # (!\mda_genlock|Equal1~0_combout\ & 
-- (((\mda_genlock|col_number\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|process_13~3_combout\,
	datac => \mda_genlock|col_number\(1),
	datad => \mda_genlock|Add15~2_combout\,
	combout => \mda_genlock|col_number~2_combout\);

-- Location: FF_X28_Y11_N3
\mda_genlock|col_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~2_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(1));

-- Location: LCCOMB_X30_Y11_N6
\mda_genlock|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~4_combout\ = (\mda_genlock|col_number\(2) & (\mda_genlock|Add15~3\ $ (GND))) # (!\mda_genlock|col_number\(2) & (!\mda_genlock|Add15~3\ & VCC))
-- \mda_genlock|Add15~5\ = CARRY((\mda_genlock|col_number\(2) & !\mda_genlock|Add15~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(2),
	datad => VCC,
	cin => \mda_genlock|Add15~3\,
	combout => \mda_genlock|Add15~4_combout\,
	cout => \mda_genlock|Add15~5\);

-- Location: LCCOMB_X28_Y11_N26
\mda_genlock|col_number~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~3_combout\ = (\mda_genlock|Equal1~0_combout\ & ((\mda_genlock|process_13~3_combout\ & ((\mda_genlock|Add15~4_combout\))) # (!\mda_genlock|process_13~3_combout\ & (\mda_genlock|col_number\(2))))) # (!\mda_genlock|Equal1~0_combout\ & 
-- (((\mda_genlock|col_number\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|process_13~3_combout\,
	datac => \mda_genlock|col_number\(2),
	datad => \mda_genlock|Add15~4_combout\,
	combout => \mda_genlock|col_number~3_combout\);

-- Location: FF_X28_Y11_N27
\mda_genlock|col_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~3_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(2));

-- Location: LCCOMB_X30_Y11_N8
\mda_genlock|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~6_combout\ = (\mda_genlock|col_number\(3) & (!\mda_genlock|Add15~5\)) # (!\mda_genlock|col_number\(3) & ((\mda_genlock|Add15~5\) # (GND)))
-- \mda_genlock|Add15~7\ = CARRY((!\mda_genlock|Add15~5\) # (!\mda_genlock|col_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(3),
	datad => VCC,
	cin => \mda_genlock|Add15~5\,
	combout => \mda_genlock|Add15~6_combout\,
	cout => \mda_genlock|Add15~7\);

-- Location: LCCOMB_X29_Y11_N8
\mda_genlock|col_number~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~4_combout\ = (\mda_genlock|Equal1~0_combout\ & ((\mda_genlock|process_13~3_combout\ & (\mda_genlock|Add15~6_combout\)) # (!\mda_genlock|process_13~3_combout\ & ((\mda_genlock|col_number\(3)))))) # (!\mda_genlock|Equal1~0_combout\ & 
-- (((\mda_genlock|col_number\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|Add15~6_combout\,
	datac => \mda_genlock|col_number\(3),
	datad => \mda_genlock|process_13~3_combout\,
	combout => \mda_genlock|col_number~4_combout\);

-- Location: FF_X29_Y11_N9
\mda_genlock|col_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~4_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(3));

-- Location: LCCOMB_X30_Y11_N10
\mda_genlock|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~8_combout\ = (\mda_genlock|col_number\(4) & (\mda_genlock|Add15~7\ $ (GND))) # (!\mda_genlock|col_number\(4) & (!\mda_genlock|Add15~7\ & VCC))
-- \mda_genlock|Add15~9\ = CARRY((\mda_genlock|col_number\(4) & !\mda_genlock|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(4),
	datad => VCC,
	cin => \mda_genlock|Add15~7\,
	combout => \mda_genlock|Add15~8_combout\,
	cout => \mda_genlock|Add15~9\);

-- Location: LCCOMB_X29_Y11_N0
\mda_genlock|col_number~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~5_combout\ = (\mda_genlock|Equal1~0_combout\ & ((\mda_genlock|process_13~3_combout\ & (\mda_genlock|Add15~8_combout\)) # (!\mda_genlock|process_13~3_combout\ & ((\mda_genlock|col_number\(4)))))) # (!\mda_genlock|Equal1~0_combout\ & 
-- (((\mda_genlock|col_number\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|Add15~8_combout\,
	datac => \mda_genlock|col_number\(4),
	datad => \mda_genlock|process_13~3_combout\,
	combout => \mda_genlock|col_number~5_combout\);

-- Location: FF_X29_Y11_N1
\mda_genlock|col_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~5_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(4));

-- Location: LCCOMB_X30_Y11_N12
\mda_genlock|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~10_combout\ = (\mda_genlock|col_number\(5) & (!\mda_genlock|Add15~9\)) # (!\mda_genlock|col_number\(5) & ((\mda_genlock|Add15~9\) # (GND)))
-- \mda_genlock|Add15~11\ = CARRY((!\mda_genlock|Add15~9\) # (!\mda_genlock|col_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|col_number\(5),
	datad => VCC,
	cin => \mda_genlock|Add15~9\,
	combout => \mda_genlock|Add15~10_combout\,
	cout => \mda_genlock|Add15~11\);

-- Location: LCCOMB_X29_Y11_N4
\mda_genlock|col_number~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~6_combout\ = (\mda_genlock|Equal1~0_combout\ & ((\mda_genlock|process_13~3_combout\ & (\mda_genlock|Add15~10_combout\)) # (!\mda_genlock|process_13~3_combout\ & ((\mda_genlock|col_number\(5)))))) # (!\mda_genlock|Equal1~0_combout\ 
-- & (((\mda_genlock|col_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|Add15~10_combout\,
	datac => \mda_genlock|col_number\(5),
	datad => \mda_genlock|process_13~3_combout\,
	combout => \mda_genlock|col_number~6_combout\);

-- Location: FF_X29_Y11_N5
\mda_genlock|col_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~6_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(5));

-- Location: LCCOMB_X30_Y11_N14
\mda_genlock|Add15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~12_combout\ = (\mda_genlock|col_number\(6) & (\mda_genlock|Add15~11\ $ (GND))) # (!\mda_genlock|col_number\(6) & (!\mda_genlock|Add15~11\ & VCC))
-- \mda_genlock|Add15~13\ = CARRY((\mda_genlock|col_number\(6) & !\mda_genlock|Add15~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(6),
	datad => VCC,
	cin => \mda_genlock|Add15~11\,
	combout => \mda_genlock|Add15~12_combout\,
	cout => \mda_genlock|Add15~13\);

-- Location: LCCOMB_X29_Y11_N10
\mda_genlock|col_number~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~1_combout\ = (\mda_genlock|Equal1~0_combout\ & ((\mda_genlock|process_13~3_combout\ & (\mda_genlock|Add15~12_combout\)) # (!\mda_genlock|process_13~3_combout\ & ((\mda_genlock|col_number\(6)))))) # (!\mda_genlock|Equal1~0_combout\ 
-- & (((\mda_genlock|col_number\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|Add15~12_combout\,
	datac => \mda_genlock|col_number\(6),
	datad => \mda_genlock|process_13~3_combout\,
	combout => \mda_genlock|col_number~1_combout\);

-- Location: FF_X29_Y11_N11
\mda_genlock|col_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~1_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(6));

-- Location: LCCOMB_X30_Y11_N16
\mda_genlock|Add15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~14_combout\ = (\mda_genlock|col_number\(7) & (!\mda_genlock|Add15~13\)) # (!\mda_genlock|col_number\(7) & ((\mda_genlock|Add15~13\) # (GND)))
-- \mda_genlock|Add15~15\ = CARRY((!\mda_genlock|Add15~13\) # (!\mda_genlock|col_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(7),
	datad => VCC,
	cin => \mda_genlock|Add15~13\,
	combout => \mda_genlock|Add15~14_combout\,
	cout => \mda_genlock|Add15~15\);

-- Location: LCCOMB_X29_Y11_N12
\mda_genlock|col_number~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~0_combout\ = (\mda_genlock|Equal1~0_combout\ & ((\mda_genlock|process_13~3_combout\ & (\mda_genlock|Add15~14_combout\)) # (!\mda_genlock|process_13~3_combout\ & ((\mda_genlock|col_number\(7)))))) # (!\mda_genlock|Equal1~0_combout\ 
-- & (((\mda_genlock|col_number\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|Add15~14_combout\,
	datac => \mda_genlock|col_number\(7),
	datad => \mda_genlock|process_13~3_combout\,
	combout => \mda_genlock|col_number~0_combout\);

-- Location: FF_X29_Y11_N13
\mda_genlock|col_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~0_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(7));

-- Location: LCCOMB_X30_Y11_N18
\mda_genlock|Add15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~16_combout\ = (\mda_genlock|col_number\(8) & (\mda_genlock|Add15~15\ $ (GND))) # (!\mda_genlock|col_number\(8) & (!\mda_genlock|Add15~15\ & VCC))
-- \mda_genlock|Add15~17\ = CARRY((\mda_genlock|col_number\(8) & !\mda_genlock|Add15~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|col_number\(8),
	datad => VCC,
	cin => \mda_genlock|Add15~15\,
	combout => \mda_genlock|Add15~16_combout\,
	cout => \mda_genlock|Add15~17\);

-- Location: LCCOMB_X29_Y11_N22
\mda_genlock|col_number~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~8_combout\ = (\mda_genlock|Equal1~0_combout\ & ((\mda_genlock|process_13~3_combout\ & ((\mda_genlock|Add15~16_combout\))) # (!\mda_genlock|process_13~3_combout\ & (\mda_genlock|col_number\(8))))) # (!\mda_genlock|Equal1~0_combout\ 
-- & (((\mda_genlock|col_number\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|process_13~3_combout\,
	datac => \mda_genlock|col_number\(8),
	datad => \mda_genlock|Add15~16_combout\,
	combout => \mda_genlock|col_number~8_combout\);

-- Location: FF_X29_Y11_N23
\mda_genlock|col_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~8_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(8));

-- Location: LCCOMB_X30_Y11_N20
\mda_genlock|Add15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add15~18_combout\ = \mda_genlock|Add15~17\ $ (\mda_genlock|col_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|col_number\(9),
	cin => \mda_genlock|Add15~17\,
	combout => \mda_genlock|Add15~18_combout\);

-- Location: LCCOMB_X29_Y11_N20
\mda_genlock|col_number~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|col_number~7_combout\ = (\mda_genlock|Equal1~0_combout\ & ((\mda_genlock|process_13~3_combout\ & (\mda_genlock|Add15~18_combout\)) # (!\mda_genlock|process_13~3_combout\ & ((\mda_genlock|col_number\(9)))))) # (!\mda_genlock|Equal1~0_combout\ 
-- & (((\mda_genlock|col_number\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Add15~18_combout\,
	datab => \mda_genlock|Equal1~0_combout\,
	datac => \mda_genlock|col_number\(9),
	datad => \mda_genlock|process_13~3_combout\,
	combout => \mda_genlock|col_number~7_combout\);

-- Location: FF_X29_Y11_N21
\mda_genlock|col_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|col_number~7_combout\,
	sclr => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|col_number\(9));

-- Location: LCCOMB_X28_Y11_N0
\mda_genlock|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan9~0_combout\ = (!\mda_genlock|col_number\(4) & (((!\mda_genlock|col_number\(1)) # (!\mda_genlock|col_number\(0))) # (!\mda_genlock|col_number\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(2),
	datab => \mda_genlock|col_number\(0),
	datac => \mda_genlock|col_number\(4),
	datad => \mda_genlock|col_number\(1),
	combout => \mda_genlock|LessThan9~0_combout\);

-- Location: LCCOMB_X28_Y11_N12
\mda_ram_in|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_in|process_0~2_combout\ = (!\mda_genlock|col_number\(7) & !\mda_genlock|col_number\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|col_number\(7),
	datac => \mda_genlock|col_number\(6),
	combout => \mda_ram_in|process_0~2_combout\);

-- Location: LCCOMB_X28_Y11_N14
\mda_genlock|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan9~1_combout\ = (\mda_ram_in|process_0~2_combout\ & (((\mda_genlock|LessThan9~0_combout\ & !\mda_genlock|col_number\(3))) # (!\mda_genlock|col_number\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(5),
	datab => \mda_genlock|LessThan9~0_combout\,
	datac => \mda_genlock|col_number\(3),
	datad => \mda_ram_in|process_0~2_combout\,
	combout => \mda_genlock|LessThan9~1_combout\);

-- Location: LCCOMB_X29_Y11_N2
\mda_genlock|max_col~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~0_combout\ = (\mda_genlock|Add15~18_combout\) # ((\mda_genlock|col_number\(8) & (\mda_genlock|col_number\(9) & !\mda_genlock|LessThan9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(8),
	datab => \mda_genlock|col_number\(9),
	datac => \mda_genlock|Add15~18_combout\,
	datad => \mda_genlock|LessThan9~1_combout\,
	combout => \mda_genlock|max_col~0_combout\);

-- Location: FF_X29_Y11_N3
\mda_genlock|max_col[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~0_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(9));

-- Location: LCCOMB_X29_Y11_N18
\mda_genlock|max_col~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~1_combout\ = (\mda_genlock|Add15~16_combout\) # ((!\mda_genlock|LessThan9~1_combout\ & (\mda_genlock|col_number\(9) & \mda_genlock|col_number\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan9~1_combout\,
	datab => \mda_genlock|col_number\(9),
	datac => \mda_genlock|col_number\(8),
	datad => \mda_genlock|Add15~16_combout\,
	combout => \mda_genlock|max_col~1_combout\);

-- Location: FF_X29_Y11_N19
\mda_genlock|max_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~1_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(8));

-- Location: LCCOMB_X29_Y11_N30
\mda_genlock|max_col~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~2_combout\ = (\mda_genlock|Add15~14_combout\ & ((\mda_genlock|LessThan9~1_combout\) # ((!\mda_genlock|col_number\(8)) # (!\mda_genlock|col_number\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan9~1_combout\,
	datab => \mda_genlock|col_number\(9),
	datac => \mda_genlock|col_number\(8),
	datad => \mda_genlock|Add15~14_combout\,
	combout => \mda_genlock|max_col~2_combout\);

-- Location: FF_X29_Y11_N31
\mda_genlock|max_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~2_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(7));

-- Location: LCCOMB_X29_Y11_N16
\mda_genlock|max_col~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~3_combout\ = (\mda_genlock|Add15~12_combout\ & (((\mda_genlock|LessThan9~1_combout\) # (!\mda_genlock|col_number\(9))) # (!\mda_genlock|col_number\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(8),
	datab => \mda_genlock|col_number\(9),
	datac => \mda_genlock|Add15~12_combout\,
	datad => \mda_genlock|LessThan9~1_combout\,
	combout => \mda_genlock|max_col~3_combout\);

-- Location: FF_X29_Y11_N17
\mda_genlock|max_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~3_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(6));

-- Location: LCCOMB_X29_Y11_N14
\mda_genlock|max_col~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~4_combout\ = (\mda_genlock|Add15~10_combout\) # ((\mda_genlock|col_number\(8) & (\mda_genlock|col_number\(9) & !\mda_genlock|LessThan9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(8),
	datab => \mda_genlock|col_number\(9),
	datac => \mda_genlock|Add15~10_combout\,
	datad => \mda_genlock|LessThan9~1_combout\,
	combout => \mda_genlock|max_col~4_combout\);

-- Location: FF_X29_Y11_N15
\mda_genlock|max_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~4_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(5));

-- Location: LCCOMB_X29_Y11_N6
\mda_genlock|max_col~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~5_combout\ = (\mda_genlock|Add15~8_combout\ & (((\mda_genlock|LessThan9~1_combout\) # (!\mda_genlock|col_number\(9))) # (!\mda_genlock|col_number\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(8),
	datab => \mda_genlock|col_number\(9),
	datac => \mda_genlock|Add15~8_combout\,
	datad => \mda_genlock|LessThan9~1_combout\,
	combout => \mda_genlock|max_col~5_combout\);

-- Location: FF_X29_Y11_N7
\mda_genlock|max_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~5_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(4));

-- Location: LCCOMB_X29_Y11_N26
\mda_genlock|max_col~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~6_combout\ = (\mda_genlock|Add15~6_combout\ & (((\mda_genlock|LessThan9~1_combout\) # (!\mda_genlock|col_number\(9))) # (!\mda_genlock|col_number\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(8),
	datab => \mda_genlock|col_number\(9),
	datac => \mda_genlock|Add15~6_combout\,
	datad => \mda_genlock|LessThan9~1_combout\,
	combout => \mda_genlock|max_col~6_combout\);

-- Location: FF_X29_Y11_N27
\mda_genlock|max_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~6_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(3));

-- Location: LCCOMB_X28_Y11_N18
\mda_genlock|max_col~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~7_combout\ = (\mda_genlock|Add15~4_combout\) # ((\mda_genlock|col_number\(9) & (\mda_genlock|col_number\(8) & !\mda_genlock|LessThan9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(9),
	datab => \mda_genlock|col_number\(8),
	datac => \mda_genlock|LessThan9~1_combout\,
	datad => \mda_genlock|Add15~4_combout\,
	combout => \mda_genlock|max_col~7_combout\);

-- Location: FF_X28_Y11_N19
\mda_genlock|max_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~7_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(2));

-- Location: LCCOMB_X28_Y11_N4
\mda_genlock|max_col~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~8_combout\ = (\mda_genlock|Add15~2_combout\) # ((\mda_genlock|col_number\(9) & (\mda_genlock|col_number\(8) & !\mda_genlock|LessThan9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(9),
	datab => \mda_genlock|col_number\(8),
	datac => \mda_genlock|LessThan9~1_combout\,
	datad => \mda_genlock|Add15~2_combout\,
	combout => \mda_genlock|max_col~8_combout\);

-- Location: FF_X28_Y11_N5
\mda_genlock|max_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~8_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(1));

-- Location: LCCOMB_X29_Y15_N4
\mda_vga_video|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add4~1_cout\ = CARRY(\mda_genlock|max_col\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_col\(1),
	datad => VCC,
	cout => \mda_vga_video|Add4~1_cout\);

-- Location: LCCOMB_X29_Y15_N6
\mda_vga_video|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add4~2_combout\ = (\mda_genlock|max_col\(2) & (\mda_vga_video|Add4~1_cout\ & VCC)) # (!\mda_genlock|max_col\(2) & (!\mda_vga_video|Add4~1_cout\))
-- \mda_vga_video|Add4~3\ = CARRY((!\mda_genlock|max_col\(2) & !\mda_vga_video|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|max_col\(2),
	datad => VCC,
	cin => \mda_vga_video|Add4~1_cout\,
	combout => \mda_vga_video|Add4~2_combout\,
	cout => \mda_vga_video|Add4~3\);

-- Location: LCCOMB_X29_Y15_N8
\mda_vga_video|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add4~4_combout\ = (\mda_genlock|max_col\(3) & ((GND) # (!\mda_vga_video|Add4~3\))) # (!\mda_genlock|max_col\(3) & (\mda_vga_video|Add4~3\ $ (GND)))
-- \mda_vga_video|Add4~5\ = CARRY((\mda_genlock|max_col\(3)) # (!\mda_vga_video|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_col\(3),
	datad => VCC,
	cin => \mda_vga_video|Add4~3\,
	combout => \mda_vga_video|Add4~4_combout\,
	cout => \mda_vga_video|Add4~5\);

-- Location: LCCOMB_X29_Y15_N10
\mda_vga_video|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add4~6_combout\ = (\mda_genlock|max_col\(4) & (\mda_vga_video|Add4~5\ & VCC)) # (!\mda_genlock|max_col\(4) & (!\mda_vga_video|Add4~5\))
-- \mda_vga_video|Add4~7\ = CARRY((!\mda_genlock|max_col\(4) & !\mda_vga_video|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_col\(4),
	datad => VCC,
	cin => \mda_vga_video|Add4~5\,
	combout => \mda_vga_video|Add4~6_combout\,
	cout => \mda_vga_video|Add4~7\);

-- Location: LCCOMB_X29_Y15_N12
\mda_vga_video|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add4~8_combout\ = (\mda_genlock|max_col\(5) & ((GND) # (!\mda_vga_video|Add4~7\))) # (!\mda_genlock|max_col\(5) & (\mda_vga_video|Add4~7\ $ (GND)))
-- \mda_vga_video|Add4~9\ = CARRY((\mda_genlock|max_col\(5)) # (!\mda_vga_video|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_col\(5),
	datad => VCC,
	cin => \mda_vga_video|Add4~7\,
	combout => \mda_vga_video|Add4~8_combout\,
	cout => \mda_vga_video|Add4~9\);

-- Location: LCCOMB_X29_Y15_N14
\mda_vga_video|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add4~10_combout\ = (\mda_genlock|max_col\(6) & (\mda_vga_video|Add4~9\ & VCC)) # (!\mda_genlock|max_col\(6) & (!\mda_vga_video|Add4~9\))
-- \mda_vga_video|Add4~11\ = CARRY((!\mda_genlock|max_col\(6) & !\mda_vga_video|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_col\(6),
	datad => VCC,
	cin => \mda_vga_video|Add4~9\,
	combout => \mda_vga_video|Add4~10_combout\,
	cout => \mda_vga_video|Add4~11\);

-- Location: LCCOMB_X29_Y15_N16
\mda_vga_video|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add4~12_combout\ = (\mda_genlock|max_col\(7) & ((GND) # (!\mda_vga_video|Add4~11\))) # (!\mda_genlock|max_col\(7) & (\mda_vga_video|Add4~11\ $ (GND)))
-- \mda_vga_video|Add4~13\ = CARRY((\mda_genlock|max_col\(7)) # (!\mda_vga_video|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_col\(7),
	datad => VCC,
	cin => \mda_vga_video|Add4~11\,
	combout => \mda_vga_video|Add4~12_combout\,
	cout => \mda_vga_video|Add4~13\);

-- Location: LCCOMB_X29_Y15_N18
\mda_vga_video|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add4~14_combout\ = (\mda_genlock|max_col\(8) & (\mda_vga_video|Add4~13\ & VCC)) # (!\mda_genlock|max_col\(8) & (!\mda_vga_video|Add4~13\))
-- \mda_vga_video|Add4~15\ = CARRY((!\mda_genlock|max_col\(8) & !\mda_vga_video|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|max_col\(8),
	datad => VCC,
	cin => \mda_vga_video|Add4~13\,
	combout => \mda_vga_video|Add4~14_combout\,
	cout => \mda_vga_video|Add4~15\);

-- Location: LCCOMB_X29_Y15_N20
\mda_vga_video|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add4~16_combout\ = \mda_vga_video|Add4~15\ $ (\mda_genlock|max_col\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|max_col\(9),
	cin => \mda_vga_video|Add4~15\,
	combout => \mda_vga_video|Add4~16_combout\);

-- Location: LCCOMB_X29_Y11_N24
\mda_genlock|max_col~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_col~9_combout\ = ((!\mda_genlock|LessThan9~1_combout\ & (\mda_genlock|col_number\(9) & \mda_genlock|col_number\(8)))) # (!\mda_genlock|col_number\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan9~1_combout\,
	datab => \mda_genlock|col_number\(9),
	datac => \mda_genlock|col_number\(8),
	datad => \mda_genlock|col_number\(0),
	combout => \mda_genlock|max_col~9_combout\);

-- Location: FF_X29_Y11_N25
\mda_genlock|max_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|max_col~9_combout\,
	ena => \mda_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_col\(0));

-- Location: LCCOMB_X29_Y16_N8
\mda_vga_video|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~1_cout\ = CARRY((!\mda_vga_video|col_number\(0) & \mda_genlock|max_col\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(0),
	datab => \mda_genlock|max_col\(0),
	datad => VCC,
	cout => \mda_vga_video|LessThan9~1_cout\);

-- Location: LCCOMB_X29_Y16_N10
\mda_vga_video|LessThan9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~3_cout\ = CARRY((\mda_genlock|max_col\(1) & ((\mda_vga_video|col_number\(1)) # (!\mda_vga_video|LessThan9~1_cout\))) # (!\mda_genlock|max_col\(1) & (\mda_vga_video|col_number\(1) & !\mda_vga_video|LessThan9~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_col\(1),
	datab => \mda_vga_video|col_number\(1),
	datad => VCC,
	cin => \mda_vga_video|LessThan9~1_cout\,
	cout => \mda_vga_video|LessThan9~3_cout\);

-- Location: LCCOMB_X29_Y16_N12
\mda_vga_video|LessThan9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~5_cout\ = CARRY((\mda_vga_video|col_number\(2) & (\mda_vga_video|Add4~2_combout\ & !\mda_vga_video|LessThan9~3_cout\)) # (!\mda_vga_video|col_number\(2) & ((\mda_vga_video|Add4~2_combout\) # (!\mda_vga_video|LessThan9~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(2),
	datab => \mda_vga_video|Add4~2_combout\,
	datad => VCC,
	cin => \mda_vga_video|LessThan9~3_cout\,
	cout => \mda_vga_video|LessThan9~5_cout\);

-- Location: LCCOMB_X29_Y16_N14
\mda_vga_video|LessThan9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~7_cout\ = CARRY((\mda_vga_video|Add4~4_combout\ & (\mda_vga_video|col_number\(3) & !\mda_vga_video|LessThan9~5_cout\)) # (!\mda_vga_video|Add4~4_combout\ & ((\mda_vga_video|col_number\(3)) # (!\mda_vga_video|LessThan9~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Add4~4_combout\,
	datab => \mda_vga_video|col_number\(3),
	datad => VCC,
	cin => \mda_vga_video|LessThan9~5_cout\,
	cout => \mda_vga_video|LessThan9~7_cout\);

-- Location: LCCOMB_X29_Y16_N16
\mda_vga_video|LessThan9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~9_cout\ = CARRY((\mda_vga_video|Add4~6_combout\ & ((!\mda_vga_video|LessThan9~7_cout\) # (!\mda_vga_video|col_number\(4)))) # (!\mda_vga_video|Add4~6_combout\ & (!\mda_vga_video|col_number\(4) & 
-- !\mda_vga_video|LessThan9~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Add4~6_combout\,
	datab => \mda_vga_video|col_number\(4),
	datad => VCC,
	cin => \mda_vga_video|LessThan9~7_cout\,
	cout => \mda_vga_video|LessThan9~9_cout\);

-- Location: LCCOMB_X29_Y16_N18
\mda_vga_video|LessThan9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~11_cout\ = CARRY((\mda_vga_video|Add4~8_combout\ & (\mda_vga_video|col_number\(5) & !\mda_vga_video|LessThan9~9_cout\)) # (!\mda_vga_video|Add4~8_combout\ & ((\mda_vga_video|col_number\(5)) # (!\mda_vga_video|LessThan9~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Add4~8_combout\,
	datab => \mda_vga_video|col_number\(5),
	datad => VCC,
	cin => \mda_vga_video|LessThan9~9_cout\,
	cout => \mda_vga_video|LessThan9~11_cout\);

-- Location: LCCOMB_X29_Y16_N20
\mda_vga_video|LessThan9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~13_cout\ = CARRY((\mda_vga_video|col_number\(6) & (\mda_vga_video|Add4~10_combout\ & !\mda_vga_video|LessThan9~11_cout\)) # (!\mda_vga_video|col_number\(6) & ((\mda_vga_video|Add4~10_combout\) # 
-- (!\mda_vga_video|LessThan9~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(6),
	datab => \mda_vga_video|Add4~10_combout\,
	datad => VCC,
	cin => \mda_vga_video|LessThan9~11_cout\,
	cout => \mda_vga_video|LessThan9~13_cout\);

-- Location: LCCOMB_X29_Y16_N22
\mda_vga_video|LessThan9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~15_cout\ = CARRY((\mda_vga_video|col_number\(7) & ((!\mda_vga_video|LessThan9~13_cout\) # (!\mda_vga_video|Add4~12_combout\))) # (!\mda_vga_video|col_number\(7) & (!\mda_vga_video|Add4~12_combout\ & 
-- !\mda_vga_video|LessThan9~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(7),
	datab => \mda_vga_video|Add4~12_combout\,
	datad => VCC,
	cin => \mda_vga_video|LessThan9~13_cout\,
	cout => \mda_vga_video|LessThan9~15_cout\);

-- Location: LCCOMB_X29_Y16_N24
\mda_vga_video|LessThan9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~17_cout\ = CARRY((\mda_vga_video|Add4~14_combout\ & ((!\mda_vga_video|LessThan9~15_cout\) # (!\mda_vga_video|col_number\(8)))) # (!\mda_vga_video|Add4~14_combout\ & (!\mda_vga_video|col_number\(8) & 
-- !\mda_vga_video|LessThan9~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|Add4~14_combout\,
	datab => \mda_vga_video|col_number\(8),
	datad => VCC,
	cin => \mda_vga_video|LessThan9~15_cout\,
	cout => \mda_vga_video|LessThan9~17_cout\);

-- Location: LCCOMB_X29_Y16_N26
\mda_vga_video|LessThan9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan9~18_combout\ = (\mda_vga_video|col_number\(9) & (\mda_vga_video|LessThan9~17_cout\ & \mda_vga_video|Add4~16_combout\)) # (!\mda_vga_video|col_number\(9) & ((\mda_vga_video|LessThan9~17_cout\) # (\mda_vga_video|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(9),
	datad => \mda_vga_video|Add4~16_combout\,
	cin => \mda_vga_video|LessThan9~17_cout\,
	combout => \mda_vga_video|LessThan9~18_combout\);

-- Location: LCCOMB_X21_Y19_N22
\mda_vga_video|process_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_11~0_combout\ = (\mda_vga_video|LessThan4~3_combout\ & ((\mda_sync_level|no_video~q\) # (\mda_vga_video|LessThan9~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|LessThan4~3_combout\,
	datac => \mda_sync_level|no_video~q\,
	datad => \mda_vga_video|LessThan9~18_combout\,
	combout => \mda_vga_video|process_11~0_combout\);

-- Location: FF_X21_Y19_N23
\mda_vga_video|videoh\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|process_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|videoh~q\);

-- Location: LCCOMB_X22_Y17_N20
\mda_vga_video|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan7~0_combout\ = (!\mda_vga_video|vcount\(3) & (!\mda_vga_video|vcount\(4) & ((!\mda_vga_video|vcount\(0)) # (!\mda_vga_video|vcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(1),
	datab => \mda_vga_video|vcount\(3),
	datac => \mda_vga_video|vcount\(0),
	datad => \mda_vga_video|vcount\(4),
	combout => \mda_vga_video|LessThan7~0_combout\);

-- Location: LCCOMB_X22_Y17_N4
\mda_vga_video|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan7~1_combout\ = (((\mda_vga_video|LessThan7~0_combout\ & !\mda_vga_video|vcount\(2))) # (!\mda_vga_video|vcount\(5))) # (!\mda_vga_video|vcount\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(6),
	datab => \mda_vga_video|LessThan7~0_combout\,
	datac => \mda_vga_video|vcount\(2),
	datad => \mda_vga_video|vcount\(5),
	combout => \mda_vga_video|LessThan7~1_combout\);

-- Location: LCCOMB_X22_Y17_N6
\mda_vga_video|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan6~0_combout\ = (!\mda_vga_video|vcount\(7) & (!\mda_vga_video|vcount\(3) & (!\mda_vga_video|vcount\(8) & \mda_vga_video|Equal4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(7),
	datab => \mda_vga_video|vcount\(3),
	datac => \mda_vga_video|vcount\(8),
	datad => \mda_vga_video|Equal4~3_combout\,
	combout => \mda_vga_video|LessThan6~0_combout\);

-- Location: LCCOMB_X24_Y17_N30
\mda_vga_video|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|Add3~18_combout\ = \mda_vga_video|Add3~17\ $ (\mda_vga_video|row_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_vga_video|row_number\(9),
	cin => \mda_vga_video|Add3~17\,
	combout => \mda_vga_video|Add3~18_combout\);

-- Location: LCCOMB_X23_Y17_N30
\mda_vga_video|row_number[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|row_number[9]~11_combout\ = (\mda_vga_video|Add3~18_combout\ & \mda_vga_video|row_number[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|Add3~18_combout\,
	datad => \mda_vga_video|row_number[9]~0_combout\,
	combout => \mda_vga_video|row_number[9]~11_combout\);

-- Location: FF_X23_Y17_N31
\mda_vga_video|row_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|row_number[9]~11_combout\,
	ena => \mda_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|row_number\(9));

-- Location: LCCOMB_X22_Y14_N14
\mda_genlock|row_number~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|row_number~9_combout\ = (\mda_sync_level|hblank~q\ & ((\mda_genlock|process_12~4_combout\ & (\mda_genlock|row_number\(9))) # (!\mda_genlock|process_12~4_combout\ & ((\mda_genlock|Add14~18_combout\))))) # (!\mda_sync_level|hblank~q\ & 
-- (((\mda_genlock|row_number\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|hblank~q\,
	datab => \mda_genlock|process_12~4_combout\,
	datac => \mda_genlock|row_number\(9),
	datad => \mda_genlock|Add14~18_combout\,
	combout => \mda_genlock|row_number~9_combout\);

-- Location: FF_X22_Y14_N15
\mda_genlock|row_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|row_number~9_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|row_number\(9));

-- Location: LCCOMB_X23_Y14_N24
\mda_genlock|Add14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add14~18_combout\ = \mda_genlock|Add14~17\ $ (\mda_genlock|row_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|row_number\(9),
	cin => \mda_genlock|Add14~17\,
	combout => \mda_genlock|Add14~18_combout\);

-- Location: LCCOMB_X22_Y14_N4
\mda_genlock|max_row[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|max_row[8]~0_combout\ = (\ega_sync_level|vblank~q\ & !\mda_sync_level|hblank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|vblank~q\,
	datad => \mda_sync_level|hblank~q\,
	combout => \mda_genlock|max_row[8]~0_combout\);

-- Location: FF_X23_Y14_N25
\mda_genlock|max_row[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~18_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(9));

-- Location: FF_X23_Y14_N23
\mda_genlock|max_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~16_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(8));

-- Location: FF_X23_Y14_N21
\mda_genlock|max_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~14_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(7));

-- Location: FF_X23_Y14_N19
\mda_genlock|max_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~12_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(6));

-- Location: FF_X23_Y14_N17
\mda_genlock|max_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~10_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(5));

-- Location: FF_X23_Y14_N15
\mda_genlock|max_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~8_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(4));

-- Location: FF_X23_Y14_N13
\mda_genlock|max_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~6_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(3));

-- Location: FF_X23_Y14_N11
\mda_genlock|max_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~4_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(2));

-- Location: FF_X23_Y14_N9
\mda_genlock|max_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~2_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(1));

-- Location: FF_X23_Y14_N7
\mda_genlock|max_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add14~0_combout\,
	ena => \mda_genlock|max_row[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|max_row\(0));

-- Location: LCCOMB_X23_Y17_N0
\mda_vga_video|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~1_cout\ = CARRY((!\mda_vga_video|row_number\(0) & \mda_genlock|max_row\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(0),
	datab => \mda_genlock|max_row\(0),
	datad => VCC,
	cout => \mda_vga_video|LessThan8~1_cout\);

-- Location: LCCOMB_X23_Y17_N2
\mda_vga_video|LessThan8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~3_cout\ = CARRY((\mda_genlock|max_row\(1) & (\mda_vga_video|row_number\(1) & !\mda_vga_video|LessThan8~1_cout\)) # (!\mda_genlock|max_row\(1) & ((\mda_vga_video|row_number\(1)) # (!\mda_vga_video|LessThan8~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_row\(1),
	datab => \mda_vga_video|row_number\(1),
	datad => VCC,
	cin => \mda_vga_video|LessThan8~1_cout\,
	cout => \mda_vga_video|LessThan8~3_cout\);

-- Location: LCCOMB_X23_Y17_N4
\mda_vga_video|LessThan8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~5_cout\ = CARRY((\mda_vga_video|row_number\(2) & (\mda_genlock|max_row\(2) & !\mda_vga_video|LessThan8~3_cout\)) # (!\mda_vga_video|row_number\(2) & ((\mda_genlock|max_row\(2)) # (!\mda_vga_video|LessThan8~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(2),
	datab => \mda_genlock|max_row\(2),
	datad => VCC,
	cin => \mda_vga_video|LessThan8~3_cout\,
	cout => \mda_vga_video|LessThan8~5_cout\);

-- Location: LCCOMB_X23_Y17_N6
\mda_vga_video|LessThan8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~7_cout\ = CARRY((\mda_vga_video|row_number\(3) & ((!\mda_vga_video|LessThan8~5_cout\) # (!\mda_genlock|max_row\(3)))) # (!\mda_vga_video|row_number\(3) & (!\mda_genlock|max_row\(3) & !\mda_vga_video|LessThan8~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(3),
	datab => \mda_genlock|max_row\(3),
	datad => VCC,
	cin => \mda_vga_video|LessThan8~5_cout\,
	cout => \mda_vga_video|LessThan8~7_cout\);

-- Location: LCCOMB_X23_Y17_N8
\mda_vga_video|LessThan8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~9_cout\ = CARRY((\mda_genlock|max_row\(4) & ((!\mda_vga_video|LessThan8~7_cout\) # (!\mda_vga_video|row_number\(4)))) # (!\mda_genlock|max_row\(4) & (!\mda_vga_video|row_number\(4) & !\mda_vga_video|LessThan8~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_row\(4),
	datab => \mda_vga_video|row_number\(4),
	datad => VCC,
	cin => \mda_vga_video|LessThan8~7_cout\,
	cout => \mda_vga_video|LessThan8~9_cout\);

-- Location: LCCOMB_X23_Y17_N10
\mda_vga_video|LessThan8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~11_cout\ = CARRY((\mda_vga_video|row_number\(5) & ((!\mda_vga_video|LessThan8~9_cout\) # (!\mda_genlock|max_row\(5)))) # (!\mda_vga_video|row_number\(5) & (!\mda_genlock|max_row\(5) & !\mda_vga_video|LessThan8~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(5),
	datab => \mda_genlock|max_row\(5),
	datad => VCC,
	cin => \mda_vga_video|LessThan8~9_cout\,
	cout => \mda_vga_video|LessThan8~11_cout\);

-- Location: LCCOMB_X23_Y17_N12
\mda_vga_video|LessThan8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~13_cout\ = CARRY((\mda_vga_video|row_number\(6) & (\mda_genlock|max_row\(6) & !\mda_vga_video|LessThan8~11_cout\)) # (!\mda_vga_video|row_number\(6) & ((\mda_genlock|max_row\(6)) # (!\mda_vga_video|LessThan8~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(6),
	datab => \mda_genlock|max_row\(6),
	datad => VCC,
	cin => \mda_vga_video|LessThan8~11_cout\,
	cout => \mda_vga_video|LessThan8~13_cout\);

-- Location: LCCOMB_X23_Y17_N14
\mda_vga_video|LessThan8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~15_cout\ = CARRY((\mda_vga_video|row_number\(7) & ((!\mda_vga_video|LessThan8~13_cout\) # (!\mda_genlock|max_row\(7)))) # (!\mda_vga_video|row_number\(7) & (!\mda_genlock|max_row\(7) & !\mda_vga_video|LessThan8~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(7),
	datab => \mda_genlock|max_row\(7),
	datad => VCC,
	cin => \mda_vga_video|LessThan8~13_cout\,
	cout => \mda_vga_video|LessThan8~15_cout\);

-- Location: LCCOMB_X23_Y17_N16
\mda_vga_video|LessThan8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~17_cout\ = CARRY((\mda_genlock|max_row\(8) & ((!\mda_vga_video|LessThan8~15_cout\) # (!\mda_vga_video|row_number\(8)))) # (!\mda_genlock|max_row\(8) & (!\mda_vga_video|row_number\(8) & !\mda_vga_video|LessThan8~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|max_row\(8),
	datab => \mda_vga_video|row_number\(8),
	datad => VCC,
	cin => \mda_vga_video|LessThan8~15_cout\,
	cout => \mda_vga_video|LessThan8~17_cout\);

-- Location: LCCOMB_X23_Y17_N18
\mda_vga_video|LessThan8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|LessThan8~18_combout\ = (\mda_vga_video|row_number\(9) & (\mda_vga_video|LessThan8~17_cout\ & \mda_genlock|max_row\(9))) # (!\mda_vga_video|row_number\(9) & ((\mda_vga_video|LessThan8~17_cout\) # (\mda_genlock|max_row\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|row_number\(9),
	datad => \mda_genlock|max_row\(9),
	cin => \mda_vga_video|LessThan8~17_cout\,
	combout => \mda_vga_video|LessThan8~18_combout\);

-- Location: LCCOMB_X22_Y17_N30
\mda_vga_video|process_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_10~0_combout\ = (!\mda_vga_video|LessThan6~0_combout\ & (\mda_vga_video|Equal4~1_combout\ & ((\mda_sync_level|no_video~q\) # (\mda_vga_video|LessThan8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|LessThan6~0_combout\,
	datab => \mda_vga_video|Equal4~1_combout\,
	datac => \mda_sync_level|no_video~q\,
	datad => \mda_vga_video|LessThan8~18_combout\,
	combout => \mda_vga_video|process_10~0_combout\);

-- Location: LCCOMB_X22_Y17_N18
\mda_vga_video|process_10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_10~1_combout\ = (\mda_vga_video|process_10~0_combout\ & (((\mda_vga_video|LessThan7~1_combout\ & !\mda_vga_video|vcount\(7))) # (!\mda_vga_video|vcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(8),
	datab => \mda_vga_video|LessThan7~1_combout\,
	datac => \mda_vga_video|process_10~0_combout\,
	datad => \mda_vga_video|vcount\(7),
	combout => \mda_vga_video|process_10~1_combout\);

-- Location: FF_X22_Y17_N19
\mda_vga_video|videov\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|process_10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|videov~q\);

-- Location: LCCOMB_X21_Y19_N26
\mda_vga_video|blank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|blank~0_combout\ = (\mda_vga_video|videoh~q\ & \mda_vga_video|videov~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|videoh~q\,
	datad => \mda_vga_video|videov~q\,
	combout => \mda_vga_video|blank~0_combout\);

-- Location: FF_X21_Y19_N27
\mda_vga_video|blank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|blank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|blank~q\);

-- Location: LCCOMB_X19_Y19_N18
\mda_vga_video|RESULT~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~14_combout\ = (!\mda_sync_level|no_video~q\ & \mda_vga_video|blank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_sync_level|no_video~q\,
	datad => \mda_vga_video|blank~q\,
	combout => \mda_vga_video|RESULT~14_combout\);

-- Location: LCCOMB_X19_Y19_N20
\mda_vga_video|RESULT~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~15_combout\ = (!\mda_vga_video|red_pixel~0_combout\ & (\mda_vga_video|RESULT~14_combout\ & ((\mda_ram_out|q\(5)) # (\mda_ram_out|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|red_pixel~0_combout\,
	datab => \mda_ram_out|q\(5),
	datac => \mda_ram_out|q\(4),
	datad => \mda_vga_video|RESULT~14_combout\,
	combout => \mda_vga_video|RESULT~15_combout\);

-- Location: FF_X19_Y19_N21
\mda_vga_video|r_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|r_out[0]~reg0_q\);

-- Location: LCCOMB_X21_Y9_N30
\ega_vga_video|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan4~0_combout\ = ((!\ega_vga_video|hcount\(8) & !\ega_vga_video|hcount\(7))) # (!\ega_vga_video|hcount\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(8),
	datab => \ega_vga_video|hcount\(7),
	datac => \ega_vga_video|hcount\(9),
	combout => \ega_vga_video|LessThan4~0_combout\);

-- Location: LCCOMB_X21_Y9_N4
\ega_vga_video|LessThan4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan4~1_combout\ = (!\ega_vga_video|hcount\(8) & (!\ega_vga_video|hcount\(6) & (!\ega_vga_video|hcount\(4) & !\ega_vga_video|hcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(8),
	datab => \ega_vga_video|hcount\(6),
	datac => \ega_vga_video|hcount\(4),
	datad => \ega_vga_video|hcount\(5),
	combout => \ega_vga_video|LessThan4~1_combout\);

-- Location: LCCOMB_X21_Y9_N2
\ega_vga_video|LessThan4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan4~2_combout\ = (\ega_vga_video|Equal0~5_combout\ & ((\ega_vga_video|LessThan4~0_combout\) # ((\ega_vga_video|LessThan4~1_combout\ & !\ega_vga_video|hcount\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|LessThan4~0_combout\,
	datab => \ega_vga_video|Equal0~5_combout\,
	datac => \ega_vga_video|LessThan4~1_combout\,
	datad => \ega_vga_video|hcount\(3),
	combout => \ega_vga_video|LessThan4~2_combout\);

-- Location: LCCOMB_X21_Y9_N14
\ega_vga_video|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal3~0_combout\ = (\ega_vga_video|hcount\(6) & (\ega_vga_video|hcount\(4) & \ega_vga_video|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|hcount\(6),
	datac => \ega_vga_video|hcount\(4),
	datad => \ega_vga_video|hcount\(5),
	combout => \ega_vga_video|Equal3~0_combout\);

-- Location: LCCOMB_X21_Y9_N16
\ega_vga_video|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal3~1_combout\ = (\ega_vga_video|hcount\(1) & \ega_vga_video|hcount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(1),
	datad => \ega_vga_video|hcount\(2),
	combout => \ega_vga_video|Equal3~1_combout\);

-- Location: LCCOMB_X21_Y9_N10
\ega_vga_video|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal3~2_combout\ = (!\ega_vga_video|hcount\(3) & (\ega_vga_video|Equal3~0_combout\ & (!\ega_vga_video|hcount\(0) & \ega_vga_video|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(3),
	datab => \ega_vga_video|Equal3~0_combout\,
	datac => \ega_vga_video|hcount\(0),
	datad => \ega_vga_video|Equal3~1_combout\,
	combout => \ega_vga_video|Equal3~2_combout\);

-- Location: LCCOMB_X21_Y9_N26
\ega_vga_video|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal3~3_combout\ = (!\ega_vga_video|hcount\(8) & (\ega_vga_video|Equal0~1_combout\ & (\ega_vga_video|hcount\(7) & \ega_vga_video|Equal3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(8),
	datab => \ega_vga_video|Equal0~1_combout\,
	datac => \ega_vga_video|hcount\(7),
	datad => \ega_vga_video|Equal3~2_combout\,
	combout => \ega_vga_video|Equal3~3_combout\);

-- Location: LCCOMB_X30_Y9_N6
\ega_genlock|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add8~0_combout\ = \ega_genlock|adj_x\(0) $ (VCC)
-- \ega_genlock|Add8~1\ = CARRY(\ega_genlock|adj_x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_x\(0),
	datad => VCC,
	combout => \ega_genlock|Add8~0_combout\,
	cout => \ega_genlock|Add8~1\);

-- Location: LCCOMB_X12_Y1_N22
\ega_genlock|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_2~0_combout\ = \RIGHT_BTN~input_o\ $ (\ega_genlock|process_2:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIGHT_BTN~input_o\,
	datad => \ega_genlock|process_2:latch~q\,
	combout => \ega_genlock|process_2~0_combout\);

-- Location: LCCOMB_X12_Y1_N26
\ega_genlock|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~38_combout\ = (!\ega_genlock|process_2:peak[0]~q\ & \ega_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|process_2:peak[0]~q\,
	datad => \ega_genlock|peak~3_combout\,
	combout => \ega_genlock|Add2~38_combout\);

-- Location: FF_X12_Y1_N27
\ega_genlock|process_2:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~38_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[0]~q\);

-- Location: LCCOMB_X11_Y2_N14
\ega_genlock|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~1\ = CARRY(\ega_genlock|process_2:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_2:peak[0]~q\,
	datad => VCC,
	cout => \ega_genlock|Add2~1\);

-- Location: LCCOMB_X11_Y2_N16
\ega_genlock|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~2_combout\ = (\ega_genlock|process_2:peak[1]~q\ & (\ega_genlock|Add2~1\ & VCC)) # (!\ega_genlock|process_2:peak[1]~q\ & (!\ega_genlock|Add2~1\))
-- \ega_genlock|Add2~3\ = CARRY((!\ega_genlock|process_2:peak[1]~q\ & !\ega_genlock|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_2:peak[1]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~1\,
	combout => \ega_genlock|Add2~2_combout\,
	cout => \ega_genlock|Add2~3\);

-- Location: LCCOMB_X12_Y1_N8
\ega_genlock|Add2~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~39_combout\ = (\ega_genlock|Add2~2_combout\ & \ega_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add2~2_combout\,
	datad => \ega_genlock|peak~3_combout\,
	combout => \ega_genlock|Add2~39_combout\);

-- Location: FF_X12_Y1_N9
\ega_genlock|process_2:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~39_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[1]~q\);

-- Location: LCCOMB_X11_Y2_N18
\ega_genlock|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~4_combout\ = (\ega_genlock|process_2:peak[2]~q\ & ((GND) # (!\ega_genlock|Add2~3\))) # (!\ega_genlock|process_2:peak[2]~q\ & (\ega_genlock|Add2~3\ $ (GND)))
-- \ega_genlock|Add2~5\ = CARRY((\ega_genlock|process_2:peak[2]~q\) # (!\ega_genlock|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[2]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~3\,
	combout => \ega_genlock|Add2~4_combout\,
	cout => \ega_genlock|Add2~5\);

-- Location: LCCOMB_X11_Y2_N12
\ega_genlock|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~40_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~3_combout\,
	datad => \ega_genlock|Add2~4_combout\,
	combout => \ega_genlock|Add2~40_combout\);

-- Location: FF_X11_Y2_N13
\ega_genlock|process_2:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~40_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[2]~q\);

-- Location: LCCOMB_X11_Y2_N20
\ega_genlock|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~6_combout\ = (\ega_genlock|process_2:peak[3]~q\ & (\ega_genlock|Add2~5\ & VCC)) # (!\ega_genlock|process_2:peak[3]~q\ & (!\ega_genlock|Add2~5\))
-- \ega_genlock|Add2~7\ = CARRY((!\ega_genlock|process_2:peak[3]~q\ & !\ega_genlock|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_2:peak[3]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~5\,
	combout => \ega_genlock|Add2~6_combout\,
	cout => \ega_genlock|Add2~7\);

-- Location: LCCOMB_X11_Y2_N8
\ega_genlock|Add2~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~41_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~3_combout\,
	datad => \ega_genlock|Add2~6_combout\,
	combout => \ega_genlock|Add2~41_combout\);

-- Location: FF_X11_Y2_N9
\ega_genlock|process_2:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~41_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[3]~q\);

-- Location: LCCOMB_X11_Y2_N22
\ega_genlock|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~8_combout\ = (\ega_genlock|process_2:peak[4]~q\ & ((GND) # (!\ega_genlock|Add2~7\))) # (!\ega_genlock|process_2:peak[4]~q\ & (\ega_genlock|Add2~7\ $ (GND)))
-- \ega_genlock|Add2~9\ = CARRY((\ega_genlock|process_2:peak[4]~q\) # (!\ega_genlock|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[4]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~7\,
	combout => \ega_genlock|Add2~8_combout\,
	cout => \ega_genlock|Add2~9\);

-- Location: LCCOMB_X11_Y2_N10
\ega_genlock|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~42_combout\ = (\ega_genlock|Add2~8_combout\ & \ega_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add2~8_combout\,
	datad => \ega_genlock|peak~3_combout\,
	combout => \ega_genlock|Add2~42_combout\);

-- Location: FF_X11_Y2_N11
\ega_genlock|process_2:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~42_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[4]~q\);

-- Location: LCCOMB_X11_Y2_N24
\ega_genlock|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~10_combout\ = (\ega_genlock|process_2:peak[5]~q\ & (\ega_genlock|Add2~9\ & VCC)) # (!\ega_genlock|process_2:peak[5]~q\ & (!\ega_genlock|Add2~9\))
-- \ega_genlock|Add2~11\ = CARRY((!\ega_genlock|process_2:peak[5]~q\ & !\ega_genlock|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_2:peak[5]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~9\,
	combout => \ega_genlock|Add2~10_combout\,
	cout => \ega_genlock|Add2~11\);

-- Location: LCCOMB_X11_Y2_N4
\ega_genlock|Add2~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~43_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~3_combout\,
	datad => \ega_genlock|Add2~10_combout\,
	combout => \ega_genlock|Add2~43_combout\);

-- Location: FF_X11_Y2_N5
\ega_genlock|process_2:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~43_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[5]~q\);

-- Location: LCCOMB_X11_Y2_N26
\ega_genlock|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~12_combout\ = (\ega_genlock|process_2:peak[6]~q\ & ((GND) # (!\ega_genlock|Add2~11\))) # (!\ega_genlock|process_2:peak[6]~q\ & (\ega_genlock|Add2~11\ $ (GND)))
-- \ega_genlock|Add2~13\ = CARRY((\ega_genlock|process_2:peak[6]~q\) # (!\ega_genlock|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[6]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~11\,
	combout => \ega_genlock|Add2~12_combout\,
	cout => \ega_genlock|Add2~13\);

-- Location: LCCOMB_X11_Y2_N6
\ega_genlock|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~44_combout\ = (\ega_genlock|Add2~12_combout\ & \ega_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add2~12_combout\,
	datad => \ega_genlock|peak~3_combout\,
	combout => \ega_genlock|Add2~44_combout\);

-- Location: FF_X11_Y2_N7
\ega_genlock|process_2:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~44_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[6]~q\);

-- Location: LCCOMB_X11_Y2_N28
\ega_genlock|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~14_combout\ = (\ega_genlock|process_2:peak[7]~q\ & (\ega_genlock|Add2~13\ & VCC)) # (!\ega_genlock|process_2:peak[7]~q\ & (!\ega_genlock|Add2~13\))
-- \ega_genlock|Add2~15\ = CARRY((!\ega_genlock|process_2:peak[7]~q\ & !\ega_genlock|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_2:peak[7]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~13\,
	combout => \ega_genlock|Add2~14_combout\,
	cout => \ega_genlock|Add2~15\);

-- Location: LCCOMB_X11_Y2_N0
\ega_genlock|Add2~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~45_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~3_combout\,
	datad => \ega_genlock|Add2~14_combout\,
	combout => \ega_genlock|Add2~45_combout\);

-- Location: FF_X11_Y2_N1
\ega_genlock|process_2:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~45_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[7]~q\);

-- Location: LCCOMB_X11_Y2_N30
\ega_genlock|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~16_combout\ = (\ega_genlock|process_2:peak[8]~q\ & ((GND) # (!\ega_genlock|Add2~15\))) # (!\ega_genlock|process_2:peak[8]~q\ & (\ega_genlock|Add2~15\ $ (GND)))
-- \ega_genlock|Add2~17\ = CARRY((\ega_genlock|process_2:peak[8]~q\) # (!\ega_genlock|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[8]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~15\,
	combout => \ega_genlock|Add2~16_combout\,
	cout => \ega_genlock|Add2~17\);

-- Location: LCCOMB_X12_Y1_N12
\ega_genlock|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~46_combout\ = (\ega_genlock|Add2~16_combout\ & \ega_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add2~16_combout\,
	datad => \ega_genlock|peak~3_combout\,
	combout => \ega_genlock|Add2~46_combout\);

-- Location: FF_X12_Y1_N13
\ega_genlock|process_2:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~46_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[8]~q\);

-- Location: LCCOMB_X11_Y1_N0
\ega_genlock|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~18_combout\ = (\ega_genlock|process_2:peak[9]~q\ & (\ega_genlock|Add2~17\ & VCC)) # (!\ega_genlock|process_2:peak[9]~q\ & (!\ega_genlock|Add2~17\))
-- \ega_genlock|Add2~19\ = CARRY((!\ega_genlock|process_2:peak[9]~q\ & !\ega_genlock|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[9]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~17\,
	combout => \ega_genlock|Add2~18_combout\,
	cout => \ega_genlock|Add2~19\);

-- Location: LCCOMB_X12_Y1_N30
\ega_genlock|Add2~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~47_combout\ = (\ega_genlock|Add2~18_combout\ & \ega_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add2~18_combout\,
	datad => \ega_genlock|peak~3_combout\,
	combout => \ega_genlock|Add2~47_combout\);

-- Location: FF_X12_Y1_N31
\ega_genlock|process_2:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~47_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[9]~q\);

-- Location: LCCOMB_X11_Y1_N2
\ega_genlock|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~20_combout\ = (\ega_genlock|process_2:peak[10]~q\ & ((GND) # (!\ega_genlock|Add2~19\))) # (!\ega_genlock|process_2:peak[10]~q\ & (\ega_genlock|Add2~19\ $ (GND)))
-- \ega_genlock|Add2~21\ = CARRY((\ega_genlock|process_2:peak[10]~q\) # (!\ega_genlock|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[10]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~19\,
	combout => \ega_genlock|Add2~20_combout\,
	cout => \ega_genlock|Add2~21\);

-- Location: LCCOMB_X12_Y1_N20
\ega_genlock|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~48_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~3_combout\,
	datad => \ega_genlock|Add2~20_combout\,
	combout => \ega_genlock|Add2~48_combout\);

-- Location: FF_X12_Y1_N21
\ega_genlock|process_2:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~48_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[10]~q\);

-- Location: LCCOMB_X11_Y1_N4
\ega_genlock|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~22_combout\ = (\ega_genlock|process_2:peak[11]~q\ & (\ega_genlock|Add2~21\ & VCC)) # (!\ega_genlock|process_2:peak[11]~q\ & (!\ega_genlock|Add2~21\))
-- \ega_genlock|Add2~23\ = CARRY((!\ega_genlock|process_2:peak[11]~q\ & !\ega_genlock|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[11]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~21\,
	combout => \ega_genlock|Add2~22_combout\,
	cout => \ega_genlock|Add2~23\);

-- Location: LCCOMB_X12_Y1_N2
\ega_genlock|Add2~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~49_combout\ = (\ega_genlock|Add2~22_combout\ & \ega_genlock|peak~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add2~22_combout\,
	datad => \ega_genlock|peak~3_combout\,
	combout => \ega_genlock|Add2~49_combout\);

-- Location: FF_X12_Y1_N3
\ega_genlock|process_2:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~49_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[11]~q\);

-- Location: LCCOMB_X11_Y1_N6
\ega_genlock|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~24_combout\ = (\ega_genlock|process_2:peak[12]~q\ & ((GND) # (!\ega_genlock|Add2~23\))) # (!\ega_genlock|process_2:peak[12]~q\ & (\ega_genlock|Add2~23\ $ (GND)))
-- \ega_genlock|Add2~25\ = CARRY((\ega_genlock|process_2:peak[12]~q\) # (!\ega_genlock|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_2:peak[12]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~23\,
	combout => \ega_genlock|Add2~24_combout\,
	cout => \ega_genlock|Add2~25\);

-- Location: LCCOMB_X11_Y1_N20
\ega_genlock|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~50_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~3_combout\,
	datad => \ega_genlock|Add2~24_combout\,
	combout => \ega_genlock|Add2~50_combout\);

-- Location: FF_X11_Y1_N21
\ega_genlock|process_2:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~50_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[12]~q\);

-- Location: LCCOMB_X11_Y1_N8
\ega_genlock|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~26_combout\ = (\ega_genlock|process_2:peak[13]~q\ & (\ega_genlock|Add2~25\ & VCC)) # (!\ega_genlock|process_2:peak[13]~q\ & (!\ega_genlock|Add2~25\))
-- \ega_genlock|Add2~27\ = CARRY((!\ega_genlock|process_2:peak[13]~q\ & !\ega_genlock|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_2:peak[13]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~25\,
	combout => \ega_genlock|Add2~26_combout\,
	cout => \ega_genlock|Add2~27\);

-- Location: LCCOMB_X11_Y1_N18
\ega_genlock|Add2~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~51_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~3_combout\,
	datac => \ega_genlock|Add2~26_combout\,
	combout => \ega_genlock|Add2~51_combout\);

-- Location: FF_X11_Y1_N19
\ega_genlock|process_2:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~51_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[13]~q\);

-- Location: LCCOMB_X11_Y1_N10
\ega_genlock|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~28_combout\ = (\ega_genlock|process_2:peak[14]~q\ & ((GND) # (!\ega_genlock|Add2~27\))) # (!\ega_genlock|process_2:peak[14]~q\ & (\ega_genlock|Add2~27\ $ (GND)))
-- \ega_genlock|Add2~29\ = CARRY((\ega_genlock|process_2:peak[14]~q\) # (!\ega_genlock|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[14]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~27\,
	combout => \ega_genlock|Add2~28_combout\,
	cout => \ega_genlock|Add2~29\);

-- Location: LCCOMB_X11_Y1_N30
\ega_genlock|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~52_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~3_combout\,
	datad => \ega_genlock|Add2~28_combout\,
	combout => \ega_genlock|Add2~52_combout\);

-- Location: FF_X11_Y1_N31
\ega_genlock|process_2:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~52_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[14]~q\);

-- Location: LCCOMB_X11_Y1_N12
\ega_genlock|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~30_combout\ = (\ega_genlock|process_2:peak[15]~q\ & (\ega_genlock|Add2~29\ & VCC)) # (!\ega_genlock|process_2:peak[15]~q\ & (!\ega_genlock|Add2~29\))
-- \ega_genlock|Add2~31\ = CARRY((!\ega_genlock|process_2:peak[15]~q\ & !\ega_genlock|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_2:peak[15]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~29\,
	combout => \ega_genlock|Add2~30_combout\,
	cout => \ega_genlock|Add2~31\);

-- Location: LCCOMB_X11_Y1_N28
\ega_genlock|Add2~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~53_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~3_combout\,
	datad => \ega_genlock|Add2~30_combout\,
	combout => \ega_genlock|Add2~53_combout\);

-- Location: FF_X11_Y1_N29
\ega_genlock|process_2:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~53_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[15]~q\);

-- Location: LCCOMB_X11_Y1_N14
\ega_genlock|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~32_combout\ = (\ega_genlock|process_2:peak[16]~q\ & ((GND) # (!\ega_genlock|Add2~31\))) # (!\ega_genlock|process_2:peak[16]~q\ & (\ega_genlock|Add2~31\ $ (GND)))
-- \ega_genlock|Add2~33\ = CARRY((\ega_genlock|process_2:peak[16]~q\) # (!\ega_genlock|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_2:peak[16]~q\,
	datad => VCC,
	cin => \ega_genlock|Add2~31\,
	combout => \ega_genlock|Add2~32_combout\,
	cout => \ega_genlock|Add2~33\);

-- Location: LCCOMB_X11_Y1_N24
\ega_genlock|Add2~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~37_combout\ = (\ega_genlock|peak~3_combout\ & \ega_genlock|Add2~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~3_combout\,
	datac => \ega_genlock|Add2~32_combout\,
	combout => \ega_genlock|Add2~37_combout\);

-- Location: FF_X11_Y1_N25
\ega_genlock|process_2:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~37_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[16]~q\);

-- Location: LCCOMB_X12_Y1_N6
\ega_genlock|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan2~2_combout\ = (\ega_genlock|process_2:peak[8]~q\) # ((\ega_genlock|process_2:peak[10]~q\) # ((\ega_genlock|process_2:peak[9]~q\) # (\ega_genlock|process_2:peak[11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[8]~q\,
	datab => \ega_genlock|process_2:peak[10]~q\,
	datac => \ega_genlock|process_2:peak[9]~q\,
	datad => \ega_genlock|process_2:peak[11]~q\,
	combout => \ega_genlock|LessThan2~2_combout\);

-- Location: LCCOMB_X11_Y2_N2
\ega_genlock|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan2~1_combout\ = (\ega_genlock|process_2:peak[6]~q\) # ((\ega_genlock|process_2:peak[7]~q\) # ((\ega_genlock|process_2:peak[5]~q\) # (\ega_genlock|process_2:peak[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[6]~q\,
	datab => \ega_genlock|process_2:peak[7]~q\,
	datac => \ega_genlock|process_2:peak[5]~q\,
	datad => \ega_genlock|process_2:peak[4]~q\,
	combout => \ega_genlock|LessThan2~1_combout\);

-- Location: LCCOMB_X11_Y1_N26
\ega_genlock|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan2~3_combout\ = (\ega_genlock|process_2:peak[15]~q\) # ((\ega_genlock|process_2:peak[13]~q\) # ((\ega_genlock|process_2:peak[14]~q\) # (\ega_genlock|process_2:peak[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[15]~q\,
	datab => \ega_genlock|process_2:peak[13]~q\,
	datac => \ega_genlock|process_2:peak[14]~q\,
	datad => \ega_genlock|process_2:peak[12]~q\,
	combout => \ega_genlock|LessThan2~3_combout\);

-- Location: LCCOMB_X12_Y1_N10
\ega_genlock|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan2~0_combout\ = (\ega_genlock|process_2:peak[0]~q\) # ((\ega_genlock|process_2:peak[3]~q\) # ((\ega_genlock|process_2:peak[1]~q\) # (\ega_genlock|process_2:peak[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[0]~q\,
	datab => \ega_genlock|process_2:peak[3]~q\,
	datac => \ega_genlock|process_2:peak[1]~q\,
	datad => \ega_genlock|process_2:peak[2]~q\,
	combout => \ega_genlock|LessThan2~0_combout\);

-- Location: LCCOMB_X12_Y1_N16
\ega_genlock|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan2~4_combout\ = (\ega_genlock|LessThan2~2_combout\) # ((\ega_genlock|LessThan2~1_combout\) # ((\ega_genlock|LessThan2~3_combout\) # (\ega_genlock|LessThan2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|LessThan2~2_combout\,
	datab => \ega_genlock|LessThan2~1_combout\,
	datac => \ega_genlock|LessThan2~3_combout\,
	datad => \ega_genlock|LessThan2~0_combout\,
	combout => \ega_genlock|LessThan2~4_combout\);

-- Location: LCCOMB_X12_Y1_N0
\ega_genlock|peak~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|peak~3_combout\ = (!\ega_genlock|process_2~0_combout\ & (((\ega_genlock|process_2:peak[16]~q\) # (\ega_genlock|LessThan2~4_combout\)) # (!\ega_genlock|process_2:peak[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2~0_combout\,
	datab => \ega_genlock|process_2:peak[17]~q\,
	datac => \ega_genlock|process_2:peak[16]~q\,
	datad => \ega_genlock|LessThan2~4_combout\,
	combout => \ega_genlock|peak~3_combout\);

-- Location: LCCOMB_X11_Y1_N16
\ega_genlock|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~34_combout\ = \ega_genlock|process_2:peak[17]~q\ $ (\ega_genlock|Add2~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_2:peak[17]~q\,
	cin => \ega_genlock|Add2~33\,
	combout => \ega_genlock|Add2~34_combout\);

-- Location: LCCOMB_X11_Y1_N22
\ega_genlock|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add2~36_combout\ = (\ega_genlock|peak~3_combout\ & !\ega_genlock|Add2~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~3_combout\,
	datad => \ega_genlock|Add2~34_combout\,
	combout => \ega_genlock|Add2~36_combout\);

-- Location: FF_X11_Y1_N23
\ega_genlock|process_2:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add2~36_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:peak[17]~q\);

-- Location: LCCOMB_X12_Y1_N24
\ega_genlock|adj_trg_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_right~0_combout\ = (\ega_sync_level|video_enable~q\ & (\ega_genlock|process_2:peak[17]~q\ & (!\ega_genlock|process_2:peak[16]~q\ & !\ega_genlock|LessThan2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_enable~q\,
	datab => \ega_genlock|process_2:peak[17]~q\,
	datac => \ega_genlock|process_2:peak[16]~q\,
	datad => \ega_genlock|LessThan2~4_combout\,
	combout => \ega_genlock|adj_trg_right~0_combout\);

-- Location: LCCOMB_X12_Y1_N18
\ega_genlock|process_2:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_2:latch~0_combout\ = (\ega_genlock|adj_trg_right~0_combout\ & (!\RIGHT_BTN~input_o\)) # (!\ega_genlock|adj_trg_right~0_combout\ & ((\ega_genlock|process_2:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIGHT_BTN~input_o\,
	datac => \ega_genlock|process_2:latch~q\,
	datad => \ega_genlock|adj_trg_right~0_combout\,
	combout => \ega_genlock|process_2:latch~0_combout\);

-- Location: FF_X12_Y1_N19
\ega_genlock|process_2:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|process_2:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_2:latch~q\);

-- Location: LCCOMB_X12_Y1_N28
\ega_genlock|adj_trg_right~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_right~1_combout\ = (\RIGHT_BTN~input_o\ & (\ega_genlock|process_2:latch~q\ & \ega_genlock|adj_trg_right~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RIGHT_BTN~input_o\,
	datab => \ega_genlock|process_2:latch~q\,
	datad => \ega_genlock|adj_trg_right~0_combout\,
	combout => \ega_genlock|adj_trg_right~1_combout\);

-- Location: FF_X12_Y1_N29
\ega_genlock|adj_trg_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adj_trg_right~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_trg_right~q\);

-- Location: LCCOMB_X8_Y9_N0
\ega_genlock|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~38_combout\ = (!\ega_genlock|process_1:peak[0]~q\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|process_1:peak[0]~q\,
	datad => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~38_combout\);

-- Location: FF_X8_Y9_N1
\ega_genlock|process_1:peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~38_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[0]~q\);

-- Location: LCCOMB_X7_Y10_N14
\ega_genlock|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~1\ = CARRY(\ega_genlock|process_1:peak[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:peak[0]~q\,
	datad => VCC,
	cout => \ega_genlock|Add1~1\);

-- Location: LCCOMB_X7_Y10_N16
\ega_genlock|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~2_combout\ = (\ega_genlock|process_1:peak[1]~q\ & (\ega_genlock|Add1~1\ & VCC)) # (!\ega_genlock|process_1:peak[1]~q\ & (!\ega_genlock|Add1~1\))
-- \ega_genlock|Add1~3\ = CARRY((!\ega_genlock|process_1:peak[1]~q\ & !\ega_genlock|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[1]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~1\,
	combout => \ega_genlock|Add1~2_combout\,
	cout => \ega_genlock|Add1~3\);

-- Location: LCCOMB_X7_Y10_N6
\ega_genlock|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~39_combout\ = (\ega_genlock|peak~2_combout\ & \ega_genlock|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~2_combout\,
	datad => \ega_genlock|Add1~2_combout\,
	combout => \ega_genlock|Add1~39_combout\);

-- Location: FF_X7_Y10_N7
\ega_genlock|process_1:peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~39_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[1]~q\);

-- Location: LCCOMB_X7_Y10_N18
\ega_genlock|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~4_combout\ = (\ega_genlock|process_1:peak[2]~q\ & ((GND) # (!\ega_genlock|Add1~3\))) # (!\ega_genlock|process_1:peak[2]~q\ & (\ega_genlock|Add1~3\ $ (GND)))
-- \ega_genlock|Add1~5\ = CARRY((\ega_genlock|process_1:peak[2]~q\) # (!\ega_genlock|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:peak[2]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~3\,
	combout => \ega_genlock|Add1~4_combout\,
	cout => \ega_genlock|Add1~5\);

-- Location: LCCOMB_X8_Y9_N10
\ega_genlock|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~40_combout\ = (\ega_genlock|Add1~4_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|Add1~4_combout\,
	datad => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~40_combout\);

-- Location: FF_X8_Y9_N11
\ega_genlock|process_1:peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~40_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[2]~q\);

-- Location: LCCOMB_X7_Y10_N20
\ega_genlock|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~6_combout\ = (\ega_genlock|process_1:peak[3]~q\ & (\ega_genlock|Add1~5\ & VCC)) # (!\ega_genlock|process_1:peak[3]~q\ & (!\ega_genlock|Add1~5\))
-- \ega_genlock|Add1~7\ = CARRY((!\ega_genlock|process_1:peak[3]~q\ & !\ega_genlock|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:peak[3]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~5\,
	combout => \ega_genlock|Add1~6_combout\,
	cout => \ega_genlock|Add1~7\);

-- Location: LCCOMB_X7_Y10_N4
\ega_genlock|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~41_combout\ = (\ega_genlock|peak~2_combout\ & \ega_genlock|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~2_combout\,
	datad => \ega_genlock|Add1~6_combout\,
	combout => \ega_genlock|Add1~41_combout\);

-- Location: FF_X7_Y10_N5
\ega_genlock|process_1:peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~41_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[3]~q\);

-- Location: LCCOMB_X7_Y10_N22
\ega_genlock|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~8_combout\ = (\ega_genlock|process_1:peak[4]~q\ & ((GND) # (!\ega_genlock|Add1~7\))) # (!\ega_genlock|process_1:peak[4]~q\ & (\ega_genlock|Add1~7\ $ (GND)))
-- \ega_genlock|Add1~9\ = CARRY((\ega_genlock|process_1:peak[4]~q\) # (!\ega_genlock|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:peak[4]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~7\,
	combout => \ega_genlock|Add1~8_combout\,
	cout => \ega_genlock|Add1~9\);

-- Location: LCCOMB_X7_Y10_N8
\ega_genlock|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~42_combout\ = (\ega_genlock|Add1~8_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add1~8_combout\,
	datac => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~42_combout\);

-- Location: FF_X7_Y10_N9
\ega_genlock|process_1:peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~42_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[4]~q\);

-- Location: LCCOMB_X7_Y10_N24
\ega_genlock|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~10_combout\ = (\ega_genlock|process_1:peak[5]~q\ & (\ega_genlock|Add1~9\ & VCC)) # (!\ega_genlock|process_1:peak[5]~q\ & (!\ega_genlock|Add1~9\))
-- \ega_genlock|Add1~11\ = CARRY((!\ega_genlock|process_1:peak[5]~q\ & !\ega_genlock|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:peak[5]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~9\,
	combout => \ega_genlock|Add1~10_combout\,
	cout => \ega_genlock|Add1~11\);

-- Location: LCCOMB_X7_Y10_N0
\ega_genlock|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~43_combout\ = (\ega_genlock|peak~2_combout\ & \ega_genlock|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~2_combout\,
	datad => \ega_genlock|Add1~10_combout\,
	combout => \ega_genlock|Add1~43_combout\);

-- Location: FF_X7_Y10_N1
\ega_genlock|process_1:peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~43_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[5]~q\);

-- Location: LCCOMB_X7_Y10_N26
\ega_genlock|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~12_combout\ = (\ega_genlock|process_1:peak[6]~q\ & ((GND) # (!\ega_genlock|Add1~11\))) # (!\ega_genlock|process_1:peak[6]~q\ & (\ega_genlock|Add1~11\ $ (GND)))
-- \ega_genlock|Add1~13\ = CARRY((\ega_genlock|process_1:peak[6]~q\) # (!\ega_genlock|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[6]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~11\,
	combout => \ega_genlock|Add1~12_combout\,
	cout => \ega_genlock|Add1~13\);

-- Location: LCCOMB_X7_Y10_N10
\ega_genlock|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~44_combout\ = (\ega_genlock|Add1~12_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add1~12_combout\,
	datac => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~44_combout\);

-- Location: FF_X7_Y10_N11
\ega_genlock|process_1:peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~44_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[6]~q\);

-- Location: LCCOMB_X7_Y10_N28
\ega_genlock|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~14_combout\ = (\ega_genlock|process_1:peak[7]~q\ & (\ega_genlock|Add1~13\ & VCC)) # (!\ega_genlock|process_1:peak[7]~q\ & (!\ega_genlock|Add1~13\))
-- \ega_genlock|Add1~15\ = CARRY((!\ega_genlock|process_1:peak[7]~q\ & !\ega_genlock|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:peak[7]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~13\,
	combout => \ega_genlock|Add1~14_combout\,
	cout => \ega_genlock|Add1~15\);

-- Location: LCCOMB_X7_Y10_N2
\ega_genlock|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~45_combout\ = (\ega_genlock|peak~2_combout\ & \ega_genlock|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~2_combout\,
	datad => \ega_genlock|Add1~14_combout\,
	combout => \ega_genlock|Add1~45_combout\);

-- Location: FF_X7_Y10_N3
\ega_genlock|process_1:peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~45_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[7]~q\);

-- Location: LCCOMB_X7_Y10_N30
\ega_genlock|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~16_combout\ = (\ega_genlock|process_1:peak[8]~q\ & ((GND) # (!\ega_genlock|Add1~15\))) # (!\ega_genlock|process_1:peak[8]~q\ & (\ega_genlock|Add1~15\ $ (GND)))
-- \ega_genlock|Add1~17\ = CARRY((\ega_genlock|process_1:peak[8]~q\) # (!\ega_genlock|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[8]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~15\,
	combout => \ega_genlock|Add1~16_combout\,
	cout => \ega_genlock|Add1~17\);

-- Location: LCCOMB_X8_Y9_N12
\ega_genlock|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~46_combout\ = (\ega_genlock|Add1~16_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add1~16_combout\,
	datad => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~46_combout\);

-- Location: FF_X8_Y9_N13
\ega_genlock|process_1:peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~46_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[8]~q\);

-- Location: LCCOMB_X7_Y9_N0
\ega_genlock|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~18_combout\ = (\ega_genlock|process_1:peak[9]~q\ & (\ega_genlock|Add1~17\ & VCC)) # (!\ega_genlock|process_1:peak[9]~q\ & (!\ega_genlock|Add1~17\))
-- \ega_genlock|Add1~19\ = CARRY((!\ega_genlock|process_1:peak[9]~q\ & !\ega_genlock|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[9]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~17\,
	combout => \ega_genlock|Add1~18_combout\,
	cout => \ega_genlock|Add1~19\);

-- Location: LCCOMB_X8_Y9_N2
\ega_genlock|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~47_combout\ = (\ega_genlock|Add1~18_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add1~18_combout\,
	datad => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~47_combout\);

-- Location: FF_X8_Y9_N3
\ega_genlock|process_1:peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~47_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[9]~q\);

-- Location: LCCOMB_X7_Y9_N2
\ega_genlock|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~20_combout\ = (\ega_genlock|process_1:peak[10]~q\ & ((GND) # (!\ega_genlock|Add1~19\))) # (!\ega_genlock|process_1:peak[10]~q\ & (\ega_genlock|Add1~19\ $ (GND)))
-- \ega_genlock|Add1~21\ = CARRY((\ega_genlock|process_1:peak[10]~q\) # (!\ega_genlock|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[10]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~19\,
	combout => \ega_genlock|Add1~20_combout\,
	cout => \ega_genlock|Add1~21\);

-- Location: LCCOMB_X8_Y9_N30
\ega_genlock|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~48_combout\ = (\ega_genlock|peak~2_combout\ & \ega_genlock|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~2_combout\,
	datad => \ega_genlock|Add1~20_combout\,
	combout => \ega_genlock|Add1~48_combout\);

-- Location: FF_X8_Y9_N31
\ega_genlock|process_1:peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~48_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[10]~q\);

-- Location: LCCOMB_X7_Y9_N4
\ega_genlock|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~22_combout\ = (\ega_genlock|process_1:peak[11]~q\ & (\ega_genlock|Add1~21\ & VCC)) # (!\ega_genlock|process_1:peak[11]~q\ & (!\ega_genlock|Add1~21\))
-- \ega_genlock|Add1~23\ = CARRY((!\ega_genlock|process_1:peak[11]~q\ & !\ega_genlock|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:peak[11]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~21\,
	combout => \ega_genlock|Add1~22_combout\,
	cout => \ega_genlock|Add1~23\);

-- Location: LCCOMB_X7_Y9_N18
\ega_genlock|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~49_combout\ = (\ega_genlock|Add1~22_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add1~22_combout\,
	datad => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~49_combout\);

-- Location: FF_X7_Y9_N19
\ega_genlock|process_1:peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~49_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[11]~q\);

-- Location: LCCOMB_X7_Y9_N6
\ega_genlock|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~24_combout\ = (\ega_genlock|process_1:peak[12]~q\ & ((GND) # (!\ega_genlock|Add1~23\))) # (!\ega_genlock|process_1:peak[12]~q\ & (\ega_genlock|Add1~23\ $ (GND)))
-- \ega_genlock|Add1~25\ = CARRY((\ega_genlock|process_1:peak[12]~q\) # (!\ega_genlock|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[12]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~23\,
	combout => \ega_genlock|Add1~24_combout\,
	cout => \ega_genlock|Add1~25\);

-- Location: LCCOMB_X7_Y9_N22
\ega_genlock|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~50_combout\ = (\ega_genlock|Add1~24_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add1~24_combout\,
	datad => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~50_combout\);

-- Location: FF_X7_Y9_N23
\ega_genlock|process_1:peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~50_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[12]~q\);

-- Location: LCCOMB_X7_Y9_N8
\ega_genlock|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~26_combout\ = (\ega_genlock|process_1:peak[13]~q\ & (\ega_genlock|Add1~25\ & VCC)) # (!\ega_genlock|process_1:peak[13]~q\ & (!\ega_genlock|Add1~25\))
-- \ega_genlock|Add1~27\ = CARRY((!\ega_genlock|process_1:peak[13]~q\ & !\ega_genlock|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:peak[13]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~25\,
	combout => \ega_genlock|Add1~26_combout\,
	cout => \ega_genlock|Add1~27\);

-- Location: LCCOMB_X7_Y9_N28
\ega_genlock|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~51_combout\ = (\ega_genlock|Add1~26_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add1~26_combout\,
	datad => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~51_combout\);

-- Location: FF_X7_Y9_N29
\ega_genlock|process_1:peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~51_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[13]~q\);

-- Location: LCCOMB_X7_Y9_N10
\ega_genlock|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~28_combout\ = (\ega_genlock|process_1:peak[14]~q\ & ((GND) # (!\ega_genlock|Add1~27\))) # (!\ega_genlock|process_1:peak[14]~q\ & (\ega_genlock|Add1~27\ $ (GND)))
-- \ega_genlock|Add1~29\ = CARRY((\ega_genlock|process_1:peak[14]~q\) # (!\ega_genlock|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[14]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~27\,
	combout => \ega_genlock|Add1~28_combout\,
	cout => \ega_genlock|Add1~29\);

-- Location: LCCOMB_X7_Y9_N26
\ega_genlock|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~52_combout\ = (\ega_genlock|peak~2_combout\ & \ega_genlock|Add1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~2_combout\,
	datad => \ega_genlock|Add1~28_combout\,
	combout => \ega_genlock|Add1~52_combout\);

-- Location: FF_X7_Y9_N27
\ega_genlock|process_1:peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~52_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[14]~q\);

-- Location: LCCOMB_X7_Y9_N12
\ega_genlock|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~30_combout\ = (\ega_genlock|process_1:peak[15]~q\ & (\ega_genlock|Add1~29\ & VCC)) # (!\ega_genlock|process_1:peak[15]~q\ & (!\ega_genlock|Add1~29\))
-- \ega_genlock|Add1~31\ = CARRY((!\ega_genlock|process_1:peak[15]~q\ & !\ega_genlock|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:peak[15]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~29\,
	combout => \ega_genlock|Add1~30_combout\,
	cout => \ega_genlock|Add1~31\);

-- Location: LCCOMB_X7_Y9_N20
\ega_genlock|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~53_combout\ = (\ega_genlock|Add1~30_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add1~30_combout\,
	datad => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~53_combout\);

-- Location: FF_X7_Y9_N21
\ega_genlock|process_1:peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~53_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[15]~q\);

-- Location: LCCOMB_X7_Y9_N14
\ega_genlock|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~32_combout\ = (\ega_genlock|process_1:peak[16]~q\ & ((GND) # (!\ega_genlock|Add1~31\))) # (!\ega_genlock|process_1:peak[16]~q\ & (\ega_genlock|Add1~31\ $ (GND)))
-- \ega_genlock|Add1~33\ = CARRY((\ega_genlock|process_1:peak[16]~q\) # (!\ega_genlock|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[16]~q\,
	datad => VCC,
	cin => \ega_genlock|Add1~31\,
	combout => \ega_genlock|Add1~32_combout\,
	cout => \ega_genlock|Add1~33\);

-- Location: LCCOMB_X7_Y9_N30
\ega_genlock|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~37_combout\ = (\ega_genlock|Add1~32_combout\ & \ega_genlock|peak~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add1~32_combout\,
	datad => \ega_genlock|peak~2_combout\,
	combout => \ega_genlock|Add1~37_combout\);

-- Location: FF_X7_Y9_N31
\ega_genlock|process_1:peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~37_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[16]~q\);

-- Location: LCCOMB_X8_Y9_N26
\ega_genlock|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan1~3_combout\ = (\ega_genlock|process_1:peak[12]~q\) # ((\ega_genlock|process_1:peak[15]~q\) # ((\ega_genlock|process_1:peak[14]~q\) # (\ega_genlock|process_1:peak[13]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[12]~q\,
	datab => \ega_genlock|process_1:peak[15]~q\,
	datac => \ega_genlock|process_1:peak[14]~q\,
	datad => \ega_genlock|process_1:peak[13]~q\,
	combout => \ega_genlock|LessThan1~3_combout\);

-- Location: LCCOMB_X8_Y9_N28
\ega_genlock|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan1~2_combout\ = (\ega_genlock|process_1:peak[8]~q\) # ((\ega_genlock|process_1:peak[11]~q\) # ((\ega_genlock|process_1:peak[10]~q\) # (\ega_genlock|process_1:peak[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[8]~q\,
	datab => \ega_genlock|process_1:peak[11]~q\,
	datac => \ega_genlock|process_1:peak[10]~q\,
	datad => \ega_genlock|process_1:peak[9]~q\,
	combout => \ega_genlock|LessThan1~2_combout\);

-- Location: LCCOMB_X7_Y10_N12
\ega_genlock|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan1~1_combout\ = (\ega_genlock|process_1:peak[6]~q\) # ((\ega_genlock|process_1:peak[5]~q\) # ((\ega_genlock|process_1:peak[4]~q\) # (\ega_genlock|process_1:peak[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[6]~q\,
	datab => \ega_genlock|process_1:peak[5]~q\,
	datac => \ega_genlock|process_1:peak[4]~q\,
	datad => \ega_genlock|process_1:peak[7]~q\,
	combout => \ega_genlock|LessThan1~1_combout\);

-- Location: LCCOMB_X8_Y9_N18
\ega_genlock|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan1~0_combout\ = (\ega_genlock|process_1:peak[2]~q\) # ((\ega_genlock|process_1:peak[0]~q\) # ((\ega_genlock|process_1:peak[3]~q\) # (\ega_genlock|process_1:peak[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[2]~q\,
	datab => \ega_genlock|process_1:peak[0]~q\,
	datac => \ega_genlock|process_1:peak[3]~q\,
	datad => \ega_genlock|process_1:peak[1]~q\,
	combout => \ega_genlock|LessThan1~0_combout\);

-- Location: LCCOMB_X8_Y9_N14
\ega_genlock|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan1~4_combout\ = (\ega_genlock|LessThan1~3_combout\) # ((\ega_genlock|LessThan1~2_combout\) # ((\ega_genlock|LessThan1~1_combout\) # (\ega_genlock|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|LessThan1~3_combout\,
	datab => \ega_genlock|LessThan1~2_combout\,
	datac => \ega_genlock|LessThan1~1_combout\,
	datad => \ega_genlock|LessThan1~0_combout\,
	combout => \ega_genlock|LessThan1~4_combout\);

-- Location: LCCOMB_X8_Y9_N24
\ega_genlock|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_1~0_combout\ = \LEFT_BTN~input_o\ $ (\ega_genlock|process_1:latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LEFT_BTN~input_o\,
	datad => \ega_genlock|process_1:latch~q\,
	combout => \ega_genlock|process_1~0_combout\);

-- Location: LCCOMB_X8_Y9_N6
\ega_genlock|peak~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|peak~2_combout\ = (!\ega_genlock|process_1~0_combout\ & (((\ega_genlock|process_1:peak[16]~q\) # (\ega_genlock|LessThan1~4_combout\)) # (!\ega_genlock|process_1:peak[17]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[17]~q\,
	datab => \ega_genlock|process_1:peak[16]~q\,
	datac => \ega_genlock|LessThan1~4_combout\,
	datad => \ega_genlock|process_1~0_combout\,
	combout => \ega_genlock|peak~2_combout\);

-- Location: LCCOMB_X7_Y9_N16
\ega_genlock|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~34_combout\ = \ega_genlock|Add1~33\ $ (\ega_genlock|process_1:peak[17]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|process_1:peak[17]~q\,
	cin => \ega_genlock|Add1~33\,
	combout => \ega_genlock|Add1~34_combout\);

-- Location: LCCOMB_X7_Y9_N24
\ega_genlock|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add1~36_combout\ = (\ega_genlock|peak~2_combout\ & !\ega_genlock|Add1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~2_combout\,
	datad => \ega_genlock|Add1~34_combout\,
	combout => \ega_genlock|Add1~36_combout\);

-- Location: FF_X7_Y9_N25
\ega_genlock|process_1:peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add1~36_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:peak[17]~q\);

-- Location: LCCOMB_X8_Y9_N20
\ega_genlock|adj_trg_left~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_left~0_combout\ = (\ega_genlock|process_1:peak[17]~q\ & (!\ega_genlock|process_1:peak[16]~q\ & (!\ega_genlock|LessThan1~4_combout\ & \ega_sync_level|video_enable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_1:peak[17]~q\,
	datab => \ega_genlock|process_1:peak[16]~q\,
	datac => \ega_genlock|LessThan1~4_combout\,
	datad => \ega_sync_level|video_enable~q\,
	combout => \ega_genlock|adj_trg_left~0_combout\);

-- Location: LCCOMB_X8_Y9_N16
\ega_genlock|process_1:latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_1:latch~0_combout\ = (\ega_genlock|adj_trg_left~0_combout\ & (!\LEFT_BTN~input_o\)) # (!\ega_genlock|adj_trg_left~0_combout\ & ((\ega_genlock|process_1:latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEFT_BTN~input_o\,
	datac => \ega_genlock|process_1:latch~q\,
	datad => \ega_genlock|adj_trg_left~0_combout\,
	combout => \ega_genlock|process_1:latch~0_combout\);

-- Location: FF_X8_Y9_N17
\ega_genlock|process_1:latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|process_1:latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_1:latch~q\);

-- Location: LCCOMB_X8_Y9_N22
\ega_genlock|adj_trg_left~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_left~1_combout\ = (\ega_genlock|process_1:latch~q\ & (\LEFT_BTN~input_o\ & \ega_genlock|adj_trg_left~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_1:latch~q\,
	datac => \LEFT_BTN~input_o\,
	datad => \ega_genlock|adj_trg_left~0_combout\,
	combout => \ega_genlock|adj_trg_left~1_combout\);

-- Location: FF_X8_Y9_N23
\ega_genlock|adj_trg_left\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adj_trg_left~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_trg_left~q\);

-- Location: LCCOMB_X30_Y9_N8
\ega_genlock|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add8~2_combout\ = (\ega_genlock|adj_x\(1) & ((\ega_genlock|adj_trg_left~q\ & (!\ega_genlock|Add8~1\)) # (!\ega_genlock|adj_trg_left~q\ & (\ega_genlock|Add8~1\ & VCC)))) # (!\ega_genlock|adj_x\(1) & ((\ega_genlock|adj_trg_left~q\ & 
-- ((\ega_genlock|Add8~1\) # (GND))) # (!\ega_genlock|adj_trg_left~q\ & (!\ega_genlock|Add8~1\))))
-- \ega_genlock|Add8~3\ = CARRY((\ega_genlock|adj_x\(1) & (\ega_genlock|adj_trg_left~q\ & !\ega_genlock|Add8~1\)) # (!\ega_genlock|adj_x\(1) & ((\ega_genlock|adj_trg_left~q\) # (!\ega_genlock|Add8~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_x\(1),
	datab => \ega_genlock|adj_trg_left~q\,
	datad => VCC,
	cin => \ega_genlock|Add8~1\,
	combout => \ega_genlock|Add8~2_combout\,
	cout => \ega_genlock|Add8~3\);

-- Location: FF_X30_Y9_N9
\ega_genlock|adj_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add8~2_combout\,
	ena => \ega_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_x\(1));

-- Location: LCCOMB_X30_Y9_N10
\ega_genlock|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add8~4_combout\ = ((\ega_genlock|adj_x\(2) $ (\ega_genlock|adj_trg_left~q\ $ (\ega_genlock|Add8~3\)))) # (GND)
-- \ega_genlock|Add8~5\ = CARRY((\ega_genlock|adj_x\(2) & ((!\ega_genlock|Add8~3\) # (!\ega_genlock|adj_trg_left~q\))) # (!\ega_genlock|adj_x\(2) & (!\ega_genlock|adj_trg_left~q\ & !\ega_genlock|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_x\(2),
	datab => \ega_genlock|adj_trg_left~q\,
	datad => VCC,
	cin => \ega_genlock|Add8~3\,
	combout => \ega_genlock|Add8~4_combout\,
	cout => \ega_genlock|Add8~5\);

-- Location: FF_X30_Y9_N11
\ega_genlock|adj_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add8~4_combout\,
	ena => \ega_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_x\(2));

-- Location: LCCOMB_X30_Y9_N12
\ega_genlock|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add8~6_combout\ = (\ega_genlock|adj_x\(3) & ((\ega_genlock|adj_trg_left~q\ & (!\ega_genlock|Add8~5\)) # (!\ega_genlock|adj_trg_left~q\ & (\ega_genlock|Add8~5\ & VCC)))) # (!\ega_genlock|adj_x\(3) & ((\ega_genlock|adj_trg_left~q\ & 
-- ((\ega_genlock|Add8~5\) # (GND))) # (!\ega_genlock|adj_trg_left~q\ & (!\ega_genlock|Add8~5\))))
-- \ega_genlock|Add8~7\ = CARRY((\ega_genlock|adj_x\(3) & (\ega_genlock|adj_trg_left~q\ & !\ega_genlock|Add8~5\)) # (!\ega_genlock|adj_x\(3) & ((\ega_genlock|adj_trg_left~q\) # (!\ega_genlock|Add8~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_x\(3),
	datab => \ega_genlock|adj_trg_left~q\,
	datad => VCC,
	cin => \ega_genlock|Add8~5\,
	combout => \ega_genlock|Add8~6_combout\,
	cout => \ega_genlock|Add8~7\);

-- Location: FF_X30_Y9_N13
\ega_genlock|adj_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add8~6_combout\,
	ena => \ega_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_x\(3));

-- Location: LCCOMB_X30_Y9_N14
\ega_genlock|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add8~8_combout\ = \ega_genlock|adj_x\(4) $ (\ega_genlock|adj_trg_left~q\ $ (!\ega_genlock|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_x\(4),
	datab => \ega_genlock|adj_trg_left~q\,
	cin => \ega_genlock|Add8~7\,
	combout => \ega_genlock|Add8~8_combout\);

-- Location: LCCOMB_X30_Y9_N26
\ega_genlock|adj_x[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_x[4]~3_combout\ = !\ega_genlock|Add8~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add8~8_combout\,
	combout => \ega_genlock|adj_x[4]~3_combout\);

-- Location: FF_X30_Y9_N27
\ega_genlock|adj_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adj_x[4]~3_combout\,
	ena => \ega_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_x\(4));

-- Location: LCCOMB_X30_Y9_N28
\ega_genlock|adj_x~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_x~1_combout\ = (\ega_genlock|adj_x\(2) & (\ega_genlock|adj_trg_left~q\ & (!\ega_genlock|adj_x\(4) & \ega_genlock|adj_x\(0)))) # (!\ega_genlock|adj_x\(2) & (!\ega_genlock|adj_trg_left~q\ & (\ega_genlock|adj_x\(4) & 
-- !\ega_genlock|adj_x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_x\(2),
	datab => \ega_genlock|adj_trg_left~q\,
	datac => \ega_genlock|adj_x\(4),
	datad => \ega_genlock|adj_x\(0),
	combout => \ega_genlock|adj_x~1_combout\);

-- Location: LCCOMB_X30_Y9_N18
\ega_genlock|adj_x~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_x~0_combout\ = (\ega_genlock|adj_x\(1) & ((\ega_genlock|adj_x\(3)) # (!\ega_genlock|adj_trg_left~q\))) # (!\ega_genlock|adj_x\(1) & (!\ega_genlock|adj_trg_left~q\ & \ega_genlock|adj_x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_x\(1),
	datac => \ega_genlock|adj_trg_left~q\,
	datad => \ega_genlock|adj_x\(3),
	combout => \ega_genlock|adj_x~0_combout\);

-- Location: LCCOMB_X30_Y9_N24
\ega_genlock|adj_x~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_x~2_combout\ = (\ega_genlock|adj_trg_left~q\ & (((!\ega_genlock|adj_x~0_combout\) # (!\ega_genlock|adj_x~1_combout\)))) # (!\ega_genlock|adj_trg_left~q\ & (\ega_genlock|adj_trg_right~q\ & ((\ega_genlock|adj_x~0_combout\) # 
-- (!\ega_genlock|adj_x~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|adj_trg_right~q\,
	datab => \ega_genlock|adj_x~1_combout\,
	datac => \ega_genlock|adj_trg_left~q\,
	datad => \ega_genlock|adj_x~0_combout\,
	combout => \ega_genlock|adj_x~2_combout\);

-- Location: FF_X30_Y9_N7
\ega_genlock|adj_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add8~0_combout\,
	ena => \ega_genlock|adj_x~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_x\(0));

-- Location: LCCOMB_X30_Y9_N30
\ega_genlock|adjust_x[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adjust_x[0]~feeder_combout\ = \ega_genlock|adj_x\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adj_x\(0),
	combout => \ega_genlock|adjust_x[0]~feeder_combout\);

-- Location: FF_X30_Y9_N31
\ega_genlock|adjust_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adjust_x[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_x\(0));

-- Location: FF_X29_Y9_N21
\ega_vga_video|start_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \ega_genlock|adjust_x\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_col\(0));

-- Location: LCCOMB_X29_Y9_N2
\ega_vga_video|Add2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~29_combout\ = (\ega_vga_video|Equal3~3_combout\ & (((\ega_vga_video|start_col\(0))))) # (!\ega_vga_video|Equal3~3_combout\ & (\ega_vga_video|LessThan4~2_combout\ $ ((\ega_vga_video|col_number\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|LessThan4~2_combout\,
	datab => \ega_vga_video|Equal3~3_combout\,
	datac => \ega_vga_video|col_number\(0),
	datad => \ega_vga_video|start_col\(0),
	combout => \ega_vga_video|Add2~29_combout\);

-- Location: FF_X29_Y9_N3
\ega_vga_video|col_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(0));

-- Location: LCCOMB_X24_Y9_N12
\ega_sram|load_col[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|load_col[5]~feeder_combout\ = \ega_sram|SramAddress\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramAddress\(5),
	combout => \ega_sram|load_col[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N8
\ega_sram|load_col[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|load_col[8]~1_combout\ = (\ega_sync_level|video_enable~q\ & (\ega_sram|SramRoutine.SramRoutine_Load~q\ & ((\ega_sram|Equal0~3_combout\) # (!\ega_sram|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|LessThan0~1_combout\,
	datab => \ega_sync_level|video_enable~q\,
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	combout => \ega_sram|load_col[8]~1_combout\);

-- Location: FF_X24_Y9_N13
\ega_sram|load_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|load_col[5]~feeder_combout\,
	ena => \ega_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|load_col\(5));

-- Location: LCCOMB_X24_Y9_N18
\ega_sram|load_col[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|load_col[6]~feeder_combout\ = \ega_sram|SramAddress\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_sram|SramAddress\(6),
	combout => \ega_sram|load_col[6]~feeder_combout\);

-- Location: FF_X24_Y9_N19
\ega_sram|load_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|load_col[6]~feeder_combout\,
	ena => \ega_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|load_col\(6));

-- Location: FF_X24_Y9_N27
\ega_sram|load_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \ega_sram|SramAddress\(4),
	sload => VCC,
	ena => \ega_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|load_col\(4));

-- Location: LCCOMB_X24_Y9_N6
\ega_sram|load_col[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|load_col[2]~feeder_combout\ = \ega_sram|SramAddress\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_sram|SramAddress\(2),
	combout => \ega_sram|load_col[2]~feeder_combout\);

-- Location: FF_X24_Y9_N7
\ega_sram|load_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|load_col[2]~feeder_combout\,
	ena => \ega_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|load_col\(2));

-- Location: LCCOMB_X24_Y9_N14
\ega_sram|load_col[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|load_col[0]~feeder_combout\ = \ega_sram|SramAddress\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramAddress\(0),
	combout => \ega_sram|load_col[0]~feeder_combout\);

-- Location: FF_X24_Y9_N15
\ega_sram|load_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|load_col[0]~feeder_combout\,
	ena => \ega_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|load_col\(0));

-- Location: FF_X24_Y9_N11
\ega_sram|load_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \ega_sram|SramAddress\(3),
	sload => VCC,
	ena => \ega_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|load_col\(3));

-- Location: LCCOMB_X24_Y9_N24
\ega_sram|load_col[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|load_col[1]~feeder_combout\ = \ega_sram|SramAddress\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_sram|SramAddress\(1),
	combout => \ega_sram|load_col[1]~feeder_combout\);

-- Location: FF_X24_Y9_N25
\ega_sram|load_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|load_col[1]~feeder_combout\,
	ena => \ega_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|load_col\(1));

-- Location: LCCOMB_X24_Y9_N10
\ega_ram_out|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|process_0~0_combout\ = (!\ega_sram|load_col\(3) & (((!\ega_sram|load_col\(0) & !\ega_sram|load_col\(1))) # (!\ega_sram|load_col\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|load_col\(2),
	datab => \ega_sram|load_col\(0),
	datac => \ega_sram|load_col\(3),
	datad => \ega_sram|load_col\(1),
	combout => \ega_ram_out|process_0~0_combout\);

-- Location: LCCOMB_X24_Y9_N26
\ega_ram_out|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|process_0~1_combout\ = (!\ega_sram|load_col\(5) & (!\ega_sram|load_col\(6) & ((\ega_ram_out|process_0~0_combout\) # (!\ega_sram|load_col\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|load_col\(5),
	datab => \ega_sram|load_col\(6),
	datac => \ega_sram|load_col\(4),
	datad => \ega_ram_out|process_0~0_combout\,
	combout => \ega_ram_out|process_0~1_combout\);

-- Location: FF_X24_Y8_N13
\ega_sram|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \ega_sram|wren~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	sclr => \ega_sram|ALT_INV_SramRoutine.SramRoutine_Load~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|wren~q\);

-- Location: FF_X24_Y9_N5
\ega_sram|load_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \ega_sram|SramAddress\(7),
	sload => VCC,
	ena => \ega_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|load_col\(7));

-- Location: LCCOMB_X24_Y9_N16
\ega_sram|load_col[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|load_col[8]~feeder_combout\ = \ega_sram|SramAddress\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_sram|SramAddress\(8),
	combout => \ega_sram|load_col[8]~feeder_combout\);

-- Location: FF_X24_Y9_N17
\ega_sram|load_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|load_col[8]~feeder_combout\,
	ena => \ega_sram|load_col[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|load_col\(8));

-- Location: LCCOMB_X24_Y9_N4
\ega_ram_out|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|process_0~2_combout\ = (\ega_sram|wren~q\ & ((\ega_ram_out|process_0~1_combout\) # ((!\ega_sram|load_col\(8)) # (!\ega_sram|load_col\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_ram_out|process_0~1_combout\,
	datab => \ega_sram|wren~q\,
	datac => \ega_sram|load_col\(7),
	datad => \ega_sram|load_col\(8),
	combout => \ega_ram_out|process_0~2_combout\);

-- Location: LCCOMB_X25_Y8_N20
\ega_sram|pixel_out[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pixel_out[0]~0_combout\ = (\ega_sync_level|video_enable~q\ & (\ega_sram|SramRoutine.SramRoutine_Load~q\ & (!\ega_sram|Equal0~3_combout\ & !\ega_sram|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|video_enable~q\,
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan0~1_combout\,
	combout => \ega_sram|pixel_out[0]~0_combout\);

-- Location: FF_X28_Y13_N23
\ega_sram|pixel_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ0~input_o\,
	sload => VCC,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(0));

-- Location: LCCOMB_X30_Y9_N0
\ega_genlock|adjust_x[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adjust_x[1]~feeder_combout\ = \ega_genlock|adj_x\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adj_x\(1),
	combout => \ega_genlock|adjust_x[1]~feeder_combout\);

-- Location: FF_X30_Y9_N1
\ega_genlock|adjust_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adjust_x[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_x\(1));

-- Location: FF_X29_Y9_N13
\ega_vga_video|start_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \ega_genlock|adjust_x\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_col\(1));

-- Location: FF_X29_Y9_N31
\ega_vga_video|col_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(1));

-- Location: LCCOMB_X29_Y9_N10
\ega_vga_video|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~1\ = CARRY((\ega_vga_video|LessThan4~2_combout\ & \ega_vga_video|col_number\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|LessThan4~2_combout\,
	datab => \ega_vga_video|col_number\(0),
	datad => VCC,
	cout => \ega_vga_video|Add2~1\);

-- Location: LCCOMB_X29_Y9_N12
\ega_vga_video|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~2_combout\ = (\ega_vga_video|col_number\(1) & (!\ega_vga_video|Add2~1\)) # (!\ega_vga_video|col_number\(1) & ((\ega_vga_video|Add2~1\) # (GND)))
-- \ega_vga_video|Add2~3\ = CARRY((!\ega_vga_video|Add2~1\) # (!\ega_vga_video|col_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(1),
	datad => VCC,
	cin => \ega_vga_video|Add2~1\,
	combout => \ega_vga_video|Add2~2_combout\,
	cout => \ega_vga_video|Add2~3\);

-- Location: LCCOMB_X29_Y9_N30
\ega_vga_video|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~4_combout\ = (\ega_vga_video|Equal3~3_combout\ & (\ega_vga_video|start_col\(1))) # (!\ega_vga_video|Equal3~3_combout\ & ((\ega_vga_video|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|start_col\(1),
	datac => \ega_vga_video|Add2~2_combout\,
	datad => \ega_vga_video|Equal3~3_combout\,
	combout => \ega_vga_video|Add2~4_combout\);

-- Location: FF_X29_Y9_N9
\ega_vga_video|col_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(2));

-- Location: LCCOMB_X29_Y9_N14
\ega_vga_video|Add2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~5_combout\ = (\ega_vga_video|col_number\(2) & (\ega_vga_video|Add2~3\ $ (GND))) # (!\ega_vga_video|col_number\(2) & (!\ega_vga_video|Add2~3\ & VCC))
-- \ega_vga_video|Add2~6\ = CARRY((\ega_vga_video|col_number\(2) & !\ega_vga_video|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(2),
	datad => VCC,
	cin => \ega_vga_video|Add2~3\,
	combout => \ega_vga_video|Add2~5_combout\,
	cout => \ega_vga_video|Add2~6\);

-- Location: LCCOMB_X30_Y9_N22
\ega_genlock|adjust_x[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adjust_x[2]~feeder_combout\ = \ega_genlock|adj_x\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adj_x\(2),
	combout => \ega_genlock|adjust_x[2]~feeder_combout\);

-- Location: FF_X30_Y9_N23
\ega_genlock|adjust_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adjust_x[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_x\(2));

-- Location: FF_X29_Y9_N15
\ega_vga_video|start_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \ega_genlock|adjust_x\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_col\(2));

-- Location: LCCOMB_X29_Y9_N8
\ega_vga_video|Add2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~7_combout\ = (\ega_vga_video|Equal3~3_combout\ & ((\ega_vga_video|start_col\(2)))) # (!\ega_vga_video|Equal3~3_combout\ & (\ega_vga_video|Add2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Add2~5_combout\,
	datac => \ega_vga_video|start_col\(2),
	datad => \ega_vga_video|Equal3~3_combout\,
	combout => \ega_vga_video|Add2~7_combout\);

-- Location: LCCOMB_X30_Y9_N20
\ega_genlock|adjust_x[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adjust_x[3]~feeder_combout\ = \ega_genlock|adj_x\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|adj_x\(3),
	combout => \ega_genlock|adjust_x[3]~feeder_combout\);

-- Location: FF_X30_Y9_N21
\ega_genlock|adjust_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adjust_x[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_x\(3));

-- Location: FF_X29_Y9_N17
\ega_vga_video|start_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \ega_genlock|adjust_x\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_col\(3));

-- Location: FF_X29_Y9_N5
\ega_vga_video|col_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(3));

-- Location: LCCOMB_X29_Y9_N16
\ega_vga_video|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~8_combout\ = (\ega_vga_video|col_number\(3) & (!\ega_vga_video|Add2~6\)) # (!\ega_vga_video|col_number\(3) & ((\ega_vga_video|Add2~6\) # (GND)))
-- \ega_vga_video|Add2~9\ = CARRY((!\ega_vga_video|Add2~6\) # (!\ega_vga_video|col_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(3),
	datad => VCC,
	cin => \ega_vga_video|Add2~6\,
	combout => \ega_vga_video|Add2~8_combout\,
	cout => \ega_vga_video|Add2~9\);

-- Location: LCCOMB_X29_Y9_N4
\ega_vga_video|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~10_combout\ = (\ega_vga_video|Equal3~3_combout\ & (\ega_vga_video|start_col\(3))) # (!\ega_vga_video|Equal3~3_combout\ & ((\ega_vga_video|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|start_col\(3),
	datac => \ega_vga_video|Add2~8_combout\,
	datad => \ega_vga_video|Equal3~3_combout\,
	combout => \ega_vga_video|Add2~10_combout\);

-- Location: LCCOMB_X30_Y9_N4
\ega_genlock|adjust_x[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adjust_x[4]~0_combout\ = !\ega_genlock|adj_x\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|adj_x\(4),
	combout => \ega_genlock|adjust_x[4]~0_combout\);

-- Location: FF_X30_Y9_N5
\ega_genlock|adjust_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adjust_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adjust_x\(4));

-- Location: FF_X29_Y9_N19
\ega_vga_video|start_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \ega_genlock|adjust_x\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|start_col\(4));

-- Location: FF_X29_Y9_N1
\ega_vga_video|col_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(4));

-- Location: LCCOMB_X29_Y9_N18
\ega_vga_video|Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~11_combout\ = (\ega_vga_video|col_number\(4) & (\ega_vga_video|Add2~9\ $ (GND))) # (!\ega_vga_video|col_number\(4) & (!\ega_vga_video|Add2~9\ & VCC))
-- \ega_vga_video|Add2~12\ = CARRY((\ega_vga_video|col_number\(4) & !\ega_vga_video|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|col_number\(4),
	datad => VCC,
	cin => \ega_vga_video|Add2~9\,
	combout => \ega_vga_video|Add2~11_combout\,
	cout => \ega_vga_video|Add2~12\);

-- Location: LCCOMB_X29_Y9_N0
\ega_vga_video|Add2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~13_combout\ = (\ega_vga_video|Equal3~3_combout\ & (\ega_vga_video|start_col\(4))) # (!\ega_vga_video|Equal3~3_combout\ & ((\ega_vga_video|Add2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|start_col\(4),
	datac => \ega_vga_video|Add2~11_combout\,
	datad => \ega_vga_video|Equal3~3_combout\,
	combout => \ega_vga_video|Add2~13_combout\);

-- Location: FF_X28_Y9_N15
\ega_vga_video|col_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(5));

-- Location: LCCOMB_X29_Y9_N20
\ega_vga_video|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~14_combout\ = (\ega_vga_video|col_number\(5) & (!\ega_vga_video|Add2~12\)) # (!\ega_vga_video|col_number\(5) & ((\ega_vga_video|Add2~12\) # (GND)))
-- \ega_vga_video|Add2~15\ = CARRY((!\ega_vga_video|Add2~12\) # (!\ega_vga_video|col_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(5),
	datad => VCC,
	cin => \ega_vga_video|Add2~12\,
	combout => \ega_vga_video|Add2~14_combout\,
	cout => \ega_vga_video|Add2~15\);

-- Location: LCCOMB_X28_Y9_N14
\ega_vga_video|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~16_combout\ = (\ega_vga_video|Add2~14_combout\ & !\ega_vga_video|Equal3~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_vga_video|Add2~14_combout\,
	datad => \ega_vga_video|Equal3~3_combout\,
	combout => \ega_vga_video|Add2~16_combout\);

-- Location: FF_X28_Y9_N29
\ega_vga_video|col_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(6));

-- Location: LCCOMB_X29_Y9_N22
\ega_vga_video|Add2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~17_combout\ = (\ega_vga_video|col_number\(6) & (\ega_vga_video|Add2~15\ $ (GND))) # (!\ega_vga_video|col_number\(6) & (!\ega_vga_video|Add2~15\ & VCC))
-- \ega_vga_video|Add2~18\ = CARRY((\ega_vga_video|col_number\(6) & !\ega_vga_video|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|col_number\(6),
	datad => VCC,
	cin => \ega_vga_video|Add2~15\,
	combout => \ega_vga_video|Add2~17_combout\,
	cout => \ega_vga_video|Add2~18\);

-- Location: LCCOMB_X28_Y9_N28
\ega_vga_video|Add2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~19_combout\ = (\ega_vga_video|Equal3~3_combout\) # (\ega_vga_video|Add2~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|Equal3~3_combout\,
	datad => \ega_vga_video|Add2~17_combout\,
	combout => \ega_vga_video|Add2~19_combout\);

-- Location: FF_X28_Y9_N25
\ega_vga_video|col_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(7));

-- Location: LCCOMB_X29_Y9_N24
\ega_vga_video|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~20_combout\ = (\ega_vga_video|col_number\(7) & (!\ega_vga_video|Add2~18\)) # (!\ega_vga_video|col_number\(7) & ((\ega_vga_video|Add2~18\) # (GND)))
-- \ega_vga_video|Add2~21\ = CARRY((!\ega_vga_video|Add2~18\) # (!\ega_vga_video|col_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|col_number\(7),
	datad => VCC,
	cin => \ega_vga_video|Add2~18\,
	combout => \ega_vga_video|Add2~20_combout\,
	cout => \ega_vga_video|Add2~21\);

-- Location: LCCOMB_X28_Y9_N24
\ega_vga_video|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~22_combout\ = (!\ega_vga_video|Equal3~3_combout\ & \ega_vga_video|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|Equal3~3_combout\,
	datad => \ega_vga_video|Add2~20_combout\,
	combout => \ega_vga_video|Add2~22_combout\);

-- Location: FF_X28_Y9_N31
\ega_vga_video|col_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(8));

-- Location: LCCOMB_X29_Y9_N26
\ega_vga_video|Add2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~23_combout\ = (\ega_vga_video|col_number\(8) & (\ega_vga_video|Add2~21\ $ (GND))) # (!\ega_vga_video|col_number\(8) & (!\ega_vga_video|Add2~21\ & VCC))
-- \ega_vga_video|Add2~24\ = CARRY((\ega_vga_video|col_number\(8) & !\ega_vga_video|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|col_number\(8),
	datad => VCC,
	cin => \ega_vga_video|Add2~21\,
	combout => \ega_vga_video|Add2~23_combout\,
	cout => \ega_vga_video|Add2~24\);

-- Location: LCCOMB_X28_Y9_N30
\ega_vga_video|Add2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~25_combout\ = (!\ega_vga_video|Equal3~3_combout\ & \ega_vga_video|Add2~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|Equal3~3_combout\,
	datad => \ega_vga_video|Add2~23_combout\,
	combout => \ega_vga_video|Add2~25_combout\);

-- Location: FF_X28_Y9_N19
\ega_vga_video|col_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|Add2~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|col_number\(9));

-- Location: LCCOMB_X29_Y9_N28
\ega_vga_video|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~26_combout\ = \ega_vga_video|Add2~24\ $ (\ega_vga_video|col_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ega_vga_video|col_number\(9),
	cin => \ega_vga_video|Add2~24\,
	combout => \ega_vga_video|Add2~26_combout\);

-- Location: LCCOMB_X28_Y9_N18
\ega_vga_video|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add2~28_combout\ = (!\ega_vga_video|Equal3~3_combout\ & \ega_vga_video|Add2~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|Equal3~3_combout\,
	datad => \ega_vga_video|Add2~26_combout\,
	combout => \ega_vga_video|Add2~28_combout\);

-- Location: LCCOMB_X28_Y13_N24
\ega_sram|pixel_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pixel_out[1]~feeder_combout\ = \SRAM_DQ1~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ1~input_o\,
	combout => \ega_sram|pixel_out[1]~feeder_combout\);

-- Location: FF_X28_Y13_N25
\ega_sram|pixel_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|pixel_out[1]~feeder_combout\,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(1));

-- Location: LCCOMB_X26_Y13_N28
\ega_sram|pixel_out[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pixel_out[2]~feeder_combout\ = \SRAM_DQ2~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_DQ2~input_o\,
	combout => \ega_sram|pixel_out[2]~feeder_combout\);

-- Location: FF_X26_Y13_N29
\ega_sram|pixel_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|pixel_out[2]~feeder_combout\,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(2));

-- Location: FF_X28_Y13_N29
\ega_sram|pixel_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ3~input_o\,
	sload => VCC,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(3));

-- Location: LCCOMB_X28_Y13_N4
\ega_sram|pixel_out[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pixel_out[4]~feeder_combout\ = \SRAM_DQ4~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ4~input_o\,
	combout => \ega_sram|pixel_out[4]~feeder_combout\);

-- Location: FF_X28_Y13_N5
\ega_sram|pixel_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|pixel_out[4]~feeder_combout\,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(4));

-- Location: LCCOMB_X26_Y13_N2
\ega_sram|pixel_out[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pixel_out[5]~feeder_combout\ = \SRAM_DQ5~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ5~input_o\,
	combout => \ega_sram|pixel_out[5]~feeder_combout\);

-- Location: FF_X26_Y13_N3
\ega_sram|pixel_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|pixel_out[5]~feeder_combout\,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(5));

-- Location: LCCOMB_X28_Y13_N30
\ega_sram|pixel_out[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pixel_out[8]~feeder_combout\ = \SRAM_DQ8~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ8~input_o\,
	combout => \ega_sram|pixel_out[8]~feeder_combout\);

-- Location: FF_X28_Y13_N31
\ega_sram|pixel_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|pixel_out[8]~feeder_combout\,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(8));

-- Location: FF_X28_Y13_N21
\ega_sram|pixel_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ9~input_o\,
	sload => VCC,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(9));

-- Location: LCCOMB_X26_Y13_N4
\ega_sram|pixel_out[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pixel_out[10]~feeder_combout\ = \SRAM_DQ10~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ10~input_o\,
	combout => \ega_sram|pixel_out[10]~feeder_combout\);

-- Location: FF_X26_Y13_N5
\ega_sram|pixel_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|pixel_out[10]~feeder_combout\,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(10));

-- Location: LCCOMB_X26_Y13_N20
\ega_sram|pixel_out[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pixel_out[11]~feeder_combout\ = \SRAM_DQ11~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SRAM_DQ11~input_o\,
	combout => \ega_sram|pixel_out[11]~feeder_combout\);

-- Location: FF_X26_Y13_N21
\ega_sram|pixel_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|pixel_out[11]~feeder_combout\,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(11));

-- Location: LCCOMB_X26_Y13_N8
\ega_sram|pixel_out[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|pixel_out[12]~feeder_combout\ = \SRAM_DQ12~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM_DQ12~input_o\,
	combout => \ega_sram|pixel_out[12]~feeder_combout\);

-- Location: FF_X26_Y13_N9
\ega_sram|pixel_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|pixel_out[12]~feeder_combout\,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(12));

-- Location: FF_X28_Y13_N9
\ega_sram|pixel_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \SRAM_DQ13~input_o\,
	sload => VCC,
	ena => \ega_sram|pixel_out[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|pixel_out\(13));

-- Location: M9K_X27_Y13_N0
\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 406,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 406,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ega_ram_out|process_0~2_combout\,
	portbre => VCC,
	clk0 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \ega_ram_out|process_0~2_combout\,
	portadatain => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y13_N0
\ega_ram_out|q~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|q~1_combout\ = (\ega_vga_video|col_number\(0) & (\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a11\)) # (!\ega_vga_video|col_number\(0) & ((\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(0),
	datac => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a11\,
	datad => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a5\,
	combout => \ega_ram_out|q~1_combout\);

-- Location: LCCOMB_X29_Y9_N6
\ega_ram_out|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|LessThan1~0_combout\ = (!\ega_vga_video|col_number\(4) & (((!\ega_vga_video|col_number\(2) & !\ega_vga_video|col_number\(1))) # (!\ega_vga_video|col_number\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(2),
	datab => \ega_vga_video|col_number\(4),
	datac => \ega_vga_video|col_number\(1),
	datad => \ega_vga_video|col_number\(3),
	combout => \ega_ram_out|LessThan1~0_combout\);

-- Location: LCCOMB_X28_Y9_N26
\ega_ram_out|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|LessThan1~1_combout\ = (!\ega_vga_video|col_number\(7) & (!\ega_vga_video|col_number\(6) & ((\ega_ram_out|LessThan1~0_combout\) # (!\ega_vga_video|col_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_ram_out|LessThan1~0_combout\,
	datab => \ega_vga_video|col_number\(7),
	datac => \ega_vga_video|col_number\(5),
	datad => \ega_vga_video|col_number\(6),
	combout => \ega_ram_out|LessThan1~1_combout\);

-- Location: LCCOMB_X28_Y9_N16
\ega_ram_out|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|LessThan1~2_combout\ = ((\ega_ram_out|LessThan1~1_combout\) # (!\ega_vga_video|col_number\(9))) # (!\ega_vga_video|col_number\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(8),
	datac => \ega_ram_out|LessThan1~1_combout\,
	datad => \ega_vga_video|col_number\(9),
	combout => \ega_ram_out|LessThan1~2_combout\);

-- Location: FF_X28_Y13_N1
\ega_ram_out|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_ram_out|q~1_combout\,
	ena => \ega_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_ram_out|q\(5));

-- Location: LCCOMB_X19_Y7_N10
\ega_vga_video|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Equal4~6_combout\ = (!\ega_vga_video|vcount\(14) & (!\ega_vga_video|vcount\(15) & (\ega_vga_video|Equal4~0_combout\ & !\ega_vga_video|vcount\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(14),
	datab => \ega_vga_video|vcount\(15),
	datac => \ega_vga_video|Equal4~0_combout\,
	datad => \ega_vga_video|vcount\(13),
	combout => \ega_vga_video|Equal4~6_combout\);

-- Location: LCCOMB_X24_Y5_N22
\ega_vga_video|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add3~18_combout\ = \ega_vga_video|Add3~17\ $ (\ega_vga_video|row_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ega_vga_video|row_number\(9),
	cin => \ega_vga_video|Add3~17\,
	combout => \ega_vga_video|Add3~18_combout\);

-- Location: LCCOMB_X23_Y5_N30
\ega_vga_video|row_number[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|row_number[9]~11_combout\ = (\ega_vga_video|row_number[9]~0_combout\ & \ega_vga_video|Add3~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number[9]~0_combout\,
	datad => \ega_vga_video|Add3~18_combout\,
	combout => \ega_vga_video|row_number[9]~11_combout\);

-- Location: FF_X23_Y5_N31
\ega_vga_video|row_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|row_number[9]~11_combout\,
	ena => \ega_vga_video|row_number[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|row_number\(9));

-- Location: LCCOMB_X23_Y4_N30
\ega_genlock|Add14~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add14~18_combout\ = \ega_genlock|row_number\(9) $ (\ega_genlock|Add14~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number\(9),
	cin => \ega_genlock|Add14~17\,
	combout => \ega_genlock|Add14~18_combout\);

-- Location: FF_X23_Y4_N31
\ega_genlock|row_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add14~18_combout\,
	sclr => \ega_sync_level|vblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|row_number\(9));

-- Location: LCCOMB_X22_Y5_N18
\ega_genlock|max_row[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_row[5]~0_combout\ = (\ega_sync_level|vblank~q\ & !\ega_sync_level|hblank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sync_level|vblank~q\,
	datad => \ega_sync_level|hblank~q\,
	combout => \ega_genlock|max_row[5]~0_combout\);

-- Location: FF_X23_Y5_N21
\ega_genlock|max_row[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(9),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(9));

-- Location: FF_X23_Y5_N19
\ega_genlock|max_row[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(8),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(8));

-- Location: FF_X23_Y5_N17
\ega_genlock|max_row[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(7),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(7));

-- Location: FF_X23_Y5_N15
\ega_genlock|max_row[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(6),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(6));

-- Location: FF_X23_Y5_N13
\ega_genlock|max_row[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(5),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(5));

-- Location: FF_X23_Y5_N11
\ega_genlock|max_row[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(4),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(4));

-- Location: FF_X23_Y5_N9
\ega_genlock|max_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(3),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(3));

-- Location: FF_X23_Y5_N7
\ega_genlock|max_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(2),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(2));

-- Location: FF_X23_Y5_N5
\ega_genlock|max_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(1),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(1));

-- Location: FF_X23_Y5_N3
\ega_genlock|max_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|row_number\(0),
	sload => VCC,
	ena => \ega_genlock|max_row[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_row\(0));

-- Location: LCCOMB_X23_Y5_N2
\ega_vga_video|LessThan8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~1_cout\ = CARRY((!\ega_vga_video|row_number\(0) & \ega_genlock|max_row\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(0),
	datab => \ega_genlock|max_row\(0),
	datad => VCC,
	cout => \ega_vga_video|LessThan8~1_cout\);

-- Location: LCCOMB_X23_Y5_N4
\ega_vga_video|LessThan8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~3_cout\ = CARRY((\ega_vga_video|row_number\(1) & ((!\ega_vga_video|LessThan8~1_cout\) # (!\ega_genlock|max_row\(1)))) # (!\ega_vga_video|row_number\(1) & (!\ega_genlock|max_row\(1) & !\ega_vga_video|LessThan8~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(1),
	datab => \ega_genlock|max_row\(1),
	datad => VCC,
	cin => \ega_vga_video|LessThan8~1_cout\,
	cout => \ega_vga_video|LessThan8~3_cout\);

-- Location: LCCOMB_X23_Y5_N6
\ega_vga_video|LessThan8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~5_cout\ = CARRY((\ega_genlock|max_row\(2) & ((!\ega_vga_video|LessThan8~3_cout\) # (!\ega_vga_video|row_number\(2)))) # (!\ega_genlock|max_row\(2) & (!\ega_vga_video|row_number\(2) & !\ega_vga_video|LessThan8~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|max_row\(2),
	datab => \ega_vga_video|row_number\(2),
	datad => VCC,
	cin => \ega_vga_video|LessThan8~3_cout\,
	cout => \ega_vga_video|LessThan8~5_cout\);

-- Location: LCCOMB_X23_Y5_N8
\ega_vga_video|LessThan8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~7_cout\ = CARRY((\ega_vga_video|row_number\(3) & ((!\ega_vga_video|LessThan8~5_cout\) # (!\ega_genlock|max_row\(3)))) # (!\ega_vga_video|row_number\(3) & (!\ega_genlock|max_row\(3) & !\ega_vga_video|LessThan8~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(3),
	datab => \ega_genlock|max_row\(3),
	datad => VCC,
	cin => \ega_vga_video|LessThan8~5_cout\,
	cout => \ega_vga_video|LessThan8~7_cout\);

-- Location: LCCOMB_X23_Y5_N10
\ega_vga_video|LessThan8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~9_cout\ = CARRY((\ega_genlock|max_row\(4) & ((!\ega_vga_video|LessThan8~7_cout\) # (!\ega_vga_video|row_number\(4)))) # (!\ega_genlock|max_row\(4) & (!\ega_vga_video|row_number\(4) & !\ega_vga_video|LessThan8~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|max_row\(4),
	datab => \ega_vga_video|row_number\(4),
	datad => VCC,
	cin => \ega_vga_video|LessThan8~7_cout\,
	cout => \ega_vga_video|LessThan8~9_cout\);

-- Location: LCCOMB_X23_Y5_N12
\ega_vga_video|LessThan8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~11_cout\ = CARRY((\ega_genlock|max_row\(5) & (\ega_vga_video|row_number\(5) & !\ega_vga_video|LessThan8~9_cout\)) # (!\ega_genlock|max_row\(5) & ((\ega_vga_video|row_number\(5)) # (!\ega_vga_video|LessThan8~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|max_row\(5),
	datab => \ega_vga_video|row_number\(5),
	datad => VCC,
	cin => \ega_vga_video|LessThan8~9_cout\,
	cout => \ega_vga_video|LessThan8~11_cout\);

-- Location: LCCOMB_X23_Y5_N14
\ega_vga_video|LessThan8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~13_cout\ = CARRY((\ega_vga_video|row_number\(6) & (\ega_genlock|max_row\(6) & !\ega_vga_video|LessThan8~11_cout\)) # (!\ega_vga_video|row_number\(6) & ((\ega_genlock|max_row\(6)) # (!\ega_vga_video|LessThan8~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(6),
	datab => \ega_genlock|max_row\(6),
	datad => VCC,
	cin => \ega_vga_video|LessThan8~11_cout\,
	cout => \ega_vga_video|LessThan8~13_cout\);

-- Location: LCCOMB_X23_Y5_N16
\ega_vga_video|LessThan8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~15_cout\ = CARRY((\ega_genlock|max_row\(7) & (\ega_vga_video|row_number\(7) & !\ega_vga_video|LessThan8~13_cout\)) # (!\ega_genlock|max_row\(7) & ((\ega_vga_video|row_number\(7)) # (!\ega_vga_video|LessThan8~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|max_row\(7),
	datab => \ega_vga_video|row_number\(7),
	datad => VCC,
	cin => \ega_vga_video|LessThan8~13_cout\,
	cout => \ega_vga_video|LessThan8~15_cout\);

-- Location: LCCOMB_X23_Y5_N18
\ega_vga_video|LessThan8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~17_cout\ = CARRY((\ega_vga_video|row_number\(8) & (\ega_genlock|max_row\(8) & !\ega_vga_video|LessThan8~15_cout\)) # (!\ega_vga_video|row_number\(8) & ((\ega_genlock|max_row\(8)) # (!\ega_vga_video|LessThan8~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(8),
	datab => \ega_genlock|max_row\(8),
	datad => VCC,
	cin => \ega_vga_video|LessThan8~15_cout\,
	cout => \ega_vga_video|LessThan8~17_cout\);

-- Location: LCCOMB_X23_Y5_N20
\ega_vga_video|LessThan8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan8~18_combout\ = (\ega_vga_video|row_number\(9) & (\ega_genlock|max_row\(9) & \ega_vga_video|LessThan8~17_cout\)) # (!\ega_vga_video|row_number\(9) & ((\ega_genlock|max_row\(9)) # (\ega_vga_video|LessThan8~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|row_number\(9),
	datab => \ega_genlock|max_row\(9),
	cin => \ega_vga_video|LessThan8~17_cout\,
	combout => \ega_vga_video|LessThan8~18_combout\);

-- Location: LCCOMB_X5_Y7_N30
\ega_sync_level|no_video~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sync_level|no_video~0_combout\ = (\SW3~input_o\ & ((\ega_sync_level|Equal0~4_combout\) # (!\mda_sync_level|LessThan6~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW3~input_o\,
	datac => \mda_sync_level|LessThan6~54_combout\,
	datad => \ega_sync_level|Equal0~4_combout\,
	combout => \ega_sync_level|no_video~0_combout\);

-- Location: FF_X5_Y7_N31
\ega_sync_level|no_video\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_sync_level|no_video~0_combout\,
	ena => \ega_sync_level|video_trg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sync_level|no_video~q\);

-- Location: LCCOMB_X21_Y7_N30
\ega_vga_video|process_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_10~0_combout\ = (\ega_vga_video|vcount\(2)) # ((\ega_vga_video|vcount\(0)) # ((\ega_vga_video|vcount\(1)) # (\ega_vga_video|vcount\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(2),
	datab => \ega_vga_video|vcount\(0),
	datac => \ega_vga_video|vcount\(1),
	datad => \ega_vga_video|vcount\(3),
	combout => \ega_vga_video|process_10~0_combout\);

-- Location: LCCOMB_X21_Y7_N20
\ega_vga_video|process_10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_10~1_combout\ = (\ega_vga_video|vcount\(6) & (((\ega_vga_video|vcount\(5)) # (!\ega_vga_video|vcount\(8))))) # (!\ega_vga_video|vcount\(6) & (!\ega_vga_video|vcount\(8) & ((\ega_vga_video|vcount\(4)) # (\ega_vga_video|vcount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(6),
	datab => \ega_vga_video|vcount\(4),
	datac => \ega_vga_video|vcount\(5),
	datad => \ega_vga_video|vcount\(8),
	combout => \ega_vga_video|process_10~1_combout\);

-- Location: LCCOMB_X21_Y7_N14
\ega_vga_video|process_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_10~2_combout\ = (\ega_vga_video|process_10~1_combout\ & (((!\ega_vga_video|vcount\(8))))) # (!\ega_vga_video|process_10~1_combout\ & ((\ega_vga_video|vcount\(7) & ((!\ega_vga_video|vcount\(8)))) # (!\ega_vga_video|vcount\(7) & 
-- ((\ega_vga_video|process_10~0_combout\) # (\ega_vga_video|vcount\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|process_10~0_combout\,
	datab => \ega_vga_video|process_10~1_combout\,
	datac => \ega_vga_video|vcount\(7),
	datad => \ega_vga_video|vcount\(8),
	combout => \ega_vga_video|process_10~2_combout\);

-- Location: LCCOMB_X19_Y7_N22
\ega_vga_video|process_10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_10~3_combout\ = (\ega_vga_video|Equal4~6_combout\ & (\ega_vga_video|process_10~2_combout\ & ((\ega_vga_video|LessThan8~18_combout\) # (\ega_sync_level|no_video~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Equal4~6_combout\,
	datab => \ega_vga_video|LessThan8~18_combout\,
	datac => \ega_sync_level|no_video~q\,
	datad => \ega_vga_video|process_10~2_combout\,
	combout => \ega_vga_video|process_10~3_combout\);

-- Location: FF_X19_Y7_N23
\ega_vga_video|videov\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|process_10~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|videov~q\);

-- Location: LCCOMB_X22_Y4_N0
\ega_genlock|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Equal2~0_combout\ = (\ega_genlock|hcount\(0) & (\ega_genlock|hcount\(2) & \ega_genlock|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(0),
	datac => \ega_genlock|hcount\(2),
	datad => \ega_genlock|hcount\(1),
	combout => \ega_genlock|Equal2~0_combout\);

-- Location: LCCOMB_X22_Y4_N30
\ega_genlock|process_11~0_RESYN12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_11~0_RESYN12_BDD13\ = (!\ega_genlock|hcount\(12) & ((\ega_genlock|hcount\(13)) # (\ega_genlock|hcount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|hcount\(12),
	datac => \ega_genlock|hcount\(13),
	datad => \ega_genlock|hcount\(11),
	combout => \ega_genlock|process_11~0_RESYN12_BDD13\);

-- Location: LCCOMB_X22_Y4_N8
\ega_genlock|process_11~0_RESYN10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_11~0_RESYN10_BDD11\ = (\ega_genlock|hcount\(7) & (((!\ega_genlock|hcount\(12)) # (!\ega_genlock|hcount\(8))) # (!\ega_genlock|hcount\(10)))) # (!\ega_genlock|hcount\(7) & ((\ega_genlock|hcount\(10)) # ((\ega_genlock|hcount\(8)) # 
-- (\ega_genlock|hcount\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(7),
	datab => \ega_genlock|hcount\(10),
	datac => \ega_genlock|hcount\(8),
	datad => \ega_genlock|hcount\(12),
	combout => \ega_genlock|process_11~0_RESYN10_BDD11\);

-- Location: LCCOMB_X21_Y4_N30
\ega_genlock|process_11~0_RESYN6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_11~0_RESYN6_BDD7\ = ((!\ega_genlock|hcount\(5)) # (!\ega_genlock|hcount\(4))) # (!\ega_genlock|hcount\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(6),
	datac => \ega_genlock|hcount\(4),
	datad => \ega_genlock|hcount\(5),
	combout => \ega_genlock|process_11~0_RESYN6_BDD7\);

-- Location: LCCOMB_X21_Y4_N28
\ega_genlock|process_11~0_RESYN8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_11~0_RESYN8_BDD9\ = (\ega_genlock|hcount\(9) & (((\ega_genlock|process_11~0_RESYN6_BDD7\) # (!\ega_genlock|hcount\(12))))) # (!\ega_genlock|hcount\(9) & ((\ega_genlock|hcount\(12)) # ((\ega_genlock|hcount\(3) & 
-- !\ega_genlock|process_11~0_RESYN6_BDD7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(3),
	datab => \ega_genlock|hcount\(9),
	datac => \ega_genlock|process_11~0_RESYN6_BDD7\,
	datad => \ega_genlock|hcount\(12),
	combout => \ega_genlock|process_11~0_RESYN8_BDD9\);

-- Location: LCCOMB_X22_Y4_N28
\ega_genlock|process_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_11~0_combout\ = (\ega_genlock|process_11~0_RESYN12_BDD13\) # ((!\ega_genlock|hcount\(11) & ((\ega_genlock|process_11~0_RESYN10_BDD11\) # (\ega_genlock|process_11~0_RESYN8_BDD9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_11~0_RESYN12_BDD13\,
	datab => \ega_genlock|hcount\(11),
	datac => \ega_genlock|process_11~0_RESYN10_BDD11\,
	datad => \ega_genlock|process_11~0_RESYN8_BDD9\,
	combout => \ega_genlock|process_11~0_combout\);

-- Location: LCCOMB_X22_Y4_N20
\ega_genlock|process_13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_13~0_combout\ = (\ega_genlock|Equal2~0_combout\ & (!\ega_genlock|hcount\(13) & \ega_genlock|process_11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|hcount\(13),
	datad => \ega_genlock|process_11~0_combout\,
	combout => \ega_genlock|process_13~0_combout\);

-- Location: LCCOMB_X28_Y4_N12
\ega_genlock|Add15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~0_combout\ = (\ega_genlock|process_13~0_combout\ & (\ega_genlock|col_number\(0) $ (VCC))) # (!\ega_genlock|process_13~0_combout\ & (\ega_genlock|col_number\(0) & VCC))
-- \ega_genlock|Add15~1\ = CARRY((\ega_genlock|process_13~0_combout\ & \ega_genlock|col_number\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_13~0_combout\,
	datab => \ega_genlock|col_number\(0),
	datad => VCC,
	combout => \ega_genlock|Add15~0_combout\,
	cout => \ega_genlock|Add15~1\);

-- Location: FF_X28_Y4_N13
\ega_genlock|col_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~0_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(0));

-- Location: LCCOMB_X28_Y4_N14
\ega_genlock|Add15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~2_combout\ = (\ega_genlock|col_number\(1) & (!\ega_genlock|Add15~1\)) # (!\ega_genlock|col_number\(1) & ((\ega_genlock|Add15~1\) # (GND)))
-- \ega_genlock|Add15~3\ = CARRY((!\ega_genlock|Add15~1\) # (!\ega_genlock|col_number\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|col_number\(1),
	datad => VCC,
	cin => \ega_genlock|Add15~1\,
	combout => \ega_genlock|Add15~2_combout\,
	cout => \ega_genlock|Add15~3\);

-- Location: FF_X28_Y4_N15
\ega_genlock|col_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~2_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(1));

-- Location: LCCOMB_X28_Y4_N16
\ega_genlock|Add15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~4_combout\ = (\ega_genlock|col_number\(2) & (\ega_genlock|Add15~3\ $ (GND))) # (!\ega_genlock|col_number\(2) & (!\ega_genlock|Add15~3\ & VCC))
-- \ega_genlock|Add15~5\ = CARRY((\ega_genlock|col_number\(2) & !\ega_genlock|Add15~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|col_number\(2),
	datad => VCC,
	cin => \ega_genlock|Add15~3\,
	combout => \ega_genlock|Add15~4_combout\,
	cout => \ega_genlock|Add15~5\);

-- Location: FF_X28_Y4_N17
\ega_genlock|col_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~4_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(2));

-- Location: LCCOMB_X28_Y4_N18
\ega_genlock|Add15~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~6_combout\ = (\ega_genlock|col_number\(3) & (!\ega_genlock|Add15~5\)) # (!\ega_genlock|col_number\(3) & ((\ega_genlock|Add15~5\) # (GND)))
-- \ega_genlock|Add15~7\ = CARRY((!\ega_genlock|Add15~5\) # (!\ega_genlock|col_number\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|col_number\(3),
	datad => VCC,
	cin => \ega_genlock|Add15~5\,
	combout => \ega_genlock|Add15~6_combout\,
	cout => \ega_genlock|Add15~7\);

-- Location: FF_X28_Y4_N19
\ega_genlock|col_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~6_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(3));

-- Location: LCCOMB_X28_Y4_N20
\ega_genlock|Add15~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~8_combout\ = (\ega_genlock|col_number\(4) & (\ega_genlock|Add15~7\ $ (GND))) # (!\ega_genlock|col_number\(4) & (!\ega_genlock|Add15~7\ & VCC))
-- \ega_genlock|Add15~9\ = CARRY((\ega_genlock|col_number\(4) & !\ega_genlock|Add15~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|col_number\(4),
	datad => VCC,
	cin => \ega_genlock|Add15~7\,
	combout => \ega_genlock|Add15~8_combout\,
	cout => \ega_genlock|Add15~9\);

-- Location: FF_X28_Y4_N21
\ega_genlock|col_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~8_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(4));

-- Location: LCCOMB_X28_Y4_N22
\ega_genlock|Add15~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~10_combout\ = (\ega_genlock|col_number\(5) & (!\ega_genlock|Add15~9\)) # (!\ega_genlock|col_number\(5) & ((\ega_genlock|Add15~9\) # (GND)))
-- \ega_genlock|Add15~11\ = CARRY((!\ega_genlock|Add15~9\) # (!\ega_genlock|col_number\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(5),
	datad => VCC,
	cin => \ega_genlock|Add15~9\,
	combout => \ega_genlock|Add15~10_combout\,
	cout => \ega_genlock|Add15~11\);

-- Location: FF_X28_Y4_N23
\ega_genlock|col_number[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~10_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(5));

-- Location: LCCOMB_X28_Y4_N24
\ega_genlock|Add15~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~12_combout\ = (\ega_genlock|col_number\(6) & (\ega_genlock|Add15~11\ $ (GND))) # (!\ega_genlock|col_number\(6) & (!\ega_genlock|Add15~11\ & VCC))
-- \ega_genlock|Add15~13\ = CARRY((\ega_genlock|col_number\(6) & !\ega_genlock|Add15~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|col_number\(6),
	datad => VCC,
	cin => \ega_genlock|Add15~11\,
	combout => \ega_genlock|Add15~12_combout\,
	cout => \ega_genlock|Add15~13\);

-- Location: FF_X28_Y4_N25
\ega_genlock|col_number[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~12_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(6));

-- Location: LCCOMB_X28_Y4_N26
\ega_genlock|Add15~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~14_combout\ = (\ega_genlock|col_number\(7) & (!\ega_genlock|Add15~13\)) # (!\ega_genlock|col_number\(7) & ((\ega_genlock|Add15~13\) # (GND)))
-- \ega_genlock|Add15~15\ = CARRY((!\ega_genlock|Add15~13\) # (!\ega_genlock|col_number\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(7),
	datad => VCC,
	cin => \ega_genlock|Add15~13\,
	combout => \ega_genlock|Add15~14_combout\,
	cout => \ega_genlock|Add15~15\);

-- Location: FF_X28_Y4_N27
\ega_genlock|col_number[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~14_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(7));

-- Location: LCCOMB_X28_Y4_N28
\ega_genlock|Add15~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~16_combout\ = (\ega_genlock|col_number\(8) & (\ega_genlock|Add15~15\ $ (GND))) # (!\ega_genlock|col_number\(8) & (!\ega_genlock|Add15~15\ & VCC))
-- \ega_genlock|Add15~17\ = CARRY((\ega_genlock|col_number\(8) & !\ega_genlock|Add15~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|col_number\(8),
	datad => VCC,
	cin => \ega_genlock|Add15~15\,
	combout => \ega_genlock|Add15~16_combout\,
	cout => \ega_genlock|Add15~17\);

-- Location: FF_X28_Y4_N29
\ega_genlock|col_number[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~16_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(8));

-- Location: LCCOMB_X28_Y4_N30
\ega_genlock|Add15~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add15~18_combout\ = \ega_genlock|col_number\(9) $ (\ega_genlock|Add15~17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(9),
	cin => \ega_genlock|Add15~17\,
	combout => \ega_genlock|Add15~18_combout\);

-- Location: FF_X28_Y4_N31
\ega_genlock|col_number[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add15~18_combout\,
	sclr => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|col_number\(9));

-- Location: FF_X28_Y7_N23
\ega_genlock|max_col[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|col_number\(9),
	sload => VCC,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(9));

-- Location: LCCOMB_X28_Y7_N2
\ega_genlock|max_col~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_col~0_combout\ = (!\ega_genlock|col_number\(9) & \ega_genlock|col_number\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(9),
	datac => \ega_genlock|col_number\(8),
	combout => \ega_genlock|max_col~0_combout\);

-- Location: FF_X28_Y7_N3
\ega_genlock|max_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|max_col~0_combout\,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(8));

-- Location: LCCOMB_X28_Y4_N6
\ega_genlock|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan9~1_combout\ = (((!\ega_genlock|col_number\(6)) # (!\ega_genlock|col_number\(7))) # (!\ega_genlock|col_number\(4))) # (!\ega_genlock|col_number\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(5),
	datab => \ega_genlock|col_number\(4),
	datac => \ega_genlock|col_number\(7),
	datad => \ega_genlock|col_number\(6),
	combout => \ega_genlock|LessThan9~1_combout\);

-- Location: LCCOMB_X29_Y4_N28
\ega_genlock|LessThan9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan9~0_combout\ = (!\ega_genlock|col_number\(3) & (((!\ega_genlock|col_number\(0)) # (!\ega_genlock|col_number\(2))) # (!\ega_genlock|col_number\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(1),
	datab => \ega_genlock|col_number\(3),
	datac => \ega_genlock|col_number\(2),
	datad => \ega_genlock|col_number\(0),
	combout => \ega_genlock|LessThan9~0_combout\);

-- Location: LCCOMB_X28_Y4_N2
\ega_genlock|LessThan9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan9~2_combout\ = ((!\ega_genlock|col_number\(8) & ((\ega_genlock|LessThan9~1_combout\) # (\ega_genlock|LessThan9~0_combout\)))) # (!\ega_genlock|col_number\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|LessThan9~1_combout\,
	datab => \ega_genlock|col_number\(8),
	datac => \ega_genlock|col_number\(9),
	datad => \ega_genlock|LessThan9~0_combout\,
	combout => \ega_genlock|LessThan9~2_combout\);

-- Location: LCCOMB_X28_Y7_N0
\ega_genlock|max_col~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_col~1_combout\ = (\ega_genlock|col_number\(7)) # (!\ega_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|LessThan9~2_combout\,
	datad => \ega_genlock|col_number\(7),
	combout => \ega_genlock|max_col~1_combout\);

-- Location: FF_X28_Y7_N1
\ega_genlock|max_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|max_col~1_combout\,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(7));

-- Location: LCCOMB_X28_Y7_N26
\ega_genlock|max_col~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_col~2_combout\ = (\ega_genlock|col_number\(6)) # (!\ega_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|LessThan9~2_combout\,
	datac => \ega_genlock|col_number\(6),
	combout => \ega_genlock|max_col~2_combout\);

-- Location: FF_X28_Y7_N27
\ega_genlock|max_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|max_col~2_combout\,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(6));

-- Location: LCCOMB_X28_Y7_N4
\ega_genlock|max_col~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_col~3_combout\ = (\ega_genlock|col_number\(5)) # (!\ega_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|LessThan9~2_combout\,
	datad => \ega_genlock|col_number\(5),
	combout => \ega_genlock|max_col~3_combout\);

-- Location: FF_X28_Y7_N5
\ega_genlock|max_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|max_col~3_combout\,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(5));

-- Location: LCCOMB_X28_Y7_N24
\ega_genlock|max_col~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_col~4_combout\ = (\ega_genlock|col_number\(4)) # (!\ega_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|LessThan9~2_combout\,
	datad => \ega_genlock|col_number\(4),
	combout => \ega_genlock|max_col~4_combout\);

-- Location: FF_X28_Y7_N25
\ega_genlock|max_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|max_col~4_combout\,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(4));

-- Location: LCCOMB_X28_Y7_N28
\ega_genlock|max_col~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_col~5_combout\ = (\ega_genlock|LessThan9~2_combout\ & \ega_genlock|col_number\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|LessThan9~2_combout\,
	datad => \ega_genlock|col_number\(3),
	combout => \ega_genlock|max_col~5_combout\);

-- Location: FF_X28_Y7_N29
\ega_genlock|max_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|max_col~5_combout\,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(3));

-- Location: LCCOMB_X28_Y7_N30
\ega_genlock|max_col~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_col~6_combout\ = (\ega_genlock|col_number\(2)) # (!\ega_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|LessThan9~2_combout\,
	datad => \ega_genlock|col_number\(2),
	combout => \ega_genlock|max_col~6_combout\);

-- Location: FF_X28_Y7_N31
\ega_genlock|max_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|max_col~6_combout\,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(2));

-- Location: LCCOMB_X29_Y7_N2
\ega_genlock|max_col~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_col~7_combout\ = (\ega_genlock|col_number\(1)) # (!\ega_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(1),
	datad => \ega_genlock|LessThan9~2_combout\,
	combout => \ega_genlock|max_col~7_combout\);

-- Location: FF_X29_Y7_N3
\ega_genlock|max_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|max_col~7_combout\,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(1));

-- Location: LCCOMB_X28_Y7_N6
\ega_vga_video|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add4~1_cout\ = CARRY(\ega_genlock|max_col\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|max_col\(1),
	datad => VCC,
	cout => \ega_vga_video|Add4~1_cout\);

-- Location: LCCOMB_X28_Y7_N8
\ega_vga_video|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add4~2_combout\ = (\ega_genlock|max_col\(2) & (\ega_vga_video|Add4~1_cout\ & VCC)) # (!\ega_genlock|max_col\(2) & (!\ega_vga_video|Add4~1_cout\))
-- \ega_vga_video|Add4~3\ = CARRY((!\ega_genlock|max_col\(2) & !\ega_vga_video|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|max_col\(2),
	datad => VCC,
	cin => \ega_vga_video|Add4~1_cout\,
	combout => \ega_vga_video|Add4~2_combout\,
	cout => \ega_vga_video|Add4~3\);

-- Location: LCCOMB_X28_Y7_N10
\ega_vga_video|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add4~4_combout\ = (\ega_genlock|max_col\(3) & ((GND) # (!\ega_vga_video|Add4~3\))) # (!\ega_genlock|max_col\(3) & (\ega_vga_video|Add4~3\ $ (GND)))
-- \ega_vga_video|Add4~5\ = CARRY((\ega_genlock|max_col\(3)) # (!\ega_vga_video|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|max_col\(3),
	datad => VCC,
	cin => \ega_vga_video|Add4~3\,
	combout => \ega_vga_video|Add4~4_combout\,
	cout => \ega_vga_video|Add4~5\);

-- Location: LCCOMB_X28_Y7_N12
\ega_vga_video|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add4~6_combout\ = (\ega_genlock|max_col\(4) & (\ega_vga_video|Add4~5\ & VCC)) # (!\ega_genlock|max_col\(4) & (!\ega_vga_video|Add4~5\))
-- \ega_vga_video|Add4~7\ = CARRY((!\ega_genlock|max_col\(4) & !\ega_vga_video|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|max_col\(4),
	datad => VCC,
	cin => \ega_vga_video|Add4~5\,
	combout => \ega_vga_video|Add4~6_combout\,
	cout => \ega_vga_video|Add4~7\);

-- Location: LCCOMB_X28_Y7_N14
\ega_vga_video|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add4~8_combout\ = (\ega_genlock|max_col\(5) & ((GND) # (!\ega_vga_video|Add4~7\))) # (!\ega_genlock|max_col\(5) & (\ega_vga_video|Add4~7\ $ (GND)))
-- \ega_vga_video|Add4~9\ = CARRY((\ega_genlock|max_col\(5)) # (!\ega_vga_video|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|max_col\(5),
	datad => VCC,
	cin => \ega_vga_video|Add4~7\,
	combout => \ega_vga_video|Add4~8_combout\,
	cout => \ega_vga_video|Add4~9\);

-- Location: LCCOMB_X28_Y7_N16
\ega_vga_video|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add4~10_combout\ = (\ega_genlock|max_col\(6) & (\ega_vga_video|Add4~9\ & VCC)) # (!\ega_genlock|max_col\(6) & (!\ega_vga_video|Add4~9\))
-- \ega_vga_video|Add4~11\ = CARRY((!\ega_genlock|max_col\(6) & !\ega_vga_video|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|max_col\(6),
	datad => VCC,
	cin => \ega_vga_video|Add4~9\,
	combout => \ega_vga_video|Add4~10_combout\,
	cout => \ega_vga_video|Add4~11\);

-- Location: LCCOMB_X28_Y7_N18
\ega_vga_video|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add4~12_combout\ = (\ega_genlock|max_col\(7) & ((GND) # (!\ega_vga_video|Add4~11\))) # (!\ega_genlock|max_col\(7) & (\ega_vga_video|Add4~11\ $ (GND)))
-- \ega_vga_video|Add4~13\ = CARRY((\ega_genlock|max_col\(7)) # (!\ega_vga_video|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|max_col\(7),
	datad => VCC,
	cin => \ega_vga_video|Add4~11\,
	combout => \ega_vga_video|Add4~12_combout\,
	cout => \ega_vga_video|Add4~13\);

-- Location: LCCOMB_X28_Y7_N20
\ega_vga_video|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add4~14_combout\ = (\ega_genlock|max_col\(8) & (\ega_vga_video|Add4~13\ & VCC)) # (!\ega_genlock|max_col\(8) & (!\ega_vga_video|Add4~13\))
-- \ega_vga_video|Add4~15\ = CARRY((!\ega_genlock|max_col\(8) & !\ega_vga_video|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|max_col\(8),
	datad => VCC,
	cin => \ega_vga_video|Add4~13\,
	combout => \ega_vga_video|Add4~14_combout\,
	cout => \ega_vga_video|Add4~15\);

-- Location: LCCOMB_X28_Y7_N22
\ega_vga_video|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|Add4~16_combout\ = \ega_genlock|max_col\(9) $ (\ega_vga_video|Add4~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|max_col\(9),
	cin => \ega_vga_video|Add4~15\,
	combout => \ega_vga_video|Add4~16_combout\);

-- Location: LCCOMB_X29_Y7_N28
\ega_genlock|max_col~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|max_col~8_combout\ = (\ega_genlock|col_number\(0)) # (!\ega_genlock|LessThan9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|col_number\(0),
	datad => \ega_genlock|LessThan9~2_combout\,
	combout => \ega_genlock|max_col~8_combout\);

-- Location: FF_X29_Y7_N29
\ega_genlock|max_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|max_col~8_combout\,
	ena => \ega_sync_level|hblank~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|max_col\(0));

-- Location: LCCOMB_X29_Y7_N4
\ega_vga_video|LessThan9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~1_cout\ = CARRY((!\ega_vga_video|col_number\(0) & \ega_genlock|max_col\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(0),
	datab => \ega_genlock|max_col\(0),
	datad => VCC,
	cout => \ega_vga_video|LessThan9~1_cout\);

-- Location: LCCOMB_X29_Y7_N6
\ega_vga_video|LessThan9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~3_cout\ = CARRY((\ega_vga_video|col_number\(1) & ((\ega_genlock|max_col\(1)) # (!\ega_vga_video|LessThan9~1_cout\))) # (!\ega_vga_video|col_number\(1) & (\ega_genlock|max_col\(1) & !\ega_vga_video|LessThan9~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(1),
	datab => \ega_genlock|max_col\(1),
	datad => VCC,
	cin => \ega_vga_video|LessThan9~1_cout\,
	cout => \ega_vga_video|LessThan9~3_cout\);

-- Location: LCCOMB_X29_Y7_N8
\ega_vga_video|LessThan9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~5_cout\ = CARRY((\ega_vga_video|Add4~2_combout\ & ((!\ega_vga_video|LessThan9~3_cout\) # (!\ega_vga_video|col_number\(2)))) # (!\ega_vga_video|Add4~2_combout\ & (!\ega_vga_video|col_number\(2) & 
-- !\ega_vga_video|LessThan9~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Add4~2_combout\,
	datab => \ega_vga_video|col_number\(2),
	datad => VCC,
	cin => \ega_vga_video|LessThan9~3_cout\,
	cout => \ega_vga_video|LessThan9~5_cout\);

-- Location: LCCOMB_X29_Y7_N10
\ega_vga_video|LessThan9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~7_cout\ = CARRY((\ega_vga_video|Add4~4_combout\ & (\ega_vga_video|col_number\(3) & !\ega_vga_video|LessThan9~5_cout\)) # (!\ega_vga_video|Add4~4_combout\ & ((\ega_vga_video|col_number\(3)) # (!\ega_vga_video|LessThan9~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Add4~4_combout\,
	datab => \ega_vga_video|col_number\(3),
	datad => VCC,
	cin => \ega_vga_video|LessThan9~5_cout\,
	cout => \ega_vga_video|LessThan9~7_cout\);

-- Location: LCCOMB_X29_Y7_N12
\ega_vga_video|LessThan9~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~9_cout\ = CARRY((\ega_vga_video|Add4~6_combout\ & ((!\ega_vga_video|LessThan9~7_cout\) # (!\ega_vga_video|col_number\(4)))) # (!\ega_vga_video|Add4~6_combout\ & (!\ega_vga_video|col_number\(4) & 
-- !\ega_vga_video|LessThan9~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Add4~6_combout\,
	datab => \ega_vga_video|col_number\(4),
	datad => VCC,
	cin => \ega_vga_video|LessThan9~7_cout\,
	cout => \ega_vga_video|LessThan9~9_cout\);

-- Location: LCCOMB_X29_Y7_N14
\ega_vga_video|LessThan9~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~11_cout\ = CARRY((\ega_vga_video|Add4~8_combout\ & (\ega_vga_video|col_number\(5) & !\ega_vga_video|LessThan9~9_cout\)) # (!\ega_vga_video|Add4~8_combout\ & ((\ega_vga_video|col_number\(5)) # (!\ega_vga_video|LessThan9~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Add4~8_combout\,
	datab => \ega_vga_video|col_number\(5),
	datad => VCC,
	cin => \ega_vga_video|LessThan9~9_cout\,
	cout => \ega_vga_video|LessThan9~11_cout\);

-- Location: LCCOMB_X29_Y7_N16
\ega_vga_video|LessThan9~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~13_cout\ = CARRY((\ega_vga_video|col_number\(6) & (\ega_vga_video|Add4~10_combout\ & !\ega_vga_video|LessThan9~11_cout\)) # (!\ega_vga_video|col_number\(6) & ((\ega_vga_video|Add4~10_combout\) # 
-- (!\ega_vga_video|LessThan9~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(6),
	datab => \ega_vga_video|Add4~10_combout\,
	datad => VCC,
	cin => \ega_vga_video|LessThan9~11_cout\,
	cout => \ega_vga_video|LessThan9~13_cout\);

-- Location: LCCOMB_X29_Y7_N18
\ega_vga_video|LessThan9~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~15_cout\ = CARRY((\ega_vga_video|col_number\(7) & ((!\ega_vga_video|LessThan9~13_cout\) # (!\ega_vga_video|Add4~12_combout\))) # (!\ega_vga_video|col_number\(7) & (!\ega_vga_video|Add4~12_combout\ & 
-- !\ega_vga_video|LessThan9~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(7),
	datab => \ega_vga_video|Add4~12_combout\,
	datad => VCC,
	cin => \ega_vga_video|LessThan9~13_cout\,
	cout => \ega_vga_video|LessThan9~15_cout\);

-- Location: LCCOMB_X29_Y7_N20
\ega_vga_video|LessThan9~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~17_cout\ = CARRY((\ega_vga_video|Add4~14_combout\ & ((!\ega_vga_video|LessThan9~15_cout\) # (!\ega_vga_video|col_number\(8)))) # (!\ega_vga_video|Add4~14_combout\ & (!\ega_vga_video|col_number\(8) & 
-- !\ega_vga_video|LessThan9~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|Add4~14_combout\,
	datab => \ega_vga_video|col_number\(8),
	datad => VCC,
	cin => \ega_vga_video|LessThan9~15_cout\,
	cout => \ega_vga_video|LessThan9~17_cout\);

-- Location: LCCOMB_X29_Y7_N22
\ega_vga_video|LessThan9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|LessThan9~18_combout\ = (\ega_vga_video|col_number\(9) & (\ega_vga_video|LessThan9~17_cout\ & \ega_vga_video|Add4~16_combout\)) # (!\ega_vga_video|col_number\(9) & ((\ega_vga_video|LessThan9~17_cout\) # (\ega_vga_video|Add4~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_vga_video|col_number\(9),
	datad => \ega_vga_video|Add4~16_combout\,
	cin => \ega_vga_video|LessThan9~17_cout\,
	combout => \ega_vga_video|LessThan9~18_combout\);

-- Location: LCCOMB_X19_Y7_N4
\ega_vga_video|process_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_11~0_combout\ = (\ega_vga_video|LessThan4~2_combout\ & ((\ega_sync_level|no_video~q\) # (\ega_vga_video|LessThan9~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|LessThan4~2_combout\,
	datac => \ega_sync_level|no_video~q\,
	datad => \ega_vga_video|LessThan9~18_combout\,
	combout => \ega_vga_video|process_11~0_combout\);

-- Location: FF_X19_Y7_N5
\ega_vga_video|videoh\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|process_11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|videoh~q\);

-- Location: LCCOMB_X19_Y7_N0
\ega_vga_video|blank~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|blank~0_combout\ = (\ega_vga_video|videov~q\ & \ega_vga_video|videoh~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_vga_video|videov~q\,
	datad => \ega_vga_video|videoh~q\,
	combout => \ega_vga_video|blank~0_combout\);

-- Location: FF_X19_Y7_N1
\ega_vga_video|blank\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|blank~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|blank~q\);

-- Location: LCCOMB_X19_Y16_N8
\ega_vga_video|RESULT~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~0_combout\ = (\ega_vga_video|blank~q\ & (!\ega_sync_level|no_video~q\ & ((\SW0~input_o\) # (!\ega_vga_video|vcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW0~input_o\,
	datab => \ega_vga_video|vcount\(0),
	datac => \ega_vga_video|blank~q\,
	datad => \ega_sync_level|no_video~q\,
	combout => \ega_vga_video|RESULT~0_combout\);

-- Location: LCCOMB_X28_Y13_N26
\ega_ram_out|q~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|q~0_combout\ = (\ega_vga_video|col_number\(0) & (\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a10\)) # (!\ega_vga_video|col_number\(0) & ((\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(0),
	datac => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a10\,
	datad => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a4\,
	combout => \ega_ram_out|q~0_combout\);

-- Location: FF_X28_Y13_N27
\ega_ram_out|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_ram_out|q~0_combout\,
	ena => \ega_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_ram_out|q\(4));

-- Location: LCCOMB_X19_Y16_N24
\ega_vga_video|RESULT~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~1_combout\ = (\ega_vga_video|RESULT~0_combout\ & ((\ega_ram_out|q\(5)) # (\ega_ram_out|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_ram_out|q\(5),
	datac => \ega_vga_video|RESULT~0_combout\,
	datad => \ega_ram_out|q\(4),
	combout => \ega_vga_video|RESULT~1_combout\);

-- Location: FF_X19_Y16_N25
\ega_vga_video|r_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|r_out[0]~reg0_q\);

-- Location: LCCOMB_X11_Y19_N20
\mda_vga_video|r_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|r_out[0]~enfeeder_combout\);

-- Location: FF_X11_Y19_N21
\mda_vga_video|r_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|r_out[0]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|r_out[0]~en_q\);

-- Location: LCCOMB_X11_Y19_N10
\mda_vga_video|r_out[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[0]~5_combout\ = (\ega_vga_video|r_out[0]~en_q\ & (\ega_vga_video|r_out[0]~reg0_q\ & ((\mda_vga_video|r_out[0]~reg0_q\) # (!\mda_vga_video|r_out[0]~en_q\)))) # (!\ega_vga_video|r_out[0]~en_q\ & ((\mda_vga_video|r_out[0]~reg0_q\) # 
-- ((!\mda_vga_video|r_out[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|r_out[0]~en_q\,
	datab => \mda_vga_video|r_out[0]~reg0_q\,
	datac => \ega_vga_video|r_out[0]~reg0_q\,
	datad => \mda_vga_video|r_out[0]~en_q\,
	combout => \mda_vga_video|r_out[0]~5_combout\);

-- Location: LCCOMB_X11_Y19_N18
\mda_vga_video|r_out[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[0]~6_combout\ = (\mda_vga_video|r_out[0]~4_combout\ & \mda_vga_video|r_out[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|r_out[0]~4_combout\,
	datad => \mda_vga_video|r_out[0]~5_combout\,
	combout => \mda_vga_video|r_out[0]~6_combout\);

-- Location: LCCOMB_X11_Y19_N12
\mda_vga_video|r_out[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[0]~7_combout\ = (\cga_vga_video|r_out[0]~en_q\) # ((\mda_vga_video|r_out[0]~en_q\) # ((\hgc_vga_video|r_out[0]~en_q\) # (\ega_vga_video|r_out[0]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|r_out[0]~en_q\,
	datab => \mda_vga_video|r_out[0]~en_q\,
	datac => \hgc_vga_video|r_out[0]~en_q\,
	datad => \ega_vga_video|r_out[0]~en_q\,
	combout => \mda_vga_video|r_out[0]~7_combout\);

-- Location: LCCOMB_X16_Y16_N16
\hgc_vga_video|RESULT~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~16_combout\ = (!\SW0~input_o\ & \hgc_vga_video|RESULT~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW0~input_o\,
	datac => \hgc_vga_video|RESULT~15_combout\,
	combout => \hgc_vga_video|RESULT~16_combout\);

-- Location: FF_X16_Y16_N17
\hgc_vga_video|r_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|r_out[1]~reg0_q\);

-- Location: LCCOMB_X16_Y19_N8
\hgc_vga_video|r_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|r_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|r_out[1]~enfeeder_combout\);

-- Location: FF_X16_Y19_N9
\hgc_vga_video|r_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|r_out[1]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|r_out[1]~en_q\);

-- Location: LCCOMB_X12_Y16_N30
\cga_vga_video|red_pixel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|red_pixel~0_combout\ = (\SW0~input_o\) # (!\cga_vga_video|vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_vga_video|vcount\(0),
	datad => \SW0~input_o\,
	combout => \cga_vga_video|red_pixel~0_combout\);

-- Location: LCCOMB_X12_Y16_N10
\cga_vga_video|RESULT~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~13_combout\ = (!\cga_sync_level|no_video~q\ & \cga_vga_video|blank~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sync_level|no_video~q\,
	datad => \cga_vga_video|blank~q\,
	combout => \cga_vga_video|RESULT~13_combout\);

-- Location: LCCOMB_X12_Y16_N16
\cga_vga_video|RESULT~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~14_combout\ = (\cga_vga_video|RESULT~13_combout\ & ((\cga_ram_out|q\(4)) # ((\cga_ram_out|q\(5) & \cga_vga_video|red_pixel~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_ram_out|q\(4),
	datab => \cga_ram_out|q\(5),
	datac => \cga_vga_video|red_pixel~0_combout\,
	datad => \cga_vga_video|RESULT~13_combout\,
	combout => \cga_vga_video|RESULT~14_combout\);

-- Location: FF_X12_Y16_N17
\cga_vga_video|r_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|r_out[1]~reg0_q\);

-- Location: LCCOMB_X17_Y19_N18
\cga_vga_video|r_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|r_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|r_out[1]~enfeeder_combout\);

-- Location: FF_X17_Y19_N19
\cga_vga_video|r_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|r_out[1]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|r_out[1]~en_q\);

-- Location: LCCOMB_X16_Y19_N10
\mda_vga_video|r_out[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[1]~8_combout\ = (\hgc_vga_video|r_out[1]~reg0_q\ & (((\cga_vga_video|r_out[1]~reg0_q\) # (!\cga_vga_video|r_out[1]~en_q\)))) # (!\hgc_vga_video|r_out[1]~reg0_q\ & (!\hgc_vga_video|r_out[1]~en_q\ & ((\cga_vga_video|r_out[1]~reg0_q\) # 
-- (!\cga_vga_video|r_out[1]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|r_out[1]~reg0_q\,
	datab => \hgc_vga_video|r_out[1]~en_q\,
	datac => \cga_vga_video|r_out[1]~reg0_q\,
	datad => \cga_vga_video|r_out[1]~en_q\,
	combout => \mda_vga_video|r_out[1]~8_combout\);

-- Location: LCCOMB_X19_Y19_N24
\mda_vga_video|RESULT~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~16_combout\ = (!\SW0~input_o\ & \mda_vga_video|RESULT~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW0~input_o\,
	datad => \mda_vga_video|RESULT~15_combout\,
	combout => \mda_vga_video|RESULT~16_combout\);

-- Location: FF_X19_Y19_N25
\mda_vga_video|r_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|r_out[1]~reg0_q\);

-- Location: LCCOMB_X16_Y18_N0
\ega_vga_video|r_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|r_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|r_out[1]~enfeeder_combout\);

-- Location: FF_X16_Y18_N1
\ega_vga_video|r_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|r_out[1]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|r_out[1]~en_q\);

-- Location: LCCOMB_X19_Y16_N0
\ega_vga_video|RESULT~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~2_combout\ = (!\ega_sync_level|no_video~q\ & (\ega_vga_video|blank~q\ & ((\ega_ram_out|q\(5)) # (\ega_ram_out|q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|no_video~q\,
	datab => \ega_ram_out|q\(5),
	datac => \ega_vga_video|blank~q\,
	datad => \ega_ram_out|q\(4),
	combout => \ega_vga_video|RESULT~2_combout\);

-- Location: FF_X19_Y16_N1
\ega_vga_video|r_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|r_out[1]~reg0_q\);

-- Location: LCCOMB_X16_Y19_N18
\mda_vga_video|r_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|r_out[1]~enfeeder_combout\);

-- Location: FF_X16_Y19_N19
\mda_vga_video|r_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|r_out[1]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|r_out[1]~en_q\);

-- Location: LCCOMB_X16_Y19_N12
\mda_vga_video|r_out[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[1]~9_combout\ = (\mda_vga_video|r_out[1]~reg0_q\ & (((\ega_vga_video|r_out[1]~reg0_q\)) # (!\ega_vga_video|r_out[1]~en_q\))) # (!\mda_vga_video|r_out[1]~reg0_q\ & (!\mda_vga_video|r_out[1]~en_q\ & ((\ega_vga_video|r_out[1]~reg0_q\) # 
-- (!\ega_vga_video|r_out[1]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|r_out[1]~reg0_q\,
	datab => \ega_vga_video|r_out[1]~en_q\,
	datac => \ega_vga_video|r_out[1]~reg0_q\,
	datad => \mda_vga_video|r_out[1]~en_q\,
	combout => \mda_vga_video|r_out[1]~9_combout\);

-- Location: LCCOMB_X16_Y19_N0
\mda_vga_video|r_out[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[1]~10_combout\ = (\mda_vga_video|r_out[1]~8_combout\ & \mda_vga_video|r_out[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|r_out[1]~8_combout\,
	datad => \mda_vga_video|r_out[1]~9_combout\,
	combout => \mda_vga_video|r_out[1]~10_combout\);

-- Location: LCCOMB_X16_Y19_N4
\mda_vga_video|r_out[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[1]~11_combout\ = (\ega_vga_video|r_out[1]~en_q\) # ((\mda_vga_video|r_out[1]~en_q\) # ((\hgc_vga_video|r_out[1]~en_q\) # (\cga_vga_video|r_out[1]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|r_out[1]~en_q\,
	datab => \mda_vga_video|r_out[1]~en_q\,
	datac => \hgc_vga_video|r_out[1]~en_q\,
	datad => \cga_vga_video|r_out[1]~en_q\,
	combout => \mda_vga_video|r_out[1]~11_combout\);

-- Location: LCCOMB_X12_Y19_N12
\mda_vga_video|r_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|r_out[2]~enfeeder_combout\);

-- Location: FF_X12_Y19_N13
\mda_vga_video|r_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|r_out[2]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|r_out[2]~en_q\);

-- Location: LCCOMB_X19_Y19_N16
\mda_vga_video|RESULT~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~24_combout\ = (!\mda_vga_video|red_pixel~0_combout\ & (\mda_vga_video|blank~q\ & (!\mda_sync_level|no_video~q\ & \mda_ram_out|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|red_pixel~0_combout\,
	datab => \mda_vga_video|blank~q\,
	datac => \mda_sync_level|no_video~q\,
	datad => \mda_ram_out|q\(4),
	combout => \mda_vga_video|RESULT~24_combout\);

-- Location: FF_X19_Y19_N17
\mda_vga_video|r_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|r_out[2]~reg0_q\);

-- Location: LCCOMB_X19_Y16_N30
\ega_vga_video|RESULT~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~3_combout\ = (\ega_vga_video|blank~q\ & (\ega_ram_out|q\(4) & !\ega_sync_level|no_video~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|blank~q\,
	datab => \ega_ram_out|q\(4),
	datad => \ega_sync_level|no_video~q\,
	combout => \ega_vga_video|RESULT~3_combout\);

-- Location: FF_X19_Y16_N31
\ega_vga_video|r_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|r_out[2]~reg0_q\);

-- Location: LCCOMB_X12_Y18_N0
\ega_vga_video|r_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|r_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|r_out[2]~enfeeder_combout\);

-- Location: FF_X12_Y18_N1
\ega_vga_video|r_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|r_out[2]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|r_out[2]~en_q\);

-- Location: LCCOMB_X12_Y19_N4
\mda_vga_video|r_out[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[2]~13_combout\ = (\mda_vga_video|r_out[2]~en_q\ & (\mda_vga_video|r_out[2]~reg0_q\ & ((\ega_vga_video|r_out[2]~reg0_q\) # (!\ega_vga_video|r_out[2]~en_q\)))) # (!\mda_vga_video|r_out[2]~en_q\ & (((\ega_vga_video|r_out[2]~reg0_q\) # 
-- (!\ega_vga_video|r_out[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|r_out[2]~en_q\,
	datab => \mda_vga_video|r_out[2]~reg0_q\,
	datac => \ega_vga_video|r_out[2]~reg0_q\,
	datad => \ega_vga_video|r_out[2]~en_q\,
	combout => \mda_vga_video|r_out[2]~13_combout\);

-- Location: LCCOMB_X12_Y21_N4
\cga_vga_video|r_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|r_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|r_out[2]~enfeeder_combout\);

-- Location: FF_X12_Y21_N5
\cga_vga_video|r_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|r_out[2]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|r_out[2]~en_q\);

-- Location: LCCOMB_X12_Y19_N18
\hgc_vga_video|r_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|r_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|r_out[2]~enfeeder_combout\);

-- Location: FF_X12_Y19_N19
\hgc_vga_video|r_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|r_out[2]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|r_out[2]~en_q\);

-- Location: LCCOMB_X12_Y16_N2
\cga_vga_video|RESULT~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~15_combout\ = (\cga_vga_video|RESULT~13_combout\ & ((\cga_vga_video|red_pixel~0_combout\ & (\cga_ram_out|q\(4))) # (!\cga_vga_video|red_pixel~0_combout\ & ((\cga_ram_out|q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_ram_out|q\(4),
	datab => \cga_ram_out|q\(5),
	datac => \cga_vga_video|red_pixel~0_combout\,
	datad => \cga_vga_video|RESULT~13_combout\,
	combout => \cga_vga_video|RESULT~15_combout\);

-- Location: FF_X12_Y16_N3
\cga_vga_video|r_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|r_out[2]~reg0_q\);

-- Location: LCCOMB_X16_Y16_N12
\hgc_vga_video|RESULT~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~24_combout\ = (!\hgc_sync_level|no_video~q\ & (!\mda_vga_video|red_pixel~0_combout\ & (\hgc_ram_out|q\(4) & \hgc_vga_video|blank~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|no_video~q\,
	datab => \mda_vga_video|red_pixel~0_combout\,
	datac => \hgc_ram_out|q\(4),
	datad => \hgc_vga_video|blank~q\,
	combout => \hgc_vga_video|RESULT~24_combout\);

-- Location: FF_X16_Y16_N13
\hgc_vga_video|r_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|r_out[2]~reg0_q\);

-- Location: LCCOMB_X12_Y19_N10
\mda_vga_video|r_out[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[2]~12_combout\ = (\cga_vga_video|r_out[2]~en_q\ & (\cga_vga_video|r_out[2]~reg0_q\ & ((\hgc_vga_video|r_out[2]~reg0_q\) # (!\hgc_vga_video|r_out[2]~en_q\)))) # (!\cga_vga_video|r_out[2]~en_q\ & (((\hgc_vga_video|r_out[2]~reg0_q\)) # 
-- (!\hgc_vga_video|r_out[2]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|r_out[2]~en_q\,
	datab => \hgc_vga_video|r_out[2]~en_q\,
	datac => \cga_vga_video|r_out[2]~reg0_q\,
	datad => \hgc_vga_video|r_out[2]~reg0_q\,
	combout => \mda_vga_video|r_out[2]~12_combout\);

-- Location: LCCOMB_X12_Y19_N24
\mda_vga_video|r_out[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[2]~14_combout\ = (\mda_vga_video|r_out[2]~13_combout\ & \mda_vga_video|r_out[2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|r_out[2]~13_combout\,
	datad => \mda_vga_video|r_out[2]~12_combout\,
	combout => \mda_vga_video|r_out[2]~14_combout\);

-- Location: LCCOMB_X12_Y19_N20
\mda_vga_video|r_out[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[2]~15_combout\ = (\mda_vga_video|r_out[2]~en_q\) # ((\ega_vga_video|r_out[2]~en_q\) # ((\cga_vga_video|r_out[2]~en_q\) # (\hgc_vga_video|r_out[2]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|r_out[2]~en_q\,
	datab => \ega_vga_video|r_out[2]~en_q\,
	datac => \cga_vga_video|r_out[2]~en_q\,
	datad => \hgc_vga_video|r_out[2]~en_q\,
	combout => \mda_vga_video|r_out[2]~15_combout\);

-- Location: LCCOMB_X14_Y14_N22
\cga_ram_out|q~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|q~2_combout\ = (\cga_vga_video|col_number\(0) & ((\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a8\))) # (!\cga_vga_video|col_number\(0) & (\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a2\,
	datac => \cga_vga_video|col_number\(0),
	datad => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a8\,
	combout => \cga_ram_out|q~2_combout\);

-- Location: FF_X14_Y14_N23
\cga_ram_out|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_ram_out|q~2_combout\,
	ena => \cga_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_ram_out|q\(2));

-- Location: LCCOMB_X14_Y14_N24
\cga_ram_out|q~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|q~3_combout\ = (\cga_vga_video|col_number\(0) & (\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a9\)) # (!\cga_vga_video|col_number\(0) & ((\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(0),
	datac => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a9\,
	datad => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a3\,
	combout => \cga_ram_out|q~3_combout\);

-- Location: FF_X14_Y14_N25
\cga_ram_out|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_ram_out|q~3_combout\,
	ena => \cga_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_ram_out|q\(3));

-- Location: LCCOMB_X12_Y16_N12
\cga_vga_video|RESULT~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~16_combout\ = (!\cga_sync_level|no_video~q\ & (\cga_vga_video|blank~q\ & ((\cga_ram_out|q\(2)) # (\cga_ram_out|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_ram_out|q\(2),
	datab => \cga_ram_out|q\(3),
	datac => \cga_sync_level|no_video~q\,
	datad => \cga_vga_video|blank~q\,
	combout => \cga_vga_video|RESULT~16_combout\);

-- Location: FF_X12_Y16_N13
\cga_vga_video|g_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|g_out[0]~reg0_q\);

-- Location: LCCOMB_X13_Y19_N0
\cga_vga_video|g_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|g_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|g_out[0]~enfeeder_combout\);

-- Location: FF_X13_Y19_N1
\cga_vga_video|g_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|g_out[0]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|g_out[0]~en_q\);

-- Location: LCCOMB_X13_Y20_N8
\hgc_vga_video|g_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|g_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|g_out[0]~enfeeder_combout\);

-- Location: FF_X13_Y20_N9
\hgc_vga_video|g_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|g_out[0]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|g_out[0]~en_q\);

-- Location: LCCOMB_X16_Y16_N10
\hgc_ram_out|q~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|q~2_combout\ = (\hgc_vga_video|col_number\(0) & ((\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a9\))) # (!\hgc_vga_video|col_number\(0) & (\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a3\,
	datac => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a9\,
	datad => \hgc_vga_video|col_number\(0),
	combout => \hgc_ram_out|q~2_combout\);

-- Location: FF_X16_Y16_N11
\hgc_ram_out|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_ram_out|q~2_combout\,
	ena => \hgc_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_ram_out|q\(3));

-- Location: LCCOMB_X16_Y20_N30
\hgc_vga_video|RESULT~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~17_combout\ = (!\hgc_sync_level|no_video~q\ & (\hgc_ram_out|q\(3) & ((\SW1~input_o\) # (!\SW0~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW1~input_o\,
	datab => \SW0~input_o\,
	datac => \hgc_sync_level|no_video~q\,
	datad => \hgc_ram_out|q\(3),
	combout => \hgc_vga_video|RESULT~17_combout\);

-- Location: LCCOMB_X16_Y16_N0
\hgc_ram_out|q~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|q~3_combout\ = (\hgc_vga_video|col_number\(0) & (\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a8\)) # (!\hgc_vga_video|col_number\(0) & ((\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a8\,
	datac => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a2\,
	datad => \hgc_vga_video|col_number\(0),
	combout => \hgc_ram_out|q~3_combout\);

-- Location: FF_X16_Y16_N1
\hgc_ram_out|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_ram_out|q~3_combout\,
	ena => \hgc_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_ram_out|q\(2));

-- Location: LCCOMB_X16_Y20_N0
\hgc_vga_video|green_pixel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|green_pixel~0_combout\ = (\SW1~input_o\ & (\hgc_ram_out|q\(2))) # (!\SW1~input_o\ & ((\SW0~input_o\ & ((\hgc_ram_out|q\(3)))) # (!\SW0~input_o\ & (\hgc_ram_out|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW1~input_o\,
	datab => \hgc_ram_out|q\(2),
	datac => \SW0~input_o\,
	datad => \hgc_ram_out|q\(3),
	combout => \hgc_vga_video|green_pixel~0_combout\);

-- Location: LCCOMB_X16_Y20_N24
\hgc_vga_video|RESULT~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~18_combout\ = (\hgc_vga_video|blank~q\ & ((\hgc_vga_video|RESULT~17_combout\) # ((!\hgc_sync_level|no_video~q\ & \hgc_vga_video|green_pixel~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|no_video~q\,
	datab => \hgc_vga_video|blank~q\,
	datac => \hgc_vga_video|RESULT~17_combout\,
	datad => \hgc_vga_video|green_pixel~0_combout\,
	combout => \hgc_vga_video|RESULT~18_combout\);

-- Location: FF_X16_Y20_N25
\hgc_vga_video|g_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|g_out[0]~reg0_q\);

-- Location: LCCOMB_X13_Y20_N4
\mda_vga_video|g_out[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[0]~4_combout\ = (\cga_vga_video|g_out[0]~reg0_q\ & (((\hgc_vga_video|g_out[0]~reg0_q\) # (!\hgc_vga_video|g_out[0]~en_q\)))) # (!\cga_vga_video|g_out[0]~reg0_q\ & (!\cga_vga_video|g_out[0]~en_q\ & ((\hgc_vga_video|g_out[0]~reg0_q\) # 
-- (!\hgc_vga_video|g_out[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|g_out[0]~reg0_q\,
	datab => \cga_vga_video|g_out[0]~en_q\,
	datac => \hgc_vga_video|g_out[0]~en_q\,
	datad => \hgc_vga_video|g_out[0]~reg0_q\,
	combout => \mda_vga_video|g_out[0]~4_combout\);

-- Location: LCCOMB_X26_Y15_N26
\mda_ram_out|q~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|q~2_combout\ = (\mda_vga_video|col_number\(0) & ((\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a9\))) # (!\mda_vga_video|col_number\(0) & (\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|col_number\(0),
	datab => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a3\,
	datac => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a9\,
	combout => \mda_ram_out|q~2_combout\);

-- Location: FF_X26_Y15_N27
\mda_ram_out|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_ram_out|q~2_combout\,
	ena => \mda_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_ram_out|q\(3));

-- Location: LCCOMB_X21_Y19_N2
\mda_vga_video|RESULT~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~17_combout\ = (!\mda_sync_level|no_video~q\ & (\mda_ram_out|q\(3) & ((\SW1~input_o\) # (!\SW0~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|no_video~q\,
	datab => \SW0~input_o\,
	datac => \SW1~input_o\,
	datad => \mda_ram_out|q\(3),
	combout => \mda_vga_video|RESULT~17_combout\);

-- Location: LCCOMB_X26_Y15_N2
\mda_ram_out|q~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|q~3_combout\ = (\mda_vga_video|col_number\(0) & ((\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a8\))) # (!\mda_vga_video|col_number\(0) & (\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a2\,
	datac => \mda_vga_video|col_number\(0),
	datad => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a8\,
	combout => \mda_ram_out|q~3_combout\);

-- Location: FF_X26_Y15_N3
\mda_ram_out|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_ram_out|q~3_combout\,
	ena => \mda_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_ram_out|q\(2));

-- Location: LCCOMB_X21_Y19_N16
\mda_vga_video|green_pixel~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|green_pixel~0_combout\ = (\SW0~input_o\ & ((\SW1~input_o\ & (\mda_ram_out|q\(2))) # (!\SW1~input_o\ & ((\mda_ram_out|q\(3)))))) # (!\SW0~input_o\ & (\mda_ram_out|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW0~input_o\,
	datab => \mda_ram_out|q\(2),
	datac => \SW1~input_o\,
	datad => \mda_ram_out|q\(3),
	combout => \mda_vga_video|green_pixel~0_combout\);

-- Location: LCCOMB_X21_Y19_N0
\mda_vga_video|RESULT~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~18_combout\ = (\mda_vga_video|blank~q\ & ((\mda_vga_video|RESULT~17_combout\) # ((!\mda_sync_level|no_video~q\ & \mda_vga_video|green_pixel~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|no_video~q\,
	datab => \mda_vga_video|RESULT~17_combout\,
	datac => \mda_vga_video|blank~q\,
	datad => \mda_vga_video|green_pixel~0_combout\,
	combout => \mda_vga_video|RESULT~18_combout\);

-- Location: FF_X21_Y19_N1
\mda_vga_video|g_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|g_out[0]~reg0_q\);

-- Location: LCCOMB_X13_Y18_N24
\ega_vga_video|g_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|g_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|g_out[0]~enfeeder_combout\);

-- Location: FF_X13_Y18_N25
\ega_vga_video|g_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|g_out[0]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|g_out[0]~en_q\);

-- Location: LCCOMB_X28_Y13_N18
\ega_ram_out|q~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|q~2_combout\ = (\ega_vga_video|col_number\(0) & ((\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a8\))) # (!\ega_vga_video|col_number\(0) & (\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(0),
	datac => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a2\,
	datad => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a8\,
	combout => \ega_ram_out|q~2_combout\);

-- Location: FF_X28_Y13_N19
\ega_ram_out|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_ram_out|q~2_combout\,
	ena => \ega_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_ram_out|q\(2));

-- Location: LCCOMB_X28_Y13_N10
\ega_ram_out|q~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|q~3_combout\ = (\ega_vga_video|col_number\(0) & (\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a9\)) # (!\ega_vga_video|col_number\(0) & ((\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(0),
	datac => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a9\,
	datad => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a3\,
	combout => \ega_ram_out|q~3_combout\);

-- Location: FF_X28_Y13_N11
\ega_ram_out|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_ram_out|q~3_combout\,
	ena => \ega_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_ram_out|q\(3));

-- Location: LCCOMB_X19_Y16_N28
\ega_vga_video|RESULT~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~4_combout\ = (\ega_vga_video|RESULT~0_combout\ & ((\ega_ram_out|q\(2)) # (\ega_ram_out|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_ram_out|q\(2),
	datab => \ega_vga_video|RESULT~0_combout\,
	datac => \ega_ram_out|q\(3),
	combout => \ega_vga_video|RESULT~4_combout\);

-- Location: FF_X19_Y16_N29
\ega_vga_video|g_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|g_out[0]~reg0_q\);

-- Location: LCCOMB_X13_Y20_N10
\mda_vga_video|g_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|g_out[0]~enfeeder_combout\);

-- Location: FF_X13_Y20_N11
\mda_vga_video|g_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|g_out[0]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|g_out[0]~en_q\);

-- Location: LCCOMB_X13_Y20_N18
\mda_vga_video|g_out[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[0]~5_combout\ = (\mda_vga_video|g_out[0]~reg0_q\ & (((\ega_vga_video|g_out[0]~reg0_q\)) # (!\ega_vga_video|g_out[0]~en_q\))) # (!\mda_vga_video|g_out[0]~reg0_q\ & (!\mda_vga_video|g_out[0]~en_q\ & ((\ega_vga_video|g_out[0]~reg0_q\) # 
-- (!\ega_vga_video|g_out[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|g_out[0]~reg0_q\,
	datab => \ega_vga_video|g_out[0]~en_q\,
	datac => \ega_vga_video|g_out[0]~reg0_q\,
	datad => \mda_vga_video|g_out[0]~en_q\,
	combout => \mda_vga_video|g_out[0]~5_combout\);

-- Location: LCCOMB_X13_Y20_N20
\mda_vga_video|g_out[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[0]~6_combout\ = (\mda_vga_video|g_out[0]~4_combout\ & \mda_vga_video|g_out[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|g_out[0]~4_combout\,
	datad => \mda_vga_video|g_out[0]~5_combout\,
	combout => \mda_vga_video|g_out[0]~6_combout\);

-- Location: LCCOMB_X13_Y20_N12
\mda_vga_video|g_out[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[0]~7_combout\ = (\mda_vga_video|g_out[0]~en_q\) # ((\cga_vga_video|g_out[0]~en_q\) # ((\hgc_vga_video|g_out[0]~en_q\) # (\ega_vga_video|g_out[0]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|g_out[0]~en_q\,
	datab => \cga_vga_video|g_out[0]~en_q\,
	datac => \hgc_vga_video|g_out[0]~en_q\,
	datad => \ega_vga_video|g_out[0]~en_q\,
	combout => \mda_vga_video|g_out[0]~7_combout\);

-- Location: LCCOMB_X12_Y18_N4
\ega_vga_video|g_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|g_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|g_out[1]~enfeeder_combout\);

-- Location: FF_X12_Y18_N5
\ega_vga_video|g_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|g_out[1]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|g_out[1]~en_q\);

-- Location: LCCOMB_X21_Y19_N6
\mda_vga_video|RESULT~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~19_combout\ = (\SW0~input_o\ & (\mda_ram_out|q\(2) & (!\SW1~input_o\))) # (!\SW0~input_o\ & ((\mda_ram_out|q\(2)) # ((\mda_ram_out|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW0~input_o\,
	datab => \mda_ram_out|q\(2),
	datac => \SW1~input_o\,
	datad => \mda_ram_out|q\(3),
	combout => \mda_vga_video|RESULT~19_combout\);

-- Location: LCCOMB_X21_Y19_N10
\mda_vga_video|RESULT~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~25_combout\ = (!\mda_sync_level|no_video~q\ & (\mda_vga_video|RESULT~19_combout\ & \mda_vga_video|blank~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|no_video~q\,
	datab => \mda_vga_video|RESULT~19_combout\,
	datac => \mda_vga_video|blank~q\,
	combout => \mda_vga_video|RESULT~25_combout\);

-- Location: FF_X21_Y19_N11
\mda_vga_video|g_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|g_out[1]~reg0_q\);

-- Location: LCCOMB_X19_Y16_N16
\ega_vga_video|RESULT~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~5_combout\ = (\ega_vga_video|blank~q\ & (!\ega_sync_level|no_video~q\ & ((\ega_ram_out|q\(2)) # (\ega_ram_out|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_ram_out|q\(2),
	datab => \ega_vga_video|blank~q\,
	datac => \ega_ram_out|q\(3),
	datad => \ega_sync_level|no_video~q\,
	combout => \ega_vga_video|RESULT~5_combout\);

-- Location: FF_X19_Y16_N17
\ega_vga_video|g_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|g_out[1]~reg0_q\);

-- Location: LCCOMB_X12_Y20_N10
\mda_vga_video|g_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|g_out[1]~enfeeder_combout\);

-- Location: FF_X12_Y20_N11
\mda_vga_video|g_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|g_out[1]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|g_out[1]~en_q\);

-- Location: LCCOMB_X12_Y20_N14
\mda_vga_video|g_out[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[1]~9_combout\ = (\ega_vga_video|g_out[1]~en_q\ & (\ega_vga_video|g_out[1]~reg0_q\ & ((\mda_vga_video|g_out[1]~reg0_q\) # (!\mda_vga_video|g_out[1]~en_q\)))) # (!\ega_vga_video|g_out[1]~en_q\ & ((\mda_vga_video|g_out[1]~reg0_q\) # 
-- ((!\mda_vga_video|g_out[1]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|g_out[1]~en_q\,
	datab => \mda_vga_video|g_out[1]~reg0_q\,
	datac => \ega_vga_video|g_out[1]~reg0_q\,
	datad => \mda_vga_video|g_out[1]~en_q\,
	combout => \mda_vga_video|g_out[1]~9_combout\);

-- Location: LCCOMB_X12_Y20_N26
\hgc_vga_video|g_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|g_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|g_out[1]~enfeeder_combout\);

-- Location: FF_X12_Y20_N27
\hgc_vga_video|g_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|g_out[1]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|g_out[1]~en_q\);

-- Location: LCCOMB_X12_Y16_N14
\cga_vga_video|RESULT~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~17_combout\ = (\cga_vga_video|RESULT~13_combout\ & ((\cga_ram_out|q\(2)) # ((\cga_vga_video|red_pixel~0_combout\ & \cga_ram_out|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|red_pixel~0_combout\,
	datab => \cga_ram_out|q\(3),
	datac => \cga_ram_out|q\(2),
	datad => \cga_vga_video|RESULT~13_combout\,
	combout => \cga_vga_video|RESULT~17_combout\);

-- Location: FF_X12_Y16_N15
\cga_vga_video|g_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|g_out[1]~reg0_q\);

-- Location: LCCOMB_X12_Y21_N6
\cga_vga_video|g_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|g_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|g_out[1]~enfeeder_combout\);

-- Location: FF_X12_Y21_N7
\cga_vga_video|g_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|g_out[1]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|g_out[1]~en_q\);

-- Location: LCCOMB_X16_Y20_N16
\hgc_vga_video|RESULT~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~19_combout\ = (\hgc_ram_out|q\(2) & (((!\SW0~input_o\)) # (!\SW1~input_o\))) # (!\hgc_ram_out|q\(2) & (((!\SW0~input_o\ & \hgc_ram_out|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW1~input_o\,
	datab => \hgc_ram_out|q\(2),
	datac => \SW0~input_o\,
	datad => \hgc_ram_out|q\(3),
	combout => \hgc_vga_video|RESULT~19_combout\);

-- Location: LCCOMB_X16_Y20_N22
\hgc_vga_video|RESULT~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~25_combout\ = (\hgc_vga_video|RESULT~19_combout\ & (!\hgc_sync_level|no_video~q\ & \hgc_vga_video|blank~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|RESULT~19_combout\,
	datac => \hgc_sync_level|no_video~q\,
	datad => \hgc_vga_video|blank~q\,
	combout => \hgc_vga_video|RESULT~25_combout\);

-- Location: FF_X16_Y20_N23
\hgc_vga_video|g_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|g_out[1]~reg0_q\);

-- Location: LCCOMB_X12_Y20_N24
\mda_vga_video|g_out[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[1]~8_combout\ = (\hgc_vga_video|g_out[1]~en_q\ & (\hgc_vga_video|g_out[1]~reg0_q\ & ((\cga_vga_video|g_out[1]~reg0_q\) # (!\cga_vga_video|g_out[1]~en_q\)))) # (!\hgc_vga_video|g_out[1]~en_q\ & ((\cga_vga_video|g_out[1]~reg0_q\) # 
-- ((!\cga_vga_video|g_out[1]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|g_out[1]~en_q\,
	datab => \cga_vga_video|g_out[1]~reg0_q\,
	datac => \cga_vga_video|g_out[1]~en_q\,
	datad => \hgc_vga_video|g_out[1]~reg0_q\,
	combout => \mda_vga_video|g_out[1]~8_combout\);

-- Location: LCCOMB_X12_Y20_N8
\mda_vga_video|g_out[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[1]~10_combout\ = (\mda_vga_video|g_out[1]~9_combout\ & \mda_vga_video|g_out[1]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|g_out[1]~9_combout\,
	datad => \mda_vga_video|g_out[1]~8_combout\,
	combout => \mda_vga_video|g_out[1]~10_combout\);

-- Location: LCCOMB_X12_Y20_N0
\mda_vga_video|g_out[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[1]~11_combout\ = (\hgc_vga_video|g_out[1]~en_q\) # ((\ega_vga_video|g_out[1]~en_q\) # ((\cga_vga_video|g_out[1]~en_q\) # (\mda_vga_video|g_out[1]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|g_out[1]~en_q\,
	datab => \ega_vga_video|g_out[1]~en_q\,
	datac => \cga_vga_video|g_out[1]~en_q\,
	datad => \mda_vga_video|g_out[1]~en_q\,
	combout => \mda_vga_video|g_out[1]~11_combout\);

-- Location: LCCOMB_X16_Y20_N8
\hgc_vga_video|RESULT~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~20_combout\ = (\hgc_vga_video|blank~q\ & (!\hgc_sync_level|no_video~q\ & \hgc_vga_video|green_pixel~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|blank~q\,
	datac => \hgc_sync_level|no_video~q\,
	datad => \hgc_vga_video|green_pixel~0_combout\,
	combout => \hgc_vga_video|RESULT~20_combout\);

-- Location: FF_X16_Y20_N9
\hgc_vga_video|g_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|g_out[2]~reg0_q\);

-- Location: LCCOMB_X8_Y19_N0
\cga_vga_video|g_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|g_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|g_out[2]~enfeeder_combout\);

-- Location: FF_X8_Y19_N1
\cga_vga_video|g_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|g_out[2]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|g_out[2]~en_q\);

-- Location: LCCOMB_X12_Y16_N0
\cga_vga_video|RESULT~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~18_combout\ = (\cga_vga_video|RESULT~13_combout\ & ((\cga_vga_video|red_pixel~0_combout\ & ((\cga_ram_out|q\(2)))) # (!\cga_vga_video|red_pixel~0_combout\ & (\cga_ram_out|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|red_pixel~0_combout\,
	datab => \cga_ram_out|q\(3),
	datac => \cga_ram_out|q\(2),
	datad => \cga_vga_video|RESULT~13_combout\,
	combout => \cga_vga_video|RESULT~18_combout\);

-- Location: FF_X12_Y16_N1
\cga_vga_video|g_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|g_out[2]~reg0_q\);

-- Location: LCCOMB_X8_Y20_N18
\hgc_vga_video|g_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|g_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|g_out[2]~enfeeder_combout\);

-- Location: FF_X8_Y20_N19
\hgc_vga_video|g_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|g_out[2]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|g_out[2]~en_q\);

-- Location: LCCOMB_X8_Y20_N8
\mda_vga_video|g_out[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[2]~12_combout\ = (\hgc_vga_video|g_out[2]~reg0_q\ & (((\cga_vga_video|g_out[2]~reg0_q\)) # (!\cga_vga_video|g_out[2]~en_q\))) # (!\hgc_vga_video|g_out[2]~reg0_q\ & (!\hgc_vga_video|g_out[2]~en_q\ & ((\cga_vga_video|g_out[2]~reg0_q\) # 
-- (!\cga_vga_video|g_out[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|g_out[2]~reg0_q\,
	datab => \cga_vga_video|g_out[2]~en_q\,
	datac => \cga_vga_video|g_out[2]~reg0_q\,
	datad => \hgc_vga_video|g_out[2]~en_q\,
	combout => \mda_vga_video|g_out[2]~12_combout\);

-- Location: LCCOMB_X8_Y20_N10
\mda_vga_video|g_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|g_out[2]~enfeeder_combout\);

-- Location: FF_X8_Y20_N11
\mda_vga_video|g_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|g_out[2]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|g_out[2]~en_q\);

-- Location: LCCOMB_X19_Y16_N10
\ega_vga_video|RESULT~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~6_combout\ = (\ega_vga_video|blank~q\ & (\ega_ram_out|q\(2) & !\ega_sync_level|no_video~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|blank~q\,
	datac => \ega_ram_out|q\(2),
	datad => \ega_sync_level|no_video~q\,
	combout => \ega_vga_video|RESULT~6_combout\);

-- Location: FF_X19_Y16_N11
\ega_vga_video|g_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|g_out[2]~reg0_q\);

-- Location: LCCOMB_X21_Y19_N24
\mda_vga_video|RESULT~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~20_combout\ = (!\mda_sync_level|no_video~q\ & (\mda_vga_video|blank~q\ & \mda_vga_video|green_pixel~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|no_video~q\,
	datac => \mda_vga_video|blank~q\,
	datad => \mda_vga_video|green_pixel~0_combout\,
	combout => \mda_vga_video|RESULT~20_combout\);

-- Location: FF_X21_Y19_N25
\mda_vga_video|g_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|g_out[2]~reg0_q\);

-- Location: LCCOMB_X7_Y20_N14
\ega_vga_video|g_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|g_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|g_out[2]~enfeeder_combout\);

-- Location: FF_X7_Y20_N15
\ega_vga_video|g_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|g_out[2]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|g_out[2]~en_q\);

-- Location: LCCOMB_X8_Y20_N6
\mda_vga_video|g_out[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[2]~13_combout\ = (\mda_vga_video|g_out[2]~en_q\ & (\mda_vga_video|g_out[2]~reg0_q\ & ((\ega_vga_video|g_out[2]~reg0_q\) # (!\ega_vga_video|g_out[2]~en_q\)))) # (!\mda_vga_video|g_out[2]~en_q\ & ((\ega_vga_video|g_out[2]~reg0_q\) # 
-- ((!\ega_vga_video|g_out[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|g_out[2]~en_q\,
	datab => \ega_vga_video|g_out[2]~reg0_q\,
	datac => \mda_vga_video|g_out[2]~reg0_q\,
	datad => \ega_vga_video|g_out[2]~en_q\,
	combout => \mda_vga_video|g_out[2]~13_combout\);

-- Location: LCCOMB_X8_Y20_N12
\mda_vga_video|g_out[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[2]~14_combout\ = (\mda_vga_video|g_out[2]~12_combout\ & \mda_vga_video|g_out[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|g_out[2]~12_combout\,
	datad => \mda_vga_video|g_out[2]~13_combout\,
	combout => \mda_vga_video|g_out[2]~14_combout\);

-- Location: LCCOMB_X8_Y20_N4
\mda_vga_video|g_out[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[2]~15_combout\ = (\mda_vga_video|g_out[2]~en_q\) # ((\hgc_vga_video|g_out[2]~en_q\) # ((\ega_vga_video|g_out[2]~en_q\) # (\cga_vga_video|g_out[2]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|g_out[2]~en_q\,
	datab => \hgc_vga_video|g_out[2]~en_q\,
	datac => \ega_vga_video|g_out[2]~en_q\,
	datad => \cga_vga_video|g_out[2]~en_q\,
	combout => \mda_vga_video|g_out[2]~15_combout\);

-- Location: LCCOMB_X11_Y21_N30
\cga_vga_video|b_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|b_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|b_out[0]~enfeeder_combout\);

-- Location: FF_X11_Y21_N31
\cga_vga_video|b_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|b_out[0]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|b_out[0]~en_q\);

-- Location: LCCOMB_X11_Y19_N0
\hgc_vga_video|b_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|b_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|b_out[0]~enfeeder_combout\);

-- Location: FF_X11_Y19_N1
\hgc_vga_video|b_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|b_out[0]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|b_out[0]~en_q\);

-- Location: LCCOMB_X16_Y16_N30
\hgc_ram_out|q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|q~4_combout\ = (\hgc_vga_video|col_number\(0) & ((\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a6\))) # (!\hgc_vga_video|col_number\(0) & (\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a6\,
	datad => \hgc_vga_video|col_number\(0),
	combout => \hgc_ram_out|q~4_combout\);

-- Location: FF_X16_Y16_N31
\hgc_ram_out|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_ram_out|q~4_combout\,
	ena => \hgc_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_ram_out|q\(0));

-- Location: LCCOMB_X16_Y16_N18
\hgc_ram_out|q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_out|q~5_combout\ = (\hgc_vga_video|col_number\(0) & (\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a7\)) # (!\hgc_vga_video|col_number\(0) & ((\hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a7\,
	datac => \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a1\,
	datad => \hgc_vga_video|col_number\(0),
	combout => \hgc_ram_out|q~5_combout\);

-- Location: FF_X16_Y16_N19
\hgc_ram_out|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_ram_out|q~5_combout\,
	ena => \hgc_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_ram_out|q\(1));

-- Location: LCCOMB_X16_Y16_N6
\hgc_vga_video|RESULT~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~21_combout\ = (!\SW0~input_o\ & (\hgc_vga_video|RESULT~14_combout\ & ((\hgc_ram_out|q\(0)) # (\hgc_ram_out|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW0~input_o\,
	datab => \hgc_vga_video|RESULT~14_combout\,
	datac => \hgc_ram_out|q\(0),
	datad => \hgc_ram_out|q\(1),
	combout => \hgc_vga_video|RESULT~21_combout\);

-- Location: FF_X11_Y20_N5
\hgc_vga_video|b_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \hgc_vga_video|RESULT~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|b_out[0]~reg0_q\);

-- Location: LCCOMB_X14_Y14_N28
\cga_ram_out|q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|q~4_combout\ = (\cga_vga_video|col_number\(0) & ((\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a6\))) # (!\cga_vga_video|col_number\(0) & (\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(0),
	datac => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a6\,
	combout => \cga_ram_out|q~4_combout\);

-- Location: FF_X14_Y14_N29
\cga_ram_out|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_ram_out|q~4_combout\,
	ena => \cga_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_ram_out|q\(0));

-- Location: LCCOMB_X14_Y14_N30
\cga_ram_out|q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_out|q~5_combout\ = (\cga_vga_video|col_number\(0) & (\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a7\)) # (!\cga_vga_video|col_number\(0) & ((\cga_ram_out|ram_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|col_number\(0),
	datac => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a7\,
	datad => \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a1\,
	combout => \cga_ram_out|q~5_combout\);

-- Location: FF_X14_Y14_N31
\cga_ram_out|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_ram_out|q~5_combout\,
	ena => \cga_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_ram_out|q\(1));

-- Location: LCCOMB_X12_Y16_N24
\cga_vga_video|RESULT~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~19_combout\ = (!\cga_sync_level|no_video~q\ & (\cga_vga_video|blank~q\ & ((\cga_ram_out|q\(0)) # (\cga_ram_out|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_ram_out|q\(0),
	datab => \cga_ram_out|q\(1),
	datac => \cga_sync_level|no_video~q\,
	datad => \cga_vga_video|blank~q\,
	combout => \cga_vga_video|RESULT~19_combout\);

-- Location: FF_X12_Y16_N25
\cga_vga_video|b_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|b_out[0]~reg0_q\);

-- Location: LCCOMB_X11_Y20_N4
\mda_vga_video|b_out[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[0]~4_combout\ = (\cga_vga_video|b_out[0]~en_q\ & (\cga_vga_video|b_out[0]~reg0_q\ & ((\hgc_vga_video|b_out[0]~reg0_q\) # (!\hgc_vga_video|b_out[0]~en_q\)))) # (!\cga_vga_video|b_out[0]~en_q\ & (((\hgc_vga_video|b_out[0]~reg0_q\)) # 
-- (!\hgc_vga_video|b_out[0]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|b_out[0]~en_q\,
	datab => \hgc_vga_video|b_out[0]~en_q\,
	datac => \hgc_vga_video|b_out[0]~reg0_q\,
	datad => \cga_vga_video|b_out[0]~reg0_q\,
	combout => \mda_vga_video|b_out[0]~4_combout\);

-- Location: LCCOMB_X10_Y20_N14
\ega_vga_video|b_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|b_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|b_out[0]~enfeeder_combout\);

-- Location: FF_X10_Y20_N15
\ega_vga_video|b_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|b_out[0]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|b_out[0]~en_q\);

-- Location: LCCOMB_X28_Y13_N12
\ega_ram_out|q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|q~5_combout\ = (\ega_vga_video|col_number\(0) & ((\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a7\))) # (!\ega_vga_video|col_number\(0) & (\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(0),
	datac => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a1\,
	datad => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a7\,
	combout => \ega_ram_out|q~5_combout\);

-- Location: FF_X28_Y13_N13
\ega_ram_out|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_ram_out|q~5_combout\,
	ena => \ega_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_ram_out|q\(1));

-- Location: LCCOMB_X28_Y13_N16
\ega_ram_out|q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_out|q~4_combout\ = (\ega_vga_video|col_number\(0) & ((\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a6\))) # (!\ega_vga_video|col_number\(0) & (\ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|col_number\(0),
	datab => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a6\,
	combout => \ega_ram_out|q~4_combout\);

-- Location: FF_X28_Y13_N17
\ega_ram_out|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_ram_out|q~4_combout\,
	ena => \ega_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_ram_out|q\(0));

-- Location: LCCOMB_X19_Y16_N12
\ega_vga_video|RESULT~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~7_combout\ = (\ega_vga_video|RESULT~0_combout\ & ((\ega_ram_out|q\(1)) # (\ega_ram_out|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_ram_out|q\(1),
	datac => \ega_vga_video|RESULT~0_combout\,
	datad => \ega_ram_out|q\(0),
	combout => \ega_vga_video|RESULT~7_combout\);

-- Location: FF_X19_Y16_N13
\ega_vga_video|b_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|b_out[0]~reg0_q\);

-- Location: LCCOMB_X26_Y15_N8
\mda_ram_out|q~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|q~5_combout\ = (\mda_vga_video|col_number\(0) & ((\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a7\))) # (!\mda_vga_video|col_number\(0) & (\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a1\,
	datac => \mda_vga_video|col_number\(0),
	datad => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a7\,
	combout => \mda_ram_out|q~5_combout\);

-- Location: FF_X26_Y15_N9
\mda_ram_out|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_ram_out|q~5_combout\,
	ena => \mda_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_ram_out|q\(1));

-- Location: LCCOMB_X26_Y15_N0
\mda_ram_out|q~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_out|q~4_combout\ = (\mda_vga_video|col_number\(0) & ((\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a6\))) # (!\mda_vga_video|col_number\(0) & (\mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \mda_vga_video|col_number\(0),
	datad => \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a6\,
	combout => \mda_ram_out|q~4_combout\);

-- Location: FF_X26_Y15_N1
\mda_ram_out|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_ram_out|q~4_combout\,
	ena => \mda_ram_out|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_ram_out|q\(0));

-- Location: LCCOMB_X19_Y19_N30
\mda_vga_video|RESULT~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~21_combout\ = (!\SW0~input_o\ & (\mda_vga_video|RESULT~14_combout\ & ((\mda_ram_out|q\(1)) # (\mda_ram_out|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_ram_out|q\(1),
	datab => \mda_ram_out|q\(0),
	datac => \SW0~input_o\,
	datad => \mda_vga_video|RESULT~14_combout\,
	combout => \mda_vga_video|RESULT~21_combout\);

-- Location: FF_X11_Y20_N11
\mda_vga_video|b_out[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mda_vga_video|RESULT~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|b_out[0]~reg0_q\);

-- Location: LCCOMB_X11_Y20_N12
\mda_vga_video|b_out[0]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[0]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|b_out[0]~enfeeder_combout\);

-- Location: FF_X11_Y20_N13
\mda_vga_video|b_out[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|b_out[0]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|b_out[0]~en_q\);

-- Location: LCCOMB_X11_Y20_N10
\mda_vga_video|b_out[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[0]~5_combout\ = (\ega_vga_video|b_out[0]~en_q\ & (\ega_vga_video|b_out[0]~reg0_q\ & ((\mda_vga_video|b_out[0]~reg0_q\) # (!\mda_vga_video|b_out[0]~en_q\)))) # (!\ega_vga_video|b_out[0]~en_q\ & (((\mda_vga_video|b_out[0]~reg0_q\) # 
-- (!\mda_vga_video|b_out[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|b_out[0]~en_q\,
	datab => \ega_vga_video|b_out[0]~reg0_q\,
	datac => \mda_vga_video|b_out[0]~reg0_q\,
	datad => \mda_vga_video|b_out[0]~en_q\,
	combout => \mda_vga_video|b_out[0]~5_combout\);

-- Location: LCCOMB_X11_Y20_N8
\mda_vga_video|b_out[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[0]~6_combout\ = (\mda_vga_video|b_out[0]~4_combout\ & \mda_vga_video|b_out[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|b_out[0]~4_combout\,
	datad => \mda_vga_video|b_out[0]~5_combout\,
	combout => \mda_vga_video|b_out[0]~6_combout\);

-- Location: LCCOMB_X11_Y20_N18
\mda_vga_video|b_out[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[0]~7_combout\ = (\ega_vga_video|b_out[0]~en_q\) # ((\hgc_vga_video|b_out[0]~en_q\) # ((\cga_vga_video|b_out[0]~en_q\) # (\mda_vga_video|b_out[0]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|b_out[0]~en_q\,
	datab => \hgc_vga_video|b_out[0]~en_q\,
	datac => \cga_vga_video|b_out[0]~en_q\,
	datad => \mda_vga_video|b_out[0]~en_q\,
	combout => \mda_vga_video|b_out[0]~7_combout\);

-- Location: LCCOMB_X17_Y21_N30
\cga_vga_video|b_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|b_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|b_out[1]~enfeeder_combout\);

-- Location: FF_X17_Y21_N31
\cga_vga_video|b_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|b_out[1]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|b_out[1]~en_q\);

-- Location: LCCOMB_X12_Y16_N26
\cga_vga_video|RESULT~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~20_combout\ = (\cga_vga_video|RESULT~13_combout\ & ((\cga_ram_out|q\(0)) # ((\cga_ram_out|q\(1) & \cga_vga_video|red_pixel~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_ram_out|q\(0),
	datab => \cga_ram_out|q\(1),
	datac => \cga_vga_video|red_pixel~0_combout\,
	datad => \cga_vga_video|RESULT~13_combout\,
	combout => \cga_vga_video|RESULT~20_combout\);

-- Location: FF_X12_Y16_N27
\cga_vga_video|b_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|b_out[1]~reg0_q\);

-- Location: FF_X16_Y16_N7
\hgc_vga_video|b_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|b_out[1]~reg0_q\);

-- Location: LCCOMB_X17_Y20_N18
\hgc_vga_video|b_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|b_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|b_out[1]~enfeeder_combout\);

-- Location: FF_X17_Y20_N19
\hgc_vga_video|b_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|b_out[1]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|b_out[1]~en_q\);

-- Location: LCCOMB_X17_Y20_N22
\mda_vga_video|b_out[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[1]~8_combout\ = (\cga_vga_video|b_out[1]~en_q\ & (\cga_vga_video|b_out[1]~reg0_q\ & ((\hgc_vga_video|b_out[1]~reg0_q\) # (!\hgc_vga_video|b_out[1]~en_q\)))) # (!\cga_vga_video|b_out[1]~en_q\ & (((\hgc_vga_video|b_out[1]~reg0_q\) # 
-- (!\hgc_vga_video|b_out[1]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|b_out[1]~en_q\,
	datab => \cga_vga_video|b_out[1]~reg0_q\,
	datac => \hgc_vga_video|b_out[1]~reg0_q\,
	datad => \hgc_vga_video|b_out[1]~en_q\,
	combout => \mda_vga_video|b_out[1]~8_combout\);

-- Location: LCCOMB_X19_Y16_N2
\ega_vga_video|RESULT~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~8_combout\ = (!\ega_sync_level|no_video~q\ & (\ega_vga_video|blank~q\ & ((\ega_ram_out|q\(0)) # (\ega_ram_out|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|no_video~q\,
	datab => \ega_ram_out|q\(0),
	datac => \ega_vga_video|blank~q\,
	datad => \ega_ram_out|q\(1),
	combout => \ega_vga_video|RESULT~8_combout\);

-- Location: FF_X19_Y16_N3
\ega_vga_video|b_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|b_out[1]~reg0_q\);

-- Location: FF_X19_Y19_N31
\mda_vga_video|b_out[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|b_out[1]~reg0_q\);

-- Location: LCCOMB_X17_Y18_N16
\ega_vga_video|b_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|b_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|b_out[1]~enfeeder_combout\);

-- Location: FF_X17_Y18_N17
\ega_vga_video|b_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|b_out[1]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|b_out[1]~en_q\);

-- Location: LCCOMB_X17_Y20_N12
\mda_vga_video|b_out[1]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[1]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|b_out[1]~enfeeder_combout\);

-- Location: FF_X17_Y20_N13
\mda_vga_video|b_out[1]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|b_out[1]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|b_out[1]~en_q\);

-- Location: LCCOMB_X18_Y20_N16
\mda_vga_video|b_out[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[1]~9_combout\ = (\ega_vga_video|b_out[1]~reg0_q\ & ((\mda_vga_video|b_out[1]~reg0_q\) # ((!\mda_vga_video|b_out[1]~en_q\)))) # (!\ega_vga_video|b_out[1]~reg0_q\ & (!\ega_vga_video|b_out[1]~en_q\ & ((\mda_vga_video|b_out[1]~reg0_q\) # 
-- (!\mda_vga_video|b_out[1]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|b_out[1]~reg0_q\,
	datab => \mda_vga_video|b_out[1]~reg0_q\,
	datac => \ega_vga_video|b_out[1]~en_q\,
	datad => \mda_vga_video|b_out[1]~en_q\,
	combout => \mda_vga_video|b_out[1]~9_combout\);

-- Location: LCCOMB_X17_Y20_N26
\mda_vga_video|b_out[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[1]~10_combout\ = (\mda_vga_video|b_out[1]~8_combout\ & \mda_vga_video|b_out[1]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|b_out[1]~8_combout\,
	datad => \mda_vga_video|b_out[1]~9_combout\,
	combout => \mda_vga_video|b_out[1]~10_combout\);

-- Location: LCCOMB_X17_Y20_N4
\mda_vga_video|b_out[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[1]~11_combout\ = (\mda_vga_video|b_out[1]~en_q\) # ((\ega_vga_video|b_out[1]~en_q\) # ((\cga_vga_video|b_out[1]~en_q\) # (\hgc_vga_video|b_out[1]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|b_out[1]~en_q\,
	datab => \ega_vga_video|b_out[1]~en_q\,
	datac => \cga_vga_video|b_out[1]~en_q\,
	datad => \hgc_vga_video|b_out[1]~en_q\,
	combout => \mda_vga_video|b_out[1]~11_combout\);

-- Location: LCCOMB_X16_Y20_N18
\hgc_vga_video|RESULT~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~22_combout\ = (!\SW0~input_o\ & (\hgc_ram_out|q\(0) & (!\hgc_sync_level|no_video~q\ & \hgc_vga_video|blank~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW0~input_o\,
	datab => \hgc_ram_out|q\(0),
	datac => \hgc_sync_level|no_video~q\,
	datad => \hgc_vga_video|blank~q\,
	combout => \hgc_vga_video|RESULT~22_combout\);

-- Location: FF_X16_Y20_N19
\hgc_vga_video|b_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|b_out[2]~reg0_q\);

-- Location: LCCOMB_X14_Y19_N0
\cga_vga_video|b_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|b_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|b_out[2]~enfeeder_combout\);

-- Location: FF_X14_Y19_N1
\cga_vga_video|b_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|b_out[2]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|b_out[2]~en_q\);

-- Location: LCCOMB_X12_Y16_N18
\cga_vga_video|RESULT~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~21_combout\ = (\cga_vga_video|RESULT~13_combout\ & ((\cga_vga_video|red_pixel~0_combout\ & (\cga_ram_out|q\(0))) # (!\cga_vga_video|red_pixel~0_combout\ & ((\cga_ram_out|q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_ram_out|q\(0),
	datab => \cga_ram_out|q\(1),
	datac => \cga_vga_video|red_pixel~0_combout\,
	datad => \cga_vga_video|RESULT~13_combout\,
	combout => \cga_vga_video|RESULT~21_combout\);

-- Location: FF_X12_Y16_N19
\cga_vga_video|b_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|b_out[2]~reg0_q\);

-- Location: LCCOMB_X14_Y20_N18
\hgc_vga_video|b_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|b_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|b_out[2]~enfeeder_combout\);

-- Location: FF_X14_Y20_N19
\hgc_vga_video|b_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|b_out[2]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|b_out[2]~en_q\);

-- Location: LCCOMB_X14_Y20_N8
\mda_vga_video|b_out[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[2]~12_combout\ = (\hgc_vga_video|b_out[2]~reg0_q\ & (((\cga_vga_video|b_out[2]~reg0_q\)) # (!\cga_vga_video|b_out[2]~en_q\))) # (!\hgc_vga_video|b_out[2]~reg0_q\ & (!\hgc_vga_video|b_out[2]~en_q\ & ((\cga_vga_video|b_out[2]~reg0_q\) # 
-- (!\cga_vga_video|b_out[2]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|b_out[2]~reg0_q\,
	datab => \cga_vga_video|b_out[2]~en_q\,
	datac => \cga_vga_video|b_out[2]~reg0_q\,
	datad => \hgc_vga_video|b_out[2]~en_q\,
	combout => \mda_vga_video|b_out[2]~12_combout\);

-- Location: LCCOMB_X14_Y20_N10
\mda_vga_video|b_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|b_out[2]~enfeeder_combout\);

-- Location: FF_X14_Y20_N11
\mda_vga_video|b_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|b_out[2]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|b_out[2]~en_q\);

-- Location: LCCOMB_X14_Y18_N28
\ega_vga_video|b_out[2]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|b_out[2]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|b_out[2]~enfeeder_combout\);

-- Location: FF_X14_Y18_N29
\ega_vga_video|b_out[2]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|b_out[2]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|b_out[2]~en_q\);

-- Location: LCCOMB_X19_Y16_N18
\ega_vga_video|RESULT~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~9_combout\ = (\ega_vga_video|blank~q\ & (\ega_ram_out|q\(0) & !\ega_sync_level|no_video~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|blank~q\,
	datab => \ega_ram_out|q\(0),
	datad => \ega_sync_level|no_video~q\,
	combout => \ega_vga_video|RESULT~9_combout\);

-- Location: FF_X19_Y16_N19
\ega_vga_video|b_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|b_out[2]~reg0_q\);

-- Location: LCCOMB_X19_Y19_N28
\mda_vga_video|RESULT~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~22_combout\ = (!\SW0~input_o\ & (\mda_vga_video|blank~q\ & (\mda_ram_out|q\(0) & !\mda_sync_level|no_video~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW0~input_o\,
	datab => \mda_vga_video|blank~q\,
	datac => \mda_ram_out|q\(0),
	datad => \mda_sync_level|no_video~q\,
	combout => \mda_vga_video|RESULT~22_combout\);

-- Location: FF_X19_Y19_N29
\mda_vga_video|b_out[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|b_out[2]~reg0_q\);

-- Location: LCCOMB_X14_Y20_N4
\mda_vga_video|b_out[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[2]~13_combout\ = (\mda_vga_video|b_out[2]~en_q\ & (\mda_vga_video|b_out[2]~reg0_q\ & ((\ega_vga_video|b_out[2]~reg0_q\) # (!\ega_vga_video|b_out[2]~en_q\)))) # (!\mda_vga_video|b_out[2]~en_q\ & (((\ega_vga_video|b_out[2]~reg0_q\)) # 
-- (!\ega_vga_video|b_out[2]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|b_out[2]~en_q\,
	datab => \ega_vga_video|b_out[2]~en_q\,
	datac => \ega_vga_video|b_out[2]~reg0_q\,
	datad => \mda_vga_video|b_out[2]~reg0_q\,
	combout => \mda_vga_video|b_out[2]~13_combout\);

-- Location: LCCOMB_X14_Y20_N12
\mda_vga_video|b_out[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[2]~14_combout\ = (\mda_vga_video|b_out[2]~12_combout\ & \mda_vga_video|b_out[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|b_out[2]~12_combout\,
	datac => \mda_vga_video|b_out[2]~13_combout\,
	combout => \mda_vga_video|b_out[2]~14_combout\);

-- Location: LCCOMB_X14_Y20_N6
\mda_vga_video|b_out[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[2]~15_combout\ = (\mda_vga_video|b_out[2]~en_q\) # ((\cga_vga_video|b_out[2]~en_q\) # ((\ega_vga_video|b_out[2]~en_q\) # (\hgc_vga_video|b_out[2]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|b_out[2]~en_q\,
	datab => \cga_vga_video|b_out[2]~en_q\,
	datac => \ega_vga_video|b_out[2]~en_q\,
	datad => \hgc_vga_video|b_out[2]~en_q\,
	combout => \mda_vga_video|b_out[2]~15_combout\);

-- Location: LCCOMB_X17_Y15_N24
\hgc_vga_video|process_5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_5~1_combout\ = (\hgc_vga_video|hcount\(2)) # ((\hgc_vga_video|hcount\(0)) # (\hgc_vga_video|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_vga_video|hcount\(2),
	datac => \hgc_vga_video|hcount\(0),
	datad => \hgc_vga_video|hcount\(1),
	combout => \hgc_vga_video|process_5~1_combout\);

-- Location: LCCOMB_X17_Y15_N4
\hgc_vga_video|process_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_5~2_combout\ = (\hgc_vga_video|hcount\(8) & (\hgc_vga_video|hcount\(4) & ((\hgc_vga_video|hcount\(3)) # (\hgc_vga_video|process_5~1_combout\)))) # (!\hgc_vga_video|hcount\(8) & ((\hgc_vga_video|hcount\(3)) # 
-- ((\hgc_vga_video|hcount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(8),
	datab => \hgc_vga_video|hcount\(3),
	datac => \hgc_vga_video|hcount\(4),
	datad => \hgc_vga_video|process_5~1_combout\,
	combout => \hgc_vga_video|process_5~2_combout\);

-- Location: LCCOMB_X17_Y15_N20
\hgc_vga_video|process_5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_5~3_combout\ = (\hgc_vga_video|hcount\(6) & ((\hgc_vga_video|hcount\(5) & ((\hgc_vga_video|process_5~2_combout\) # (!\hgc_vga_video|hcount\(7)))) # (!\hgc_vga_video|hcount\(5) & (\hgc_vga_video|process_5~2_combout\ & 
-- !\hgc_vga_video|hcount\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(5),
	datab => \hgc_vga_video|process_5~2_combout\,
	datac => \hgc_vga_video|hcount\(7),
	datad => \hgc_vga_video|hcount\(6),
	combout => \hgc_vga_video|process_5~3_combout\);

-- Location: LCCOMB_X17_Y15_N14
\hgc_vga_video|process_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_5~4_combout\ = ((\hgc_vga_video|hcount\(8) & ((\hgc_vga_video|hcount\(7)) # (\hgc_vga_video|process_5~3_combout\))) # (!\hgc_vga_video|hcount\(8) & ((!\hgc_vga_video|process_5~3_combout\) # (!\hgc_vga_video|hcount\(7))))) # 
-- (!\hgc_vga_video|process_5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hcount\(8),
	datab => \hgc_vga_video|process_5~0_combout\,
	datac => \hgc_vga_video|hcount\(7),
	datad => \hgc_vga_video|process_5~3_combout\,
	combout => \hgc_vga_video|process_5~4_combout\);

-- Location: FF_X17_Y15_N15
\hgc_vga_video|hsync_out~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|process_5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hsync_out~reg0_q\);

-- Location: LCCOMB_X11_Y10_N4
\cga_vga_video|process_5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_5~1_combout\ = (\cga_vga_video|hcount\(4) & (\cga_vga_video|hcount\(3) & ((\cga_vga_video|hcount\(1)) # (!\cga_vga_video|process_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(4),
	datab => \cga_vga_video|hcount\(1),
	datac => \cga_vga_video|hcount\(3),
	datad => \cga_vga_video|process_5~0_combout\,
	combout => \cga_vga_video|process_5~1_combout\);

-- Location: LCCOMB_X11_Y10_N12
\cga_vga_video|process_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_5~2_combout\ = (\cga_vga_video|Equal3~0_combout\ & ((\cga_vga_video|hcount\(1)) # (\cga_vga_video|hcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_vga_video|hcount\(1),
	datac => \cga_vga_video|hcount\(2),
	datad => \cga_vga_video|Equal3~0_combout\,
	combout => \cga_vga_video|process_5~2_combout\);

-- Location: LCCOMB_X11_Y10_N30
\cga_vga_video|process_5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_5~3_combout\ = (\cga_vga_video|process_5~2_combout\) # ((!\cga_vga_video|hcount\(6) & (!\cga_vga_video|process_5~1_combout\ & !\cga_vga_video|hcount\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(6),
	datab => \cga_vga_video|process_5~1_combout\,
	datac => \cga_vga_video|hcount\(5),
	datad => \cga_vga_video|process_5~2_combout\,
	combout => \cga_vga_video|process_5~3_combout\);

-- Location: LCCOMB_X11_Y10_N22
\cga_vga_video|process_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_5~4_combout\ = (\cga_vga_video|hcount\(8)) # (((\cga_vga_video|process_5~3_combout\) # (!\cga_vga_video|Equal0~1_combout\)) # (!\cga_vga_video|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|hcount\(8),
	datab => \cga_vga_video|hcount\(7),
	datac => \cga_vga_video|process_5~3_combout\,
	datad => \cga_vga_video|Equal0~1_combout\,
	combout => \cga_vga_video|process_5~4_combout\);

-- Location: FF_X11_Y10_N23
\cga_vga_video|hsync_out~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|process_5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hsync_out~reg0_q\);

-- Location: LCCOMB_X21_Y15_N14
\cga_vga_video|hsync_out~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|hsync_out~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|hsync_out~enfeeder_combout\);

-- Location: FF_X21_Y15_N15
\cga_vga_video|hsync_out~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|hsync_out~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|hsync_out~en_q\);

-- Location: LCCOMB_X18_Y15_N16
\hgc_vga_video|hsync_out~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|hsync_out~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|hsync_out~enfeeder_combout\);

-- Location: FF_X18_Y15_N17
\hgc_vga_video|hsync_out~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|hsync_out~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|hsync_out~en_q\);

-- Location: LCCOMB_X18_Y15_N4
\mda_vga_video|hsync_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|hsync_out~1_combout\ = (\hgc_vga_video|hsync_out~reg0_q\ & ((\cga_vga_video|hsync_out~reg0_q\) # ((!\cga_vga_video|hsync_out~en_q\)))) # (!\hgc_vga_video|hsync_out~reg0_q\ & (!\hgc_vga_video|hsync_out~en_q\ & 
-- ((\cga_vga_video|hsync_out~reg0_q\) # (!\cga_vga_video|hsync_out~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|hsync_out~reg0_q\,
	datab => \cga_vga_video|hsync_out~reg0_q\,
	datac => \cga_vga_video|hsync_out~en_q\,
	datad => \hgc_vga_video|hsync_out~en_q\,
	combout => \mda_vga_video|hsync_out~1_combout\);

-- Location: LCCOMB_X21_Y9_N22
\ega_vga_video|process_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_5~0_combout\ = (!\ega_vga_video|hcount\(3) & (((!\ega_vga_video|hcount\(1) & !\ega_vga_video|hcount\(0))) # (!\ega_vga_video|hcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(3),
	datab => \ega_vga_video|hcount\(1),
	datac => \ega_vga_video|hcount\(0),
	datad => \ega_vga_video|hcount\(2),
	combout => \ega_vga_video|process_5~0_combout\);

-- Location: LCCOMB_X21_Y9_N18
\ega_vga_video|process_5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_5~1_combout\ = (!\ega_vga_video|hcount\(6) & (!\ega_vga_video|hcount\(5) & ((\ega_vga_video|process_5~0_combout\) # (!\ega_vga_video|hcount\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|process_5~0_combout\,
	datab => \ega_vga_video|hcount\(6),
	datac => \ega_vga_video|hcount\(4),
	datad => \ega_vga_video|hcount\(5),
	combout => \ega_vga_video|process_5~1_combout\);

-- Location: LCCOMB_X21_Y9_N24
\ega_vga_video|process_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_5~2_combout\ = (\ega_vga_video|process_5~1_combout\) # ((\ega_vga_video|Equal3~0_combout\ & ((\ega_vga_video|hcount\(3)) # (\ega_vga_video|Equal3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(3),
	datab => \ega_vga_video|Equal3~1_combout\,
	datac => \ega_vga_video|Equal3~0_combout\,
	datad => \ega_vga_video|process_5~1_combout\,
	combout => \ega_vga_video|process_5~2_combout\);

-- Location: LCCOMB_X21_Y9_N28
\ega_vga_video|process_5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_5~3_combout\ = (!\ega_vga_video|hcount\(8) & (\ega_vga_video|Equal0~1_combout\ & (\ega_vga_video|hcount\(7) & !\ega_vga_video|process_5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hcount\(8),
	datab => \ega_vga_video|Equal0~1_combout\,
	datac => \ega_vga_video|hcount\(7),
	datad => \ega_vga_video|process_5~2_combout\,
	combout => \ega_vga_video|process_5~3_combout\);

-- Location: FF_X21_Y9_N29
\ega_vga_video|hsync_out~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|process_5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hsync_out~reg0_q\);

-- Location: LCCOMB_X22_Y15_N18
\mda_vga_video|process_5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_5~1_combout\ = (\mda_vga_video|hcount\(2)) # ((\mda_vga_video|hcount\(0)) # (\mda_vga_video|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(2),
	datac => \mda_vga_video|hcount\(0),
	datad => \mda_vga_video|hcount\(1),
	combout => \mda_vga_video|process_5~1_combout\);

-- Location: LCCOMB_X22_Y15_N22
\mda_vga_video|process_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_5~2_combout\ = (\mda_vga_video|hcount\(4) & ((\mda_vga_video|hcount\(3)) # ((\mda_vga_video|process_5~1_combout\) # (!\mda_vga_video|hcount\(8))))) # (!\mda_vga_video|hcount\(4) & (\mda_vga_video|hcount\(3) & 
-- (!\mda_vga_video|hcount\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(4),
	datab => \mda_vga_video|hcount\(3),
	datac => \mda_vga_video|hcount\(8),
	datad => \mda_vga_video|process_5~1_combout\,
	combout => \mda_vga_video|process_5~2_combout\);

-- Location: LCCOMB_X22_Y15_N20
\mda_vga_video|process_5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_5~3_combout\ = (\mda_vga_video|hcount\(6) & ((\mda_vga_video|hcount\(5) & ((\mda_vga_video|process_5~2_combout\) # (!\mda_vga_video|hcount\(7)))) # (!\mda_vga_video|hcount\(5) & (\mda_vga_video|process_5~2_combout\ & 
-- !\mda_vga_video|hcount\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(5),
	datab => \mda_vga_video|hcount\(6),
	datac => \mda_vga_video|process_5~2_combout\,
	datad => \mda_vga_video|hcount\(7),
	combout => \mda_vga_video|process_5~3_combout\);

-- Location: LCCOMB_X18_Y15_N18
\mda_vga_video|process_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_5~4_combout\ = ((\mda_vga_video|hcount\(8) & ((\mda_vga_video|hcount\(7)) # (\mda_vga_video|process_5~3_combout\))) # (!\mda_vga_video|hcount\(8) & ((!\mda_vga_video|process_5~3_combout\) # (!\mda_vga_video|hcount\(7))))) # 
-- (!\mda_vga_video|process_5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|hcount\(8),
	datab => \mda_vga_video|process_5~0_combout\,
	datac => \mda_vga_video|hcount\(7),
	datad => \mda_vga_video|process_5~3_combout\,
	combout => \mda_vga_video|process_5~4_combout\);

-- Location: FF_X18_Y15_N19
\mda_vga_video|hsync_out~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|process_5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hsync_out~reg0_q\);

-- Location: LCCOMB_X17_Y16_N30
\mda_vga_video|hsync_out~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|hsync_out~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|hsync_out~enfeeder_combout\);

-- Location: FF_X17_Y16_N31
\mda_vga_video|hsync_out~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|hsync_out~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|hsync_out~en_q\);

-- Location: LCCOMB_X21_Y15_N4
\ega_vga_video|hsync_out~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|hsync_out~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|hsync_out~enfeeder_combout\);

-- Location: FF_X21_Y15_N5
\ega_vga_video|hsync_out~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|hsync_out~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|hsync_out~en_q\);

-- Location: LCCOMB_X18_Y15_N24
\mda_vga_video|hsync_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|hsync_out~2_combout\ = (\ega_vga_video|hsync_out~reg0_q\ & ((\mda_vga_video|hsync_out~reg0_q\) # ((!\mda_vga_video|hsync_out~en_q\)))) # (!\ega_vga_video|hsync_out~reg0_q\ & (!\ega_vga_video|hsync_out~en_q\ & 
-- ((\mda_vga_video|hsync_out~reg0_q\) # (!\mda_vga_video|hsync_out~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hsync_out~reg0_q\,
	datab => \mda_vga_video|hsync_out~reg0_q\,
	datac => \mda_vga_video|hsync_out~en_q\,
	datad => \ega_vga_video|hsync_out~en_q\,
	combout => \mda_vga_video|hsync_out~2_combout\);

-- Location: LCCOMB_X18_Y15_N0
\mda_vga_video|hsync_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|hsync_out~3_combout\ = (\mda_vga_video|hsync_out~1_combout\ & \mda_vga_video|hsync_out~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|hsync_out~1_combout\,
	datad => \mda_vga_video|hsync_out~2_combout\,
	combout => \mda_vga_video|hsync_out~3_combout\);

-- Location: LCCOMB_X18_Y15_N14
\mda_vga_video|hsync_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|hsync_out~4_combout\ = (\ega_vga_video|hsync_out~en_q\) # ((\cga_vga_video|hsync_out~en_q\) # ((\mda_vga_video|hsync_out~en_q\) # (\hgc_vga_video|hsync_out~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|hsync_out~en_q\,
	datab => \cga_vga_video|hsync_out~en_q\,
	datac => \mda_vga_video|hsync_out~en_q\,
	datad => \hgc_vga_video|hsync_out~en_q\,
	combout => \mda_vga_video|hsync_out~4_combout\);

-- Location: LCCOMB_X21_Y7_N18
\ega_vga_video|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_4~0_combout\ = (\ega_vga_video|vcount\(6)) # ((\ega_vga_video|vcount\(2) & ((\ega_vga_video|vcount\(1)))) # (!\ega_vga_video|vcount\(2) & ((!\ega_vga_video|vcount\(1)) # (!\ega_vga_video|vcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vcount\(2),
	datab => \ega_vga_video|vcount\(0),
	datac => \ega_vga_video|vcount\(6),
	datad => \ega_vga_video|vcount\(1),
	combout => \ega_vga_video|process_4~0_combout\);

-- Location: LCCOMB_X21_Y7_N16
\ega_vga_video|process_4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|process_4~1_combout\ = (\ega_vga_video|process_4~0_combout\) # (!\ega_vga_video|Equal4~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_vga_video|Equal4~3_combout\,
	datad => \ega_vga_video|process_4~0_combout\,
	combout => \ega_vga_video|process_4~1_combout\);

-- Location: FF_X21_Y7_N17
\ega_vga_video|vsync_out~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|process_4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vsync_out~reg0_q\);

-- Location: LCCOMB_X17_Y17_N8
\mda_vga_video|vsync_out~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vsync_out~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|vsync_out~enfeeder_combout\);

-- Location: FF_X17_Y17_N9
\mda_vga_video|vsync_out~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|vsync_out~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vsync_out~en_q\);

-- Location: LCCOMB_X17_Y18_N30
\ega_vga_video|vsync_out~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|vsync_out~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|vsync_out~enfeeder_combout\);

-- Location: FF_X17_Y18_N31
\ega_vga_video|vsync_out~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|vsync_out~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|vsync_out~en_q\);

-- Location: LCCOMB_X19_Y17_N28
\mda_vga_video|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_4~0_combout\ = ((\mda_vga_video|vcount\(6)) # ((!\mda_vga_video|vcount\(0) & !\mda_vga_video|vcount\(1)))) # (!\mda_vga_video|vcount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|vcount\(0),
	datab => \mda_vga_video|vcount\(2),
	datac => \mda_vga_video|vcount\(1),
	datad => \mda_vga_video|vcount\(6),
	combout => \mda_vga_video|process_4~0_combout\);

-- Location: LCCOMB_X18_Y17_N16
\mda_vga_video|process_4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|process_4~1_combout\ = (\mda_vga_video|process_4~0_combout\) # (!\mda_vga_video|process_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_vga_video|process_4~0_combout\,
	datad => \mda_vga_video|process_1~0_combout\,
	combout => \mda_vga_video|process_4~1_combout\);

-- Location: FF_X18_Y17_N17
\mda_vga_video|vsync_out~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|process_4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|vsync_out~reg0_q\);

-- Location: LCCOMB_X17_Y17_N4
\mda_vga_video|vsync_out~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vsync_out~2_combout\ = (\ega_vga_video|vsync_out~reg0_q\ & (((\mda_vga_video|vsync_out~reg0_q\)) # (!\mda_vga_video|vsync_out~en_q\))) # (!\ega_vga_video|vsync_out~reg0_q\ & (!\ega_vga_video|vsync_out~en_q\ & 
-- ((\mda_vga_video|vsync_out~reg0_q\) # (!\mda_vga_video|vsync_out~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vsync_out~reg0_q\,
	datab => \mda_vga_video|vsync_out~en_q\,
	datac => \ega_vga_video|vsync_out~en_q\,
	datad => \mda_vga_video|vsync_out~reg0_q\,
	combout => \mda_vga_video|vsync_out~2_combout\);

-- Location: LCCOMB_X13_Y15_N18
\hgc_vga_video|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_4~0_combout\ = ((\hgc_vga_video|vcount\(6)) # ((!\hgc_vga_video|vcount\(0) & !\hgc_vga_video|vcount\(1)))) # (!\hgc_vga_video|vcount\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vcount\(2),
	datab => \hgc_vga_video|vcount\(6),
	datac => \hgc_vga_video|vcount\(0),
	datad => \hgc_vga_video|vcount\(1),
	combout => \hgc_vga_video|process_4~0_combout\);

-- Location: LCCOMB_X13_Y15_N6
\hgc_vga_video|process_4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|process_4~1_combout\ = (\hgc_vga_video|process_4~0_combout\) # (!\hgc_vga_video|process_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|process_1~0_combout\,
	datad => \hgc_vga_video|process_4~0_combout\,
	combout => \hgc_vga_video|process_4~1_combout\);

-- Location: FF_X13_Y15_N7
\hgc_vga_video|vsync_out~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|process_4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vsync_out~reg0_q\);

-- Location: LCCOMB_X17_Y17_N18
\hgc_vga_video|vsync_out~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|vsync_out~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|vsync_out~enfeeder_combout\);

-- Location: FF_X17_Y17_N19
\hgc_vga_video|vsync_out~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|vsync_out~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|vsync_out~en_q\);

-- Location: LCCOMB_X12_Y11_N2
\cga_vga_video|process_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|process_4~0_combout\ = (\cga_vga_video|Equal4~3_combout\ & ((!\cga_vga_video|vcount\(0)) # (!\cga_vga_video|vcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|vcount\(1),
	datac => \cga_vga_video|vcount\(0),
	datad => \cga_vga_video|Equal4~3_combout\,
	combout => \cga_vga_video|process_4~0_combout\);

-- Location: FF_X12_Y11_N3
\cga_vga_video|vsync_out~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|process_4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vsync_out~reg0_q\);

-- Location: LCCOMB_X17_Y19_N14
\cga_vga_video|vsync_out~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|vsync_out~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|vsync_out~enfeeder_combout\);

-- Location: FF_X17_Y19_N15
\cga_vga_video|vsync_out~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|vsync_out~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|vsync_out~en_q\);

-- Location: LCCOMB_X17_Y17_N10
\mda_vga_video|vsync_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vsync_out~1_combout\ = (\hgc_vga_video|vsync_out~reg0_q\ & (((\cga_vga_video|vsync_out~reg0_q\) # (!\cga_vga_video|vsync_out~en_q\)))) # (!\hgc_vga_video|vsync_out~reg0_q\ & (!\hgc_vga_video|vsync_out~en_q\ & 
-- ((\cga_vga_video|vsync_out~reg0_q\) # (!\cga_vga_video|vsync_out~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|vsync_out~reg0_q\,
	datab => \hgc_vga_video|vsync_out~en_q\,
	datac => \cga_vga_video|vsync_out~reg0_q\,
	datad => \cga_vga_video|vsync_out~en_q\,
	combout => \mda_vga_video|vsync_out~1_combout\);

-- Location: LCCOMB_X17_Y17_N12
\mda_vga_video|vsync_out~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vsync_out~3_combout\ = (\mda_vga_video|vsync_out~2_combout\ & \mda_vga_video|vsync_out~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|vsync_out~2_combout\,
	datad => \mda_vga_video|vsync_out~1_combout\,
	combout => \mda_vga_video|vsync_out~3_combout\);

-- Location: LCCOMB_X17_Y17_N0
\mda_vga_video|vsync_out~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|vsync_out~4_combout\ = (\ega_vga_video|vsync_out~en_q\) # ((\hgc_vga_video|vsync_out~en_q\) # ((\mda_vga_video|vsync_out~en_q\) # (\cga_vga_video|vsync_out~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|vsync_out~en_q\,
	datab => \hgc_vga_video|vsync_out~en_q\,
	datac => \mda_vga_video|vsync_out~en_q\,
	datad => \cga_vga_video|vsync_out~en_q\,
	combout => \mda_vga_video|vsync_out~4_combout\);

-- Location: LCCOMB_X11_Y16_N22
\hgc_vga_video|r_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|r_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|r_out[3]~enfeeder_combout\);

-- Location: FF_X11_Y16_N23
\hgc_vga_video|r_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|r_out[3]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|r_out[3]~en_q\);

-- Location: LCCOMB_X12_Y16_N28
\cga_vga_video|RESULT~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~22_combout\ = (\cga_vga_video|red_pixel~0_combout\ & (\cga_ram_out|q\(5) & (!\cga_sync_level|no_video~q\ & \cga_vga_video|blank~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|red_pixel~0_combout\,
	datab => \cga_ram_out|q\(5),
	datac => \cga_sync_level|no_video~q\,
	datad => \cga_vga_video|blank~q\,
	combout => \cga_vga_video|RESULT~22_combout\);

-- Location: FF_X12_Y16_N29
\cga_vga_video|r_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|r_out[3]~reg0_q\);

-- Location: LCCOMB_X10_Y14_N2
\cga_vga_video|r_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|r_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|r_out[3]~enfeeder_combout\);

-- Location: FF_X10_Y14_N3
\cga_vga_video|r_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|r_out[3]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|r_out[3]~en_q\);

-- Location: LCCOMB_X16_Y16_N28
\hgc_vga_video|RESULT~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~26_combout\ = (!\hgc_sync_level|no_video~q\ & (\hgc_ram_out|q\(5) & (!\mda_vga_video|red_pixel~0_combout\ & \hgc_vga_video|blank~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|no_video~q\,
	datab => \hgc_ram_out|q\(5),
	datac => \mda_vga_video|red_pixel~0_combout\,
	datad => \hgc_vga_video|blank~q\,
	combout => \hgc_vga_video|RESULT~26_combout\);

-- Location: FF_X16_Y16_N29
\hgc_vga_video|r_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|r_out[3]~reg0_q\);

-- Location: LCCOMB_X11_Y16_N8
\mda_vga_video|r_out[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[3]~16_combout\ = (\hgc_vga_video|r_out[3]~en_q\ & (\hgc_vga_video|r_out[3]~reg0_q\ & ((\cga_vga_video|r_out[3]~reg0_q\) # (!\cga_vga_video|r_out[3]~en_q\)))) # (!\hgc_vga_video|r_out[3]~en_q\ & ((\cga_vga_video|r_out[3]~reg0_q\) # 
-- ((!\cga_vga_video|r_out[3]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|r_out[3]~en_q\,
	datab => \cga_vga_video|r_out[3]~reg0_q\,
	datac => \cga_vga_video|r_out[3]~en_q\,
	datad => \hgc_vga_video|r_out[3]~reg0_q\,
	combout => \mda_vga_video|r_out[3]~16_combout\);

-- Location: LCCOMB_X19_Y19_N12
\mda_vga_video|RESULT~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~26_combout\ = (!\mda_vga_video|red_pixel~0_combout\ & (\mda_vga_video|blank~q\ & (!\mda_sync_level|no_video~q\ & \mda_ram_out|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|red_pixel~0_combout\,
	datab => \mda_vga_video|blank~q\,
	datac => \mda_sync_level|no_video~q\,
	datad => \mda_ram_out|q\(5),
	combout => \mda_vga_video|RESULT~26_combout\);

-- Location: FF_X19_Y19_N13
\mda_vga_video|r_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|r_out[3]~reg0_q\);

-- Location: LCCOMB_X11_Y16_N18
\mda_vga_video|r_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|r_out[3]~enfeeder_combout\);

-- Location: FF_X11_Y16_N19
\mda_vga_video|r_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|r_out[3]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|r_out[3]~en_q\);

-- Location: LCCOMB_X19_Y16_N20
\ega_vga_video|RESULT~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~10_combout\ = (\ega_vga_video|blank~q\ & (\ega_ram_out|q\(5) & !\ega_sync_level|no_video~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|blank~q\,
	datab => \ega_ram_out|q\(5),
	datad => \ega_sync_level|no_video~q\,
	combout => \ega_vga_video|RESULT~10_combout\);

-- Location: FF_X19_Y16_N21
\ega_vga_video|r_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|r_out[3]~reg0_q\);

-- Location: LCCOMB_X11_Y18_N8
\ega_vga_video|r_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|r_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|r_out[3]~enfeeder_combout\);

-- Location: FF_X11_Y18_N9
\ega_vga_video|r_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|r_out[3]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|r_out[3]~en_q\);

-- Location: LCCOMB_X11_Y16_N10
\mda_vga_video|r_out[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[3]~17_combout\ = (\mda_vga_video|r_out[3]~reg0_q\ & (((\ega_vga_video|r_out[3]~reg0_q\) # (!\ega_vga_video|r_out[3]~en_q\)))) # (!\mda_vga_video|r_out[3]~reg0_q\ & (!\mda_vga_video|r_out[3]~en_q\ & ((\ega_vga_video|r_out[3]~reg0_q\) # 
-- (!\ega_vga_video|r_out[3]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|r_out[3]~reg0_q\,
	datab => \mda_vga_video|r_out[3]~en_q\,
	datac => \ega_vga_video|r_out[3]~reg0_q\,
	datad => \ega_vga_video|r_out[3]~en_q\,
	combout => \mda_vga_video|r_out[3]~17_combout\);

-- Location: LCCOMB_X11_Y16_N4
\mda_vga_video|r_out[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[3]~18_combout\ = (\mda_vga_video|r_out[3]~16_combout\ & \mda_vga_video|r_out[3]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|r_out[3]~16_combout\,
	datad => \mda_vga_video|r_out[3]~17_combout\,
	combout => \mda_vga_video|r_out[3]~18_combout\);

-- Location: LCCOMB_X11_Y16_N12
\mda_vga_video|r_out[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|r_out[3]~19_combout\ = (\hgc_vga_video|r_out[3]~en_q\) # ((\mda_vga_video|r_out[3]~en_q\) # ((\cga_vga_video|r_out[3]~en_q\) # (\ega_vga_video|r_out[3]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|r_out[3]~en_q\,
	datab => \mda_vga_video|r_out[3]~en_q\,
	datac => \cga_vga_video|r_out[3]~en_q\,
	datad => \ega_vga_video|r_out[3]~en_q\,
	combout => \mda_vga_video|r_out[3]~19_combout\);

-- Location: LCCOMB_X12_Y20_N12
\mda_vga_video|g_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|g_out[3]~enfeeder_combout\);

-- Location: FF_X12_Y20_N13
\mda_vga_video|g_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|g_out[3]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|g_out[3]~en_q\);

-- Location: LCCOMB_X16_Y20_N12
\mda_vga_video|green_pixel~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|green_pixel~1_combout\ = (\SW1~input_o\) # (!\SW0~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW0~input_o\,
	datad => \SW1~input_o\,
	combout => \mda_vga_video|green_pixel~1_combout\);

-- Location: LCCOMB_X21_Y19_N8
\mda_vga_video|RESULT~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~27_combout\ = (!\mda_sync_level|no_video~q\ & (\mda_vga_video|green_pixel~1_combout\ & (\mda_vga_video|blank~q\ & \mda_ram_out|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sync_level|no_video~q\,
	datab => \mda_vga_video|green_pixel~1_combout\,
	datac => \mda_vga_video|blank~q\,
	datad => \mda_ram_out|q\(3),
	combout => \mda_vga_video|RESULT~27_combout\);

-- Location: FF_X21_Y19_N9
\mda_vga_video|g_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|g_out[3]~reg0_q\);

-- Location: LCCOMB_X19_Y16_N26
\ega_vga_video|RESULT~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~11_combout\ = (\ega_vga_video|blank~q\ & (\ega_ram_out|q\(3) & !\ega_sync_level|no_video~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|blank~q\,
	datac => \ega_ram_out|q\(3),
	datad => \ega_sync_level|no_video~q\,
	combout => \ega_vga_video|RESULT~11_combout\);

-- Location: FF_X19_Y16_N27
\ega_vga_video|g_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|g_out[3]~reg0_q\);

-- Location: LCCOMB_X12_Y18_N24
\ega_vga_video|g_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|g_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|g_out[3]~enfeeder_combout\);

-- Location: FF_X12_Y18_N25
\ega_vga_video|g_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|g_out[3]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|g_out[3]~en_q\);

-- Location: LCCOMB_X12_Y20_N22
\mda_vga_video|g_out[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[3]~17_combout\ = (\mda_vga_video|g_out[3]~en_q\ & (\mda_vga_video|g_out[3]~reg0_q\ & ((\ega_vga_video|g_out[3]~reg0_q\) # (!\ega_vga_video|g_out[3]~en_q\)))) # (!\mda_vga_video|g_out[3]~en_q\ & (((\ega_vga_video|g_out[3]~reg0_q\) # 
-- (!\ega_vga_video|g_out[3]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|g_out[3]~en_q\,
	datab => \mda_vga_video|g_out[3]~reg0_q\,
	datac => \ega_vga_video|g_out[3]~reg0_q\,
	datad => \ega_vga_video|g_out[3]~en_q\,
	combout => \mda_vga_video|g_out[3]~17_combout\);

-- Location: LCCOMB_X12_Y16_N6
\cga_vga_video|RESULT~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~23_combout\ = (\cga_vga_video|red_pixel~0_combout\ & (\cga_ram_out|q\(3) & (!\cga_sync_level|no_video~q\ & \cga_vga_video|blank~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|red_pixel~0_combout\,
	datab => \cga_ram_out|q\(3),
	datac => \cga_sync_level|no_video~q\,
	datad => \cga_vga_video|blank~q\,
	combout => \cga_vga_video|RESULT~23_combout\);

-- Location: FF_X12_Y16_N7
\cga_vga_video|g_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|g_out[3]~reg0_q\);

-- Location: LCCOMB_X12_Y20_N18
\hgc_vga_video|g_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|g_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|g_out[3]~enfeeder_combout\);

-- Location: FF_X12_Y20_N19
\hgc_vga_video|g_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|g_out[3]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|g_out[3]~en_q\);

-- Location: LCCOMB_X12_Y21_N30
\cga_vga_video|g_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|g_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|g_out[3]~enfeeder_combout\);

-- Location: FF_X12_Y21_N31
\cga_vga_video|g_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|g_out[3]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|g_out[3]~en_q\);

-- Location: LCCOMB_X16_Y20_N10
\hgc_vga_video|RESULT~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~27_combout\ = (!\hgc_sync_level|no_video~q\ & (\hgc_vga_video|blank~q\ & (\mda_vga_video|green_pixel~1_combout\ & \hgc_ram_out|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|no_video~q\,
	datab => \hgc_vga_video|blank~q\,
	datac => \mda_vga_video|green_pixel~1_combout\,
	datad => \hgc_ram_out|q\(3),
	combout => \hgc_vga_video|RESULT~27_combout\);

-- Location: FF_X16_Y20_N11
\hgc_vga_video|g_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|g_out[3]~reg0_q\);

-- Location: LCCOMB_X12_Y20_N20
\mda_vga_video|g_out[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[3]~16_combout\ = (\cga_vga_video|g_out[3]~reg0_q\ & (((\hgc_vga_video|g_out[3]~reg0_q\)) # (!\hgc_vga_video|g_out[3]~en_q\))) # (!\cga_vga_video|g_out[3]~reg0_q\ & (!\cga_vga_video|g_out[3]~en_q\ & ((\hgc_vga_video|g_out[3]~reg0_q\) # 
-- (!\hgc_vga_video|g_out[3]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|g_out[3]~reg0_q\,
	datab => \hgc_vga_video|g_out[3]~en_q\,
	datac => \cga_vga_video|g_out[3]~en_q\,
	datad => \hgc_vga_video|g_out[3]~reg0_q\,
	combout => \mda_vga_video|g_out[3]~16_combout\);

-- Location: LCCOMB_X12_Y20_N28
\mda_vga_video|g_out[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[3]~18_combout\ = (\mda_vga_video|g_out[3]~17_combout\ & \mda_vga_video|g_out[3]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|g_out[3]~17_combout\,
	datad => \mda_vga_video|g_out[3]~16_combout\,
	combout => \mda_vga_video|g_out[3]~18_combout\);

-- Location: LCCOMB_X12_Y20_N4
\mda_vga_video|g_out[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|g_out[3]~19_combout\ = (\mda_vga_video|g_out[3]~en_q\) # ((\ega_vga_video|g_out[3]~en_q\) # ((\cga_vga_video|g_out[3]~en_q\) # (\hgc_vga_video|g_out[3]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_vga_video|g_out[3]~en_q\,
	datab => \ega_vga_video|g_out[3]~en_q\,
	datac => \cga_vga_video|g_out[3]~en_q\,
	datad => \hgc_vga_video|g_out[3]~en_q\,
	combout => \mda_vga_video|g_out[3]~19_combout\);

-- Location: LCCOMB_X10_Y18_N14
\ega_vga_video|b_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|b_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ega_vga_video|b_out[3]~enfeeder_combout\);

-- Location: FF_X10_Y18_N15
\ega_vga_video|b_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|b_out[3]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|b_out[3]~en_q\);

-- Location: LCCOMB_X19_Y19_N26
\mda_vga_video|RESULT~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|RESULT~23_combout\ = (!\SW0~input_o\ & (\mda_vga_video|blank~q\ & (!\mda_sync_level|no_video~q\ & \mda_ram_out|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW0~input_o\,
	datab => \mda_vga_video|blank~q\,
	datac => \mda_sync_level|no_video~q\,
	datad => \mda_ram_out|q\(1),
	combout => \mda_vga_video|RESULT~23_combout\);

-- Location: FF_X19_Y19_N27
\mda_vga_video|b_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|RESULT~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|b_out[3]~reg0_q\);

-- Location: LCCOMB_X19_Y16_N22
\ega_vga_video|RESULT~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_vga_video|RESULT~12_combout\ = (!\ega_sync_level|no_video~q\ & (\ega_vga_video|blank~q\ & \ega_ram_out|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sync_level|no_video~q\,
	datac => \ega_vga_video|blank~q\,
	datad => \ega_ram_out|q\(1),
	combout => \ega_vga_video|RESULT~12_combout\);

-- Location: FF_X19_Y16_N23
\ega_vga_video|b_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \ega_vga_video|RESULT~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_vga_video|b_out[3]~reg0_q\);

-- Location: LCCOMB_X10_Y16_N18
\mda_vga_video|b_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mda_vga_video|b_out[3]~enfeeder_combout\);

-- Location: FF_X10_Y16_N19
\mda_vga_video|b_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mda_vga_video|b_out[3]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_vga_video|b_out[3]~en_q\);

-- Location: LCCOMB_X10_Y16_N8
\mda_vga_video|b_out[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[3]~17_combout\ = (\ega_vga_video|b_out[3]~en_q\ & (\ega_vga_video|b_out[3]~reg0_q\ & ((\mda_vga_video|b_out[3]~reg0_q\) # (!\mda_vga_video|b_out[3]~en_q\)))) # (!\ega_vga_video|b_out[3]~en_q\ & ((\mda_vga_video|b_out[3]~reg0_q\) # 
-- ((!\mda_vga_video|b_out[3]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_vga_video|b_out[3]~en_q\,
	datab => \mda_vga_video|b_out[3]~reg0_q\,
	datac => \ega_vga_video|b_out[3]~reg0_q\,
	datad => \mda_vga_video|b_out[3]~en_q\,
	combout => \mda_vga_video|b_out[3]~17_combout\);

-- Location: LCCOMB_X16_Y16_N26
\hgc_vga_video|RESULT~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|RESULT~23_combout\ = (!\hgc_sync_level|no_video~q\ & (\hgc_ram_out|q\(1) & (!\SW0~input_o\ & \hgc_vga_video|blank~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sync_level|no_video~q\,
	datab => \hgc_ram_out|q\(1),
	datac => \SW0~input_o\,
	datad => \hgc_vga_video|blank~q\,
	combout => \hgc_vga_video|RESULT~23_combout\);

-- Location: FF_X16_Y16_N27
\hgc_vga_video|b_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|RESULT~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|b_out[3]~reg0_q\);

-- Location: LCCOMB_X10_Y19_N16
\cga_vga_video|b_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|b_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \cga_vga_video|b_out[3]~enfeeder_combout\);

-- Location: FF_X10_Y19_N17
\cga_vga_video|b_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|b_out[3]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|b_out[3]~en_q\);

-- Location: LCCOMB_X12_Y16_N22
\cga_vga_video|RESULT~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_vga_video|RESULT~24_combout\ = (\cga_vga_video|red_pixel~0_combout\ & (\cga_ram_out|q\(1) & (!\cga_sync_level|no_video~q\ & \cga_vga_video|blank~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_vga_video|red_pixel~0_combout\,
	datab => \cga_ram_out|q\(1),
	datac => \cga_sync_level|no_video~q\,
	datad => \cga_vga_video|blank~q\,
	combout => \cga_vga_video|RESULT~24_combout\);

-- Location: FF_X12_Y16_N23
\cga_vga_video|b_out[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \cga_vga_video|RESULT~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_vga_video|b_out[3]~reg0_q\);

-- Location: LCCOMB_X10_Y16_N10
\hgc_vga_video|b_out[3]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_vga_video|b_out[3]~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hgc_vga_video|b_out[3]~enfeeder_combout\);

-- Location: FF_X10_Y16_N11
\hgc_vga_video|b_out[3]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \hgc_vga_video|b_out[3]~enfeeder_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_vga_video|b_out[3]~en_q\);

-- Location: LCCOMB_X10_Y16_N12
\mda_vga_video|b_out[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[3]~16_combout\ = (\hgc_vga_video|b_out[3]~reg0_q\ & (((\cga_vga_video|b_out[3]~reg0_q\)) # (!\cga_vga_video|b_out[3]~en_q\))) # (!\hgc_vga_video|b_out[3]~reg0_q\ & (!\hgc_vga_video|b_out[3]~en_q\ & ((\cga_vga_video|b_out[3]~reg0_q\) # 
-- (!\cga_vga_video|b_out[3]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|b_out[3]~reg0_q\,
	datab => \cga_vga_video|b_out[3]~en_q\,
	datac => \cga_vga_video|b_out[3]~reg0_q\,
	datad => \hgc_vga_video|b_out[3]~en_q\,
	combout => \mda_vga_video|b_out[3]~16_combout\);

-- Location: LCCOMB_X10_Y16_N22
\mda_vga_video|b_out[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[3]~18_combout\ = (\mda_vga_video|b_out[3]~17_combout\ & \mda_vga_video|b_out[3]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_vga_video|b_out[3]~17_combout\,
	datad => \mda_vga_video|b_out[3]~16_combout\,
	combout => \mda_vga_video|b_out[3]~18_combout\);

-- Location: LCCOMB_X10_Y16_N4
\mda_vga_video|b_out[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_vga_video|b_out[3]~19_combout\ = (\hgc_vga_video|b_out[3]~en_q\) # ((\mda_vga_video|b_out[3]~en_q\) # ((\ega_vga_video|b_out[3]~en_q\) # (\cga_vga_video|b_out[3]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_vga_video|b_out[3]~en_q\,
	datab => \mda_vga_video|b_out[3]~en_q\,
	datac => \ega_vga_video|b_out[3]~en_q\,
	datad => \cga_vga_video|b_out[3]~en_q\,
	combout => \mda_vga_video|b_out[3]~19_combout\);

-- Location: LCCOMB_X14_Y6_N4
\cga_ram_in|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_in|process_0~0_combout\ = (!\cga_genlock|col_number\(4) & (((!\cga_genlock|col_number\(2) & !\cga_genlock|col_number\(1))) # (!\cga_genlock|col_number\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|col_number\(3),
	datab => \cga_genlock|col_number\(2),
	datac => \cga_genlock|col_number\(1),
	datad => \cga_genlock|col_number\(4),
	combout => \cga_ram_in|process_0~0_combout\);

-- Location: LCCOMB_X14_Y6_N6
\cga_ram_in|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_in|process_0~1_combout\ = (!\cga_genlock|col_number\(7) & (!\cga_genlock|col_number\(6) & ((\cga_ram_in|process_0~0_combout\) # (!\cga_genlock|col_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|col_number\(7),
	datab => \cga_ram_in|process_0~0_combout\,
	datac => \cga_genlock|col_number\(5),
	datad => \cga_genlock|col_number\(6),
	combout => \cga_ram_in|process_0~1_combout\);

-- Location: LCCOMB_X16_Y5_N24
\cga_genlock|process_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|process_11~2_combout\ = (!\cga_genlock|process_12~9_combout\ & (\cga_genlock|Equal0~0_combout\ & (!\cga_genlock|hcount\(13) & \cga_genlock|process_13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_12~9_combout\,
	datab => \cga_genlock|Equal0~0_combout\,
	datac => \cga_genlock|hcount\(13),
	datad => \cga_genlock|process_13~2_combout\,
	combout => \cga_genlock|process_11~2_combout\);

-- Location: FF_X16_Y5_N25
\cga_genlock|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|process_11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|wren~q\);

-- Location: LCCOMB_X14_Y6_N2
\cga_ram_in|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_in|process_0~2_combout\ = (\cga_genlock|wren~q\ & ((\cga_ram_in|process_0~1_combout\) # ((!\cga_genlock|col_number\(9)) # (!\cga_genlock|col_number\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_ram_in|process_0~1_combout\,
	datab => \cga_genlock|col_number\(8),
	datac => \cga_genlock|col_number\(9),
	datad => \cga_genlock|wren~q\,
	combout => \cga_ram_in|process_0~2_combout\);

-- Location: LCCOMB_X17_Y8_N2
\cga_sram|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector67~0_combout\ = (\cga_sram|Equal0~3_combout\ & (((!\cga_sram|SramRoutine.SramRoutine_Store~q\)))) # (!\cga_sram|Equal0~3_combout\ & (((\cga_sram|LessThan0~1_combout\)) # (!\cga_sram|SramRoutine.SramRoutine_Load~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Load~q\,
	datab => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \cga_sram|LessThan0~1_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|Selector67~0_combout\);

-- Location: LCCOMB_X16_Y7_N18
\cga_sram|store_col~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~18_combout\ = (!\cga_sram|Equal0~3_combout\ & ((\cga_sram|LessThan1~2_combout\ & (\cga_sram|store_col\(7))) # (!\cga_sram|LessThan1~2_combout\ & ((\cga_sram|Add1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|store_col\(7),
	datab => \cga_sram|LessThan1~2_combout\,
	datac => \cga_sram|Equal0~3_combout\,
	datad => \cga_sram|Add1~14_combout\,
	combout => \cga_sram|store_col~18_combout\);

-- Location: LCCOMB_X16_Y7_N22
\cga_sram|store_col~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~19_combout\ = (\cga_sram|store_col~18_combout\) # ((\cga_sram|Equal0~3_combout\ & \cga_sram|SramAddress\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Equal0~3_combout\,
	datac => \cga_sram|SramAddress\(7),
	datad => \cga_sram|store_col~18_combout\,
	combout => \cga_sram|store_col~19_combout\);

-- Location: FF_X16_Y7_N23
\cga_sram|store_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|store_col~19_combout\,
	ena => \cga_sram|store_col[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|store_col\(7));

-- Location: LCCOMB_X16_Y10_N2
\cga_sram|store_col~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~12_combout\ = (!\cga_sram|Equal0~3_combout\ & ((\cga_sram|LessThan1~2_combout\ & (\cga_sram|store_col\(6))) # (!\cga_sram|LessThan1~2_combout\ & ((\cga_sram|Add1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|LessThan1~2_combout\,
	datab => \cga_sram|store_col\(6),
	datac => \cga_sram|Equal0~3_combout\,
	datad => \cga_sram|Add1~12_combout\,
	combout => \cga_sram|store_col~12_combout\);

-- Location: LCCOMB_X16_Y10_N18
\cga_sram|store_col~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~13_combout\ = (\cga_sram|store_col~12_combout\) # ((\cga_sram|SramAddress\(6) & \cga_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(6),
	datac => \cga_sram|Equal0~3_combout\,
	datad => \cga_sram|store_col~12_combout\,
	combout => \cga_sram|store_col~13_combout\);

-- Location: FF_X16_Y10_N19
\cga_sram|store_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|store_col~13_combout\,
	ena => \cga_sram|store_col[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|store_col\(6));

-- Location: LCCOMB_X16_Y7_N2
\cga_sram|store_col~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~14_combout\ = (!\cga_sram|Equal0~3_combout\ & ((\cga_sram|LessThan1~2_combout\ & (\cga_sram|store_col\(5))) # (!\cga_sram|LessThan1~2_combout\ & ((\cga_sram|Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|LessThan1~2_combout\,
	datab => \cga_sram|store_col\(5),
	datac => \cga_sram|Equal0~3_combout\,
	datad => \cga_sram|Add1~10_combout\,
	combout => \cga_sram|store_col~14_combout\);

-- Location: LCCOMB_X16_Y7_N8
\cga_sram|store_col~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~15_combout\ = (\cga_sram|store_col~14_combout\) # ((\cga_sram|Equal0~3_combout\ & \cga_sram|SramAddress\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Equal0~3_combout\,
	datac => \cga_sram|SramAddress\(5),
	datad => \cga_sram|store_col~14_combout\,
	combout => \cga_sram|store_col~15_combout\);

-- Location: FF_X16_Y7_N9
\cga_sram|store_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|store_col~15_combout\,
	ena => \cga_sram|store_col[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|store_col\(5));

-- Location: LCCOMB_X16_Y7_N28
\cga_sram|store_col~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~10_combout\ = (!\cga_sram|Equal0~3_combout\ & ((\cga_sram|LessThan1~2_combout\ & (\cga_sram|store_col\(4))) # (!\cga_sram|LessThan1~2_combout\ & ((\cga_sram|Add1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|store_col\(4),
	datab => \cga_sram|Equal0~3_combout\,
	datac => \cga_sram|Add1~8_combout\,
	datad => \cga_sram|LessThan1~2_combout\,
	combout => \cga_sram|store_col~10_combout\);

-- Location: LCCOMB_X16_Y7_N26
\cga_sram|store_col~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~11_combout\ = (\cga_sram|store_col~10_combout\) # ((\cga_sram|SramAddress\(4) & \cga_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_sram|SramAddress\(4),
	datac => \cga_sram|Equal0~3_combout\,
	datad => \cga_sram|store_col~10_combout\,
	combout => \cga_sram|store_col~11_combout\);

-- Location: FF_X16_Y7_N27
\cga_sram|store_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|store_col~11_combout\,
	ena => \cga_sram|store_col[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|store_col\(4));

-- Location: LCCOMB_X16_Y7_N12
\cga_sram|store_col~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~3_combout\ = (\cga_sram|Equal0~3_combout\ & (((\cga_sram|SramAddress\(0))))) # (!\cga_sram|Equal0~3_combout\ & ((\cga_sram|LessThan1~2_combout\ & (\cga_sram|store_col\(0))) # (!\cga_sram|LessThan1~2_combout\ & 
-- ((!\cga_sram|SramAddress\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Equal0~3_combout\,
	datab => \cga_sram|LessThan1~2_combout\,
	datac => \cga_sram|store_col\(0),
	datad => \cga_sram|SramAddress\(0),
	combout => \cga_sram|store_col~3_combout\);

-- Location: FF_X16_Y7_N13
\cga_sram|store_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|store_col~3_combout\,
	ena => \cga_sram|store_col[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|store_col\(0));

-- Location: LCCOMB_X16_Y7_N24
\cga_sram|store_col~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~6_combout\ = (!\cga_sram|Equal0~3_combout\ & ((\cga_sram|LessThan1~2_combout\ & ((\cga_sram|store_col\(2)))) # (!\cga_sram|LessThan1~2_combout\ & (\cga_sram|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Equal0~3_combout\,
	datab => \cga_sram|Add1~4_combout\,
	datac => \cga_sram|store_col\(2),
	datad => \cga_sram|LessThan1~2_combout\,
	combout => \cga_sram|store_col~6_combout\);

-- Location: LCCOMB_X16_Y7_N14
\cga_sram|store_col~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~7_combout\ = (\cga_sram|store_col~6_combout\) # ((\cga_sram|Equal0~3_combout\ & \cga_sram|SramAddress\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Equal0~3_combout\,
	datac => \cga_sram|SramAddress\(2),
	datad => \cga_sram|store_col~6_combout\,
	combout => \cga_sram|store_col~7_combout\);

-- Location: FF_X16_Y7_N15
\cga_sram|store_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|store_col~7_combout\,
	ena => \cga_sram|store_col[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|store_col\(2));

-- Location: LCCOMB_X16_Y10_N20
\cga_sram|store_col~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~8_combout\ = (!\cga_sram|Equal0~3_combout\ & ((\cga_sram|LessThan1~2_combout\ & ((\cga_sram|store_col\(3)))) # (!\cga_sram|LessThan1~2_combout\ & (\cga_sram|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|Add1~6_combout\,
	datab => \cga_sram|Equal0~3_combout\,
	datac => \cga_sram|store_col\(3),
	datad => \cga_sram|LessThan1~2_combout\,
	combout => \cga_sram|store_col~8_combout\);

-- Location: LCCOMB_X16_Y10_N28
\cga_sram|store_col~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~9_combout\ = (\cga_sram|store_col~8_combout\) # ((\cga_sram|SramAddress\(3) & \cga_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(3),
	datab => \cga_sram|Equal0~3_combout\,
	datad => \cga_sram|store_col~8_combout\,
	combout => \cga_sram|store_col~9_combout\);

-- Location: LCCOMB_X16_Y10_N14
\cga_sram|store_col[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col[3]~feeder_combout\ = \cga_sram|store_col~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_sram|store_col~9_combout\,
	combout => \cga_sram|store_col[3]~feeder_combout\);

-- Location: FF_X16_Y10_N15
\cga_sram|store_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|store_col[3]~feeder_combout\,
	ena => \cga_sram|store_col[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|store_col\(3));

-- Location: LCCOMB_X16_Y10_N0
\cga_sram|store_col~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~4_combout\ = (!\cga_sram|Equal0~3_combout\ & ((\cga_sram|LessThan1~2_combout\ & (\cga_sram|store_col\(1))) # (!\cga_sram|LessThan1~2_combout\ & ((\cga_sram|Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|store_col\(1),
	datab => \cga_sram|Equal0~3_combout\,
	datac => \cga_sram|LessThan1~2_combout\,
	datad => \cga_sram|Add1~2_combout\,
	combout => \cga_sram|store_col~4_combout\);

-- Location: LCCOMB_X16_Y10_N16
\cga_sram|store_col~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~5_combout\ = (\cga_sram|store_col~4_combout\) # ((\cga_sram|SramAddress\(1) & \cga_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(1),
	datab => \cga_sram|Equal0~3_combout\,
	datad => \cga_sram|store_col~4_combout\,
	combout => \cga_sram|store_col~5_combout\);

-- Location: LCCOMB_X16_Y10_N6
\cga_sram|store_col[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col[1]~feeder_combout\ = \cga_sram|store_col~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_sram|store_col~5_combout\,
	combout => \cga_sram|store_col[1]~feeder_combout\);

-- Location: FF_X16_Y10_N7
\cga_sram|store_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|store_col[1]~feeder_combout\,
	ena => \cga_sram|store_col[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|store_col\(1));

-- Location: LCCOMB_X16_Y7_N16
\cga_ram_in|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_in|LessThan1~0_combout\ = (!\cga_sram|store_col\(3) & (((!\cga_sram|store_col\(0) & !\cga_sram|store_col\(1))) # (!\cga_sram|store_col\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|store_col\(0),
	datab => \cga_sram|store_col\(2),
	datac => \cga_sram|store_col\(3),
	datad => \cga_sram|store_col\(1),
	combout => \cga_ram_in|LessThan1~0_combout\);

-- Location: LCCOMB_X16_Y7_N30
\cga_ram_in|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_in|LessThan1~1_combout\ = (!\cga_sram|store_col\(6) & (!\cga_sram|store_col\(5) & ((\cga_ram_in|LessThan1~0_combout\) # (!\cga_sram|store_col\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|store_col\(6),
	datab => \cga_sram|store_col\(5),
	datac => \cga_sram|store_col\(4),
	datad => \cga_ram_in|LessThan1~0_combout\,
	combout => \cga_ram_in|LessThan1~1_combout\);

-- Location: LCCOMB_X16_Y7_N6
\cga_sram|store_col~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~16_combout\ = (!\cga_sram|Equal0~3_combout\ & ((\cga_sram|LessThan1~2_combout\ & (\cga_sram|store_col\(8))) # (!\cga_sram|LessThan1~2_combout\ & ((\cga_sram|Add1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|LessThan1~2_combout\,
	datab => \cga_sram|store_col\(8),
	datac => \cga_sram|Add1~16_combout\,
	datad => \cga_sram|Equal0~3_combout\,
	combout => \cga_sram|store_col~16_combout\);

-- Location: LCCOMB_X16_Y7_N20
\cga_sram|store_col~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|store_col~17_combout\ = (\cga_sram|store_col~16_combout\) # ((\cga_sram|SramAddress\(8) & \cga_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramAddress\(8),
	datab => \cga_sram|Equal0~3_combout\,
	datad => \cga_sram|store_col~16_combout\,
	combout => \cga_sram|store_col~17_combout\);

-- Location: FF_X16_Y7_N21
\cga_sram|store_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|store_col~17_combout\,
	ena => \cga_sram|store_col[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|store_col\(8));

-- Location: LCCOMB_X16_Y7_N0
\cga_ram_in|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_ram_in|LessThan1~2_combout\ = ((\cga_ram_in|LessThan1~1_combout\) # (!\cga_sram|store_col\(8))) # (!\cga_sram|store_col\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|store_col\(7),
	datac => \cga_ram_in|LessThan1~1_combout\,
	datad => \cga_sram|store_col\(8),
	combout => \cga_ram_in|LessThan1~2_combout\);

-- Location: LCCOMB_X16_Y5_N28
\cga_genlock|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Equal1~0_combout\ = (\cga_genlock|hcount\(1) & (\cga_genlock|hcount\(2) & !\cga_genlock|hcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(1),
	datac => \cga_genlock|hcount\(2),
	datad => \cga_genlock|hcount\(0),
	combout => \cga_genlock|Equal1~0_combout\);

-- Location: LCCOMB_X17_Y4_N28
\cga_genlock|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Equal2~0_combout\ = (!\cga_genlock|hcount\(2) & (!\cga_genlock|hcount\(1) & !\cga_genlock|hcount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|hcount\(2),
	datac => \cga_genlock|hcount\(1),
	datad => \cga_genlock|hcount\(0),
	combout => \cga_genlock|Equal2~0_combout\);

-- Location: IOIBUF_X13_Y0_N15
\SG~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SG,
	o => \SG~input_o\);

-- Location: LCCOMB_X17_Y4_N18
\cga_genlock|i~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~14_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_17:i[0]~q\ $ (((!\cga_genlock|Equal2~0_combout\ & \SG~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Equal1~0_combout\,
	datab => \cga_genlock|Equal2~0_combout\,
	datac => \cga_genlock|process_17:i[0]~q\,
	datad => \SG~input_o\,
	combout => \cga_genlock|i~14_combout\);

-- Location: FF_X17_Y4_N19
\cga_genlock|process_17:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_17:i[0]~q\);

-- Location: LCCOMB_X16_Y4_N14
\cga_genlock|i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~12_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_17:i[1]~q\ $ (\cga_genlock|process_17:i[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|Equal1~0_combout\,
	datac => \cga_genlock|process_17:i[1]~q\,
	datad => \cga_genlock|process_17:i[0]~q\,
	combout => \cga_genlock|i~12_combout\);

-- Location: LCCOMB_X17_Y4_N0
\cga_genlock|i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~13_combout\ = (\SG~input_o\ & ((\cga_genlock|hcount\(2)) # ((\cga_genlock|hcount\(1)) # (\cga_genlock|hcount\(0))))) # (!\SG~input_o\ & (\cga_genlock|hcount\(2) & (\cga_genlock|hcount\(1) & !\cga_genlock|hcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SG~input_o\,
	datab => \cga_genlock|hcount\(2),
	datac => \cga_genlock|hcount\(1),
	datad => \cga_genlock|hcount\(0),
	combout => \cga_genlock|i~13_combout\);

-- Location: FF_X16_Y4_N15
\cga_genlock|process_17:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~12_combout\,
	ena => \cga_genlock|i~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_17:i[1]~q\);

-- Location: LCCOMB_X16_Y4_N26
\cga_genlock|i~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~15_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_17:i[2]~q\ $ (((\cga_genlock|process_17:i[1]~q\ & \cga_genlock|process_17:i[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_17:i[1]~q\,
	datab => \cga_genlock|Equal1~0_combout\,
	datac => \cga_genlock|process_17:i[2]~q\,
	datad => \cga_genlock|process_17:i[0]~q\,
	combout => \cga_genlock|i~15_combout\);

-- Location: FF_X16_Y4_N27
\cga_genlock|process_17:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~15_combout\,
	ena => \cga_genlock|i~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_17:i[2]~q\);

-- Location: FF_X17_Y2_N19
\cga_genlock|sample_adj[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \cga_genlock|sample_ticks\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|sample_adj\(0));

-- Location: LCCOMB_X17_Y2_N22
\cga_genlock|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add7~0_combout\ = \cga_genlock|sample_ticks\(0) $ (!\cga_genlock|sample_ticks\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|sample_ticks\(0),
	datad => \cga_genlock|sample_ticks\(1),
	combout => \cga_genlock|Add7~0_combout\);

-- Location: FF_X17_Y2_N23
\cga_genlock|sample_adj[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Add7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|sample_adj\(1));

-- Location: LCCOMB_X17_Y4_N8
\cga_genlock|LessThan17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan17~0_combout\ = (\cga_genlock|process_17:i[1]~q\ & (((\cga_genlock|process_17:i[0]~q\ & \cga_genlock|sample_adj\(0))) # (!\cga_genlock|sample_adj\(1)))) # (!\cga_genlock|process_17:i[1]~q\ & (\cga_genlock|process_17:i[0]~q\ & 
-- (\cga_genlock|sample_adj\(0) & !\cga_genlock|sample_adj\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_17:i[1]~q\,
	datab => \cga_genlock|process_17:i[0]~q\,
	datac => \cga_genlock|sample_adj\(0),
	datad => \cga_genlock|sample_adj\(1),
	combout => \cga_genlock|LessThan17~0_combout\);

-- Location: LCCOMB_X16_Y4_N10
\cga_genlock|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add19~0_combout\ = \cga_genlock|process_17:i[3]~q\ $ (((\cga_genlock|process_17:i[2]~q\ & (\cga_genlock|process_17:i[1]~q\ & \cga_genlock|process_17:i[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_17:i[2]~q\,
	datab => \cga_genlock|process_17:i[3]~q\,
	datac => \cga_genlock|process_17:i[1]~q\,
	datad => \cga_genlock|process_17:i[0]~q\,
	combout => \cga_genlock|Add19~0_combout\);

-- Location: LCCOMB_X16_Y4_N4
\cga_genlock|i~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~25_combout\ = (\cga_genlock|Add19~0_combout\ & (((\cga_genlock|hcount\(0)) # (!\cga_genlock|hcount\(2))) # (!\cga_genlock|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(1),
	datab => \cga_genlock|hcount\(2),
	datac => \cga_genlock|hcount\(0),
	datad => \cga_genlock|Add19~0_combout\,
	combout => \cga_genlock|i~25_combout\);

-- Location: FF_X16_Y4_N5
\cga_genlock|process_17:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~25_combout\,
	ena => \cga_genlock|i~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_17:i[3]~q\);

-- Location: LCCOMB_X16_Y4_N0
\cga_genlock|LessThan17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan17~1_combout\ = (\cga_genlock|process_17:i[2]~q\) # ((\cga_genlock|LessThan17~0_combout\) # (\cga_genlock|process_17:i[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_17:i[2]~q\,
	datab => \cga_genlock|LessThan17~0_combout\,
	datac => \cga_genlock|process_17:i[3]~q\,
	combout => \cga_genlock|LessThan17~1_combout\);

-- Location: FF_X16_Y4_N1
\cga_genlock|rgbi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|LessThan17~1_combout\,
	ena => \cga_genlock|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|rgbi\(0));

-- Location: LCCOMB_X16_Y5_N22
\cga_genlock|pixel[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|pixel[4]~feeder_combout\ = \cga_genlock|rgbi\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|rgbi\(0),
	combout => \cga_genlock|pixel[4]~feeder_combout\);

-- Location: FF_X16_Y5_N23
\cga_genlock|pixel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|pixel[4]~feeder_combout\,
	ena => \cga_genlock|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|pixel\(4));

-- Location: IOIBUF_X5_Y0_N15
\PB~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PB,
	o => \PB~input_o\);

-- Location: LCCOMB_X17_Y4_N30
\cga_genlock|i~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~22_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_16:i[0]~q\ $ (((\PB~input_o\ & !\cga_genlock|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Equal1~0_combout\,
	datab => \PB~input_o\,
	datac => \cga_genlock|process_16:i[0]~q\,
	datad => \cga_genlock|Equal2~0_combout\,
	combout => \cga_genlock|i~22_combout\);

-- Location: FF_X17_Y4_N31
\cga_genlock|process_16:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_16:i[0]~q\);

-- Location: LCCOMB_X17_Y3_N16
\cga_genlock|i~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~20_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_16:i[0]~q\ $ (\cga_genlock|process_16:i[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_16:i[0]~q\,
	datac => \cga_genlock|process_16:i[1]~q\,
	datad => \cga_genlock|Equal1~0_combout\,
	combout => \cga_genlock|i~20_combout\);

-- Location: LCCOMB_X17_Y3_N4
\cga_genlock|i~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~21_combout\ = (\cga_genlock|hcount\(2) & ((\PB~input_o\) # ((\cga_genlock|hcount\(1) & !\cga_genlock|hcount\(0))))) # (!\cga_genlock|hcount\(2) & (\PB~input_o\ & ((\cga_genlock|hcount\(1)) # (\cga_genlock|hcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(2),
	datab => \PB~input_o\,
	datac => \cga_genlock|hcount\(1),
	datad => \cga_genlock|hcount\(0),
	combout => \cga_genlock|i~21_combout\);

-- Location: FF_X17_Y3_N17
\cga_genlock|process_16:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~20_combout\,
	ena => \cga_genlock|i~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_16:i[1]~q\);

-- Location: LCCOMB_X17_Y3_N26
\cga_genlock|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add18~0_combout\ = (\cga_genlock|process_16:i[0]~q\ & \cga_genlock|process_16:i[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|process_16:i[0]~q\,
	datad => \cga_genlock|process_16:i[1]~q\,
	combout => \cga_genlock|Add18~0_combout\);

-- Location: LCCOMB_X17_Y3_N30
\cga_genlock|i~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~27_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_16:i[2]~q\ $ (((\cga_genlock|process_16:i[0]~q\ & \cga_genlock|process_16:i[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_16:i[0]~q\,
	datab => \cga_genlock|Equal1~0_combout\,
	datac => \cga_genlock|process_16:i[2]~q\,
	datad => \cga_genlock|process_16:i[1]~q\,
	combout => \cga_genlock|i~27_combout\);

-- Location: FF_X17_Y3_N31
\cga_genlock|process_16:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~27_combout\,
	ena => \cga_genlock|i~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_16:i[2]~q\);

-- Location: LCCOMB_X17_Y3_N28
\cga_genlock|i~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~23_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_16:i[3]~q\ $ (((\cga_genlock|Add18~0_combout\ & \cga_genlock|process_16:i[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Add18~0_combout\,
	datab => \cga_genlock|Equal1~0_combout\,
	datac => \cga_genlock|process_16:i[3]~q\,
	datad => \cga_genlock|process_16:i[2]~q\,
	combout => \cga_genlock|i~23_combout\);

-- Location: FF_X17_Y3_N29
\cga_genlock|process_16:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~23_combout\,
	ena => \cga_genlock|i~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_16:i[3]~q\);

-- Location: LCCOMB_X17_Y3_N18
\cga_genlock|LessThan16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan16~0_combout\ = (\cga_genlock|process_16:i[1]~q\ & (((\cga_genlock|sample_adj\(0) & \cga_genlock|process_16:i[0]~q\)) # (!\cga_genlock|sample_adj\(1)))) # (!\cga_genlock|process_16:i[1]~q\ & (\cga_genlock|sample_adj\(0) & 
-- (\cga_genlock|process_16:i[0]~q\ & !\cga_genlock|sample_adj\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|sample_adj\(0),
	datab => \cga_genlock|process_16:i[1]~q\,
	datac => \cga_genlock|process_16:i[0]~q\,
	datad => \cga_genlock|sample_adj\(1),
	combout => \cga_genlock|LessThan16~0_combout\);

-- Location: LCCOMB_X16_Y3_N4
\cga_genlock|LessThan16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan16~1_combout\ = (\cga_genlock|process_16:i[3]~q\) # ((\cga_genlock|process_16:i[2]~q\) # (\cga_genlock|LessThan16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_16:i[3]~q\,
	datac => \cga_genlock|process_16:i[2]~q\,
	datad => \cga_genlock|LessThan16~0_combout\,
	combout => \cga_genlock|LessThan16~1_combout\);

-- Location: FF_X16_Y3_N5
\cga_genlock|rgbi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|LessThan16~1_combout\,
	ena => \cga_genlock|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|rgbi\(1));

-- Location: LCCOMB_X16_Y5_N10
\cga_genlock|pixel[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|pixel[1]~feeder_combout\ = \cga_genlock|rgbi\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|rgbi\(1),
	combout => \cga_genlock|pixel[1]~feeder_combout\);

-- Location: FF_X16_Y5_N11
\cga_genlock|pixel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|pixel[1]~feeder_combout\,
	ena => \cga_genlock|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|pixel\(1));

-- Location: IOIBUF_X18_Y0_N15
\PR~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PR,
	o => \PR~input_o\);

-- Location: LCCOMB_X17_Y4_N22
\cga_genlock|i~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~10_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|i\(0) $ (((\PR~input_o\ & !\cga_genlock|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Equal1~0_combout\,
	datab => \PR~input_o\,
	datac => \cga_genlock|i\(0),
	datad => \cga_genlock|Equal2~0_combout\,
	combout => \cga_genlock|i~10_combout\);

-- Location: FF_X17_Y4_N23
\cga_genlock|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|i\(0));

-- Location: LCCOMB_X17_Y4_N24
\cga_genlock|i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~8_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|i\(1) $ (\cga_genlock|i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Equal1~0_combout\,
	datac => \cga_genlock|i\(1),
	datad => \cga_genlock|i\(0),
	combout => \cga_genlock|i~8_combout\);

-- Location: LCCOMB_X17_Y4_N26
\cga_genlock|i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~9_combout\ = (\cga_genlock|hcount\(1) & ((\PR~input_o\) # ((\cga_genlock|hcount\(2) & !\cga_genlock|hcount\(0))))) # (!\cga_genlock|hcount\(1) & (\PR~input_o\ & ((\cga_genlock|hcount\(2)) # (\cga_genlock|hcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(1),
	datab => \cga_genlock|hcount\(2),
	datac => \PR~input_o\,
	datad => \cga_genlock|hcount\(0),
	combout => \cga_genlock|i~9_combout\);

-- Location: FF_X17_Y4_N25
\cga_genlock|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~8_combout\,
	ena => \cga_genlock|i~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|i\(1));

-- Location: LCCOMB_X17_Y4_N4
\cga_genlock|i~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~24_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|i\(2) $ (((\cga_genlock|i\(1) & \cga_genlock|i\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Equal1~0_combout\,
	datab => \cga_genlock|i\(1),
	datac => \cga_genlock|i\(2),
	datad => \cga_genlock|i\(0),
	combout => \cga_genlock|i~24_combout\);

-- Location: FF_X17_Y4_N5
\cga_genlock|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~24_combout\,
	ena => \cga_genlock|i~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|i\(2));

-- Location: LCCOMB_X17_Y4_N10
\cga_genlock|LessThan14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan14~0_combout\ = (\cga_genlock|sample_adj\(1) & (\cga_genlock|i\(1) & (\cga_genlock|sample_adj\(0) & \cga_genlock|i\(0)))) # (!\cga_genlock|sample_adj\(1) & ((\cga_genlock|i\(1)) # ((\cga_genlock|sample_adj\(0) & \cga_genlock|i\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|sample_adj\(1),
	datab => \cga_genlock|i\(1),
	datac => \cga_genlock|sample_adj\(0),
	datad => \cga_genlock|i\(0),
	combout => \cga_genlock|LessThan14~0_combout\);

-- Location: LCCOMB_X17_Y4_N16
\cga_genlock|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add16~0_combout\ = (\cga_genlock|i\(1) & \cga_genlock|i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|i\(1),
	datad => \cga_genlock|i\(0),
	combout => \cga_genlock|Add16~0_combout\);

-- Location: LCCOMB_X17_Y4_N12
\cga_genlock|i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~11_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|i\(3) $ (((\cga_genlock|i\(2) & \cga_genlock|Add16~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Equal1~0_combout\,
	datab => \cga_genlock|i\(2),
	datac => \cga_genlock|i\(3),
	datad => \cga_genlock|Add16~0_combout\,
	combout => \cga_genlock|i~11_combout\);

-- Location: FF_X17_Y4_N13
\cga_genlock|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~11_combout\,
	ena => \cga_genlock|i~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|i\(3));

-- Location: LCCOMB_X16_Y4_N12
\cga_genlock|LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan14~1_combout\ = (\cga_genlock|i\(2)) # ((\cga_genlock|LessThan14~0_combout\) # (\cga_genlock|i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|i\(2),
	datab => \cga_genlock|LessThan14~0_combout\,
	datac => \cga_genlock|i\(3),
	combout => \cga_genlock|LessThan14~1_combout\);

-- Location: FF_X16_Y4_N13
\cga_genlock|rgbi[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|LessThan14~1_combout\,
	ena => \cga_genlock|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|rgbi\(3));

-- Location: IOIBUF_X16_Y0_N22
\PG~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PG,
	o => \PG~input_o\);

-- Location: LCCOMB_X17_Y4_N20
\cga_genlock|i~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~18_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_15:i[0]~q\ $ (((\PG~input_o\ & !\cga_genlock|Equal2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Equal1~0_combout\,
	datab => \PG~input_o\,
	datac => \cga_genlock|process_15:i[0]~q\,
	datad => \cga_genlock|Equal2~0_combout\,
	combout => \cga_genlock|i~18_combout\);

-- Location: FF_X17_Y4_N21
\cga_genlock|process_15:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_15:i[0]~q\);

-- Location: LCCOMB_X17_Y3_N12
\cga_genlock|i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~16_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_15:i[0]~q\ $ (\cga_genlock|process_15:i[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cga_genlock|process_15:i[0]~q\,
	datac => \cga_genlock|process_15:i[1]~q\,
	datad => \cga_genlock|Equal1~0_combout\,
	combout => \cga_genlock|i~16_combout\);

-- Location: LCCOMB_X17_Y3_N24
\cga_genlock|i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~17_combout\ = (\cga_genlock|hcount\(2) & ((\PG~input_o\) # ((\cga_genlock|hcount\(1) & !\cga_genlock|hcount\(0))))) # (!\cga_genlock|hcount\(2) & (\PG~input_o\ & ((\cga_genlock|hcount\(1)) # (\cga_genlock|hcount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|hcount\(2),
	datab => \PG~input_o\,
	datac => \cga_genlock|hcount\(1),
	datad => \cga_genlock|hcount\(0),
	combout => \cga_genlock|i~17_combout\);

-- Location: FF_X17_Y3_N13
\cga_genlock|process_15:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~16_combout\,
	ena => \cga_genlock|i~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_15:i[1]~q\);

-- Location: LCCOMB_X17_Y3_N20
\cga_genlock|LessThan15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan15~0_combout\ = (\cga_genlock|sample_adj\(1) & (\cga_genlock|process_15:i[1]~q\ & (\cga_genlock|process_15:i[0]~q\ & \cga_genlock|sample_adj\(0)))) # (!\cga_genlock|sample_adj\(1) & ((\cga_genlock|process_15:i[1]~q\) # 
-- ((\cga_genlock|process_15:i[0]~q\ & \cga_genlock|sample_adj\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|sample_adj\(1),
	datab => \cga_genlock|process_15:i[1]~q\,
	datac => \cga_genlock|process_15:i[0]~q\,
	datad => \cga_genlock|sample_adj\(0),
	combout => \cga_genlock|LessThan15~0_combout\);

-- Location: LCCOMB_X17_Y3_N8
\cga_genlock|i~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~26_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_15:i[2]~q\ $ (((\cga_genlock|process_15:i[1]~q\ & \cga_genlock|process_15:i[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|process_15:i[1]~q\,
	datab => \cga_genlock|process_15:i[0]~q\,
	datac => \cga_genlock|process_15:i[2]~q\,
	datad => \cga_genlock|Equal1~0_combout\,
	combout => \cga_genlock|i~26_combout\);

-- Location: FF_X17_Y3_N9
\cga_genlock|process_15:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~26_combout\,
	ena => \cga_genlock|i~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_15:i[2]~q\);

-- Location: LCCOMB_X17_Y3_N10
\cga_genlock|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Add17~0_combout\ = (\cga_genlock|process_15:i[0]~q\ & \cga_genlock|process_15:i[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_genlock|process_15:i[0]~q\,
	datad => \cga_genlock|process_15:i[1]~q\,
	combout => \cga_genlock|Add17~0_combout\);

-- Location: LCCOMB_X17_Y3_N22
\cga_genlock|i~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|i~19_combout\ = (!\cga_genlock|Equal1~0_combout\ & (\cga_genlock|process_15:i[3]~q\ $ (((\cga_genlock|Add17~0_combout\ & \cga_genlock|process_15:i[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|Add17~0_combout\,
	datab => \cga_genlock|process_15:i[2]~q\,
	datac => \cga_genlock|process_15:i[3]~q\,
	datad => \cga_genlock|Equal1~0_combout\,
	combout => \cga_genlock|i~19_combout\);

-- Location: FF_X17_Y3_N23
\cga_genlock|process_15:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|i~19_combout\,
	ena => \cga_genlock|i~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|process_15:i[3]~q\);

-- Location: LCCOMB_X16_Y3_N14
\cga_genlock|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|LessThan15~1_combout\ = (\cga_genlock|LessThan15~0_combout\) # ((\cga_genlock|process_15:i[2]~q\) # (\cga_genlock|process_15:i[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|LessThan15~0_combout\,
	datac => \cga_genlock|process_15:i[2]~q\,
	datad => \cga_genlock|process_15:i[3]~q\,
	combout => \cga_genlock|LessThan15~1_combout\);

-- Location: FF_X16_Y3_N15
\cga_genlock|rgbi[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|LessThan15~1_combout\,
	ena => \cga_genlock|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|rgbi\(2));

-- Location: LCCOMB_X16_Y5_N26
\cga_genlock|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Mux3~0_combout\ = (\cga_genlock|rgbi\(0)) # ((\cga_genlock|rgbi\(3) & (!\cga_genlock|rgbi\(1) & \cga_genlock|rgbi\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|rgbi\(3),
	datab => \cga_genlock|rgbi\(1),
	datac => \cga_genlock|rgbi\(2),
	datad => \cga_genlock|rgbi\(0),
	combout => \cga_genlock|Mux3~0_combout\);

-- Location: FF_X16_Y5_N27
\cga_genlock|pixel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Mux3~0_combout\,
	ena => \cga_genlock|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|pixel\(2));

-- Location: LCCOMB_X16_Y5_N16
\cga_genlock|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|Mux2~0_combout\ = (\cga_genlock|rgbi\(2) & (((\cga_genlock|rgbi\(1)) # (\cga_genlock|rgbi\(0))) # (!\cga_genlock|rgbi\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_genlock|rgbi\(3),
	datab => \cga_genlock|rgbi\(1),
	datac => \cga_genlock|rgbi\(2),
	datad => \cga_genlock|rgbi\(0),
	combout => \cga_genlock|Mux2~0_combout\);

-- Location: FF_X16_Y5_N17
\cga_genlock|pixel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|Mux2~0_combout\,
	ena => \cga_genlock|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|pixel\(3));

-- Location: LCCOMB_X16_Y5_N12
\cga_genlock|pixel[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_genlock|pixel[5]~feeder_combout\ = \cga_genlock|rgbi\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_genlock|rgbi\(3),
	combout => \cga_genlock|pixel[5]~feeder_combout\);

-- Location: FF_X16_Y5_N13
\cga_genlock|pixel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \cga_genlock|pixel[5]~feeder_combout\,
	ena => \cga_genlock|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_genlock|pixel\(5));

-- Location: M9K_X15_Y7_N0
\cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena3",
	clk1_input_clock_enable => "ena3",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 811,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 811,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cga_ram_in|process_0~2_combout\,
	portbre => VCC,
	clk0 => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \cga_ram_in|process_0~2_combout\,
	ena1 => \cga_sram|Selector67~0_combout\,
	ena3 => \cga_ram_in|LessThan1~2_combout\,
	portadatain => \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y10_N22
\cga_sram|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|Selector52~0_combout\ = (\cga_sram|SramRoutine.SramRoutine_Store~q\ & !\cga_sram|LessThan1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \cga_sram|LessThan1~2_combout\,
	combout => \cga_sram|Selector52~0_combout\);

-- Location: LCCOMB_X21_Y10_N28
\cga_sram|SramDat[15]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramDat[15]~enfeeder_combout\ = \cga_sram|Selector52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cga_sram|Selector52~0_combout\,
	combout => \cga_sram|SramDat[15]~enfeeder_combout\);

-- Location: FF_X21_Y10_N29
\cga_sram|SramDat[15]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramDat[15]~enfeeder_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat[15]~en_q\);

-- Location: LCCOMB_X14_Y11_N26
\hgc_ram_in|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_in|process_0~3_combout\ = (!\hgc_genlock|col_number\(4) & (((!\hgc_genlock|col_number\(2) & !\hgc_genlock|col_number\(1))) # (!\hgc_genlock|col_number\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(2),
	datab => \hgc_genlock|col_number\(3),
	datac => \hgc_genlock|col_number\(4),
	datad => \hgc_genlock|col_number\(1),
	combout => \hgc_ram_in|process_0~3_combout\);

-- Location: LCCOMB_X14_Y11_N14
\hgc_ram_in|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_in|process_0~5_combout\ = (!\hgc_genlock|col_number\(6) & (!\hgc_genlock|col_number\(7) & ((\hgc_ram_in|process_0~3_combout\) # (!\hgc_genlock|col_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_ram_in|process_0~3_combout\,
	datab => \hgc_genlock|col_number\(6),
	datac => \hgc_genlock|col_number\(5),
	datad => \hgc_genlock|col_number\(7),
	combout => \hgc_ram_in|process_0~5_combout\);

-- Location: LCCOMB_X12_Y8_N4
\hgc_genlock|process_12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_12~3_combout\ = (!\hgc_genlock|hcount\(2) & (!\hgc_genlock|hcount\(0) & !\hgc_genlock|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(2),
	datac => \hgc_genlock|hcount\(0),
	datad => \hgc_genlock|hcount\(1),
	combout => \hgc_genlock|process_12~3_combout\);

-- Location: LCCOMB_X12_Y8_N8
\hgc_genlock|process_12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|process_12~4_combout\ = (\hgc_genlock|process_12~3_combout\ & (!\hgc_genlock|process_13~4_combout\ & \hgc_genlock|process_12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|process_12~3_combout\,
	datac => \hgc_genlock|process_13~4_combout\,
	datad => \hgc_genlock|process_12~2_combout\,
	combout => \hgc_genlock|process_12~4_combout\);

-- Location: FF_X12_Y8_N9
\hgc_genlock|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|process_12~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|wren~q\);

-- Location: LCCOMB_X14_Y11_N24
\hgc_ram_in|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_in|process_0~4_combout\ = (\hgc_genlock|wren~q\ & (((\hgc_ram_in|process_0~5_combout\) # (!\hgc_genlock|col_number\(9))) # (!\hgc_genlock|col_number\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|col_number\(8),
	datab => \hgc_genlock|col_number\(9),
	datac => \hgc_ram_in|process_0~5_combout\,
	datad => \hgc_genlock|wren~q\,
	combout => \hgc_ram_in|process_0~4_combout\);

-- Location: LCCOMB_X17_Y12_N4
\hgc_sram|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector67~0_combout\ = (\hgc_sram|Equal0~5_combout\ & (!\hgc_sram|SramRoutine.SramRoutine_Store~q\)) # (!\hgc_sram|Equal0~5_combout\ & (((\hgc_sram|LessThan0~2_combout\) # (!\hgc_sram|SramRoutine.SramRoutine_Load~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	datab => \hgc_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan0~2_combout\,
	combout => \hgc_sram|Selector67~0_combout\);

-- Location: LCCOMB_X17_Y14_N12
\hgc_sram|store_col~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~27_combout\ = (\hgc_sram|Equal0~5_combout\ & (((\hgc_sram|SramAddress\(8))))) # (!\hgc_sram|Equal0~5_combout\ & (\hgc_sram|store_col\(8) & ((\hgc_sram|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|store_col\(8),
	datab => \hgc_sram|SramAddress\(8),
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~27_combout\);

-- Location: LCCOMB_X17_Y14_N2
\hgc_sram|store_col~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~36_combout\ = (\hgc_sram|store_col~27_combout\) # ((!\hgc_sram|Equal0~5_combout\ & (!\hgc_sram|LessThan1~3_combout\ & \hgc_sram|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Equal0~5_combout\,
	datab => \hgc_sram|LessThan1~3_combout\,
	datac => \hgc_sram|Add1~16_combout\,
	datad => \hgc_sram|store_col~27_combout\,
	combout => \hgc_sram|store_col~36_combout\);

-- Location: LCCOMB_X17_Y12_N14
\hgc_sram|store_col[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col[7]~20_combout\ = (\hgc_sync_level|video_enable~q\ & \hgc_sram|SramRoutine.SramRoutine_Store~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_sync_level|video_enable~q\,
	datad => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	combout => \hgc_sram|store_col[7]~20_combout\);

-- Location: FF_X17_Y14_N3
\hgc_sram|store_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|store_col~36_combout\,
	ena => \hgc_sram|store_col[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|store_col\(8));

-- Location: LCCOMB_X17_Y14_N10
\hgc_sram|store_col~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~28_combout\ = (\hgc_sram|Equal0~5_combout\ & (((\hgc_sram|SramAddress\(7))))) # (!\hgc_sram|Equal0~5_combout\ & (\hgc_sram|store_col\(7) & ((\hgc_sram|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|store_col\(7),
	datab => \hgc_sram|SramAddress\(7),
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~28_combout\);

-- Location: LCCOMB_X17_Y14_N8
\hgc_sram|store_col~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~37_combout\ = (\hgc_sram|store_col~28_combout\) # ((!\hgc_sram|Equal0~5_combout\ & (!\hgc_sram|LessThan1~3_combout\ & \hgc_sram|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|Equal0~5_combout\,
	datab => \hgc_sram|LessThan1~3_combout\,
	datac => \hgc_sram|Add1~14_combout\,
	datad => \hgc_sram|store_col~28_combout\,
	combout => \hgc_sram|store_col~37_combout\);

-- Location: FF_X17_Y14_N9
\hgc_sram|store_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|store_col~37_combout\,
	ena => \hgc_sram|store_col[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|store_col\(7));

-- Location: LCCOMB_X16_Y11_N8
\hgc_sram|store_col~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~24_combout\ = (\hgc_sram|Equal0~5_combout\ & (((\hgc_sram|SramAddress\(4))))) # (!\hgc_sram|Equal0~5_combout\ & (\hgc_sram|store_col\(4) & ((\hgc_sram|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|store_col\(4),
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|SramAddress\(4),
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~24_combout\);

-- Location: LCCOMB_X16_Y11_N12
\hgc_sram|store_col~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~33_combout\ = (\hgc_sram|store_col~24_combout\) # ((!\hgc_sram|LessThan1~3_combout\ & (!\hgc_sram|Equal0~5_combout\ & \hgc_sram|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|LessThan1~3_combout\,
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|store_col~24_combout\,
	datad => \hgc_sram|Add1~8_combout\,
	combout => \hgc_sram|store_col~33_combout\);

-- Location: FF_X16_Y11_N13
\hgc_sram|store_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|store_col~33_combout\,
	ena => \hgc_sram|store_col[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|store_col\(4));

-- Location: LCCOMB_X16_Y11_N6
\hgc_sram|store_col~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~23_combout\ = (\hgc_sram|Equal0~5_combout\ & (\hgc_sram|SramAddress\(3))) # (!\hgc_sram|Equal0~5_combout\ & (((\hgc_sram|store_col\(3) & \hgc_sram|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(3),
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|store_col\(3),
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~23_combout\);

-- Location: LCCOMB_X16_Y11_N26
\hgc_sram|store_col~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~32_combout\ = (\hgc_sram|store_col~23_combout\) # ((!\hgc_sram|LessThan1~3_combout\ & (!\hgc_sram|Equal0~5_combout\ & \hgc_sram|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|LessThan1~3_combout\,
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|Add1~6_combout\,
	datad => \hgc_sram|store_col~23_combout\,
	combout => \hgc_sram|store_col~32_combout\);

-- Location: FF_X16_Y11_N27
\hgc_sram|store_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|store_col~32_combout\,
	ena => \hgc_sram|store_col[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|store_col\(3));

-- Location: LCCOMB_X16_Y11_N28
\hgc_sram|store_col~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~29_combout\ = (\hgc_sram|Equal0~5_combout\ & (\hgc_sram|SramAddress\(0))) # (!\hgc_sram|Equal0~5_combout\ & ((\hgc_sram|LessThan1~3_combout\ & ((\hgc_sram|store_col\(0)))) # (!\hgc_sram|LessThan1~3_combout\ & 
-- (!\hgc_sram|SramAddress\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(0),
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|store_col\(0),
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~29_combout\);

-- Location: FF_X16_Y11_N29
\hgc_sram|store_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|store_col~29_combout\,
	ena => \hgc_sram|store_col[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|store_col\(0));

-- Location: LCCOMB_X16_Y11_N4
\hgc_sram|store_col~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~21_combout\ = (\hgc_sram|Equal0~5_combout\ & (((\hgc_sram|SramAddress\(1))))) # (!\hgc_sram|Equal0~5_combout\ & (\hgc_sram|store_col\(1) & ((\hgc_sram|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|store_col\(1),
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|SramAddress\(1),
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~21_combout\);

-- Location: LCCOMB_X16_Y11_N22
\hgc_sram|store_col~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~30_combout\ = (\hgc_sram|store_col~21_combout\) # ((!\hgc_sram|LessThan1~3_combout\ & (!\hgc_sram|Equal0~5_combout\ & \hgc_sram|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|LessThan1~3_combout\,
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|store_col~21_combout\,
	datad => \hgc_sram|Add1~2_combout\,
	combout => \hgc_sram|store_col~30_combout\);

-- Location: FF_X16_Y11_N23
\hgc_sram|store_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|store_col~30_combout\,
	ena => \hgc_sram|store_col[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|store_col\(1));

-- Location: LCCOMB_X16_Y11_N24
\hgc_sram|store_col~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~22_combout\ = (\hgc_sram|Equal0~5_combout\ & (\hgc_sram|SramAddress\(2))) # (!\hgc_sram|Equal0~5_combout\ & (((\hgc_sram|store_col\(2) & \hgc_sram|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(2),
	datab => \hgc_sram|store_col\(2),
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~22_combout\);

-- Location: LCCOMB_X16_Y11_N16
\hgc_sram|store_col~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~31_combout\ = (\hgc_sram|store_col~22_combout\) # ((!\hgc_sram|LessThan1~3_combout\ & (!\hgc_sram|Equal0~5_combout\ & \hgc_sram|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|LessThan1~3_combout\,
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|Add1~4_combout\,
	datad => \hgc_sram|store_col~22_combout\,
	combout => \hgc_sram|store_col~31_combout\);

-- Location: FF_X16_Y11_N17
\hgc_sram|store_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|store_col~31_combout\,
	ena => \hgc_sram|store_col[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|store_col\(2));

-- Location: LCCOMB_X16_Y11_N2
\hgc_ram_in|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_in|LessThan1~0_combout\ = (!\hgc_sram|store_col\(3) & (((!\hgc_sram|store_col\(0) & !\hgc_sram|store_col\(1))) # (!\hgc_sram|store_col\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|store_col\(3),
	datab => \hgc_sram|store_col\(0),
	datac => \hgc_sram|store_col\(1),
	datad => \hgc_sram|store_col\(2),
	combout => \hgc_ram_in|LessThan1~0_combout\);

-- Location: LCCOMB_X16_Y11_N20
\hgc_sram|store_col~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~26_combout\ = (\hgc_sram|Equal0~5_combout\ & (\hgc_sram|SramAddress\(5))) # (!\hgc_sram|Equal0~5_combout\ & (((\hgc_sram|store_col\(5) & \hgc_sram|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramAddress\(5),
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|store_col\(5),
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~26_combout\);

-- Location: LCCOMB_X16_Y11_N14
\hgc_sram|store_col~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~35_combout\ = (\hgc_sram|store_col~26_combout\) # ((!\hgc_sram|LessThan1~3_combout\ & (!\hgc_sram|Equal0~5_combout\ & \hgc_sram|Add1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|LessThan1~3_combout\,
	datab => \hgc_sram|Equal0~5_combout\,
	datac => \hgc_sram|Add1~10_combout\,
	datad => \hgc_sram|store_col~26_combout\,
	combout => \hgc_sram|store_col~35_combout\);

-- Location: FF_X16_Y11_N15
\hgc_sram|store_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|store_col~35_combout\,
	ena => \hgc_sram|store_col[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|store_col\(5));

-- Location: LCCOMB_X16_Y11_N10
\hgc_sram|store_col~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~25_combout\ = (\hgc_sram|Equal0~5_combout\ & (((\hgc_sram|SramAddress\(6))))) # (!\hgc_sram|Equal0~5_combout\ & (\hgc_sram|store_col\(6) & ((\hgc_sram|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|store_col\(6),
	datab => \hgc_sram|SramAddress\(6),
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~25_combout\);

-- Location: LCCOMB_X16_Y11_N18
\hgc_sram|store_col~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|store_col~34_combout\ = (\hgc_sram|store_col~25_combout\) # ((\hgc_sram|Add1~12_combout\ & (!\hgc_sram|Equal0~5_combout\ & !\hgc_sram|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|store_col~25_combout\,
	datab => \hgc_sram|Add1~12_combout\,
	datac => \hgc_sram|Equal0~5_combout\,
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|store_col~34_combout\);

-- Location: FF_X16_Y11_N19
\hgc_sram|store_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|store_col~34_combout\,
	ena => \hgc_sram|store_col[7]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|store_col\(6));

-- Location: LCCOMB_X16_Y11_N0
\hgc_ram_in|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_in|LessThan1~1_combout\ = (!\hgc_sram|store_col\(5) & (!\hgc_sram|store_col\(6) & ((\hgc_ram_in|LessThan1~0_combout\) # (!\hgc_sram|store_col\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|store_col\(4),
	datab => \hgc_ram_in|LessThan1~0_combout\,
	datac => \hgc_sram|store_col\(5),
	datad => \hgc_sram|store_col\(6),
	combout => \hgc_ram_in|LessThan1~1_combout\);

-- Location: LCCOMB_X16_Y11_N30
\hgc_ram_in|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_ram_in|LessThan1~2_combout\ = ((\hgc_ram_in|LessThan1~1_combout\) # (!\hgc_sram|store_col\(7))) # (!\hgc_sram|store_col\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|store_col\(8),
	datac => \hgc_sram|store_col\(7),
	datad => \hgc_ram_in|LessThan1~1_combout\,
	combout => \hgc_ram_in|LessThan1~2_combout\);

-- Location: LCCOMB_X12_Y7_N10
\hgc_genlock|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add7~0_combout\ = \hgc_genlock|sample_ticks\(0) $ (!\hgc_genlock|sample_ticks\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|sample_ticks\(0),
	datad => \hgc_genlock|sample_ticks\(1),
	combout => \hgc_genlock|Add7~0_combout\);

-- Location: FF_X12_Y7_N11
\hgc_genlock|sample_adj[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|Add7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|sample_adj\(1));

-- Location: LCCOMB_X12_Y10_N16
\hgc_genlock|i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~11_combout\ = (!\hgc_genlock|Equal2~0_combout\ & (\SG~input_o\ $ (\hgc_genlock|process_16:i[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SG~input_o\,
	datab => \hgc_genlock|Equal2~0_combout\,
	datac => \hgc_genlock|process_16:i[0]~q\,
	combout => \hgc_genlock|i~11_combout\);

-- Location: FF_X12_Y10_N17
\hgc_genlock|process_16:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|i~11_combout\,
	ena => \hgc_genlock|ALT_INV_Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_16:i[0]~q\);

-- Location: LCCOMB_X12_Y10_N28
\hgc_genlock|i~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~10_combout\ = (!\hgc_genlock|Equal2~0_combout\ & (\hgc_genlock|process_16:i[1]~q\ $ (((\SG~input_o\ & \hgc_genlock|process_16:i[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SG~input_o\,
	datab => \hgc_genlock|Equal2~0_combout\,
	datac => \hgc_genlock|process_16:i[1]~q\,
	datad => \hgc_genlock|process_16:i[0]~q\,
	combout => \hgc_genlock|i~10_combout\);

-- Location: FF_X12_Y10_N29
\hgc_genlock|process_16:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|i~10_combout\,
	ena => \hgc_genlock|ALT_INV_Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_16:i[1]~q\);

-- Location: LCCOMB_X12_Y7_N0
\hgc_genlock|i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~8_combout\ = \hgc_genlock|process_16:i[2]~q\ $ (((\hgc_genlock|process_16:i[1]~q\ & (\SG~input_o\ & \hgc_genlock|process_16:i[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_16:i[1]~q\,
	datab => \SG~input_o\,
	datac => \hgc_genlock|process_16:i[2]~q\,
	datad => \hgc_genlock|process_16:i[0]~q\,
	combout => \hgc_genlock|i~8_combout\);

-- Location: LCCOMB_X12_Y8_N30
\hgc_genlock|i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~13_combout\ = (\hgc_genlock|i~8_combout\ & (((!\hgc_genlock|hcount\(0)) # (!\hgc_genlock|hcount\(2))) # (!\hgc_genlock|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(1),
	datab => \hgc_genlock|hcount\(2),
	datac => \hgc_genlock|hcount\(0),
	datad => \hgc_genlock|i~8_combout\,
	combout => \hgc_genlock|i~13_combout\);

-- Location: FF_X12_Y8_N31
\hgc_genlock|process_16:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|i~13_combout\,
	ena => \hgc_genlock|ALT_INV_Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_16:i[2]~q\);

-- Location: LCCOMB_X12_Y10_N24
\hgc_genlock|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add18~0_combout\ = \hgc_genlock|process_16:i[3]~q\ $ (((\hgc_genlock|process_16:i[1]~q\ & (\hgc_genlock|process_16:i[0]~q\ & \hgc_genlock|process_16:i[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_16:i[1]~q\,
	datab => \hgc_genlock|process_16:i[0]~q\,
	datac => \hgc_genlock|process_16:i[2]~q\,
	datad => \hgc_genlock|process_16:i[3]~q\,
	combout => \hgc_genlock|Add18~0_combout\);

-- Location: LCCOMB_X12_Y10_N2
\hgc_genlock|i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~9_combout\ = (!\hgc_genlock|Equal2~0_combout\ & ((\SG~input_o\ & ((\hgc_genlock|Add18~0_combout\))) # (!\SG~input_o\ & (\hgc_genlock|process_16:i[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SG~input_o\,
	datab => \hgc_genlock|Equal2~0_combout\,
	datac => \hgc_genlock|process_16:i[3]~q\,
	datad => \hgc_genlock|Add18~0_combout\,
	combout => \hgc_genlock|i~9_combout\);

-- Location: FF_X12_Y10_N3
\hgc_genlock|process_16:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|i~9_combout\,
	ena => \hgc_genlock|ALT_INV_Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|process_16:i[3]~q\);

-- Location: FF_X12_Y7_N29
\hgc_genlock|sample_adj[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \hgc_genlock|sample_ticks\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|sample_adj\(0));

-- Location: LCCOMB_X12_Y7_N28
\hgc_genlock|LessThan15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan15~0_combout\ = (\SG~input_o\ & ((\hgc_genlock|process_16:i[0]~q\) # ((!\hgc_genlock|process_16:i[2]~q\ & \hgc_genlock|sample_adj\(0))))) # (!\SG~input_o\ & (!\hgc_genlock|process_16:i[2]~q\ & (\hgc_genlock|sample_adj\(0) & 
-- \hgc_genlock|process_16:i[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|process_16:i[2]~q\,
	datab => \SG~input_o\,
	datac => \hgc_genlock|sample_adj\(0),
	datad => \hgc_genlock|process_16:i[0]~q\,
	combout => \hgc_genlock|LessThan15~0_combout\);

-- Location: LCCOMB_X12_Y7_N6
\hgc_genlock|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan15~1_combout\ = (\hgc_genlock|process_16:i[1]~q\ & ((\hgc_genlock|LessThan15~0_combout\) # ((!\hgc_genlock|sample_adj\(1) & !\hgc_genlock|process_16:i[3]~q\)))) # (!\hgc_genlock|process_16:i[1]~q\ & (!\hgc_genlock|sample_adj\(1) & 
-- (!\hgc_genlock|process_16:i[3]~q\ & \hgc_genlock|LessThan15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|sample_adj\(1),
	datab => \hgc_genlock|process_16:i[3]~q\,
	datac => \hgc_genlock|process_16:i[1]~q\,
	datad => \hgc_genlock|LessThan15~0_combout\,
	combout => \hgc_genlock|LessThan15~1_combout\);

-- Location: LCCOMB_X13_Y8_N16
\hgc_genlock|LessThan15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan15~2_combout\ = (\hgc_genlock|LessThan15~1_combout\ & ((!\hgc_genlock|process_16:i[2]~q\) # (!\hgc_genlock|process_16:i[3]~q\))) # (!\hgc_genlock|LessThan15~1_combout\ & ((\hgc_genlock|process_16:i[3]~q\) # 
-- (\hgc_genlock|process_16:i[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|LessThan15~1_combout\,
	datac => \hgc_genlock|process_16:i[3]~q\,
	datad => \hgc_genlock|process_16:i[2]~q\,
	combout => \hgc_genlock|LessThan15~2_combout\);

-- Location: LCCOMB_X12_Y10_N30
\hgc_genlock|vi[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|vi[0]~0_combout\ = (\hgc_genlock|Equal2~0_combout\ & (((!\hgc_genlock|Equal1~0_combout\) # (!\hgc_genlock|hgc_tick\(5))) # (!\hgc_genlock|hgc_tick\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hgc_tick\(4),
	datab => \hgc_genlock|hgc_tick\(5),
	datac => \hgc_genlock|Equal2~0_combout\,
	datad => \hgc_genlock|Equal1~0_combout\,
	combout => \hgc_genlock|vi[0]~0_combout\);

-- Location: FF_X13_Y8_N17
\hgc_genlock|vi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|LessThan15~2_combout\,
	ena => \hgc_genlock|vi[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vi\(0));

-- Location: LCCOMB_X13_Y8_N12
\hgc_genlock|pixel[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|pixel[4]~feeder_combout\ = \hgc_genlock|vi\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|vi\(0),
	combout => \hgc_genlock|pixel[4]~feeder_combout\);

-- Location: LCCOMB_X12_Y8_N6
\hgc_genlock|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Equal3~0_combout\ = (\hgc_genlock|hcount\(2) & (!\hgc_genlock|hcount\(0) & !\hgc_genlock|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hgc_genlock|hcount\(2),
	datac => \hgc_genlock|hcount\(0),
	datad => \hgc_genlock|hcount\(1),
	combout => \hgc_genlock|Equal3~0_combout\);

-- Location: FF_X13_Y8_N13
\hgc_genlock|pixel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|pixel[4]~feeder_combout\,
	ena => \hgc_genlock|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|pixel\(4));

-- Location: IOIBUF_X3_Y0_N1
\SB~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SB,
	o => \SB~input_o\);

-- Location: LCCOMB_X12_Y8_N12
\hgc_genlock|i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~7_combout\ = (!\hgc_genlock|Equal2~0_combout\ & (\hgc_genlock|i\(0) $ (\SB~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Equal2~0_combout\,
	datac => \hgc_genlock|i\(0),
	datad => \SB~input_o\,
	combout => \hgc_genlock|i~7_combout\);

-- Location: FF_X12_Y8_N13
\hgc_genlock|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|i~7_combout\,
	ena => \hgc_genlock|ALT_INV_Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|i\(0));

-- Location: LCCOMB_X12_Y8_N16
\hgc_genlock|i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~6_combout\ = (!\hgc_genlock|Equal2~0_combout\ & (\hgc_genlock|i\(1) $ (((\SB~input_o\ & \hgc_genlock|i\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Equal2~0_combout\,
	datab => \SB~input_o\,
	datac => \hgc_genlock|i\(1),
	datad => \hgc_genlock|i\(0),
	combout => \hgc_genlock|i~6_combout\);

-- Location: FF_X12_Y8_N17
\hgc_genlock|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|i~6_combout\,
	ena => \hgc_genlock|ALT_INV_Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|i\(1));

-- Location: LCCOMB_X12_Y8_N24
\hgc_genlock|i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~4_combout\ = \hgc_genlock|i\(2) $ (((\hgc_genlock|i\(0) & (\hgc_genlock|i\(1) & \SB~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|i\(0),
	datab => \hgc_genlock|i\(1),
	datac => \SB~input_o\,
	datad => \hgc_genlock|i\(2),
	combout => \hgc_genlock|i~4_combout\);

-- Location: LCCOMB_X12_Y8_N0
\hgc_genlock|i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~12_combout\ = (\hgc_genlock|i~4_combout\ & (((!\hgc_genlock|hcount\(0)) # (!\hgc_genlock|hcount\(2))) # (!\hgc_genlock|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|hcount\(1),
	datab => \hgc_genlock|hcount\(2),
	datac => \hgc_genlock|hcount\(0),
	datad => \hgc_genlock|i~4_combout\,
	combout => \hgc_genlock|i~12_combout\);

-- Location: FF_X12_Y8_N1
\hgc_genlock|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|i~12_combout\,
	ena => \hgc_genlock|ALT_INV_Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|i\(2));

-- Location: LCCOMB_X12_Y8_N28
\hgc_genlock|LessThan14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan14~0_combout\ = (\hgc_genlock|i\(0) & ((\SB~input_o\) # ((\hgc_genlock|sample_adj\(0) & !\hgc_genlock|i\(2))))) # (!\hgc_genlock|i\(0) & (\SB~input_o\ & (\hgc_genlock|sample_adj\(0) & !\hgc_genlock|i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|i\(0),
	datab => \SB~input_o\,
	datac => \hgc_genlock|sample_adj\(0),
	datad => \hgc_genlock|i\(2),
	combout => \hgc_genlock|LessThan14~0_combout\);

-- Location: LCCOMB_X12_Y8_N18
\hgc_genlock|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|Add17~0_combout\ = \hgc_genlock|i\(3) $ (((\hgc_genlock|i\(0) & (\hgc_genlock|i\(1) & \hgc_genlock|i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|i\(0),
	datab => \hgc_genlock|i\(1),
	datac => \hgc_genlock|i\(3),
	datad => \hgc_genlock|i\(2),
	combout => \hgc_genlock|Add17~0_combout\);

-- Location: LCCOMB_X12_Y8_N14
\hgc_genlock|i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|i~5_combout\ = (!\hgc_genlock|Equal2~0_combout\ & ((\SB~input_o\ & ((\hgc_genlock|Add17~0_combout\))) # (!\SB~input_o\ & (\hgc_genlock|i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|Equal2~0_combout\,
	datab => \SB~input_o\,
	datac => \hgc_genlock|i\(3),
	datad => \hgc_genlock|Add17~0_combout\,
	combout => \hgc_genlock|i~5_combout\);

-- Location: FF_X12_Y8_N15
\hgc_genlock|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|i~5_combout\,
	ena => \hgc_genlock|ALT_INV_Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|i\(3));

-- Location: LCCOMB_X12_Y8_N26
\hgc_genlock|LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan14~1_combout\ = (\hgc_genlock|LessThan14~0_combout\ & ((\hgc_genlock|i\(1)) # ((!\hgc_genlock|sample_adj\(1) & !\hgc_genlock|i\(3))))) # (!\hgc_genlock|LessThan14~0_combout\ & (!\hgc_genlock|sample_adj\(1) & (!\hgc_genlock|i\(3) & 
-- \hgc_genlock|i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|sample_adj\(1),
	datab => \hgc_genlock|LessThan14~0_combout\,
	datac => \hgc_genlock|i\(3),
	datad => \hgc_genlock|i\(1),
	combout => \hgc_genlock|LessThan14~1_combout\);

-- Location: LCCOMB_X13_Y8_N18
\hgc_genlock|LessThan14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|LessThan14~2_combout\ = (\hgc_genlock|LessThan14~1_combout\ & ((!\hgc_genlock|i\(3)) # (!\hgc_genlock|i\(2)))) # (!\hgc_genlock|LessThan14~1_combout\ & ((\hgc_genlock|i\(2)) # (\hgc_genlock|i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_genlock|LessThan14~1_combout\,
	datac => \hgc_genlock|i\(2),
	datad => \hgc_genlock|i\(3),
	combout => \hgc_genlock|LessThan14~2_combout\);

-- Location: FF_X13_Y8_N19
\hgc_genlock|vi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|LessThan14~2_combout\,
	ena => \hgc_genlock|vi[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|vi\(1));

-- Location: LCCOMB_X13_Y8_N30
\hgc_genlock|pixel[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_genlock|pixel[5]~feeder_combout\ = \hgc_genlock|vi\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_genlock|vi\(1),
	combout => \hgc_genlock|pixel[5]~feeder_combout\);

-- Location: FF_X13_Y8_N31
\hgc_genlock|pixel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \hgc_genlock|pixel[5]~feeder_combout\,
	ena => \hgc_genlock|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_genlock|pixel\(5));

-- Location: M9K_X15_Y10_N0
\hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena3",
	clk1_input_clock_enable => "ena3",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 811,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 811,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \hgc_ram_in|process_0~4_combout\,
	portbre => VCC,
	clk0 => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \hgc_ram_in|process_0~4_combout\,
	ena1 => \hgc_sram|Selector67~0_combout\,
	ena3 => \hgc_ram_in|LessThan1~2_combout\,
	portadatain => \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y12_N22
\hgc_sram|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|Selector52~0_combout\ = (\hgc_sram|SramRoutine.SramRoutine_Store~q\ & !\hgc_sram|LessThan1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \hgc_sram|LessThan1~3_combout\,
	combout => \hgc_sram|Selector52~0_combout\);

-- Location: FF_X17_Y12_N23
\hgc_sram|SramDat[15]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|Selector52~0_combout\,
	clrn => \hgc_sync_level|video_enable~clkctrl_outclk\,
	ena => \hgc_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramDat[15]~en_q\);

-- Location: LCCOMB_X22_Y10_N24
\ega_sram|SramDat[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[15]~32_combout\ = (\cga_sram|SramDat\(15) & (((\hgc_sram|SramDat\(15)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat\(15) & (!\cga_sram|SramDat[15]~en_q\ & ((\hgc_sram|SramDat\(15)) # (!\hgc_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat\(15),
	datab => \cga_sram|SramDat[15]~en_q\,
	datac => \hgc_sram|SramDat\(15),
	datad => \hgc_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[15]~32_combout\);

-- Location: LCCOMB_X28_Y11_N8
\mda_genlock|process_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_11~0_combout\ = (!\mda_genlock|hcount\(1) & (!\mda_genlock|hcount\(0) & !\mda_genlock|hcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(1),
	datac => \mda_genlock|hcount\(0),
	datad => \mda_genlock|hcount\(2),
	combout => \mda_genlock|process_11~0_combout\);

-- Location: LCCOMB_X28_Y11_N6
\mda_genlock|process_11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|process_11~1_combout\ = (\mda_genlock|process_11~0_combout\ & (!\mda_genlock|process_12~4_combout\ & \mda_genlock|process_13~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_11~0_combout\,
	datac => \mda_genlock|process_12~4_combout\,
	datad => \mda_genlock|process_13~3_combout\,
	combout => \mda_genlock|process_11~1_combout\);

-- Location: FF_X28_Y11_N7
\mda_genlock|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|process_11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|wren~q\);

-- Location: LCCOMB_X29_Y11_N28
\mda_ram_in|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_in|process_0~3_combout\ = (!\mda_genlock|col_number\(4) & (((!\mda_genlock|col_number\(2) & !\mda_genlock|col_number\(1))) # (!\mda_genlock|col_number\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(2),
	datab => \mda_genlock|col_number\(4),
	datac => \mda_genlock|col_number\(3),
	datad => \mda_genlock|col_number\(1),
	combout => \mda_ram_in|process_0~3_combout\);

-- Location: LCCOMB_X28_Y11_N20
\mda_ram_in|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_in|process_0~5_combout\ = (!\mda_genlock|col_number\(7) & (!\mda_genlock|col_number\(6) & ((\mda_ram_in|process_0~3_combout\) # (!\mda_genlock|col_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|col_number\(5),
	datab => \mda_genlock|col_number\(7),
	datac => \mda_genlock|col_number\(6),
	datad => \mda_ram_in|process_0~3_combout\,
	combout => \mda_ram_in|process_0~5_combout\);

-- Location: LCCOMB_X28_Y11_N16
\mda_ram_in|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_in|process_0~4_combout\ = (\mda_genlock|wren~q\ & (((\mda_ram_in|process_0~5_combout\) # (!\mda_genlock|col_number\(9))) # (!\mda_genlock|col_number\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|wren~q\,
	datab => \mda_genlock|col_number\(8),
	datac => \mda_genlock|col_number\(9),
	datad => \mda_ram_in|process_0~5_combout\,
	combout => \mda_ram_in|process_0~4_combout\);

-- Location: LCCOMB_X24_Y12_N14
\mda_sram|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector67~0_combout\ = (\mda_sram|Equal0~5_combout\ & (!\mda_sram|SramRoutine.SramRoutine_Store~q\)) # (!\mda_sram|Equal0~5_combout\ & (((\mda_sram|LessThan0~2_combout\) # (!\mda_sram|SramRoutine.SramRoutine_Load~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	datab => \mda_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \mda_sram|LessThan0~2_combout\,
	datad => \mda_sram|Equal0~5_combout\,
	combout => \mda_sram|Selector67~0_combout\);

-- Location: LCCOMB_X26_Y14_N12
\mda_sram|store_col~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~18_combout\ = (\mda_sram|Equal0~5_combout\ & (\mda_sram|SramAddress\(7))) # (!\mda_sram|Equal0~5_combout\ & (((\mda_sram|store_col\(7) & \mda_sram|LessThan1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(7),
	datab => \mda_sram|store_col\(7),
	datac => \mda_sram|LessThan1~6_combout\,
	datad => \mda_sram|Equal0~5_combout\,
	combout => \mda_sram|store_col~18_combout\);

-- Location: LCCOMB_X26_Y14_N18
\mda_sram|store_col~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~19_combout\ = (\mda_sram|store_col~18_combout\) # ((\mda_sram|Add1~14_combout\ & \mda_sram|SramAddress~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Add1~14_combout\,
	datac => \mda_sram|SramAddress~9_combout\,
	datad => \mda_sram|store_col~18_combout\,
	combout => \mda_sram|store_col~19_combout\);

-- Location: LCCOMB_X26_Y14_N22
\mda_sram|store_col[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col[6]~3_combout\ = (\mda_sram|SramRoutine.SramRoutine_Store~q\ & \mda_sync_level|video_enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \mda_sync_level|video_enable~q\,
	combout => \mda_sram|store_col[6]~3_combout\);

-- Location: FF_X26_Y14_N19
\mda_sram|store_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|store_col~19_combout\,
	ena => \mda_sram|store_col[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|store_col\(7));

-- Location: LCCOMB_X26_Y11_N24
\mda_sram|store_col~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~14_combout\ = (\mda_sram|Equal0~5_combout\ & (\mda_sram|SramAddress\(5))) # (!\mda_sram|Equal0~5_combout\ & (((\mda_sram|LessThan1~6_combout\ & \mda_sram|store_col\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(5),
	datab => \mda_sram|LessThan1~6_combout\,
	datac => \mda_sram|Equal0~5_combout\,
	datad => \mda_sram|store_col\(5),
	combout => \mda_sram|store_col~14_combout\);

-- Location: LCCOMB_X26_Y11_N6
\mda_sram|store_col~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~15_combout\ = (\mda_sram|store_col~14_combout\) # ((\mda_sram|SramAddress~9_combout\ & \mda_sram|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress~9_combout\,
	datac => \mda_sram|Add1~10_combout\,
	datad => \mda_sram|store_col~14_combout\,
	combout => \mda_sram|store_col~15_combout\);

-- Location: FF_X26_Y11_N7
\mda_sram|store_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|store_col~15_combout\,
	ena => \mda_sram|store_col[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|store_col\(5));

-- Location: LCCOMB_X26_Y11_N8
\mda_sram|store_col~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~12_combout\ = (\mda_sram|Equal0~5_combout\ & (((\mda_sram|SramAddress\(6))))) # (!\mda_sram|Equal0~5_combout\ & (\mda_sram|store_col\(6) & (\mda_sram|LessThan1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|Equal0~5_combout\,
	datab => \mda_sram|store_col\(6),
	datac => \mda_sram|LessThan1~6_combout\,
	datad => \mda_sram|SramAddress\(6),
	combout => \mda_sram|store_col~12_combout\);

-- Location: LCCOMB_X26_Y11_N14
\mda_sram|store_col~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~13_combout\ = (\mda_sram|store_col~12_combout\) # ((\mda_sram|SramAddress~9_combout\ & \mda_sram|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress~9_combout\,
	datac => \mda_sram|store_col~12_combout\,
	datad => \mda_sram|Add1~12_combout\,
	combout => \mda_sram|store_col~13_combout\);

-- Location: FF_X26_Y11_N15
\mda_sram|store_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|store_col~13_combout\,
	ena => \mda_sram|store_col[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|store_col\(6));

-- Location: LCCOMB_X26_Y11_N12
\mda_sram|store_col~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~10_combout\ = (\mda_sram|Equal0~5_combout\ & (((\mda_sram|SramAddress\(4))))) # (!\mda_sram|Equal0~5_combout\ & (\mda_sram|store_col\(4) & (\mda_sram|LessThan1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|store_col\(4),
	datab => \mda_sram|LessThan1~6_combout\,
	datac => \mda_sram|Equal0~5_combout\,
	datad => \mda_sram|SramAddress\(4),
	combout => \mda_sram|store_col~10_combout\);

-- Location: LCCOMB_X26_Y11_N4
\mda_sram|store_col~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~11_combout\ = (\mda_sram|store_col~10_combout\) # ((\mda_sram|SramAddress~9_combout\ & \mda_sram|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress~9_combout\,
	datac => \mda_sram|Add1~8_combout\,
	datad => \mda_sram|store_col~10_combout\,
	combout => \mda_sram|store_col~11_combout\);

-- Location: FF_X26_Y11_N5
\mda_sram|store_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|store_col~11_combout\,
	ena => \mda_sram|store_col[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|store_col\(4));

-- Location: LCCOMB_X26_Y11_N20
\mda_sram|store_col~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~6_combout\ = (\mda_sram|Equal0~5_combout\ & (((\mda_sram|SramAddress\(2))))) # (!\mda_sram|Equal0~5_combout\ & (\mda_sram|store_col\(2) & (\mda_sram|LessThan1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|store_col\(2),
	datab => \mda_sram|LessThan1~6_combout\,
	datac => \mda_sram|Equal0~5_combout\,
	datad => \mda_sram|SramAddress\(2),
	combout => \mda_sram|store_col~6_combout\);

-- Location: LCCOMB_X26_Y11_N10
\mda_sram|store_col~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~7_combout\ = (\mda_sram|store_col~6_combout\) # ((\mda_sram|SramAddress~9_combout\ & \mda_sram|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress~9_combout\,
	datac => \mda_sram|Add1~4_combout\,
	datad => \mda_sram|store_col~6_combout\,
	combout => \mda_sram|store_col~7_combout\);

-- Location: FF_X26_Y11_N11
\mda_sram|store_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|store_col~7_combout\,
	ena => \mda_sram|store_col[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|store_col\(2));

-- Location: LCCOMB_X26_Y11_N16
\mda_sram|store_col~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~1_combout\ = (\mda_sram|Equal0~5_combout\ & (\mda_sram|SramAddress\(0))) # (!\mda_sram|Equal0~5_combout\ & (((\mda_sram|LessThan1~6_combout\ & \mda_sram|store_col\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(0),
	datab => \mda_sram|LessThan1~6_combout\,
	datac => \mda_sram|Equal0~5_combout\,
	datad => \mda_sram|store_col\(0),
	combout => \mda_sram|store_col~1_combout\);

-- Location: LCCOMB_X26_Y11_N28
\mda_sram|store_col~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~2_combout\ = (\mda_sram|store_col~1_combout\) # ((!\mda_sram|SramAddress\(0) & \mda_sram|SramAddress~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(0),
	datac => \mda_sram|SramAddress~9_combout\,
	datad => \mda_sram|store_col~1_combout\,
	combout => \mda_sram|store_col~2_combout\);

-- Location: FF_X26_Y11_N29
\mda_sram|store_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|store_col~2_combout\,
	ena => \mda_sram|store_col[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|store_col\(0));

-- Location: LCCOMB_X26_Y11_N18
\mda_sram|store_col~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~8_combout\ = (\mda_sram|Equal0~5_combout\ & (((\mda_sram|SramAddress\(3))))) # (!\mda_sram|Equal0~5_combout\ & (\mda_sram|store_col\(3) & (\mda_sram|LessThan1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|store_col\(3),
	datab => \mda_sram|LessThan1~6_combout\,
	datac => \mda_sram|Equal0~5_combout\,
	datad => \mda_sram|SramAddress\(3),
	combout => \mda_sram|store_col~8_combout\);

-- Location: LCCOMB_X26_Y11_N30
\mda_sram|store_col~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~9_combout\ = (\mda_sram|store_col~8_combout\) # ((\mda_sram|Add1~6_combout\ & \mda_sram|SramAddress~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Add1~6_combout\,
	datac => \mda_sram|SramAddress~9_combout\,
	datad => \mda_sram|store_col~8_combout\,
	combout => \mda_sram|store_col~9_combout\);

-- Location: FF_X26_Y11_N31
\mda_sram|store_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|store_col~9_combout\,
	ena => \mda_sram|store_col[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|store_col\(3));

-- Location: LCCOMB_X26_Y14_N24
\mda_sram|store_col~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~4_combout\ = (\mda_sram|Equal0~5_combout\ & (\mda_sram|SramAddress\(1))) # (!\mda_sram|Equal0~5_combout\ & (((\mda_sram|LessThan1~6_combout\ & \mda_sram|store_col\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramAddress\(1),
	datab => \mda_sram|LessThan1~6_combout\,
	datac => \mda_sram|store_col\(1),
	datad => \mda_sram|Equal0~5_combout\,
	combout => \mda_sram|store_col~4_combout\);

-- Location: LCCOMB_X26_Y14_N20
\mda_sram|store_col~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~5_combout\ = (\mda_sram|store_col~4_combout\) # ((\mda_sram|SramAddress~9_combout\ & \mda_sram|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|SramAddress~9_combout\,
	datac => \mda_sram|Add1~2_combout\,
	datad => \mda_sram|store_col~4_combout\,
	combout => \mda_sram|store_col~5_combout\);

-- Location: LCCOMB_X26_Y14_N30
\mda_sram|store_col[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col[1]~feeder_combout\ = \mda_sram|store_col~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_sram|store_col~5_combout\,
	combout => \mda_sram|store_col[1]~feeder_combout\);

-- Location: FF_X26_Y14_N31
\mda_sram|store_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|store_col[1]~feeder_combout\,
	ena => \mda_sram|store_col[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|store_col\(1));

-- Location: LCCOMB_X26_Y11_N2
\mda_ram_in|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_in|LessThan1~0_combout\ = (!\mda_sram|store_col\(3) & (((!\mda_sram|store_col\(0) & !\mda_sram|store_col\(1))) # (!\mda_sram|store_col\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|store_col\(2),
	datab => \mda_sram|store_col\(0),
	datac => \mda_sram|store_col\(3),
	datad => \mda_sram|store_col\(1),
	combout => \mda_ram_in|LessThan1~0_combout\);

-- Location: LCCOMB_X26_Y11_N22
\mda_ram_in|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_in|LessThan1~1_combout\ = (!\mda_sram|store_col\(5) & (!\mda_sram|store_col\(6) & ((\mda_ram_in|LessThan1~0_combout\) # (!\mda_sram|store_col\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|store_col\(5),
	datab => \mda_sram|store_col\(6),
	datac => \mda_sram|store_col\(4),
	datad => \mda_ram_in|LessThan1~0_combout\,
	combout => \mda_ram_in|LessThan1~1_combout\);

-- Location: LCCOMB_X26_Y14_N16
\mda_sram|store_col~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~16_combout\ = (\mda_sram|Equal0~5_combout\ & (((\mda_sram|SramAddress\(8))))) # (!\mda_sram|Equal0~5_combout\ & (\mda_sram|store_col\(8) & ((\mda_sram|LessThan1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|store_col\(8),
	datab => \mda_sram|SramAddress\(8),
	datac => \mda_sram|LessThan1~6_combout\,
	datad => \mda_sram|Equal0~5_combout\,
	combout => \mda_sram|store_col~16_combout\);

-- Location: LCCOMB_X26_Y14_N28
\mda_sram|store_col~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|store_col~17_combout\ = (\mda_sram|store_col~16_combout\) # ((\mda_sram|Add1~16_combout\ & \mda_sram|SramAddress~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_sram|Add1~16_combout\,
	datac => \mda_sram|SramAddress~9_combout\,
	datad => \mda_sram|store_col~16_combout\,
	combout => \mda_sram|store_col~17_combout\);

-- Location: FF_X26_Y14_N29
\mda_sram|store_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|store_col~17_combout\,
	ena => \mda_sram|store_col[6]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|store_col\(8));

-- Location: LCCOMB_X26_Y11_N26
\mda_ram_in|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_ram_in|LessThan1~2_combout\ = ((\mda_ram_in|LessThan1~1_combout\) # (!\mda_sram|store_col\(8))) # (!\mda_sram|store_col\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|store_col\(7),
	datac => \mda_ram_in|LessThan1~1_combout\,
	datad => \mda_sram|store_col\(8),
	combout => \mda_ram_in|LessThan1~2_combout\);

-- Location: LCCOMB_X28_Y10_N24
\mda_genlock|i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~11_combout\ = (!\mda_genlock|Equal1~0_combout\ & (\mda_genlock|process_15:i[0]~q\ $ (\SG~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datac => \mda_genlock|process_15:i[0]~q\,
	datad => \SG~input_o\,
	combout => \mda_genlock|i~11_combout\);

-- Location: FF_X28_Y10_N25
\mda_genlock|process_15:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|i~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_15:i[0]~q\);

-- Location: LCCOMB_X28_Y10_N8
\mda_genlock|i~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~10_combout\ = (!\mda_genlock|Equal1~0_combout\ & (\mda_genlock|process_15:i[1]~q\ $ (((\mda_genlock|process_15:i[0]~q\ & \SG~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|process_15:i[0]~q\,
	datac => \mda_genlock|process_15:i[1]~q\,
	datad => \SG~input_o\,
	combout => \mda_genlock|i~10_combout\);

-- Location: FF_X28_Y10_N9
\mda_genlock|process_15:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|i~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_15:i[1]~q\);

-- Location: LCCOMB_X28_Y10_N0
\mda_genlock|i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~8_combout\ = \mda_genlock|process_15:i[2]~q\ $ (((\SG~input_o\ & (\mda_genlock|process_15:i[1]~q\ & \mda_genlock|process_15:i[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SG~input_o\,
	datab => \mda_genlock|process_15:i[2]~q\,
	datac => \mda_genlock|process_15:i[1]~q\,
	datad => \mda_genlock|process_15:i[0]~q\,
	combout => \mda_genlock|i~8_combout\);

-- Location: LCCOMB_X28_Y11_N28
\mda_genlock|i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~13_combout\ = (\mda_genlock|i~8_combout\ & (((!\mda_genlock|hcount\(2)) # (!\mda_genlock|hcount\(0))) # (!\mda_genlock|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(1),
	datab => \mda_genlock|i~8_combout\,
	datac => \mda_genlock|hcount\(0),
	datad => \mda_genlock|hcount\(2),
	combout => \mda_genlock|i~13_combout\);

-- Location: FF_X28_Y11_N29
\mda_genlock|process_15:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|i~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_15:i[2]~q\);

-- Location: LCCOMB_X28_Y10_N14
\mda_genlock|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add17~0_combout\ = \mda_genlock|process_15:i[3]~q\ $ (((\mda_genlock|process_15:i[0]~q\ & (\mda_genlock|process_15:i[1]~q\ & \mda_genlock|process_15:i[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_15:i[3]~q\,
	datab => \mda_genlock|process_15:i[0]~q\,
	datac => \mda_genlock|process_15:i[1]~q\,
	datad => \mda_genlock|process_15:i[2]~q\,
	combout => \mda_genlock|Add17~0_combout\);

-- Location: LCCOMB_X28_Y10_N4
\mda_genlock|i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~9_combout\ = (!\mda_genlock|Equal1~0_combout\ & ((\SG~input_o\ & (\mda_genlock|Add17~0_combout\)) # (!\SG~input_o\ & ((\mda_genlock|process_15:i[3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \mda_genlock|Add17~0_combout\,
	datac => \mda_genlock|process_15:i[3]~q\,
	datad => \SG~input_o\,
	combout => \mda_genlock|i~9_combout\);

-- Location: FF_X28_Y10_N5
\mda_genlock|process_15:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|i~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|process_15:i[3]~q\);

-- Location: FF_X28_Y10_N13
\mda_genlock|sample_adj[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mda_genlock|sample_ticks\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|sample_adj\(0));

-- Location: LCCOMB_X28_Y10_N12
\mda_genlock|LessThan15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan15~0_combout\ = (\SG~input_o\ & ((\mda_genlock|process_15:i[0]~q\) # ((\mda_genlock|sample_adj\(0) & !\mda_genlock|process_15:i[2]~q\)))) # (!\SG~input_o\ & (\mda_genlock|process_15:i[0]~q\ & (\mda_genlock|sample_adj\(0) & 
-- !\mda_genlock|process_15:i[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SG~input_o\,
	datab => \mda_genlock|process_15:i[0]~q\,
	datac => \mda_genlock|sample_adj\(0),
	datad => \mda_genlock|process_15:i[2]~q\,
	combout => \mda_genlock|LessThan15~0_combout\);

-- Location: LCCOMB_X23_Y6_N12
\mda_genlock|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add7~0_combout\ = \mda_genlock|sample_ticks\(0) $ (!\mda_genlock|sample_ticks\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|sample_ticks\(0),
	datad => \mda_genlock|sample_ticks\(1),
	combout => \mda_genlock|Add7~0_combout\);

-- Location: FF_X23_Y6_N13
\mda_genlock|sample_adj[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|Add7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|sample_adj\(1));

-- Location: LCCOMB_X28_Y10_N22
\mda_genlock|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan15~1_combout\ = (\mda_genlock|LessThan15~0_combout\ & ((\mda_genlock|process_15:i[1]~q\) # ((!\mda_genlock|process_15:i[3]~q\ & !\mda_genlock|sample_adj\(1))))) # (!\mda_genlock|LessThan15~0_combout\ & 
-- (!\mda_genlock|process_15:i[3]~q\ & (\mda_genlock|process_15:i[1]~q\ & !\mda_genlock|sample_adj\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|process_15:i[3]~q\,
	datab => \mda_genlock|LessThan15~0_combout\,
	datac => \mda_genlock|process_15:i[1]~q\,
	datad => \mda_genlock|sample_adj\(1),
	combout => \mda_genlock|LessThan15~1_combout\);

-- Location: LCCOMB_X28_Y10_N30
\mda_genlock|LessThan15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan15~2_combout\ = (\mda_genlock|process_15:i[2]~q\ & ((!\mda_genlock|process_15:i[3]~q\) # (!\mda_genlock|LessThan15~1_combout\))) # (!\mda_genlock|process_15:i[2]~q\ & ((\mda_genlock|LessThan15~1_combout\) # 
-- (\mda_genlock|process_15:i[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mda_genlock|process_15:i[2]~q\,
	datac => \mda_genlock|LessThan15~1_combout\,
	datad => \mda_genlock|process_15:i[3]~q\,
	combout => \mda_genlock|LessThan15~2_combout\);

-- Location: FF_X28_Y10_N31
\mda_genlock|vi[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|LessThan15~2_combout\,
	ena => \mda_genlock|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vi\(0));

-- Location: LCCOMB_X29_Y10_N0
\mda_genlock|pixel[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|pixel[4]~feeder_combout\ = \mda_genlock|vi\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|vi\(0),
	combout => \mda_genlock|pixel[4]~feeder_combout\);

-- Location: LCCOMB_X28_Y11_N22
\mda_genlock|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Equal2~0_combout\ = (!\mda_genlock|hcount\(1) & (!\mda_genlock|hcount\(0) & \mda_genlock|hcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(1),
	datac => \mda_genlock|hcount\(0),
	datad => \mda_genlock|hcount\(2),
	combout => \mda_genlock|Equal2~0_combout\);

-- Location: FF_X29_Y10_N1
\mda_genlock|pixel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|pixel[4]~feeder_combout\,
	ena => \mda_genlock|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|pixel\(4));

-- Location: LCCOMB_X28_Y10_N2
\mda_genlock|i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~7_combout\ = (!\mda_genlock|Equal1~0_combout\ & (\SB~input_o\ $ (\mda_genlock|i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \SB~input_o\,
	datac => \mda_genlock|i\(0),
	combout => \mda_genlock|i~7_combout\);

-- Location: FF_X28_Y10_N3
\mda_genlock|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|i~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|i\(0));

-- Location: LCCOMB_X28_Y10_N28
\mda_genlock|i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~6_combout\ = (!\mda_genlock|Equal1~0_combout\ & (\mda_genlock|i\(1) $ (((\SB~input_o\ & \mda_genlock|i\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \SB~input_o\,
	datac => \mda_genlock|i\(1),
	datad => \mda_genlock|i\(0),
	combout => \mda_genlock|i~6_combout\);

-- Location: FF_X28_Y10_N29
\mda_genlock|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|i~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|i\(1));

-- Location: LCCOMB_X28_Y10_N6
\mda_genlock|i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~4_combout\ = \mda_genlock|i\(2) $ (((\mda_genlock|i\(1) & (\SB~input_o\ & \mda_genlock|i\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|i\(1),
	datab => \SB~input_o\,
	datac => \mda_genlock|i\(2),
	datad => \mda_genlock|i\(0),
	combout => \mda_genlock|i~4_combout\);

-- Location: LCCOMB_X28_Y11_N10
\mda_genlock|i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~12_combout\ = (\mda_genlock|i~4_combout\ & (((!\mda_genlock|hcount\(2)) # (!\mda_genlock|hcount\(0))) # (!\mda_genlock|hcount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|hcount\(1),
	datab => \mda_genlock|i~4_combout\,
	datac => \mda_genlock|hcount\(0),
	datad => \mda_genlock|hcount\(2),
	combout => \mda_genlock|i~12_combout\);

-- Location: FF_X28_Y11_N11
\mda_genlock|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|i~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|i\(2));

-- Location: LCCOMB_X28_Y10_N16
\mda_genlock|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|Add16~0_combout\ = \mda_genlock|i\(3) $ (((\mda_genlock|i\(1) & (\mda_genlock|i\(0) & \mda_genlock|i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|i\(1),
	datab => \mda_genlock|i\(0),
	datac => \mda_genlock|i\(2),
	datad => \mda_genlock|i\(3),
	combout => \mda_genlock|Add16~0_combout\);

-- Location: LCCOMB_X28_Y10_N26
\mda_genlock|i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|i~5_combout\ = (!\mda_genlock|Equal1~0_combout\ & ((\SB~input_o\ & ((\mda_genlock|Add16~0_combout\))) # (!\SB~input_o\ & (\mda_genlock|i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|Equal1~0_combout\,
	datab => \SB~input_o\,
	datac => \mda_genlock|i\(3),
	datad => \mda_genlock|Add16~0_combout\,
	combout => \mda_genlock|i~5_combout\);

-- Location: FF_X28_Y10_N27
\mda_genlock|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|i~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|i\(3));

-- Location: LCCOMB_X28_Y10_N18
\mda_genlock|LessThan14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan14~0_combout\ = (\SB~input_o\ & ((\mda_genlock|i\(0)) # ((\mda_genlock|sample_adj\(0) & !\mda_genlock|i\(2))))) # (!\SB~input_o\ & (\mda_genlock|sample_adj\(0) & (!\mda_genlock|i\(2) & \mda_genlock|i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|sample_adj\(0),
	datab => \SB~input_o\,
	datac => \mda_genlock|i\(2),
	datad => \mda_genlock|i\(0),
	combout => \mda_genlock|LessThan14~0_combout\);

-- Location: LCCOMB_X28_Y10_N10
\mda_genlock|LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan14~1_combout\ = (\mda_genlock|i\(1) & ((\mda_genlock|LessThan14~0_combout\) # ((!\mda_genlock|sample_adj\(1) & !\mda_genlock|i\(3))))) # (!\mda_genlock|i\(1) & (!\mda_genlock|sample_adj\(1) & (!\mda_genlock|i\(3) & 
-- \mda_genlock|LessThan14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|i\(1),
	datab => \mda_genlock|sample_adj\(1),
	datac => \mda_genlock|i\(3),
	datad => \mda_genlock|LessThan14~0_combout\,
	combout => \mda_genlock|LessThan14~1_combout\);

-- Location: LCCOMB_X28_Y10_N20
\mda_genlock|LessThan14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|LessThan14~2_combout\ = (\mda_genlock|LessThan14~1_combout\ & ((!\mda_genlock|i\(3)) # (!\mda_genlock|i\(2)))) # (!\mda_genlock|LessThan14~1_combout\ & ((\mda_genlock|i\(2)) # (\mda_genlock|i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_genlock|LessThan14~1_combout\,
	datac => \mda_genlock|i\(2),
	datad => \mda_genlock|i\(3),
	combout => \mda_genlock|LessThan14~2_combout\);

-- Location: FF_X28_Y10_N21
\mda_genlock|vi[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|LessThan14~2_combout\,
	ena => \mda_genlock|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|vi\(1));

-- Location: LCCOMB_X29_Y10_N4
\mda_genlock|pixel[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_genlock|pixel[5]~feeder_combout\ = \mda_genlock|vi\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_genlock|vi\(1),
	combout => \mda_genlock|pixel[5]~feeder_combout\);

-- Location: FF_X29_Y10_N5
\mda_genlock|pixel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mda_genlock|pixel[5]~feeder_combout\,
	ena => \mda_genlock|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_genlock|pixel\(5));

-- Location: M9K_X27_Y10_N0
\mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena3",
	clk1_input_clock_enable => "ena3",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 811,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 811,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mda_ram_in|process_0~4_combout\,
	portbre => VCC,
	clk0 => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \mda_ram_in|process_0~4_combout\,
	ena1 => \mda_sram|Selector67~0_combout\,
	ena3 => \mda_ram_in|LessThan1~2_combout\,
	portadatain => \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X22_Y4_N2
\ega_genlock|process_11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_11~1_combout\ = (\ega_genlock|row_number~1_combout\ & (\ega_genlock|process_11~0_combout\ & (!\ega_genlock|process_12~3_combout\ & \ega_genlock|row_number~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|row_number~1_combout\,
	datab => \ega_genlock|process_11~0_combout\,
	datac => \ega_genlock|process_12~3_combout\,
	datad => \ega_genlock|row_number~3_combout\,
	combout => \ega_genlock|process_11~1_combout\);

-- Location: FF_X22_Y4_N3
\ega_genlock|wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|process_11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|wren~q\);

-- Location: LCCOMB_X28_Y4_N0
\ega_ram_in|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_in|process_0~0_combout\ = (!\ega_genlock|col_number\(4) & (((!\ega_genlock|col_number\(1) & !\ega_genlock|col_number\(2))) # (!\ega_genlock|col_number\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(4),
	datab => \ega_genlock|col_number\(3),
	datac => \ega_genlock|col_number\(1),
	datad => \ega_genlock|col_number\(2),
	combout => \ega_ram_in|process_0~0_combout\);

-- Location: LCCOMB_X28_Y4_N10
\ega_ram_in|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_in|process_0~1_combout\ = (!\ega_genlock|col_number\(6) & (!\ega_genlock|col_number\(7) & ((\ega_ram_in|process_0~0_combout\) # (!\ega_genlock|col_number\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(5),
	datab => \ega_genlock|col_number\(6),
	datac => \ega_genlock|col_number\(7),
	datad => \ega_ram_in|process_0~0_combout\,
	combout => \ega_ram_in|process_0~1_combout\);

-- Location: LCCOMB_X28_Y4_N4
\ega_ram_in|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_in|process_0~2_combout\ = (\ega_genlock|wren~q\ & (((\ega_ram_in|process_0~1_combout\) # (!\ega_genlock|col_number\(8))) # (!\ega_genlock|col_number\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|col_number\(9),
	datab => \ega_genlock|col_number\(8),
	datac => \ega_genlock|wren~q\,
	datad => \ega_ram_in|process_0~1_combout\,
	combout => \ega_ram_in|process_0~2_combout\);

-- Location: LCCOMB_X25_Y8_N6
\ega_sram|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector67~0_combout\ = (\ega_sram|Equal0~3_combout\ & (!\ega_sram|SramRoutine.SramRoutine_Store~q\)) # (!\ega_sram|Equal0~3_combout\ & (((\ega_sram|LessThan0~1_combout\) # (!\ega_sram|SramRoutine.SramRoutine_Load~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datab => \ega_sram|SramRoutine.SramRoutine_Load~q\,
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan0~1_combout\,
	combout => \ega_sram|Selector67~0_combout\);

-- Location: LCCOMB_X26_Y7_N10
\ega_sram|store_col~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~18_combout\ = (!\ega_sram|Equal0~3_combout\ & ((\ega_sram|LessThan1~2_combout\ & (\ega_sram|store_col\(7))) # (!\ega_sram|LessThan1~2_combout\ & ((\ega_sram|Add1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|store_col\(7),
	datab => \ega_sram|Add1~14_combout\,
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|store_col~18_combout\);

-- Location: LCCOMB_X26_Y7_N4
\ega_sram|store_col~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~19_combout\ = (\ega_sram|store_col~18_combout\) # ((\ega_sram|SramAddress\(7) & \ega_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(7),
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|store_col~18_combout\,
	combout => \ega_sram|store_col~19_combout\);

-- Location: FF_X26_Y7_N5
\ega_sram|store_col[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|store_col~19_combout\,
	ena => \ega_sram|store_col[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|store_col\(7));

-- Location: LCCOMB_X26_Y7_N16
\ega_sram|store_col~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~16_combout\ = (!\ega_sram|Equal0~3_combout\ & ((\ega_sram|LessThan1~2_combout\ & (\ega_sram|store_col\(8))) # (!\ega_sram|LessThan1~2_combout\ & ((\ega_sram|Add1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|store_col\(8),
	datab => \ega_sram|Add1~16_combout\,
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|store_col~16_combout\);

-- Location: LCCOMB_X26_Y7_N22
\ega_sram|store_col~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~17_combout\ = (\ega_sram|store_col~16_combout\) # ((\ega_sram|SramAddress\(8) & \ega_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(8),
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|store_col~16_combout\,
	combout => \ega_sram|store_col~17_combout\);

-- Location: FF_X26_Y7_N23
\ega_sram|store_col[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|store_col~17_combout\,
	ena => \ega_sram|store_col[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|store_col\(8));

-- Location: LCCOMB_X24_Y7_N22
\ega_sram|store_col~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~10_combout\ = (!\ega_sram|Equal0~3_combout\ & ((\ega_sram|LessThan1~2_combout\ & ((\ega_sram|store_col\(4)))) # (!\ega_sram|LessThan1~2_combout\ & (\ega_sram|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~3_combout\,
	datab => \ega_sram|Add1~8_combout\,
	datac => \ega_sram|LessThan1~2_combout\,
	datad => \ega_sram|store_col\(4),
	combout => \ega_sram|store_col~10_combout\);

-- Location: LCCOMB_X24_Y7_N20
\ega_sram|store_col~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~11_combout\ = (\ega_sram|store_col~10_combout\) # ((\ega_sram|SramAddress\(4) & \ega_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(4),
	datac => \ega_sram|store_col~10_combout\,
	datad => \ega_sram|Equal0~3_combout\,
	combout => \ega_sram|store_col~11_combout\);

-- Location: FF_X24_Y7_N21
\ega_sram|store_col[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|store_col~11_combout\,
	ena => \ega_sram|store_col[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|store_col\(4));

-- Location: LCCOMB_X26_Y7_N0
\ega_sram|store_col~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~14_combout\ = (!\ega_sram|Equal0~3_combout\ & ((\ega_sram|LessThan1~2_combout\ & ((\ega_sram|store_col\(5)))) # (!\ega_sram|LessThan1~2_combout\ & (\ega_sram|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~10_combout\,
	datab => \ega_sram|store_col\(5),
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|store_col~14_combout\);

-- Location: LCCOMB_X26_Y7_N2
\ega_sram|store_col~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~15_combout\ = (\ega_sram|store_col~14_combout\) # ((\ega_sram|SramAddress\(5) & \ega_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(5),
	datab => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|store_col~14_combout\,
	combout => \ega_sram|store_col~15_combout\);

-- Location: FF_X26_Y7_N3
\ega_sram|store_col[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|store_col~15_combout\,
	ena => \ega_sram|store_col[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|store_col\(5));

-- Location: LCCOMB_X26_Y7_N20
\ega_sram|store_col~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~12_combout\ = (!\ega_sram|Equal0~3_combout\ & ((\ega_sram|LessThan1~2_combout\ & ((\ega_sram|store_col\(6)))) # (!\ega_sram|LessThan1~2_combout\ & (\ega_sram|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Add1~12_combout\,
	datab => \ega_sram|store_col\(6),
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|store_col~12_combout\);

-- Location: LCCOMB_X26_Y7_N14
\ega_sram|store_col~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~13_combout\ = (\ega_sram|store_col~12_combout\) # ((\ega_sram|SramAddress\(6) & \ega_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(6),
	datac => \ega_sram|Equal0~3_combout\,
	datad => \ega_sram|store_col~12_combout\,
	combout => \ega_sram|store_col~13_combout\);

-- Location: FF_X26_Y7_N15
\ega_sram|store_col[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|store_col~13_combout\,
	ena => \ega_sram|store_col[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|store_col\(6));

-- Location: LCCOMB_X24_Y7_N12
\ega_sram|store_col~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~4_combout\ = (!\ega_sram|Equal0~3_combout\ & ((\ega_sram|LessThan1~2_combout\ & (\ega_sram|store_col\(1))) # (!\ega_sram|LessThan1~2_combout\ & ((\ega_sram|Add1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~3_combout\,
	datab => \ega_sram|LessThan1~2_combout\,
	datac => \ega_sram|store_col\(1),
	datad => \ega_sram|Add1~2_combout\,
	combout => \ega_sram|store_col~4_combout\);

-- Location: LCCOMB_X24_Y7_N26
\ega_sram|store_col~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~5_combout\ = (\ega_sram|store_col~4_combout\) # ((\ega_sram|SramAddress\(1) & \ega_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|store_col~4_combout\,
	datab => \ega_sram|SramAddress\(1),
	datad => \ega_sram|Equal0~3_combout\,
	combout => \ega_sram|store_col~5_combout\);

-- Location: FF_X24_Y7_N27
\ega_sram|store_col[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|store_col~5_combout\,
	ena => \ega_sram|store_col[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|store_col\(1));

-- Location: LCCOMB_X24_Y7_N10
\ega_sram|store_col~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~8_combout\ = (!\ega_sram|Equal0~3_combout\ & ((\ega_sram|LessThan1~2_combout\ & ((\ega_sram|store_col\(3)))) # (!\ega_sram|LessThan1~2_combout\ & (\ega_sram|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~3_combout\,
	datab => \ega_sram|LessThan1~2_combout\,
	datac => \ega_sram|Add1~6_combout\,
	datad => \ega_sram|store_col\(3),
	combout => \ega_sram|store_col~8_combout\);

-- Location: LCCOMB_X24_Y7_N28
\ega_sram|store_col~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~9_combout\ = (\ega_sram|store_col~8_combout\) # ((\ega_sram|Equal0~3_combout\ & \ega_sram|SramAddress\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~3_combout\,
	datac => \ega_sram|SramAddress\(3),
	datad => \ega_sram|store_col~8_combout\,
	combout => \ega_sram|store_col~9_combout\);

-- Location: FF_X24_Y7_N29
\ega_sram|store_col[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|store_col~9_combout\,
	ena => \ega_sram|store_col[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|store_col\(3));

-- Location: LCCOMB_X24_Y7_N4
\ega_sram|store_col~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~6_combout\ = (!\ega_sram|Equal0~3_combout\ & ((\ega_sram|LessThan1~2_combout\ & ((\ega_sram|store_col\(2)))) # (!\ega_sram|LessThan1~2_combout\ & (\ega_sram|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|Equal0~3_combout\,
	datab => \ega_sram|Add1~4_combout\,
	datac => \ega_sram|store_col\(2),
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|store_col~6_combout\);

-- Location: LCCOMB_X24_Y7_N14
\ega_sram|store_col~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~7_combout\ = (\ega_sram|store_col~6_combout\) # ((\ega_sram|SramAddress\(2) & \ega_sram|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramAddress\(2),
	datac => \ega_sram|store_col~6_combout\,
	datad => \ega_sram|Equal0~3_combout\,
	combout => \ega_sram|store_col~7_combout\);

-- Location: FF_X24_Y7_N15
\ega_sram|store_col[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|store_col~7_combout\,
	ena => \ega_sram|store_col[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|store_col\(2));

-- Location: LCCOMB_X24_Y7_N6
\ega_sram|store_col~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|store_col~3_combout\ = (\ega_sram|Equal0~3_combout\ & (\ega_sram|SramAddress\(0))) # (!\ega_sram|Equal0~3_combout\ & ((\ega_sram|LessThan1~2_combout\ & ((\ega_sram|store_col\(0)))) # (!\ega_sram|LessThan1~2_combout\ & 
-- (!\ega_sram|SramAddress\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramAddress\(0),
	datab => \ega_sram|LessThan1~2_combout\,
	datac => \ega_sram|store_col\(0),
	datad => \ega_sram|Equal0~3_combout\,
	combout => \ega_sram|store_col~3_combout\);

-- Location: FF_X24_Y7_N7
\ega_sram|store_col[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|store_col~3_combout\,
	ena => \ega_sram|store_col[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|store_col\(0));

-- Location: LCCOMB_X24_Y7_N24
\ega_ram_in|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_in|LessThan1~0_combout\ = (!\ega_sram|store_col\(3) & (((!\ega_sram|store_col\(1) & !\ega_sram|store_col\(0))) # (!\ega_sram|store_col\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|store_col\(1),
	datab => \ega_sram|store_col\(3),
	datac => \ega_sram|store_col\(2),
	datad => \ega_sram|store_col\(0),
	combout => \ega_ram_in|LessThan1~0_combout\);

-- Location: LCCOMB_X26_Y7_N24
\ega_ram_in|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_in|LessThan1~1_combout\ = (!\ega_sram|store_col\(5) & (!\ega_sram|store_col\(6) & ((\ega_ram_in|LessThan1~0_combout\) # (!\ega_sram|store_col\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|store_col\(4),
	datab => \ega_sram|store_col\(5),
	datac => \ega_sram|store_col\(6),
	datad => \ega_ram_in|LessThan1~0_combout\,
	combout => \ega_ram_in|LessThan1~1_combout\);

-- Location: LCCOMB_X26_Y7_N30
\ega_ram_in|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_ram_in|LessThan1~2_combout\ = ((\ega_ram_in|LessThan1~1_combout\) # (!\ega_sram|store_col\(8))) # (!\ega_sram|store_col\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|store_col\(7),
	datac => \ega_sram|store_col\(8),
	datad => \ega_ram_in|LessThan1~1_combout\,
	combout => \ega_ram_in|LessThan1~2_combout\);

-- Location: LCCOMB_X19_Y3_N10
\ega_genlock|i~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~35_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\SB~input_o\ $ (\ega_genlock|process_19:i[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SB~input_o\,
	datac => \ega_genlock|process_19:i[0]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~35_combout\);

-- Location: FF_X19_Y3_N11
\ega_genlock|process_19:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_19:i[0]~q\);

-- Location: LCCOMB_X19_Y3_N26
\ega_genlock|i~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~34_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_19:i[1]~q\ $ (((\ega_genlock|process_19:i[0]~q\ & \SB~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_19:i[0]~q\,
	datab => \SB~input_o\,
	datac => \ega_genlock|process_19:i[1]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~34_combout\);

-- Location: FF_X19_Y3_N27
\ega_genlock|process_19:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_19:i[1]~q\);

-- Location: LCCOMB_X19_Y3_N24
\ega_genlock|i~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~32_combout\ = \ega_genlock|process_19:i[2]~q\ $ (((\ega_genlock|process_19:i[0]~q\ & (\SB~input_o\ & \ega_genlock|process_19:i[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_19:i[0]~q\,
	datab => \SB~input_o\,
	datac => \ega_genlock|process_19:i[1]~q\,
	datad => \ega_genlock|process_19:i[2]~q\,
	combout => \ega_genlock|i~32_combout\);

-- Location: LCCOMB_X21_Y3_N16
\ega_genlock|i~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~41_combout\ = (\ega_genlock|i~32_combout\ & (((!\ega_genlock|hcount\(0)) # (!\ega_genlock|hcount\(1))) # (!\ega_genlock|hcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(2),
	datab => \ega_genlock|hcount\(1),
	datac => \ega_genlock|i~32_combout\,
	datad => \ega_genlock|hcount\(0),
	combout => \ega_genlock|i~41_combout\);

-- Location: FF_X21_Y3_N17
\ega_genlock|process_19:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_19:i[2]~q\);

-- Location: LCCOMB_X19_Y3_N22
\ega_genlock|Add21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add21~0_combout\ = \ega_genlock|process_19:i[3]~q\ $ (((\ega_genlock|process_19:i[0]~q\ & (\ega_genlock|process_19:i[2]~q\ & \ega_genlock|process_19:i[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_19:i[0]~q\,
	datab => \ega_genlock|process_19:i[2]~q\,
	datac => \ega_genlock|process_19:i[1]~q\,
	datad => \ega_genlock|process_19:i[3]~q\,
	combout => \ega_genlock|Add21~0_combout\);

-- Location: LCCOMB_X19_Y3_N6
\ega_genlock|i~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~33_combout\ = (!\ega_genlock|Equal2~0_combout\ & ((\SB~input_o\ & (\ega_genlock|Add21~0_combout\)) # (!\SB~input_o\ & ((\ega_genlock|process_19:i[3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add21~0_combout\,
	datab => \SB~input_o\,
	datac => \ega_genlock|process_19:i[3]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~33_combout\);

-- Location: FF_X19_Y3_N7
\ega_genlock|process_19:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_19:i[3]~q\);

-- Location: LCCOMB_X19_Y3_N12
\ega_genlock|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add6~0_combout\ = \ega_genlock|sample_ticks\(0) $ (VCC)
-- \ega_genlock|Add6~1\ = CARRY(\ega_genlock|sample_ticks\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|sample_ticks\(0),
	datad => VCC,
	combout => \ega_genlock|Add6~0_combout\,
	cout => \ega_genlock|Add6~1\);

-- Location: LCCOMB_X25_Y3_N22
\ega_genlock|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~38_combout\ = (\ega_genlock|peak~4_combout\ & !\ega_genlock|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~4_combout\,
	datac => \ega_genlock|peak\(0),
	combout => \ega_genlock|Add0~38_combout\);

-- Location: FF_X25_Y3_N23
\ega_genlock|peak[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~38_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(0));

-- Location: LCCOMB_X26_Y4_N14
\ega_genlock|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~1\ = CARRY(\ega_genlock|peak\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak\(0),
	datad => VCC,
	cout => \ega_genlock|Add0~1\);

-- Location: LCCOMB_X26_Y4_N16
\ega_genlock|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~2_combout\ = (\ega_genlock|peak\(1) & (\ega_genlock|Add0~1\ & VCC)) # (!\ega_genlock|peak\(1) & (!\ega_genlock|Add0~1\))
-- \ega_genlock|Add0~3\ = CARRY((!\ega_genlock|peak\(1) & !\ega_genlock|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(1),
	datad => VCC,
	cin => \ega_genlock|Add0~1\,
	combout => \ega_genlock|Add0~2_combout\,
	cout => \ega_genlock|Add0~3\);

-- Location: LCCOMB_X25_Y3_N16
\ega_genlock|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~39_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~2_combout\,
	combout => \ega_genlock|Add0~39_combout\);

-- Location: FF_X25_Y3_N17
\ega_genlock|peak[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~39_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(1));

-- Location: LCCOMB_X26_Y4_N18
\ega_genlock|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~4_combout\ = (\ega_genlock|peak\(2) & ((GND) # (!\ega_genlock|Add0~3\))) # (!\ega_genlock|peak\(2) & (\ega_genlock|Add0~3\ $ (GND)))
-- \ega_genlock|Add0~5\ = CARRY((\ega_genlock|peak\(2)) # (!\ega_genlock|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(2),
	datad => VCC,
	cin => \ega_genlock|Add0~3\,
	combout => \ega_genlock|Add0~4_combout\,
	cout => \ega_genlock|Add0~5\);

-- Location: LCCOMB_X26_Y4_N10
\ega_genlock|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~40_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~4_combout\,
	combout => \ega_genlock|Add0~40_combout\);

-- Location: FF_X26_Y4_N11
\ega_genlock|peak[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~40_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(2));

-- Location: LCCOMB_X26_Y4_N20
\ega_genlock|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~6_combout\ = (\ega_genlock|peak\(3) & (\ega_genlock|Add0~5\ & VCC)) # (!\ega_genlock|peak\(3) & (!\ega_genlock|Add0~5\))
-- \ega_genlock|Add0~7\ = CARRY((!\ega_genlock|peak\(3) & !\ega_genlock|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak\(3),
	datad => VCC,
	cin => \ega_genlock|Add0~5\,
	combout => \ega_genlock|Add0~6_combout\,
	cout => \ega_genlock|Add0~7\);

-- Location: LCCOMB_X26_Y4_N8
\ega_genlock|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~41_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~6_combout\,
	combout => \ega_genlock|Add0~41_combout\);

-- Location: FF_X26_Y4_N9
\ega_genlock|peak[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~41_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(3));

-- Location: LCCOMB_X26_Y4_N22
\ega_genlock|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~8_combout\ = (\ega_genlock|peak\(4) & ((GND) # (!\ega_genlock|Add0~7\))) # (!\ega_genlock|peak\(4) & (\ega_genlock|Add0~7\ $ (GND)))
-- \ega_genlock|Add0~9\ = CARRY((\ega_genlock|peak\(4)) # (!\ega_genlock|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(4),
	datad => VCC,
	cin => \ega_genlock|Add0~7\,
	combout => \ega_genlock|Add0~8_combout\,
	cout => \ega_genlock|Add0~9\);

-- Location: LCCOMB_X26_Y4_N6
\ega_genlock|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~42_combout\ = (\ega_genlock|Add0~8_combout\ & \ega_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add0~8_combout\,
	datac => \ega_genlock|peak~4_combout\,
	combout => \ega_genlock|Add0~42_combout\);

-- Location: FF_X26_Y4_N7
\ega_genlock|peak[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~42_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(4));

-- Location: LCCOMB_X26_Y4_N24
\ega_genlock|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~10_combout\ = (\ega_genlock|peak\(5) & (\ega_genlock|Add0~9\ & VCC)) # (!\ega_genlock|peak\(5) & (!\ega_genlock|Add0~9\))
-- \ega_genlock|Add0~11\ = CARRY((!\ega_genlock|peak\(5) & !\ega_genlock|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak\(5),
	datad => VCC,
	cin => \ega_genlock|Add0~9\,
	combout => \ega_genlock|Add0~10_combout\,
	cout => \ega_genlock|Add0~11\);

-- Location: LCCOMB_X26_Y4_N4
\ega_genlock|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~43_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~10_combout\,
	combout => \ega_genlock|Add0~43_combout\);

-- Location: FF_X26_Y4_N5
\ega_genlock|peak[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~43_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(5));

-- Location: LCCOMB_X26_Y4_N26
\ega_genlock|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~12_combout\ = (\ega_genlock|peak\(6) & ((GND) # (!\ega_genlock|Add0~11\))) # (!\ega_genlock|peak\(6) & (\ega_genlock|Add0~11\ $ (GND)))
-- \ega_genlock|Add0~13\ = CARRY((\ega_genlock|peak\(6)) # (!\ega_genlock|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak\(6),
	datad => VCC,
	cin => \ega_genlock|Add0~11\,
	combout => \ega_genlock|Add0~12_combout\,
	cout => \ega_genlock|Add0~13\);

-- Location: LCCOMB_X26_Y4_N2
\ega_genlock|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~44_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~4_combout\,
	datac => \ega_genlock|Add0~12_combout\,
	combout => \ega_genlock|Add0~44_combout\);

-- Location: FF_X26_Y4_N3
\ega_genlock|peak[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~44_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(6));

-- Location: LCCOMB_X26_Y4_N28
\ega_genlock|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~14_combout\ = (\ega_genlock|peak\(7) & (\ega_genlock|Add0~13\ & VCC)) # (!\ega_genlock|peak\(7) & (!\ega_genlock|Add0~13\))
-- \ega_genlock|Add0~15\ = CARRY((!\ega_genlock|peak\(7) & !\ega_genlock|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(7),
	datad => VCC,
	cin => \ega_genlock|Add0~13\,
	combout => \ega_genlock|Add0~14_combout\,
	cout => \ega_genlock|Add0~15\);

-- Location: LCCOMB_X26_Y4_N12
\ega_genlock|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~45_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~14_combout\,
	combout => \ega_genlock|Add0~45_combout\);

-- Location: FF_X26_Y4_N13
\ega_genlock|peak[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~45_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(7));

-- Location: LCCOMB_X26_Y4_N30
\ega_genlock|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~16_combout\ = (\ega_genlock|peak\(8) & ((GND) # (!\ega_genlock|Add0~15\))) # (!\ega_genlock|peak\(8) & (\ega_genlock|Add0~15\ $ (GND)))
-- \ega_genlock|Add0~17\ = CARRY((\ega_genlock|peak\(8)) # (!\ega_genlock|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(8),
	datad => VCC,
	cin => \ega_genlock|Add0~15\,
	combout => \ega_genlock|Add0~16_combout\,
	cout => \ega_genlock|Add0~17\);

-- Location: LCCOMB_X25_Y3_N4
\ega_genlock|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~46_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~4_combout\,
	datac => \ega_genlock|Add0~16_combout\,
	combout => \ega_genlock|Add0~46_combout\);

-- Location: FF_X25_Y3_N5
\ega_genlock|peak[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~46_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(8));

-- Location: LCCOMB_X26_Y3_N0
\ega_genlock|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~18_combout\ = (\ega_genlock|peak\(9) & (\ega_genlock|Add0~17\ & VCC)) # (!\ega_genlock|peak\(9) & (!\ega_genlock|Add0~17\))
-- \ega_genlock|Add0~19\ = CARRY((!\ega_genlock|peak\(9) & !\ega_genlock|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak\(9),
	datad => VCC,
	cin => \ega_genlock|Add0~17\,
	combout => \ega_genlock|Add0~18_combout\,
	cout => \ega_genlock|Add0~19\);

-- Location: LCCOMB_X25_Y3_N6
\ega_genlock|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~47_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak~4_combout\,
	datac => \ega_genlock|Add0~18_combout\,
	combout => \ega_genlock|Add0~47_combout\);

-- Location: FF_X25_Y3_N7
\ega_genlock|peak[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~47_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(9));

-- Location: LCCOMB_X26_Y3_N2
\ega_genlock|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~20_combout\ = (\ega_genlock|peak\(10) & ((GND) # (!\ega_genlock|Add0~19\))) # (!\ega_genlock|peak\(10) & (\ega_genlock|Add0~19\ $ (GND)))
-- \ega_genlock|Add0~21\ = CARRY((\ega_genlock|peak\(10)) # (!\ega_genlock|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak\(10),
	datad => VCC,
	cin => \ega_genlock|Add0~19\,
	combout => \ega_genlock|Add0~20_combout\,
	cout => \ega_genlock|Add0~21\);

-- Location: LCCOMB_X25_Y3_N20
\ega_genlock|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~48_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~20_combout\,
	combout => \ega_genlock|Add0~48_combout\);

-- Location: FF_X25_Y3_N21
\ega_genlock|peak[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~48_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(10));

-- Location: LCCOMB_X26_Y3_N4
\ega_genlock|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~22_combout\ = (\ega_genlock|peak\(11) & (\ega_genlock|Add0~21\ & VCC)) # (!\ega_genlock|peak\(11) & (!\ega_genlock|Add0~21\))
-- \ega_genlock|Add0~23\ = CARRY((!\ega_genlock|peak\(11) & !\ega_genlock|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(11),
	datad => VCC,
	cin => \ega_genlock|Add0~21\,
	combout => \ega_genlock|Add0~22_combout\,
	cout => \ega_genlock|Add0~23\);

-- Location: LCCOMB_X26_Y3_N26
\ega_genlock|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~49_combout\ = (\ega_genlock|Add0~22_combout\ & \ega_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add0~22_combout\,
	datad => \ega_genlock|peak~4_combout\,
	combout => \ega_genlock|Add0~49_combout\);

-- Location: FF_X26_Y3_N27
\ega_genlock|peak[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~49_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(11));

-- Location: LCCOMB_X26_Y3_N6
\ega_genlock|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~24_combout\ = (\ega_genlock|peak\(12) & ((GND) # (!\ega_genlock|Add0~23\))) # (!\ega_genlock|peak\(12) & (\ega_genlock|Add0~23\ $ (GND)))
-- \ega_genlock|Add0~25\ = CARRY((\ega_genlock|peak\(12)) # (!\ega_genlock|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak\(12),
	datad => VCC,
	cin => \ega_genlock|Add0~23\,
	combout => \ega_genlock|Add0~24_combout\,
	cout => \ega_genlock|Add0~25\);

-- Location: LCCOMB_X26_Y3_N28
\ega_genlock|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~50_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~24_combout\,
	combout => \ega_genlock|Add0~50_combout\);

-- Location: FF_X26_Y3_N29
\ega_genlock|peak[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~50_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(12));

-- Location: LCCOMB_X26_Y3_N8
\ega_genlock|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~26_combout\ = (\ega_genlock|peak\(13) & (\ega_genlock|Add0~25\ & VCC)) # (!\ega_genlock|peak\(13) & (!\ega_genlock|Add0~25\))
-- \ega_genlock|Add0~27\ = CARRY((!\ega_genlock|peak\(13) & !\ega_genlock|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(13),
	datad => VCC,
	cin => \ega_genlock|Add0~25\,
	combout => \ega_genlock|Add0~26_combout\,
	cout => \ega_genlock|Add0~27\);

-- Location: LCCOMB_X26_Y3_N22
\ega_genlock|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~51_combout\ = (\ega_genlock|Add0~26_combout\ & \ega_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add0~26_combout\,
	datad => \ega_genlock|peak~4_combout\,
	combout => \ega_genlock|Add0~51_combout\);

-- Location: FF_X26_Y3_N23
\ega_genlock|peak[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~51_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(13));

-- Location: LCCOMB_X26_Y3_N10
\ega_genlock|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~28_combout\ = (\ega_genlock|peak\(14) & ((GND) # (!\ega_genlock|Add0~27\))) # (!\ega_genlock|peak\(14) & (\ega_genlock|Add0~27\ $ (GND)))
-- \ega_genlock|Add0~29\ = CARRY((\ega_genlock|peak\(14)) # (!\ega_genlock|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak\(14),
	datad => VCC,
	cin => \ega_genlock|Add0~27\,
	combout => \ega_genlock|Add0~28_combout\,
	cout => \ega_genlock|Add0~29\);

-- Location: LCCOMB_X26_Y3_N24
\ega_genlock|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~52_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~28_combout\,
	combout => \ega_genlock|Add0~52_combout\);

-- Location: FF_X26_Y3_N25
\ega_genlock|peak[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~52_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(14));

-- Location: LCCOMB_X26_Y3_N12
\ega_genlock|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~30_combout\ = (\ega_genlock|peak\(15) & (\ega_genlock|Add0~29\ & VCC)) # (!\ega_genlock|peak\(15) & (!\ega_genlock|Add0~29\))
-- \ega_genlock|Add0~31\ = CARRY((!\ega_genlock|peak\(15) & !\ega_genlock|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(15),
	datad => VCC,
	cin => \ega_genlock|Add0~29\,
	combout => \ega_genlock|Add0~30_combout\,
	cout => \ega_genlock|Add0~31\);

-- Location: LCCOMB_X26_Y3_N30
\ega_genlock|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~53_combout\ = (\ega_genlock|peak~4_combout\ & \ega_genlock|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~30_combout\,
	combout => \ega_genlock|Add0~53_combout\);

-- Location: FF_X26_Y3_N31
\ega_genlock|peak[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~53_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(15));

-- Location: LCCOMB_X26_Y3_N14
\ega_genlock|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~32_combout\ = (\ega_genlock|peak\(16) & ((GND) # (!\ega_genlock|Add0~31\))) # (!\ega_genlock|peak\(16) & (\ega_genlock|Add0~31\ $ (GND)))
-- \ega_genlock|Add0~33\ = CARRY((\ega_genlock|peak\(16)) # (!\ega_genlock|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak\(16),
	datad => VCC,
	cin => \ega_genlock|Add0~31\,
	combout => \ega_genlock|Add0~32_combout\,
	cout => \ega_genlock|Add0~33\);

-- Location: LCCOMB_X26_Y3_N18
\ega_genlock|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~37_combout\ = (\ega_genlock|Add0~32_combout\ & \ega_genlock|peak~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add0~32_combout\,
	datad => \ega_genlock|peak~4_combout\,
	combout => \ega_genlock|Add0~37_combout\);

-- Location: FF_X26_Y3_N19
\ega_genlock|peak[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~37_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(16));

-- Location: LCCOMB_X25_Y3_N8
\ega_genlock|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|process_0~0_combout\ = \RESET~input_o\ $ (\ega_genlock|latch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RESET~input_o\,
	datad => \ega_genlock|latch~q\,
	combout => \ega_genlock|process_0~0_combout\);

-- Location: LCCOMB_X25_Y3_N26
\ega_genlock|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan0~2_combout\ = (\ega_genlock|peak\(9)) # ((\ega_genlock|peak\(10)) # ((\ega_genlock|peak\(8)) # (\ega_genlock|peak\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(9),
	datab => \ega_genlock|peak\(10),
	datac => \ega_genlock|peak\(8),
	datad => \ega_genlock|peak\(11),
	combout => \ega_genlock|LessThan0~2_combout\);

-- Location: LCCOMB_X25_Y3_N18
\ega_genlock|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan0~0_combout\ = (\ega_genlock|peak\(0)) # ((\ega_genlock|peak\(1)) # ((\ega_genlock|peak\(2)) # (\ega_genlock|peak\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(0),
	datab => \ega_genlock|peak\(1),
	datac => \ega_genlock|peak\(2),
	datad => \ega_genlock|peak\(3),
	combout => \ega_genlock|LessThan0~0_combout\);

-- Location: LCCOMB_X25_Y3_N14
\ega_genlock|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan0~3_combout\ = (\ega_genlock|peak\(15)) # ((\ega_genlock|peak\(14)) # ((\ega_genlock|peak\(12)) # (\ega_genlock|peak\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(15),
	datab => \ega_genlock|peak\(14),
	datac => \ega_genlock|peak\(12),
	datad => \ega_genlock|peak\(13),
	combout => \ega_genlock|LessThan0~3_combout\);

-- Location: LCCOMB_X26_Y4_N0
\ega_genlock|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan0~1_combout\ = (\ega_genlock|peak\(7)) # ((\ega_genlock|peak\(6)) # ((\ega_genlock|peak\(5)) # (\ega_genlock|peak\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(7),
	datab => \ega_genlock|peak\(6),
	datac => \ega_genlock|peak\(5),
	datad => \ega_genlock|peak\(4),
	combout => \ega_genlock|LessThan0~1_combout\);

-- Location: LCCOMB_X25_Y3_N28
\ega_genlock|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan0~4_combout\ = (\ega_genlock|LessThan0~2_combout\) # ((\ega_genlock|LessThan0~0_combout\) # ((\ega_genlock|LessThan0~3_combout\) # (\ega_genlock|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|LessThan0~2_combout\,
	datab => \ega_genlock|LessThan0~0_combout\,
	datac => \ega_genlock|LessThan0~3_combout\,
	datad => \ega_genlock|LessThan0~1_combout\,
	combout => \ega_genlock|LessThan0~4_combout\);

-- Location: LCCOMB_X25_Y3_N30
\ega_genlock|peak~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|peak~4_combout\ = (!\ega_genlock|process_0~0_combout\ & (((\ega_genlock|peak\(16)) # (\ega_genlock|LessThan0~4_combout\)) # (!\ega_genlock|peak\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(17),
	datab => \ega_genlock|peak\(16),
	datac => \ega_genlock|process_0~0_combout\,
	datad => \ega_genlock|LessThan0~4_combout\,
	combout => \ega_genlock|peak~4_combout\);

-- Location: LCCOMB_X26_Y3_N16
\ega_genlock|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~34_combout\ = \ega_genlock|Add0~33\ $ (\ega_genlock|peak\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|peak\(17),
	cin => \ega_genlock|Add0~33\,
	combout => \ega_genlock|Add0~34_combout\);

-- Location: LCCOMB_X26_Y3_N20
\ega_genlock|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add0~36_combout\ = (\ega_genlock|peak~4_combout\ & !\ega_genlock|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|peak~4_combout\,
	datad => \ega_genlock|Add0~34_combout\,
	combout => \ega_genlock|Add0~36_combout\);

-- Location: FF_X26_Y3_N21
\ega_genlock|peak[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add0~36_combout\,
	ena => \ega_sync_level|video_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|peak\(17));

-- Location: LCCOMB_X25_Y3_N12
\ega_genlock|adj_trg_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_reset~0_combout\ = (\ega_genlock|peak\(17) & (!\ega_genlock|LessThan0~4_combout\ & (\ega_sync_level|video_enable~q\ & !\ega_genlock|peak\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|peak\(17),
	datab => \ega_genlock|LessThan0~4_combout\,
	datac => \ega_sync_level|video_enable~q\,
	datad => \ega_genlock|peak\(16),
	combout => \ega_genlock|adj_trg_reset~0_combout\);

-- Location: LCCOMB_X25_Y3_N10
\ega_genlock|latch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|latch~0_combout\ = (\ega_genlock|adj_trg_reset~0_combout\ & (!\RESET~input_o\)) # (!\ega_genlock|adj_trg_reset~0_combout\ & ((\ega_genlock|latch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RESET~input_o\,
	datac => \ega_genlock|latch~q\,
	datad => \ega_genlock|adj_trg_reset~0_combout\,
	combout => \ega_genlock|latch~0_combout\);

-- Location: FF_X25_Y3_N11
\ega_genlock|latch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|latch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|latch~q\);

-- Location: LCCOMB_X25_Y3_N24
\ega_genlock|adj_trg_reset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|adj_trg_reset~1_combout\ = (\ega_genlock|latch~q\ & (\RESET~input_o\ & \ega_genlock|adj_trg_reset~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|latch~q\,
	datac => \RESET~input_o\,
	datad => \ega_genlock|adj_trg_reset~0_combout\,
	combout => \ega_genlock|adj_trg_reset~1_combout\);

-- Location: FF_X25_Y3_N25
\ega_genlock|adj_trg_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|adj_trg_reset~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|adj_trg_reset~q\);

-- Location: FF_X19_Y3_N13
\ega_genlock|sample_ticks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add6~0_combout\,
	ena => \ega_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|sample_ticks\(0));

-- Location: LCCOMB_X19_Y3_N14
\ega_genlock|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add6~2_combout\ = \SW1~input_o\ $ (\ega_genlock|Add6~1\ $ (!\ega_genlock|sample_ticks\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SW1~input_o\,
	datad => \ega_genlock|sample_ticks\(1),
	cin => \ega_genlock|Add6~1\,
	combout => \ega_genlock|Add6~2_combout\);

-- Location: LCCOMB_X19_Y3_N8
\ega_genlock|sample_ticks[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|sample_ticks[1]~0_combout\ = !\ega_genlock|Add6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|Add6~2_combout\,
	combout => \ega_genlock|sample_ticks[1]~0_combout\);

-- Location: FF_X19_Y3_N9
\ega_genlock|sample_ticks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|sample_ticks[1]~0_combout\,
	ena => \ega_genlock|adj_trg_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|sample_ticks\(1));

-- Location: LCCOMB_X19_Y3_N16
\ega_genlock|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add7~0_combout\ = \ega_genlock|sample_ticks\(0) $ (!\ega_genlock|sample_ticks\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|sample_ticks\(0),
	datad => \ega_genlock|sample_ticks\(1),
	combout => \ega_genlock|Add7~0_combout\);

-- Location: FF_X19_Y3_N17
\ega_genlock|sample_adj[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|Add7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|sample_adj\(1));

-- Location: LCCOMB_X19_Y3_N20
\ega_genlock|sample_adj[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|sample_adj[0]~feeder_combout\ = \ega_genlock|sample_ticks\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|sample_ticks\(0),
	combout => \ega_genlock|sample_adj[0]~feeder_combout\);

-- Location: FF_X19_Y3_N21
\ega_genlock|sample_adj[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|sample_adj[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|sample_adj\(0));

-- Location: LCCOMB_X19_Y3_N4
\ega_genlock|LessThan19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan19~0_combout\ = (\ega_genlock|process_19:i[0]~q\ & ((\SB~input_o\) # ((\ega_genlock|sample_adj\(0) & !\ega_genlock|process_19:i[2]~q\)))) # (!\ega_genlock|process_19:i[0]~q\ & (\ega_genlock|sample_adj\(0) & (\SB~input_o\ & 
-- !\ega_genlock|process_19:i[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_19:i[0]~q\,
	datab => \ega_genlock|sample_adj\(0),
	datac => \SB~input_o\,
	datad => \ega_genlock|process_19:i[2]~q\,
	combout => \ega_genlock|LessThan19~0_combout\);

-- Location: LCCOMB_X19_Y3_N28
\ega_genlock|LessThan19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan19~1_combout\ = (\ega_genlock|process_19:i[1]~q\ & ((\ega_genlock|LessThan19~0_combout\) # ((!\ega_genlock|sample_adj\(1) & !\ega_genlock|process_19:i[3]~q\)))) # (!\ega_genlock|process_19:i[1]~q\ & (!\ega_genlock|sample_adj\(1) & 
-- (\ega_genlock|LessThan19~0_combout\ & !\ega_genlock|process_19:i[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_19:i[1]~q\,
	datab => \ega_genlock|sample_adj\(1),
	datac => \ega_genlock|LessThan19~0_combout\,
	datad => \ega_genlock|process_19:i[3]~q\,
	combout => \ega_genlock|LessThan19~1_combout\);

-- Location: LCCOMB_X23_Y3_N14
\ega_genlock|LessThan19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan19~2_combout\ = (\ega_genlock|process_19:i[3]~q\ & ((!\ega_genlock|LessThan19~1_combout\) # (!\ega_genlock|process_19:i[2]~q\))) # (!\ega_genlock|process_19:i[3]~q\ & ((\ega_genlock|process_19:i[2]~q\) # 
-- (\ega_genlock|LessThan19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_19:i[3]~q\,
	datac => \ega_genlock|process_19:i[2]~q\,
	datad => \ega_genlock|LessThan19~1_combout\,
	combout => \ega_genlock|LessThan19~2_combout\);

-- Location: FF_X23_Y3_N15
\ega_genlock|rrggbb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|LessThan19~2_combout\,
	ena => \ega_genlock|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|rrggbb\(0));

-- Location: LCCOMB_X22_Y3_N6
\ega_genlock|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Equal3~0_combout\ = (!\ega_genlock|hcount\(1) & (!\ega_genlock|hcount\(0) & \ega_genlock|hcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(1),
	datab => \ega_genlock|hcount\(0),
	datad => \ega_genlock|hcount\(2),
	combout => \ega_genlock|Equal3~0_combout\);

-- Location: FF_X23_Y3_N21
\ega_genlock|pixel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|rrggbb\(0),
	sload => VCC,
	ena => \ega_genlock|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|pixel\(0));

-- Location: LCCOMB_X21_Y3_N8
\ega_genlock|i~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~30_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\PB~input_o\ $ (\ega_genlock|process_18:i[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PB~input_o\,
	datac => \ega_genlock|process_18:i[0]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~30_combout\);

-- Location: FF_X21_Y3_N9
\ega_genlock|process_18:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_18:i[0]~q\);

-- Location: LCCOMB_X24_Y3_N20
\ega_genlock|i~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~28_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_18:i[0]~q\ $ (\ega_genlock|process_18:i[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_18:i[0]~q\,
	datac => \ega_genlock|process_18:i[1]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~28_combout\);

-- Location: LCCOMB_X21_Y3_N4
\ega_genlock|i~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~29_combout\ = (\PB~input_o\) # ((\ega_genlock|hcount\(2) & (\ega_genlock|hcount\(1) & \ega_genlock|hcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(2),
	datab => \ega_genlock|hcount\(1),
	datac => \PB~input_o\,
	datad => \ega_genlock|hcount\(0),
	combout => \ega_genlock|i~29_combout\);

-- Location: FF_X24_Y3_N21
\ega_genlock|process_18:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~28_combout\,
	ena => \ega_genlock|i~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_18:i[1]~q\);

-- Location: LCCOMB_X24_Y3_N22
\ega_genlock|i~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~40_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_18:i[2]~q\ $ (((\ega_genlock|process_18:i[1]~q\ & \ega_genlock|process_18:i[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_18:i[1]~q\,
	datab => \ega_genlock|process_18:i[0]~q\,
	datac => \ega_genlock|process_18:i[2]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~40_combout\);

-- Location: FF_X24_Y3_N23
\ega_genlock|process_18:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~40_combout\,
	ena => \ega_genlock|i~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_18:i[2]~q\);

-- Location: LCCOMB_X24_Y3_N12
\ega_genlock|Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add20~0_combout\ = (\ega_genlock|process_18:i[0]~q\ & \ega_genlock|process_18:i[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|process_18:i[0]~q\,
	datad => \ega_genlock|process_18:i[1]~q\,
	combout => \ega_genlock|Add20~0_combout\);

-- Location: LCCOMB_X24_Y3_N8
\ega_genlock|i~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~31_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_18:i[3]~q\ $ (((\ega_genlock|Add20~0_combout\ & \ega_genlock|process_18:i[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add20~0_combout\,
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|process_18:i[3]~q\,
	datad => \ega_genlock|process_18:i[2]~q\,
	combout => \ega_genlock|i~31_combout\);

-- Location: FF_X24_Y3_N9
\ega_genlock|process_18:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~31_combout\,
	ena => \ega_genlock|i~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_18:i[3]~q\);

-- Location: LCCOMB_X24_Y3_N28
\ega_genlock|LessThan18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan18~0_combout\ = (\ega_genlock|sample_adj\(1) & (\ega_genlock|process_18:i[0]~q\ & (\ega_genlock|sample_adj\(0) & \ega_genlock|process_18:i[1]~q\))) # (!\ega_genlock|sample_adj\(1) & ((\ega_genlock|process_18:i[1]~q\) # 
-- ((\ega_genlock|process_18:i[0]~q\ & \ega_genlock|sample_adj\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|sample_adj\(1),
	datab => \ega_genlock|process_18:i[0]~q\,
	datac => \ega_genlock|sample_adj\(0),
	datad => \ega_genlock|process_18:i[1]~q\,
	combout => \ega_genlock|LessThan18~0_combout\);

-- Location: LCCOMB_X23_Y3_N22
\ega_genlock|LessThan18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan18~1_combout\ = (\ega_genlock|process_18:i[2]~q\) # ((\ega_genlock|process_18:i[3]~q\) # (\ega_genlock|LessThan18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_18:i[2]~q\,
	datac => \ega_genlock|process_18:i[3]~q\,
	datad => \ega_genlock|LessThan18~0_combout\,
	combout => \ega_genlock|LessThan18~1_combout\);

-- Location: FF_X23_Y3_N23
\ega_genlock|rrggbb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|LessThan18~1_combout\,
	ena => \ega_genlock|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|rrggbb\(1));

-- Location: FF_X23_Y3_N9
\ega_genlock|pixel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|rrggbb\(1),
	sload => VCC,
	ena => \ega_genlock|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|pixel\(1));

-- Location: LCCOMB_X21_Y3_N18
\ega_genlock|i~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~26_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\SG~input_o\ $ (\ega_genlock|process_17:i[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SG~input_o\,
	datac => \ega_genlock|process_17:i[0]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~26_combout\);

-- Location: FF_X21_Y3_N19
\ega_genlock|process_17:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_17:i[0]~q\);

-- Location: LCCOMB_X22_Y3_N10
\ega_genlock|i~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~24_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_17:i[0]~q\ $ (\ega_genlock|process_17:i[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_17:i[0]~q\,
	datac => \ega_genlock|process_17:i[1]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~24_combout\);

-- Location: LCCOMB_X21_Y3_N22
\ega_genlock|i~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~25_combout\ = (\SG~input_o\) # ((\ega_genlock|hcount\(2) & (\ega_genlock|hcount\(1) & \ega_genlock|hcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(2),
	datab => \ega_genlock|hcount\(1),
	datac => \SG~input_o\,
	datad => \ega_genlock|hcount\(0),
	combout => \ega_genlock|i~25_combout\);

-- Location: FF_X22_Y3_N11
\ega_genlock|process_17:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~24_combout\,
	ena => \ega_genlock|i~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_17:i[1]~q\);

-- Location: LCCOMB_X22_Y3_N8
\ega_genlock|i~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~39_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_17:i[2]~q\ $ (((\ega_genlock|process_17:i[1]~q\ & \ega_genlock|process_17:i[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_17:i[1]~q\,
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|process_17:i[2]~q\,
	datad => \ega_genlock|process_17:i[0]~q\,
	combout => \ega_genlock|i~39_combout\);

-- Location: FF_X22_Y3_N9
\ega_genlock|process_17:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~39_combout\,
	ena => \ega_genlock|i~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_17:i[2]~q\);

-- Location: LCCOMB_X22_Y3_N22
\ega_genlock|Add19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add19~0_combout\ = (\ega_genlock|process_17:i[0]~q\ & \ega_genlock|process_17:i[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_17:i[0]~q\,
	datad => \ega_genlock|process_17:i[1]~q\,
	combout => \ega_genlock|Add19~0_combout\);

-- Location: LCCOMB_X22_Y3_N24
\ega_genlock|i~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~27_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_17:i[3]~q\ $ (((\ega_genlock|Add19~0_combout\ & \ega_genlock|process_17:i[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add19~0_combout\,
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|process_17:i[3]~q\,
	datad => \ega_genlock|process_17:i[2]~q\,
	combout => \ega_genlock|i~27_combout\);

-- Location: FF_X22_Y3_N25
\ega_genlock|process_17:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~27_combout\,
	ena => \ega_genlock|i~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_17:i[3]~q\);

-- Location: LCCOMB_X22_Y3_N28
\ega_genlock|LessThan17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan17~0_combout\ = (\ega_genlock|process_17:i[1]~q\ & (((\ega_genlock|sample_adj\(0) & \ega_genlock|process_17:i[0]~q\)) # (!\ega_genlock|sample_adj\(1)))) # (!\ega_genlock|process_17:i[1]~q\ & (!\ega_genlock|sample_adj\(1) & 
-- (\ega_genlock|sample_adj\(0) & \ega_genlock|process_17:i[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_17:i[1]~q\,
	datab => \ega_genlock|sample_adj\(1),
	datac => \ega_genlock|sample_adj\(0),
	datad => \ega_genlock|process_17:i[0]~q\,
	combout => \ega_genlock|LessThan17~0_combout\);

-- Location: LCCOMB_X23_Y3_N10
\ega_genlock|LessThan17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan17~1_combout\ = (\ega_genlock|process_17:i[2]~q\) # ((\ega_genlock|process_17:i[3]~q\) # (\ega_genlock|LessThan17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_17:i[2]~q\,
	datab => \ega_genlock|process_17:i[3]~q\,
	datad => \ega_genlock|LessThan17~0_combout\,
	combout => \ega_genlock|LessThan17~1_combout\);

-- Location: FF_X23_Y3_N11
\ega_genlock|rrggbb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|LessThan17~1_combout\,
	ena => \ega_genlock|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|rrggbb\(2));

-- Location: LCCOMB_X23_Y3_N24
\ega_genlock|pixel[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|pixel[2]~feeder_combout\ = \ega_genlock|rrggbb\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|rrggbb\(2),
	combout => \ega_genlock|pixel[2]~feeder_combout\);

-- Location: FF_X23_Y3_N25
\ega_genlock|pixel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|pixel[2]~feeder_combout\,
	ena => \ega_genlock|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|pixel\(2));

-- Location: LCCOMB_X21_Y3_N24
\ega_genlock|i~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~22_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\PG~input_o\ $ (\ega_genlock|process_16:i[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PG~input_o\,
	datac => \ega_genlock|process_16:i[0]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~22_combout\);

-- Location: FF_X21_Y3_N25
\ega_genlock|process_16:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_16:i[0]~q\);

-- Location: LCCOMB_X24_Y3_N18
\ega_genlock|i~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~20_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_16:i[0]~q\ $ (\ega_genlock|process_16:i[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_16:i[0]~q\,
	datac => \ega_genlock|process_16:i[1]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~20_combout\);

-- Location: LCCOMB_X21_Y3_N2
\ega_genlock|i~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~21_combout\ = (\PG~input_o\) # ((\ega_genlock|hcount\(1) & (\ega_genlock|hcount\(2) & \ega_genlock|hcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PG~input_o\,
	datab => \ega_genlock|hcount\(1),
	datac => \ega_genlock|hcount\(2),
	datad => \ega_genlock|hcount\(0),
	combout => \ega_genlock|i~21_combout\);

-- Location: FF_X24_Y3_N19
\ega_genlock|process_16:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~20_combout\,
	ena => \ega_genlock|i~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_16:i[1]~q\);

-- Location: LCCOMB_X24_Y3_N10
\ega_genlock|Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add18~0_combout\ = (\ega_genlock|process_16:i[0]~q\ & \ega_genlock|process_16:i[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_genlock|process_16:i[0]~q\,
	datad => \ega_genlock|process_16:i[1]~q\,
	combout => \ega_genlock|Add18~0_combout\);

-- Location: LCCOMB_X24_Y3_N30
\ega_genlock|i~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~38_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_16:i[2]~q\ $ (((\ega_genlock|process_16:i[0]~q\ & \ega_genlock|process_16:i[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_16:i[0]~q\,
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|process_16:i[2]~q\,
	datad => \ega_genlock|process_16:i[1]~q\,
	combout => \ega_genlock|i~38_combout\);

-- Location: FF_X24_Y3_N31
\ega_genlock|process_16:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~38_combout\,
	ena => \ega_genlock|i~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_16:i[2]~q\);

-- Location: LCCOMB_X24_Y3_N4
\ega_genlock|i~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~23_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_16:i[3]~q\ $ (((\ega_genlock|Add18~0_combout\ & \ega_genlock|process_16:i[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add18~0_combout\,
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|process_16:i[3]~q\,
	datad => \ega_genlock|process_16:i[2]~q\,
	combout => \ega_genlock|i~23_combout\);

-- Location: FF_X24_Y3_N5
\ega_genlock|process_16:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~23_combout\,
	ena => \ega_genlock|i~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_16:i[3]~q\);

-- Location: LCCOMB_X24_Y3_N24
\ega_genlock|LessThan16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan16~0_combout\ = (\ega_genlock|sample_adj\(1) & (\ega_genlock|process_16:i[0]~q\ & (\ega_genlock|sample_adj\(0) & \ega_genlock|process_16:i[1]~q\))) # (!\ega_genlock|sample_adj\(1) & ((\ega_genlock|process_16:i[1]~q\) # 
-- ((\ega_genlock|process_16:i[0]~q\ & \ega_genlock|sample_adj\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|sample_adj\(1),
	datab => \ega_genlock|process_16:i[0]~q\,
	datac => \ega_genlock|sample_adj\(0),
	datad => \ega_genlock|process_16:i[1]~q\,
	combout => \ega_genlock|LessThan16~0_combout\);

-- Location: LCCOMB_X23_Y3_N18
\ega_genlock|LessThan16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan16~1_combout\ = (\ega_genlock|process_16:i[3]~q\) # ((\ega_genlock|process_16:i[2]~q\) # (\ega_genlock|LessThan16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_16:i[3]~q\,
	datac => \ega_genlock|process_16:i[2]~q\,
	datad => \ega_genlock|LessThan16~0_combout\,
	combout => \ega_genlock|LessThan16~1_combout\);

-- Location: FF_X23_Y3_N19
\ega_genlock|rrggbb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|LessThan16~1_combout\,
	ena => \ega_genlock|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|rrggbb\(3));

-- Location: LCCOMB_X23_Y3_N2
\ega_genlock|pixel[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|pixel[3]~feeder_combout\ = \ega_genlock|rrggbb\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|rrggbb\(3),
	combout => \ega_genlock|pixel[3]~feeder_combout\);

-- Location: FF_X23_Y3_N3
\ega_genlock|pixel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|pixel[3]~feeder_combout\,
	ena => \ega_genlock|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|pixel\(3));

-- Location: IOIBUF_X16_Y0_N1
\SR~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SR,
	o => \SR~input_o\);

-- Location: LCCOMB_X21_Y3_N14
\ega_genlock|i~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~18_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\SR~input_o\ $ (\ega_genlock|process_15:i[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SR~input_o\,
	datac => \ega_genlock|process_15:i[0]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~18_combout\);

-- Location: FF_X21_Y3_N15
\ega_genlock|process_15:i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_15:i[0]~q\);

-- Location: LCCOMB_X22_Y3_N18
\ega_genlock|i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~16_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_15:i[0]~q\ $ (\ega_genlock|process_15:i[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_15:i[0]~q\,
	datac => \ega_genlock|process_15:i[1]~q\,
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~16_combout\);

-- Location: LCCOMB_X21_Y3_N6
\ega_genlock|i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~17_combout\ = (\SR~input_o\) # ((\ega_genlock|hcount\(0) & (\ega_genlock|hcount\(1) & \ega_genlock|hcount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(0),
	datab => \ega_genlock|hcount\(1),
	datac => \ega_genlock|hcount\(2),
	datad => \SR~input_o\,
	combout => \ega_genlock|i~17_combout\);

-- Location: FF_X22_Y3_N19
\ega_genlock|process_15:i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~16_combout\,
	ena => \ega_genlock|i~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_15:i[1]~q\);

-- Location: LCCOMB_X22_Y3_N12
\ega_genlock|i~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~37_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_15:i[2]~q\ $ (((\ega_genlock|process_15:i[0]~q\ & \ega_genlock|process_15:i[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_15:i[0]~q\,
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|process_15:i[2]~q\,
	datad => \ega_genlock|process_15:i[1]~q\,
	combout => \ega_genlock|i~37_combout\);

-- Location: FF_X22_Y3_N13
\ega_genlock|process_15:i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~37_combout\,
	ena => \ega_genlock|i~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_15:i[2]~q\);

-- Location: LCCOMB_X22_Y3_N26
\ega_genlock|Add17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add17~0_combout\ = (\ega_genlock|process_15:i[0]~q\ & \ega_genlock|process_15:i[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_15:i[0]~q\,
	datad => \ega_genlock|process_15:i[1]~q\,
	combout => \ega_genlock|Add17~0_combout\);

-- Location: LCCOMB_X22_Y3_N4
\ega_genlock|i~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~19_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|process_15:i[3]~q\ $ (((\ega_genlock|Add17~0_combout\ & \ega_genlock|process_15:i[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add17~0_combout\,
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|process_15:i[3]~q\,
	datad => \ega_genlock|process_15:i[2]~q\,
	combout => \ega_genlock|i~19_combout\);

-- Location: FF_X22_Y3_N5
\ega_genlock|process_15:i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~19_combout\,
	ena => \ega_genlock|i~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|process_15:i[3]~q\);

-- Location: LCCOMB_X22_Y3_N14
\ega_genlock|LessThan15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan15~0_combout\ = (\ega_genlock|sample_adj\(1) & (\ega_genlock|process_15:i[0]~q\ & (\ega_genlock|sample_adj\(0) & \ega_genlock|process_15:i[1]~q\))) # (!\ega_genlock|sample_adj\(1) & ((\ega_genlock|process_15:i[1]~q\) # 
-- ((\ega_genlock|process_15:i[0]~q\ & \ega_genlock|sample_adj\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_15:i[0]~q\,
	datab => \ega_genlock|sample_adj\(1),
	datac => \ega_genlock|sample_adj\(0),
	datad => \ega_genlock|process_15:i[1]~q\,
	combout => \ega_genlock|LessThan15~0_combout\);

-- Location: LCCOMB_X23_Y3_N12
\ega_genlock|LessThan15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan15~1_combout\ = (\ega_genlock|process_15:i[2]~q\) # ((\ega_genlock|process_15:i[3]~q\) # (\ega_genlock|LessThan15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|process_15:i[2]~q\,
	datac => \ega_genlock|process_15:i[3]~q\,
	datad => \ega_genlock|LessThan15~0_combout\,
	combout => \ega_genlock|LessThan15~1_combout\);

-- Location: FF_X23_Y3_N13
\ega_genlock|rrggbb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|LessThan15~1_combout\,
	ena => \ega_genlock|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|rrggbb\(4));

-- Location: LCCOMB_X23_Y3_N4
\ega_genlock|pixel[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|pixel[4]~feeder_combout\ = \ega_genlock|rrggbb\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_genlock|rrggbb\(4),
	combout => \ega_genlock|pixel[4]~feeder_combout\);

-- Location: FF_X23_Y3_N5
\ega_genlock|pixel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|pixel[4]~feeder_combout\,
	ena => \ega_genlock|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|pixel\(4));

-- Location: LCCOMB_X21_Y3_N12
\ega_genlock|i~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~14_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\PR~input_o\ $ (\ega_genlock|i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PR~input_o\,
	datac => \ega_genlock|i\(0),
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~14_combout\);

-- Location: FF_X21_Y3_N13
\ega_genlock|i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|i\(0));

-- Location: LCCOMB_X21_Y3_N26
\ega_genlock|i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~12_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|i\(0) $ (\ega_genlock|i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|i\(0),
	datac => \ega_genlock|i\(1),
	datad => \ega_genlock|Equal2~0_combout\,
	combout => \ega_genlock|i~12_combout\);

-- Location: LCCOMB_X21_Y3_N28
\ega_genlock|i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~13_combout\ = (\PR~input_o\) # ((\ega_genlock|hcount\(2) & (\ega_genlock|hcount\(1) & \ega_genlock|hcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|hcount\(2),
	datab => \ega_genlock|hcount\(1),
	datac => \PR~input_o\,
	datad => \ega_genlock|hcount\(0),
	combout => \ega_genlock|i~13_combout\);

-- Location: FF_X21_Y3_N27
\ega_genlock|i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~12_combout\,
	ena => \ega_genlock|i~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|i\(1));

-- Location: LCCOMB_X21_Y3_N20
\ega_genlock|i~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~36_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|i\(2) $ (((\ega_genlock|i\(0) & \ega_genlock|i\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|i\(0),
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|i\(2),
	datad => \ega_genlock|i\(1),
	combout => \ega_genlock|i~36_combout\);

-- Location: FF_X21_Y3_N21
\ega_genlock|i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~36_combout\,
	ena => \ega_genlock|i~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|i\(2));

-- Location: LCCOMB_X21_Y3_N10
\ega_genlock|Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|Add16~0_combout\ = (\ega_genlock|i\(1) & \ega_genlock|i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_genlock|i\(1),
	datad => \ega_genlock|i\(0),
	combout => \ega_genlock|Add16~0_combout\);

-- Location: LCCOMB_X21_Y3_N30
\ega_genlock|i~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|i~15_combout\ = (!\ega_genlock|Equal2~0_combout\ & (\ega_genlock|i\(3) $ (((\ega_genlock|Add16~0_combout\ & \ega_genlock|i\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|Add16~0_combout\,
	datab => \ega_genlock|Equal2~0_combout\,
	datac => \ega_genlock|i\(3),
	datad => \ega_genlock|i\(2),
	combout => \ega_genlock|i~15_combout\);

-- Location: FF_X21_Y3_N31
\ega_genlock|i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|i~15_combout\,
	ena => \ega_genlock|i~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|i\(3));

-- Location: LCCOMB_X22_Y3_N20
\ega_genlock|LessThan14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan14~0_combout\ = (\ega_genlock|i\(1) & (((\ega_genlock|sample_adj\(0) & \ega_genlock|i\(0))) # (!\ega_genlock|sample_adj\(1)))) # (!\ega_genlock|i\(1) & (!\ega_genlock|sample_adj\(1) & (\ega_genlock|sample_adj\(0) & 
-- \ega_genlock|i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|i\(1),
	datab => \ega_genlock|sample_adj\(1),
	datac => \ega_genlock|sample_adj\(0),
	datad => \ega_genlock|i\(0),
	combout => \ega_genlock|LessThan14~0_combout\);

-- Location: LCCOMB_X23_Y3_N26
\ega_genlock|LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_genlock|LessThan14~1_combout\ = (\ega_genlock|i\(2)) # ((\ega_genlock|i\(3)) # (\ega_genlock|LessThan14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_genlock|i\(2),
	datac => \ega_genlock|i\(3),
	datad => \ega_genlock|LessThan14~0_combout\,
	combout => \ega_genlock|LessThan14~1_combout\);

-- Location: FF_X23_Y3_N27
\ega_genlock|rrggbb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \ega_genlock|LessThan14~1_combout\,
	ena => \ega_genlock|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|rrggbb\(5));

-- Location: FF_X23_Y3_N29
\ega_genlock|pixel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ega_genlock|rrggbb\(5),
	sload => VCC,
	ena => \ega_genlock|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_genlock|pixel\(5));

-- Location: M9K_X27_Y6_N0
\ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena3",
	clk1_input_clock_enable => "ena3",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 811,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 811,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ega_ram_in|process_0~2_combout\,
	portbre => VCC,
	clk0 => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \ega_ram_in|process_0~2_combout\,
	ena1 => \ega_sram|Selector67~0_combout\,
	ena3 => \ega_ram_in|LessThan1~2_combout\,
	portadatain => \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y8_N4
\ega_sram|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|Selector52~0_combout\ = (\ega_sram|SramRoutine.SramRoutine_Store~q\ & !\ega_sram|LessThan1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramRoutine.SramRoutine_Store~q\,
	datad => \ega_sram|LessThan1~2_combout\,
	combout => \ega_sram|Selector52~0_combout\);

-- Location: LCCOMB_X26_Y8_N0
\ega_sram|SramDat[15]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[15]~enfeeder_combout\ = \ega_sram|Selector52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|Selector52~0_combout\,
	combout => \ega_sram|SramDat[15]~enfeeder_combout\);

-- Location: FF_X26_Y8_N1
\ega_sram|SramDat[15]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramDat[15]~enfeeder_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat[15]~en_q\);

-- Location: LCCOMB_X24_Y12_N18
\mda_sram|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|Selector52~0_combout\ = (\mda_sram|SramRoutine.SramRoutine_Store~q\ & (\mda_sram|Equal0~2_combout\ & \mda_sram|LessThan1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramRoutine.SramRoutine_Store~q\,
	datac => \mda_sram|Equal0~2_combout\,
	datad => \mda_sram|LessThan1~5_combout\,
	combout => \mda_sram|Selector52~0_combout\);

-- Location: LCCOMB_X28_Y12_N6
\mda_sram|SramDat[15]~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramDat[15]~enfeeder_combout\ = \mda_sram|Selector52~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_sram|Selector52~0_combout\,
	combout => \mda_sram|SramDat[15]~enfeeder_combout\);

-- Location: FF_X28_Y12_N7
\mda_sram|SramDat[15]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramDat[15]~enfeeder_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat[15]~en_q\);

-- Location: LCCOMB_X26_Y10_N18
\ega_sram|SramDat[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[15]~33_combout\ = (\mda_sram|SramDat\(15) & ((\ega_sram|SramDat\(15)) # ((!\ega_sram|SramDat[15]~en_q\)))) # (!\mda_sram|SramDat\(15) & (!\mda_sram|SramDat[15]~en_q\ & ((\ega_sram|SramDat\(15)) # (!\ega_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramDat\(15),
	datab => \ega_sram|SramDat\(15),
	datac => \ega_sram|SramDat[15]~en_q\,
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[15]~33_combout\);

-- Location: LCCOMB_X26_Y10_N8
\ega_sram|SramDat[15]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[15]~34_combout\ = (\ega_sram|SramDat[15]~32_combout\ & \ega_sram|SramDat[15]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[15]~32_combout\,
	datad => \ega_sram|SramDat[15]~33_combout\,
	combout => \ega_sram|SramDat[15]~34_combout\);

-- Location: LCCOMB_X28_Y9_N22
\ega_sram|SramDat[15]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[15]~35_combout\ = (\cga_sram|SramDat[15]~en_q\) # ((\hgc_sram|SramDat[15]~en_q\) # ((\ega_sram|SramDat[15]~en_q\) # (\mda_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[15]~en_q\,
	datab => \hgc_sram|SramDat[15]~en_q\,
	datac => \ega_sram|SramDat[15]~en_q\,
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[15]~35_combout\);

-- Location: LCCOMB_X22_Y10_N18
\ega_sram|SramDat[14]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[14]~36_combout\ = (\hgc_sram|SramDat\(14) & (((\cga_sram|SramDat\(14))) # (!\cga_sram|SramDat[15]~en_q\))) # (!\hgc_sram|SramDat\(14) & (!\hgc_sram|SramDat[15]~en_q\ & ((\cga_sram|SramDat\(14)) # (!\cga_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramDat\(14),
	datab => \cga_sram|SramDat[15]~en_q\,
	datac => \cga_sram|SramDat\(14),
	datad => \hgc_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[14]~36_combout\);

-- Location: LCCOMB_X26_Y10_N12
\ega_sram|SramDat[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[14]~37_combout\ = (\ega_sram|SramDat\(14) & ((\mda_sram|SramDat\(14)) # ((!\mda_sram|SramDat[15]~en_q\)))) # (!\ega_sram|SramDat\(14) & (!\ega_sram|SramDat[15]~en_q\ & ((\mda_sram|SramDat\(14)) # (!\mda_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat\(14),
	datab => \mda_sram|SramDat\(14),
	datac => \ega_sram|SramDat[15]~en_q\,
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[14]~37_combout\);

-- Location: LCCOMB_X26_Y10_N24
\ega_sram|SramDat[14]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[14]~38_combout\ = (\ega_sram|SramDat[14]~36_combout\ & \ega_sram|SramDat[14]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat[14]~36_combout\,
	datad => \ega_sram|SramDat[14]~37_combout\,
	combout => \ega_sram|SramDat[14]~38_combout\);

-- Location: LCCOMB_X22_Y10_N10
\ega_sram|SramDat[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[13]~39_combout\ = (\cga_sram|SramDat\(13) & (((\hgc_sram|SramDat\(13)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat\(13) & (!\cga_sram|SramDat[15]~en_q\ & ((\hgc_sram|SramDat\(13)) # (!\hgc_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat\(13),
	datab => \cga_sram|SramDat[15]~en_q\,
	datac => \hgc_sram|SramDat\(13),
	datad => \hgc_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[13]~39_combout\);

-- Location: LCCOMB_X28_Y8_N24
\ega_sram|SramDat[13]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[13]~40_combout\ = (\mda_sram|SramDat[15]~en_q\ & (\mda_sram|SramDat\(13) & ((\ega_sram|SramDat\(13)) # (!\ega_sram|SramDat[15]~en_q\)))) # (!\mda_sram|SramDat[15]~en_q\ & (((\ega_sram|SramDat\(13)) # (!\ega_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramDat[15]~en_q\,
	datab => \mda_sram|SramDat\(13),
	datac => \ega_sram|SramDat[15]~en_q\,
	datad => \ega_sram|SramDat\(13),
	combout => \ega_sram|SramDat[13]~40_combout\);

-- Location: LCCOMB_X28_Y8_N2
\ega_sram|SramDat[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[13]~41_combout\ = (\ega_sram|SramDat[13]~39_combout\ & \ega_sram|SramDat[13]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[13]~39_combout\,
	datad => \ega_sram|SramDat[13]~40_combout\,
	combout => \ega_sram|SramDat[13]~41_combout\);

-- Location: LCCOMB_X22_Y10_N12
\ega_sram|SramDat[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[12]~42_combout\ = (\cga_sram|SramDat\(12) & (((\hgc_sram|SramDat\(12)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat\(12) & (!\cga_sram|SramDat[15]~en_q\ & ((\hgc_sram|SramDat\(12)) # (!\hgc_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat\(12),
	datab => \cga_sram|SramDat[15]~en_q\,
	datac => \hgc_sram|SramDat\(12),
	datad => \hgc_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[12]~42_combout\);

-- Location: LCCOMB_X26_Y10_N10
\ega_sram|SramDat[12]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[12]~43_combout\ = (\ega_sram|SramDat\(12) & ((\mda_sram|SramDat\(12)) # ((!\mda_sram|SramDat[15]~en_q\)))) # (!\ega_sram|SramDat\(12) & (!\ega_sram|SramDat[15]~en_q\ & ((\mda_sram|SramDat\(12)) # (!\mda_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat\(12),
	datab => \mda_sram|SramDat\(12),
	datac => \ega_sram|SramDat[15]~en_q\,
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[12]~43_combout\);

-- Location: LCCOMB_X26_Y10_N6
\ega_sram|SramDat[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[12]~44_combout\ = (\ega_sram|SramDat[12]~42_combout\ & \ega_sram|SramDat[12]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[12]~42_combout\,
	datad => \ega_sram|SramDat[12]~43_combout\,
	combout => \ega_sram|SramDat[12]~44_combout\);

-- Location: LCCOMB_X22_Y10_N6
\ega_sram|SramDat[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[11]~45_combout\ = (\hgc_sram|SramDat\(11) & (((\cga_sram|SramDat\(11))) # (!\cga_sram|SramDat[15]~en_q\))) # (!\hgc_sram|SramDat\(11) & (!\hgc_sram|SramDat[15]~en_q\ & ((\cga_sram|SramDat\(11)) # (!\cga_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramDat\(11),
	datab => \cga_sram|SramDat[15]~en_q\,
	datac => \cga_sram|SramDat\(11),
	datad => \hgc_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[11]~45_combout\);

-- Location: LCCOMB_X26_Y10_N20
\ega_sram|SramDat[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[11]~46_combout\ = (\mda_sram|SramDat\(11) & ((\ega_sram|SramDat\(11)) # ((!\ega_sram|SramDat[15]~en_q\)))) # (!\mda_sram|SramDat\(11) & (!\mda_sram|SramDat[15]~en_q\ & ((\ega_sram|SramDat\(11)) # (!\ega_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramDat\(11),
	datab => \ega_sram|SramDat\(11),
	datac => \ega_sram|SramDat[15]~en_q\,
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[11]~46_combout\);

-- Location: LCCOMB_X26_Y10_N22
\ega_sram|SramDat[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[11]~47_combout\ = (\ega_sram|SramDat[11]~45_combout\ & \ega_sram|SramDat[11]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[11]~45_combout\,
	datad => \ega_sram|SramDat[11]~46_combout\,
	combout => \ega_sram|SramDat[11]~47_combout\);

-- Location: LCCOMB_X16_Y10_N8
\ega_sram|SramDat[10]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[10]~48_combout\ = (\hgc_sram|SramDat[15]~en_q\ & (\hgc_sram|SramDat\(10) & ((\cga_sram|SramDat\(10)) # (!\cga_sram|SramDat[15]~en_q\)))) # (!\hgc_sram|SramDat[15]~en_q\ & (((\cga_sram|SramDat\(10))) # (!\cga_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramDat[15]~en_q\,
	datab => \cga_sram|SramDat[15]~en_q\,
	datac => \hgc_sram|SramDat\(10),
	datad => \cga_sram|SramDat\(10),
	combout => \ega_sram|SramDat[10]~48_combout\);

-- Location: LCCOMB_X26_Y10_N28
\ega_sram|SramDat[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[10]~49_combout\ = (\mda_sram|SramDat[15]~en_q\ & (\mda_sram|SramDat\(10) & ((\ega_sram|SramDat\(10)) # (!\ega_sram|SramDat[15]~en_q\)))) # (!\mda_sram|SramDat[15]~en_q\ & ((\ega_sram|SramDat\(10)) # ((!\ega_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramDat[15]~en_q\,
	datab => \ega_sram|SramDat\(10),
	datac => \ega_sram|SramDat[15]~en_q\,
	datad => \mda_sram|SramDat\(10),
	combout => \ega_sram|SramDat[10]~49_combout\);

-- Location: LCCOMB_X26_Y10_N30
\ega_sram|SramDat[10]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[10]~50_combout\ = (\ega_sram|SramDat[10]~48_combout\ & \ega_sram|SramDat[10]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[10]~48_combout\,
	datad => \ega_sram|SramDat[10]~49_combout\,
	combout => \ega_sram|SramDat[10]~50_combout\);

-- Location: LCCOMB_X22_Y10_N4
\ega_sram|SramDat[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[9]~51_combout\ = (\hgc_sram|SramDat\(9) & (((\cga_sram|SramDat\(9))) # (!\cga_sram|SramDat[15]~en_q\))) # (!\hgc_sram|SramDat\(9) & (!\hgc_sram|SramDat[15]~en_q\ & ((\cga_sram|SramDat\(9)) # (!\cga_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hgc_sram|SramDat\(9),
	datab => \cga_sram|SramDat[15]~en_q\,
	datac => \cga_sram|SramDat\(9),
	datad => \hgc_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[9]~51_combout\);

-- Location: LCCOMB_X26_Y10_N16
\ega_sram|SramDat[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[9]~52_combout\ = (\mda_sram|SramDat[15]~en_q\ & (\mda_sram|SramDat\(9) & ((\ega_sram|SramDat\(9)) # (!\ega_sram|SramDat[15]~en_q\)))) # (!\mda_sram|SramDat[15]~en_q\ & ((\ega_sram|SramDat\(9)) # ((!\ega_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramDat[15]~en_q\,
	datab => \ega_sram|SramDat\(9),
	datac => \ega_sram|SramDat[15]~en_q\,
	datad => \mda_sram|SramDat\(9),
	combout => \ega_sram|SramDat[9]~52_combout\);

-- Location: LCCOMB_X26_Y10_N26
\ega_sram|SramDat[9]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[9]~53_combout\ = (\ega_sram|SramDat[9]~51_combout\ & \ega_sram|SramDat[9]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[9]~51_combout\,
	datad => \ega_sram|SramDat[9]~52_combout\,
	combout => \ega_sram|SramDat[9]~53_combout\);

-- Location: LCCOMB_X22_Y10_N8
\ega_sram|SramDat[8]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[8]~54_combout\ = (\cga_sram|SramDat\(8) & (((\hgc_sram|SramDat\(8)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat\(8) & (!\cga_sram|SramDat[15]~en_q\ & ((\hgc_sram|SramDat\(8)) # (!\hgc_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat\(8),
	datab => \cga_sram|SramDat[15]~en_q\,
	datac => \hgc_sram|SramDat\(8),
	datad => \hgc_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[8]~54_combout\);

-- Location: LCCOMB_X28_Y8_N14
\ega_sram|SramDat[8]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[8]~55_combout\ = (\ega_sram|SramDat\(8) & ((\mda_sram|SramDat\(8)) # ((!\mda_sram|SramDat[15]~en_q\)))) # (!\ega_sram|SramDat\(8) & (!\ega_sram|SramDat[15]~en_q\ & ((\mda_sram|SramDat\(8)) # (!\mda_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat\(8),
	datab => \mda_sram|SramDat\(8),
	datac => \ega_sram|SramDat[15]~en_q\,
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[8]~55_combout\);

-- Location: LCCOMB_X29_Y8_N0
\ega_sram|SramDat[8]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[8]~56_combout\ = (\ega_sram|SramDat[8]~54_combout\ & \ega_sram|SramDat[8]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[8]~54_combout\,
	datad => \ega_sram|SramDat[8]~55_combout\,
	combout => \ega_sram|SramDat[8]~56_combout\);

-- Location: M9K_X15_Y8_N0
\cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 811,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 811,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \cga_ram_in|process_0~2_combout\,
	portbre => VCC,
	portbaddrstall => \cga_sram|ALT_INV_store_col[1]~1_combout\,
	clk0 => \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \cga_ram_in|process_0~2_combout\,
	ena1 => \cga_ram_in|LessThan1~2_combout\,
	portadatain => \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y8_N31
\cga_sram|SramDat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_ram_in|q\(7),
	sload => VCC,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat\(7));

-- Location: M9K_X15_Y11_N0
\hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 811,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 811,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \hgc_ram_in|process_0~4_combout\,
	portbre => VCC,
	portbaddrstall => \hgc_sram|ALT_INV_store_col[7]~20_combout\,
	clk0 => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \hgc_ram_in|process_0~4_combout\,
	ena1 => \hgc_ram_in|LessThan1~2_combout\,
	portadatain => \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X16_Y8_N20
\hgc_sram|SramDat[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramDat[7]~feeder_combout\ = \hgc_ram_in|q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_ram_in|q\(7),
	combout => \hgc_sram|SramDat[7]~feeder_combout\);

-- Location: FF_X16_Y8_N21
\hgc_sram|SramDat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramDat[7]~feeder_combout\,
	ena => \hgc_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramDat\(7));

-- Location: LCCOMB_X16_Y8_N30
\ega_sram|SramDat[7]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[7]~57_combout\ = (\cga_sram|SramDat[15]~en_q\ & (\cga_sram|SramDat\(7) & ((\hgc_sram|SramDat\(7)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat[15]~en_q\ & (((\hgc_sram|SramDat\(7))) # (!\hgc_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[15]~en_q\,
	datab => \hgc_sram|SramDat[15]~en_q\,
	datac => \cga_sram|SramDat\(7),
	datad => \hgc_sram|SramDat\(7),
	combout => \ega_sram|SramDat[7]~57_combout\);

-- Location: M9K_X27_Y7_N0
\ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 811,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 811,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ega_ram_in|process_0~2_combout\,
	portbre => VCC,
	portbaddrstall => \ega_sram|ALT_INV_store_col[4]~1_combout\,
	clk0 => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \ega_ram_in|process_0~2_combout\,
	ena1 => \ega_ram_in|LessThan1~2_combout\,
	portadatain => \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X28_Y7_N21
\ega_sram|SramDat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \ega_ram_in|q\(7),
	sload => VCC,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat\(7));

-- Location: M9K_X27_Y11_N0
\mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 811,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 811,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mda_ram_in|process_0~4_combout\,
	portbre => VCC,
	portbaddrstall => \mda_sram|ALT_INV_store_col[6]~3_combout\,
	clk0 => \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	clk1 => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena0 => \mda_ram_in|process_0~4_combout\,
	ena1 => \mda_ram_in|LessThan1~2_combout\,
	portadatain => \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X28_Y8_N21
\mda_sram|SramDat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_ram_in|q\(7),
	sload => VCC,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat\(7));

-- Location: LCCOMB_X28_Y8_N20
\ega_sram|SramDat[7]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[7]~58_combout\ = (\ega_sram|SramDat[15]~en_q\ & (\ega_sram|SramDat\(7) & ((\mda_sram|SramDat\(7)) # (!\mda_sram|SramDat[15]~en_q\)))) # (!\ega_sram|SramDat[15]~en_q\ & (((\mda_sram|SramDat\(7)) # (!\mda_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat[15]~en_q\,
	datab => \ega_sram|SramDat\(7),
	datac => \mda_sram|SramDat\(7),
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[7]~58_combout\);

-- Location: LCCOMB_X28_Y8_N0
\ega_sram|SramDat[7]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[7]~59_combout\ = (\ega_sram|SramDat[7]~57_combout\ & \ega_sram|SramDat[7]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[7]~57_combout\,
	datad => \ega_sram|SramDat[7]~58_combout\,
	combout => \ega_sram|SramDat[7]~59_combout\);

-- Location: FF_X16_Y8_N25
\cga_sram|SramDat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_ram_in|q\(6),
	sload => VCC,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat\(6));

-- Location: LCCOMB_X16_Y8_N16
\hgc_sram|SramDat[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramDat[6]~feeder_combout\ = \hgc_ram_in|q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_ram_in|q\(6),
	combout => \hgc_sram|SramDat[6]~feeder_combout\);

-- Location: FF_X16_Y8_N17
\hgc_sram|SramDat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramDat[6]~feeder_combout\,
	ena => \hgc_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramDat\(6));

-- Location: LCCOMB_X16_Y8_N24
\ega_sram|SramDat[6]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[6]~60_combout\ = (\cga_sram|SramDat[15]~en_q\ & (\cga_sram|SramDat\(6) & ((\hgc_sram|SramDat\(6)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat[15]~en_q\ & (((\hgc_sram|SramDat\(6))) # (!\hgc_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[15]~en_q\,
	datab => \hgc_sram|SramDat[15]~en_q\,
	datac => \cga_sram|SramDat\(6),
	datad => \hgc_sram|SramDat\(6),
	combout => \ega_sram|SramDat[6]~60_combout\);

-- Location: LCCOMB_X28_Y8_N18
\ega_sram|SramDat[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[6]~feeder_combout\ = \ega_ram_in|q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_ram_in|q\(6),
	combout => \ega_sram|SramDat[6]~feeder_combout\);

-- Location: FF_X28_Y8_N19
\ega_sram|SramDat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramDat[6]~feeder_combout\,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat\(6));

-- Location: FF_X28_Y8_N17
\mda_sram|SramDat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_ram_in|q\(6),
	sload => VCC,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat\(6));

-- Location: LCCOMB_X28_Y8_N16
\ega_sram|SramDat[6]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[6]~61_combout\ = (\ega_sram|SramDat[15]~en_q\ & (\ega_sram|SramDat\(6) & ((\mda_sram|SramDat\(6)) # (!\mda_sram|SramDat[15]~en_q\)))) # (!\ega_sram|SramDat[15]~en_q\ & (((\mda_sram|SramDat\(6)) # (!\mda_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat[15]~en_q\,
	datab => \ega_sram|SramDat\(6),
	datac => \mda_sram|SramDat\(6),
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[6]~61_combout\);

-- Location: LCCOMB_X28_Y8_N12
\ega_sram|SramDat[6]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[6]~62_combout\ = (\ega_sram|SramDat[6]~60_combout\ & \ega_sram|SramDat[6]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ega_sram|SramDat[6]~60_combout\,
	datad => \ega_sram|SramDat[6]~61_combout\,
	combout => \ega_sram|SramDat[6]~62_combout\);

-- Location: FF_X16_Y8_N13
\cga_sram|SramDat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_ram_in|q\(5),
	sload => VCC,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat\(5));

-- Location: LCCOMB_X16_Y8_N10
\hgc_sram|SramDat[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramDat[5]~feeder_combout\ = \hgc_ram_in|q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_ram_in|q\(5),
	combout => \hgc_sram|SramDat[5]~feeder_combout\);

-- Location: FF_X16_Y8_N11
\hgc_sram|SramDat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramDat[5]~feeder_combout\,
	ena => \hgc_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramDat\(5));

-- Location: LCCOMB_X16_Y8_N12
\ega_sram|SramDat[5]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[5]~63_combout\ = (\cga_sram|SramDat[15]~en_q\ & (\cga_sram|SramDat\(5) & ((\hgc_sram|SramDat\(5)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat[15]~en_q\ & (((\hgc_sram|SramDat\(5))) # (!\hgc_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[15]~en_q\,
	datab => \hgc_sram|SramDat[15]~en_q\,
	datac => \cga_sram|SramDat\(5),
	datad => \hgc_sram|SramDat\(5),
	combout => \ega_sram|SramDat[5]~63_combout\);

-- Location: LCCOMB_X28_Y8_N28
\ega_sram|SramDat[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[5]~feeder_combout\ = \ega_ram_in|q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_ram_in|q\(5),
	combout => \ega_sram|SramDat[5]~feeder_combout\);

-- Location: FF_X28_Y8_N29
\ega_sram|SramDat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramDat[5]~feeder_combout\,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat\(5));

-- Location: FF_X28_Y8_N11
\mda_sram|SramDat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_ram_in|q\(5),
	sload => VCC,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat\(5));

-- Location: LCCOMB_X28_Y8_N10
\ega_sram|SramDat[5]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[5]~64_combout\ = (\ega_sram|SramDat[15]~en_q\ & (\ega_sram|SramDat\(5) & ((\mda_sram|SramDat\(5)) # (!\mda_sram|SramDat[15]~en_q\)))) # (!\ega_sram|SramDat[15]~en_q\ & (((\mda_sram|SramDat\(5)) # (!\mda_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat[15]~en_q\,
	datab => \ega_sram|SramDat\(5),
	datac => \mda_sram|SramDat\(5),
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[5]~64_combout\);

-- Location: LCCOMB_X28_Y8_N30
\ega_sram|SramDat[5]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[5]~65_combout\ = (\ega_sram|SramDat[5]~63_combout\ & \ega_sram|SramDat[5]~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[5]~63_combout\,
	datad => \ega_sram|SramDat[5]~64_combout\,
	combout => \ega_sram|SramDat[5]~65_combout\);

-- Location: LCCOMB_X28_Y8_N4
\ega_sram|SramDat[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[4]~feeder_combout\ = \ega_ram_in|q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_ram_in|q\(4),
	combout => \ega_sram|SramDat[4]~feeder_combout\);

-- Location: FF_X28_Y8_N5
\ega_sram|SramDat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramDat[4]~feeder_combout\,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat\(4));

-- Location: FF_X28_Y8_N27
\mda_sram|SramDat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_ram_in|q\(4),
	sload => VCC,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat\(4));

-- Location: LCCOMB_X28_Y8_N26
\ega_sram|SramDat[4]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[4]~67_combout\ = (\ega_sram|SramDat[15]~en_q\ & (\ega_sram|SramDat\(4) & ((\mda_sram|SramDat\(4)) # (!\mda_sram|SramDat[15]~en_q\)))) # (!\ega_sram|SramDat[15]~en_q\ & (((\mda_sram|SramDat\(4)) # (!\mda_sram|SramDat[15]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat[15]~en_q\,
	datab => \ega_sram|SramDat\(4),
	datac => \mda_sram|SramDat\(4),
	datad => \mda_sram|SramDat[15]~en_q\,
	combout => \ega_sram|SramDat[4]~67_combout\);

-- Location: FF_X16_Y8_N5
\cga_sram|SramDat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_ram_in|q\(4),
	sload => VCC,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat\(4));

-- Location: LCCOMB_X16_Y8_N6
\hgc_sram|SramDat[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramDat[4]~feeder_combout\ = \hgc_ram_in|q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hgc_ram_in|q\(4),
	combout => \hgc_sram|SramDat[4]~feeder_combout\);

-- Location: FF_X16_Y8_N7
\hgc_sram|SramDat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramDat[4]~feeder_combout\,
	ena => \hgc_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramDat\(4));

-- Location: LCCOMB_X16_Y8_N4
\ega_sram|SramDat[4]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[4]~66_combout\ = (\cga_sram|SramDat[15]~en_q\ & (\cga_sram|SramDat\(4) & ((\hgc_sram|SramDat\(4)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat[15]~en_q\ & (((\hgc_sram|SramDat\(4))) # (!\hgc_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[15]~en_q\,
	datab => \hgc_sram|SramDat[15]~en_q\,
	datac => \cga_sram|SramDat\(4),
	datad => \hgc_sram|SramDat\(4),
	combout => \ega_sram|SramDat[4]~66_combout\);

-- Location: LCCOMB_X28_Y8_N8
\ega_sram|SramDat[4]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[4]~68_combout\ = (\ega_sram|SramDat[4]~67_combout\ & \ega_sram|SramDat[4]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat[4]~67_combout\,
	datad => \ega_sram|SramDat[4]~66_combout\,
	combout => \ega_sram|SramDat[4]~68_combout\);

-- Location: FF_X26_Y8_N23
\mda_sram|SramDat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_ram_in|q\(3),
	sload => VCC,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat\(3));

-- Location: LCCOMB_X26_Y8_N28
\ega_sram|SramDat[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[3]~feeder_combout\ = \ega_ram_in|q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_ram_in|q\(3),
	combout => \ega_sram|SramDat[3]~feeder_combout\);

-- Location: FF_X26_Y8_N29
\ega_sram|SramDat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramDat[3]~feeder_combout\,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat\(3));

-- Location: LCCOMB_X26_Y8_N22
\ega_sram|SramDat[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[3]~70_combout\ = (\mda_sram|SramDat[15]~en_q\ & (\mda_sram|SramDat\(3) & ((\ega_sram|SramDat\(3)) # (!\ega_sram|SramDat[15]~en_q\)))) # (!\mda_sram|SramDat[15]~en_q\ & (((\ega_sram|SramDat\(3))) # (!\ega_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramDat[15]~en_q\,
	datab => \ega_sram|SramDat[15]~en_q\,
	datac => \mda_sram|SramDat\(3),
	datad => \ega_sram|SramDat\(3),
	combout => \ega_sram|SramDat[3]~70_combout\);

-- Location: FF_X16_Y8_N27
\hgc_sram|SramDat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \hgc_ram_in|q\(3),
	sload => VCC,
	ena => \hgc_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramDat\(3));

-- Location: FF_X16_Y8_N29
\cga_sram|SramDat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_ram_in|q\(3),
	sload => VCC,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat\(3));

-- Location: LCCOMB_X16_Y8_N26
\ega_sram|SramDat[3]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[3]~69_combout\ = (\cga_sram|SramDat[15]~en_q\ & (\cga_sram|SramDat\(3) & ((\hgc_sram|SramDat\(3)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat[15]~en_q\ & (((\hgc_sram|SramDat\(3))) # (!\hgc_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[15]~en_q\,
	datab => \hgc_sram|SramDat[15]~en_q\,
	datac => \hgc_sram|SramDat\(3),
	datad => \cga_sram|SramDat\(3),
	combout => \ega_sram|SramDat[3]~69_combout\);

-- Location: LCCOMB_X26_Y8_N20
\ega_sram|SramDat[3]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[3]~71_combout\ = (\ega_sram|SramDat[3]~70_combout\ & \ega_sram|SramDat[3]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat[3]~70_combout\,
	datac => \ega_sram|SramDat[3]~69_combout\,
	combout => \ega_sram|SramDat[3]~71_combout\);

-- Location: FF_X26_Y8_N31
\mda_sram|SramDat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_ram_in|q\(2),
	sload => VCC,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat\(2));

-- Location: LCCOMB_X26_Y8_N16
\ega_sram|SramDat[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[2]~feeder_combout\ = \ega_ram_in|q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_ram_in|q\(2),
	combout => \ega_sram|SramDat[2]~feeder_combout\);

-- Location: FF_X26_Y8_N17
\ega_sram|SramDat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramDat[2]~feeder_combout\,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat\(2));

-- Location: LCCOMB_X26_Y8_N30
\ega_sram|SramDat[2]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[2]~73_combout\ = (\mda_sram|SramDat[15]~en_q\ & (\mda_sram|SramDat\(2) & ((\ega_sram|SramDat\(2)) # (!\ega_sram|SramDat[15]~en_q\)))) # (!\mda_sram|SramDat[15]~en_q\ & (((\ega_sram|SramDat\(2))) # (!\ega_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramDat[15]~en_q\,
	datab => \ega_sram|SramDat[15]~en_q\,
	datac => \mda_sram|SramDat\(2),
	datad => \ega_sram|SramDat\(2),
	combout => \ega_sram|SramDat[2]~73_combout\);

-- Location: FF_X16_Y8_N9
\cga_sram|SramDat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_ram_in|q\(2),
	sload => VCC,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat\(2));

-- Location: LCCOMB_X16_Y8_N0
\hgc_sram|SramDat[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramDat[2]~feeder_combout\ = \hgc_ram_in|q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_ram_in|q\(2),
	combout => \hgc_sram|SramDat[2]~feeder_combout\);

-- Location: FF_X16_Y8_N1
\hgc_sram|SramDat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramDat[2]~feeder_combout\,
	ena => \hgc_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramDat\(2));

-- Location: LCCOMB_X16_Y8_N8
\ega_sram|SramDat[2]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[2]~72_combout\ = (\cga_sram|SramDat[15]~en_q\ & (\cga_sram|SramDat\(2) & ((\hgc_sram|SramDat\(2)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat[15]~en_q\ & (((\hgc_sram|SramDat\(2))) # (!\hgc_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[15]~en_q\,
	datab => \hgc_sram|SramDat[15]~en_q\,
	datac => \cga_sram|SramDat\(2),
	datad => \hgc_sram|SramDat\(2),
	combout => \ega_sram|SramDat[2]~72_combout\);

-- Location: LCCOMB_X26_Y8_N6
\ega_sram|SramDat[2]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[2]~74_combout\ = (\ega_sram|SramDat[2]~73_combout\ & \ega_sram|SramDat[2]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat[2]~73_combout\,
	datad => \ega_sram|SramDat[2]~72_combout\,
	combout => \ega_sram|SramDat[2]~74_combout\);

-- Location: FF_X26_Y8_N27
\mda_sram|SramDat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \mda_ram_in|q\(1),
	sload => VCC,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat\(1));

-- Location: LCCOMB_X26_Y8_N10
\ega_sram|SramDat[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[1]~feeder_combout\ = \ega_ram_in|q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ega_ram_in|q\(1),
	combout => \ega_sram|SramDat[1]~feeder_combout\);

-- Location: FF_X26_Y8_N11
\ega_sram|SramDat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|SramDat[1]~feeder_combout\,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat\(1));

-- Location: LCCOMB_X26_Y8_N26
\ega_sram|SramDat[1]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[1]~76_combout\ = (\mda_sram|SramDat[15]~en_q\ & (\mda_sram|SramDat\(1) & ((\ega_sram|SramDat\(1)) # (!\ega_sram|SramDat[15]~en_q\)))) # (!\mda_sram|SramDat[15]~en_q\ & (((\ega_sram|SramDat\(1))) # (!\ega_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramDat[15]~en_q\,
	datab => \ega_sram|SramDat[15]~en_q\,
	datac => \mda_sram|SramDat\(1),
	datad => \ega_sram|SramDat\(1),
	combout => \ega_sram|SramDat[1]~76_combout\);

-- Location: FF_X16_Y8_N23
\cga_sram|SramDat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \cga_ram_in|q\(1),
	sload => VCC,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat\(1));

-- Location: LCCOMB_X16_Y8_N2
\hgc_sram|SramDat[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hgc_sram|SramDat[1]~feeder_combout\ = \hgc_ram_in|q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hgc_ram_in|q\(1),
	combout => \hgc_sram|SramDat[1]~feeder_combout\);

-- Location: FF_X16_Y8_N3
\hgc_sram|SramDat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \hgc_sram|SramDat[1]~feeder_combout\,
	ena => \hgc_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramDat\(1));

-- Location: LCCOMB_X16_Y8_N22
\ega_sram|SramDat[1]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[1]~75_combout\ = (\cga_sram|SramDat[15]~en_q\ & (\cga_sram|SramDat\(1) & ((\hgc_sram|SramDat\(1)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat[15]~en_q\ & (((\hgc_sram|SramDat\(1))) # (!\hgc_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[15]~en_q\,
	datab => \hgc_sram|SramDat[15]~en_q\,
	datac => \cga_sram|SramDat\(1),
	datad => \hgc_sram|SramDat\(1),
	combout => \ega_sram|SramDat[1]~75_combout\);

-- Location: LCCOMB_X26_Y8_N8
\ega_sram|SramDat[1]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[1]~77_combout\ = (\ega_sram|SramDat[1]~76_combout\ & \ega_sram|SramDat[1]~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ega_sram|SramDat[1]~76_combout\,
	datad => \ega_sram|SramDat[1]~75_combout\,
	combout => \ega_sram|SramDat[1]~77_combout\);

-- Location: FF_X21_Y10_N23
\cga_sram|SramDat[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|Selector52~0_combout\,
	clrn => \cga_sync_level|video_enable~clkctrl_outclk\,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat[0]~en_q\);

-- Location: FF_X16_Y8_N15
\hgc_sram|SramDat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \hgc_ram_in|q\(0),
	sload => VCC,
	ena => \hgc_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hgc_sram|SramDat\(0));

-- Location: LCCOMB_X16_Y8_N18
\cga_sram|SramDat[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cga_sram|SramDat[0]~feeder_combout\ = \cga_ram_in|q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cga_ram_in|q\(0),
	combout => \cga_sram|SramDat[0]~feeder_combout\);

-- Location: FF_X16_Y8_N19
\cga_sram|SramDat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \cga_sram|SramDat[0]~feeder_combout\,
	ena => \cga_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cga_sram|SramDat\(0));

-- Location: LCCOMB_X16_Y8_N14
\ega_sram|SramDat[0]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[0]~78_combout\ = (\cga_sram|SramDat[0]~en_q\ & (\cga_sram|SramDat\(0) & ((\hgc_sram|SramDat\(0)) # (!\hgc_sram|SramDat[15]~en_q\)))) # (!\cga_sram|SramDat[0]~en_q\ & (((\hgc_sram|SramDat\(0))) # (!\hgc_sram|SramDat[15]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[0]~en_q\,
	datab => \hgc_sram|SramDat[15]~en_q\,
	datac => \hgc_sram|SramDat\(0),
	datad => \cga_sram|SramDat\(0),
	combout => \ega_sram|SramDat[0]~78_combout\);

-- Location: LCCOMB_X26_Y8_N12
\mda_sram|SramDat[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mda_sram|SramDat[0]~feeder_combout\ = \mda_ram_in|q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mda_ram_in|q\(0),
	combout => \mda_sram|SramDat[0]~feeder_combout\);

-- Location: FF_X26_Y8_N13
\mda_sram|SramDat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|SramDat[0]~feeder_combout\,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat\(0));

-- Location: FF_X26_Y8_N5
\ega_sram|SramDat[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \ega_sram|Selector52~0_combout\,
	clrn => \ega_sync_level|video_enable~clkctrl_outclk\,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat[0]~en_q\);

-- Location: FF_X26_Y8_N19
\ega_sram|SramDat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	asdata => \ega_ram_in|q\(0),
	sload => VCC,
	ena => \ega_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ega_sram|SramDat\(0));

-- Location: FF_X24_Y12_N19
\mda_sram|SramDat[0]~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	d => \mda_sram|Selector52~0_combout\,
	clrn => \mda_sync_level|video_enable~clkctrl_outclk\,
	ena => \mda_sram|Selector67~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mda_sram|SramDat[0]~en_q\);

-- Location: LCCOMB_X26_Y8_N18
\ega_sram|SramDat[0]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[0]~79_combout\ = (\mda_sram|SramDat\(0) & (((\ega_sram|SramDat\(0))) # (!\ega_sram|SramDat[0]~en_q\))) # (!\mda_sram|SramDat\(0) & (!\mda_sram|SramDat[0]~en_q\ & ((\ega_sram|SramDat\(0)) # (!\ega_sram|SramDat[0]~en_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mda_sram|SramDat\(0),
	datab => \ega_sram|SramDat[0]~en_q\,
	datac => \ega_sram|SramDat\(0),
	datad => \mda_sram|SramDat[0]~en_q\,
	combout => \ega_sram|SramDat[0]~79_combout\);

-- Location: LCCOMB_X26_Y8_N14
\ega_sram|SramDat[0]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[0]~80_combout\ = (\ega_sram|SramDat[0]~78_combout\ & \ega_sram|SramDat[0]~79_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ega_sram|SramDat[0]~78_combout\,
	datad => \ega_sram|SramDat[0]~79_combout\,
	combout => \ega_sram|SramDat[0]~80_combout\);

-- Location: LCCOMB_X26_Y8_N24
\ega_sram|SramDat[0]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ega_sram|SramDat[0]~81_combout\ = (\cga_sram|SramDat[0]~en_q\) # ((\ega_sram|SramDat[0]~en_q\) # ((\hgc_sram|SramDat[15]~en_q\) # (\mda_sram|SramDat[0]~en_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cga_sram|SramDat[0]~en_q\,
	datab => \ega_sram|SramDat[0]~en_q\,
	datac => \hgc_sram|SramDat[15]~en_q\,
	datad => \mda_sram|SramDat[0]~en_q\,
	combout => \ega_sram|SramDat[0]~81_combout\);

-- Location: IOIBUF_X28_Y24_N8
\SRAM_DQ15~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ15,
	o => \SRAM_DQ15~input_o\);

-- Location: IOIBUF_X30_Y24_N22
\SRAM_DQ14~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ14,
	o => \SRAM_DQ14~input_o\);

-- Location: IOIBUF_X34_Y9_N22
\SRAM_DQ7~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ7,
	o => \SRAM_DQ7~input_o\);

-- Location: IOIBUF_X34_Y4_N15
\SRAM_DQ6~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => SRAM_DQ6,
	o => \SRAM_DQ6~input_o\);
END structure;


