// Seed: 1426411531
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
endmodule
module module_1;
  supply1 id_1;
  assign id_1 = id_1 & id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  initial assume (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(), .id_1(1), .id_2()
  );
  assign id_2[1*1] = id_4;
  wire  id_7;
  uwire id_8 = id_7;
  module_0(
      id_3, id_7, id_7, id_3, id_7, id_7, id_8, id_7
  );
  always @(posedge $display(1
  ))
  begin
    id_1[1'b0 : 1] = 1;
    $display((1) << id_4, id_8, 1, id_7);
  end
endmodule
