// Seed: 628039920
`define pp_2 0
module module_0 (
    input logic id_0
    , id_2,
    input id_1
);
  logic id_3;
  logic id_4;
  assign id_2 = ~id_1;
  always @(id_4 or posedge 1) id_2 <= 1;
endmodule
