# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_0/sim/MicroBlaze_axi_gpio_0_0.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_1/sim/MicroBlaze_axi_gpio_0_1.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_proc_sys_reset_0_0/sim/MicroBlaze_proc_sys_reset_0_0.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_axi_smc_0/bd_0/ip/ip_1/sim/bd_f84b_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
