
Partition: Reg_width64
Port: input[63]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.051
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.051 + 0.050 = 0.102
Initial Slack = totDel - AvailTime
Initial Slack = 0.102 - -0.899 = 1.001
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.051 - 0.000 * 0.051 / 0.102 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[63]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.126
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[63] ^ |        |       |   0.025 |   -0.116 | 
     | mux_64/U120          | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.083 | 
     | mux_64/U119          | A v -> Y ^      | INVX1  | 0.018 |   0.076 |   -0.065 | 
     | regText/U250         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.108 |   -0.033 | 
     | regText/U249         | A v -> Y ^      | INVX1  | 0.018 |   0.126 |   -0.014 | 
     | regText/\reg_reg[63] | D ^             | DFFSR  | 0.000 |   0.126 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[63]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.375
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.375 + 0.050 = 0.425
Initial Slack = totDel - AvailTime
Initial Slack = 0.425 - -0.899 = 1.325
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.291
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.375 - 0.000 * 0.375 / 0.425 - 0.291 + 0.885 + 0.000 + 0.000 - 0.005 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[61] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.425
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.439 | 
     | regText/\reg_reg[61] | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.292 | 
     | U221                 | A v -> Y v   | XOR2X1  | 0.046 |   0.193 |   -0.246 | 
     | s_x_15/U17           | A v -> Y v   | AND2X1  | 0.038 |   0.231 |   -0.209 | 
     | s_x_15/U18           | A v -> Y ^   | INVX1   | 0.019 |   0.249 |   -0.190 | 
     | s_x_15/U26           | C ^ -> Y v   | NAND3X1 | 0.022 |   0.272 |   -0.168 | 
     | s_x_15/U25           | B v -> Y ^   | NAND3X1 | 0.053 |   0.324 |   -0.115 | 
     | mux_64/U120          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.356 |   -0.083 | 
     | mux_64/U119          | A v -> Y ^   | INVX1   | 0.018 |   0.375 |   -0.065 | 
     | regText/U250         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.407 |   -0.033 | 
     | regText/U249         | A v -> Y ^   | INVX1   | 0.018 |   0.425 |   -0.014 | 
     | regText/\reg_reg[63] | D ^          | DFFSR   | 0.000 |   0.425 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[63]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.086
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.086 + 0.079 = 0.166
Initial Slack = totDel - AvailTime
Initial Slack = 0.166 - -0.929 = 1.095
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.086 - 0.000 * 0.086 / 0.166 - 0.067 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[63]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.182
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[63] v |        |       |   0.016 |   -0.210 | 
     | mux_64/U120          | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.153 | 
     | mux_64/U119          | A ^ -> Y v      | INVX1  | 0.029 |   0.102 |   -0.123 | 
     | regText/U250         | A v -> Y ^      | MUX2X1 | 0.050 |   0.152 |   -0.073 | 
     | regText/U249         | A ^ -> Y v      | INVX1  | 0.029 |   0.182 |   -0.044 | 
     | regText/\reg_reg[63] | D v             | DFFSR  | 0.000 |   0.182 |   -0.044 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[63]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.405
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.405 + 0.079 = 0.484
Initial Slack = totDel - AvailTime
Initial Slack = 0.484 - -0.929 = 1.413
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.413 - 1.328 = 0.086

External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.405 - 0.086 * 0.405 / 0.484 - 0.259 + 0.885 + 0.000 + 0.000 - 0.003 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[61] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.484
  Slack Time                    0.528
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.528 | 
     | regText/\reg_reg[61] | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.381 | 
     | U221                 | A v -> Y v   | XOR2X1  | 0.046 |   0.193 |   -0.335 | 
     | s_x_15/U21           | A v -> Y v   | AND2X1  | 0.049 |   0.242 |   -0.286 | 
     | s_x_15/U8            | A v -> Y v   | AND2X1  | 0.038 |   0.280 |   -0.249 | 
     | s_x_15/U9            | A v -> Y ^   | INVX1   | 0.019 |   0.299 |   -0.229 | 
     | s_x_15/U25           | A ^ -> Y v   | NAND3X1 | 0.027 |   0.326 |   -0.202 | 
     | mux_64/U120          | A v -> Y ^   | MUX2X1  | 0.049 |   0.376 |   -0.153 | 
     | mux_64/U119          | A ^ -> Y v   | INVX1   | 0.029 |   0.405 |   -0.123 | 
     | regText/U250         | A v -> Y ^   | MUX2X1  | 0.050 |   0.455 |   -0.073 | 
     | regText/U249         | A ^ -> Y v   | INVX1   | 0.029 |   0.484 |   -0.044 | 
     | regText/\reg_reg[63] | D v          | DFFSR   | 0.000 |   0.484 |   -0.044 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[62]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.053 + 0.050 = 0.104
Initial Slack = totDel - AvailTime
Initial Slack = 0.104 - -0.899 = 1.003
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.104 - 0.042 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[62]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[62] ^ |        |       |   0.025 |   -0.118 | 
     | mux_64/U118          | B ^ -> Y v      | MUX2X1 | 0.035 |   0.059 |   -0.083 | 
     | mux_64/U117          | A v -> Y ^      | INVX1  | 0.019 |   0.078 |   -0.065 | 
     | regText/U248         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.108 |   -0.035 | 
     | regText/U247         | A v -> Y ^      | INVX1  | 0.020 |   0.128 |   -0.014 | 
     | regText/\reg_reg[62] | D ^             | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[62]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.478
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.478 + 0.050 = 0.529
Initial Slack = totDel - AvailTime
Initial Slack = 0.529 - -0.899 = 1.428
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.428 - 1.328 = 0.101

External Virtual Buffering Adjustment(extVirBuf)= 0.301
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.478 - 0.101 * 0.478 / 0.529 - 0.301 + 0.885 + 0.000 + 0.000 - 0.005 = 0.966
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.529
  Slack Time                    0.543
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.543 | 
     | SM/\state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.138 |   0.137 |   -0.406 | 
     | SM/U32               | A v -> Y v   | AND2X1  | 0.048 |   0.185 |   -0.358 | 
     | SM/U29               | B v -> Y ^   | AOI21X1 | 0.057 |   0.243 |   -0.300 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.087 |   0.330 |   -0.213 | 
     | mux_64/U118          | S v -> Y v   | MUX2X1  | 0.130 |   0.460 |   -0.083 | 
     | mux_64/U117          | A v -> Y ^   | INVX1   | 0.019 |   0.478 |   -0.065 | 
     | regText/U248         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.508 |   -0.035 | 
     | regText/U247         | A v -> Y ^   | INVX1   | 0.020 |   0.529 |   -0.014 | 
     | regText/\reg_reg[62] | D ^          | DFFSR   | 0.000 |   0.529 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[62]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.091 + 0.077 = 0.167
Initial Slack = totDel - AvailTime
Initial Slack = 0.167 - -0.930 = 1.097
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.167 - 0.070 + 0.885 + 0.000 + 0.000 - 0.003 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[62]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.183
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[62] v |        |       |   0.016 |   -0.212 | 
     | mux_64/U118          | B v -> Y ^      | MUX2X1 | 0.061 |   0.076 |   -0.152 | 
     | mux_64/U117          | A ^ -> Y v      | INVX1  | 0.030 |   0.106 |   -0.122 | 
     | regText/U248         | A v -> Y ^      | MUX2X1 | 0.046 |   0.153 |   -0.075 | 
     | regText/U247         | A ^ -> Y v      | INVX1  | 0.030 |   0.183 |   -0.045 | 
     | regText/\reg_reg[62] | D v             | DFFSR  | 0.000 |   0.183 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[62]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.427
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.427 + 0.077 = 0.504
Initial Slack = totDel - AvailTime
Initial Slack = 0.504 - -0.930 = 1.434
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.434 - 1.328 = 0.106

External Virtual Buffering Adjustment(extVirBuf)= 0.262
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.427 - 0.106 * 0.427 / 0.504 - 0.262 + 0.885 + 0.000 + 0.000 - 0.003 = 0.957
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[62] /CLK 
Endpoint:   regText/\reg_reg[62] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[57] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.504
  Slack Time                    0.549
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.549 | 
     | regText/\reg_reg[57] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.407 | 
     | U226                 | A v -> Y v   | XOR2X1  | 0.047 |   0.189 |   -0.360 | 
     | s_x_14/U21           | A v -> Y v   | AND2X1  | 0.052 |   0.241 |   -0.308 | 
     | s_x_14/U8            | A v -> Y v   | AND2X1  | 0.043 |   0.284 |   -0.265 | 
     | s_x_14/U9            | A v -> Y ^   | INVX1   | 0.017 |   0.301 |   -0.248 | 
     | s_x_14/U25           | A ^ -> Y v   | NAND3X1 | 0.042 |   0.343 |   -0.206 | 
     | mux_64/U118          | A v -> Y ^   | MUX2X1  | 0.055 |   0.397 |   -0.152 | 
     | mux_64/U117          | A ^ -> Y v   | INVX1   | 0.030 |   0.427 |   -0.122 | 
     | regText/U248         | A v -> Y ^   | MUX2X1  | 0.046 |   0.473 |   -0.075 | 
     | regText/U247         | A ^ -> Y v   | INVX1   | 0.030 |   0.504 |   -0.045 | 
     | regText/\reg_reg[62] | D v          | DFFSR   | 0.000 |   0.504 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[61]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.066
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.066 + 0.050 = 0.116
Initial Slack = totDel - AvailTime
Initial Slack = 0.116 - -0.899 = 1.015
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.051
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.066 - 0.000 * 0.066 / 0.116 - 0.051 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[61]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.141
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[61] ^ |        |       |   0.025 |   -0.130 | 
     | mux_64/U116          | B ^ -> Y v      | MUX2X1 | 0.033 |   0.057 |   -0.098 | 
     | mux_64/U115          | A v -> Y ^      | INVX1  | 0.033 |   0.090 |   -0.065 | 
     | regText/U246         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.122 |   -0.033 | 
     | regText/U245         | A v -> Y ^      | INVX1  | 0.018 |   0.141 |   -0.014 | 
     | regText/\reg_reg[61] | D ^             | DFFSR  | 0.000 |   0.141 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[61]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.395
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.395 + 0.050 = 0.445
Initial Slack = totDel - AvailTime
Initial Slack = 0.445 - -0.899 = 1.344
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.344 - 1.328 = 0.017

External Virtual Buffering Adjustment(extVirBuf)= 0.295
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.395 - 0.017 * 0.395 / 0.445 - 0.295 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[53] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.445
  Slack Time                    0.459
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.459 | 
     | regText/\reg_reg[53] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.320 | 
     | U230                 | A v -> Y v   | XOR2X1  | 0.043 |   0.182 |   -0.277 | 
     | s_x_13/U17           | A v -> Y v   | AND2X1  | 0.038 |   0.220 |   -0.239 | 
     | s_x_13/U18           | A v -> Y ^   | INVX1   | 0.027 |   0.247 |   -0.213 | 
     | s_x_13/U26           | C ^ -> Y v   | NAND3X1 | 0.028 |   0.275 |   -0.184 | 
     | s_x_13/U25           | B v -> Y ^   | NAND3X1 | 0.055 |   0.330 |   -0.129 | 
     | mux_64/U116          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.361 |   -0.098 | 
     | mux_64/U115          | A v -> Y ^   | INVX1   | 0.033 |   0.395 |   -0.065 | 
     | regText/U246         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.426 |   -0.033 | 
     | regText/U245         | A v -> Y ^   | INVX1   | 0.018 |   0.445 |   -0.014 | 
     | regText/\reg_reg[61] | D ^          | DFFSR   | 0.000 |   0.445 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[61]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.095
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.095 + 0.078 = 0.173
Initial Slack = totDel - AvailTime
Initial Slack = 0.173 - -0.929 = 1.103
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.074
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.095 - 0.000 * 0.095 / 0.173 - 0.074 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[61]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.189
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[61] v |        |       |   0.016 |   -0.218 | 
     | mux_64/U116          | B v -> Y ^      | MUX2X1 | 0.057 |   0.072 |   -0.161 | 
     | mux_64/U115          | A ^ -> Y v      | INVX1  | 0.039 |   0.111 |   -0.123 | 
     | regText/U246         | A v -> Y ^      | MUX2X1 | 0.049 |   0.160 |   -0.073 | 
     | regText/U245         | A ^ -> Y v      | INVX1  | 0.029 |   0.189 |   -0.044 | 
     | regText/\reg_reg[61] | D v             | DFFSR  | 0.000 |   0.189 |   -0.044 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[61]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.416
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.416 + 0.078 = 0.495
Initial Slack = totDel - AvailTime
Initial Slack = 0.495 - -0.929 = 1.424
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.424 - 1.328 = 0.096

External Virtual Buffering Adjustment(extVirBuf)= 0.261
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.416 - 0.096 * 0.416 / 0.495 - 0.261 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[53] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.494
  Slack Time                    0.539
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.539 | 
     | regText/\reg_reg[53] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.400 | 
     | U230                 | A v -> Y v   | XOR2X1  | 0.043 |   0.182 |   -0.357 | 
     | s_x_13/U21           | A v -> Y v   | AND2X1  | 0.052 |   0.235 |   -0.304 | 
     | s_x_13/U8            | A v -> Y v   | AND2X1  | 0.039 |   0.274 |   -0.265 | 
     | s_x_13/U9            | A v -> Y ^   | INVX1   | 0.026 |   0.300 |   -0.238 | 
     | s_x_13/U25           | A ^ -> Y v   | NAND3X1 | 0.028 |   0.329 |   -0.210 | 
     | mux_64/U116          | A v -> Y ^   | MUX2X1  | 0.049 |   0.378 |   -0.161 | 
     | mux_64/U115          | A ^ -> Y v   | INVX1   | 0.039 |   0.416 |   -0.123 | 
     | regText/U246         | A v -> Y ^   | MUX2X1  | 0.049 |   0.465 |   -0.073 | 
     | regText/U245         | A ^ -> Y v   | INVX1   | 0.029 |   0.494 |   -0.044 | 
     | regText/\reg_reg[61] | D v          | DFFSR   | 0.000 |   0.494 |   -0.044 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[60]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.064
Total delay(totDel): 0.056 + 0.064 = 0.120
Initial Slack = totDel - AvailTime
Initial Slack = 0.120 - -0.899 = 1.018
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.120 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[60]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.144
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[60] ^ |        |       |   0.025 |   -0.134 | 
     | mux_64/U114          | B ^ -> Y v      | MUX2X1 | 0.035 |   0.060 |   -0.098 | 
     | mux_64/U113          | A v -> Y ^      | INVX1  | 0.021 |   0.080 |   -0.078 | 
     | regText/U244         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.114 |   -0.044 | 
     | regText/U243         | A v -> Y ^      | INVX1  | 0.030 |   0.144 |   -0.014 | 
     | regText/\reg_reg[60] | D ^             | DFFSR  | 0.000 |   0.144 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[60]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.382
This Block's Segment Delay(segDel): 0.064
Total delay(totDel): 0.382 + 0.064 = 0.446
Initial Slack = totDel - AvailTime
Initial Slack = 0.446 - -0.899 = 1.345
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.345 - 1.328 = 0.017

External Virtual Buffering Adjustment(extVirBuf)= 0.285
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.382 - 0.017 * 0.382 / 0.446 - 0.285 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[49] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.446
  Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.460 | 
     | regText/\reg_reg[49] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.322 | 
     | U235                 | A v -> Y v   | XOR2X1  | 0.051 |   0.188 |   -0.272 | 
     | s_x_12/U17           | A v -> Y v   | AND2X1  | 0.040 |   0.228 |   -0.232 | 
     | s_x_12/U18           | A v -> Y ^   | INVX1   | 0.022 |   0.250 |   -0.210 | 
     | s_x_12/U26           | C ^ -> Y v   | NAND3X1 | 0.024 |   0.274 |   -0.186 | 
     | s_x_12/U25           | B v -> Y ^   | NAND3X1 | 0.053 |   0.327 |   -0.133 | 
     | mux_64/U114          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.361 |   -0.098 | 
     | mux_64/U113          | A v -> Y ^   | INVX1   | 0.020 |   0.382 |   -0.078 | 
     | regText/U244         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.416 |   -0.044 | 
     | regText/U243         | A v -> Y ^   | INVX1   | 0.030 |   0.446 |   -0.014 | 
     | regText/\reg_reg[60] | D ^          | DFFSR   | 0.000 |   0.446 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[60]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.090
Total delay(totDel): 0.092 + 0.090 = 0.182
Initial Slack = totDel - AvailTime
Initial Slack = 0.182 - -0.934 = 1.117
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.072
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.182 - 0.072 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[60]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.198
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[60] v |        |       |   0.016 |   -0.231 | 
     | mux_64/U114          | B v -> Y ^      | MUX2X1 | 0.061 |   0.077 |   -0.170 | 
     | mux_64/U113          | A ^ -> Y v      | INVX1  | 0.031 |   0.108 |   -0.139 | 
     | regText/U244         | A v -> Y ^      | MUX2X1 | 0.053 |   0.161 |   -0.087 | 
     | regText/U243         | A ^ -> Y v      | INVX1  | 0.037 |   0.198 |   -0.050 | 
     | regText/\reg_reg[60] | D v             | DFFSR  | 0.000 |   0.198 |   -0.049 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[60]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.419
This Block's Segment Delay(segDel): 0.090
Total delay(totDel): 0.419 + 0.090 = 0.509
Initial Slack = totDel - AvailTime
Initial Slack = 0.509 - -0.934 = 1.443
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.443 - 1.328 = 0.115

External Virtual Buffering Adjustment(extVirBuf)= 0.252
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.419 - 0.115 * 0.419 / 0.509 - 0.252 + 0.885 + 0.000 + 0.000 - 0.004 = 0.953
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[49] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.508
  Slack Time                    0.558
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.558 | 
     | regText/\reg_reg[49] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.420 | 
     | U235                 | A v -> Y v   | XOR2X1  | 0.051 |   0.188 |   -0.369 | 
     | s_x_12/U21           | A v -> Y v   | AND2X1  | 0.053 |   0.242 |   -0.316 | 
     | s_x_12/U8            | A v -> Y v   | AND2X1  | 0.038 |   0.279 |   -0.278 | 
     | s_x_12/U9            | A v -> Y ^   | INVX1   | 0.027 |   0.306 |   -0.251 | 
     | s_x_12/U25           | A ^ -> Y v   | NAND3X1 | 0.028 |   0.334 |   -0.224 | 
     | mux_64/U114          | A v -> Y ^   | MUX2X1  | 0.053 |   0.388 |   -0.170 | 
     | mux_64/U113          | A ^ -> Y v   | INVX1   | 0.031 |   0.419 |   -0.139 | 
     | regText/U244         | A v -> Y ^   | MUX2X1  | 0.053 |   0.471 |   -0.087 | 
     | regText/U243         | A ^ -> Y v   | INVX1   | 0.037 |   0.508 |   -0.050 | 
     | regText/\reg_reg[60] | D v          | DFFSR   | 0.000 |   0.508 |   -0.049 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[59]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.073
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.073 + 0.057 = 0.130
Initial Slack = totDel - AvailTime
Initial Slack = 0.130 - -0.899 = 1.029
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.057
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.073 - 0.000 * 0.073 / 0.130 - 0.057 + 0.885 + 0.000 + 0.000 - 0.006 = 0.895
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[59]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.154
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[59] ^ |        |       |   0.025 |   -0.144 | 
     | mux_64/U110          | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |   -0.110 | 
     | mux_64/U109          | A v -> Y ^      | INVX1  | 0.038 |   0.098 |   -0.071 | 
     | regText/U240         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.129 |   -0.039 | 
     | regText/U239         | A v -> Y ^      | INVX1  | 0.025 |   0.154 |   -0.014 | 
     | regText/\reg_reg[59] | D ^             | DFFSR  | 0.000 |   0.154 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[59]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.410
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.410 + 0.057 = 0.467
Initial Slack = totDel - AvailTime
Initial Slack = 0.467 - -0.899 = 1.366
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.366 - 1.328 = 0.038

External Virtual Buffering Adjustment(extVirBuf)= 0.292
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.410 - 0.038 * 0.410 / 0.467 - 0.292 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[44] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.467
  Slack Time                    0.481
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.481 | 
     | regText/\reg_reg[44] | CLK ^ -> Q v | DFFSR   | 0.143 |   0.143 |   -0.338 | 
     | U240                 | A v -> Y v   | XOR2X1  | 0.064 |   0.206 |   -0.275 | 
     | s_x_11/U38           | A v -> Y ^   | INVX1   | 0.045 |   0.251 |   -0.230 | 
     | s_x_11/U26           | A ^ -> Y v   | NAND3X1 | 0.027 |   0.278 |   -0.203 | 
     | s_x_11/U25           | B v -> Y ^   | NAND3X1 | 0.059 |   0.337 |   -0.144 | 
     | mux_64/U110          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.371 |   -0.110 | 
     | mux_64/U109          | A v -> Y ^   | INVX1   | 0.039 |   0.410 |   -0.071 | 
     | regText/U240         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.441 |   -0.039 | 
     | regText/U239         | A v -> Y ^   | INVX1   | 0.025 |   0.466 |   -0.014 | 
     | regText/\reg_reg[59] | D ^          | DFFSR   | 0.000 |   0.467 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[59]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.102 + 0.082 = 0.184
Initial Slack = totDel - AvailTime
Initial Slack = 0.184 - -0.932 = 1.117
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.079
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.102 - 0.000 * 0.102 / 0.184 - 0.079 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[59]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.200
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[59] v |        |       |   0.016 |   -0.231 | 
     | mux_64/U110          | B v -> Y ^      | MUX2X1 | 0.060 |   0.076 |   -0.172 | 
     | mux_64/U109          | A ^ -> Y v      | INVX1  | 0.042 |   0.118 |   -0.129 | 
     | regText/U240         | A v -> Y ^      | MUX2X1 | 0.049 |   0.167 |   -0.081 | 
     | regText/U239         | A ^ -> Y v      | INVX1  | 0.033 |   0.200 |   -0.047 | 
     | regText/\reg_reg[59] | D v             | DFFSR  | 0.000 |   0.200 |   -0.047 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[59]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.436
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.436 + 0.082 = 0.518
Initial Slack = totDel - AvailTime
Initial Slack = 0.518 - -0.932 = 1.450
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.450 - 1.328 = 0.123

External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.436 - 0.123 * 0.436 / 0.518 - 0.259 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[45] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.518
  Slack Time                    0.565
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.565 | 
     | regText/\reg_reg[45] | CLK ^ -> Q v | DFFSR   | 0.151 |   0.151 |   -0.414 | 
     | U239                 | A v -> Y v   | XOR2X1  | 0.051 |   0.202 |   -0.363 | 
     | s_x_11/U21           | A v -> Y v   | AND2X1  | 0.052 |   0.254 |   -0.311 | 
     | s_x_11/U8            | A v -> Y v   | AND2X1  | 0.040 |   0.294 |   -0.271 | 
     | s_x_11/U9            | A v -> Y ^   | INVX1   | 0.017 |   0.311 |   -0.254 | 
     | s_x_11/U25           | A ^ -> Y v   | NAND3X1 | 0.031 |   0.341 |   -0.224 | 
     | mux_64/U110          | A v -> Y ^   | MUX2X1  | 0.052 |   0.393 |   -0.172 | 
     | mux_64/U109          | A ^ -> Y v   | INVX1   | 0.042 |   0.436 |   -0.129 | 
     | regText/U240         | A v -> Y ^   | MUX2X1  | 0.049 |   0.484 |   -0.081 | 
     | regText/U239         | A ^ -> Y v   | INVX1   | 0.033 |   0.518 |   -0.047 | 
     | regText/\reg_reg[59] | D v          | DFFSR   | 0.000 |   0.518 |   -0.047 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[58]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.059
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.059 + 0.047 = 0.106
Initial Slack = totDel - AvailTime
Initial Slack = 0.106 - -0.899 = 1.005
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.059 - 0.000 * 0.059 / 0.106 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[58]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.131
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[58] ^ |        |       |   0.025 |   -0.120 | 
     | mux_64/U108          | B ^ -> Y v      | MUX2X1 | 0.032 |   0.056 |   -0.089 | 
     | mux_64/U107          | A v -> Y ^      | INVX1  | 0.027 |   0.083 |   -0.062 | 
     | regText/U238         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.115 |   -0.030 | 
     | regText/U237         | A v -> Y ^      | INVX1  | 0.016 |   0.131 |   -0.014 | 
     | regText/\reg_reg[58] | D ^             | DFFSR  | 0.000 |   0.131 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[58]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.394
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.394 + 0.047 = 0.441
Initial Slack = totDel - AvailTime
Initial Slack = 0.441 - -0.899 = 1.341
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.341 - 1.328 = 0.013

External Virtual Buffering Adjustment(extVirBuf)= 0.297
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.394 - 0.013 * 0.394 / 0.441 - 0.297 + 0.885 + 0.000 + 0.000 - 0.006 = 0.964
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[41] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.441
  Slack Time                    0.455
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.455 | 
     | regText/\reg_reg[41] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.310 | 
     | U243                 | A v -> Y v   | XOR2X1  | 0.046 |   0.191 |   -0.264 | 
     | s_x_10/U17           | A v -> Y v   | AND2X1  | 0.039 |   0.230 |   -0.225 | 
     | s_x_10/U18           | A v -> Y ^   | INVX1   | 0.020 |   0.250 |   -0.205 | 
     | s_x_10/U26           | C ^ -> Y v   | NAND3X1 | 0.021 |   0.271 |   -0.184 | 
     | s_x_10/U25           | B v -> Y ^   | NAND3X1 | 0.064 |   0.335 |   -0.120 | 
     | mux_64/U108          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.367 |   -0.089 | 
     | mux_64/U107          | A v -> Y ^   | INVX1   | 0.027 |   0.394 |   -0.062 | 
     | regText/U238         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.426 |   -0.030 | 
     | regText/U237         | A v -> Y ^   | INVX1   | 0.015 |   0.441 |   -0.014 | 
     | regText/\reg_reg[58] | D ^          | DFFSR   | 0.000 |   0.441 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[58]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.089 + 0.077 = 0.166
Initial Slack = totDel - AvailTime
Initial Slack = 0.166 - -0.928 = 1.094
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.166 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[58]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.182
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[58] v |        |       |   0.016 |   -0.209 | 
     | mux_64/U108          | B v -> Y ^      | MUX2X1 | 0.055 |   0.071 |   -0.154 | 
     | mux_64/U107          | A ^ -> Y v      | INVX1  | 0.034 |   0.105 |   -0.120 | 
     | regText/U238         | A v -> Y ^      | MUX2X1 | 0.049 |   0.154 |   -0.070 | 
     | regText/U237         | A ^ -> Y v      | INVX1  | 0.027 |   0.182 |   -0.043 | 
     | regText/\reg_reg[58] | D v             | DFFSR  | 0.000 |   0.182 |   -0.043 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[58]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.410
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.410 + 0.077 = 0.486
Initial Slack = totDel - AvailTime
Initial Slack = 0.486 - -0.928 = 1.414
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.414 - 1.328 = 0.087

External Virtual Buffering Adjustment(extVirBuf)= 0.262
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.410 - 0.087 * 0.410 / 0.486 - 0.262 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[41] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.486
  Slack Time                    0.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.529 | 
     | regText/\reg_reg[41] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.384 | 
     | U243                 | A v -> Y v   | XOR2X1  | 0.046 |   0.191 |   -0.338 | 
     | s_x_10/U21           | A v -> Y v   | AND2X1  | 0.049 |   0.240 |   -0.289 | 
     | s_x_10/U8            | A v -> Y v   | AND2X1  | 0.038 |   0.278 |   -0.251 | 
     | s_x_10/U9            | A v -> Y ^   | INVX1   | 0.017 |   0.295 |   -0.234 | 
     | s_x_10/U25           | A ^ -> Y v   | NAND3X1 | 0.033 |   0.328 |   -0.201 | 
     | mux_64/U108          | A v -> Y ^   | MUX2X1  | 0.047 |   0.375 |   -0.154 | 
     | mux_64/U107          | A ^ -> Y v   | INVX1   | 0.034 |   0.410 |   -0.120 | 
     | regText/U238         | A v -> Y ^   | MUX2X1  | 0.049 |   0.459 |   -0.070 | 
     | regText/U237         | A ^ -> Y v   | INVX1   | 0.027 |   0.486 |   -0.043 | 
     | regText/\reg_reg[58] | D v          | DFFSR   | 0.000 |   0.486 |   -0.043 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[57]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.053 + 0.048 = 0.101
Initial Slack = totDel - AvailTime
Initial Slack = 0.101 - -0.899 = 1.001
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.041
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.101 - 0.041 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[57]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.126
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[57] ^ |        |       |   0.025 |   -0.116 | 
     | mux_64/U106          | B ^ -> Y v      | MUX2X1 | 0.035 |   0.059 |   -0.081 | 
     | mux_64/U105          | A v -> Y ^      | INVX1  | 0.018 |   0.078 |   -0.062 | 
     | regText/U236         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.108 |   -0.032 | 
     | regText/U235         | A v -> Y ^      | INVX1  | 0.018 |   0.126 |   -0.014 | 
     | regText/\reg_reg[57] | D ^             | DFFSR  | 0.000 |   0.126 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[57]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.395
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.395 + 0.048 = 0.443
Initial Slack = totDel - AvailTime
Initial Slack = 0.443 - -0.899 = 1.342
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.342 - 1.328 = 0.015

External Virtual Buffering Adjustment(extVirBuf)= 0.297
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.395 - 0.015 * 0.395 / 0.443 - 0.297 + 0.885 + 0.000 + 0.000 - 0.005 = 0.965
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[37] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.443
  Slack Time                    0.457
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.457 | 
     | regText/\reg_reg[37] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.314 | 
     | U248                 | A v -> Y v   | XOR2X1  | 0.053 |   0.197 |   -0.260 | 
     | s_x_9/U17            | A v -> Y v   | AND2X1  | 0.042 |   0.239 |   -0.218 | 
     | s_x_9/U18            | A v -> Y ^   | INVX1   | 0.020 |   0.259 |   -0.198 | 
     | s_x_9/U26            | C ^ -> Y v   | NAND3X1 | 0.025 |   0.284 |   -0.173 | 
     | s_x_9/U25            | B v -> Y ^   | NAND3X1 | 0.058 |   0.342 |   -0.115 | 
     | mux_64/U106          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.376 |   -0.081 | 
     | mux_64/U105          | A v -> Y ^   | INVX1   | 0.018 |   0.395 |   -0.062 | 
     | regText/U236         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.425 |   -0.032 | 
     | regText/U235         | A v -> Y ^   | INVX1   | 0.018 |   0.443 |   -0.014 | 
     | regText/\reg_reg[57] | D ^          | DFFSR   | 0.000 |   0.443 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[57]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.090 + 0.075 = 0.165
Initial Slack = totDel - AvailTime
Initial Slack = 0.165 - -0.929 = 1.094
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.165 - 0.070 + 0.885 + 0.000 + 0.000 - 0.003 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[57]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.181
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[57] v |        |       |   0.016 |   -0.209 | 
     | mux_64/U106          | B v -> Y ^      | MUX2X1 | 0.060 |   0.076 |   -0.149 | 
     | mux_64/U105          | A ^ -> Y v      | INVX1  | 0.030 |   0.106 |   -0.119 | 
     | regText/U236         | A v -> Y ^      | MUX2X1 | 0.046 |   0.152 |   -0.073 | 
     | regText/U235         | A ^ -> Y v      | INVX1  | 0.029 |   0.181 |   -0.044 | 
     | regText/\reg_reg[57] | D v             | DFFSR  | 0.000 |   0.181 |   -0.044 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[57]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.422
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.422 + 0.075 = 0.497
Initial Slack = totDel - AvailTime
Initial Slack = 0.497 - -0.929 = 1.426
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.426 - 1.328 = 0.098

External Virtual Buffering Adjustment(extVirBuf)= 0.263
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.422 - 0.098 * 0.422 / 0.497 - 0.263 + 0.885 + 0.000 + 0.000 - 0.003 = 0.957
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[37] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.497
  Slack Time                    0.541
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.541 | 
     | regText/\reg_reg[37] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.397 | 
     | U248                 | A v -> Y v   | XOR2X1  | 0.053 |   0.197 |   -0.344 | 
     | s_x_9/U21            | A v -> Y v   | AND2X1  | 0.053 |   0.249 |   -0.291 | 
     | s_x_9/U8             | A v -> Y v   | AND2X1  | 0.038 |   0.288 |   -0.253 | 
     | s_x_9/U9             | A v -> Y ^   | INVX1   | 0.022 |   0.309 |   -0.232 | 
     | s_x_9/U25            | A ^ -> Y v   | NAND3X1 | 0.030 |   0.339 |   -0.201 | 
     | mux_64/U106          | A v -> Y ^   | MUX2X1  | 0.053 |   0.392 |   -0.149 | 
     | mux_64/U105          | A ^ -> Y v   | INVX1   | 0.030 |   0.422 |   -0.119 | 
     | regText/U236         | A v -> Y ^   | MUX2X1  | 0.046 |   0.468 |   -0.073 | 
     | regText/U235         | A ^ -> Y v   | INVX1   | 0.029 |   0.497 |   -0.044 | 
     | regText/\reg_reg[57] | D v          | DFFSR   | 0.000 |   0.497 |   -0.044 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[56]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.055 + 0.052 = 0.107
Initial Slack = totDel - AvailTime
Initial Slack = 0.107 - -0.899 = 1.007
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.107 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[56]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.132
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[56] ^ |        |       |   0.025 |   -0.122 | 
     | mux_64/U104          | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.089 | 
     | mux_64/U103          | A v -> Y ^      | INVX1  | 0.022 |   0.080 |   -0.067 | 
     | regText/U234         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.112 |   -0.035 | 
     | regText/U233         | A v -> Y ^      | INVX1  | 0.020 |   0.132 |   -0.014 | 
     | regText/\reg_reg[56] | D ^             | DFFSR  | 0.000 |   0.132 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[56]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.409
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.409 + 0.052 = 0.461
Initial Slack = totDel - AvailTime
Initial Slack = 0.461 - -0.899 = 1.361
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.361 - 1.328 = 0.033

External Virtual Buffering Adjustment(extVirBuf)= 0.295
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.409 - 0.033 * 0.409 / 0.461 - 0.295 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[33] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.461
  Slack Time                    0.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.475 | 
     | regText/\reg_reg[33] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.329 | 
     | U252                 | A v -> Y v   | XOR2X1  | 0.057 |   0.204 |   -0.272 | 
     | s_x_8/U17            | A v -> Y v   | AND2X1  | 0.040 |   0.243 |   -0.232 | 
     | s_x_8/U18            | A v -> Y ^   | INVX1   | 0.021 |   0.264 |   -0.211 | 
     | s_x_8/U26            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.288 |   -0.187 | 
     | s_x_8/U25            | B v -> Y ^   | NAND3X1 | 0.065 |   0.353 |   -0.122 | 
     | mux_64/U104          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.386 |   -0.089 | 
     | mux_64/U103          | A v -> Y ^   | INVX1   | 0.022 |   0.409 |   -0.067 | 
     | regText/U234         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.441 |   -0.035 | 
     | regText/U233         | A v -> Y ^   | INVX1   | 0.020 |   0.461 |   -0.014 | 
     | regText/\reg_reg[56] | D ^          | DFFSR   | 0.000 |   0.461 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[56]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.089 + 0.080 = 0.169
Initial Slack = totDel - AvailTime
Initial Slack = 0.169 - -0.930 = 1.099
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.169 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[56]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.185
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[56] v |        |       |   0.016 |   -0.214 | 
     | mux_64/U104          | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.157 | 
     | mux_64/U103          | A ^ -> Y v      | INVX1  | 0.032 |   0.104 |   -0.125 | 
     | regText/U234         | A v -> Y ^      | MUX2X1 | 0.050 |   0.154 |   -0.076 | 
     | regText/U233         | A ^ -> Y v      | INVX1  | 0.030 |   0.185 |   -0.045 | 
     | regText/\reg_reg[56] | D v             | DFFSR  | 0.000 |   0.185 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[56]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.437
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.437 + 0.080 = 0.517
Initial Slack = totDel - AvailTime
Initial Slack = 0.517 - -0.930 = 1.447
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.447 - 1.328 = 0.120

External Virtual Buffering Adjustment(extVirBuf)= 0.261
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.437 - 0.120 * 0.437 / 0.517 - 0.261 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[33] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.517
  Slack Time                    0.562
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.562 | 
     | regText/\reg_reg[33] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.416 | 
     | U252                 | A v -> Y v   | XOR2X1  | 0.057 |   0.204 |   -0.358 | 
     | s_x_8/U21            | A v -> Y v   | AND2X1  | 0.057 |   0.261 |   -0.301 | 
     | s_x_8/U8             | A v -> Y v   | AND2X1  | 0.039 |   0.299 |   -0.263 | 
     | s_x_8/U9             | A v -> Y ^   | INVX1   | 0.022 |   0.322 |   -0.241 | 
     | s_x_8/U25            | A ^ -> Y v   | NAND3X1 | 0.034 |   0.356 |   -0.207 | 
     | mux_64/U104          | A v -> Y ^   | MUX2X1  | 0.049 |   0.405 |   -0.157 | 
     | mux_64/U103          | A ^ -> Y v   | INVX1   | 0.032 |   0.437 |   -0.125 | 
     | regText/U234         | A v -> Y ^   | MUX2X1  | 0.050 |   0.486 |   -0.076 | 
     | regText/U233         | A ^ -> Y v   | INVX1   | 0.030 |   0.517 |   -0.045 | 
     | regText/\reg_reg[56] | D v          | DFFSR   | 0.000 |   0.517 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[55]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.053 + 0.054 = 0.107
Initial Slack = totDel - AvailTime
Initial Slack = 0.107 - -0.899 = 1.006
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.041
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.107 - 0.041 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[55]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.132
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[55] ^ |        |       |   0.025 |   -0.121 | 
     | mux_64/U102          | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.088 | 
     | mux_64/U101          | A v -> Y ^      | INVX1  | 0.020 |   0.078 |   -0.069 | 
     | regText/U232         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.112 |   -0.034 | 
     | regText/U231         | A v -> Y ^      | INVX1  | 0.020 |   0.132 |   -0.014 | 
     | regText/\reg_reg[55] | D ^             | DFFSR  | 0.000 |   0.132 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[55]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.371
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.371 + 0.054 = 0.426
Initial Slack = totDel - AvailTime
Initial Slack = 0.426 - -0.899 = 1.325
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.289
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.371 - 0.000 * 0.371 / 0.426 - 0.289 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[29] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.426
  Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.440 | 
     | regText/\reg_reg[29] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.296 | 
     | U257                 | A v -> Y v   | XOR2X1  | 0.047 |   0.191 |   -0.249 | 
     | s_x_7/U17            | A v -> Y v   | AND2X1  | 0.038 |   0.229 |   -0.211 | 
     | s_x_7/U18            | A v -> Y ^   | INVX1   | 0.019 |   0.247 |   -0.193 | 
     | s_x_7/U26            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.271 |   -0.169 | 
     | s_x_7/U25            | B v -> Y ^   | NAND3X1 | 0.048 |   0.320 |   -0.120 | 
     | mux_64/U102          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.352 |   -0.088 | 
     | mux_64/U101          | A v -> Y ^   | INVX1   | 0.020 |   0.371 |   -0.069 | 
     | regText/U232         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.406 |   -0.034 | 
     | regText/U231         | A v -> Y ^   | INVX1   | 0.020 |   0.425 |   -0.014 | 
     | regText/\reg_reg[55] | D ^          | DFFSR   | 0.000 |   0.426 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[55]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.088
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.088 + 0.085 = 0.173
Initial Slack = totDel - AvailTime
Initial Slack = 0.173 - -0.930 = 1.103
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.088 - 0.000 * 0.088 / 0.173 - 0.068 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[55]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.189
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[55] v |        |       |   0.016 |   -0.218 | 
     | mux_64/U102          | B v -> Y ^      | MUX2X1 | 0.058 |   0.074 |   -0.160 | 
     | mux_64/U101          | A ^ -> Y v      | INVX1  | 0.030 |   0.104 |   -0.130 | 
     | regText/U232         | A v -> Y ^      | MUX2X1 | 0.054 |   0.158 |   -0.075 | 
     | regText/U231         | A ^ -> Y v      | INVX1  | 0.031 |   0.189 |   -0.045 | 
     | regText/\reg_reg[55] | D v             | DFFSR  | 0.000 |   0.189 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[55]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.406
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.406 + 0.085 = 0.491
Initial Slack = totDel - AvailTime
Initial Slack = 0.491 - -0.930 = 1.421
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.421 - 1.328 = 0.093

External Virtual Buffering Adjustment(extVirBuf)= 0.256
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.406 - 0.093 * 0.406 / 0.491 - 0.256 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[29] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.491
  Slack Time                    0.536
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.536 | 
     | regText/\reg_reg[29] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.391 | 
     | U257                 | A v -> Y v   | XOR2X1  | 0.047 |   0.191 |   -0.345 | 
     | s_x_7/U21            | A v -> Y v   | AND2X1  | 0.054 |   0.245 |   -0.291 | 
     | s_x_7/U8             | A v -> Y v   | AND2X1  | 0.039 |   0.284 |   -0.251 | 
     | s_x_7/U9             | A v -> Y ^   | INVX1   | 0.017 |   0.301 |   -0.235 | 
     | s_x_7/U25            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.326 |   -0.210 | 
     | mux_64/U102          | A v -> Y ^   | MUX2X1  | 0.050 |   0.376 |   -0.160 | 
     | mux_64/U101          | A ^ -> Y v   | INVX1   | 0.030 |   0.406 |   -0.130 | 
     | regText/U232         | A v -> Y ^   | MUX2X1  | 0.054 |   0.460 |   -0.075 | 
     | regText/U231         | A ^ -> Y v   | INVX1   | 0.031 |   0.491 |   -0.045 | 
     | regText/\reg_reg[55] | D v          | DFFSR   | 0.000 |   0.491 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[54]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.054
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.054 + 0.057 = 0.111
Initial Slack = totDel - AvailTime
Initial Slack = 0.111 - -0.899 = 1.011
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.054 - 0.000 * 0.054 / 0.111 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[54]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.136
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[54] ^ |        |       |   0.025 |   -0.126 | 
     | mux_64/U100          | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |   -0.091 | 
     | mux_64/U99           | A v -> Y ^      | INVX1  | 0.020 |   0.079 |   -0.072 | 
     | regText/U230         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.110 |   -0.040 | 
     | regText/U229         | A v -> Y ^      | INVX1  | 0.026 |   0.136 |   -0.015 | 
     | regText/\reg_reg[54] | D ^             | DFFSR  | 0.000 |   0.136 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[54]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.368
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.368 + 0.057 = 0.426
Initial Slack = totDel - AvailTime
Initial Slack = 0.426 - -0.899 = 1.325
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.287
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.368 - 0.000 * 0.368 / 0.426 - 0.287 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[27] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.426
  Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.440 | 
     | regText/\reg_reg[27] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.296 | 
     | U259                 | A v -> Y v   | XOR2X1  | 0.038 |   0.181 |   -0.259 | 
     | s_x_6/U35            | A v -> Y ^   | INVX1   | 0.057 |   0.238 |   -0.202 | 
     | s_x_6/U26            | B ^ -> Y v   | NAND3X1 | 0.025 |   0.263 |   -0.177 | 
     | s_x_6/U25            | B v -> Y ^   | NAND3X1 | 0.053 |   0.316 |   -0.125 | 
     | mux_64/U100          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.349 |   -0.091 | 
     | mux_64/U99           | A v -> Y ^   | INVX1   | 0.020 |   0.369 |   -0.072 | 
     | regText/U230         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.400 |   -0.040 | 
     | regText/U229         | A v -> Y ^   | INVX1   | 0.026 |   0.426 |   -0.015 | 
     | regText/\reg_reg[54] | D ^          | DFFSR   | 0.000 |   0.426 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[54]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.090 + 0.082 = 0.172
Initial Slack = totDel - AvailTime
Initial Slack = 0.172 - -0.933 = 1.105
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.172 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[54]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.188
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[54] v |        |       |   0.016 |   -0.220 | 
     | mux_64/U100          | B v -> Y ^      | MUX2X1 | 0.060 |   0.075 |   -0.160 | 
     | mux_64/U99           | A ^ -> Y v      | INVX1  | 0.030 |   0.106 |   -0.130 | 
     | regText/U230         | A v -> Y ^      | MUX2X1 | 0.048 |   0.154 |   -0.082 | 
     | regText/U229         | A ^ -> Y v      | INVX1  | 0.034 |   0.188 |   -0.048 | 
     | regText/\reg_reg[54] | D v             | DFFSR  | 0.000 |   0.188 |   -0.048 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[54]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.416
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.416 + 0.082 = 0.498
Initial Slack = totDel - AvailTime
Initial Slack = 0.498 - -0.933 = 1.430
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.430 - 1.328 = 0.103

External Virtual Buffering Adjustment(extVirBuf)= 0.256
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.416 - 0.103 * 0.416 / 0.498 - 0.256 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[27] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.498
  Slack Time                    0.545
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.545 | 
     | regText/\reg_reg[27] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.402 | 
     | U259                 | A v -> Y ^   | XOR2X1  | 0.046 |   0.190 |   -0.356 | 
     | s_x_6/U35            | A ^ -> Y v   | INVX1   | 0.068 |   0.258 |   -0.288 | 
     | s_x_6/U26            | B v -> Y ^   | NAND3X1 | 0.049 |   0.307 |   -0.239 | 
     | s_x_6/U25            | B ^ -> Y v   | NAND3X1 | 0.027 |   0.334 |   -0.212 | 
     | mux_64/U100          | A v -> Y ^   | MUX2X1  | 0.052 |   0.385 |   -0.160 | 
     | mux_64/U99           | A ^ -> Y v   | INVX1   | 0.030 |   0.416 |   -0.130 | 
     | regText/U230         | A v -> Y ^   | MUX2X1  | 0.048 |   0.464 |   -0.082 | 
     | regText/U229         | A ^ -> Y v   | INVX1   | 0.034 |   0.498 |   -0.048 | 
     | regText/\reg_reg[54] | D v          | DFFSR   | 0.000 |   0.498 |   -0.048 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[53]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.057 + 0.053 = 0.110
Initial Slack = totDel - AvailTime
Initial Slack = 0.110 - -0.899 = 1.009
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.110 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[53]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.135
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[53] ^ |        |       |   0.025 |   -0.124 | 
     | mux_64/U98           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.058 |   -0.091 | 
     | mux_64/U97           | A v -> Y ^      | INVX1  | 0.024 |   0.082 |   -0.067 | 
     | regText/U228         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.113 |   -0.036 | 
     | regText/U227         | A v -> Y ^      | INVX1  | 0.022 |   0.135 |   -0.014 | 
     | regText/\reg_reg[53] | D ^             | DFFSR  | 0.000 |   0.135 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[53]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.366
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.366 + 0.053 = 0.418
Initial Slack = totDel - AvailTime
Initial Slack = 0.418 - -0.899 = 1.318
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.284
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.366 - 0.000 * 0.366 / 0.418 - 0.284 + 0.885 + 0.000 + 0.000 - 0.006 = 0.960
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[21] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.418
  Slack Time                    0.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.433 | 
     | regText/\reg_reg[21] | CLK ^ -> Q v | DFFSR   | 0.137 |   0.137 |   -0.296 | 
     | U265                 | A v -> Y v   | XOR2X1  | 0.041 |   0.178 |   -0.255 | 
     | s_x_5/U17            | A v -> Y v   | AND2X1  | 0.037 |   0.216 |   -0.217 | 
     | s_x_5/U18            | A v -> Y ^   | INVX1   | 0.021 |   0.236 |   -0.197 | 
     | s_x_5/U26            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.259 |   -0.174 | 
     | s_x_5/U25            | B v -> Y ^   | NAND3X1 | 0.051 |   0.309 |   -0.123 | 
     | mux_64/U98           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.342 |   -0.091 | 
     | mux_64/U97           | A v -> Y ^   | INVX1   | 0.024 |   0.366 |   -0.067 | 
     | regText/U228         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.396 |   -0.036 | 
     | regText/U227         | A v -> Y ^   | INVX1   | 0.022 |   0.418 |   -0.014 | 
     | regText/\reg_reg[53] | D ^          | DFFSR   | 0.000 |   0.418 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[53]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.091 + 0.079 = 0.170
Initial Slack = totDel - AvailTime
Initial Slack = 0.170 - -0.931 = 1.101
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.170 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[53]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.186
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[53] v |        |       |   0.016 |   -0.216 | 
     | mux_64/U98           | B v -> Y ^      | MUX2X1 | 0.058 |   0.074 |   -0.157 | 
     | mux_64/U97           | A ^ -> Y v      | INVX1  | 0.033 |   0.107 |   -0.125 | 
     | regText/U228         | A v -> Y ^      | MUX2X1 | 0.047 |   0.154 |   -0.077 | 
     | regText/U227         | A ^ -> Y v      | INVX1  | 0.031 |   0.186 |   -0.046 | 
     | regText/\reg_reg[53] | D v             | DFFSR  | 0.000 |   0.186 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[53]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.393
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.393 + 0.079 = 0.471
Initial Slack = totDel - AvailTime
Initial Slack = 0.471 - -0.931 = 1.402
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.402 - 1.328 = 0.075

External Virtual Buffering Adjustment(extVirBuf)= 0.257
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.393 - 0.075 * 0.393 / 0.471 - 0.257 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[21] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.471
  Slack Time                    0.517
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.517 | 
     | regText/\reg_reg[21] | CLK ^ -> Q v | DFFSR   | 0.137 |   0.137 |   -0.380 | 
     | U265                 | A v -> Y v   | XOR2X1  | 0.041 |   0.178 |   -0.339 | 
     | s_x_5/U21            | A v -> Y v   | AND2X1  | 0.049 |   0.227 |   -0.290 | 
     | s_x_5/U8             | A v -> Y v   | AND2X1  | 0.038 |   0.265 |   -0.252 | 
     | s_x_5/U9             | A v -> Y ^   | INVX1   | 0.018 |   0.283 |   -0.234 | 
     | s_x_5/U25            | A ^ -> Y v   | NAND3X1 | 0.026 |   0.309 |   -0.208 | 
     | mux_64/U98           | A v -> Y ^   | MUX2X1  | 0.050 |   0.360 |   -0.157 | 
     | mux_64/U97           | A ^ -> Y v   | INVX1   | 0.033 |   0.393 |   -0.125 | 
     | regText/U228         | A v -> Y ^   | MUX2X1  | 0.047 |   0.440 |   -0.077 | 
     | regText/U227         | A ^ -> Y v   | INVX1   | 0.031 |   0.471 |   -0.046 | 
     | regText/\reg_reg[53] | D v          | DFFSR   | 0.000 |   0.471 |   -0.046 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[52]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.058
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.058 + 0.052 = 0.110
Initial Slack = totDel - AvailTime
Initial Slack = 0.110 - -0.899 = 1.009
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.058 - 0.000 * 0.058 / 0.110 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[52]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.134
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[52] ^ |        |       |   0.025 |   -0.124 | 
     | mux_64/U96           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |   -0.090 | 
     | mux_64/U95           | A v -> Y ^      | INVX1  | 0.024 |   0.082 |   -0.066 | 
     | regText/U226         | A ^ -> Y v      | MUX2X1 | 0.033 |   0.115 |   -0.034 | 
     | regText/U225         | A v -> Y ^      | INVX1  | 0.019 |   0.134 |   -0.014 | 
     | regText/\reg_reg[52] | D ^             | DFFSR  | 0.000 |   0.134 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[52]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.385
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.385 + 0.052 = 0.437
Initial Slack = totDel - AvailTime
Initial Slack = 0.437 - -0.899 = 1.336
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.336 - 1.328 = 0.009

External Virtual Buffering Adjustment(extVirBuf)= 0.293
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.385 - 0.009 * 0.385 / 0.437 - 0.293 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[17] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.437
  Slack Time                    0.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.451 | 
     | regText/\reg_reg[17] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.307 | 
     | U270                 | A v -> Y v   | XOR2X1  | 0.050 |   0.194 |   -0.257 | 
     | s_x_4/U17            | A v -> Y v   | AND2X1  | 0.039 |   0.234 |   -0.218 | 
     | s_x_4/U18            | A v -> Y ^   | INVX1   | 0.019 |   0.252 |   -0.199 | 
     | s_x_4/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.274 |   -0.177 | 
     | s_x_4/U25            | B v -> Y ^   | NAND3X1 | 0.054 |   0.328 |   -0.123 | 
     | mux_64/U96           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.361 |   -0.090 | 
     | mux_64/U95           | A v -> Y ^   | INVX1   | 0.024 |   0.385 |   -0.066 | 
     | regText/U226         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.418 |   -0.034 | 
     | regText/U225         | A v -> Y ^   | INVX1   | 0.019 |   0.437 |   -0.014 | 
     | regText/\reg_reg[52] | D ^          | DFFSR   | 0.000 |   0.437 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[52]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.091 + 0.081 = 0.172
Initial Slack = totDel - AvailTime
Initial Slack = 0.172 - -0.930 = 1.102
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.172 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[52]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.188
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[52] v |        |       |   0.016 |   -0.217 | 
     | mux_64/U96           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |   -0.158 | 
     | mux_64/U95           | A ^ -> Y v      | INVX1  | 0.033 |   0.107 |   -0.125 | 
     | regText/U226         | A v -> Y ^      | MUX2X1 | 0.051 |   0.158 |   -0.075 | 
     | regText/U225         | A ^ -> Y v      | INVX1  | 0.030 |   0.188 |   -0.045 | 
     | regText/\reg_reg[52] | D v             | DFFSR  | 0.000 |   0.188 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[52]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.415
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.415 + 0.081 = 0.496
Initial Slack = totDel - AvailTime
Initial Slack = 0.496 - -0.930 = 1.425
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.425 - 1.328 = 0.098

External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.415 - 0.098 * 0.415 / 0.496 - 0.259 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[17] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.496
  Slack Time                    0.540
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.540 | 
     | regText/\reg_reg[17] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.396 | 
     | U270                 | A v -> Y v   | XOR2X1  | 0.050 |   0.194 |   -0.346 | 
     | s_x_4/U21            | A v -> Y v   | AND2X1  | 0.051 |   0.245 |   -0.296 | 
     | s_x_4/U8             | A v -> Y v   | AND2X1  | 0.038 |   0.282 |   -0.258 | 
     | s_x_4/U9             | A v -> Y ^   | INVX1   | 0.021 |   0.303 |   -0.237 | 
     | s_x_4/U25            | A ^ -> Y v   | NAND3X1 | 0.028 |   0.331 |   -0.209 | 
     | mux_64/U96           | A v -> Y ^   | MUX2X1  | 0.051 |   0.382 |   -0.158 | 
     | mux_64/U95           | A ^ -> Y v   | INVX1   | 0.033 |   0.415 |   -0.125 | 
     | regText/U226         | A v -> Y ^   | MUX2X1  | 0.051 |   0.466 |   -0.075 | 
     | regText/U225         | A ^ -> Y v   | INVX1   | 0.030 |   0.496 |   -0.045 | 
     | regText/\reg_reg[52] | D v          | DFFSR   | 0.000 |   0.496 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[51]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.063
Total delay(totDel): 0.055 + 0.063 = 0.118
Initial Slack = totDel - AvailTime
Initial Slack = 0.118 - -0.898 = 1.016
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.118 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[51]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.143
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[51] ^ |        |       |   0.025 |   -0.131 | 
     | mux_64/U94           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.056 |   -0.100 | 
     | mux_64/U93           | A v -> Y ^      | INVX1  | 0.023 |   0.080 |   -0.076 | 
     | regText/U224         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.111 |   -0.045 | 
     | regText/U223         | A v -> Y ^      | INVX1  | 0.032 |   0.142 |   -0.013 | 
     | regText/\reg_reg[51] | D ^             | DFFSR  | 0.000 |   0.143 |   -0.013 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[51]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.381
This Block's Segment Delay(segDel): 0.063
Total delay(totDel): 0.381 + 0.063 = 0.444
Initial Slack = totDel - AvailTime
Initial Slack = 0.444 - -0.898 = 1.342
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.342 - 1.328 = 0.014

External Virtual Buffering Adjustment(extVirBuf)= 0.286
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.381 - 0.014 * 0.381 / 0.444 - 0.286 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[15] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.444
  Slack Time                    0.457
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.457 | 
     | regText/\reg_reg[15] | CLK ^ -> Q ^ | DFFSR   | 0.133 |   0.133 |   -0.323 | 
     | U272                 | A ^ -> Y v   | XOR2X1  | 0.032 |   0.165 |   -0.292 | 
     | s_x_3/U35            | A v -> Y ^   | INVX1   | 0.082 |   0.247 |   -0.210 | 
     | s_x_3/U26            | B ^ -> Y v   | NAND3X1 | 0.025 |   0.272 |   -0.185 | 
     | s_x_3/U25            | B v -> Y ^   | NAND3X1 | 0.055 |   0.326 |   -0.130 | 
     | mux_64/U94           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.357 |   -0.100 | 
     | mux_64/U93           | A v -> Y ^   | INVX1   | 0.023 |   0.381 |   -0.076 | 
     | regText/U224         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.412 |   -0.045 | 
     | regText/U223         | A v -> Y ^   | INVX1   | 0.032 |   0.443 |   -0.013 | 
     | regText/\reg_reg[51] | D ^          | DFFSR   | 0.000 |   0.444 |   -0.013 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[51]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.087 + 0.086 = 0.173
Initial Slack = totDel - AvailTime
Initial Slack = 0.173 - -0.935 = 1.108
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.173 - 0.068 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[51]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.189
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[51] v |        |       |   0.016 |   -0.223 | 
     | mux_64/U94           | B v -> Y ^      | MUX2X1 | 0.055 |   0.071 |   -0.168 | 
     | mux_64/U93           | A ^ -> Y v      | INVX1  | 0.032 |   0.103 |   -0.136 | 
     | regText/U224         | A v -> Y ^      | MUX2X1 | 0.048 |   0.151 |   -0.088 | 
     | regText/U223         | A ^ -> Y v      | INVX1  | 0.037 |   0.189 |   -0.050 | 
     | regText/\reg_reg[51] | D v             | DFFSR  | 0.000 |   0.189 |   -0.050 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[51]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.410
This Block's Segment Delay(segDel): 0.086
Total delay(totDel): 0.410 + 0.086 = 0.495
Initial Slack = totDel - AvailTime
Initial Slack = 0.495 - -0.935 = 1.431
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.431 - 1.328 = 0.103

External Virtual Buffering Adjustment(extVirBuf)= 0.252
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.410 - 0.103 * 0.410 / 0.495 - 0.252 + 0.885 + 0.000 + 0.000 - 0.004 = 0.953
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[13] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.495
  Slack Time                    0.546
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.546 | 
     | regText/\reg_reg[13] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.408 | 
     | U274                 | A v -> Y v   | XOR2X1  | 0.052 |   0.190 |   -0.356 | 
     | s_x_3/U21            | A v -> Y v   | AND2X1  | 0.051 |   0.241 |   -0.304 | 
     | s_x_3/U8             | A v -> Y v   | AND2X1  | 0.038 |   0.279 |   -0.266 | 
     | s_x_3/U9             | A v -> Y ^   | INVX1   | 0.023 |   0.302 |   -0.244 | 
     | s_x_3/U25            | A ^ -> Y v   | NAND3X1 | 0.028 |   0.330 |   -0.215 | 
     | mux_64/U94           | A v -> Y ^   | MUX2X1  | 0.047 |   0.377 |   -0.168 | 
     | mux_64/U93           | A ^ -> Y v   | INVX1   | 0.032 |   0.409 |   -0.136 | 
     | regText/U224         | A v -> Y ^   | MUX2X1  | 0.048 |   0.458 |   -0.088 | 
     | regText/U223         | A ^ -> Y v   | INVX1   | 0.037 |   0.495 |   -0.050 | 
     | regText/\reg_reg[51] | D v          | DFFSR   | 0.000 |   0.495 |   -0.050 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[50]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.054
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.054 + 0.052 = 0.105
Initial Slack = totDel - AvailTime
Initial Slack = 0.105 - -0.899 = 1.005
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.054 - 0.000 * 0.054 / 0.105 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[50]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.130
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[50] ^ |        |       |   0.025 |   -0.120 | 
     | mux_64/U92           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |   -0.087 | 
     | mux_64/U91           | A v -> Y ^      | INVX1  | 0.021 |   0.078 |   -0.066 | 
     | regText/U222         | A ^ -> Y v      | MUX2X1 | 0.035 |   0.114 |   -0.031 | 
     | regText/U221         | A v -> Y ^      | INVX1  | 0.016 |   0.130 |   -0.014 | 
     | regText/\reg_reg[50] | D ^             | DFFSR  | 0.000 |   0.130 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[50]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.365
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.365 + 0.052 = 0.417
Initial Slack = totDel - AvailTime
Initial Slack = 0.417 - -0.899 = 1.316
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.284
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.365 - 0.000 * 0.365 / 0.417 - 0.284 + 0.885 + 0.000 + 0.000 - 0.006 = 0.960
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[9] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.417
  Slack Time                    0.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.431 | 
     | regText/\reg_reg[9]  | CLK ^ -> Q v | DFFSR   | 0.140 |   0.141 |   -0.291 | 
     | U215                 | A v -> Y v   | XOR2X1  | 0.044 |   0.185 |   -0.247 | 
     | s_x_2/U17            | A v -> Y v   | AND2X1  | 0.038 |   0.223 |   -0.209 | 
     | s_x_2/U18            | A v -> Y ^   | INVX1   | 0.020 |   0.243 |   -0.189 | 
     | s_x_2/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.264 |   -0.167 | 
     | s_x_2/U25            | B v -> Y ^   | NAND3X1 | 0.049 |   0.313 |   -0.119 | 
     | mux_64/U92           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.344 |   -0.087 | 
     | mux_64/U91           | A v -> Y ^   | INVX1   | 0.021 |   0.365 |   -0.066 | 
     | regText/U222         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.401 |   -0.031 | 
     | regText/U221         | A v -> Y ^   | INVX1   | 0.016 |   0.417 |   -0.014 | 
     | regText/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.417 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[50]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.087 + 0.084 = 0.171
Initial Slack = totDel - AvailTime
Initial Slack = 0.171 - -0.928 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.171 - 0.067 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[50]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.187
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[50] v |        |       |   0.016 |   -0.214 | 
     | mux_64/U92           | B v -> Y ^      | MUX2X1 | 0.056 |   0.072 |   -0.158 | 
     | mux_64/U91           | A ^ -> Y v      | INVX1  | 0.031 |   0.103 |   -0.128 | 
     | regText/U222         | A v -> Y ^      | MUX2X1 | 0.056 |   0.158 |   -0.072 | 
     | regText/U221         | A ^ -> Y v      | INVX1  | 0.029 |   0.187 |   -0.043 | 
     | regText/\reg_reg[50] | D v             | DFFSR  | 0.000 |   0.187 |   -0.043 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[50]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.398
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.398 + 0.084 = 0.483
Initial Slack = totDel - AvailTime
Initial Slack = 0.483 - -0.928 = 1.411
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.411 - 1.328 = 0.084

External Virtual Buffering Adjustment(extVirBuf)= 0.256
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.398 - 0.084 * 0.398 / 0.483 - 0.256 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[9] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.483
  Slack Time                    0.526
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.526 | 
     | regText/\reg_reg[9]  | CLK ^ -> Q v | DFFSR   | 0.140 |   0.140 |   -0.385 | 
     | U215                 | A v -> Y v   | XOR2X1  | 0.044 |   0.185 |   -0.341 | 
     | s_x_2/U21            | A v -> Y v   | AND2X1  | 0.048 |   0.233 |   -0.293 | 
     | s_x_2/U8             | A v -> Y v   | AND2X1  | 0.040 |   0.273 |   -0.253 | 
     | s_x_2/U9             | A v -> Y ^   | INVX1   | 0.021 |   0.294 |   -0.232 | 
     | s_x_2/U25            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.319 |   -0.207 | 
     | mux_64/U92           | A v -> Y ^   | MUX2X1  | 0.048 |   0.368 |   -0.158 | 
     | mux_64/U91           | A ^ -> Y v   | INVX1   | 0.031 |   0.398 |   -0.128 | 
     | regText/U222         | A v -> Y ^   | MUX2X1  | 0.056 |   0.454 |   -0.072 | 
     | regText/U221         | A ^ -> Y v   | INVX1   | 0.029 |   0.483 |   -0.043 | 
     | regText/\reg_reg[50] | D v          | DFFSR   | 0.000 |   0.483 |   -0.043 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[49]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.056 + 0.054 = 0.110
Initial Slack = totDel - AvailTime
Initial Slack = 0.110 - -0.899 = 1.009
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.110 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[49]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.135
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[49] ^ |        |       |   0.025 |   -0.124 | 
     | mux_64/U88           | B ^ -> Y v      | MUX2X1 | 0.036 |   0.060 |   -0.088 | 
     | mux_64/U87           | A v -> Y ^      | INVX1  | 0.021 |   0.081 |   -0.068 | 
     | regText/U218         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.112 |   -0.037 | 
     | regText/U217         | A v -> Y ^      | INVX1  | 0.022 |   0.134 |   -0.014 | 
     | regText/\reg_reg[49] | D ^             | DFFSR  | 0.000 |   0.135 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[49]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.379
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.379 + 0.054 = 0.433
Initial Slack = totDel - AvailTime
Initial Slack = 0.433 - -0.899 = 1.332
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.332 - 1.328 = 0.005

External Virtual Buffering Adjustment(extVirBuf)= 0.292
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.379 - 0.005 * 0.379 / 0.433 - 0.292 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[7] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.433
  Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.447 | 
     | regText/\reg_reg[7]  | CLK ^ -> Q v | DFFSR   | 0.135 |   0.135 |   -0.312 | 
     | U217                 | A v -> Y v   | XOR2X1  | 0.035 |   0.170 |   -0.277 | 
     | s_x_1/U35            | A v -> Y ^   | INVX1   | 0.073 |   0.243 |   -0.204 | 
     | s_x_1/U26            | B ^ -> Y v   | NAND3X1 | 0.026 |   0.269 |   -0.178 | 
     | s_x_1/U25            | B v -> Y ^   | NAND3X1 | 0.054 |   0.324 |   -0.123 | 
     | mux_64/U88           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.358 |   -0.088 | 
     | mux_64/U87           | A v -> Y ^   | INVX1   | 0.020 |   0.379 |   -0.068 | 
     | regText/U218         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.410 |   -0.037 | 
     | regText/U217         | A v -> Y ^   | INVX1   | 0.022 |   0.432 |   -0.014 | 
     | regText/\reg_reg[49] | D ^          | DFFSR   | 0.000 |   0.433 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[49]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.093
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.093 + 0.080 = 0.173
Initial Slack = totDel - AvailTime
Initial Slack = 0.173 - -0.931 = 1.104
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.073
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.093 - 0.000 * 0.093 / 0.173 - 0.073 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[49]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.189
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[49] v |        |       |   0.016 |   -0.219 | 
     | mux_64/U88           | B v -> Y ^      | MUX2X1 | 0.062 |   0.078 |   -0.157 | 
     | mux_64/U87           | A ^ -> Y v      | INVX1  | 0.031 |   0.109 |   -0.126 | 
     | regText/U218         | A v -> Y ^      | MUX2X1 | 0.048 |   0.157 |   -0.078 | 
     | regText/U217         | A ^ -> Y v      | INVX1  | 0.032 |   0.189 |   -0.046 | 
     | regText/\reg_reg[49] | D v             | DFFSR  | 0.000 |   0.189 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[49]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.424
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.424 + 0.080 = 0.504
Initial Slack = totDel - AvailTime
Initial Slack = 0.504 - -0.931 = 1.435
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.435 - 1.328 = 0.107

External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.424 - 0.107 * 0.424 / 0.504 - 0.259 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[5] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.503
  Slack Time                    0.550
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.550 | 
     | regText/\reg_reg[5]  | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.404 | 
     | U223                 | A v -> Y v   | XOR2X1  | 0.054 |   0.199 |   -0.350 | 
     | s_x_1/U21            | A v -> Y v   | AND2X1  | 0.053 |   0.253 |   -0.297 | 
     | s_x_1/U8             | A v -> Y v   | AND2X1  | 0.038 |   0.290 |   -0.259 | 
     | s_x_1/U9             | A v -> Y ^   | INVX1   | 0.020 |   0.310 |   -0.240 | 
     | s_x_1/U25            | A ^ -> Y v   | NAND3X1 | 0.028 |   0.338 |   -0.211 | 
     | mux_64/U88           | A v -> Y ^   | MUX2X1  | 0.055 |   0.393 |   -0.157 | 
     | mux_64/U87           | A ^ -> Y v   | INVX1   | 0.031 |   0.424 |   -0.126 | 
     | regText/U218         | A v -> Y ^   | MUX2X1  | 0.048 |   0.472 |   -0.078 | 
     | regText/U217         | A ^ -> Y v   | INVX1   | 0.032 |   0.503 |   -0.046 | 
     | regText/\reg_reg[49] | D v          | DFFSR   | 0.000 |   0.503 |   -0.046 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[48]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.065
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.065 + 0.057 = 0.121
Initial Slack = totDel - AvailTime
Initial Slack = 0.121 - -0.899 = 1.021
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.050
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.065 - 0.000 * 0.065 / 0.121 - 0.050 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[48]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.146
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[48] ^ |        |       |   0.025 |   -0.136 | 
     | mux_64/U86           | B ^ -> Y v      | MUX2X1 | 0.038 |   0.063 |   -0.098 | 
     | mux_64/U85           | A v -> Y ^      | INVX1  | 0.027 |   0.089 |   -0.071 | 
     | regText/U216         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.120 |   -0.040 | 
     | regText/U215         | A v -> Y ^      | INVX1  | 0.026 |   0.146 |   -0.015 | 
     | regText/\reg_reg[48] | D ^             | DFFSR  | 0.000 |   0.146 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[48]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.391
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.391 + 0.057 = 0.448
Initial Slack = totDel - AvailTime
Initial Slack = 0.448 - -0.899 = 1.347
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.347 - 1.328 = 0.019

External Virtual Buffering Adjustment(extVirBuf)= 0.291
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.391 - 0.019 * 0.391 / 0.448 - 0.291 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[1] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.447
  Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.462 | 
     | regText/\reg_reg[1]  | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.316 | 
     | U267                 | A v -> Y v   | XOR2X1  | 0.048 |   0.194 |   -0.268 | 
     | s_x_0/U15            | A v -> Y v   | AND2X1  | 0.038 |   0.232 |   -0.230 | 
     | s_x_0/U16            | A v -> Y ^   | INVX1   | 0.021 |   0.252 |   -0.209 | 
     | s_x_0/U24            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.275 |   -0.187 | 
     | s_x_0/U23            | B v -> Y ^   | NAND3X1 | 0.052 |   0.327 |   -0.134 | 
     | mux_64/U86           | A ^ -> Y v   | MUX2X1  | 0.037 |   0.364 |   -0.098 | 
     | mux_64/U85           | A v -> Y ^   | INVX1   | 0.027 |   0.391 |   -0.071 | 
     | regText/U216         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.421 |   -0.040 | 
     | regText/U215         | A v -> Y ^   | INVX1   | 0.026 |   0.447 |   -0.015 | 
     | regText/\reg_reg[48] | D ^          | DFFSR   | 0.000 |   0.447 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[48]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.102 + 0.081 = 0.183
Initial Slack = totDel - AvailTime
Initial Slack = 0.183 - -0.933 = 1.115
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.079
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.102 - 0.000 * 0.102 / 0.183 - 0.079 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[48]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.199
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[48] v |        |       |   0.016 |   -0.230 | 
     | mux_64/U86           | B v -> Y ^      | MUX2X1 | 0.066 |   0.082 |   -0.164 | 
     | mux_64/U85           | A ^ -> Y v      | INVX1  | 0.036 |   0.118 |   -0.128 | 
     | regText/U216         | A v -> Y ^      | MUX2X1 | 0.047 |   0.165 |   -0.082 | 
     | regText/U215         | A ^ -> Y v      | INVX1  | 0.034 |   0.198 |   -0.048 | 
     | regText/\reg_reg[48] | D v             | DFFSR  | 0.000 |   0.199 |   -0.048 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[48]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.426
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.426 + 0.081 = 0.507
Initial Slack = totDel - AvailTime
Initial Slack = 0.507 - -0.933 = 1.440
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.440 - 1.328 = 0.112

External Virtual Buffering Adjustment(extVirBuf)= 0.258
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.426 - 0.112 * 0.426 / 0.507 - 0.258 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[1] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.507
  Slack Time                    0.555
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.555 | 
     | regText/\reg_reg[1]  | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.409 | 
     | U267                 | A v -> Y v   | XOR2X1  | 0.048 |   0.194 |   -0.361 | 
     | s_x_0/U19            | A v -> Y v   | AND2X1  | 0.049 |   0.243 |   -0.312 | 
     | s_x_0/U6             | A v -> Y v   | AND2X1  | 0.041 |   0.283 |   -0.271 | 
     | s_x_0/U7             | A v -> Y ^   | INVX1   | 0.021 |   0.305 |   -0.250 | 
     | s_x_0/U23            | A ^ -> Y v   | NAND3X1 | 0.027 |   0.332 |   -0.223 | 
     | mux_64/U86           | A v -> Y ^   | MUX2X1  | 0.059 |   0.390 |   -0.164 | 
     | mux_64/U85           | A ^ -> Y v   | INVX1   | 0.036 |   0.426 |   -0.128 | 
     | regText/U216         | A v -> Y ^   | MUX2X1  | 0.047 |   0.473 |   -0.082 | 
     | regText/U215         | A ^ -> Y v   | INVX1   | 0.034 |   0.507 |   -0.048 | 
     | regText/\reg_reg[48] | D v          | DFFSR   | 0.000 |   0.507 |   -0.048 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[47]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.055 + 0.049 = 0.104
Initial Slack = totDel - AvailTime
Initial Slack = 0.104 - -0.899 = 1.003
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.104 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[47]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[47] ^ |        |       |   0.025 |   -0.118 | 
     | mux_64/U84           | B ^ -> Y v      | MUX2X1 | 0.031 |   0.056 |   -0.087 | 
     | mux_64/U83           | A v -> Y ^      | INVX1  | 0.024 |   0.080 |   -0.063 | 
     | regText/U214         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.112 |   -0.031 | 
     | regText/U213         | A v -> Y ^      | INVX1  | 0.016 |   0.128 |   -0.014 | 
     | regText/\reg_reg[47] | D ^             | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[47]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.372
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.372 + 0.049 = 0.421
Initial Slack = totDel - AvailTime
Initial Slack = 0.421 - -0.899 = 1.320
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.290
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.372 - 0.000 * 0.372 / 0.421 - 0.290 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[63] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.421
  Slack Time                    0.435
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.435 | 
     | regText/\reg_reg[63] | CLK ^ -> Q v | DFFSR  | 0.138 |   0.138 |   -0.297 | 
     | U219                 | A v -> Y v   | XOR2X1 | 0.072 |   0.211 |   -0.224 | 
     | s_x_15/U28           | S v -> Y ^   | MUX2X1 | 0.051 |   0.261 |   -0.174 | 
     | s_x_15/U27           | B ^ -> Y ^   | OR2X1  | 0.057 |   0.318 |   -0.117 | 
     | mux_64/U84           | A ^ -> Y v   | MUX2X1 | 0.030 |   0.348 |   -0.087 | 
     | mux_64/U83           | A v -> Y ^   | INVX1  | 0.024 |   0.372 |   -0.063 | 
     | regText/U214         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.404 |   -0.031 | 
     | regText/U213         | A v -> Y ^   | INVX1  | 0.016 |   0.421 |   -0.014 | 
     | regText/\reg_reg[47] | D ^          | DFFSR  | 0.000 |   0.421 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[47]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.086
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.086 + 0.078 = 0.164
Initial Slack = totDel - AvailTime
Initial Slack = 0.164 - -0.928 = 1.092
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.086 - 0.000 * 0.086 / 0.164 - 0.067 + 0.885 + 0.000 + 0.000 - 0.004 = 0.900
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[47]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.180
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[47] v |        |       |   0.016 |   -0.207 | 
     | mux_64/U84           | B v -> Y ^      | MUX2X1 | 0.054 |   0.070 |   -0.154 | 
     | mux_64/U83           | A ^ -> Y v      | INVX1  | 0.032 |   0.102 |   -0.121 | 
     | regText/U214         | A v -> Y ^      | MUX2X1 | 0.050 |   0.152 |   -0.072 | 
     | regText/U213         | A ^ -> Y v      | INVX1  | 0.028 |   0.180 |   -0.044 | 
     | regText/\reg_reg[47] | D v             | DFFSR  | 0.000 |   0.180 |   -0.044 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[47]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.388
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.388 + 0.078 = 0.466
Initial Slack = totDel - AvailTime
Initial Slack = 0.466 - -0.928 = 1.394
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.394 - 1.328 = 0.067

External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.388 - 0.067 * 0.388 / 0.466 - 0.259 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[47] /CLK 
Endpoint:   regText/\reg_reg[47] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[63] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.466
  Slack Time                    0.509
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.509 | 
     | regText/\reg_reg[63] | CLK ^ -> Q v | DFFSR  | 0.138 |   0.138 |   -0.371 | 
     | U219                 | A v -> Y v   | XOR2X1 | 0.072 |   0.211 |   -0.299 | 
     | s_x_15/U28           | S v -> Y v   | MUX2X1 | 0.042 |   0.253 |   -0.256 | 
     | s_x_15/U27           | B v -> Y v   | OR2X1  | 0.057 |   0.310 |   -0.200 | 
     | mux_64/U84           | A v -> Y ^   | MUX2X1 | 0.046 |   0.356 |   -0.154 | 
     | mux_64/U83           | A ^ -> Y v   | INVX1  | 0.032 |   0.388 |   -0.121 | 
     | regText/U214         | A v -> Y ^   | MUX2X1 | 0.050 |   0.438 |   -0.072 | 
     | regText/U213         | A ^ -> Y v   | INVX1  | 0.028 |   0.466 |   -0.044 | 
     | regText/\reg_reg[47] | D v          | DFFSR  | 0.000 |   0.466 |   -0.044 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[46]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.066
This Block's Segment Delay(segDel): 0.064
Total delay(totDel): 0.066 + 0.064 = 0.130
Initial Slack = totDel - AvailTime
Initial Slack = 0.130 - -0.899 = 1.029
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.051
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.066 - 0.000 * 0.066 / 0.130 - 0.051 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[46]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.154
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[46] ^ |        |       |   0.025 |   -0.144 | 
     | mux_64/U82           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.111 | 
     | mux_64/U81           | A v -> Y ^      | INVX1  | 0.033 |   0.091 |   -0.078 | 
     | regText/U212         | A ^ -> Y v      | MUX2X1 | 0.036 |   0.127 |   -0.042 | 
     | regText/U211         | A v -> Y ^      | INVX1  | 0.028 |   0.154 |   -0.015 | 
     | regText/\reg_reg[46] | D ^             | DFFSR  | 0.000 |   0.154 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[46]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.415
This Block's Segment Delay(segDel): 0.064
Total delay(totDel): 0.415 + 0.064 = 0.479
Initial Slack = totDel - AvailTime
Initial Slack = 0.479 - -0.899 = 1.379
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.379 - 1.328 = 0.051

External Virtual Buffering Adjustment(extVirBuf)= 0.288
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.415 - 0.051 * 0.415 / 0.479 - 0.288 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.479
  Slack Time                    0.493
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.493 | 
     | regKey/\reg_reg[75]  | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.348 | 
     | U224                 | B v -> Y v   | XOR2X1 | 0.038 |   0.184 |   -0.309 | 
     | s_x_14/U28           | S v -> Y ^   | MUX2X1 | 0.098 |   0.282 |   -0.212 | 
     | s_x_14/U27           | B ^ -> Y ^   | OR2X1  | 0.068 |   0.350 |   -0.143 | 
     | mux_64/U82           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.382 |   -0.111 | 
     | mux_64/U81           | A v -> Y ^   | INVX1  | 0.033 |   0.415 |   -0.078 | 
     | regText/U212         | A ^ -> Y v   | MUX2X1 | 0.036 |   0.451 |   -0.042 | 
     | regText/U211         | A v -> Y ^   | INVX1  | 0.028 |   0.479 |   -0.015 | 
     | regText/\reg_reg[46] | D ^          | DFFSR  | 0.000 |   0.479 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[46]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.096
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.096 + 0.093 = 0.189
Initial Slack = totDel - AvailTime
Initial Slack = 0.189 - -0.933 = 1.122
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.074
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.096 - 0.000 * 0.096 / 0.189 - 0.074 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[46]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.205
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[46] v |        |       |   0.016 |   -0.237 | 
     | mux_64/U82           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.180 | 
     | mux_64/U81           | A ^ -> Y v      | INVX1  | 0.038 |   0.111 |   -0.141 | 
     | regText/U212         | A v -> Y ^      | MUX2X1 | 0.057 |   0.169 |   -0.084 | 
     | regText/U211         | A ^ -> Y v      | INVX1  | 0.036 |   0.204 |   -0.048 | 
     | regText/\reg_reg[46] | D v             | DFFSR  | 0.000 |   0.205 |   -0.048 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[46]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.425
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.425 + 0.093 = 0.518
Initial Slack = totDel - AvailTime
Initial Slack = 0.518 - -0.933 = 1.452
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.452 - 1.328 = 0.124

External Virtual Buffering Adjustment(extVirBuf)= 0.252
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.425 - 0.124 * 0.425 / 0.518 - 0.252 + 0.885 + 0.000 + 0.000 - 0.004 = 0.953
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[46] /CLK 
Endpoint:   regText/\reg_reg[46] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.518
  Slack Time                    0.567
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.567 | 
     | regKey/\reg_reg[75]  | CLK ^ -> Q v | DFFSR  | 0.146 |   0.146 |   -0.421 | 
     | U224                 | B v -> Y v   | XOR2X1 | 0.038 |   0.184 |   -0.382 | 
     | s_x_14/U28           | S v -> Y v   | MUX2X1 | 0.089 |   0.273 |   -0.294 | 
     | s_x_14/U27           | B v -> Y v   | OR2X1  | 0.064 |   0.337 |   -0.229 | 
     | mux_64/U82           | A v -> Y ^   | MUX2X1 | 0.050 |   0.387 |   -0.180 | 
     | mux_64/U81           | A ^ -> Y v   | INVX1  | 0.038 |   0.425 |   -0.141 | 
     | regText/U212         | A v -> Y ^   | MUX2X1 | 0.057 |   0.482 |   -0.084 | 
     | regText/U211         | A ^ -> Y v   | INVX1  | 0.036 |   0.518 |   -0.048 | 
     | regText/\reg_reg[46] | D v          | DFFSR  | 0.000 |   0.518 |   -0.048 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[45]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.056 + 0.061 = 0.117
Initial Slack = totDel - AvailTime
Initial Slack = 0.117 - -0.899 = 1.016
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.117 - 0.043 + 0.885 + 0.000 + 0.000 - 0.005 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[45]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.141
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[45] ^ |        |       |   0.025 |   -0.131 | 
     | mux_64/U80           | B ^ -> Y v      | MUX2X1 | 0.037 |   0.062 |   -0.094 | 
     | mux_64/U79           | A v -> Y ^      | INVX1  | 0.018 |   0.080 |   -0.075 | 
     | regText/U210         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.115 |   -0.041 | 
     | regText/U209         | A v -> Y ^      | INVX1  | 0.026 |   0.141 |   -0.015 | 
     | regText/\reg_reg[45] | D ^             | DFFSR  | 0.000 |   0.141 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[45]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.396
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.396 + 0.061 = 0.457
Initial Slack = totDel - AvailTime
Initial Slack = 0.457 - -0.899 = 1.356
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.356 - 1.328 = 0.029

External Virtual Buffering Adjustment(extVirBuf)= 0.289
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.396 - 0.029 * 0.396 / 0.457 - 0.289 + 0.885 + 0.000 + 0.000 - 0.005 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[55] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.457
  Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.471 | 
     | regText/\reg_reg[55] | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |   -0.329 | 
     | U228                 | A v -> Y v   | XOR2X1 | 0.036 |   0.178 |   -0.293 | 
     | s_x_13/U28           | S v -> Y ^   | MUX2X1 | 0.108 |   0.286 |   -0.185 | 
     | s_x_13/U27           | B ^ -> Y ^   | OR2X1  | 0.055 |   0.341 |   -0.130 | 
     | mux_64/U80           | A ^ -> Y v   | MUX2X1 | 0.036 |   0.377 |   -0.094 | 
     | mux_64/U79           | A v -> Y ^   | INVX1  | 0.018 |   0.396 |   -0.075 | 
     | regText/U210         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.430 |   -0.041 | 
     | regText/U209         | A v -> Y ^   | INVX1  | 0.026 |   0.456 |   -0.015 | 
     | regText/\reg_reg[45] | D ^          | DFFSR  | 0.000 |   0.457 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[45]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.095
This Block's Segment Delay(segDel): 0.089
Total delay(totDel): 0.095 + 0.089 = 0.184
Initial Slack = totDel - AvailTime
Initial Slack = 0.184 - -0.933 = 1.117
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.074
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.095 - 0.000 * 0.095 / 0.184 - 0.074 + 0.885 + 0.000 + 0.000 - 0.003 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[45]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.200
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[45] v |        |       |   0.016 |   -0.232 | 
     | mux_64/U80           | B v -> Y ^      | MUX2X1 | 0.065 |   0.081 |   -0.167 | 
     | mux_64/U79           | A ^ -> Y v      | INVX1  | 0.030 |   0.111 |   -0.137 | 
     | regText/U210         | A v -> Y ^      | MUX2X1 | 0.054 |   0.166 |   -0.082 | 
     | regText/U209         | A ^ -> Y v      | INVX1  | 0.035 |   0.200 |   -0.048 | 
     | regText/\reg_reg[45] | D v             | DFFSR  | 0.000 |   0.200 |   -0.048 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[45]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.418
This Block's Segment Delay(segDel): 0.089
Total delay(totDel): 0.418 + 0.089 = 0.507
Initial Slack = totDel - AvailTime
Initial Slack = 0.507 - -0.933 = 1.440
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.440 - 1.328 = 0.112

External Virtual Buffering Adjustment(extVirBuf)= 0.253
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.418 - 0.112 * 0.418 / 0.507 - 0.253 + 0.885 + 0.000 + 0.000 - 0.003 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[45] /CLK 
Endpoint:   regText/\reg_reg[45] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[55] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.507
  Slack Time                    0.555
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.555 | 
     | regText/\reg_reg[55] | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |   -0.412 | 
     | U228                 | A v -> Y v   | XOR2X1 | 0.036 |   0.178 |   -0.376 | 
     | s_x_13/U28           | S v -> Y v   | MUX2X1 | 0.097 |   0.275 |   -0.280 | 
     | s_x_13/U27           | B v -> Y v   | OR2X1  | 0.055 |   0.330 |   -0.224 | 
     | mux_64/U80           | A v -> Y ^   | MUX2X1 | 0.057 |   0.388 |   -0.167 | 
     | mux_64/U79           | A ^ -> Y v   | INVX1  | 0.030 |   0.418 |   -0.137 | 
     | regText/U210         | A v -> Y ^   | MUX2X1 | 0.054 |   0.472 |   -0.082 | 
     | regText/U209         | A ^ -> Y v   | INVX1  | 0.035 |   0.507 |   -0.048 | 
     | regText/\reg_reg[45] | D v          | DFFSR  | 0.000 |   0.507 |   -0.048 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[44]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.055 + 0.057 = 0.111
Initial Slack = totDel - AvailTime
Initial Slack = 0.111 - -0.899 = 1.011
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.111 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[44]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.136
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[44] ^ |        |       |   0.025 |   -0.126 | 
     | mux_64/U78           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.058 |   -0.092 | 
     | mux_64/U77           | A v -> Y ^      | INVX1  | 0.021 |   0.080 |   -0.071 | 
     | regText/U208         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.112 |   -0.039 | 
     | regText/U207         | A v -> Y ^      | INVX1  | 0.024 |   0.136 |   -0.014 | 
     | regText/\reg_reg[44] | D ^             | DFFSR  | 0.000 |   0.136 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[44]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.419
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.419 + 0.057 = 0.476
Initial Slack = totDel - AvailTime
Initial Slack = 0.476 - -0.899 = 1.375
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.375 - 1.328 = 0.048

External Virtual Buffering Adjustment(extVirBuf)= 0.293
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.419 - 0.048 * 0.419 / 0.476 - 0.293 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[51] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.476
  Slack Time                    0.490
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.490 | 
     | regText/\reg_reg[51] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.343 | 
     | U232                 | A v -> Y v   | XOR2X1 | 0.036 |   0.183 |   -0.307 | 
     | s_x_12/U28           | S v -> Y ^   | MUX2X1 | 0.122 |   0.306 |   -0.184 | 
     | s_x_12/U27           | B ^ -> Y ^   | OR2X1  | 0.060 |   0.366 |   -0.125 | 
     | mux_64/U78           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.398 |   -0.092 | 
     | mux_64/U77           | A v -> Y ^   | INVX1  | 0.021 |   0.419 |   -0.071 | 
     | regText/U208         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.452 |   -0.039 | 
     | regText/U207         | A v -> Y ^   | INVX1  | 0.024 |   0.476 |   -0.014 | 
     | regText/\reg_reg[44] | D ^          | DFFSR  | 0.000 |   0.476 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[44]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.089 + 0.084 = 0.173
Initial Slack = totDel - AvailTime
Initial Slack = 0.173 - -0.932 = 1.105
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.173 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[44]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.189
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[44] v |        |       |   0.016 |   -0.220 | 
     | mux_64/U78           | B v -> Y ^      | MUX2X1 | 0.058 |   0.074 |   -0.161 | 
     | mux_64/U77           | A ^ -> Y v      | INVX1  | 0.031 |   0.105 |   -0.130 | 
     | regText/U208         | A v -> Y ^      | MUX2X1 | 0.050 |   0.155 |   -0.080 | 
     | regText/U207         | A ^ -> Y v      | INVX1  | 0.033 |   0.189 |   -0.047 | 
     | regText/\reg_reg[44] | D v             | DFFSR  | 0.000 |   0.189 |   -0.047 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[44]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.437
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.437 + 0.084 = 0.520
Initial Slack = totDel - AvailTime
Initial Slack = 0.520 - -0.932 = 1.452
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.452 - 1.328 = 0.125

External Virtual Buffering Adjustment(extVirBuf)= 0.258
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.437 - 0.125 * 0.437 / 0.520 - 0.258 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[44] /CLK 
Endpoint:   regText/\reg_reg[44] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[51] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.520
  Slack Time                    0.567
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.567 | 
     | regText/\reg_reg[51] | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.420 | 
     | U232                 | A v -> Y v   | XOR2X1 | 0.036 |   0.183 |   -0.384 | 
     | s_x_12/U28           | S v -> Y v   | MUX2X1 | 0.113 |   0.297 |   -0.270 | 
     | s_x_12/U27           | B v -> Y v   | OR2X1  | 0.058 |   0.355 |   -0.212 | 
     | mux_64/U78           | A v -> Y ^   | MUX2X1 | 0.050 |   0.406 |   -0.161 | 
     | mux_64/U77           | A ^ -> Y v   | INVX1  | 0.031 |   0.437 |   -0.130 | 
     | regText/U208         | A v -> Y ^   | MUX2X1 | 0.050 |   0.487 |   -0.080 | 
     | regText/U207         | A ^ -> Y v   | INVX1  | 0.033 |   0.520 |   -0.047 | 
     | regText/\reg_reg[44] | D v          | DFFSR  | 0.000 |   0.520 |   -0.047 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[43]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.051
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.051 + 0.051 = 0.102
Initial Slack = totDel - AvailTime
Initial Slack = 0.102 - -0.899 = 1.002
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.051 - 0.000 * 0.051 / 0.102 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[43]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.127
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[43] ^ |        |       |   0.025 |   -0.117 | 
     | mux_64/U76           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.084 | 
     | mux_64/U75           | A v -> Y ^      | INVX1  | 0.018 |   0.076 |   -0.065 | 
     | regText/U206         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.107 |   -0.035 | 
     | regText/U205         | A v -> Y ^      | INVX1  | 0.020 |   0.127 |   -0.014 | 
     | regText/\reg_reg[43] | D ^             | DFFSR  | 0.000 |   0.127 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[43]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.385
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.385 + 0.051 = 0.436
Initial Slack = totDel - AvailTime
Initial Slack = 0.436 - -0.899 = 1.336
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.336 - 1.328 = 0.008

External Virtual Buffering Adjustment(extVirBuf)= 0.294
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.385 - 0.008 * 0.385 / 0.436 - 0.294 + 0.885 + 0.000 + 0.000 - 0.005 = 0.964
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[47] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.436
  Slack Time                    0.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.451 | 
     | regText/\reg_reg[47] | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |   -0.309 | 
     | U237                 | A v -> Y v   | XOR2X1 | 0.036 |   0.179 |   -0.272 | 
     | s_x_11/U28           | S v -> Y ^   | MUX2X1 | 0.102 |   0.281 |   -0.170 | 
     | s_x_11/U27           | B ^ -> Y ^   | OR2X1  | 0.054 |   0.335 |   -0.116 | 
     | mux_64/U76           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.367 |   -0.084 | 
     | mux_64/U75           | A v -> Y ^   | INVX1  | 0.018 |   0.385 |   -0.065 | 
     | regText/U206         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.416 |   -0.035 | 
     | regText/U205         | A v -> Y ^   | INVX1  | 0.020 |   0.436 |   -0.014 | 
     | regText/\reg_reg[43] | D ^          | DFFSR  | 0.000 |   0.436 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[43]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.087 + 0.077 = 0.164
Initial Slack = totDel - AvailTime
Initial Slack = 0.164 - -0.930 = 1.094
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.164 - 0.067 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[43]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.180
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[43] v |        |       |   0.016 |   -0.209 | 
     | mux_64/U76           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.152 | 
     | mux_64/U75           | A ^ -> Y v      | INVX1  | 0.029 |   0.102 |   -0.123 | 
     | regText/U206         | A v -> Y ^      | MUX2X1 | 0.047 |   0.149 |   -0.076 | 
     | regText/U205         | A ^ -> Y v      | INVX1  | 0.030 |   0.180 |   -0.045 | 
     | regText/\reg_reg[43] | D v             | DFFSR  | 0.000 |   0.180 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[43]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.406
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.406 + 0.077 = 0.484
Initial Slack = totDel - AvailTime
Initial Slack = 0.484 - -0.930 = 1.414
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.414 - 1.328 = 0.086

External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.406 - 0.086 * 0.406 / 0.484 - 0.259 + 0.885 + 0.000 + 0.000 - 0.003 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[43] /CLK 
Endpoint:   regText/\reg_reg[43] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[47] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.484
  Slack Time                    0.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.529 | 
     | regText/\reg_reg[47] | CLK ^ -> Q v | DFFSR  | 0.142 |   0.142 |   -0.387 | 
     | U237                 | A v -> Y v   | XOR2X1 | 0.036 |   0.179 |   -0.350 | 
     | s_x_11/U28           | S v -> Y v   | MUX2X1 | 0.094 |   0.273 |   -0.256 | 
     | s_x_11/U27           | B v -> Y v   | OR2X1  | 0.055 |   0.328 |   -0.201 | 
     | mux_64/U76           | A v -> Y ^   | MUX2X1 | 0.049 |   0.377 |   -0.152 | 
     | mux_64/U75           | A ^ -> Y v   | INVX1  | 0.029 |   0.406 |   -0.123 | 
     | regText/U206         | A v -> Y ^   | MUX2X1 | 0.047 |   0.453 |   -0.076 | 
     | regText/U205         | A ^ -> Y v   | INVX1  | 0.030 |   0.483 |   -0.045 | 
     | regText/\reg_reg[43] | D v          | DFFSR  | 0.000 |   0.484 |   -0.045 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[42]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.057 + 0.061 = 0.118
Initial Slack = totDel - AvailTime
Initial Slack = 0.118 - -0.899 = 1.018
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.118 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[42]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.143
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[42] ^ |        |       |   0.025 |   -0.133 | 
     | mux_64/U74           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |   -0.101 | 
     | mux_64/U73           | A v -> Y ^      | INVX1  | 0.025 |   0.082 |   -0.075 | 
     | regText/U204         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.116 |   -0.042 | 
     | regText/U203         | A v -> Y ^      | INVX1  | 0.027 |   0.143 |   -0.015 | 
     | regText/\reg_reg[42] | D ^             | DFFSR  | 0.000 |   0.143 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[42]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.409
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.409 + 0.061 = 0.470
Initial Slack = totDel - AvailTime
Initial Slack = 0.470 - -0.899 = 1.369
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.369 - 1.328 = 0.042

External Virtual Buffering Adjustment(extVirBuf)= 0.290
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.409 - 0.042 * 0.409 / 0.470 - 0.290 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.470
  Slack Time                    0.484
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.484 | 
     | regKey/\reg_reg[59]  | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.336 | 
     | U241                 | B v -> Y v   | XOR2X1 | 0.039 |   0.187 |   -0.298 | 
     | s_x_10/U28           | S v -> Y ^   | MUX2X1 | 0.106 |   0.293 |   -0.191 | 
     | s_x_10/U27           | B ^ -> Y ^   | OR2X1  | 0.060 |   0.353 |   -0.132 | 
     | mux_64/U74           | A ^ -> Y v   | MUX2X1 | 0.031 |   0.383 |   -0.101 | 
     | mux_64/U73           | A v -> Y ^   | INVX1  | 0.025 |   0.409 |   -0.075 | 
     | regText/U204         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.443 |   -0.042 | 
     | regText/U203         | A v -> Y ^   | INVX1  | 0.027 |   0.470 |   -0.015 | 
     | regText/\reg_reg[42] | D ^          | DFFSR  | 0.000 |   0.470 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[42]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.089 + 0.088 = 0.177
Initial Slack = totDel - AvailTime
Initial Slack = 0.177 - -0.933 = 1.110
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.177 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[42]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.193
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[42] v |        |       |   0.016 |   -0.225 | 
     | mux_64/U74           | B v -> Y ^      | MUX2X1 | 0.055 |   0.071 |   -0.169 | 
     | mux_64/U73           | A ^ -> Y v      | INVX1  | 0.033 |   0.105 |   -0.136 | 
     | regText/U204         | A v -> Y ^      | MUX2X1 | 0.053 |   0.157 |   -0.083 | 
     | regText/U203         | A ^ -> Y v      | INVX1  | 0.035 |   0.192 |   -0.048 | 
     | regText/\reg_reg[42] | D v             | DFFSR  | 0.000 |   0.193 |   -0.048 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[42]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.419
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.419 + 0.088 = 0.507
Initial Slack = totDel - AvailTime
Initial Slack = 0.507 - -0.933 = 1.440
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.440 - 1.328 = 0.113

External Virtual Buffering Adjustment(extVirBuf)= 0.253
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.419 - 0.113 * 0.419 / 0.507 - 0.253 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[42] /CLK 
Endpoint:   regText/\reg_reg[42] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[59] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.507
  Slack Time                    0.555
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.555 | 
     | regKey/\reg_reg[59]  | CLK ^ -> Q v | DFFSR  | 0.148 |   0.148 |   -0.407 | 
     | U241                 | B v -> Y v   | XOR2X1 | 0.039 |   0.187 |   -0.368 | 
     | s_x_10/U28           | S v -> Y v   | MUX2X1 | 0.093 |   0.280 |   -0.275 | 
     | s_x_10/U27           | B v -> Y v   | OR2X1  | 0.058 |   0.338 |   -0.217 | 
     | mux_64/U74           | A v -> Y ^   | MUX2X1 | 0.048 |   0.386 |   -0.169 | 
     | mux_64/U73           | A ^ -> Y v   | INVX1  | 0.033 |   0.419 |   -0.136 | 
     | regText/U204         | A v -> Y ^   | MUX2X1 | 0.053 |   0.472 |   -0.083 | 
     | regText/U203         | A ^ -> Y v   | INVX1  | 0.035 |   0.507 |   -0.048 | 
     | regText/\reg_reg[42] | D v          | DFFSR  | 0.000 |   0.507 |   -0.048 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[41]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.070
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.070 + 0.052 = 0.122
Initial Slack = totDel - AvailTime
Initial Slack = 0.122 - -0.899 = 1.021
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.054
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.070 - 0.000 * 0.070 / 0.122 - 0.054 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[41]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.146
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[41] ^ |        |       |   0.025 |   -0.136 | 
     | mux_64/U72           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.103 | 
     | mux_64/U71           | A v -> Y ^      | INVX1  | 0.036 |   0.094 |   -0.067 | 
     | regText/U202         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.126 |   -0.035 | 
     | regText/U201         | A v -> Y ^      | INVX1  | 0.020 |   0.146 |   -0.014 | 
     | regText/\reg_reg[41] | D ^             | DFFSR  | 0.000 |   0.146 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[41]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.417
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.417 + 0.052 = 0.469
Initial Slack = totDel - AvailTime
Initial Slack = 0.469 - -0.899 = 1.368
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.368 - 1.328 = 0.041

External Virtual Buffering Adjustment(extVirBuf)= 0.296
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.417 - 0.041 * 0.417 / 0.469 - 0.296 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.469
  Slack Time                    0.483
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.483 | 
     | regKey/\reg_reg[55]  | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.333 | 
     | U246                 | B v -> Y v   | XOR2X1 | 0.040 |   0.190 |   -0.293 | 
     | s_x_9/U28            | S v -> Y ^   | MUX2X1 | 0.097 |   0.287 |   -0.196 | 
     | s_x_9/U27            | B ^ -> Y ^   | OR2X1  | 0.062 |   0.348 |   -0.135 | 
     | mux_64/U72           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.380 |   -0.103 | 
     | mux_64/U71           | A v -> Y ^   | INVX1  | 0.036 |   0.417 |   -0.067 | 
     | regText/U202         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.449 |   -0.035 | 
     | regText/U201         | A v -> Y ^   | INVX1  | 0.020 |   0.469 |   -0.014 | 
     | regText/\reg_reg[41] | D ^          | DFFSR  | 0.000 |   0.469 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[41]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.098 + 0.080 = 0.178
Initial Slack = totDel - AvailTime
Initial Slack = 0.178 - -0.930 = 1.108
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.076
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.098 - 0.000 * 0.098 / 0.178 - 0.076 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[41]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.194
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[41] v |        |       |   0.016 |   -0.223 | 
     | mux_64/U72           | B v -> Y ^      | MUX2X1 | 0.058 |   0.073 |   -0.165 | 
     | mux_64/U71           | A ^ -> Y v      | INVX1  | 0.041 |   0.114 |   -0.125 | 
     | regText/U202         | A v -> Y ^      | MUX2X1 | 0.049 |   0.163 |   -0.075 | 
     | regText/U201         | A ^ -> Y v      | INVX1  | 0.030 |   0.194 |   -0.045 | 
     | regText/\reg_reg[41] | D v             | DFFSR  | 0.000 |   0.194 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[41]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.428
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.428 + 0.080 = 0.507
Initial Slack = totDel - AvailTime
Initial Slack = 0.507 - -0.930 = 1.438
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.438 - 1.328 = 0.110

External Virtual Buffering Adjustment(extVirBuf)= 0.260
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.428 - 0.110 * 0.428 / 0.507 - 0.260 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[41] /CLK 
Endpoint:   regText/\reg_reg[41] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.507
  Slack Time                    0.553
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.553 | 
     | regKey/\reg_reg[55]  | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.402 | 
     | U246                 | B v -> Y v   | XOR2X1 | 0.040 |   0.190 |   -0.362 | 
     | s_x_9/U28            | S v -> Y v   | MUX2X1 | 0.088 |   0.278 |   -0.275 | 
     | s_x_9/U27            | B v -> Y v   | OR2X1  | 0.060 |   0.337 |   -0.215 | 
     | mux_64/U72           | A v -> Y ^   | MUX2X1 | 0.050 |   0.387 |   -0.165 | 
     | mux_64/U71           | A ^ -> Y v   | INVX1  | 0.041 |   0.428 |   -0.125 | 
     | regText/U202         | A v -> Y ^   | MUX2X1 | 0.049 |   0.477 |   -0.075 | 
     | regText/U201         | A ^ -> Y v   | INVX1  | 0.030 |   0.507 |   -0.045 | 
     | regText/\reg_reg[41] | D v          | DFFSR  | 0.000 |   0.507 |   -0.045 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[40]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.052
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.052 + 0.049 = 0.101
Initial Slack = totDel - AvailTime
Initial Slack = 0.101 - -0.899 = 1.000
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.052 - 0.000 * 0.052 / 0.101 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[40]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.126
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[40] ^ |        |       |   0.025 |   -0.115 | 
     | mux_64/U70           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.082 | 
     | mux_64/U69           | A v -> Y ^      | INVX1  | 0.019 |   0.076 |   -0.064 | 
     | regText/U200         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.107 |   -0.033 | 
     | regText/U199         | A v -> Y ^      | INVX1  | 0.019 |   0.126 |   -0.014 | 
     | regText/\reg_reg[40] | D ^             | DFFSR  | 0.000 |   0.126 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[40]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.392
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.392 + 0.049 = 0.442
Initial Slack = totDel - AvailTime
Initial Slack = 0.442 - -0.899 = 1.341
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.341 - 1.328 = 0.013

External Virtual Buffering Adjustment(extVirBuf)= 0.296
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.392 - 0.013 * 0.392 / 0.442 - 0.296 + 0.885 + 0.000 + 0.000 - 0.005 = 0.965
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[35] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.441
  Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.456 | 
     | regText/\reg_reg[35] | CLK ^ -> Q v | DFFSR  | 0.145 |   0.145 |   -0.311 | 
     | U250                 | A v -> Y v   | XOR2X1 | 0.037 |   0.182 |   -0.274 | 
     | s_x_8/U28            | S v -> Y ^   | MUX2X1 | 0.100 |   0.282 |   -0.174 | 
     | s_x_8/U27            | B ^ -> Y ^   | OR2X1  | 0.059 |   0.342 |   -0.114 | 
     | mux_64/U70           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.374 |   -0.082 | 
     | mux_64/U69           | A v -> Y ^   | INVX1  | 0.019 |   0.392 |   -0.064 | 
     | regText/U200         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.423 |   -0.033 | 
     | regText/U199         | A v -> Y ^   | INVX1  | 0.019 |   0.441 |   -0.014 | 
     | regText/\reg_reg[40] | D ^          | DFFSR  | 0.000 |   0.441 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[40]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.087 + 0.076 = 0.163
Initial Slack = totDel - AvailTime
Initial Slack = 0.163 - -0.929 = 1.092
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.163 - 0.067 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[40]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.179
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[40] v |        |       |   0.016 |   -0.207 | 
     | mux_64/U70           | B v -> Y ^      | MUX2X1 | 0.058 |   0.073 |   -0.150 | 
     | mux_64/U69           | A ^ -> Y v      | INVX1  | 0.029 |   0.103 |   -0.120 | 
     | regText/U200         | A v -> Y ^      | MUX2X1 | 0.047 |   0.149 |   -0.074 | 
     | regText/U199         | A ^ -> Y v      | INVX1  | 0.029 |   0.178 |   -0.045 | 
     | regText/\reg_reg[40] | D v             | DFFSR  | 0.000 |   0.179 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[40]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.410
This Block's Segment Delay(segDel): 0.076
Total delay(totDel): 0.410 + 0.076 = 0.485
Initial Slack = totDel - AvailTime
Initial Slack = 0.485 - -0.929 = 1.415
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.415 - 1.328 = 0.087

External Virtual Buffering Adjustment(extVirBuf)= 0.261
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.410 - 0.087 * 0.410 / 0.485 - 0.261 + 0.885 + 0.000 + 0.000 - 0.003 = 0.957
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[40] /CLK 
Endpoint:   regText/\reg_reg[40] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[35] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.485
  Slack Time                    0.530
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.530 | 
     | regText/\reg_reg[35] | CLK ^ -> Q v | DFFSR  | 0.145 |   0.145 |   -0.385 | 
     | U250                 | A v -> Y v   | XOR2X1 | 0.037 |   0.182 |   -0.348 | 
     | s_x_8/U28            | S v -> Y v   | MUX2X1 | 0.090 |   0.272 |   -0.258 | 
     | s_x_8/U27            | B v -> Y v   | OR2X1  | 0.058 |   0.330 |   -0.199 | 
     | mux_64/U70           | A v -> Y ^   | MUX2X1 | 0.050 |   0.380 |   -0.150 | 
     | mux_64/U69           | A ^ -> Y v   | INVX1  | 0.029 |   0.409 |   -0.120 | 
     | regText/U200         | A v -> Y ^   | MUX2X1 | 0.047 |   0.456 |   -0.074 | 
     | regText/U199         | A ^ -> Y v   | INVX1  | 0.029 |   0.485 |   -0.045 | 
     | regText/\reg_reg[40] | D v          | DFFSR  | 0.000 |   0.485 |   -0.045 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[39]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.059
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.059 + 0.052 = 0.111
Initial Slack = totDel - AvailTime
Initial Slack = 0.111 - -0.899 = 1.011
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.046
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.059 - 0.000 * 0.059 / 0.111 - 0.046 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[39]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.136
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[39] ^ |        |       |   0.025 |   -0.126 | 
     | mux_64/U66           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |   -0.093 | 
     | mux_64/U65           | A v -> Y ^      | INVX1  | 0.027 |   0.084 |   -0.066 | 
     | regText/U196         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.118 |   -0.032 | 
     | regText/U131         | A v -> Y ^      | INVX1  | 0.018 |   0.136 |   -0.014 | 
     | regText/\reg_reg[39] | D ^             | DFFSR  | 0.000 |   0.136 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[39]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.405
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.405 + 0.052 = 0.457
Initial Slack = totDel - AvailTime
Initial Slack = 0.457 - -0.899 = 1.357
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.357 - 1.328 = 0.029

External Virtual Buffering Adjustment(extVirBuf)= 0.295
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.405 - 0.029 * 0.405 / 0.457 - 0.295 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[31] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.457
  Slack Time                    0.472
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.472 | 
     | regText/\reg_reg[31] | CLK ^ -> Q v | DFFSR  | 0.143 |   0.143 |   -0.329 | 
     | U254                 | A v -> Y v   | XOR2X1 | 0.076 |   0.219 |   -0.253 | 
     | s_x_7/U28            | S v -> Y ^   | MUX2X1 | 0.061 |   0.280 |   -0.192 | 
     | s_x_7/U27            | B ^ -> Y ^   | OR2X1  | 0.067 |   0.347 |   -0.125 | 
     | mux_64/U66           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.378 |   -0.093 | 
     | mux_64/U65           | A v -> Y ^   | INVX1  | 0.027 |   0.405 |   -0.066 | 
     | regText/U196         | A ^ -> Y v   | MUX2X1 | 0.034 |   0.439 |   -0.032 | 
     | regText/U131         | A v -> Y ^   | INVX1  | 0.018 |   0.457 |   -0.014 | 
     | regText/\reg_reg[39] | D ^          | DFFSR  | 0.000 |   0.457 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[39]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.091 + 0.083 = 0.173
Initial Slack = totDel - AvailTime
Initial Slack = 0.173 - -0.929 = 1.102
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.173 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[39]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.189
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[39] v |        |       |   0.016 |   -0.217 | 
     | mux_64/U66           | B v -> Y ^      | MUX2X1 | 0.056 |   0.072 |   -0.161 | 
     | mux_64/U65           | A ^ -> Y v      | INVX1  | 0.035 |   0.106 |   -0.127 | 
     | regText/U196         | A v -> Y ^      | MUX2X1 | 0.053 |   0.160 |   -0.073 | 
     | regText/U131         | A ^ -> Y v      | INVX1  | 0.029 |   0.189 |   -0.044 | 
     | regText/\reg_reg[39] | D v             | DFFSR  | 0.000 |   0.189 |   -0.044 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[39]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.413
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.413 + 0.083 = 0.496
Initial Slack = totDel - AvailTime
Initial Slack = 0.496 - -0.929 = 1.425
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.425 - 1.328 = 0.097

External Virtual Buffering Adjustment(extVirBuf)= 0.258
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.413 - 0.097 * 0.413 / 0.496 - 0.258 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[39] /CLK 
Endpoint:   regText/\reg_reg[39] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[31] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.496
  Slack Time                    0.540
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.540 | 
     | regText/\reg_reg[31] | CLK ^ -> Q v | DFFSR  | 0.143 |   0.143 |   -0.397 | 
     | U254                 | A v -> Y v   | XOR2X1 | 0.076 |   0.219 |   -0.321 | 
     | s_x_7/U28            | S v -> Y v   | MUX2X1 | 0.048 |   0.267 |   -0.273 | 
     | s_x_7/U27            | B v -> Y v   | OR2X1  | 0.063 |   0.330 |   -0.210 | 
     | mux_64/U66           | A v -> Y ^   | MUX2X1 | 0.048 |   0.379 |   -0.161 | 
     | mux_64/U65           | A ^ -> Y v   | INVX1  | 0.035 |   0.413 |   -0.127 | 
     | regText/U196         | A v -> Y ^   | MUX2X1 | 0.053 |   0.466 |   -0.073 | 
     | regText/U131         | A ^ -> Y v   | INVX1  | 0.029 |   0.496 |   -0.044 | 
     | regText/\reg_reg[39] | D v          | DFFSR  | 0.000 |   0.496 |   -0.044 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[38]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.065
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.065 + 0.056 = 0.121
Initial Slack = totDel - AvailTime
Initial Slack = 0.121 - -0.899 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.050
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.065 - 0.000 * 0.065 / 0.121 - 0.050 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[38]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.146
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[38] ^ |        |       |   0.025 |   -0.135 | 
     | mux_64/U64           | B ^ -> Y v      | MUX2X1 | 0.044 |   0.069 |   -0.091 | 
     | mux_64/U63           | A v -> Y ^      | INVX1  | 0.021 |   0.089 |   -0.071 | 
     | regText/U130         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.120 |   -0.040 | 
     | regText/U129         | A v -> Y ^      | INVX1  | 0.025 |   0.145 |   -0.015 | 
     | regText/\reg_reg[38] | D ^             | DFFSR  | 0.000 |   0.146 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[38]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.415
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.415 + 0.056 = 0.472
Initial Slack = totDel - AvailTime
Initial Slack = 0.472 - -0.899 = 1.371
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.371 - 1.328 = 0.044

External Virtual Buffering Adjustment(extVirBuf)= 0.293
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.415 - 0.044 * 0.415 / 0.472 - 0.293 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[27] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.472
  Slack Time                    0.486
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.486 | 
     | regText/\reg_reg[27] | CLK ^ -> Q v | DFFSR  | 0.144 |   0.144 |   -0.342 | 
     | U259                 | A v -> Y v   | XOR2X1 | 0.038 |   0.181 |   -0.305 | 
     | s_x_6/U28            | S v -> Y ^   | MUX2X1 | 0.114 |   0.295 |   -0.191 | 
     | s_x_6/U27            | B ^ -> Y ^   | OR2X1  | 0.057 |   0.352 |   -0.134 | 
     | mux_64/U64           | A ^ -> Y v   | MUX2X1 | 0.043 |   0.395 |   -0.091 | 
     | mux_64/U63           | A v -> Y ^   | INVX1  | 0.021 |   0.415 |   -0.071 | 
     | regText/U130         | A ^ -> Y v   | MUX2X1 | 0.031 |   0.446 |   -0.040 | 
     | regText/U129         | A v -> Y ^   | INVX1  | 0.025 |   0.471 |   -0.015 | 
     | regText/\reg_reg[38] | D ^          | DFFSR  | 0.000 |   0.472 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[38]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.112
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.112 + 0.081 = 0.193
Initial Slack = totDel - AvailTime
Initial Slack = 0.193 - -0.932 = 1.125
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.087
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.112 - 0.000 * 0.112 / 0.193 - 0.087 + 0.885 + 0.000 + 0.000 - 0.004 = 0.906
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[38]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.209
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[38] v |        |       |   0.016 |   -0.240 | 
     | mux_64/U64           | B v -> Y ^      | MUX2X1 | 0.077 |   0.093 |   -0.163 | 
     | mux_64/U63           | A ^ -> Y v      | INVX1  | 0.035 |   0.128 |   -0.128 | 
     | regText/U130         | A v -> Y ^      | MUX2X1 | 0.047 |   0.175 |   -0.081 | 
     | regText/U129         | A ^ -> Y v      | INVX1  | 0.033 |   0.208 |   -0.047 | 
     | regText/\reg_reg[38] | D v             | DFFSR  | 0.000 |   0.209 |   -0.047 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[38]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.443
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.443 + 0.081 = 0.524
Initial Slack = totDel - AvailTime
Initial Slack = 0.524 - -0.932 = 1.456
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.456 - 1.328 = 0.129

External Virtual Buffering Adjustment(extVirBuf)= 0.260
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.443 - 0.129 * 0.443 / 0.524 - 0.260 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[38] /CLK 
Endpoint:   regText/\reg_reg[38] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[27] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.524
  Slack Time                    0.571
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.571 | 
     | regText/\reg_reg[27] | CLK ^ -> Q v | DFFSR  | 0.144 |   0.144 |   -0.428 | 
     | U259                 | A v -> Y v   | XOR2X1 | 0.038 |   0.181 |   -0.390 | 
     | s_x_6/U28            | S v -> Y v   | MUX2X1 | 0.101 |   0.282 |   -0.289 | 
     | s_x_6/U27            | B v -> Y v   | OR2X1  | 0.057 |   0.339 |   -0.232 | 
     | mux_64/U64           | A v -> Y ^   | MUX2X1 | 0.070 |   0.408 |   -0.163 | 
     | mux_64/U63           | A ^ -> Y v   | INVX1  | 0.035 |   0.443 |   -0.128 | 
     | regText/U130         | A v -> Y ^   | MUX2X1 | 0.047 |   0.491 |   -0.081 | 
     | regText/U129         | A ^ -> Y v   | INVX1  | 0.033 |   0.524 |   -0.047 | 
     | regText/\reg_reg[38] | D v          | DFFSR  | 0.000 |   0.524 |   -0.047 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[37]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.045
Total delay(totDel): 0.056 + 0.045 = 0.101
Initial Slack = totDel - AvailTime
Initial Slack = 0.101 - -0.899 = 1.000
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.101 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[37]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.126
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[37] ^ |        |       |   0.025 |   -0.115 | 
     | mux_64/U62           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.082 | 
     | mux_64/U61           | A v -> Y ^      | INVX1  | 0.023 |   0.080 |   -0.060 | 
     | regText/U128         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.110 |   -0.030 | 
     | regText/U127         | A v -> Y ^      | INVX1  | 0.015 |   0.126 |   -0.014 | 
     | regText/\reg_reg[37] | D ^             | DFFSR  | 0.000 |   0.126 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[37]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.419
This Block's Segment Delay(segDel): 0.045
Total delay(totDel): 0.419 + 0.045 = 0.465
Initial Slack = totDel - AvailTime
Initial Slack = 0.465 - -0.899 = 1.364
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.364 - 1.328 = 0.036

External Virtual Buffering Adjustment(extVirBuf)= 0.300
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.419 - 0.036 * 0.419 / 0.465 - 0.300 + 0.885 + 0.000 + 0.000 - 0.006 = 0.965
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.464
  Slack Time                    0.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.479 | 
     | regText/\reg_reg[23] | CLK ^ -> Q v | DFFSR  | 0.158 |   0.158 |   -0.321 | 
     | U263                 | A v -> Y v   | XOR2X1 | 0.042 |   0.200 |   -0.279 | 
     | s_x_5/U28            | S v -> Y ^   | MUX2X1 | 0.110 |   0.310 |   -0.169 | 
     | s_x_5/U27            | B ^ -> Y ^   | OR2X1  | 0.055 |   0.365 |   -0.114 | 
     | mux_64/U62           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.397 |   -0.082 | 
     | mux_64/U61           | A v -> Y ^   | INVX1  | 0.023 |   0.419 |   -0.060 | 
     | regText/U128         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.449 |   -0.030 | 
     | regText/U127         | A v -> Y ^   | INVX1  | 0.015 |   0.464 |   -0.014 | 
     | regText/\reg_reg[37] | D ^          | DFFSR  | 0.000 |   0.464 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[37]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.073
Total delay(totDel): 0.089 + 0.073 = 0.162
Initial Slack = totDel - AvailTime
Initial Slack = 0.162 - -0.928 = 1.090
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.162 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[37]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.178
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[37] v |        |       |   0.016 |   -0.205 | 
     | mux_64/U62           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.148 | 
     | mux_64/U61           | A ^ -> Y v      | INVX1  | 0.032 |   0.105 |   -0.116 | 
     | regText/U128         | A v -> Y ^      | MUX2X1 | 0.046 |   0.151 |   -0.070 | 
     | regText/U127         | A ^ -> Y v      | INVX1  | 0.027 |   0.178 |   -0.043 | 
     | regText/\reg_reg[37] | D v             | DFFSR  | 0.000 |   0.178 |   -0.043 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[37]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.439
This Block's Segment Delay(segDel): 0.073
Total delay(totDel): 0.439 + 0.073 = 0.512
Initial Slack = totDel - AvailTime
Initial Slack = 0.512 - -0.928 = 1.440
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.440 - 1.328 = 0.112

External Virtual Buffering Adjustment(extVirBuf)= 0.266
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.439 - 0.112 * 0.439 / 0.512 - 0.266 + 0.885 + 0.000 + 0.000 - 0.004 = 0.957
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[37] /CLK 
Endpoint:   regText/\reg_reg[37] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.512
  Slack Time                    0.555
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.555 | 
     | regText/\reg_reg[23] | CLK ^ -> Q v | DFFSR  | 0.158 |   0.158 |   -0.397 | 
     | U263                 | A v -> Y v   | XOR2X1 | 0.042 |   0.200 |   -0.355 | 
     | s_x_5/U28            | S v -> Y v   | MUX2X1 | 0.102 |   0.302 |   -0.253 | 
     | s_x_5/U27            | B v -> Y v   | OR2X1  | 0.055 |   0.357 |   -0.198 | 
     | mux_64/U62           | A v -> Y ^   | MUX2X1 | 0.050 |   0.407 |   -0.148 | 
     | mux_64/U61           | A ^ -> Y v   | INVX1  | 0.032 |   0.439 |   -0.116 | 
     | regText/U128         | A v -> Y ^   | MUX2X1 | 0.046 |   0.484 |   -0.070 | 
     | regText/U127         | A ^ -> Y v   | INVX1  | 0.027 |   0.512 |   -0.043 | 
     | regText/\reg_reg[37] | D v          | DFFSR  | 0.000 |   0.512 |   -0.043 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[36]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.060 + 0.057 = 0.117
Initial Slack = totDel - AvailTime
Initial Slack = 0.117 - -0.899 = 1.017
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.117 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[36]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.142
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[36] ^ |        |       |   0.025 |   -0.132 | 
     | mux_64/U60           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.099 | 
     | mux_64/U59           | A v -> Y ^      | INVX1  | 0.027 |   0.085 |   -0.071 | 
     | regText/U126         | A ^ -> Y v      | MUX2X1 | 0.035 |   0.119 |   -0.037 | 
     | regText/U125         | A v -> Y ^      | INVX1  | 0.023 |   0.142 |   -0.014 | 
     | regText/\reg_reg[36] | D ^             | DFFSR  | 0.000 |   0.142 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[36]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.402
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.402 + 0.057 = 0.459
Initial Slack = totDel - AvailTime
Initial Slack = 0.459 - -0.899 = 1.359
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.359 - 1.328 = 0.031

External Virtual Buffering Adjustment(extVirBuf)= 0.291
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.402 - 0.031 * 0.402 / 0.459 - 0.291 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[19] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.459
  Slack Time                    0.474
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.474 | 
     | regText/\reg_reg[19] | CLK ^ -> Q v | DFFSR  | 0.141 |   0.141 |   -0.333 | 
     | U268                 | A v -> Y v   | XOR2X1 | 0.033 |   0.174 |   -0.300 | 
     | s_x_4/U28            | S v -> Y ^   | MUX2X1 | 0.112 |   0.286 |   -0.188 | 
     | s_x_4/U27            | B ^ -> Y ^   | OR2X1  | 0.057 |   0.343 |   -0.130 | 
     | mux_64/U60           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.375 |   -0.099 | 
     | mux_64/U59           | A v -> Y ^   | INVX1  | 0.027 |   0.402 |   -0.071 | 
     | regText/U126         | A ^ -> Y v   | MUX2X1 | 0.035 |   0.437 |   -0.037 | 
     | regText/U125         | A v -> Y ^   | INVX1  | 0.023 |   0.459 |   -0.014 | 
     | regText/\reg_reg[36] | D ^          | DFFSR  | 0.000 |   0.459 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[36]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.092 + 0.087 = 0.179
Initial Slack = totDel - AvailTime
Initial Slack = 0.179 - -0.931 = 1.110
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.179 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[36]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.194
  Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[36] v |        |       |   0.016 |   -0.225 | 
     | mux_64/U60           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.168 | 
     | mux_64/U59           | A ^ -> Y v      | INVX1  | 0.035 |   0.108 |   -0.133 | 
     | regText/U126         | A v -> Y ^      | MUX2X1 | 0.054 |   0.162 |   -0.079 | 
     | regText/U125         | A ^ -> Y v      | INVX1  | 0.032 |   0.194 |   -0.046 | 
     | regText/\reg_reg[36] | D v             | DFFSR  | 0.000 |   0.194 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[36]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.417
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.417 + 0.087 = 0.504
Initial Slack = totDel - AvailTime
Initial Slack = 0.504 - -0.931 = 1.435
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.435 - 1.328 = 0.107

External Virtual Buffering Adjustment(extVirBuf)= 0.255
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.417 - 0.107 * 0.417 / 0.504 - 0.255 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[36] /CLK 
Endpoint:   regText/\reg_reg[36] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[19] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.504
  Slack Time                    0.550
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.550 | 
     | regText/\reg_reg[19] | CLK ^ -> Q v | DFFSR  | 0.141 |   0.141 |   -0.409 | 
     | U268                 | A v -> Y v   | XOR2X1 | 0.033 |   0.174 |   -0.376 | 
     | s_x_4/U28            | S v -> Y v   | MUX2X1 | 0.103 |   0.276 |   -0.274 | 
     | s_x_4/U27            | B v -> Y v   | OR2X1  | 0.057 |   0.333 |   -0.217 | 
     | mux_64/U60           | A v -> Y ^   | MUX2X1 | 0.049 |   0.382 |   -0.168 | 
     | mux_64/U59           | A ^ -> Y v   | INVX1  | 0.035 |   0.417 |   -0.133 | 
     | regText/U126         | A v -> Y ^   | MUX2X1 | 0.054 |   0.471 |   -0.079 | 
     | regText/U125         | A ^ -> Y v   | INVX1  | 0.032 |   0.504 |   -0.046 | 
     | regText/\reg_reg[36] | D v          | DFFSR  | 0.000 |   0.504 |   -0.046 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[35]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.056 + 0.054 = 0.110
Initial Slack = totDel - AvailTime
Initial Slack = 0.110 - -0.899 = 1.009
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.110 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[35]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.134
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[35] ^ |        |       |   0.025 |   -0.124 | 
     | mux_64/U58           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |   -0.092 | 
     | mux_64/U57           | A v -> Y ^      | INVX1  | 0.024 |   0.080 |   -0.068 | 
     | regText/U124         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.112 |   -0.036 | 
     | regText/U123         | A v -> Y ^      | INVX1  | 0.022 |   0.134 |   -0.014 | 
     | regText/\reg_reg[35] | D ^             | DFFSR  | 0.000 |   0.134 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[35]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.385
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.385 + 0.054 = 0.439
Initial Slack = totDel - AvailTime
Initial Slack = 0.439 - -0.899 = 1.338
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.338 - 1.328 = 0.011

External Virtual Buffering Adjustment(extVirBuf)= 0.292
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.385 - 0.011 * 0.385 / 0.439 - 0.292 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[15] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.439
  Slack Time                    0.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.453 | 
     | regText/\reg_reg[15] | CLK ^ -> Q ^ | DFFSR  | 0.133 |   0.133 |   -0.320 | 
     | U272                 | A ^ -> Y v   | XOR2X1 | 0.032 |   0.165 |   -0.288 | 
     | s_x_3/U28            | S v -> Y ^   | MUX2X1 | 0.108 |   0.273 |   -0.180 | 
     | s_x_3/U27            | B ^ -> Y ^   | OR2X1  | 0.058 |   0.331 |   -0.123 | 
     | mux_64/U58           | A ^ -> Y v   | MUX2X1 | 0.031 |   0.362 |   -0.092 | 
     | mux_64/U57           | A v -> Y ^   | INVX1  | 0.024 |   0.385 |   -0.068 | 
     | regText/U124         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.417 |   -0.036 | 
     | regText/U123         | A v -> Y ^   | INVX1  | 0.022 |   0.439 |   -0.014 | 
     | regText/\reg_reg[35] | D ^          | DFFSR  | 0.000 |   0.439 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[35]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.088
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.088 + 0.081 = 0.169
Initial Slack = totDel - AvailTime
Initial Slack = 0.169 - -0.931 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.088 - 0.000 * 0.088 / 0.169 - 0.068 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[35]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.184
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[35] v |        |       |   0.016 |   -0.215 | 
     | mux_64/U58           | B v -> Y ^      | MUX2X1 | 0.055 |   0.071 |   -0.159 | 
     | mux_64/U57           | A ^ -> Y v      | INVX1  | 0.032 |   0.104 |   -0.127 | 
     | regText/U124         | A v -> Y ^      | MUX2X1 | 0.049 |   0.153 |   -0.077 | 
     | regText/U123         | A ^ -> Y v      | INVX1  | 0.031 |   0.184 |   -0.046 | 
     | regText/\reg_reg[35] | D v             | DFFSR  | 0.000 |   0.184 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[35]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.401
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.401 + 0.081 = 0.482
Initial Slack = totDel - AvailTime
Initial Slack = 0.482 - -0.931 = 1.413
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.413 - 1.328 = 0.086

External Virtual Buffering Adjustment(extVirBuf)= 0.257
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.401 - 0.086 * 0.401 / 0.482 - 0.257 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[35] /CLK 
Endpoint:   regText/\reg_reg[35] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[15] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.482
  Slack Time                    0.528
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.528 | 
     | regText/\reg_reg[15] | CLK ^ -> Q ^ | DFFSR  | 0.133 |   0.133 |   -0.395 | 
     | U272                 | A ^ -> Y v   | XOR2X1 | 0.032 |   0.165 |   -0.363 | 
     | s_x_3/U28            | S v -> Y v   | MUX2X1 | 0.099 |   0.264 |   -0.264 | 
     | s_x_3/U27            | B v -> Y v   | OR2X1  | 0.057 |   0.321 |   -0.207 | 
     | mux_64/U58           | A v -> Y ^   | MUX2X1 | 0.048 |   0.369 |   -0.159 | 
     | mux_64/U57           | A ^ -> Y v   | INVX1  | 0.032 |   0.401 |   -0.127 | 
     | regText/U124         | A v -> Y ^   | MUX2X1 | 0.049 |   0.451 |   -0.077 | 
     | regText/U123         | A ^ -> Y v   | INVX1  | 0.031 |   0.482 |   -0.046 | 
     | regText/\reg_reg[35] | D v          | DFFSR  | 0.000 |   0.482 |   -0.046 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[34]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.053
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.053 + 0.050 = 0.103
Initial Slack = totDel - AvailTime
Initial Slack = 0.103 - -0.899 = 1.002
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.053 - 0.000 * 0.053 / 0.103 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[34]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[34] ^ |        |       |   0.025 |   -0.117 | 
     | mux_64/U56           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.057 |   -0.085 | 
     | mux_64/U55           | A v -> Y ^      | INVX1  | 0.021 |   0.078 |   -0.064 | 
     | regText/U122         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.110 |   -0.032 | 
     | regText/U121         | A v -> Y ^      | INVX1  | 0.018 |   0.128 |   -0.014 | 
     | regText/\reg_reg[34] | D ^             | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[34]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.411
This Block's Segment Delay(segDel): 0.050
Total delay(totDel): 0.411 + 0.050 = 0.461
Initial Slack = totDel - AvailTime
Initial Slack = 0.461 - -0.899 = 1.361
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.361 - 1.328 = 0.033

External Virtual Buffering Adjustment(extVirBuf)= 0.297
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.411 - 0.033 * 0.411 / 0.461 - 0.297 + 0.885 + 0.000 + 0.000 - 0.006 = 0.964
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.461
  Slack Time                    0.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.475 | 
     | regKey/\reg_reg[27]  | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.325 | 
     | U276                 | B v -> Y v   | XOR2X1 | 0.089 |   0.239 |   -0.237 | 
     | s_x_2/U28            | S v -> Y ^   | MUX2X1 | 0.057 |   0.296 |   -0.180 | 
     | s_x_2/U27            | B ^ -> Y ^   | OR2X1  | 0.063 |   0.359 |   -0.116 | 
     | mux_64/U56           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.391 |   -0.085 | 
     | mux_64/U55           | A v -> Y ^   | INVX1  | 0.021 |   0.411 |   -0.064 | 
     | regText/U122         | A ^ -> Y v   | MUX2X1 | 0.032 |   0.443 |   -0.032 | 
     | regText/U121         | A v -> Y ^   | INVX1  | 0.018 |   0.461 |   -0.014 | 
     | regText/\reg_reg[34] | D ^          | DFFSR  | 0.000 |   0.461 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[34]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.087 + 0.078 = 0.165
Initial Slack = totDel - AvailTime
Initial Slack = 0.165 - -0.929 = 1.094
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.165 - 0.068 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[34]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.181
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[34] v |        |       |   0.016 |   -0.209 | 
     | mux_64/U56           | B v -> Y ^      | MUX2X1 | 0.056 |   0.072 |   -0.153 | 
     | mux_64/U55           | A ^ -> Y v      | INVX1  | 0.031 |   0.103 |   -0.122 | 
     | regText/U122         | A v -> Y ^      | MUX2X1 | 0.049 |   0.152 |   -0.073 | 
     | regText/U121         | A ^ -> Y v      | INVX1  | 0.029 |   0.181 |   -0.044 | 
     | regText/\reg_reg[34] | D v             | DFFSR  | 0.000 |   0.181 |   -0.044 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[34]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.429
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.429 + 0.078 = 0.507
Initial Slack = totDel - AvailTime
Initial Slack = 0.507 - -0.929 = 1.436
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.436 - 1.328 = 0.108

External Virtual Buffering Adjustment(extVirBuf)= 0.262
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.429 - 0.108 * 0.429 / 0.507 - 0.262 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[34] /CLK 
Endpoint:   regText/\reg_reg[34] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[27] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.507
  Slack Time                    0.551
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.551 | 
     | regKey/\reg_reg[27]  | CLK ^ -> Q v | DFFSR  | 0.150 |   0.150 |   -0.401 | 
     | U276                 | B v -> Y v   | XOR2X1 | 0.089 |   0.239 |   -0.312 | 
     | s_x_2/U28            | S v -> Y v   | MUX2X1 | 0.050 |   0.288 |   -0.263 | 
     | s_x_2/U27            | B v -> Y v   | OR2X1  | 0.061 |   0.349 |   -0.202 | 
     | mux_64/U56           | A v -> Y ^   | MUX2X1 | 0.049 |   0.398 |   -0.153 | 
     | mux_64/U55           | A ^ -> Y v   | INVX1  | 0.031 |   0.429 |   -0.122 | 
     | regText/U122         | A v -> Y ^   | MUX2X1 | 0.049 |   0.478 |   -0.073 | 
     | regText/U121         | A ^ -> Y v   | INVX1  | 0.029 |   0.507 |   -0.044 | 
     | regText/\reg_reg[34] | D v          | DFFSR  | 0.000 |   0.507 |   -0.044 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[33]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.055 + 0.048 = 0.104
Initial Slack = totDel - AvailTime
Initial Slack = 0.104 - -0.899 = 1.003
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.104 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[33]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[33] ^ |        |       |   0.025 |   -0.118 | 
     | mux_64/U54           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.085 | 
     | mux_64/U53           | A v -> Y ^      | INVX1  | 0.022 |   0.080 |   -0.063 | 
     | regText/U120         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.110 |   -0.032 | 
     | regText/U119         | A v -> Y ^      | INVX1  | 0.018 |   0.128 |   -0.014 | 
     | regText/\reg_reg[33] | D ^             | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[33]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.384
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.384 + 0.048 = 0.433
Initial Slack = totDel - AvailTime
Initial Slack = 0.433 - -0.899 = 1.332
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.332 - 1.328 = 0.005

External Virtual Buffering Adjustment(extVirBuf)= 0.296
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.384 - 0.005 * 0.384 / 0.433 - 0.296 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[7] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.433
  Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.447 | 
     | regText/\reg_reg[7]  | CLK ^ -> Q v | DFFSR  | 0.135 |   0.135 |   -0.312 | 
     | U217                 | A v -> Y v   | XOR2X1 | 0.035 |   0.170 |   -0.277 | 
     | s_x_1/U28            | S v -> Y ^   | MUX2X1 | 0.105 |   0.275 |   -0.172 | 
     | s_x_1/U27            | B ^ -> Y ^   | OR2X1  | 0.055 |   0.331 |   -0.117 | 
     | mux_64/U54           | A ^ -> Y v   | MUX2X1 | 0.032 |   0.363 |   -0.085 | 
     | mux_64/U53           | A v -> Y ^   | INVX1  | 0.022 |   0.384 |   -0.063 | 
     | regText/U120         | A ^ -> Y v   | MUX2X1 | 0.030 |   0.415 |   -0.032 | 
     | regText/U119         | A v -> Y ^   | INVX1  | 0.018 |   0.433 |   -0.014 | 
     | regText/\reg_reg[33] | D ^          | DFFSR  | 0.000 |   0.433 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[33]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.089 + 0.075 = 0.165
Initial Slack = totDel - AvailTime
Initial Slack = 0.165 - -0.929 = 1.094
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.165 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[33]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.180
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[33] v |        |       |   0.016 |   -0.209 | 
     | mux_64/U54           | B v -> Y ^      | MUX2X1 | 0.058 |   0.074 |   -0.151 | 
     | mux_64/U53           | A ^ -> Y v      | INVX1  | 0.031 |   0.105 |   -0.119 | 
     | regText/U120         | A v -> Y ^      | MUX2X1 | 0.047 |   0.152 |   -0.073 | 
     | regText/U119         | A ^ -> Y v      | INVX1  | 0.029 |   0.180 |   -0.044 | 
     | regText/\reg_reg[33] | D v             | DFFSR  | 0.000 |   0.180 |   -0.044 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[33]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.402
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.402 + 0.075 = 0.478
Initial Slack = totDel - AvailTime
Initial Slack = 0.478 - -0.929 = 1.407
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.407 - 1.328 = 0.079

External Virtual Buffering Adjustment(extVirBuf)= 0.261
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.402 - 0.079 * 0.402 / 0.478 - 0.261 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[33] /CLK 
Endpoint:   regText/\reg_reg[33] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[7] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.478
  Slack Time                    0.522
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.522 | 
     | regText/\reg_reg[7]  | CLK ^ -> Q v | DFFSR  | 0.135 |   0.135 |   -0.387 | 
     | U217                 | A v -> Y v   | XOR2X1 | 0.035 |   0.170 |   -0.352 | 
     | s_x_1/U28            | S v -> Y v   | MUX2X1 | 0.095 |   0.265 |   -0.256 | 
     | s_x_1/U27            | B v -> Y v   | OR2X1  | 0.056 |   0.321 |   -0.201 | 
     | mux_64/U54           | A v -> Y ^   | MUX2X1 | 0.050 |   0.371 |   -0.151 | 
     | mux_64/U53           | A ^ -> Y v   | INVX1  | 0.031 |   0.402 |   -0.119 | 
     | regText/U120         | A v -> Y ^   | MUX2X1 | 0.047 |   0.449 |   -0.073 | 
     | regText/U119         | A ^ -> Y v   | INVX1  | 0.029 |   0.478 |   -0.044 | 
     | regText/\reg_reg[33] | D v          | DFFSR  | 0.000 |   0.478 |   -0.044 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[32]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.067
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.067 + 0.054 = 0.122
Initial Slack = totDel - AvailTime
Initial Slack = 0.122 - -0.899 = 1.021
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.052
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.067 - 0.000 * 0.067 / 0.122 - 0.052 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[32]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.146
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[32] ^ |        |       |   0.025 |   -0.136 | 
     | mux_64/U52           | B ^ -> Y v      | MUX2X1 | 0.039 |   0.064 |   -0.097 | 
     | mux_64/U51           | A v -> Y ^      | INVX1  | 0.029 |   0.092 |   -0.069 | 
     | regText/U118         | A ^ -> Y v      | MUX2X1 | 0.033 |   0.125 |   -0.036 | 
     | regText/U117         | A v -> Y ^      | INVX1  | 0.021 |   0.146 |   -0.014 | 
     | regText/\reg_reg[32] | D ^             | DFFSR  | 0.000 |   0.146 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[32]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.417
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.417 + 0.054 = 0.471
Initial Slack = totDel - AvailTime
Initial Slack = 0.471 - -0.899 = 1.371
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.371 - 1.328 = 0.043

External Virtual Buffering Adjustment(extVirBuf)= 0.294
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.417 - 0.043 * 0.417 / 0.471 - 0.294 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[3] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.471
  Slack Time                    0.486
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.486 | 
     | regText/\reg_reg[3]  | CLK ^ -> Q v | DFFSR  | 0.141 |   0.141 |   -0.345 | 
     | U245                 | A v -> Y v   | XOR2X1 | 0.033 |   0.174 |   -0.311 | 
     | s_x_0/U26            | S v -> Y ^   | MUX2X1 | 0.119 |   0.293 |   -0.192 | 
     | s_x_0/U25            | B ^ -> Y ^   | OR2X1  | 0.057 |   0.351 |   -0.135 | 
     | mux_64/U52           | A ^ -> Y v   | MUX2X1 | 0.038 |   0.388 |   -0.097 | 
     | mux_64/U51           | A v -> Y ^   | INVX1  | 0.028 |   0.417 |   -0.069 | 
     | regText/U118         | A ^ -> Y v   | MUX2X1 | 0.033 |   0.450 |   -0.036 | 
     | regText/U117         | A v -> Y ^   | INVX1  | 0.021 |   0.471 |   -0.014 | 
     | regText/\reg_reg[32] | D ^          | DFFSR  | 0.000 |   0.471 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[32]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.105
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.105 + 0.083 = 0.188
Initial Slack = totDel - AvailTime
Initial Slack = 0.188 - -0.930 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.081
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.105 - 0.000 * 0.105 / 0.188 - 0.081 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[32]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.203
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[32] v |        |       |   0.016 |   -0.233 | 
     | mux_64/U52           | B v -> Y ^      | MUX2X1 | 0.068 |   0.084 |   -0.165 | 
     | mux_64/U51           | A ^ -> Y v      | INVX1  | 0.037 |   0.121 |   -0.128 | 
     | regText/U118         | A v -> Y ^      | MUX2X1 | 0.052 |   0.172 |   -0.077 | 
     | regText/U117         | A ^ -> Y v      | INVX1  | 0.031 |   0.203 |   -0.046 | 
     | regText/\reg_reg[32] | D v             | DFFSR  | 0.000 |   0.203 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[32]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.439
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.439 + 0.083 = 0.522
Initial Slack = totDel - AvailTime
Initial Slack = 0.522 - -0.930 = 1.453
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.453 - 1.328 = 0.125

External Virtual Buffering Adjustment(extVirBuf)= 0.260
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.439 - 0.125 * 0.439 / 0.522 - 0.260 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[32] /CLK 
Endpoint:   regText/\reg_reg[32] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[3] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.522
  Slack Time                    0.568
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                      |              |        |       |  Time   |   Time   | 
     |----------------------+--------------+--------+-------+---------+----------| 
     |                      | clk ^        |        |       |   0.000 |   -0.568 | 
     | regText/\reg_reg[3]  | CLK ^ -> Q v | DFFSR  | 0.141 |   0.141 |   -0.426 | 
     | U245                 | A v -> Y v   | XOR2X1 | 0.033 |   0.174 |   -0.393 | 
     | s_x_0/U26            | S v -> Y v   | MUX2X1 | 0.111 |   0.285 |   -0.282 | 
     | s_x_0/U25            | B v -> Y v   | OR2X1  | 0.057 |   0.342 |   -0.225 | 
     | mux_64/U52           | A v -> Y ^   | MUX2X1 | 0.060 |   0.402 |   -0.165 | 
     | mux_64/U51           | A ^ -> Y v   | INVX1  | 0.037 |   0.439 |   -0.128 | 
     | regText/U118         | A v -> Y ^   | MUX2X1 | 0.052 |   0.491 |   -0.077 | 
     | regText/U117         | A ^ -> Y v   | INVX1  | 0.031 |   0.522 |   -0.046 | 
     | regText/\reg_reg[32] | D v          | DFFSR  | 0.000 |   0.522 |   -0.046 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[31]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.076
This Block's Segment Delay(segDel): 0.059
Total delay(totDel): 0.076 + 0.059 = 0.134
Initial Slack = totDel - AvailTime
Initial Slack = 0.134 - -0.899 = 1.034
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.059
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.076 - 0.000 * 0.076 / 0.134 - 0.059 + 0.885 + 0.000 + 0.000 - 0.006 = 0.896
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[31]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.159
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[31] ^ |        |       |   0.025 |   -0.149 | 
     | mux_64/U50           | B ^ -> Y v      | MUX2X1 | 0.037 |   0.062 |   -0.111 | 
     | mux_64/U49           | A v -> Y ^      | INVX1  | 0.038 |   0.100 |   -0.073 | 
     | regText/U116         | A ^ -> Y v      | MUX2X1 | 0.035 |   0.135 |   -0.038 | 
     | regText/U115         | A v -> Y ^      | INVX1  | 0.023 |   0.159 |   -0.015 | 
     | regText/\reg_reg[31] | D ^             | DFFSR  | 0.000 |   0.159 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[31]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.376
This Block's Segment Delay(segDel): 0.059
Total delay(totDel): 0.376 + 0.059 = 0.435
Initial Slack = totDel - AvailTime
Initial Slack = 0.435 - -0.899 = 1.334
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.334 - 1.328 = 0.007

External Virtual Buffering Adjustment(extVirBuf)= 0.288
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.376 - 0.007 * 0.376 / 0.435 - 0.288 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[62] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.435
  Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.449 | 
     | regText/\reg_reg[62] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.305 | 
     | U220                 | A v -> Y v   | XOR2X1  | 0.057 |   0.201 |   -0.248 | 
     | s_x_15/U34           | C v -> Y ^   | NAND3X1 | 0.054 |   0.255 |   -0.195 | 
     | s_x_15/U33           | B ^ -> Y v   | NAND3X1 | 0.023 |   0.278 |   -0.172 | 
     | s_x_15/U32           | A v -> Y ^   | INVX1   | 0.024 |   0.302 |   -0.148 | 
     | mux_64/U50           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.338 |   -0.111 | 
     | mux_64/U49           | A v -> Y ^   | INVX1   | 0.038 |   0.376 |   -0.073 | 
     | regText/U116         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.411 |   -0.038 | 
     | regText/U115         | A v -> Y ^   | INVX1   | 0.023 |   0.435 |   -0.015 | 
     | regText/\reg_reg[31] | D ^          | DFFSR   | 0.000 |   0.435 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[31]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.108
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.108 + 0.088 = 0.196
Initial Slack = totDel - AvailTime
Initial Slack = 0.196 - -0.931 = 1.127
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.084
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.108 - 0.000 * 0.108 / 0.196 - 0.084 + 0.885 + 0.000 + 0.000 - 0.004 = 0.905
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[31]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.212
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[31] v |        |       |   0.016 |   -0.242 | 
     | mux_64/U50           | B v -> Y ^      | MUX2X1 | 0.065 |   0.081 |   -0.177 | 
     | mux_64/U49           | A ^ -> Y v      | INVX1  | 0.043 |   0.124 |   -0.135 | 
     | regText/U116         | A v -> Y ^      | MUX2X1 | 0.055 |   0.178 |   -0.080 | 
     | regText/U115         | A ^ -> Y v      | INVX1  | 0.033 |   0.212 |   -0.047 | 
     | regText/\reg_reg[31] | D v             | DFFSR  | 0.000 |   0.212 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[31]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.438
This Block's Segment Delay(segDel): 0.088
Total delay(totDel): 0.438 + 0.088 = 0.526
Initial Slack = totDel - AvailTime
Initial Slack = 0.526 - -0.931 = 1.457
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.457 - 1.328 = 0.130

External Virtual Buffering Adjustment(extVirBuf)= 0.256
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.438 - 0.130 * 0.438 / 0.526 - 0.256 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[62] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.526
  Slack Time                    0.572
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.572 | 
     | regText/\reg_reg[62] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.428 | 
     | U220                 | A v -> Y ^   | XOR2X1  | 0.078 |   0.223 |   -0.350 | 
     | s_x_15/U34           | C ^ -> Y v   | NAND3X1 | 0.038 |   0.261 |   -0.312 | 
     | s_x_15/U33           | B v -> Y ^   | NAND3X1 | 0.045 |   0.305 |   -0.267 | 
     | s_x_15/U32           | A ^ -> Y v   | INVX1   | 0.032 |   0.337 |   -0.235 | 
     | mux_64/U50           | A v -> Y ^   | MUX2X1  | 0.057 |   0.395 |   -0.177 | 
     | mux_64/U49           | A ^ -> Y v   | INVX1   | 0.043 |   0.438 |   -0.135 | 
     | regText/U116         | A v -> Y ^   | MUX2X1  | 0.055 |   0.492 |   -0.080 | 
     | regText/U115         | A ^ -> Y v   | INVX1   | 0.033 |   0.526 |   -0.047 | 
     | regText/\reg_reg[31] | D v          | DFFSR   | 0.000 |   0.526 |   -0.046 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[30]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.067
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.067 + 0.051 = 0.117
Initial Slack = totDel - AvailTime
Initial Slack = 0.117 - -0.899 = 1.017
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.052
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.067 - 0.000 * 0.067 / 0.117 - 0.052 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[30]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.142
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[30] ^ |        |       |   0.025 |   -0.132 | 
     | mux_64/U48           | B ^ -> Y v      | MUX2X1 | 0.035 |   0.060 |   -0.097 | 
     | mux_64/U47           | A v -> Y ^      | INVX1  | 0.032 |   0.091 |   -0.065 | 
     | regText/U114         | A ^ -> Y v      | MUX2X1 | 0.031 |   0.123 |   -0.034 | 
     | regText/U113         | A v -> Y ^      | INVX1  | 0.019 |   0.142 |   -0.014 | 
     | regText/\reg_reg[30] | D ^             | DFFSR  | 0.000 |   0.142 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[30]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.396
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.396 + 0.051 = 0.447
Initial Slack = totDel - AvailTime
Initial Slack = 0.447 - -0.899 = 1.347
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.347 - 1.328 = 0.019

External Virtual Buffering Adjustment(extVirBuf)= 0.295
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.396 - 0.019 * 0.396 / 0.447 - 0.295 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[58] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.447
  Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.462 | 
     | regText/\reg_reg[58] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.323 | 
     | U225                 | A v -> Y v   | XOR2X1  | 0.064 |   0.202 |   -0.260 | 
     | s_x_14/U34           | C v -> Y ^   | NAND3X1 | 0.066 |   0.267 |   -0.194 | 
     | s_x_14/U33           | B ^ -> Y v   | NAND3X1 | 0.025 |   0.292 |   -0.169 | 
     | s_x_14/U32           | A v -> Y ^   | INVX1   | 0.038 |   0.330 |   -0.131 | 
     | mux_64/U48           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.365 |   -0.097 | 
     | mux_64/U47           | A v -> Y ^   | INVX1   | 0.032 |   0.396 |   -0.065 | 
     | regText/U114         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.428 |   -0.034 | 
     | regText/U113         | A v -> Y ^   | INVX1   | 0.019 |   0.447 |   -0.014 | 
     | regText/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.447 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[30]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.099
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.099 + 0.078 = 0.177
Initial Slack = totDel - AvailTime
Initial Slack = 0.177 - -0.930 = 1.107
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.077
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.099 - 0.000 * 0.099 / 0.177 - 0.077 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[30]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.193
  Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[30] v |        |       |   0.016 |   -0.222 | 
     | mux_64/U48           | B v -> Y ^      | MUX2X1 | 0.061 |   0.077 |   -0.161 | 
     | mux_64/U47           | A ^ -> Y v      | INVX1  | 0.038 |   0.115 |   -0.123 | 
     | regText/U114         | A v -> Y ^      | MUX2X1 | 0.048 |   0.163 |   -0.075 | 
     | regText/U113         | A ^ -> Y v      | INVX1  | 0.030 |   0.193 |   -0.045 | 
     | regText/\reg_reg[30] | D v             | DFFSR  | 0.000 |   0.193 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[30]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.466
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.466 + 0.078 = 0.544
Initial Slack = totDel - AvailTime
Initial Slack = 0.544 - -0.930 = 1.474
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.474 - 1.328 = 0.147

External Virtual Buffering Adjustment(extVirBuf)= 0.265
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.466 - 0.147 * 0.466 / 0.544 - 0.265 + 0.885 + 0.000 + 0.000 - 0.004 = 0.957
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[75] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.544
  Slack Time                    0.589
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.589 | 
     | regKey/\reg_reg[75]  | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.443 | 
     | U224                 | B v -> Y v   | XOR2X1  | 0.038 |   0.184 |   -0.405 | 
     | s_x_14/U35           | A v -> Y ^   | INVX1   | 0.069 |   0.253 |   -0.336 | 
     | s_x_14/U34           | B ^ -> Y v   | NAND3X1 | 0.033 |   0.286 |   -0.303 | 
     | s_x_14/U33           | B v -> Y ^   | NAND3X1 | 0.047 |   0.333 |   -0.256 | 
     | s_x_14/U32           | A ^ -> Y v   | INVX1   | 0.041 |   0.375 |   -0.214 | 
     | mux_64/U48           | A v -> Y ^   | MUX2X1  | 0.054 |   0.428 |   -0.161 | 
     | mux_64/U47           | A ^ -> Y v   | INVX1   | 0.038 |   0.466 |   -0.123 | 
     | regText/U114         | A v -> Y ^   | MUX2X1  | 0.048 |   0.514 |   -0.075 | 
     | regText/U113         | A ^ -> Y v   | INVX1   | 0.030 |   0.544 |   -0.045 | 
     | regText/\reg_reg[30] | D v          | DFFSR   | 0.000 |   0.544 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[29]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.064
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.064 + 0.061 = 0.125
Initial Slack = totDel - AvailTime
Initial Slack = 0.125 - -0.899 = 1.024
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.050
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.064 - 0.000 * 0.064 / 0.125 - 0.050 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[29]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.150
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[29] ^ |        |       |   0.025 |   -0.139 | 
     | mux_64/U44           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |   -0.105 | 
     | mux_64/U43           | A v -> Y ^      | INVX1  | 0.030 |   0.089 |   -0.075 | 
     | regText/U110         | A ^ -> Y v      | MUX2X1 | 0.033 |   0.122 |   -0.042 | 
     | regText/U109         | A v -> Y ^      | INVX1  | 0.027 |   0.150 |   -0.015 | 
     | regText/\reg_reg[29] | D ^             | DFFSR  | 0.000 |   0.150 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[29]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.408
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.408 + 0.061 = 0.469
Initial Slack = totDel - AvailTime
Initial Slack = 0.469 - -0.899 = 1.369
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.369 - 1.328 = 0.041

External Virtual Buffering Adjustment(extVirBuf)= 0.290
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.408 - 0.041 * 0.408 / 0.469 - 0.290 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[54] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.469
  Slack Time                    0.484
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.484 | 
     | regText/\reg_reg[54] | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.338 | 
     | U229                 | A v -> Y v   | XOR2X1  | 0.068 |   0.213 |   -0.270 | 
     | s_x_13/U37           | S v -> Y v   | MUX2X1  | 0.044 |   0.257 |   -0.226 | 
     | s_x_13/U36           | A v -> Y ^   | INVX1   | 0.023 |   0.280 |   -0.204 | 
     | s_x_13/U33           | A ^ -> Y v   | NAND3X1 | 0.026 |   0.306 |   -0.178 | 
     | s_x_13/U32           | A v -> Y ^   | INVX1   | 0.039 |   0.345 |   -0.139 | 
     | mux_64/U44           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.378 |   -0.105 | 
     | mux_64/U43           | A v -> Y ^   | INVX1   | 0.030 |   0.408 |   -0.075 | 
     | regText/U110         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.442 |   -0.042 | 
     | regText/U109         | A v -> Y ^   | INVX1   | 0.027 |   0.469 |   -0.015 | 
     | regText/\reg_reg[29] | D ^          | DFFSR   | 0.000 |   0.469 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[29]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.097 + 0.087 = 0.184
Initial Slack = totDel - AvailTime
Initial Slack = 0.184 - -0.933 = 1.117
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.075
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.097 - 0.000 * 0.097 / 0.184 - 0.075 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[29]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.200
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[29] v |        |       |   0.016 |   -0.232 | 
     | mux_64/U44           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |   -0.173 | 
     | mux_64/U43           | A ^ -> Y v      | INVX1  | 0.037 |   0.112 |   -0.136 | 
     | regText/U110         | A v -> Y ^      | MUX2X1 | 0.052 |   0.164 |   -0.083 | 
     | regText/U109         | A ^ -> Y v      | INVX1  | 0.035 |   0.200 |   -0.048 | 
     | regText/\reg_reg[29] | D v             | DFFSR  | 0.000 |   0.200 |   -0.048 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[29]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.471
This Block's Segment Delay(segDel): 0.087
Total delay(totDel): 0.471 + 0.087 = 0.558
Initial Slack = totDel - AvailTime
Initial Slack = 0.558 - -0.933 = 1.491
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.491 - 1.328 = 0.164

External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.471 - 0.164 * 0.471 / 0.558 - 0.259 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[55] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.558
  Slack Time                    0.606
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.606 | 
     | regText/\reg_reg[55] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.464 | 
     | U228                 | A v -> Y v   | XOR2X1  | 0.036 |   0.178 |   -0.428 | 
     | s_x_13/U3            | B v -> Y v   | OR2X1   | 0.116 |   0.294 |   -0.312 | 
     | s_x_13/U33           | C v -> Y ^   | NAND3X1 | 0.045 |   0.340 |   -0.266 | 
     | s_x_13/U32           | A ^ -> Y v   | INVX1   | 0.042 |   0.381 |   -0.225 | 
     | mux_64/U44           | A v -> Y ^   | MUX2X1  | 0.052 |   0.433 |   -0.173 | 
     | mux_64/U43           | A ^ -> Y v   | INVX1   | 0.037 |   0.470 |   -0.136 | 
     | regText/U110         | A v -> Y ^   | MUX2X1  | 0.052 |   0.523 |   -0.083 | 
     | regText/U109         | A ^ -> Y v   | INVX1   | 0.035 |   0.558 |   -0.048 | 
     | regText/\reg_reg[29] | D v          | DFFSR   | 0.000 |   0.558 |   -0.048 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[28]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.057 + 0.053 = 0.110
Initial Slack = totDel - AvailTime
Initial Slack = 0.110 - -0.899 = 1.009
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.110 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[28]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.134
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[28] ^ |        |       |   0.025 |   -0.124 | 
     | mux_64/U42           | B ^ -> Y v      | MUX2X1 | 0.036 |   0.061 |   -0.088 | 
     | mux_64/U41           | A v -> Y ^      | INVX1  | 0.021 |   0.082 |   -0.067 | 
     | regText/U108         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.114 |   -0.035 | 
     | regText/U107         | A v -> Y ^      | INVX1  | 0.020 |   0.134 |   -0.014 | 
     | regText/\reg_reg[28] | D ^             | DFFSR  | 0.000 |   0.134 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[28]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.398
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.398 + 0.053 = 0.451
Initial Slack = totDel - AvailTime
Initial Slack = 0.451 - -0.899 = 1.350
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.350 - 1.328 = 0.023

External Virtual Buffering Adjustment(extVirBuf)= 0.294
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.398 - 0.023 * 0.398 / 0.451 - 0.294 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[50] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.451
  Slack Time                    0.465
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.465 | 
     | regText/\reg_reg[50] | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.320 | 
     | U233                 | A v -> Y v   | XOR2X1  | 0.069 |   0.214 |   -0.251 | 
     | s_x_12/U37           | S v -> Y v   | MUX2X1  | 0.053 |   0.267 |   -0.198 | 
     | s_x_12/U36           | A v -> Y ^   | INVX1   | 0.018 |   0.285 |   -0.180 | 
     | s_x_12/U33           | A ^ -> Y v   | NAND3X1 | 0.026 |   0.312 |   -0.153 | 
     | s_x_12/U32           | A v -> Y ^   | INVX1   | 0.030 |   0.342 |   -0.123 | 
     | mux_64/U42           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.377 |   -0.088 | 
     | mux_64/U41           | A v -> Y ^   | INVX1   | 0.021 |   0.398 |   -0.067 | 
     | regText/U108         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.430 |   -0.035 | 
     | regText/U107         | A v -> Y ^   | INVX1   | 0.020 |   0.451 |   -0.014 | 
     | regText/\reg_reg[28] | D ^          | DFFSR   | 0.000 |   0.451 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[28]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.094
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.094 + 0.081 = 0.175
Initial Slack = totDel - AvailTime
Initial Slack = 0.175 - -0.930 = 1.105
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.073
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.094 - 0.000 * 0.094 / 0.175 - 0.073 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[28]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.191
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[28] v |        |       |   0.016 |   -0.220 | 
     | mux_64/U42           | B v -> Y ^      | MUX2X1 | 0.062 |   0.078 |   -0.158 | 
     | mux_64/U41           | A ^ -> Y v      | INVX1  | 0.031 |   0.110 |   -0.126 | 
     | regText/U108         | A v -> Y ^      | MUX2X1 | 0.050 |   0.160 |   -0.076 | 
     | regText/U107         | A ^ -> Y v      | INVX1  | 0.030 |   0.191 |   -0.045 | 
     | regText/\reg_reg[28] | D v             | DFFSR  | 0.000 |   0.191 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[28]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.476
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.476 + 0.081 = 0.556
Initial Slack = totDel - AvailTime
Initial Slack = 0.556 - -0.930 = 1.487
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.487 - 1.328 = 0.159

External Virtual Buffering Adjustment(extVirBuf)= 0.264
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.476 - 0.159 * 0.476 / 0.556 - 0.264 + 0.885 + 0.000 + 0.000 - 0.004 = 0.957
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[49] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.556
  Slack Time                    0.602
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.602 | 
     | regText/\reg_reg[49] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.464 | 
     | U235                 | A v -> Y ^   | XOR2X1  | 0.072 |   0.210 |   -0.392 | 
     | s_x_12/U21           | A ^ -> Y ^   | AND2X1  | 0.055 |   0.264 |   -0.337 | 
     | s_x_12/U34           | A ^ -> Y v   | NAND3X1 | 0.037 |   0.301 |   -0.300 | 
     | s_x_12/U33           | B v -> Y ^   | NAND3X1 | 0.051 |   0.353 |   -0.249 | 
     | s_x_12/U32           | A ^ -> Y v   | INVX1   | 0.036 |   0.389 |   -0.213 | 
     | mux_64/U42           | A v -> Y ^   | MUX2X1  | 0.055 |   0.444 |   -0.158 | 
     | mux_64/U41           | A ^ -> Y v   | INVX1   | 0.031 |   0.476 |   -0.126 | 
     | regText/U108         | A v -> Y ^   | MUX2X1  | 0.050 |   0.526 |   -0.076 | 
     | regText/U107         | A ^ -> Y v   | INVX1   | 0.030 |   0.556 |   -0.045 | 
     | regText/\reg_reg[28] | D v          | DFFSR   | 0.000 |   0.556 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[27]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.060 + 0.054 = 0.114
Initial Slack = totDel - AvailTime
Initial Slack = 0.114 - -0.899 = 1.013
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.114 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[27]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.138
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[27] ^ |        |       |   0.025 |   -0.128 | 
     | mux_64/U40           | B ^ -> Y v      | MUX2X1 | 0.035 |   0.059 |   -0.093 | 
     | mux_64/U39           | A v -> Y ^      | INVX1  | 0.025 |   0.085 |   -0.068 | 
     | regText/U106         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.119 |   -0.034 | 
     | regText/U105         | A v -> Y ^      | INVX1  | 0.020 |   0.138 |   -0.014 | 
     | regText/\reg_reg[27] | D ^             | DFFSR  | 0.000 |   0.138 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[27]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.390
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.390 + 0.054 = 0.444
Initial Slack = totDel - AvailTime
Initial Slack = 0.444 - -0.899 = 1.343
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.343 - 1.328 = 0.016

External Virtual Buffering Adjustment(extVirBuf)= 0.293
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.390 - 0.016 * 0.390 / 0.444 - 0.293 + 0.885 + 0.000 + 0.000 - 0.006 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[46] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.444
  Slack Time                    0.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.458 | 
     | regText/\reg_reg[46] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.320 | 
     | U238                 | A v -> Y v   | XOR2X1  | 0.076 |   0.215 |   -0.244 | 
     | s_x_11/U37           | S v -> Y v   | MUX2X1  | 0.049 |   0.263 |   -0.195 | 
     | s_x_11/U36           | A v -> Y ^   | INVX1   | 0.019 |   0.283 |   -0.176 | 
     | s_x_11/U33           | A ^ -> Y v   | NAND3X1 | 0.022 |   0.305 |   -0.153 | 
     | s_x_11/U32           | A v -> Y ^   | INVX1   | 0.026 |   0.331 |   -0.127 | 
     | mux_64/U40           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.365 |   -0.093 | 
     | mux_64/U39           | A v -> Y ^   | INVX1   | 0.025 |   0.390 |   -0.068 | 
     | regText/U106         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.424 |   -0.034 | 
     | regText/U105         | A v -> Y ^   | INVX1   | 0.020 |   0.444 |   -0.014 | 
     | regText/\reg_reg[27] | D ^          | DFFSR   | 0.000 |   0.444 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[27]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.094
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.094 + 0.084 = 0.178
Initial Slack = totDel - AvailTime
Initial Slack = 0.178 - -0.930 = 1.108
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.073
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.094 - 0.000 * 0.094 / 0.178 - 0.073 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[27]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.194
  Slack Time                    0.239
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[27] v |        |       |   0.016 |   -0.223 | 
     | mux_64/U40           | B v -> Y ^      | MUX2X1 | 0.060 |   0.076 |   -0.163 | 
     | mux_64/U39           | A ^ -> Y v      | INVX1  | 0.034 |   0.110 |   -0.129 | 
     | regText/U106         | A v -> Y ^      | MUX2X1 | 0.054 |   0.164 |   -0.075 | 
     | regText/U105         | A ^ -> Y v      | INVX1  | 0.030 |   0.194 |   -0.045 | 
     | regText/\reg_reg[27] | D v             | DFFSR  | 0.000 |   0.194 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[27]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.447
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.447 + 0.084 = 0.531
Initial Slack = totDel - AvailTime
Initial Slack = 0.531 - -0.930 = 1.461
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.461 - 1.328 = 0.133

External Virtual Buffering Adjustment(extVirBuf)= 0.260
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.447 - 0.133 * 0.447 / 0.531 - 0.260 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[47] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.531
  Slack Time                    0.575
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.575 | 
     | regText/\reg_reg[47] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.433 | 
     | U237                 | A v -> Y v   | XOR2X1  | 0.036 |   0.179 |   -0.397 | 
     | s_x_11/U3            | B v -> Y v   | OR2X1   | 0.109 |   0.288 |   -0.288 | 
     | s_x_11/U33           | C v -> Y ^   | NAND3X1 | 0.039 |   0.326 |   -0.249 | 
     | s_x_11/U32           | A ^ -> Y v   | INVX1   | 0.034 |   0.360 |   -0.215 | 
     | mux_64/U40           | A v -> Y ^   | MUX2X1  | 0.053 |   0.413 |   -0.163 | 
     | mux_64/U39           | A ^ -> Y v   | INVX1   | 0.034 |   0.447 |   -0.129 | 
     | regText/U106         | A v -> Y ^   | MUX2X1  | 0.054 |   0.500 |   -0.075 | 
     | regText/U105         | A ^ -> Y v   | INVX1   | 0.030 |   0.531 |   -0.045 | 
     | regText/\reg_reg[27] | D v          | DFFSR   | 0.000 |   0.531 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[26]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.055 + 0.048 = 0.103
Initial Slack = totDel - AvailTime
Initial Slack = 0.103 - -0.899 = 1.002
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.103 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[26]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[26] ^ |        |       |   0.025 |   -0.117 | 
     | mux_64/U38           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.057 |   -0.085 | 
     | mux_64/U37           | A v -> Y ^      | INVX1  | 0.022 |   0.079 |   -0.063 | 
     | regText/U104         | A ^ -> Y v      | MUX2X1 | 0.030 |   0.110 |   -0.032 | 
     | regText/U103         | A v -> Y ^      | INVX1  | 0.018 |   0.128 |   -0.014 | 
     | regText/\reg_reg[26] | D ^             | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[26]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.375
This Block's Segment Delay(segDel): 0.048
Total delay(totDel): 0.375 + 0.048 = 0.423
Initial Slack = totDel - AvailTime
Initial Slack = 0.423 - -0.899 = 1.323
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.291
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.375 - 0.000 * 0.375 / 0.423 - 0.291 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[42] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.423
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.437 | 
     | regText/\reg_reg[42] | CLK ^ -> Q v | DFFSR   | 0.137 |   0.137 |   -0.301 | 
     | U242                 | A v -> Y v   | XOR2X1  | 0.065 |   0.202 |   -0.235 | 
     | s_x_10/U37           | S v -> Y v   | MUX2X1  | 0.046 |   0.248 |   -0.189 | 
     | s_x_10/U36           | A v -> Y ^   | INVX1   | 0.029 |   0.278 |   -0.160 | 
     | s_x_10/U33           | A ^ -> Y v   | NAND3X1 | 0.025 |   0.302 |   -0.135 | 
     | s_x_10/U32           | A v -> Y ^   | INVX1   | 0.019 |   0.321 |   -0.116 | 
     | mux_64/U38           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.353 |   -0.085 | 
     | mux_64/U37           | A v -> Y ^   | INVX1   | 0.022 |   0.375 |   -0.063 | 
     | regText/U104         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.405 |   -0.032 | 
     | regText/U103         | A v -> Y ^   | INVX1   | 0.018 |   0.423 |   -0.014 | 
     | regText/\reg_reg[26] | D ^          | DFFSR   | 0.000 |   0.423 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[26]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.088
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.088 + 0.075 = 0.164
Initial Slack = totDel - AvailTime
Initial Slack = 0.164 - -0.929 = 1.093
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.068
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.088 - 0.000 * 0.088 / 0.164 - 0.068 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[26]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.179
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[26] v |        |       |   0.016 |   -0.208 | 
     | mux_64/U38           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.151 | 
     | mux_64/U37           | A ^ -> Y v      | INVX1  | 0.031 |   0.104 |   -0.120 | 
     | regText/U104         | A v -> Y ^      | MUX2X1 | 0.047 |   0.151 |   -0.073 | 
     | regText/U103         | A ^ -> Y v      | INVX1  | 0.029 |   0.179 |   -0.044 | 
     | regText/\reg_reg[26] | D v             | DFFSR  | 0.000 |   0.179 |   -0.044 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[26]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.436
This Block's Segment Delay(segDel): 0.075
Total delay(totDel): 0.436 + 0.075 = 0.512
Initial Slack = totDel - AvailTime
Initial Slack = 0.512 - -0.929 = 1.441
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.441 - 1.328 = 0.114

External Virtual Buffering Adjustment(extVirBuf)= 0.264
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.436 - 0.114 * 0.436 / 0.512 - 0.264 + 0.885 + 0.000 + 0.000 - 0.004 = 0.957
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.512
  Slack Time                    0.556
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.556 | 
     | SM/\state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.138 |   0.137 |   -0.419 | 
     | SM/U32               | A v -> Y v   | AND2X1  | 0.048 |   0.185 |   -0.371 | 
     | SM/U29               | B v -> Y ^   | AOI21X1 | 0.057 |   0.243 |   -0.313 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.087 |   0.330 |   -0.226 | 
     | mux_64/U38           | S v -> Y ^   | MUX2X1  | 0.075 |   0.405 |   -0.151 | 
     | mux_64/U37           | A ^ -> Y v   | INVX1   | 0.031 |   0.436 |   -0.120 | 
     | regText/U104         | A v -> Y ^   | MUX2X1  | 0.047 |   0.483 |   -0.073 | 
     | regText/U103         | A ^ -> Y v   | INVX1   | 0.029 |   0.512 |   -0.044 | 
     | regText/\reg_reg[26] | D v          | DFFSR   | 0.000 |   0.512 |   -0.044 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[25]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.897
Available budget after adjustments(AvailTime) = (0.000 - 0.897) = -0.897

External Segment Delay(extSegDel): 0.071
This Block's Segment Delay(segDel): 0.068
Total delay(totDel): 0.071 + 0.068 = 0.139
Initial Slack = totDel - AvailTime
Initial Slack = 0.139 - -0.897 = 1.035
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.055
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.071 - 0.000 * 0.071 / 0.139 - 0.055 + 0.885 + 0.000 + 0.000 - 0.006 = 0.895
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[25]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.163
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[25] ^ |        |       |   0.025 |   -0.150 | 
     | mux_64/U36           | B ^ -> Y v      | MUX2X1 | 0.036 |   0.061 |   -0.114 | 
     | mux_64/U35           | A v -> Y ^      | INVX1  | 0.035 |   0.095 |   -0.079 | 
     | regText/U102         | A ^ -> Y v      | MUX2X1 | 0.032 |   0.128 |   -0.047 | 
     | regText/U101         | A v -> Y ^      | INVX1  | 0.035 |   0.163 |   -0.012 | 
     | regText/\reg_reg[25] | D ^             | DFFSR  | 0.000 |   0.163 |   -0.011 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[25]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.897
Available budget after adjustments(AvailTime) = (0.000 - 0.897) = -0.897

External Segment Delay(extSegDel): 0.394
This Block's Segment Delay(segDel): 0.068
Total delay(totDel): 0.394 + 0.068 = 0.462
Initial Slack = totDel - AvailTime
Initial Slack = 0.462 - -0.897 = 1.358
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.358 - 1.328 = 0.031

External Virtual Buffering Adjustment(extVirBuf)= 0.286
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.394 - 0.031 * 0.394 / 0.462 - 0.286 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[54] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.462
  Slack Time                    0.473
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.473 | 
     | regKey/\reg_reg[54]  | CLK ^ -> Q v | DFFSR   | 0.162 |   0.162 |   -0.312 | 
     | U247                 | B v -> Y v   | XOR2X1  | 0.062 |   0.223 |   -0.250 | 
     | s_x_9/U37            | S v -> Y v   | MUX2X1  | 0.041 |   0.264 |   -0.209 | 
     | s_x_9/U36            | A v -> Y ^   | INVX1   | 0.017 |   0.281 |   -0.193 | 
     | s_x_9/U33            | A ^ -> Y v   | NAND3X1 | 0.023 |   0.304 |   -0.169 | 
     | s_x_9/U32            | A v -> Y ^   | INVX1   | 0.021 |   0.325 |   -0.149 | 
     | mux_64/U36           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.359 |   -0.114 | 
     | mux_64/U35           | A v -> Y ^   | INVX1   | 0.035 |   0.394 |   -0.079 | 
     | regText/U102         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.426 |   -0.047 | 
     | regText/U101         | A v -> Y ^   | INVX1   | 0.035 |   0.461 |   -0.012 | 
     | regText/\reg_reg[25] | D ^          | DFFSR   | 0.000 |   0.462 |   -0.011 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[25]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.103
This Block's Segment Delay(segDel): 0.090
Total delay(totDel): 0.103 + 0.090 = 0.193
Initial Slack = totDel - AvailTime
Initial Slack = 0.193 - -0.937 = 1.130
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.080
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.103 - 0.000 * 0.103 / 0.193 - 0.080 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[25]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.209
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[25] v |        |       |   0.016 |   -0.245 | 
     | mux_64/U36           | B v -> Y ^      | MUX2X1 | 0.063 |   0.079 |   -0.182 | 
     | mux_64/U35           | A ^ -> Y v      | INVX1  | 0.040 |   0.119 |   -0.142 | 
     | regText/U102         | A v -> Y ^      | MUX2X1 | 0.050 |   0.169 |   -0.092 | 
     | regText/U101         | A ^ -> Y v      | INVX1  | 0.040 |   0.209 |   -0.052 | 
     | regText/\reg_reg[25] | D v             | DFFSR  | 0.000 |   0.209 |   -0.052 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[25]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.052) = -0.937
Available budget after adjustments(AvailTime) = (0.000 - 0.937) = -0.937

External Segment Delay(extSegDel): 0.470
This Block's Segment Delay(segDel): 0.090
Total delay(totDel): 0.470 + 0.090 = 0.560
Initial Slack = totDel - AvailTime
Initial Slack = 0.560 - -0.937 = 1.497
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.497 - 1.328 = 0.169

External Virtual Buffering Adjustment(extVirBuf)= 0.255
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.470 - 0.169 * 0.470 / 0.560 - 0.255 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (v) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[55] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.052
  Arrival Time                  0.560
  Slack Time                    0.612
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.612 | 
     | regKey/\reg_reg[55]  | CLK ^ -> Q v | DFFSR   | 0.150 |   0.151 |   -0.461 | 
     | U246                 | B v -> Y v   | XOR2X1  | 0.040 |   0.190 |   -0.421 | 
     | s_x_9/U3             | B v -> Y v   | OR2X1   | 0.114 |   0.304 |   -0.308 | 
     | s_x_9/U33            | C v -> Y ^   | NAND3X1 | 0.040 |   0.344 |   -0.267 | 
     | s_x_9/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.375 |   -0.237 | 
     | mux_64/U36           | A v -> Y ^   | MUX2X1  | 0.055 |   0.429 |   -0.182 | 
     | mux_64/U35           | A ^ -> Y v   | INVX1   | 0.040 |   0.470 |   -0.142 | 
     | regText/U102         | A v -> Y ^   | MUX2X1  | 0.050 |   0.520 |   -0.092 | 
     | regText/U101         | A ^ -> Y v   | INVX1   | 0.040 |   0.560 |   -0.052 | 
     | regText/\reg_reg[25] | D v          | DFFSR   | 0.000 |   0.560 |   -0.052 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[24]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.060
This Block's Segment Delay(segDel): 0.065
Total delay(totDel): 0.060 + 0.065 = 0.124
Initial Slack = totDel - AvailTime
Initial Slack = 0.124 - -0.899 = 1.023
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.046
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.060 - 0.000 * 0.060 / 0.124 - 0.046 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[24]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.149
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[24] ^ |        |       |   0.025 |   -0.138 | 
     | mux_64/U34           | B ^ -> Y v      | MUX2X1 | 0.040 |   0.065 |   -0.098 | 
     | mux_64/U33           | A v -> Y ^      | INVX1  | 0.020 |   0.084 |   -0.079 | 
     | regText/U100         | A ^ -> Y v      | MUX2X1 | 0.034 |   0.119 |   -0.044 | 
     | regText/U99          | A v -> Y ^      | INVX1  | 0.030 |   0.149 |   -0.014 | 
     | regText/\reg_reg[24] | D ^             | DFFSR  | 0.000 |   0.149 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[24]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.390
This Block's Segment Delay(segDel): 0.065
Total delay(totDel): 0.390 + 0.065 = 0.454
Initial Slack = totDel - AvailTime
Initial Slack = 0.454 - -0.899 = 1.353
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.353 - 1.328 = 0.026

External Virtual Buffering Adjustment(extVirBuf)= 0.286
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.390 - 0.026 * 0.390 / 0.454 - 0.286 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[50] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.454
  Slack Time                    0.468
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.468 | 
     | regKey/\reg_reg[50]  | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.321 | 
     | U251                 | B v -> Y v   | XOR2X1  | 0.066 |   0.214 |   -0.254 | 
     | s_x_8/U37            | S v -> Y v   | MUX2X1  | 0.040 |   0.255 |   -0.214 | 
     | s_x_8/U36            | A v -> Y ^   | INVX1   | 0.026 |   0.281 |   -0.187 | 
     | s_x_8/U33            | A ^ -> Y v   | NAND3X1 | 0.023 |   0.304 |   -0.164 | 
     | s_x_8/U32            | A v -> Y ^   | INVX1   | 0.032 |   0.337 |   -0.132 | 
     | mux_64/U34           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.370 |   -0.098 | 
     | mux_64/U33           | A v -> Y ^   | INVX1   | 0.019 |   0.390 |   -0.079 | 
     | regText/U100         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.424 |   -0.044 | 
     | regText/U99          | A v -> Y ^   | INVX1   | 0.030 |   0.454 |   -0.014 | 
     | regText/\reg_reg[24] | D ^          | DFFSR   | 0.000 |   0.454 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[24]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.092
Total delay(totDel): 0.092 + 0.092 = 0.184
Initial Slack = totDel - AvailTime
Initial Slack = 0.184 - -0.934 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.184 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[24]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.200
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[24] v |        |       |   0.016 |   -0.233 | 
     | mux_64/U34           | B v -> Y ^      | MUX2X1 | 0.067 |   0.083 |   -0.166 | 
     | mux_64/U33           | A ^ -> Y v      | INVX1  | 0.025 |   0.108 |   -0.141 | 
     | regText/U100         | A v -> Y ^      | MUX2X1 | 0.055 |   0.162 |   -0.087 | 
     | regText/U99          | A ^ -> Y v      | INVX1  | 0.037 |   0.200 |   -0.049 | 
     | regText/\reg_reg[24] | D v             | DFFSR  | 0.000 |   0.200 |   -0.049 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[24]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.462
This Block's Segment Delay(segDel): 0.092
Total delay(totDel): 0.462 + 0.092 = 0.554
Initial Slack = totDel - AvailTime
Initial Slack = 0.554 - -0.934 = 1.488
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.488 - 1.328 = 0.160

External Virtual Buffering Adjustment(extVirBuf)= 0.255
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.462 - 0.160 * 0.462 / 0.554 - 0.255 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[35] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.554
  Slack Time                    0.603
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.603 | 
     | regText/\reg_reg[35] | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.458 | 
     | U250                 | A v -> Y v   | XOR2X1  | 0.037 |   0.182 |   -0.421 | 
     | s_x_8/U3             | B v -> Y v   | OR2X1   | 0.115 |   0.297 |   -0.306 | 
     | s_x_8/U33            | C v -> Y ^   | NAND3X1 | 0.040 |   0.337 |   -0.266 | 
     | s_x_8/U32            | A ^ -> Y v   | INVX1   | 0.038 |   0.375 |   -0.228 | 
     | mux_64/U34           | A v -> Y ^   | MUX2X1  | 0.062 |   0.437 |   -0.166 | 
     | mux_64/U33           | A ^ -> Y v   | INVX1   | 0.025 |   0.462 |   -0.141 | 
     | regText/U100         | A v -> Y ^   | MUX2X1  | 0.055 |   0.516 |   -0.087 | 
     | regText/U99          | A ^ -> Y v   | INVX1   | 0.037 |   0.553 |   -0.049 | 
     | regText/\reg_reg[24] | D v          | DFFSR   | 0.000 |   0.554 |   -0.049 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[23]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.072
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.072 + 0.061 = 0.133
Initial Slack = totDel - AvailTime
Initial Slack = 0.133 - -0.899 = 1.032
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.056
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.072 - 0.000 * 0.072 / 0.133 - 0.056 + 0.885 + 0.000 + 0.000 - 0.006 = 0.895
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[23]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.157
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[23] ^ |        |       |   0.025 |   -0.147 | 
     | mux_64/U32           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |   -0.113 | 
     | mux_64/U31           | A v -> Y ^      | INVX1  | 0.038 |   0.096 |   -0.075 | 
     | regText/U98          | A ^ -> Y v      | MUX2X1 | 0.036 |   0.132 |   -0.040 | 
     | regText/U97          | A v -> Y ^      | INVX1  | 0.025 |   0.157 |   -0.014 | 
     | regText/\reg_reg[23] | D ^             | DFFSR  | 0.000 |   0.157 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[23]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.386
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.386 + 0.061 = 0.447
Initial Slack = totDel - AvailTime
Initial Slack = 0.447 - -0.899 = 1.346
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.346 - 1.328 = 0.019

External Virtual Buffering Adjustment(extVirBuf)= 0.287
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.386 - 0.019 * 0.386 / 0.447 - 0.287 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[30] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.447
  Slack Time                    0.461
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.461 | 
     | regText/\reg_reg[30] | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |   -0.314 | 
     | U255                 | A v -> Y v   | XOR2X1  | 0.061 |   0.207 |   -0.254 | 
     | s_x_7/U34            | C v -> Y ^   | NAND3X1 | 0.054 |   0.262 |   -0.199 | 
     | s_x_7/U33            | B ^ -> Y v   | NAND3X1 | 0.034 |   0.296 |   -0.165 | 
     | s_x_7/U32            | A v -> Y ^   | INVX1   | 0.020 |   0.315 |   -0.146 | 
     | mux_64/U32           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.348 |   -0.113 | 
     | mux_64/U31           | A v -> Y ^   | INVX1   | 0.037 |   0.386 |   -0.075 | 
     | regText/U98          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.421 |   -0.040 | 
     | regText/U97          | A v -> Y ^   | INVX1   | 0.025 |   0.447 |   -0.014 | 
     | regText/\reg_reg[23] | D ^          | DFFSR   | 0.000 |   0.447 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[23]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.090
Total delay(totDel): 0.101 + 0.090 = 0.191
Initial Slack = totDel - AvailTime
Initial Slack = 0.191 - -0.932 = 1.124
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.078
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.101 - 0.000 * 0.101 / 0.191 - 0.078 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[23]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.207
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[23] v |        |       |   0.016 |   -0.239 | 
     | mux_64/U32           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |   -0.179 | 
     | mux_64/U31           | A ^ -> Y v      | INVX1  | 0.042 |   0.117 |   -0.138 | 
     | regText/U98          | A v -> Y ^      | MUX2X1 | 0.056 |   0.173 |   -0.082 | 
     | regText/U97          | A ^ -> Y v      | INVX1  | 0.034 |   0.207 |   -0.047 | 
     | regText/\reg_reg[23] | D v             | DFFSR  | 0.000 |   0.207 |   -0.047 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[23]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.470
This Block's Segment Delay(segDel): 0.090
Total delay(totDel): 0.470 + 0.090 = 0.560
Initial Slack = totDel - AvailTime
Initial Slack = 0.560 - -0.932 = 1.492
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.492 - 1.328 = 0.165

External Virtual Buffering Adjustment(extVirBuf)= 0.258
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.470 - 0.165 * 0.470 / 0.560 - 0.258 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[31] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.560
  Slack Time                    0.607
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.607 | 
     | regText/\reg_reg[31] | CLK ^ -> Q v | DFFSR   | 0.143 |   0.143 |   -0.465 | 
     | U254                 | A v -> Y v   | XOR2X1  | 0.076 |   0.219 |   -0.388 | 
     | s_x_7/U3             | B v -> Y v   | OR2X1   | 0.066 |   0.285 |   -0.322 | 
     | s_x_7/U33            | C v -> Y ^   | NAND3X1 | 0.060 |   0.345 |   -0.262 | 
     | s_x_7/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.376 |   -0.231 | 
     | mux_64/U32           | A v -> Y ^   | MUX2X1  | 0.052 |   0.428 |   -0.179 | 
     | mux_64/U31           | A ^ -> Y v   | INVX1   | 0.042 |   0.470 |   -0.138 | 
     | regText/U98          | A v -> Y ^   | MUX2X1  | 0.056 |   0.526 |   -0.082 | 
     | regText/U97          | A ^ -> Y v   | INVX1   | 0.034 |   0.560 |   -0.047 | 
     | regText/\reg_reg[23] | D v          | DFFSR   | 0.000 |   0.560 |   -0.047 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[22]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.061 + 0.054 = 0.115
Initial Slack = totDel - AvailTime
Initial Slack = 0.115 - -0.899 = 1.014
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.115 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[22]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.139
  Slack Time                    0.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[22] ^ |        |       |   0.025 |   -0.129 | 
     | mux_64/U30           | B ^ -> Y v      | MUX2X1 | 0.039 |   0.064 |   -0.090 | 
     | mux_64/U29           | A v -> Y ^      | INVX1  | 0.022 |   0.086 |   -0.068 | 
     | regText/U96          | A ^ -> Y v      | MUX2X1 | 0.033 |   0.118 |   -0.035 | 
     | regText/U95          | A v -> Y ^      | INVX1  | 0.021 |   0.139 |   -0.014 | 
     | regText/\reg_reg[22] | D ^             | DFFSR  | 0.000 |   0.139 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[22]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.378
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.378 + 0.054 = 0.432
Initial Slack = totDel - AvailTime
Initial Slack = 0.432 - -0.899 = 1.332
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.332 - 1.328 = 0.004

External Virtual Buffering Adjustment(extVirBuf)= 0.291
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.378 - 0.004 * 0.378 / 0.432 - 0.291 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[26] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.432
  Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.446 | 
     | regText/\reg_reg[26] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.304 | 
     | U260                 | A v -> Y v   | XOR2X1  | 0.069 |   0.211 |   -0.235 | 
     | s_x_6/U34            | C v -> Y ^   | NAND3X1 | 0.063 |   0.274 |   -0.172 | 
     | s_x_6/U33            | B ^ -> Y v   | NAND3X1 | 0.026 |   0.300 |   -0.147 | 
     | s_x_6/U32            | A v -> Y ^   | INVX1   | 0.019 |   0.319 |   -0.128 | 
     | mux_64/U30           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.357 |   -0.090 | 
     | mux_64/U29           | A v -> Y ^   | INVX1   | 0.022 |   0.378 |   -0.068 | 
     | regText/U96          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.411 |   -0.035 | 
     | regText/U95          | A v -> Y ^   | INVX1   | 0.021 |   0.432 |   -0.014 | 
     | regText/\reg_reg[22] | D ^          | DFFSR   | 0.000 |   0.432 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[22]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.101
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.101 + 0.082 = 0.183
Initial Slack = totDel - AvailTime
Initial Slack = 0.183 - -0.930 = 1.113
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.079
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.101 - 0.000 * 0.101 / 0.183 - 0.079 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[22]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.199
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[22] v |        |       |   0.016 |   -0.228 | 
     | mux_64/U30           | B v -> Y ^      | MUX2X1 | 0.068 |   0.084 |   -0.160 | 
     | mux_64/U29           | A ^ -> Y v      | INVX1  | 0.033 |   0.117 |   -0.127 | 
     | regText/U96          | A v -> Y ^      | MUX2X1 | 0.051 |   0.168 |   -0.076 | 
     | regText/U95          | A ^ -> Y v      | INVX1  | 0.031 |   0.199 |   -0.046 | 
     | regText/\reg_reg[22] | D v             | DFFSR  | 0.000 |   0.199 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[22]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.428
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.428 + 0.082 = 0.510
Initial Slack = totDel - AvailTime
Initial Slack = 0.510 - -0.930 = 1.441
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.441 - 1.328 = 0.113

External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.428 - 0.113 * 0.428 / 0.510 - 0.259 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[27] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.510
  Slack Time                    0.556
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.556 | 
     | regText/\reg_reg[27] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.412 | 
     | U259                 | A v -> Y v   | XOR2X1  | 0.038 |   0.181 |   -0.374 | 
     | s_x_6/U35            | A v -> Y ^   | INVX1   | 0.057 |   0.238 |   -0.318 | 
     | s_x_6/U34            | B ^ -> Y v   | NAND3X1 | 0.022 |   0.260 |   -0.296 | 
     | s_x_6/U33            | B v -> Y ^   | NAND3X1 | 0.046 |   0.306 |   -0.250 | 
     | s_x_6/U32            | A ^ -> Y v   | INVX1   | 0.029 |   0.335 |   -0.221 | 
     | mux_64/U30           | A v -> Y ^   | MUX2X1  | 0.061 |   0.396 |   -0.160 | 
     | mux_64/U29           | A ^ -> Y v   | INVX1   | 0.033 |   0.428 |   -0.127 | 
     | regText/U96          | A v -> Y ^   | MUX2X1  | 0.051 |   0.479 |   -0.076 | 
     | regText/U95          | A ^ -> Y v   | INVX1   | 0.031 |   0.510 |   -0.046 | 
     | regText/\reg_reg[22] | D v          | DFFSR   | 0.000 |   0.510 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[21]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.050
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.050 + 0.061 = 0.111
Initial Slack = totDel - AvailTime
Initial Slack = 0.111 - -0.899 = 1.010
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.039
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.050 - 0.000 * 0.050 / 0.111 - 0.039 + 0.885 + 0.000 + 0.000 - 0.005 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[21]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.136
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[21] ^ |        |       |   0.025 |   -0.125 | 
     | mux_64/U28           | B ^ -> Y v      | MUX2X1 | 0.031 |   0.056 |   -0.094 | 
     | mux_64/U27           | A v -> Y ^      | INVX1  | 0.018 |   0.075 |   -0.076 | 
     | regText/U94          | A ^ -> Y v      | MUX2X1 | 0.035 |   0.110 |   -0.040 | 
     | regText/U93          | A v -> Y ^      | INVX1  | 0.026 |   0.136 |   -0.015 | 
     | regText/\reg_reg[21] | D ^             | DFFSR  | 0.000 |   0.136 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[21]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.362
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.362 + 0.061 = 0.424
Initial Slack = totDel - AvailTime
Initial Slack = 0.424 - -0.899 = 1.323
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.282
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.362 - 0.000 * 0.362 / 0.424 - 0.282 + 0.885 + 0.000 + 0.000 - 0.005 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[22] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.424
  Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.438 | 
     | regText/\reg_reg[22] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.289 | 
     | U264                 | A v -> Y v   | XOR2X1  | 0.063 |   0.212 |   -0.226 | 
     | s_x_5/U34            | C v -> Y ^   | NAND3X1 | 0.056 |   0.269 |   -0.170 | 
     | s_x_5/U33            | B ^ -> Y v   | NAND3X1 | 0.023 |   0.292 |   -0.146 | 
     | s_x_5/U32            | A v -> Y ^   | INVX1   | 0.022 |   0.314 |   -0.124 | 
     | mux_64/U28           | A ^ -> Y v   | MUX2X1  | 0.030 |   0.344 |   -0.094 | 
     | mux_64/U27           | A v -> Y ^   | INVX1   | 0.018 |   0.362 |   -0.076 | 
     | regText/U94          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.398 |   -0.040 | 
     | regText/U93          | A v -> Y ^   | INVX1   | 0.026 |   0.424 |   -0.015 | 
     | regText/\reg_reg[21] | D ^          | DFFSR   | 0.000 |   0.424 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[21]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.083
This Block's Segment Delay(segDel): 0.091
Total delay(totDel): 0.083 + 0.091 = 0.174
Initial Slack = totDel - AvailTime
Initial Slack = 0.174 - -0.932 = 1.107
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.065
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.083 - 0.000 * 0.083 / 0.174 - 0.065 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[21]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.190
  Slack Time                    0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[21] v |        |       |   0.016 |   -0.222 | 
     | mux_64/U28           | B v -> Y ^      | MUX2X1 | 0.054 |   0.070 |   -0.167 | 
     | mux_64/U27           | A ^ -> Y v      | INVX1  | 0.029 |   0.099 |   -0.138 | 
     | regText/U94          | A v -> Y ^      | MUX2X1 | 0.056 |   0.155 |   -0.083 | 
     | regText/U93          | A ^ -> Y v      | INVX1  | 0.035 |   0.190 |   -0.048 | 
     | regText/\reg_reg[21] | D v             | DFFSR  | 0.000 |   0.190 |   -0.047 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[21]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.428
This Block's Segment Delay(segDel): 0.091
Total delay(totDel): 0.428 + 0.091 = 0.519
Initial Slack = totDel - AvailTime
Initial Slack = 0.519 - -0.932 = 1.451
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.451 - 1.328 = 0.124

External Virtual Buffering Adjustment(extVirBuf)= 0.253
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.428 - 0.124 * 0.428 / 0.519 - 0.253 + 0.885 + 0.000 + 0.000 - 0.003 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[21] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.519
  Slack Time                    0.566
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.566 | 
     | regText/\reg_reg[21] | CLK ^ -> Q v | DFFSR   | 0.137 |   0.137 |   -0.429 | 
     | U265                 | A v -> Y ^   | XOR2X1  | 0.054 |   0.191 |   -0.375 | 
     | s_x_5/U21            | A ^ -> Y ^   | AND2X1  | 0.053 |   0.244 |   -0.322 | 
     | s_x_5/U34            | A ^ -> Y v   | NAND3X1 | 0.032 |   0.276 |   -0.290 | 
     | s_x_5/U33            | B v -> Y ^   | NAND3X1 | 0.045 |   0.321 |   -0.245 | 
     | s_x_5/U32            | A ^ -> Y v   | INVX1   | 0.031 |   0.352 |   -0.214 | 
     | mux_64/U28           | A v -> Y ^   | MUX2X1  | 0.046 |   0.399 |   -0.167 | 
     | mux_64/U27           | A ^ -> Y v   | INVX1   | 0.029 |   0.428 |   -0.138 | 
     | regText/U94          | A v -> Y ^   | MUX2X1  | 0.056 |   0.483 |   -0.083 | 
     | regText/U93          | A ^ -> Y v   | INVX1   | 0.035 |   0.518 |   -0.048 | 
     | regText/\reg_reg[21] | D v          | DFFSR   | 0.000 |   0.519 |   -0.047 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[20]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.051
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.051 + 0.061 = 0.112
Initial Slack = totDel - AvailTime
Initial Slack = 0.112 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.051 - 0.000 * 0.051 / 0.112 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[20]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[20] ^ |        |       |   0.025 |   -0.126 | 
     | mux_64/U26           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.094 | 
     | mux_64/U25           | A v -> Y ^      | INVX1  | 0.019 |   0.076 |   -0.075 | 
     | regText/U92          | A ^ -> Y v      | MUX2X1 | 0.032 |   0.108 |   -0.044 | 
     | regText/U91          | A v -> Y ^      | INVX1  | 0.029 |   0.137 |   -0.015 | 
     | regText/\reg_reg[20] | D ^             | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[20]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.370
This Block's Segment Delay(segDel): 0.061
Total delay(totDel): 0.370 + 0.061 = 0.431
Initial Slack = totDel - AvailTime
Initial Slack = 0.431 - -0.899 = 1.331
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.331 - 1.328 = 0.003

External Virtual Buffering Adjustment(extVirBuf)= 0.286
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.370 - 0.003 * 0.370 / 0.431 - 0.286 + 0.885 + 0.000 + 0.000 - 0.005 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[18] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.431
  Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.446 | 
     | regText/\reg_reg[18] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.296 | 
     | U269                 | A v -> Y v   | XOR2X1  | 0.063 |   0.212 |   -0.233 | 
     | s_x_4/U37            | S v -> Y v   | MUX2X1  | 0.044 |   0.256 |   -0.189 | 
     | s_x_4/U36            | A v -> Y ^   | INVX1   | 0.017 |   0.273 |   -0.172 | 
     | s_x_4/U33            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.298 |   -0.147 | 
     | s_x_4/U32            | A v -> Y ^   | INVX1   | 0.022 |   0.320 |   -0.125 | 
     | mux_64/U26           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.352 |   -0.094 | 
     | mux_64/U25           | A v -> Y ^   | INVX1   | 0.019 |   0.370 |   -0.075 | 
     | regText/U92          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.402 |   -0.044 | 
     | regText/U91          | A v -> Y ^   | INVX1   | 0.029 |   0.431 |   -0.015 | 
     | regText/\reg_reg[20] | D ^          | DFFSR   | 0.000 |   0.431 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[20]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.086
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.086 + 0.085 = 0.171
Initial Slack = totDel - AvailTime
Initial Slack = 0.171 - -0.934 = 1.105
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.086 - 0.000 * 0.086 / 0.171 - 0.067 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[20]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.187
  Slack Time                    0.236
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[20] v |        |       |   0.016 |   -0.220 | 
     | mux_64/U26           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.163 | 
     | mux_64/U25           | A ^ -> Y v      | INVX1  | 0.029 |   0.102 |   -0.134 | 
     | regText/U92          | A v -> Y ^      | MUX2X1 | 0.049 |   0.151 |   -0.085 | 
     | regText/U91          | A ^ -> Y v      | INVX1  | 0.036 |   0.187 |   -0.049 | 
     | regText/\reg_reg[20] | D v             | DFFSR  | 0.000 |   0.187 |   -0.049 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[20]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.049) = -0.934
Available budget after adjustments(AvailTime) = (0.000 - 0.934) = -0.934

External Segment Delay(extSegDel): 0.451
This Block's Segment Delay(segDel): 0.085
Total delay(totDel): 0.451 + 0.085 = 0.536
Initial Slack = totDel - AvailTime
Initial Slack = 0.536 - -0.934 = 1.470
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.470 - 1.328 = 0.142

External Virtual Buffering Adjustment(extVirBuf)= 0.258
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.451 - 0.142 * 0.451 / 0.536 - 0.258 + 0.885 + 0.000 + 0.000 - 0.003 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
= Required Time                -0.049
  Arrival Time                  0.536
  Slack Time                    0.585
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.585 | 
     | SM/\state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.447 | 
     | SM/U32               | A v -> Y v   | AND2X1  | 0.048 |   0.185 |   -0.399 | 
     | SM/U29               | B v -> Y ^   | AOI21X1 | 0.057 |   0.243 |   -0.342 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.087 |   0.330 |   -0.254 | 
     | mux_64/U26           | S v -> Y ^   | MUX2X1  | 0.092 |   0.422 |   -0.163 | 
     | mux_64/U25           | A ^ -> Y v   | INVX1   | 0.029 |   0.451 |   -0.134 | 
     | regText/U92          | A v -> Y ^   | MUX2X1  | 0.049 |   0.500 |   -0.085 | 
     | regText/U91          | A ^ -> Y v   | INVX1   | 0.036 |   0.535 |   -0.049 | 
     | regText/\reg_reg[20] | D v          | DFFSR   | 0.000 |   0.536 |   -0.049 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[19]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.068
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.068 + 0.053 = 0.121
Initial Slack = totDel - AvailTime
Initial Slack = 0.121 - -0.899 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.053
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.068 - 0.000 * 0.068 / 0.121 - 0.053 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[19]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.145
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[19] ^ |        |       |   0.025 |   -0.135 | 
     | mux_64/U22           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |   -0.101 | 
     | mux_64/U21           | A v -> Y ^      | INVX1  | 0.034 |   0.093 |   -0.067 | 
     | regText/U88          | A ^ -> Y v      | MUX2X1 | 0.033 |   0.125 |   -0.035 | 
     | regText/U87          | A v -> Y ^      | INVX1  | 0.020 |   0.145 |   -0.014 | 
     | regText/\reg_reg[19] | D ^             | DFFSR  | 0.000 |   0.145 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[19]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.375
This Block's Segment Delay(segDel): 0.053
Total delay(totDel): 0.375 + 0.053 = 0.427
Initial Slack = totDel - AvailTime
Initial Slack = 0.427 - -0.899 = 1.327
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.291
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.375 - 0.000 * 0.375 / 0.427 - 0.291 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[14] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.427
  Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.442 | 
     | regText/\reg_reg[14] | CLK ^ -> Q v | DFFSR   | 0.136 |   0.136 |   -0.306 | 
     | U273                 | A v -> Y v   | XOR2X1  | 0.063 |   0.199 |   -0.243 | 
     | s_x_3/U37            | S v -> Y v   | MUX2X1  | 0.044 |   0.243 |   -0.199 | 
     | s_x_3/U36            | A v -> Y ^   | INVX1   | 0.020 |   0.263 |   -0.178 | 
     | s_x_3/U33            | A ^ -> Y v   | NAND3X1 | 0.024 |   0.287 |   -0.155 | 
     | s_x_3/U32            | A v -> Y ^   | INVX1   | 0.021 |   0.308 |   -0.134 | 
     | mux_64/U22           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.341 |   -0.101 | 
     | mux_64/U21           | A v -> Y ^   | INVX1   | 0.034 |   0.375 |   -0.067 | 
     | regText/U88          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.407 |   -0.035 | 
     | regText/U87          | A v -> Y ^   | INVX1   | 0.020 |   0.427 |   -0.014 | 
     | regText/\reg_reg[19] | D ^          | DFFSR   | 0.000 |   0.427 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[19]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.098 + 0.081 = 0.180
Initial Slack = totDel - AvailTime
Initial Slack = 0.180 - -0.930 = 1.110
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.076
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.098 - 0.000 * 0.098 / 0.180 - 0.076 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[19]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.195
  Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[19] v |        |       |   0.016 |   -0.225 | 
     | mux_64/U22           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |   -0.165 | 
     | mux_64/U21           | A ^ -> Y v      | INVX1  | 0.039 |   0.114 |   -0.126 | 
     | regText/U88          | A v -> Y ^      | MUX2X1 | 0.050 |   0.165 |   -0.076 | 
     | regText/U87          | A ^ -> Y v      | INVX1  | 0.031 |   0.195 |   -0.045 | 
     | regText/\reg_reg[19] | D v             | DFFSR  | 0.000 |   0.195 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[19]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.446
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.446 + 0.081 = 0.527
Initial Slack = totDel - AvailTime
Initial Slack = 0.527 - -0.930 = 1.457
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.457 - 1.328 = 0.130

External Virtual Buffering Adjustment(extVirBuf)= 0.261
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.446 - 0.130 * 0.446 / 0.527 - 0.261 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[15] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.527
  Slack Time                    0.572
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.572 | 
     | regText/\reg_reg[15] | CLK ^ -> Q ^ | DFFSR   | 0.133 |   0.133 |   -0.439 | 
     | U272                 | A ^ -> Y v   | XOR2X1  | 0.032 |   0.165 |   -0.407 | 
     | s_x_3/U3             | B v -> Y v   | OR2X1   | 0.119 |   0.284 |   -0.288 | 
     | s_x_3/U33            | C v -> Y ^   | NAND3X1 | 0.041 |   0.325 |   -0.247 | 
     | s_x_3/U32            | A ^ -> Y v   | INVX1   | 0.030 |   0.356 |   -0.217 | 
     | mux_64/U22           | A v -> Y ^   | MUX2X1  | 0.052 |   0.407 |   -0.165 | 
     | mux_64/U21           | A ^ -> Y v   | INVX1   | 0.039 |   0.446 |   -0.126 | 
     | regText/U88          | A v -> Y ^   | MUX2X1  | 0.051 |   0.497 |   -0.076 | 
     | regText/U87          | A ^ -> Y v   | INVX1   | 0.031 |   0.527 |   -0.045 | 
     | regText/\reg_reg[19] | D v          | DFFSR   | 0.000 |   0.527 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[18]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.067
Total delay(totDel): 0.057 + 0.067 = 0.124
Initial Slack = totDel - AvailTime
Initial Slack = 0.124 - -0.898 = 1.021
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.124 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[18]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.148
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[18] ^ |        |       |   0.025 |   -0.136 | 
     | mux_64/U20           | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |   -0.102 | 
     | mux_64/U19           | A v -> Y ^      | INVX1  | 0.023 |   0.082 |   -0.079 | 
     | regText/U86          | A ^ -> Y v      | MUX2X1 | 0.033 |   0.115 |   -0.046 | 
     | regText/U85          | A v -> Y ^      | INVX1  | 0.033 |   0.148 |   -0.013 | 
     | regText/\reg_reg[18] | D ^             | DFFSR  | 0.000 |   0.148 |   -0.013 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[18]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.369
This Block's Segment Delay(segDel): 0.067
Total delay(totDel): 0.369 + 0.067 = 0.436
Initial Slack = totDel - AvailTime
Initial Slack = 0.436 - -0.898 = 1.334
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.334 - 1.328 = 0.006

External Virtual Buffering Adjustment(extVirBuf)= 0.283
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.369 - 0.006 * 0.369 / 0.436 - 0.283 + 0.885 + 0.000 + 0.000 - 0.006 = 0.960
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[10] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.436
  Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.449 | 
     | regText/\reg_reg[10] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.302 | 
     | U277                 | A v -> Y v   | XOR2X1  | 0.060 |   0.206 |   -0.243 | 
     | s_x_2/U34            | C v -> Y ^   | NAND3X1 | 0.050 |   0.256 |   -0.192 | 
     | s_x_2/U33            | B ^ -> Y v   | NAND3X1 | 0.027 |   0.283 |   -0.166 | 
     | s_x_2/U32            | A v -> Y ^   | INVX1   | 0.030 |   0.313 |   -0.135 | 
     | mux_64/U20           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.346 |   -0.102 | 
     | mux_64/U19           | A v -> Y ^   | INVX1   | 0.023 |   0.369 |   -0.079 | 
     | regText/U86          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.403 |   -0.046 | 
     | regText/U85          | A v -> Y ^   | INVX1   | 0.033 |   0.436 |   -0.013 | 
     | regText/\reg_reg[18] | D ^          | DFFSR   | 0.000 |   0.436 |   -0.013 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[18]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.051) = -0.936
Available budget after adjustments(AvailTime) = (0.000 - 0.936) = -0.936

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.092
Total delay(totDel): 0.091 + 0.092 = 0.183
Initial Slack = totDel - AvailTime
Initial Slack = 0.183 - -0.936 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.183 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[18]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.051
+ Phase Shift                   0.000
= Required Time                -0.051
  Arrival Time                  0.199
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[18] v |        |       |   0.016 |   -0.233 | 
     | mux_64/U20           | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |   -0.175 | 
     | mux_64/U19           | A ^ -> Y v      | INVX1  | 0.032 |   0.107 |   -0.142 | 
     | regText/U86          | A v -> Y ^      | MUX2X1 | 0.052 |   0.159 |   -0.090 | 
     | regText/U85          | A ^ -> Y v      | INVX1  | 0.039 |   0.198 |   -0.051 | 
     | regText/\reg_reg[18] | D v             | DFFSR  | 0.000 |   0.199 |   -0.051 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[18]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.051) = -0.936
Available budget after adjustments(AvailTime) = (0.000 - 0.936) = -0.936

External Segment Delay(extSegDel): 0.432
This Block's Segment Delay(segDel): 0.092
Total delay(totDel): 0.432 + 0.092 = 0.524
Initial Slack = totDel - AvailTime
Initial Slack = 0.524 - -0.936 = 1.460
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.460 - 1.328 = 0.132

External Virtual Buffering Adjustment(extVirBuf)= 0.251
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.432 - 0.132 * 0.432 / 0.524 - 0.251 + 0.885 + 0.000 + 0.000 - 0.004 = 0.953
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[10] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.051
+ Phase Shift                   0.000
= Required Time                -0.051
  Arrival Time                  0.524
  Slack Time                    0.575
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.575 | 
     | regText/\reg_reg[10] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.428 | 
     | U277                 | A v -> Y ^   | XOR2X1  | 0.083 |   0.230 |   -0.345 | 
     | s_x_2/U34            | C ^ -> Y v   | NAND3X1 | 0.034 |   0.263 |   -0.311 | 
     | s_x_2/U33            | B v -> Y ^   | NAND3X1 | 0.049 |   0.313 |   -0.262 | 
     | s_x_2/U32            | A ^ -> Y v   | INVX1   | 0.036 |   0.349 |   -0.226 | 
     | mux_64/U20           | A v -> Y ^   | MUX2X1  | 0.051 |   0.400 |   -0.175 | 
     | mux_64/U19           | A ^ -> Y v   | INVX1   | 0.032 |   0.432 |   -0.142 | 
     | regText/U86          | A v -> Y ^   | MUX2X1  | 0.052 |   0.485 |   -0.090 | 
     | regText/U85          | A ^ -> Y v   | INVX1   | 0.039 |   0.524 |   -0.051 | 
     | regText/\reg_reg[18] | D v          | DFFSR   | 0.000 |   0.524 |   -0.051 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[17]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.058
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.058 + 0.055 = 0.113
Initial Slack = totDel - AvailTime
Initial Slack = 0.113 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.058 - 0.000 * 0.058 / 0.113 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[17]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[17] ^ |        |       |   0.025 |   -0.127 | 
     | mux_64/U18           | B ^ -> Y v      | MUX2X1 | 0.036 |   0.061 |   -0.090 | 
     | mux_64/U17           | A v -> Y ^      | INVX1  | 0.021 |   0.082 |   -0.069 | 
     | regText/U84          | A ^ -> Y v      | MUX2X1 | 0.033 |   0.116 |   -0.036 | 
     | regText/U83          | A v -> Y ^      | INVX1  | 0.022 |   0.137 |   -0.014 | 
     | regText/\reg_reg[17] | D ^             | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[17]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.367
This Block's Segment Delay(segDel): 0.055
Total delay(totDel): 0.367 + 0.055 = 0.422
Initial Slack = totDel - AvailTime
Initial Slack = 0.422 - -0.899 = 1.322
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.286
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.367 - 0.000 * 0.367 / 0.422 - 0.286 + 0.885 + 0.000 + 0.000 - 0.006 = 0.961
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[6] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.422
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.437 | 
     | regText/\reg_reg[6]  | CLK ^ -> Q v | DFFSR   | 0.140 |   0.140 |   -0.296 | 
     | U218                 | A v -> Y v   | XOR2X1  | 0.062 |   0.202 |   -0.234 | 
     | s_x_1/U37            | S v -> Y v   | MUX2X1  | 0.045 |   0.248 |   -0.189 | 
     | s_x_1/U36            | A v -> Y ^   | INVX1   | 0.021 |   0.268 |   -0.168 | 
     | s_x_1/U33            | A ^ -> Y v   | NAND3X1 | 0.018 |   0.287 |   -0.150 | 
     | s_x_1/U32            | A v -> Y ^   | INVX1   | 0.024 |   0.311 |   -0.126 | 
     | mux_64/U18           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.346 |   -0.090 | 
     | mux_64/U17           | A v -> Y ^   | INVX1   | 0.021 |   0.367 |   -0.069 | 
     | regText/U84          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.401 |   -0.036 | 
     | regText/U83          | A v -> Y ^   | INVX1   | 0.022 |   0.422 |   -0.014 | 
     | regText/\reg_reg[17] | D ^          | DFFSR   | 0.000 |   0.422 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[17]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.095
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.095 + 0.084 = 0.179
Initial Slack = totDel - AvailTime
Initial Slack = 0.179 - -0.931 = 1.110
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.074
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.095 - 0.000 * 0.095 / 0.179 - 0.074 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[17]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.195
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[17] v |        |       |   0.016 |   -0.225 | 
     | mux_64/U18           | B v -> Y ^      | MUX2X1 | 0.064 |   0.079 |   -0.161 | 
     | mux_64/U17           | A ^ -> Y v      | INVX1  | 0.032 |   0.111 |   -0.130 | 
     | regText/U84          | A v -> Y ^      | MUX2X1 | 0.052 |   0.163 |   -0.077 | 
     | regText/U83          | A ^ -> Y v      | INVX1  | 0.031 |   0.195 |   -0.046 | 
     | regText/\reg_reg[17] | D v             | DFFSR  | 0.000 |   0.195 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[17]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.431
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.431 + 0.084 = 0.515
Initial Slack = totDel - AvailTime
Initial Slack = 0.515 - -0.931 = 1.446
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.446 - 1.328 = 0.118

External Virtual Buffering Adjustment(extVirBuf)= 0.258
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.431 - 0.118 * 0.431 / 0.515 - 0.258 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[7] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.515
  Slack Time                    0.560
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.560 | 
     | regText/\reg_reg[7]  | CLK ^ -> Q v | DFFSR   | 0.135 |   0.135 |   -0.426 | 
     | U217                 | A v -> Y v   | XOR2X1  | 0.035 |   0.170 |   -0.391 | 
     | s_x_1/U35            | A v -> Y ^   | INVX1   | 0.073 |   0.243 |   -0.318 | 
     | s_x_1/U34            | B ^ -> Y v   | NAND3X1 | 0.036 |   0.278 |   -0.282 | 
     | s_x_1/U33            | B v -> Y ^   | NAND3X1 | 0.037 |   0.315 |   -0.245 | 
     | s_x_1/U32            | A ^ -> Y v   | INVX1   | 0.028 |   0.344 |   -0.217 | 
     | mux_64/U18           | A v -> Y ^   | MUX2X1  | 0.056 |   0.399 |   -0.161 | 
     | mux_64/U17           | A ^ -> Y v   | INVX1   | 0.032 |   0.431 |   -0.130 | 
     | regText/U84          | A v -> Y ^   | MUX2X1  | 0.052 |   0.483 |   -0.077 | 
     | regText/U83          | A ^ -> Y v   | INVX1   | 0.031 |   0.515 |   -0.046 | 
     | regText/\reg_reg[17] | D v          | DFFSR   | 0.000 |   0.515 |   -0.046 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[16]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.052
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.052 + 0.052 = 0.104
Initial Slack = totDel - AvailTime
Initial Slack = 0.104 - -0.899 = 1.003
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.052 - 0.000 * 0.052 / 0.104 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[16]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[16] ^ |        |       |   0.025 |   -0.118 | 
     | mux_64/U16           | B ^ -> Y v      | MUX2X1 | 0.032 |   0.057 |   -0.086 | 
     | mux_64/U15           | A v -> Y ^      | INVX1  | 0.019 |   0.077 |   -0.066 | 
     | regText/U82          | A ^ -> Y v      | MUX2X1 | 0.031 |   0.108 |   -0.035 | 
     | regText/U81          | A v -> Y ^      | INVX1  | 0.021 |   0.128 |   -0.014 | 
     | regText/\reg_reg[16] | D ^             | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[16]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.379
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.379 + 0.052 = 0.431
Initial Slack = totDel - AvailTime
Initial Slack = 0.431 - -0.899 = 1.331
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.331 - 1.328 = 0.003

External Virtual Buffering Adjustment(extVirBuf)= 0.293
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.379 - 0.003 * 0.379 / 0.431 - 0.293 + 0.885 + 0.000 + 0.000 - 0.005 = 0.963
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[2] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.431
  Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.446 | 
     | regText/\reg_reg[2]  | CLK ^ -> Q v | DFFSR   | 0.149 |   0.150 |   -0.296 | 
     | U256                 | A v -> Y v   | XOR2X1  | 0.065 |   0.215 |   -0.231 | 
     | s_x_0/U35            | S v -> Y v   | MUX2X1  | 0.046 |   0.260 |   -0.185 | 
     | s_x_0/U34            | A v -> Y ^   | INVX1   | 0.021 |   0.281 |   -0.165 | 
     | s_x_0/U31            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.306 |   -0.140 | 
     | s_x_0/U30            | A v -> Y ^   | INVX1   | 0.023 |   0.329 |   -0.117 | 
     | mux_64/U16           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.360 |   -0.086 | 
     | mux_64/U15           | A v -> Y ^   | INVX1   | 0.019 |   0.379 |   -0.066 | 
     | regText/U82          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.410 |   -0.035 | 
     | regText/U81          | A v -> Y ^   | INVX1   | 0.021 |   0.431 |   -0.014 | 
     | regText/\reg_reg[16] | D ^          | DFFSR   | 0.000 |   0.431 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[16]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.086
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.086 + 0.078 = 0.164
Initial Slack = totDel - AvailTime
Initial Slack = 0.164 - -0.930 = 1.095
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.086 - 0.000 * 0.086 / 0.164 - 0.067 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[16]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.180
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[16] v |        |       |   0.016 |   -0.210 | 
     | mux_64/U16           | B v -> Y ^      | MUX2X1 | 0.056 |   0.072 |   -0.153 | 
     | mux_64/U15           | A ^ -> Y v      | INVX1  | 0.030 |   0.102 |   -0.124 | 
     | regText/U82          | A v -> Y ^      | MUX2X1 | 0.048 |   0.150 |   -0.076 | 
     | regText/U81          | A ^ -> Y v      | INVX1  | 0.030 |   0.180 |   -0.045 | 
     | regText/\reg_reg[16] | D v             | DFFSR  | 0.000 |   0.180 |   -0.045 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[16]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.422
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.422 + 0.078 = 0.500
Initial Slack = totDel - AvailTime
Initial Slack = 0.500 - -0.930 = 1.430
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.430 - 1.328 = 0.103

External Virtual Buffering Adjustment(extVirBuf)= 0.260
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.422 - 0.103 * 0.422 / 0.500 - 0.260 + 0.885 + 0.000 + 0.000 - 0.004 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (v) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q     (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.500
  Slack Time                    0.545
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.545 | 
     | SM/\state_reg[1]     | CLK ^ -> Q v | DFFSR   | 0.138 |   0.137 |   -0.408 | 
     | SM/U32               | A v -> Y v   | AND2X1  | 0.048 |   0.185 |   -0.360 | 
     | SM/U29               | B v -> Y ^   | AOI21X1 | 0.057 |   0.243 |   -0.303 | 
     | SM/U28               | A ^ -> Y v   | INVX1   | 0.087 |   0.330 |   -0.215 | 
     | mux_64/U16           | S v -> Y ^   | MUX2X1  | 0.062 |   0.392 |   -0.153 | 
     | mux_64/U15           | A ^ -> Y v   | INVX1   | 0.030 |   0.422 |   -0.124 | 
     | regText/U82          | A v -> Y ^   | MUX2X1  | 0.048 |   0.469 |   -0.076 | 
     | regText/U81          | A ^ -> Y v   | INVX1   | 0.030 |   0.500 |   -0.045 | 
     | regText/\reg_reg[16] | D v          | DFFSR   | 0.000 |   0.500 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[15]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.059
Total delay(totDel): 0.061 + 0.059 = 0.120
Initial Slack = totDel - AvailTime
Initial Slack = 0.120 - -0.899 = 1.020
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.048
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.120 - 0.048 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[15]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.145
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[15] ^ |        |       |   0.025 |   -0.135 | 
     | mux_64/U14           | B ^ -> Y v      | MUX2X1 | 0.035 |   0.060 |   -0.100 | 
     | mux_64/U13           | A v -> Y ^      | INVX1  | 0.026 |   0.086 |   -0.073 | 
     | regText/U80          | A ^ -> Y v      | MUX2X1 | 0.036 |   0.122 |   -0.038 | 
     | regText/U79          | A v -> Y ^      | INVX1  | 0.023 |   0.145 |   -0.014 | 
     | regText/\reg_reg[15] | D ^             | DFFSR  | 0.000 |   0.145 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[15]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.342
This Block's Segment Delay(segDel): 0.059
Total delay(totDel): 0.342 + 0.059 = 0.401
Initial Slack = totDel - AvailTime
Initial Slack = 0.401 - -0.899 = 1.300
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.266
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.342 - 0.000 * 0.342 / 0.401 - 0.266 + 0.885 + 0.000 + 0.000 - 0.006 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[60] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.401
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.415 | 
     | regText/\reg_reg[60] | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.268 | 
     | U222                 | A v -> Y v   | XOR2X1  | 0.065 |   0.213 |   -0.202 | 
     | s_x_15/U40           | A v -> Y ^   | OAI21X1 | 0.069 |   0.282 |   -0.134 | 
     | mux_64/U14           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.316 |   -0.100 | 
     | mux_64/U13           | A v -> Y ^   | INVX1   | 0.026 |   0.342 |   -0.073 | 
     | regText/U80          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.378 |   -0.038 | 
     | regText/U79          | A v -> Y ^   | INVX1   | 0.023 |   0.401 |   -0.014 | 
     | regText/\reg_reg[15] | D ^          | DFFSR   | 0.000 |   0.401 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[15]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.096
This Block's Segment Delay(segDel): 0.090
Total delay(totDel): 0.096 + 0.090 = 0.186
Initial Slack = totDel - AvailTime
Initial Slack = 0.186 - -0.931 = 1.117
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.074
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.096 - 0.000 * 0.096 / 0.186 - 0.074 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[15]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.201
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[15] v |        |       |   0.016 |   -0.232 | 
     | mux_64/U14           | B v -> Y ^      | MUX2X1 | 0.061 |   0.077 |   -0.171 | 
     | mux_64/U13           | A ^ -> Y v      | INVX1  | 0.035 |   0.111 |   -0.136 | 
     | regText/U80          | A v -> Y ^      | MUX2X1 | 0.057 |   0.168 |   -0.080 | 
     | regText/U79          | A ^ -> Y v      | INVX1  | 0.033 |   0.201 |   -0.046 | 
     | regText/\reg_reg[15] | D v             | DFFSR  | 0.000 |   0.201 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[15]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.379
This Block's Segment Delay(segDel): 0.090
Total delay(totDel): 0.379 + 0.090 = 0.469
Initial Slack = totDel - AvailTime
Initial Slack = 0.469 - -0.931 = 1.400
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.400 - 1.328 = 0.072

External Virtual Buffering Adjustment(extVirBuf)= 0.249
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.379 - 0.072 * 0.379 / 0.469 - 0.249 + 0.885 + 0.000 + 0.000 - 0.004 = 0.952
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[63] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.469
  Slack Time                    0.515
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.515 | 
     | regText/\reg_reg[63] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.376 | 
     | U219                 | A v -> Y v   | XOR2X1  | 0.072 |   0.211 |   -0.304 | 
     | s_x_15/U41           | S v -> Y ^   | MUX2X1  | 0.049 |   0.260 |   -0.255 | 
     | s_x_15/U40           | C ^ -> Y v   | OAI21X1 | 0.031 |   0.291 |   -0.224 | 
     | mux_64/U14           | A v -> Y ^   | MUX2X1  | 0.053 |   0.344 |   -0.171 | 
     | mux_64/U13           | A ^ -> Y v   | INVX1   | 0.035 |   0.379 |   -0.136 | 
     | regText/U80          | A v -> Y ^   | MUX2X1  | 0.057 |   0.435 |   -0.080 | 
     | regText/U79          | A ^ -> Y v   | INVX1   | 0.033 |   0.469 |   -0.046 | 
     | regText/\reg_reg[15] | D v          | DFFSR   | 0.000 |   0.469 |   -0.046 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[14]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.055 + 0.052 = 0.107
Initial Slack = totDel - AvailTime
Initial Slack = 0.107 - -0.899 = 1.006
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.107 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[14]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.131
  Slack Time                    0.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[14] ^ |        |       |   0.025 |   -0.121 | 
     | mux_64/U12           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.088 | 
     | mux_64/U11           | A v -> Y ^      | INVX1  | 0.022 |   0.080 |   -0.066 | 
     | regText/U78          | A ^ -> Y v      | MUX2X1 | 0.031 |   0.110 |   -0.035 | 
     | regText/U77          | A v -> Y ^      | INVX1  | 0.021 |   0.131 |   -0.014 | 
     | regText/\reg_reg[14] | D ^             | DFFSR  | 0.000 |   0.131 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[14]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.343
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.343 + 0.052 = 0.395
Initial Slack = totDel - AvailTime
Initial Slack = 0.395 - -0.899 = 1.294
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.267
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.343 - 0.000 * 0.343 / 0.395 - 0.267 + 0.885 + 0.000 + 0.000 - 0.006 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[56] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.395
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.409 | 
     | regText/\reg_reg[56] | CLK ^ -> Q v | DFFSR   | 0.151 |   0.151 |   -0.258 | 
     | U227                 | A v -> Y v   | XOR2X1  | 0.039 |   0.190 |   -0.219 | 
     | s_x_14/U40           | A v -> Y ^   | OAI21X1 | 0.099 |   0.289 |   -0.120 | 
     | mux_64/U12           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.321 |   -0.088 | 
     | mux_64/U11           | A v -> Y ^   | INVX1   | 0.022 |   0.343 |   -0.066 | 
     | regText/U78          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.374 |   -0.035 | 
     | regText/U77          | A v -> Y ^   | INVX1   | 0.021 |   0.395 |   -0.014 | 
     | regText/\reg_reg[14] | D ^          | DFFSR   | 0.000 |   0.395 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[14]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.089 + 0.078 = 0.166
Initial Slack = totDel - AvailTime
Initial Slack = 0.166 - -0.930 = 1.097
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.166 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[14]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.182
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[14] v |        |       |   0.016 |   -0.212 | 
     | mux_64/U12           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.155 | 
     | mux_64/U11           | A ^ -> Y v      | INVX1  | 0.031 |   0.105 |   -0.123 | 
     | regText/U78          | A v -> Y ^      | MUX2X1 | 0.047 |   0.152 |   -0.076 | 
     | regText/U77          | A ^ -> Y v      | INVX1  | 0.031 |   0.182 |   -0.046 | 
     | regText/\reg_reg[14] | D v             | DFFSR  | 0.000 |   0.182 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[14]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.360
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.360 + 0.078 = 0.437
Initial Slack = totDel - AvailTime
Initial Slack = 0.437 - -0.930 = 1.368
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.368 - 1.328 = 0.040

External Virtual Buffering Adjustment(extVirBuf)= 0.254
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.360 - 0.040 * 0.360 / 0.437 - 0.254 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[56] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.437
  Slack Time                    0.483
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.483 | 
     | regText/\reg_reg[56] | CLK ^ -> Q v | DFFSR   | 0.151 |   0.151 |   -0.332 | 
     | U227                 | A v -> Y ^   | XOR2X1  | 0.047 |   0.198 |   -0.285 | 
     | s_x_14/U40           | A ^ -> Y v   | OAI21X1 | 0.081 |   0.279 |   -0.204 | 
     | mux_64/U12           | A v -> Y ^   | MUX2X1  | 0.049 |   0.328 |   -0.155 | 
     | mux_64/U11           | A ^ -> Y v   | INVX1   | 0.032 |   0.360 |   -0.123 | 
     | regText/U78          | A v -> Y ^   | MUX2X1  | 0.047 |   0.407 |   -0.076 | 
     | regText/U77          | A ^ -> Y v   | INVX1   | 0.031 |   0.437 |   -0.046 | 
     | regText/\reg_reg[14] | D v          | DFFSR   | 0.000 |   0.437 |   -0.046 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[13]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.052
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.052 + 0.056 = 0.108
Initial Slack = totDel - AvailTime
Initial Slack = 0.108 - -0.899 = 1.007
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.052 - 0.000 * 0.052 / 0.108 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[13]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.132
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[13] ^ |        |       |   0.025 |   -0.122 | 
     | mux_64/U10           | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.089 | 
     | mux_64/U9            | A v -> Y ^      | INVX1  | 0.019 |   0.077 |   -0.070 | 
     | regText/U76          | A ^ -> Y v      | MUX2X1 | 0.033 |   0.110 |   -0.037 | 
     | regText/U75          | A v -> Y ^      | INVX1  | 0.022 |   0.132 |   -0.014 | 
     | regText/\reg_reg[13] | D ^             | DFFSR  | 0.000 |   0.132 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[13]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.325
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.325 + 0.056 = 0.381
Initial Slack = totDel - AvailTime
Initial Slack = 0.381 - -0.899 = 1.280
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.253
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.325 - 0.000 * 0.325 / 0.381 - 0.253 + 0.885 + 0.000 + 0.000 - 0.005 = 0.952
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[52] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.381
  Slack Time                    0.395
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.395 | 
     | regText/\reg_reg[52] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.257 | 
     | U231                 | A v -> Y v   | XOR2X1  | 0.036 |   0.174 |   -0.222 | 
     | s_x_13/U40           | A v -> Y ^   | OAI21X1 | 0.101 |   0.275 |   -0.121 | 
     | mux_64/U10           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.306 |   -0.089 | 
     | mux_64/U9            | A v -> Y ^   | INVX1   | 0.019 |   0.325 |   -0.070 | 
     | regText/U76          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.359 |   -0.037 | 
     | regText/U75          | A v -> Y ^   | INVX1   | 0.023 |   0.381 |   -0.014 | 
     | regText/\reg_reg[13] | D ^          | DFFSR   | 0.000 |   0.381 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[13]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.087 + 0.084 = 0.171
Initial Slack = totDel - AvailTime
Initial Slack = 0.171 - -0.931 = 1.102
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.171 - 0.067 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[13]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.187
  Slack Time                    0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[13] v |        |       |   0.016 |   -0.217 | 
     | mux_64/U10           | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.160 | 
     | mux_64/U9            | A ^ -> Y v      | INVX1  | 0.030 |   0.103 |   -0.130 | 
     | regText/U76          | A v -> Y ^      | MUX2X1 | 0.052 |   0.155 |   -0.078 | 
     | regText/U75          | A ^ -> Y v      | INVX1  | 0.032 |   0.187 |   -0.046 | 
     | regText/\reg_reg[13] | D v             | DFFSR  | 0.000 |   0.187 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[13]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.341
This Block's Segment Delay(segDel): 0.084
Total delay(totDel): 0.341 + 0.084 = 0.425
Initial Slack = totDel - AvailTime
Initial Slack = 0.425 - -0.931 = 1.356
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.356 - 1.328 = 0.029

External Virtual Buffering Adjustment(extVirBuf)= 0.247
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.341 - 0.029 * 0.341 / 0.425 - 0.247 + 0.885 + 0.000 + 0.000 - 0.003 = 0.953
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[52] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.425
  Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.471 | 
     | regText/\reg_reg[52] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.333 | 
     | U231                 | A v -> Y ^   | XOR2X1  | 0.043 |   0.181 |   -0.290 | 
     | s_x_13/U40           | A ^ -> Y v   | OAI21X1 | 0.081 |   0.262 |   -0.209 | 
     | mux_64/U10           | A v -> Y ^   | MUX2X1  | 0.050 |   0.311 |   -0.160 | 
     | mux_64/U9            | A ^ -> Y v   | INVX1   | 0.030 |   0.341 |   -0.130 | 
     | regText/U76          | A v -> Y ^   | MUX2X1  | 0.052 |   0.393 |   -0.078 | 
     | regText/U75          | A ^ -> Y v   | INVX1   | 0.032 |   0.425 |   -0.046 | 
     | regText/\reg_reg[13] | D v          | DFFSR   | 0.000 |   0.425 |   -0.046 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[12]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.057 + 0.057 = 0.113
Initial Slack = totDel - AvailTime
Initial Slack = 0.113 - -0.899 = 1.013
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.113 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[12]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.138
  Slack Time                    0.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[12] ^ |        |       |   0.025 |   -0.128 | 
     | mux_64/U8            | B ^ -> Y v      | MUX2X1 | 0.034 |   0.059 |   -0.094 | 
     | mux_64/U7            | A v -> Y ^      | INVX1  | 0.023 |   0.081 |   -0.071 | 
     | regText/U74          | A ^ -> Y v      | MUX2X1 | 0.032 |   0.113 |   -0.040 | 
     | regText/U73          | A v -> Y ^      | INVX1  | 0.025 |   0.138 |   -0.015 | 
     | regText/\reg_reg[12] | D ^             | DFFSR  | 0.000 |   0.138 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[12]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.342
This Block's Segment Delay(segDel): 0.057
Total delay(totDel): 0.342 + 0.057 = 0.399
Initial Slack = totDel - AvailTime
Initial Slack = 0.399 - -0.899 = 1.298
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.266
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.342 - 0.000 * 0.342 / 0.399 - 0.266 + 0.885 + 0.000 + 0.000 - 0.006 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[48] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.399
  Slack Time                    0.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.413 | 
     | regText/\reg_reg[48] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.265 | 
     | U236                 | A v -> Y v   | XOR2X1  | 0.065 |   0.214 |   -0.200 | 
     | s_x_12/U40           | A v -> Y ^   | OAI21X1 | 0.073 |   0.287 |   -0.127 | 
     | mux_64/U8            | A ^ -> Y v   | MUX2X1  | 0.033 |   0.320 |   -0.094 | 
     | mux_64/U7            | A v -> Y ^   | INVX1   | 0.023 |   0.342 |   -0.071 | 
     | regText/U74          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.374 |   -0.040 | 
     | regText/U73          | A v -> Y ^   | INVX1   | 0.025 |   0.399 |   -0.015 | 
     | regText/\reg_reg[12] | D ^          | DFFSR   | 0.000 |   0.399 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[12]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.091
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.091 + 0.082 = 0.174
Initial Slack = totDel - AvailTime
Initial Slack = 0.174 - -0.932 = 1.106
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.091 - 0.000 * 0.091 / 0.174 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[12]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.189
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[12] v |        |       |   0.016 |   -0.221 | 
     | mux_64/U8            | B v -> Y ^      | MUX2X1 | 0.059 |   0.075 |   -0.161 | 
     | mux_64/U7            | A ^ -> Y v      | INVX1  | 0.032 |   0.107 |   -0.129 | 
     | regText/U74          | A v -> Y ^      | MUX2X1 | 0.049 |   0.156 |   -0.081 | 
     | regText/U73          | A ^ -> Y v      | INVX1  | 0.033 |   0.189 |   -0.047 | 
     | regText/\reg_reg[12] | D v             | DFFSR  | 0.000 |   0.189 |   -0.047 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[12]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.394
This Block's Segment Delay(segDel): 0.082
Total delay(totDel): 0.394 + 0.082 = 0.477
Initial Slack = totDel - AvailTime
Initial Slack = 0.477 - -0.932 = 1.409
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.409 - 1.328 = 0.081

External Virtual Buffering Adjustment(extVirBuf)= 0.254
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.394 - 0.081 * 0.394 / 0.477 - 0.254 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[48] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.476
  Slack Time                    0.524
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.524 | 
     | regText/\reg_reg[48] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.375 | 
     | U236                 | A v -> Y ^   | XOR2X1  | 0.096 |   0.245 |   -0.279 | 
     | s_x_12/U40           | A ^ -> Y v   | OAI21X1 | 0.066 |   0.311 |   -0.213 | 
     | mux_64/U8            | A v -> Y ^   | MUX2X1  | 0.052 |   0.362 |   -0.161 | 
     | mux_64/U7            | A ^ -> Y v   | INVX1   | 0.032 |   0.394 |   -0.129 | 
     | regText/U74          | A v -> Y ^   | MUX2X1  | 0.049 |   0.443 |   -0.081 | 
     | regText/U73          | A ^ -> Y v   | INVX1   | 0.033 |   0.476 |   -0.047 | 
     | regText/\reg_reg[12] | D v          | DFFSR   | 0.000 |   0.476 |   -0.047 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[11]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.055
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.055 + 0.047 = 0.102
Initial Slack = totDel - AvailTime
Initial Slack = 0.102 - -0.899 = 1.002
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.055 - 0.000 * 0.055 / 0.102 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[11]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.127
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[11] ^ |        |       |   0.025 |   -0.116 | 
     | mux_64/U6            | B ^ -> Y v      | MUX2X1 | 0.033 |   0.058 |   -0.083 | 
     | mux_64/U5            | A v -> Y ^      | INVX1  | 0.022 |   0.079 |   -0.062 | 
     | regText/U72          | A ^ -> Y v      | MUX2X1 | 0.032 |   0.111 |   -0.030 | 
     | regText/U71          | A v -> Y ^      | INVX1  | 0.016 |   0.127 |   -0.014 | 
     | regText/\reg_reg[11] | D ^             | DFFSR  | 0.000 |   0.127 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[11]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.348
This Block's Segment Delay(segDel): 0.047
Total delay(totDel): 0.348 + 0.047 = 0.395
Initial Slack = totDel - AvailTime
Initial Slack = 0.395 - -0.899 = 1.294
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.270
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.348 - 0.000 * 0.348 / 0.395 - 0.270 + 0.885 + 0.000 + 0.000 - 0.006 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[44] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.395
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.409 | 
     | regText/\reg_reg[44] | CLK ^ -> Q v | DFFSR   | 0.143 |   0.143 |   -0.267 | 
     | U240                 | A v -> Y v   | XOR2X1  | 0.064 |   0.206 |   -0.203 | 
     | s_x_11/U40           | A v -> Y ^   | OAI21X1 | 0.086 |   0.292 |   -0.118 | 
     | mux_64/U6            | A ^ -> Y v   | MUX2X1  | 0.034 |   0.326 |   -0.083 | 
     | mux_64/U5            | A v -> Y ^   | INVX1   | 0.022 |   0.348 |   -0.062 | 
     | regText/U72          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.379 |   -0.030 | 
     | regText/U71          | A v -> Y ^   | INVX1   | 0.016 |   0.395 |   -0.014 | 
     | regText/\reg_reg[11] | D ^          | DFFSR   | 0.000 |   0.395 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[11]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.089 + 0.077 = 0.166
Initial Slack = totDel - AvailTime
Initial Slack = 0.166 - -0.928 = 1.094
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.166 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[11]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.181
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[11] v |        |       |   0.016 |   -0.209 | 
     | mux_64/U6            | B v -> Y ^      | MUX2X1 | 0.057 |   0.073 |   -0.151 | 
     | mux_64/U5            | A ^ -> Y v      | INVX1  | 0.031 |   0.104 |   -0.120 | 
     | regText/U72          | A v -> Y ^      | MUX2X1 | 0.050 |   0.154 |   -0.071 | 
     | regText/U71          | A ^ -> Y v      | INVX1  | 0.028 |   0.181 |   -0.043 | 
     | regText/\reg_reg[11] | D v             | DFFSR  | 0.000 |   0.181 |   -0.043 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[11]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.393
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.393 + 0.077 = 0.470
Initial Slack = totDel - AvailTime
Initial Slack = 0.470 - -0.928 = 1.398
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.398 - 1.328 = 0.071

External Virtual Buffering Adjustment(extVirBuf)= 0.260
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.393 - 0.071 * 0.393 / 0.470 - 0.260 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[44] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.470
  Slack Time                    0.513
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.513 | 
     | regText/\reg_reg[44] | CLK ^ -> Q v | DFFSR   | 0.143 |   0.143 |   -0.371 | 
     | U240                 | A v -> Y ^   | XOR2X1  | 0.095 |   0.238 |   -0.276 | 
     | s_x_11/U40           | A ^ -> Y v   | OAI21X1 | 0.074 |   0.312 |   -0.202 | 
     | mux_64/U6            | A v -> Y ^   | MUX2X1  | 0.050 |   0.362 |   -0.151 | 
     | mux_64/U5            | A ^ -> Y v   | INVX1   | 0.031 |   0.393 |   -0.120 | 
     | regText/U72          | A v -> Y ^   | MUX2X1  | 0.049 |   0.443 |   -0.071 | 
     | regText/U71          | A ^ -> Y v   | INVX1   | 0.028 |   0.470 |   -0.043 | 
     | regText/\reg_reg[11] | D v          | DFFSR   | 0.000 |   0.470 |   -0.043 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[10]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.067
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.067 + 0.052 = 0.119
Initial Slack = totDel - AvailTime
Initial Slack = 0.119 - -0.899 = 1.019
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.052
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.067 - 0.000 * 0.067 / 0.119 - 0.052 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[10]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.144
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[10] ^ |        |       |   0.025 |   -0.134 | 
     | mux_64/U4            | B ^ -> Y v      | MUX2X1 | 0.043 |   0.068 |   -0.090 | 
     | mux_64/U3            | A v -> Y ^      | INVX1  | 0.024 |   0.092 |   -0.067 | 
     | regText/U70          | A ^ -> Y v      | MUX2X1 | 0.031 |   0.123 |   -0.036 | 
     | regText/U69          | A v -> Y ^      | INVX1  | 0.021 |   0.144 |   -0.014 | 
     | regText/\reg_reg[10] | D ^             | DFFSR  | 0.000 |   0.144 |   -0.014 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[10]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.349
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.349 + 0.052 = 0.401
Initial Slack = totDel - AvailTime
Initial Slack = 0.401 - -0.899 = 1.300
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.271
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.349 - 0.000 * 0.349 / 0.401 - 0.271 + 0.885 + 0.000 + 0.000 - 0.006 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[40] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.401
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.415 | 
     | regText/\reg_reg[40] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.273 | 
     | U244                 | A v -> Y v   | XOR2X1  | 0.036 |   0.178 |   -0.237 | 
     | s_x_10/U40           | A v -> Y ^   | OAI21X1 | 0.104 |   0.283 |   -0.133 | 
     | mux_64/U4            | A ^ -> Y v   | MUX2X1  | 0.042 |   0.325 |   -0.090 | 
     | mux_64/U3            | A v -> Y ^   | INVX1   | 0.024 |   0.349 |   -0.067 | 
     | regText/U70          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.379 |   -0.036 | 
     | regText/U69          | A v -> Y ^   | INVX1   | 0.021 |   0.401 |   -0.014 | 
     | regText/\reg_reg[10] | D ^          | DFFSR   | 0.000 |   0.401 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[10]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.112
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.112 + 0.078 = 0.191
Initial Slack = totDel - AvailTime
Initial Slack = 0.191 - -0.931 = 1.121
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.087
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.112 - 0.000 * 0.112 / 0.191 - 0.087 + 0.885 + 0.000 + 0.000 - 0.004 = 0.906
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[10]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.207
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +------------------------------------------------------------------------------+ 
     |       Instance       |       Arc       |  Cell  | Delay | Arrival | Required | 
     |                      |                 |        |       |  Time   |   Time   | 
     |----------------------+-----------------+--------+-------+---------+----------| 
     |                      | plaintext[10] v |        |       |   0.016 |   -0.236 | 
     | mux_64/U4            | B v -> Y ^      | MUX2X1 | 0.076 |   0.092 |   -0.160 | 
     | mux_64/U3            | A ^ -> Y v      | INVX1  | 0.036 |   0.128 |   -0.124 | 
     | regText/U70          | A v -> Y ^      | MUX2X1 | 0.048 |   0.176 |   -0.077 | 
     | regText/U69          | A ^ -> Y v      | INVX1  | 0.031 |   0.207 |   -0.046 | 
     | regText/\reg_reg[10] | D v             | DFFSR  | 0.000 |   0.207 |   -0.046 | 
     +------------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[10]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.372
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.372 + 0.078 = 0.451
Initial Slack = totDel - AvailTime
Initial Slack = 0.451 - -0.931 = 1.381
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.381 - 1.328 = 0.054

External Virtual Buffering Adjustment(extVirBuf)= 0.255
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.372 - 0.054 * 0.372 / 0.451 - 0.255 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[40] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.450
  Slack Time                    0.496
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.496 | 
     | regText/\reg_reg[40] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.354 | 
     | U244                 | A v -> Y ^   | XOR2X1  | 0.044 |   0.186 |   -0.310 | 
     | s_x_10/U40           | A ^ -> Y v   | OAI21X1 | 0.081 |   0.267 |   -0.229 | 
     | mux_64/U4            | A v -> Y ^   | MUX2X1  | 0.069 |   0.336 |   -0.160 | 
     | mux_64/U3            | A ^ -> Y v   | INVX1   | 0.036 |   0.372 |   -0.124 | 
     | regText/U70          | A v -> Y ^   | MUX2X1  | 0.047 |   0.420 |   -0.077 | 
     | regText/U69          | A ^ -> Y v   | INVX1   | 0.031 |   0.450 |   -0.046 | 
     | regText/\reg_reg[10] | D v          | DFFSR   | 0.000 |   0.450 |   -0.046 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[9]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.071
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.071 + 0.051 = 0.122
Initial Slack = totDel - AvailTime
Initial Slack = 0.122 - -0.899 = 1.021
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.055
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.071 - 0.000 * 0.071 / 0.122 - 0.055 + 0.885 + 0.000 + 0.000 - 0.006 = 0.895
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[9]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.147
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[9] ^ |        |       |   0.025 |   -0.136 | 
     | mux_64/U128         | B ^ -> Y v     | MUX2X1 | 0.032 |   0.057 |   -0.104 | 
     | mux_64/U127         | A v -> Y ^     | INVX1  | 0.038 |   0.096 |   -0.065 | 
     | regText/U258        | A ^ -> Y v     | MUX2X1 | 0.032 |   0.127 |   -0.034 | 
     | regText/U257        | A v -> Y ^     | INVX1  | 0.019 |   0.146 |   -0.014 | 
     | regText/\reg_reg[9] | D ^            | DFFSR  | 0.000 |   0.147 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[9]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.347
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.347 + 0.051 = 0.398
Initial Slack = totDel - AvailTime
Initial Slack = 0.398 - -0.899 = 1.297
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.270
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.347 - 0.000 * 0.347 / 0.398 - 0.270 + 0.885 + 0.000 + 0.000 - 0.006 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[36] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.398
  Slack Time                    0.412
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.412 | 
     | regText/\reg_reg[36] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.266 | 
     | U249                 | A v -> Y v   | XOR2X1  | 0.067 |   0.213 |   -0.199 | 
     | s_x_9/U40            | A v -> Y ^   | OAI21X1 | 0.064 |   0.277 |   -0.135 | 
     | mux_64/U128          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.308 |   -0.104 | 
     | mux_64/U127          | A v -> Y ^   | INVX1   | 0.038 |   0.347 |   -0.065 | 
     | regText/U258         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.378 |   -0.034 | 
     | regText/U257         | A v -> Y ^   | INVX1   | 0.019 |   0.397 |   -0.014 | 
     | regText/\reg_reg[9]  | D ^          | DFFSR   | 0.000 |   0.398 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[9]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.098
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.098 + 0.079 = 0.176
Initial Slack = totDel - AvailTime
Initial Slack = 0.176 - -0.930 = 1.106
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.076
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.098 - 0.000 * 0.098 / 0.176 - 0.076 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[9]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.192
  Slack Time                    0.237
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[9] v |        |       |   0.016 |   -0.221 | 
     | mux_64/U128         | B v -> Y ^     | MUX2X1 | 0.056 |   0.072 |   -0.165 | 
     | mux_64/U127         | A ^ -> Y v     | INVX1  | 0.042 |   0.114 |   -0.123 | 
     | regText/U258        | A v -> Y ^     | MUX2X1 | 0.049 |   0.163 |   -0.074 | 
     | regText/U257        | A ^ -> Y v     | INVX1  | 0.030 |   0.192 |   -0.045 | 
     | regText/\reg_reg[9] | D v            | DFFSR  | 0.000 |   0.192 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[9]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.399
This Block's Segment Delay(segDel): 0.079
Total delay(totDel): 0.399 + 0.079 = 0.478
Initial Slack = totDel - AvailTime
Initial Slack = 0.478 - -0.930 = 1.407
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.407 - 1.328 = 0.080

External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.399 - 0.080 * 0.399 / 0.478 - 0.259 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D  (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[36] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.478
  Slack Time                    0.522
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.522 | 
     | regText/\reg_reg[36] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.376 | 
     | U249                 | A v -> Y ^   | XOR2X1  | 0.100 |   0.246 |   -0.276 | 
     | s_x_9/U40            | A ^ -> Y v   | OAI21X1 | 0.063 |   0.309 |   -0.213 | 
     | mux_64/U128          | A v -> Y ^   | MUX2X1  | 0.048 |   0.357 |   -0.165 | 
     | mux_64/U127          | A ^ -> Y v   | INVX1   | 0.042 |   0.399 |   -0.123 | 
     | regText/U258         | A v -> Y ^   | MUX2X1  | 0.049 |   0.448 |   -0.074 | 
     | regText/U257         | A ^ -> Y v   | INVX1   | 0.030 |   0.478 |   -0.045 | 
     | regText/\reg_reg[9]  | D v          | DFFSR   | 0.000 |   0.478 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[8]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.056
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.056 + 0.051 = 0.106
Initial Slack = totDel - AvailTime
Initial Slack = 0.106 - -0.899 = 1.006
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.043
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.056 - 0.000 * 0.056 / 0.106 - 0.043 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[8]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.131
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[8] ^ |        |       |   0.025 |   -0.121 | 
     | mux_64/U126         | B ^ -> Y v     | MUX2X1 | 0.033 |   0.057 |   -0.088 | 
     | mux_64/U125         | A v -> Y ^     | INVX1  | 0.023 |   0.080 |   -0.065 | 
     | regText/U256        | A ^ -> Y v     | MUX2X1 | 0.035 |   0.115 |   -0.030 | 
     | regText/U255        | A v -> Y ^     | INVX1  | 0.016 |   0.131 |   -0.014 | 
     | regText/\reg_reg[8] | D ^            | DFFSR  | 0.000 |   0.131 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[8]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.348
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.348 + 0.051 = 0.399
Initial Slack = totDel - AvailTime
Initial Slack = 0.399 - -0.899 = 1.298
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.271
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.348 - 0.000 * 0.348 / 0.399 - 0.271 + 0.885 + 0.000 + 0.000 - 0.006 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[32] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.399
  Slack Time                    0.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.413 | 
     | regText/\reg_reg[32] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.274 | 
     | U253                 | A v -> Y v   | XOR2X1  | 0.036 |   0.175 |   -0.238 | 
     | s_x_8/U40            | A v -> Y ^   | OAI21X1 | 0.117 |   0.293 |   -0.121 | 
     | mux_64/U126          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.325 |   -0.088 | 
     | mux_64/U125          | A v -> Y ^   | INVX1   | 0.023 |   0.348 |   -0.065 | 
     | regText/U256         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.383 |   -0.030 | 
     | regText/U255         | A v -> Y ^   | INVX1   | 0.016 |   0.399 |   -0.014 | 
     | regText/\reg_reg[8]  | D ^          | DFFSR   | 0.000 |   0.399 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[8]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.089
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.089 + 0.083 = 0.172
Initial Slack = totDel - AvailTime
Initial Slack = 0.172 - -0.928 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.069
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.089 - 0.000 * 0.089 / 0.172 - 0.069 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[8]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.188
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[8] v |        |       |   0.016 |   -0.215 | 
     | mux_64/U126         | B v -> Y ^     | MUX2X1 | 0.057 |   0.073 |   -0.158 | 
     | mux_64/U125         | A ^ -> Y v     | INVX1  | 0.032 |   0.105 |   -0.126 | 
     | regText/U256        | A v -> Y ^     | MUX2X1 | 0.055 |   0.160 |   -0.071 | 
     | regText/U255        | A ^ -> Y v     | INVX1  | 0.028 |   0.188 |   -0.043 | 
     | regText/\reg_reg[8] | D v            | DFFSR  | 0.000 |   0.188 |   -0.043 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[8]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.043) = -0.928
Available budget after adjustments(AvailTime) = (0.000 - 0.928) = -0.928

External Segment Delay(extSegDel): 0.352
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.352 + 0.083 = 0.435
Initial Slack = totDel - AvailTime
Initial Slack = 0.435 - -0.928 = 1.363
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.363 - 1.328 = 0.036

External Virtual Buffering Adjustment(extVirBuf)= 0.251
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.352 - 0.036 * 0.352 / 0.435 - 0.251 + 0.885 + 0.000 + 0.000 - 0.004 = 0.953
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D  (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[32] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.043
  Arrival Time                  0.435
  Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.478 | 
     | regText/\reg_reg[32] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.339 | 
     | U253                 | A v -> Y ^   | XOR2X1  | 0.044 |   0.183 |   -0.296 | 
     | s_x_8/U40            | A ^ -> Y v   | OAI21X1 | 0.088 |   0.271 |   -0.208 | 
     | mux_64/U126          | A v -> Y ^   | MUX2X1  | 0.049 |   0.320 |   -0.158 | 
     | mux_64/U125          | A ^ -> Y v   | INVX1   | 0.032 |   0.352 |   -0.126 | 
     | regText/U256         | A v -> Y ^   | MUX2X1  | 0.055 |   0.407 |   -0.071 | 
     | regText/U255         | A ^ -> Y v   | INVX1   | 0.028 |   0.435 |   -0.043 | 
     | regText/\reg_reg[8]  | D v          | DFFSR   | 0.000 |   0.435 |   -0.043 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[7]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.057
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.057 + 0.049 = 0.106
Initial Slack = totDel - AvailTime
Initial Slack = 0.106 - -0.899 = 1.005
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.044
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.057 - 0.000 * 0.057 / 0.106 - 0.044 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[7]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.131
  Slack Time                    0.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[7] ^ |        |       |   0.025 |   -0.120 | 
     | mux_64/U124         | B ^ -> Y v     | MUX2X1 | 0.033 |   0.058 |   -0.087 | 
     | mux_64/U123         | A v -> Y ^     | INVX1  | 0.024 |   0.082 |   -0.063 | 
     | regText/U254        | A ^ -> Y v     | MUX2X1 | 0.032 |   0.114 |   -0.031 | 
     | regText/U253        | A v -> Y ^     | INVX1  | 0.017 |   0.131 |   -0.014 | 
     | regText/\reg_reg[7] | D ^            | DFFSR  | 0.000 |   0.131 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[7]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.339
This Block's Segment Delay(segDel): 0.049
Total delay(totDel): 0.339 + 0.049 = 0.388
Initial Slack = totDel - AvailTime
Initial Slack = 0.388 - -0.899 = 1.287
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.263
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.339 - 0.000 * 0.339 / 0.388 - 0.263 + 0.885 + 0.000 + 0.000 - 0.006 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[28] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.388
  Slack Time                    0.402
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.402 | 
     | regText/\reg_reg[28] | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.257 | 
     | U258                 | A v -> Y v   | XOR2X1  | 0.073 |   0.219 |   -0.183 | 
     | s_x_7/U40            | A v -> Y ^   | OAI21X1 | 0.064 |   0.283 |   -0.119 | 
     | mux_64/U124          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.315 |   -0.087 | 
     | mux_64/U123          | A v -> Y ^   | INVX1   | 0.024 |   0.339 |   -0.063 | 
     | regText/U254         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.371 |   -0.031 | 
     | regText/U253         | A v -> Y ^   | INVX1   | 0.017 |   0.388 |   -0.014 | 
     | regText/\reg_reg[7]  | D ^          | DFFSR   | 0.000 |   0.388 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[7]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.090
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.090 + 0.078 = 0.168
Initial Slack = totDel - AvailTime
Initial Slack = 0.168 - -0.929 = 1.097
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.070
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.090 - 0.000 * 0.090 / 0.168 - 0.070 + 0.885 + 0.000 + 0.000 - 0.004 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[7]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.184
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[7] v |        |       |   0.016 |   -0.212 | 
     | mux_64/U124         | B v -> Y ^     | MUX2X1 | 0.057 |   0.073 |   -0.154 | 
     | mux_64/U123         | A ^ -> Y v     | INVX1  | 0.033 |   0.106 |   -0.121 | 
     | regText/U254        | A v -> Y ^     | MUX2X1 | 0.049 |   0.155 |   -0.072 | 
     | regText/U253        | A ^ -> Y v     | INVX1  | 0.029 |   0.184 |   -0.044 | 
     | regText/\reg_reg[7] | D v            | DFFSR  | 0.000 |   0.184 |   -0.044 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[7]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.044) = -0.929
Available budget after adjustments(AvailTime) = (0.000 - 0.929) = -0.929

External Segment Delay(extSegDel): 0.383
This Block's Segment Delay(segDel): 0.078
Total delay(totDel): 0.383 + 0.078 = 0.461
Initial Slack = totDel - AvailTime
Initial Slack = 0.461 - -0.929 = 1.390
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.390 - 1.328 = 0.062

External Virtual Buffering Adjustment(extVirBuf)= 0.258
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.383 - 0.062 * 0.383 / 0.461 - 0.258 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D  (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[31] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.044
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.461
  Slack Time                    0.505
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.505 | 
     | regText/\reg_reg[31] | CLK ^ -> Q v | DFFSR   | 0.143 |   0.143 |   -0.362 | 
     | U254                 | A v -> Y v   | XOR2X1  | 0.076 |   0.219 |   -0.286 | 
     | s_x_7/U41            | S v -> Y ^   | MUX2X1  | 0.055 |   0.273 |   -0.231 | 
     | s_x_7/U40            | C ^ -> Y v   | OAI21X1 | 0.027 |   0.301 |   -0.204 | 
     | mux_64/U124          | A v -> Y ^   | MUX2X1  | 0.049 |   0.350 |   -0.154 | 
     | mux_64/U123          | A ^ -> Y v   | INVX1   | 0.033 |   0.383 |   -0.121 | 
     | regText/U254         | A v -> Y ^   | MUX2X1  | 0.049 |   0.432 |   -0.072 | 
     | regText/U253         | A ^ -> Y v   | INVX1   | 0.029 |   0.461 |   -0.044 | 
     | regText/\reg_reg[7]  | D v          | DFFSR   | 0.000 |   0.461 |   -0.044 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[6]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.061 + 0.056 = 0.117
Initial Slack = totDel - AvailTime
Initial Slack = 0.117 - -0.899 = 1.017
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.048
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.117 - 0.048 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[6]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.142
  Slack Time                    0.156
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[6] ^ |        |       |   0.025 |   -0.132 | 
     | mux_64/U122         | B ^ -> Y v     | MUX2X1 | 0.036 |   0.060 |   -0.096 | 
     | mux_64/U121         | A v -> Y ^     | INVX1  | 0.025 |   0.086 |   -0.070 | 
     | regText/U252        | A ^ -> Y v     | MUX2X1 | 0.031 |   0.117 |   -0.040 | 
     | regText/U251        | A v -> Y ^     | INVX1  | 0.025 |   0.142 |   -0.014 | 
     | regText/\reg_reg[6] | D ^            | DFFSR  | 0.000 |   0.142 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[6]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.373
This Block's Segment Delay(segDel): 0.056
Total delay(totDel): 0.373 + 0.056 = 0.429
Initial Slack = totDel - AvailTime
Initial Slack = 0.429 - -0.899 = 1.328
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.328 - 1.328 = 0.001

External Virtual Buffering Adjustment(extVirBuf)= 0.289
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.373 - 0.001 * 0.373 / 0.429 - 0.289 + 0.885 + 0.000 + 0.000 - 0.006 = 0.962
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[40] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.429
  Slack Time                    0.443
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.443 | 
     | regKey/\reg_reg[40] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.297 | 
     | U262                | B v -> Y v   | XOR2X1  | 0.038 |   0.185 |   -0.259 | 
     | s_x_6/U40           | A v -> Y ^   | OAI21X1 | 0.126 |   0.311 |   -0.132 | 
     | mux_64/U122         | A ^ -> Y v   | MUX2X1  | 0.036 |   0.347 |   -0.096 | 
     | mux_64/U121         | A v -> Y ^   | INVX1   | 0.025 |   0.373 |   -0.070 | 
     | regText/U252        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.404 |   -0.040 | 
     | regText/U251        | A v -> Y ^   | INVX1   | 0.025 |   0.429 |   -0.014 | 
     | regText/\reg_reg[6] | D ^          | DFFSR   | 0.000 |   0.429 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[6]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.097 + 0.081 = 0.177
Initial Slack = totDel - AvailTime
Initial Slack = 0.177 - -0.932 = 1.110
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.075
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.097 - 0.000 * 0.097 / 0.177 - 0.075 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[6]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.193
  Slack Time                    0.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[6] v |        |       |   0.016 |   -0.225 | 
     | mux_64/U122         | B v -> Y ^     | MUX2X1 | 0.062 |   0.078 |   -0.162 | 
     | mux_64/U121         | A ^ -> Y v     | INVX1  | 0.034 |   0.112 |   -0.128 | 
     | regText/U252        | A v -> Y ^     | MUX2X1 | 0.047 |   0.160 |   -0.081 | 
     | regText/U251        | A ^ -> Y v     | INVX1  | 0.033 |   0.193 |   -0.048 | 
     | regText/\reg_reg[6] | D v            | DFFSR  | 0.000 |   0.193 |   -0.047 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[6]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.047) = -0.932
Available budget after adjustments(AvailTime) = (0.000 - 0.932) = -0.932

External Segment Delay(extSegDel): 0.381
This Block's Segment Delay(segDel): 0.081
Total delay(totDel): 0.381 + 0.081 = 0.461
Initial Slack = totDel - AvailTime
Initial Slack = 0.461 - -0.932 = 1.394
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.394 - 1.328 = 0.066

External Virtual Buffering Adjustment(extVirBuf)= 0.253
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.381 - 0.066 * 0.381 / 0.461 - 0.253 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D  (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[24] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.047
+ Phase Shift                   0.000
= Required Time                -0.047
  Arrival Time                  0.461
  Slack Time                    0.509
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.509 | 
     | regText/\reg_reg[24] | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |   -0.362 | 
     | U262                 | A v -> Y ^   | XOR2X1  | 0.046 |   0.193 |   -0.316 | 
     | s_x_6/U40            | A ^ -> Y v   | OAI21X1 | 0.098 |   0.291 |   -0.218 | 
     | mux_64/U122          | A v -> Y ^   | MUX2X1  | 0.055 |   0.346 |   -0.162 | 
     | mux_64/U121          | A ^ -> Y v   | INVX1   | 0.034 |   0.381 |   -0.128 | 
     | regText/U252         | A v -> Y ^   | MUX2X1  | 0.047 |   0.428 |   -0.081 | 
     | regText/U251         | A ^ -> Y v   | INVX1   | 0.033 |   0.461 |   -0.048 | 
     | regText/\reg_reg[6]  | D v          | DFFSR   | 0.000 |   0.461 |   -0.047 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[5]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.066
This Block's Segment Delay(segDel): 0.058
Total delay(totDel): 0.066 + 0.058 = 0.124
Initial Slack = totDel - AvailTime
Initial Slack = 0.124 - -0.899 = 1.023
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.051
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.066 - 0.000 * 0.066 / 0.124 - 0.051 + 0.885 + 0.000 + 0.000 - 0.006 = 0.894
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[5]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.149
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[5] ^ |        |       |   0.025 |   -0.138 | 
     | mux_64/U112         | B ^ -> Y v     | MUX2X1 | 0.038 |   0.062 |   -0.101 | 
     | mux_64/U111         | A v -> Y ^     | INVX1  | 0.028 |   0.090 |   -0.073 | 
     | regText/U242        | A ^ -> Y v     | MUX2X1 | 0.031 |   0.122 |   -0.041 | 
     | regText/U241        | A v -> Y ^     | INVX1  | 0.027 |   0.148 |   -0.015 | 
     | regText/\reg_reg[5] | D ^            | DFFSR  | 0.000 |   0.149 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[5]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.333
This Block's Segment Delay(segDel): 0.058
Total delay(totDel): 0.333 + 0.058 = 0.391
Initial Slack = totDel - AvailTime
Initial Slack = 0.391 - -0.899 = 1.291
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.259
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.333 - 0.000 * 0.333 / 0.391 - 0.259 + 0.885 + 0.000 + 0.000 - 0.006 = 0.953
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (^) checked with rising edge of 'clk'
Beginpoint: regKey/\reg_reg[36] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.391
  Slack Time                    0.406
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.406 | 
     | regKey/\reg_reg[36] | CLK ^ -> Q ^ | DFFSR   | 0.137 |   0.137 |   -0.269 | 
     | U266                | B ^ -> Y v   | XOR2X1  | 0.068 |   0.205 |   -0.201 | 
     | s_x_5/U40           | A v -> Y ^   | OAI21X1 | 0.064 |   0.268 |   -0.137 | 
     | mux_64/U112         | A ^ -> Y v   | MUX2X1  | 0.037 |   0.305 |   -0.101 | 
     | mux_64/U111         | A v -> Y ^   | INVX1   | 0.028 |   0.333 |   -0.073 | 
     | regText/U242        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.364 |   -0.041 | 
     | regText/U241        | A v -> Y ^   | INVX1   | 0.027 |   0.391 |   -0.015 | 
     | regText/\reg_reg[5] | D ^          | DFFSR   | 0.000 |   0.391 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[5]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.102
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.102 + 0.083 = 0.185
Initial Slack = totDel - AvailTime
Initial Slack = 0.185 - -0.933 = 1.118
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.079
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.102 - 0.000 * 0.102 / 0.185 - 0.079 + 0.885 + 0.000 + 0.000 - 0.004 = 0.904
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[5]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.201
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[5] v |        |       |   0.016 |   -0.233 | 
     | mux_64/U112         | B v -> Y ^     | MUX2X1 | 0.066 |   0.082 |   -0.167 | 
     | mux_64/U111         | A ^ -> Y v     | INVX1  | 0.036 |   0.118 |   -0.131 | 
     | regText/U242        | A v -> Y ^     | MUX2X1 | 0.049 |   0.167 |   -0.083 | 
     | regText/U241        | A ^ -> Y v     | INVX1  | 0.034 |   0.201 |   -0.048 | 
     | regText/\reg_reg[5] | D v            | DFFSR  | 0.000 |   0.201 |   -0.048 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[5]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.048) = -0.933
Available budget after adjustments(AvailTime) = (0.000 - 0.933) = -0.933

External Segment Delay(extSegDel): 0.399
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.399 + 0.083 = 0.482
Initial Slack = totDel - AvailTime
Initial Slack = 0.482 - -0.933 = 1.415
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.415 - 1.328 = 0.088

External Virtual Buffering Adjustment(extVirBuf)= 0.254
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.399 - 0.088 * 0.399 / 0.482 - 0.254 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D  (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[20] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.048
  Arrival Time                  0.482
  Slack Time                    0.530
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.530 | 
     | regText/\reg_reg[20] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.388 | 
     | U266                 | A v -> Y ^   | XOR2X1  | 0.099 |   0.241 |   -0.289 | 
     | s_x_5/U40            | A ^ -> Y v   | OAI21X1 | 0.063 |   0.305 |   -0.226 | 
     | mux_64/U112          | A v -> Y ^   | MUX2X1  | 0.058 |   0.363 |   -0.167 | 
     | mux_64/U111          | A ^ -> Y v   | INVX1   | 0.036 |   0.399 |   -0.131 | 
     | regText/U242         | A v -> Y ^   | MUX2X1  | 0.049 |   0.448 |   -0.083 | 
     | regText/U241         | A ^ -> Y v   | INVX1   | 0.034 |   0.482 |   -0.048 | 
     | regText/\reg_reg[5]  | D v          | DFFSR   | 0.000 |   0.482 |   -0.048 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[4]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.054
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.054 + 0.054 = 0.108
Initial Slack = totDel - AvailTime
Initial Slack = 0.108 - -0.899 = 1.008
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.042
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.054 - 0.000 * 0.054 / 0.108 - 0.042 + 0.885 + 0.000 + 0.000 - 0.006 = 0.891
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[4]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.133
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[4] ^ |        |       |   0.025 |   -0.123 | 
     | mux_64/U90          | B ^ -> Y v     | MUX2X1 | 0.032 |   0.056 |   -0.091 | 
     | mux_64/U89          | A v -> Y ^     | INVX1  | 0.023 |   0.079 |   -0.068 | 
     | regText/U220        | A ^ -> Y v     | MUX2X1 | 0.033 |   0.112 |   -0.035 | 
     | regText/U219        | A v -> Y ^     | INVX1  | 0.021 |   0.133 |   -0.014 | 
     | regText/\reg_reg[4] | D ^            | DFFSR  | 0.000 |   0.133 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[4]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.347
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.347 + 0.054 = 0.400
Initial Slack = totDel - AvailTime
Initial Slack = 0.400 - -0.899 = 1.300
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.270
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.347 - 0.000 * 0.347 / 0.400 - 0.270 + 0.885 + 0.000 + 0.000 - 0.006 = 0.956
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[16] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.400
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.415 | 
     | regText/\reg_reg[16] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.265 | 
     | U271                 | A v -> Y v   | XOR2X1  | 0.039 |   0.188 |   -0.227 | 
     | s_x_4/U40            | A v -> Y ^   | OAI21X1 | 0.105 |   0.293 |   -0.121 | 
     | mux_64/U90           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.324 |   -0.091 | 
     | mux_64/U89           | A v -> Y ^   | INVX1   | 0.023 |   0.346 |   -0.068 | 
     | regText/U220         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.379 |   -0.035 | 
     | regText/U219         | A v -> Y ^   | INVX1   | 0.021 |   0.400 |   -0.014 | 
     | regText/\reg_reg[4]  | D ^          | DFFSR   | 0.000 |   0.400 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[4]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.087
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.087 + 0.083 = 0.169
Initial Slack = totDel - AvailTime
Initial Slack = 0.169 - -0.930 = 1.099
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.087 - 0.000 * 0.087 / 0.169 - 0.067 + 0.885 + 0.000 + 0.000 - 0.004 = 0.900
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[4]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.185
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[4] v |        |       |   0.016 |   -0.214 | 
     | mux_64/U90          | B v -> Y ^     | MUX2X1 | 0.055 |   0.071 |   -0.160 | 
     | mux_64/U89          | A ^ -> Y v     | INVX1  | 0.032 |   0.102 |   -0.128 | 
     | regText/U220        | A v -> Y ^     | MUX2X1 | 0.051 |   0.154 |   -0.077 | 
     | regText/U219        | A ^ -> Y v     | INVX1  | 0.031 |   0.185 |   -0.046 | 
     | regText/\reg_reg[4] | D v            | DFFSR  | 0.000 |   0.185 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[4]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.359
This Block's Segment Delay(segDel): 0.083
Total delay(totDel): 0.359 + 0.083 = 0.442
Initial Slack = totDel - AvailTime
Initial Slack = 0.442 - -0.930 = 1.372
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.372 - 1.328 = 0.045

External Virtual Buffering Adjustment(extVirBuf)= 0.251
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.359 - 0.045 * 0.359 / 0.442 - 0.251 + 0.885 + 0.000 + 0.000 - 0.004 = 0.953
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D  (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[16] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.442
  Slack Time                    0.487
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.487 | 
     | regText/\reg_reg[16] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.338 | 
     | U271                 | A v -> Y ^   | XOR2X1  | 0.046 |   0.195 |   -0.292 | 
     | s_x_4/U40            | A ^ -> Y v   | OAI21X1 | 0.085 |   0.281 |   -0.207 | 
     | mux_64/U90           | A v -> Y ^   | MUX2X1  | 0.047 |   0.328 |   -0.160 | 
     | mux_64/U89           | A ^ -> Y v   | INVX1   | 0.032 |   0.359 |   -0.128 | 
     | regText/U220         | A v -> Y ^   | MUX2X1  | 0.051 |   0.411 |   -0.077 | 
     | regText/U219         | A ^ -> Y v   | INVX1   | 0.031 |   0.442 |   -0.046 | 
     | regText/\reg_reg[4]  | D v          | DFFSR   | 0.000 |   0.442 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[3]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.061
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.061 + 0.051 = 0.112
Initial Slack = totDel - AvailTime
Initial Slack = 0.112 - -0.899 = 1.012
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.047
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.061 - 0.000 * 0.061 / 0.112 - 0.047 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[3]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.137
  Slack Time                    0.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[3] ^ |        |       |   0.025 |   -0.126 | 
     | mux_64/U68          | B ^ -> Y v     | MUX2X1 | 0.032 |   0.057 |   -0.094 | 
     | mux_64/U67          | A v -> Y ^     | INVX1  | 0.028 |   0.086 |   -0.066 | 
     | regText/U198        | A ^ -> Y v     | MUX2X1 | 0.031 |   0.116 |   -0.035 | 
     | regText/U197        | A v -> Y ^     | INVX1  | 0.021 |   0.137 |   -0.014 | 
     | regText/\reg_reg[3] | D ^            | DFFSR  | 0.000 |   0.137 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[3]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.353
This Block's Segment Delay(segDel): 0.051
Total delay(totDel): 0.353 + 0.051 = 0.404
Initial Slack = totDel - AvailTime
Initial Slack = 0.404 - -0.899 = 1.303
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.274
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.353 - 0.000 * 0.353 / 0.404 - 0.274 + 0.885 + 0.000 + 0.000 - 0.006 = 0.957
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[12] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.404
  Slack Time                    0.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.418 | 
     | regText/\reg_reg[12] | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.270 | 
     | U275                 | A v -> Y v   | XOR2X1  | 0.069 |   0.218 |   -0.201 | 
     | s_x_3/U40            | A v -> Y ^   | OAI21X1 | 0.075 |   0.292 |   -0.126 | 
     | mux_64/U68           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.324 |   -0.094 | 
     | mux_64/U67           | A v -> Y ^   | INVX1   | 0.028 |   0.353 |   -0.066 | 
     | regText/U198         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.383 |   -0.035 | 
     | regText/U197         | A v -> Y ^   | INVX1   | 0.021 |   0.404 |   -0.014 | 
     | regText/\reg_reg[3]  | D ^          | DFFSR   | 0.000 |   0.404 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[3]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.092
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.092 + 0.077 = 0.169
Initial Slack = totDel - AvailTime
Initial Slack = 0.169 - -0.930 = 1.100
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.071
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.092 - 0.000 * 0.092 / 0.169 - 0.071 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[3]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.185
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[3] v |        |       |   0.016 |   -0.214 | 
     | mux_64/U68          | B v -> Y ^     | MUX2X1 | 0.056 |   0.072 |   -0.158 | 
     | mux_64/U67          | A ^ -> Y v     | INVX1  | 0.035 |   0.108 |   -0.123 | 
     | regText/U198        | A v -> Y ^     | MUX2X1 | 0.047 |   0.155 |   -0.076 | 
     | regText/U197        | A ^ -> Y v     | INVX1  | 0.030 |   0.185 |   -0.045 | 
     | regText/\reg_reg[3] | D v            | DFFSR  | 0.000 |   0.185 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[3]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.387
This Block's Segment Delay(segDel): 0.077
Total delay(totDel): 0.387 + 0.077 = 0.464
Initial Slack = totDel - AvailTime
Initial Slack = 0.464 - -0.930 = 1.395
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.395 - 1.328 = 0.067

External Virtual Buffering Adjustment(extVirBuf)= 0.257
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.387 - 0.067 * 0.387 / 0.464 - 0.257 + 0.885 + 0.000 + 0.000 - 0.004 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D  (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[15] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.464
  Slack Time                    0.510
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.510 | 
     | regText/\reg_reg[15] | CLK ^ -> Q ^ | DFFSR   | 0.133 |   0.133 |   -0.376 | 
     | U272                 | A ^ -> Y v   | XOR2X1  | 0.032 |   0.165 |   -0.345 | 
     | s_x_3/U41            | S v -> Y ^   | MUX2X1  | 0.105 |   0.269 |   -0.240 | 
     | s_x_3/U40            | C ^ -> Y v   | OAI21X1 | 0.034 |   0.303 |   -0.207 | 
     | mux_64/U68           | A v -> Y ^   | MUX2X1  | 0.049 |   0.352 |   -0.158 | 
     | mux_64/U67           | A ^ -> Y v   | INVX1   | 0.035 |   0.387 |   -0.123 | 
     | regText/U198         | A v -> Y ^   | MUX2X1  | 0.047 |   0.434 |   -0.076 | 
     | regText/U197         | A ^ -> Y v   | INVX1   | 0.030 |   0.464 |   -0.045 | 
     | regText/\reg_reg[3]  | D v          | DFFSR   | 0.000 |   0.464 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[2]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.062
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.062 + 0.054 = 0.116
Initial Slack = totDel - AvailTime
Initial Slack = 0.116 - -0.899 = 1.015
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.048
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.062 - 0.000 * 0.062 / 0.116 - 0.048 + 0.885 + 0.000 + 0.000 - 0.006 = 0.893
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[2]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.140
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[2] ^ |        |       |   0.025 |   -0.130 | 
     | mux_64/U46          | B ^ -> Y v     | MUX2X1 | 0.033 |   0.057 |   -0.097 | 
     | mux_64/U45          | A v -> Y ^     | INVX1  | 0.029 |   0.086 |   -0.068 | 
     | regText/U112        | A ^ -> Y v     | MUX2X1 | 0.031 |   0.117 |   -0.038 | 
     | regText/U111        | A v -> Y ^     | INVX1  | 0.023 |   0.140 |   -0.014 | 
     | regText/\reg_reg[2] | D ^            | DFFSR  | 0.000 |   0.140 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[2]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.341
This Block's Segment Delay(segDel): 0.054
Total delay(totDel): 0.341 + 0.054 = 0.395
Initial Slack = totDel - AvailTime
Initial Slack = 0.395 - -0.899 = 1.294
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.265
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.341 - 0.000 * 0.341 / 0.395 - 0.265 + 0.885 + 0.000 + 0.000 - 0.006 = 0.955
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[8] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.395
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.409 | 
     | regText/\reg_reg[8] | CLK ^ -> Q v | DFFSR   | 0.141 |   0.141 |   -0.268 | 
     | U216                | A v -> Y v   | XOR2X1  | 0.062 |   0.203 |   -0.206 | 
     | s_x_2/U40           | A v -> Y ^   | OAI21X1 | 0.076 |   0.279 |   -0.130 | 
     | mux_64/U46          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.312 |   -0.097 | 
     | mux_64/U45          | A v -> Y ^   | INVX1   | 0.029 |   0.341 |   -0.068 | 
     | regText/U112        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.372 |   -0.038 | 
     | regText/U111        | A v -> Y ^   | INVX1   | 0.023 |   0.395 |   -0.014 | 
     | regText/\reg_reg[2] | D ^          | DFFSR   | 0.000 |   0.395 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[2]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.093
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.093 + 0.080 = 0.172
Initial Slack = totDel - AvailTime
Initial Slack = 0.172 - -0.931 = 1.104
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.072
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.093 - 0.000 * 0.093 / 0.172 - 0.072 + 0.885 + 0.000 + 0.000 - 0.004 = 0.902
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[2]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.188
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[2] v |        |       |   0.016 |   -0.219 | 
     | mux_64/U46          | B v -> Y ^     | MUX2X1 | 0.057 |   0.073 |   -0.162 | 
     | mux_64/U45          | A ^ -> Y v     | INVX1  | 0.036 |   0.109 |   -0.126 | 
     | regText/U112        | A v -> Y ^     | MUX2X1 | 0.048 |   0.156 |   -0.079 | 
     | regText/U111        | A ^ -> Y v     | INVX1  | 0.032 |   0.188 |   -0.047 | 
     | regText/\reg_reg[2] | D v            | DFFSR  | 0.000 |   0.188 |   -0.046 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[2]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.046) = -0.931
Available budget after adjustments(AvailTime) = (0.000 - 0.931) = -0.931

External Segment Delay(extSegDel): 0.386
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.386 + 0.080 = 0.466
Initial Slack = totDel - AvailTime
Initial Slack = 0.466 - -0.931 = 1.397
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.397 - 1.328 = 0.070

External Virtual Buffering Adjustment(extVirBuf)= 0.255
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.386 - 0.070 * 0.386 / 0.466 - 0.255 + 0.885 + 0.000 + 0.000 - 0.004 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[8] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.046
+ Phase Shift                   0.000
= Required Time                -0.046
  Arrival Time                  0.466
  Slack Time                    0.512
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.512 | 
     | regText/\reg_reg[8] | CLK ^ -> Q v | DFFSR   | 0.141 |   0.141 |   -0.372 | 
     | U216                | A v -> Y ^   | XOR2X1  | 0.093 |   0.233 |   -0.279 | 
     | s_x_2/U40           | A ^ -> Y v   | OAI21X1 | 0.068 |   0.301 |   -0.211 | 
     | mux_64/U46          | A v -> Y ^   | MUX2X1  | 0.049 |   0.350 |   -0.162 | 
     | mux_64/U45          | A ^ -> Y v   | INVX1   | 0.036 |   0.386 |   -0.126 | 
     | regText/U112        | A v -> Y ^   | MUX2X1  | 0.048 |   0.434 |   -0.079 | 
     | regText/U111        | A ^ -> Y v   | INVX1   | 0.032 |   0.466 |   -0.047 | 
     | regText/\reg_reg[2] | D v          | DFFSR   | 0.000 |   0.466 |   -0.046 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[1]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.051
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.051 + 0.052 = 0.103
Initial Slack = totDel - AvailTime
Initial Slack = 0.103 - -0.899 = 1.002
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.040
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.051 - 0.000 * 0.051 / 0.103 - 0.040 + 0.885 + 0.000 + 0.000 - 0.005 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[1]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.128
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[1] ^ |        |       |   0.025 |   -0.117 | 
     | mux_64/U24          | B ^ -> Y v     | MUX2X1 | 0.033 |   0.058 |   -0.085 | 
     | mux_64/U23          | A v -> Y ^     | INVX1  | 0.019 |   0.076 |   -0.066 | 
     | regText/U90         | A ^ -> Y v     | MUX2X1 | 0.032 |   0.108 |   -0.034 | 
     | regText/U89         | A v -> Y ^     | INVX1  | 0.020 |   0.128 |   -0.014 | 
     | regText/\reg_reg[1] | D ^            | DFFSR  | 0.000 |   0.128 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[1]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.357
This Block's Segment Delay(segDel): 0.052
Total delay(totDel): 0.357 + 0.052 = 0.409
Initial Slack = totDel - AvailTime
Initial Slack = 0.409 - -0.899 = 1.308
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.278
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.005
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.357 - 0.000 * 0.357 / 0.409 - 0.278 + 0.885 + 0.000 + 0.000 - 0.005 = 0.960
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[4] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.409
  Slack Time                    0.423
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.423 | 
     | regText/\reg_reg[4] | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |   -0.276 | 
     | U234                | A v -> Y v   | XOR2X1  | 0.038 |   0.185 |   -0.238 | 
     | s_x_1/U40           | A v -> Y ^   | OAI21X1 | 0.120 |   0.305 |   -0.118 | 
     | mux_64/U24          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.339 |   -0.085 | 
     | mux_64/U23          | A v -> Y ^   | INVX1   | 0.019 |   0.357 |   -0.066 | 
     | regText/U90         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.389 |   -0.034 | 
     | regText/U89         | A v -> Y ^   | INVX1   | 0.020 |   0.409 |   -0.014 | 
     | regText/\reg_reg[1] | D ^          | DFFSR   | 0.000 |   0.409 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[1]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.086
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.086 + 0.080 = 0.166
Initial Slack = totDel - AvailTime
Initial Slack = 0.166 - -0.930 = 1.096
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.067
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.086 - 0.000 * 0.086 / 0.166 - 0.067 + 0.885 + 0.000 + 0.000 - 0.003 = 0.901
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[1]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.182
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[1] v |        |       |   0.016 |   -0.211 | 
     | mux_64/U24          | B v -> Y ^     | MUX2X1 | 0.057 |   0.073 |   -0.154 | 
     | mux_64/U23          | A ^ -> Y v     | INVX1  | 0.029 |   0.102 |   -0.125 | 
     | regText/U90         | A v -> Y ^     | MUX2X1 | 0.049 |   0.152 |   -0.075 | 
     | regText/U89         | A ^ -> Y v     | INVX1  | 0.030 |   0.182 |   -0.045 | 
     | regText/\reg_reg[1] | D v            | DFFSR  | 0.000 |   0.182 |   -0.045 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[1]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.045) = -0.930
Available budget after adjustments(AvailTime) = (0.000 - 0.930) = -0.930

External Segment Delay(extSegDel): 0.363
This Block's Segment Delay(segDel): 0.080
Total delay(totDel): 0.363 + 0.080 = 0.442
Initial Slack = totDel - AvailTime
Initial Slack = 0.442 - -0.930 = 1.372
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.372 - 1.328 = 0.045

External Virtual Buffering Adjustment(extVirBuf)= 0.253
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.003
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.363 - 0.045 * 0.363 / 0.442 - 0.253 + 0.885 + 0.000 + 0.000 - 0.003 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[4] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
= Required Time                -0.045
  Arrival Time                  0.442
  Slack Time                    0.487
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.487 | 
     | regText/\reg_reg[4] | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |   -0.340 | 
     | U234                | A v -> Y ^   | XOR2X1  | 0.045 |   0.193 |   -0.294 | 
     | s_x_1/U40           | A ^ -> Y v   | OAI21X1 | 0.091 |   0.283 |   -0.204 | 
     | mux_64/U24          | A v -> Y ^   | MUX2X1  | 0.050 |   0.333 |   -0.154 | 
     | mux_64/U23          | A ^ -> Y v   | INVX1   | 0.029 |   0.362 |   -0.125 | 
     | regText/U90         | A v -> Y ^   | MUX2X1  | 0.049 |   0.412 |   -0.075 | 
     | regText/U89         | A ^ -> Y v   | INVX1   | 0.030 |   0.442 |   -0.045 | 
     | regText/\reg_reg[1] | D v          | DFFSR   | 0.000 |   0.442 |   -0.045 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[0]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.058
This Block's Segment Delay(segDel): 0.066
Total delay(totDel): 0.058 + 0.066 = 0.124
Initial Slack = totDel - AvailTime
Initial Slack = 0.124 - -0.899 = 1.023
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.045
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.058 - 0.000 * 0.058 / 0.124 - 0.045 + 0.885 + 0.000 + 0.000 - 0.006 = 0.892
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: plaintext[0]           (^) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.149
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.025
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[0] ^ |        |       |   0.025 |   -0.138 | 
     | mux_64/U2           | B ^ -> Y v     | MUX2X1 | 0.037 |   0.062 |   -0.100 | 
     | mux_64/U1           | A v -> Y ^     | INVX1  | 0.021 |   0.083 |   -0.079 | 
     | regText/U68         | A ^ -> Y v     | MUX2X1 | 0.035 |   0.118 |   -0.045 | 
     | regText/U67         | A v -> Y ^     | INVX1  | 0.031 |   0.148 |   -0.014 | 
     | regText/\reg_reg[0] | D ^            | DFFSR  | 0.000 |   0.149 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[0]
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.335
This Block's Segment Delay(segDel): 0.066
Total delay(totDel): 0.335 + 0.066 = 0.401
Initial Slack = totDel - AvailTime
Initial Slack = 0.401 - -0.899 = 1.300
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.261
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.335 - 0.000 * 0.335 / 0.401 - 0.261 + 0.885 + 0.000 + 0.000 - 0.006 = 0.954
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[0] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.401
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.415 | 
     | regText/\reg_reg[0] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.276 | 
     | U278                | A v -> Y v   | XOR2X1  | 0.069 |   0.208 |   -0.207 | 
     | s_x_0/U38           | A v -> Y ^   | OAI21X1 | 0.070 |   0.278 |   -0.137 | 
     | mux_64/U2           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.314 |   -0.100 | 
     | mux_64/U1           | A v -> Y ^   | INVX1   | 0.021 |   0.335 |   -0.079 | 
     | regText/U68         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.370 |   -0.045 | 
     | regText/U67         | A v -> Y ^   | INVX1   | 0.031 |   0.401 |   -0.014 | 
     | regText/\reg_reg[0] | D ^          | DFFSR   | 0.000 |   0.401 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[0]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.097
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.097 + 0.093 = 0.190
Initial Slack = totDel - AvailTime
Initial Slack = 0.190 - -0.935 = 1.125
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.075
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.097 - 0.000 * 0.097 / 0.190 - 0.075 + 0.885 + 0.000 + 0.000 - 0.004 = 0.903
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: plaintext[0]           (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.206
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.016
     +----------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  | Delay | Arrival | Required | 
     |                     |                |        |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+---------+----------| 
     |                     | plaintext[0] v |        |       |   0.016 |   -0.240 | 
     | mux_64/U2           | B v -> Y ^     | MUX2X1 | 0.065 |   0.081 |   -0.175 | 
     | mux_64/U1           | A ^ -> Y v     | INVX1  | 0.032 |   0.113 |   -0.143 | 
     | regText/U68         | A v -> Y ^     | MUX2X1 | 0.055 |   0.168 |   -0.088 | 
     | regText/U67         | A ^ -> Y v     | INVX1  | 0.038 |   0.206 |   -0.050 | 
     | regText/\reg_reg[0] | D v            | DFFSR  | 0.000 |   0.206 |   -0.050 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: input[0]
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.050) = -0.935
Available budget after adjustments(AvailTime) = (0.000 - 0.935) = -0.935

External Segment Delay(extSegDel): 0.403
This Block's Segment Delay(segDel): 0.093
Total delay(totDel): 0.403 + 0.093 = 0.496
Initial Slack = totDel - AvailTime
Initial Slack = 0.496 - -0.935 = 1.431
Virtual Buffering Adjustment: (3 x 0.443) = 1.328
Slack after Virtual Buffering Adjustment(slack): 1.431 - 1.328 = 0.103

External Virtual Buffering Adjustment(extVirBuf)= 0.248
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.403 - 0.103 * 0.403 / 0.496 - 0.248 + 0.885 + 0.000 + 0.000 - 0.004 = 0.952
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[0] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.496
  Slack Time                    0.546
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.546 | 
     | regText/\reg_reg[0] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.407 | 
     | U278                | A v -> Y ^   | XOR2X1  | 0.107 |   0.246 |   -0.300 | 
     | s_x_0/U38           | A ^ -> Y v   | OAI21X1 | 0.068 |   0.314 |   -0.232 | 
     | mux_64/U2           | A v -> Y ^   | MUX2X1  | 0.057 |   0.371 |   -0.175 | 
     | mux_64/U1           | A ^ -> Y v   | INVX1   | 0.032 |   0.403 |   -0.143 | 
     | regText/U68         | A v -> Y ^   | MUX2X1  | 0.055 |   0.458 |   -0.088 | 
     | regText/U67         | A ^ -> Y v   | INVX1   | 0.038 |   0.496 |   -0.050 | 
     | regText/\reg_reg[0] | D v          | DFFSR   | 0.000 |   0.496 |   -0.050 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[63]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.278
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.278 + 0.147 = 0.424
Initial Slack = totDel - AvailTime
Initial Slack = 0.424 - -0.899 = 1.324
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.278 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.177
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[63] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.424
  Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.438 | 
     | regText/\reg_reg[63] | CLK ^ -> Q ^ | DFFSR   | 0.146 |   0.146 |   -0.292 | 
     | U219                 | A ^ -> Y v   | XOR2X1  | 0.073 |   0.220 |   -0.219 | 
     | s_x_15/U41           | S v -> Y v   | MUX2X1  | 0.042 |   0.261 |   -0.177 | 
     | s_x_15/U40           | C v -> Y ^   | OAI21X1 | 0.044 |   0.305 |   -0.134 | 
     | mux_64/U14           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.339 |   -0.100 | 
     | mux_64/U13           | A v -> Y ^   | INVX1   | 0.026 |   0.365 |   -0.073 | 
     | regText/U80          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.401 |   -0.038 | 
     | regText/U79          | A v -> Y ^   | INVX1   | 0.023 |   0.424 |   -0.014 | 
     | regText/\reg_reg[15] | D ^          | DFFSR   | 0.000 |   0.424 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[63]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.277
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.277 + 0.139 = 0.415
Initial Slack = totDel - AvailTime
Initial Slack = 0.415 - -0.899 = 1.315
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.277 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.176
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[63] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.415
  Slack Time                    0.430
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.430 | 
     | regText/\reg_reg[63] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.291 | 
     | U219                 | A v -> Y v   | XOR2X1  | 0.072 |   0.211 |   -0.219 | 
     | s_x_15/U41           | S v -> Y v   | MUX2X1  | 0.042 |   0.252 |   -0.177 | 
     | s_x_15/U40           | C v -> Y ^   | OAI21X1 | 0.044 |   0.296 |   -0.134 | 
     | mux_64/U14           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.330 |   -0.100 | 
     | mux_64/U13           | A v -> Y ^   | INVX1   | 0.026 |   0.356 |   -0.073 | 
     | regText/U80          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.392 |   -0.038 | 
     | regText/U79          | A v -> Y ^   | INVX1   | 0.023 |   0.415 |   -0.014 | 
     | regText/\reg_reg[15] | D ^          | DFFSR   | 0.000 |   0.415 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[62]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.292
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.292 + 0.155 = 0.448
Initial Slack = totDel - AvailTime
Initial Slack = 0.448 - -0.899 = 1.347
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.292 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.192
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[62] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.448
  Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.462 | 
     | regText/\reg_reg[62] | CLK ^ -> Q ^ | DFFSR   | 0.155 |   0.155 |   -0.307 | 
     | U220                 | A ^ -> Y v   | XOR2X1  | 0.059 |   0.214 |   -0.248 | 
     | s_x_15/U34           | C v -> Y ^   | NAND3X1 | 0.054 |   0.268 |   -0.195 | 
     | s_x_15/U33           | B ^ -> Y v   | NAND3X1 | 0.023 |   0.291 |   -0.172 | 
     | s_x_15/U32           | A v -> Y ^   | INVX1   | 0.024 |   0.315 |   -0.148 | 
     | mux_64/U50           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.351 |   -0.111 | 
     | mux_64/U49           | A v -> Y ^   | INVX1   | 0.038 |   0.389 |   -0.073 | 
     | regText/U116         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.424 |   -0.038 | 
     | regText/U115         | A v -> Y ^   | INVX1   | 0.023 |   0.447 |   -0.015 | 
     | regText/\reg_reg[31] | D ^          | DFFSR   | 0.000 |   0.448 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[62]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.290
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.290 + 0.144 = 0.435
Initial Slack = totDel - AvailTime
Initial Slack = 0.435 - -0.899 = 1.334
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.290 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.190
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[31] /CLK 
Endpoint:   regText/\reg_reg[31] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[62] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.435
  Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.449 | 
     | regText/\reg_reg[62] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.305 | 
     | U220                 | A v -> Y v   | XOR2X1  | 0.057 |   0.201 |   -0.248 | 
     | s_x_15/U34           | C v -> Y ^   | NAND3X1 | 0.054 |   0.255 |   -0.195 | 
     | s_x_15/U33           | B ^ -> Y v   | NAND3X1 | 0.023 |   0.278 |   -0.172 | 
     | s_x_15/U32           | A v -> Y ^   | INVX1   | 0.024 |   0.302 |   -0.148 | 
     | mux_64/U50           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.338 |   -0.111 | 
     | mux_64/U49           | A v -> Y ^   | INVX1   | 0.038 |   0.376 |   -0.073 | 
     | regText/U116         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.411 |   -0.038 | 
     | regText/U115         | A v -> Y ^   | INVX1   | 0.023 |   0.435 |   -0.015 | 
     | regText/\reg_reg[31] | D ^          | DFFSR   | 0.000 |   0.435 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[61]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.280
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.280 + 0.161 = 0.441
Initial Slack = totDel - AvailTime
Initial Slack = 0.441 - -0.899 = 1.341
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.280 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.179
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[61] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.441
  Slack Time                    0.456
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.456 | 
     | regText/\reg_reg[61] | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.160 |   -0.295 | 
     | U221                 | A ^ -> Y v   | XOR2X1  | 0.049 |   0.209 |   -0.246 | 
     | s_x_15/U17           | A v -> Y v   | AND2X1  | 0.038 |   0.247 |   -0.209 | 
     | s_x_15/U18           | A v -> Y ^   | INVX1   | 0.019 |   0.266 |   -0.190 | 
     | s_x_15/U26           | C ^ -> Y v   | NAND3X1 | 0.022 |   0.288 |   -0.168 | 
     | s_x_15/U25           | B v -> Y ^   | NAND3X1 | 0.053 |   0.340 |   -0.115 | 
     | mux_64/U120          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.372 |   -0.083 | 
     | mux_64/U119          | A v -> Y ^   | INVX1   | 0.018 |   0.391 |   -0.065 | 
     | regText/U250         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.423 |   -0.033 | 
     | regText/U249         | A v -> Y ^   | INVX1   | 0.018 |   0.441 |   -0.014 | 
     | regText/\reg_reg[63] | D ^          | DFFSR   | 0.000 |   0.441 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[61]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.277
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.277 + 0.148 = 0.425
Initial Slack = totDel - AvailTime
Initial Slack = 0.425 - -0.899 = 1.325
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.277 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.176
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[63] /CLK 
Endpoint:   regText/\reg_reg[63] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[61] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.425
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.439 | 
     | regText/\reg_reg[61] | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.292 | 
     | U221                 | A v -> Y v   | XOR2X1  | 0.046 |   0.193 |   -0.246 | 
     | s_x_15/U17           | A v -> Y v   | AND2X1  | 0.038 |   0.231 |   -0.209 | 
     | s_x_15/U18           | A v -> Y ^   | INVX1   | 0.019 |   0.249 |   -0.190 | 
     | s_x_15/U26           | C ^ -> Y v   | NAND3X1 | 0.022 |   0.272 |   -0.168 | 
     | s_x_15/U25           | B v -> Y ^   | NAND3X1 | 0.053 |   0.324 |   -0.115 | 
     | mux_64/U120          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.356 |   -0.083 | 
     | mux_64/U119          | A v -> Y ^   | INVX1   | 0.018 |   0.375 |   -0.065 | 
     | regText/U250         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.407 |   -0.033 | 
     | regText/U249         | A v -> Y ^   | INVX1   | 0.018 |   0.425 |   -0.014 | 
     | regText/\reg_reg[63] | D ^          | DFFSR   | 0.000 |   0.425 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[60]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.256
This Block's Segment Delay(segDel): 0.162
Total delay(totDel): 0.256 + 0.162 = 0.417
Initial Slack = totDel - AvailTime
Initial Slack = 0.417 - -0.899 = 1.317
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.256 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.155
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[60] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.417
  Slack Time                    0.432
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.432 | 
     | regText/\reg_reg[60] | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |   -0.271 | 
     | U222                 | A ^ -> Y v   | XOR2X1  | 0.069 |   0.230 |   -0.202 | 
     | s_x_15/U40           | A v -> Y ^   | OAI21X1 | 0.069 |   0.298 |   -0.134 | 
     | mux_64/U14           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.332 |   -0.100 | 
     | mux_64/U13           | A v -> Y ^   | INVX1   | 0.026 |   0.358 |   -0.073 | 
     | regText/U80          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.394 |   -0.038 | 
     | regText/U79          | A v -> Y ^   | INVX1   | 0.023 |   0.417 |   -0.014 | 
     | regText/\reg_reg[15] | D ^          | DFFSR   | 0.000 |   0.417 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[60]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.253
This Block's Segment Delay(segDel): 0.149
Total delay(totDel): 0.253 + 0.149 = 0.401
Initial Slack = totDel - AvailTime
Initial Slack = 0.401 - -0.899 = 1.300
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.253 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.152
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[15] /CLK 
Endpoint:   regText/\reg_reg[15] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[60] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.401
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.415 | 
     | regText/\reg_reg[60] | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.268 | 
     | U222                 | A v -> Y v   | XOR2X1  | 0.065 |   0.213 |   -0.202 | 
     | s_x_15/U40           | A v -> Y ^   | OAI21X1 | 0.069 |   0.282 |   -0.134 | 
     | mux_64/U14           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.316 |   -0.100 | 
     | mux_64/U13           | A v -> Y ^   | INVX1   | 0.026 |   0.342 |   -0.073 | 
     | regText/U80          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.378 |   -0.038 | 
     | regText/U79          | A v -> Y ^   | INVX1   | 0.023 |   0.401 |   -0.014 | 
     | regText/\reg_reg[15] | D ^          | DFFSR   | 0.000 |   0.401 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[59]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.274
This Block's Segment Delay(segDel): 0.170
Total delay(totDel): 0.274 + 0.170 = 0.444
Initial Slack = totDel - AvailTime
Initial Slack = 0.444 - -0.899 = 1.343
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.274 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.173
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[59] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.444
  Slack Time                    0.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.458 | 
     | regText/\reg_reg[59] | CLK ^ -> Q ^ | DFFSR   | 0.169 |   0.169 |   -0.289 | 
     | U224                 | A ^ -> Y v   | XOR2X1  | 0.038 |   0.207 |   -0.251 | 
     | s_x_14/U41           | S v -> Y v   | MUX2X1  | 0.096 |   0.303 |   -0.155 | 
     | s_x_14/U40           | C v -> Y ^   | OAI21X1 | 0.035 |   0.338 |   -0.120 | 
     | mux_64/U12           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.370 |   -0.088 | 
     | mux_64/U11           | A v -> Y ^   | INVX1   | 0.022 |   0.392 |   -0.066 | 
     | regText/U78          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.423 |   -0.035 | 
     | regText/U77          | A v -> Y ^   | INVX1   | 0.021 |   0.444 |   -0.014 | 
     | regText/\reg_reg[14] | D ^          | DFFSR   | 0.000 |   0.444 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[59]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.270
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.270 + 0.158 = 0.427
Initial Slack = totDel - AvailTime
Initial Slack = 0.427 - -0.899 = 1.327
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.270 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.169
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[59] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.427
  Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.442 | 
     | regText/\reg_reg[59] | CLK ^ -> Q v | DFFSR   | 0.157 |   0.157 |   -0.285 | 
     | U224                 | A v -> Y v   | XOR2X1  | 0.034 |   0.191 |   -0.251 | 
     | s_x_14/U41           | S v -> Y v   | MUX2X1  | 0.096 |   0.286 |   -0.155 | 
     | s_x_14/U40           | C v -> Y ^   | OAI21X1 | 0.035 |   0.322 |   -0.120 | 
     | mux_64/U12           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.354 |   -0.088 | 
     | mux_64/U11           | A v -> Y ^   | INVX1   | 0.022 |   0.376 |   -0.066 | 
     | regText/U78          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.406 |   -0.035 | 
     | regText/U77          | A v -> Y ^   | INVX1   | 0.021 |   0.427 |   -0.014 | 
     | regText/\reg_reg[14] | D ^          | DFFSR   | 0.000 |   0.427 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[58]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.311
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.311 + 0.146 = 0.457
Initial Slack = totDel - AvailTime
Initial Slack = 0.457 - -0.899 = 1.357
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.311 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.211
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[58] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.457
  Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.471 | 
     | regText/\reg_reg[58] | CLK ^ -> Q ^ | DFFSR   | 0.146 |   0.146 |   -0.326 | 
     | U225                 | A ^ -> Y v   | XOR2X1  | 0.066 |   0.211 |   -0.260 | 
     | s_x_14/U34           | C v -> Y ^   | NAND3X1 | 0.066 |   0.277 |   -0.194 | 
     | s_x_14/U33           | B ^ -> Y v   | NAND3X1 | 0.025 |   0.302 |   -0.169 | 
     | s_x_14/U32           | A v -> Y ^   | INVX1   | 0.038 |   0.340 |   -0.131 | 
     | mux_64/U48           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.375 |   -0.097 | 
     | mux_64/U47           | A v -> Y ^   | INVX1   | 0.032 |   0.406 |   -0.065 | 
     | regText/U114         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.438 |   -0.034 | 
     | regText/U113         | A v -> Y ^   | INVX1   | 0.019 |   0.457 |   -0.014 | 
     | regText/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.457 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[58]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.309
This Block's Segment Delay(segDel): 0.138
Total delay(totDel): 0.309 + 0.138 = 0.447
Initial Slack = totDel - AvailTime
Initial Slack = 0.447 - -0.899 = 1.347
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.309 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.208
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[58] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.447
  Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.462 | 
     | regText/\reg_reg[58] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.323 | 
     | U225                 | A v -> Y v   | XOR2X1  | 0.064 |   0.202 |   -0.260 | 
     | s_x_14/U34           | C v -> Y ^   | NAND3X1 | 0.066 |   0.267 |   -0.194 | 
     | s_x_14/U33           | B ^ -> Y v   | NAND3X1 | 0.025 |   0.292 |   -0.169 | 
     | s_x_14/U32           | A v -> Y ^   | INVX1   | 0.038 |   0.330 |   -0.131 | 
     | mux_64/U48           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.365 |   -0.097 | 
     | mux_64/U47           | A v -> Y ^   | INVX1   | 0.032 |   0.396 |   -0.065 | 
     | regText/U114         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.428 |   -0.034 | 
     | regText/U113         | A v -> Y ^   | INVX1   | 0.019 |   0.447 |   -0.014 | 
     | regText/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.447 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[57]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.350
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.350 + 0.152 = 0.502
Initial Slack = totDel - AvailTime
Initial Slack = 0.502 - -0.899 = 1.401
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.350 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.250
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[57] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.502
  Slack Time                    0.516
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.516 | 
     | regText/\reg_reg[57] | CLK ^ -> Q ^ | DFFSR   | 0.152 |   0.151 |   -0.365 | 
     | U226                 | A ^ -> Y v   | XOR2X1  | 0.050 |   0.201 |   -0.315 | 
     | s_x_14/U21           | A v -> Y v   | AND2X1  | 0.052 |   0.253 |   -0.263 | 
     | s_x_14/U34           | A v -> Y ^   | NAND3X1 | 0.068 |   0.322 |   -0.194 | 
     | s_x_14/U33           | B ^ -> Y v   | NAND3X1 | 0.025 |   0.347 |   -0.169 | 
     | s_x_14/U32           | A v -> Y ^   | INVX1   | 0.038 |   0.385 |   -0.131 | 
     | mux_64/U48           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.419 |   -0.097 | 
     | mux_64/U47           | A v -> Y ^   | INVX1   | 0.032 |   0.451 |   -0.065 | 
     | regText/U114         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.482 |   -0.034 | 
     | regText/U113         | A v -> Y ^   | INVX1   | 0.019 |   0.502 |   -0.014 | 
     | regText/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.502 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[57]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.348
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.348 + 0.142 = 0.490
Initial Slack = totDel - AvailTime
Initial Slack = 0.490 - -0.899 = 1.389
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.348 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.247
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[30] /CLK 
Endpoint:   regText/\reg_reg[30] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[57] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.490
  Slack Time                    0.504
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.504 | 
     | regText/\reg_reg[57] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.362 | 
     | U226                 | A v -> Y v   | XOR2X1  | 0.047 |   0.189 |   -0.315 | 
     | s_x_14/U21           | A v -> Y v   | AND2X1  | 0.052 |   0.241 |   -0.263 | 
     | s_x_14/U34           | A v -> Y ^   | NAND3X1 | 0.068 |   0.310 |   -0.194 | 
     | s_x_14/U33           | B ^ -> Y v   | NAND3X1 | 0.025 |   0.335 |   -0.169 | 
     | s_x_14/U32           | A v -> Y ^   | INVX1   | 0.038 |   0.373 |   -0.131 | 
     | mux_64/U48           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.407 |   -0.097 | 
     | mux_64/U47           | A v -> Y ^   | INVX1   | 0.032 |   0.439 |   -0.065 | 
     | regText/U114         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.470 |   -0.034 | 
     | regText/U113         | A v -> Y ^   | INVX1   | 0.019 |   0.489 |   -0.014 | 
     | regText/\reg_reg[30] | D ^          | DFFSR   | 0.000 |   0.490 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[56]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.246
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.246 + 0.166 = 0.413
Initial Slack = totDel - AvailTime
Initial Slack = 0.413 - -0.899 = 1.312
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.246 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.146
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[56] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.413
  Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.427 | 
     | regText/\reg_reg[56] | CLK ^ -> Q ^ | DFFSR   | 0.165 |   0.165 |   -0.262 | 
     | U227                 | A ^ -> Y v   | XOR2X1  | 0.043 |   0.208 |   -0.219 | 
     | s_x_14/U40           | A v -> Y ^   | OAI21X1 | 0.099 |   0.307 |   -0.120 | 
     | mux_64/U12           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.339 |   -0.088 | 
     | mux_64/U11           | A v -> Y ^   | INVX1   | 0.022 |   0.361 |   -0.066 | 
     | regText/U78          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.392 |   -0.035 | 
     | regText/U77          | A v -> Y ^   | INVX1   | 0.021 |   0.413 |   -0.014 | 
     | regText/\reg_reg[14] | D ^          | DFFSR   | 0.000 |   0.413 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[56]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.243
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.243 + 0.152 = 0.395
Initial Slack = totDel - AvailTime
Initial Slack = 0.395 - -0.899 = 1.294
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.243 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.142
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[14] /CLK 
Endpoint:   regText/\reg_reg[14] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[56] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.395
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.409 | 
     | regText/\reg_reg[56] | CLK ^ -> Q v | DFFSR   | 0.151 |   0.151 |   -0.258 | 
     | U227                 | A v -> Y v   | XOR2X1  | 0.039 |   0.190 |   -0.219 | 
     | s_x_14/U40           | A v -> Y ^   | OAI21X1 | 0.099 |   0.289 |   -0.120 | 
     | mux_64/U12           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.321 |   -0.088 | 
     | mux_64/U11           | A v -> Y ^   | INVX1   | 0.022 |   0.343 |   -0.066 | 
     | regText/U78          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.374 |   -0.035 | 
     | regText/U77          | A v -> Y ^   | INVX1   | 0.021 |   0.395 |   -0.014 | 
     | regText/\reg_reg[14] | D ^          | DFFSR   | 0.000 |   0.395 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[55]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.279
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.279 + 0.152 = 0.431
Initial Slack = totDel - AvailTime
Initial Slack = 0.431 - -0.899 = 1.330
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.279 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.178
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[55] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.431
  Slack Time                    0.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.445 | 
     | regText/\reg_reg[55] | CLK ^ -> Q ^ | DFFSR   | 0.152 |   0.152 |   -0.293 | 
     | U228                 | A ^ -> Y v   | XOR2X1  | 0.039 |   0.191 |   -0.254 | 
     | s_x_13/U41           | S v -> Y v   | MUX2X1  | 0.095 |   0.285 |   -0.160 | 
     | s_x_13/U40           | C v -> Y ^   | OAI21X1 | 0.039 |   0.324 |   -0.121 | 
     | mux_64/U10           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.356 |   -0.089 | 
     | mux_64/U9            | A v -> Y ^   | INVX1   | 0.019 |   0.375 |   -0.070 | 
     | regText/U76          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.408 |   -0.037 | 
     | regText/U75          | A v -> Y ^   | INVX1   | 0.023 |   0.431 |   -0.014 | 
     | regText/\reg_reg[13] | D ^          | DFFSR   | 0.000 |   0.431 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[55]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.276
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.276 + 0.142 = 0.418
Initial Slack = totDel - AvailTime
Initial Slack = 0.418 - -0.899 = 1.318
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.276 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.175
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[55] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.418
  Slack Time                    0.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.433 | 
     | regText/\reg_reg[55] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.291 | 
     | U228                 | A v -> Y v   | XOR2X1  | 0.036 |   0.178 |   -0.254 | 
     | s_x_13/U41           | S v -> Y v   | MUX2X1  | 0.095 |   0.273 |   -0.160 | 
     | s_x_13/U40           | C v -> Y ^   | OAI21X1 | 0.039 |   0.312 |   -0.121 | 
     | mux_64/U10           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.344 |   -0.089 | 
     | mux_64/U9            | A v -> Y ^   | INVX1   | 0.019 |   0.363 |   -0.070 | 
     | regText/U76          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.396 |   -0.037 | 
     | regText/U75          | A v -> Y ^   | INVX1   | 0.023 |   0.418 |   -0.014 | 
     | regText/\reg_reg[13] | D ^          | DFFSR   | 0.000 |   0.418 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[54]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.327
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.327 + 0.157 = 0.484
Initial Slack = totDel - AvailTime
Initial Slack = 0.484 - -0.899 = 1.383
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.327 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.226
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[54] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.484
  Slack Time                    0.498
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.498 | 
     | regText/\reg_reg[54] | CLK ^ -> Q ^ | DFFSR   | 0.157 |   0.157 |   -0.341 | 
     | U229                 | A ^ -> Y v   | XOR2X1  | 0.071 |   0.228 |   -0.270 | 
     | s_x_13/U37           | S v -> Y v   | MUX2X1  | 0.044 |   0.271 |   -0.226 | 
     | s_x_13/U36           | A v -> Y ^   | INVX1   | 0.023 |   0.294 |   -0.204 | 
     | s_x_13/U33           | A ^ -> Y v   | NAND3X1 | 0.026 |   0.320 |   -0.178 | 
     | s_x_13/U32           | A v -> Y ^   | INVX1   | 0.039 |   0.359 |   -0.139 | 
     | mux_64/U44           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.393 |   -0.105 | 
     | mux_64/U43           | A v -> Y ^   | INVX1   | 0.030 |   0.423 |   -0.075 | 
     | regText/U110         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.456 |   -0.042 | 
     | regText/U109         | A v -> Y ^   | INVX1   | 0.027 |   0.483 |   -0.015 | 
     | regText/\reg_reg[29] | D ^          | DFFSR   | 0.000 |   0.484 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[54]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.324
This Block's Segment Delay(segDel): 0.145
Total delay(totDel): 0.324 + 0.145 = 0.469
Initial Slack = totDel - AvailTime
Initial Slack = 0.469 - -0.899 = 1.369
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.324 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.223
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[29] /CLK 
Endpoint:   regText/\reg_reg[29] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[54] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.469
  Slack Time                    0.484
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.484 | 
     | regText/\reg_reg[54] | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.338 | 
     | U229                 | A v -> Y v   | XOR2X1  | 0.068 |   0.213 |   -0.270 | 
     | s_x_13/U37           | S v -> Y v   | MUX2X1  | 0.044 |   0.257 |   -0.226 | 
     | s_x_13/U36           | A v -> Y ^   | INVX1   | 0.023 |   0.280 |   -0.204 | 
     | s_x_13/U33           | A ^ -> Y v   | NAND3X1 | 0.026 |   0.306 |   -0.178 | 
     | s_x_13/U32           | A v -> Y ^   | INVX1   | 0.039 |   0.345 |   -0.139 | 
     | mux_64/U44           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.378 |   -0.105 | 
     | mux_64/U43           | A v -> Y ^   | INVX1   | 0.030 |   0.408 |   -0.075 | 
     | regText/U110         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.442 |   -0.042 | 
     | regText/U109         | A v -> Y ^   | INVX1   | 0.027 |   0.469 |   -0.015 | 
     | regText/\reg_reg[29] | D ^          | DFFSR   | 0.000 |   0.469 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[53]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.308
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.308 + 0.147 = 0.455
Initial Slack = totDel - AvailTime
Initial Slack = 0.455 - -0.899 = 1.355
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.308 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.207
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[53] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.455
  Slack Time                    0.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.469 | 
     | regText/\reg_reg[53] | CLK ^ -> Q ^ | DFFSR   | 0.147 |   0.147 |   -0.322 | 
     | U230                 | A ^ -> Y v   | XOR2X1  | 0.046 |   0.192 |   -0.277 | 
     | s_x_13/U17           | A v -> Y v   | AND2X1  | 0.038 |   0.230 |   -0.239 | 
     | s_x_13/U18           | A v -> Y ^   | INVX1   | 0.027 |   0.257 |   -0.213 | 
     | s_x_13/U26           | C ^ -> Y v   | NAND3X1 | 0.028 |   0.285 |   -0.184 | 
     | s_x_13/U25           | B v -> Y ^   | NAND3X1 | 0.055 |   0.340 |   -0.129 | 
     | mux_64/U116          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.372 |   -0.098 | 
     | mux_64/U115          | A v -> Y ^   | INVX1   | 0.033 |   0.405 |   -0.065 | 
     | regText/U246         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.437 |   -0.033 | 
     | regText/U245         | A v -> Y ^   | INVX1   | 0.018 |   0.455 |   -0.014 | 
     | regText/\reg_reg[61] | D ^          | DFFSR   | 0.000 |   0.455 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[53]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.306
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.306 + 0.139 = 0.445
Initial Slack = totDel - AvailTime
Initial Slack = 0.445 - -0.899 = 1.344
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.306 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.205
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[61] /CLK 
Endpoint:   regText/\reg_reg[61] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[53] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.445
  Slack Time                    0.459
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.459 | 
     | regText/\reg_reg[53] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.320 | 
     | U230                 | A v -> Y v   | XOR2X1  | 0.043 |   0.182 |   -0.277 | 
     | s_x_13/U17           | A v -> Y v   | AND2X1  | 0.038 |   0.220 |   -0.239 | 
     | s_x_13/U18           | A v -> Y ^   | INVX1   | 0.027 |   0.247 |   -0.213 | 
     | s_x_13/U26           | C ^ -> Y v   | NAND3X1 | 0.028 |   0.275 |   -0.184 | 
     | s_x_13/U25           | B v -> Y ^   | NAND3X1 | 0.055 |   0.330 |   -0.129 | 
     | mux_64/U116          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.361 |   -0.098 | 
     | mux_64/U115          | A v -> Y ^   | INVX1   | 0.033 |   0.395 |   -0.065 | 
     | regText/U246         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.426 |   -0.033 | 
     | regText/U245         | A v -> Y ^   | INVX1   | 0.018 |   0.445 |   -0.014 | 
     | regText/\reg_reg[61] | D ^          | DFFSR   | 0.000 |   0.445 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[52]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.245
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.245 + 0.146 = 0.391
Initial Slack = totDel - AvailTime
Initial Slack = 0.391 - -0.899 = 1.290
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.245 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.144
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[52] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.391
  Slack Time                    0.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.405 | 
     | regText/\reg_reg[52] | CLK ^ -> Q ^ | DFFSR   | 0.146 |   0.146 |   -0.259 | 
     | U231                 | A ^ -> Y v   | XOR2X1  | 0.038 |   0.183 |   -0.222 | 
     | s_x_13/U40           | A v -> Y ^   | OAI21X1 | 0.101 |   0.284 |   -0.121 | 
     | mux_64/U10           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.316 |   -0.089 | 
     | mux_64/U9            | A v -> Y ^   | INVX1   | 0.019 |   0.335 |   -0.070 | 
     | regText/U76          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.368 |   -0.037 | 
     | regText/U75          | A v -> Y ^   | INVX1   | 0.023 |   0.391 |   -0.014 | 
     | regText/\reg_reg[13] | D ^          | DFFSR   | 0.000 |   0.391 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[52]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.243
This Block's Segment Delay(segDel): 0.138
Total delay(totDel): 0.243 + 0.138 = 0.381
Initial Slack = totDel - AvailTime
Initial Slack = 0.381 - -0.899 = 1.280
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.243 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.142
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[13] /CLK 
Endpoint:   regText/\reg_reg[13] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[52] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.381
  Slack Time                    0.395
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.395 | 
     | regText/\reg_reg[52] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.257 | 
     | U231                 | A v -> Y v   | XOR2X1  | 0.036 |   0.174 |   -0.222 | 
     | s_x_13/U40           | A v -> Y ^   | OAI21X1 | 0.101 |   0.275 |   -0.121 | 
     | mux_64/U10           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.306 |   -0.089 | 
     | mux_64/U9            | A v -> Y ^   | INVX1   | 0.019 |   0.325 |   -0.070 | 
     | regText/U76          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.359 |   -0.037 | 
     | regText/U75          | A v -> Y ^   | INVX1   | 0.023 |   0.381 |   -0.014 | 
     | regText/\reg_reg[13] | D ^          | DFFSR   | 0.000 |   0.381 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[51]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.314
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.314 + 0.161 = 0.476
Initial Slack = totDel - AvailTime
Initial Slack = 0.476 - -0.899 = 1.375
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.314 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.214
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[51] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.476
  Slack Time                    0.490
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.490 | 
     | regText/\reg_reg[51] | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |   -0.329 | 
     | U232                 | A ^ -> Y v   | XOR2X1  | 0.039 |   0.200 |   -0.290 | 
     | s_x_12/U41           | S v -> Y v   | MUX2X1  | 0.115 |   0.314 |   -0.176 | 
     | s_x_12/U40           | C v -> Y ^   | OAI21X1 | 0.049 |   0.363 |   -0.127 | 
     | mux_64/U8            | A ^ -> Y v   | MUX2X1  | 0.033 |   0.396 |   -0.094 | 
     | mux_64/U7            | A v -> Y ^   | INVX1   | 0.023 |   0.419 |   -0.071 | 
     | regText/U74          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.450 |   -0.040 | 
     | regText/U73          | A v -> Y ^   | INVX1   | 0.025 |   0.475 |   -0.015 | 
     | regText/\reg_reg[12] | D ^          | DFFSR   | 0.000 |   0.476 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[51]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.311
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.311 + 0.148 = 0.460
Initial Slack = totDel - AvailTime
Initial Slack = 0.460 - -0.899 = 1.359
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.311 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.211
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[51] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.459
  Slack Time                    0.474
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.474 | 
     | regText/\reg_reg[51] | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.326 | 
     | U232                 | A v -> Y v   | XOR2X1  | 0.036 |   0.183 |   -0.290 | 
     | s_x_12/U41           | S v -> Y v   | MUX2X1  | 0.115 |   0.298 |   -0.176 | 
     | s_x_12/U40           | C v -> Y ^   | OAI21X1 | 0.049 |   0.347 |   -0.127 | 
     | mux_64/U8            | A ^ -> Y v   | MUX2X1  | 0.033 |   0.380 |   -0.094 | 
     | mux_64/U7            | A v -> Y ^   | INVX1   | 0.023 |   0.403 |   -0.071 | 
     | regText/U74          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.434 |   -0.040 | 
     | regText/U73          | A v -> Y ^   | INVX1   | 0.025 |   0.459 |   -0.015 | 
     | regText/\reg_reg[12] | D ^          | DFFSR   | 0.000 |   0.459 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[50]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.309
This Block's Segment Delay(segDel): 0.156
Total delay(totDel): 0.309 + 0.156 = 0.465
Initial Slack = totDel - AvailTime
Initial Slack = 0.465 - -0.899 = 1.364
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.309 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.208
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[50] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.464
  Slack Time                    0.479
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.479 | 
     | regText/\reg_reg[50] | CLK ^ -> Q ^ | DFFSR   | 0.156 |   0.156 |   -0.323 | 
     | U233                 | A ^ -> Y v   | XOR2X1  | 0.072 |   0.228 |   -0.251 | 
     | s_x_12/U37           | S v -> Y v   | MUX2X1  | 0.053 |   0.281 |   -0.198 | 
     | s_x_12/U36           | A v -> Y ^   | INVX1   | 0.018 |   0.299 |   -0.180 | 
     | s_x_12/U33           | A ^ -> Y v   | NAND3X1 | 0.026 |   0.326 |   -0.153 | 
     | s_x_12/U32           | A v -> Y ^   | INVX1   | 0.030 |   0.356 |   -0.123 | 
     | mux_64/U42           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.391 |   -0.088 | 
     | mux_64/U41           | A v -> Y ^   | INVX1   | 0.021 |   0.412 |   -0.067 | 
     | regText/U108         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.444 |   -0.035 | 
     | regText/U107         | A v -> Y ^   | INVX1   | 0.020 |   0.464 |   -0.014 | 
     | regText/\reg_reg[28] | D ^          | DFFSR   | 0.000 |   0.464 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[50]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.306
This Block's Segment Delay(segDel): 0.145
Total delay(totDel): 0.306 + 0.145 = 0.451
Initial Slack = totDel - AvailTime
Initial Slack = 0.451 - -0.899 = 1.350
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.306 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.205
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[28] /CLK 
Endpoint:   regText/\reg_reg[28] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[50] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.451
  Slack Time                    0.465
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.465 | 
     | regText/\reg_reg[50] | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.320 | 
     | U233                 | A v -> Y v   | XOR2X1  | 0.069 |   0.214 |   -0.251 | 
     | s_x_12/U37           | S v -> Y v   | MUX2X1  | 0.053 |   0.267 |   -0.198 | 
     | s_x_12/U36           | A v -> Y ^   | INVX1   | 0.018 |   0.285 |   -0.180 | 
     | s_x_12/U33           | A ^ -> Y v   | NAND3X1 | 0.026 |   0.312 |   -0.153 | 
     | s_x_12/U32           | A v -> Y ^   | INVX1   | 0.030 |   0.342 |   -0.123 | 
     | mux_64/U42           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.377 |   -0.088 | 
     | mux_64/U41           | A v -> Y ^   | INVX1   | 0.021 |   0.398 |   -0.067 | 
     | regText/U108         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.430 |   -0.035 | 
     | regText/U107         | A v -> Y ^   | INVX1   | 0.020 |   0.451 |   -0.014 | 
     | regText/\reg_reg[28] | D ^          | DFFSR   | 0.000 |   0.451 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[49]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.310
This Block's Segment Delay(segDel): 0.145
Total delay(totDel): 0.310 + 0.145 = 0.456
Initial Slack = totDel - AvailTime
Initial Slack = 0.456 - -0.899 = 1.355
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.310 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.209
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[49] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.456
  Slack Time                    0.470
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.470 | 
     | regText/\reg_reg[49] | CLK ^ -> Q ^ | DFFSR   | 0.145 |   0.145 |   -0.324 | 
     | U235                 | A ^ -> Y v   | XOR2X1  | 0.053 |   0.198 |   -0.272 | 
     | s_x_12/U17           | A v -> Y v   | AND2X1  | 0.040 |   0.238 |   -0.232 | 
     | s_x_12/U18           | A v -> Y ^   | INVX1   | 0.022 |   0.259 |   -0.210 | 
     | s_x_12/U26           | C ^ -> Y v   | NAND3X1 | 0.024 |   0.284 |   -0.186 | 
     | s_x_12/U25           | B v -> Y ^   | NAND3X1 | 0.053 |   0.337 |   -0.133 | 
     | mux_64/U114          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.371 |   -0.098 | 
     | mux_64/U113          | A v -> Y ^   | INVX1   | 0.020 |   0.392 |   -0.078 | 
     | regText/U244         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.425 |   -0.044 | 
     | regText/U243         | A v -> Y ^   | INVX1   | 0.030 |   0.455 |   -0.014 | 
     | regText/\reg_reg[60] | D ^          | DFFSR   | 0.000 |   0.456 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[49]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.308
This Block's Segment Delay(segDel): 0.138
Total delay(totDel): 0.308 + 0.138 = 0.446
Initial Slack = totDel - AvailTime
Initial Slack = 0.446 - -0.899 = 1.345
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.308 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.207
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[60] /CLK 
Endpoint:   regText/\reg_reg[60] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[49] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.446
  Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.460 | 
     | regText/\reg_reg[49] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.322 | 
     | U235                 | A v -> Y v   | XOR2X1  | 0.051 |   0.188 |   -0.272 | 
     | s_x_12/U17           | A v -> Y v   | AND2X1  | 0.040 |   0.228 |   -0.232 | 
     | s_x_12/U18           | A v -> Y ^   | INVX1   | 0.022 |   0.250 |   -0.210 | 
     | s_x_12/U26           | C ^ -> Y v   | NAND3X1 | 0.024 |   0.274 |   -0.186 | 
     | s_x_12/U25           | B v -> Y ^   | NAND3X1 | 0.053 |   0.327 |   -0.133 | 
     | mux_64/U114          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.361 |   -0.098 | 
     | mux_64/U113          | A v -> Y ^   | INVX1   | 0.020 |   0.382 |   -0.078 | 
     | regText/U244         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.416 |   -0.044 | 
     | regText/U243         | A v -> Y ^   | INVX1   | 0.030 |   0.446 |   -0.014 | 
     | regText/\reg_reg[60] | D ^          | DFFSR   | 0.000 |   0.446 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[48]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.253
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.253 + 0.163 = 0.416
Initial Slack = totDel - AvailTime
Initial Slack = 0.416 - -0.899 = 1.315
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.253 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.152
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[48] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.416
  Slack Time                    0.430
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.430 | 
     | regText/\reg_reg[48] | CLK ^ -> Q ^ | DFFSR   | 0.162 |   0.162 |   -0.268 | 
     | U236                 | A ^ -> Y v   | XOR2X1  | 0.068 |   0.231 |   -0.200 | 
     | s_x_12/U40           | A v -> Y ^   | OAI21X1 | 0.073 |   0.303 |   -0.127 | 
     | mux_64/U8            | A ^ -> Y v   | MUX2X1  | 0.033 |   0.337 |   -0.094 | 
     | mux_64/U7            | A v -> Y ^   | INVX1   | 0.023 |   0.359 |   -0.071 | 
     | regText/U74          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.391 |   -0.040 | 
     | regText/U73          | A v -> Y ^   | INVX1   | 0.025 |   0.416 |   -0.015 | 
     | regText/\reg_reg[12] | D ^          | DFFSR   | 0.000 |   0.416 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[48]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.249
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.249 + 0.150 = 0.399
Initial Slack = totDel - AvailTime
Initial Slack = 0.399 - -0.899 = 1.298
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.249 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.149
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[12] /CLK 
Endpoint:   regText/\reg_reg[12] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[48] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.399
  Slack Time                    0.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.413 | 
     | regText/\reg_reg[48] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.265 | 
     | U236                 | A v -> Y v   | XOR2X1  | 0.065 |   0.214 |   -0.200 | 
     | s_x_12/U40           | A v -> Y ^   | OAI21X1 | 0.073 |   0.287 |   -0.127 | 
     | mux_64/U8            | A ^ -> Y v   | MUX2X1  | 0.033 |   0.320 |   -0.094 | 
     | mux_64/U7            | A v -> Y ^   | INVX1   | 0.023 |   0.342 |   -0.071 | 
     | regText/U74          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.374 |   -0.040 | 
     | regText/U73          | A v -> Y ^   | INVX1   | 0.025 |   0.399 |   -0.015 | 
     | regText/\reg_reg[12] | D ^          | DFFSR   | 0.000 |   0.399 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[47]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.295
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.295 + 0.152 = 0.448
Initial Slack = totDel - AvailTime
Initial Slack = 0.448 - -0.899 = 1.347
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.295 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.195
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[47] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.448
  Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.462 | 
     | regText/\reg_reg[47] | CLK ^ -> Q ^ | DFFSR   | 0.152 |   0.152 |   -0.310 | 
     | U237                 | A ^ -> Y v   | XOR2X1  | 0.039 |   0.191 |   -0.271 | 
     | s_x_11/U41           | S v -> Y v   | MUX2X1  | 0.093 |   0.285 |   -0.178 | 
     | s_x_11/U40           | C v -> Y ^   | OAI21X1 | 0.060 |   0.345 |   -0.118 | 
     | mux_64/U6            | A ^ -> Y v   | MUX2X1  | 0.034 |   0.379 |   -0.083 | 
     | mux_64/U5            | A v -> Y ^   | INVX1   | 0.022 |   0.400 |   -0.062 | 
     | regText/U72          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.432 |   -0.030 | 
     | regText/U71          | A v -> Y ^   | INVX1   | 0.016 |   0.448 |   -0.014 | 
     | regText/\reg_reg[11] | D ^          | DFFSR   | 0.000 |   0.448 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[47]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.293
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.293 + 0.142 = 0.435
Initial Slack = totDel - AvailTime
Initial Slack = 0.435 - -0.899 = 1.335
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.293 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.192
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[47] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.435
  Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.449 | 
     | regText/\reg_reg[47] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.307 | 
     | U237                 | A v -> Y v   | XOR2X1  | 0.036 |   0.179 |   -0.271 | 
     | s_x_11/U41           | S v -> Y v   | MUX2X1  | 0.093 |   0.272 |   -0.178 | 
     | s_x_11/U40           | C v -> Y ^   | OAI21X1 | 0.060 |   0.332 |   -0.118 | 
     | mux_64/U6            | A ^ -> Y v   | MUX2X1  | 0.034 |   0.366 |   -0.083 | 
     | mux_64/U5            | A v -> Y ^   | INVX1   | 0.022 |   0.388 |   -0.062 | 
     | regText/U72          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.419 |   -0.030 | 
     | regText/U71          | A v -> Y ^   | INVX1   | 0.016 |   0.435 |   -0.014 | 
     | regText/\reg_reg[11] | D ^          | DFFSR   | 0.000 |   0.435 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[46]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.307
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.307 + 0.147 = 0.454
Initial Slack = totDel - AvailTime
Initial Slack = 0.454 - -0.899 = 1.354
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.307 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.207
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[46] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.454
  Slack Time                    0.468
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.468 | 
     | regText/\reg_reg[46] | CLK ^ -> Q ^ | DFFSR   | 0.147 |   0.146 |   -0.322 | 
     | U238                 | A ^ -> Y v   | XOR2X1  | 0.078 |   0.225 |   -0.244 | 
     | s_x_11/U37           | S v -> Y v   | MUX2X1  | 0.049 |   0.273 |   -0.195 | 
     | s_x_11/U36           | A v -> Y ^   | INVX1   | 0.019 |   0.293 |   -0.176 | 
     | s_x_11/U33           | A ^ -> Y v   | NAND3X1 | 0.022 |   0.315 |   -0.153 | 
     | s_x_11/U32           | A v -> Y ^   | INVX1   | 0.026 |   0.341 |   -0.127 | 
     | mux_64/U40           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.375 |   -0.093 | 
     | mux_64/U39           | A v -> Y ^   | INVX1   | 0.025 |   0.400 |   -0.068 | 
     | regText/U106         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.434 |   -0.034 | 
     | regText/U105         | A v -> Y ^   | INVX1   | 0.020 |   0.454 |   -0.014 | 
     | regText/\reg_reg[27] | D ^          | DFFSR   | 0.000 |   0.454 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[46]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.305
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.305 + 0.139 = 0.444
Initial Slack = totDel - AvailTime
Initial Slack = 0.444 - -0.899 = 1.343
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.305 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.205
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[27] /CLK 
Endpoint:   regText/\reg_reg[27] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[46] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.444
  Slack Time                    0.458
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.458 | 
     | regText/\reg_reg[46] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.320 | 
     | U238                 | A v -> Y v   | XOR2X1  | 0.076 |   0.215 |   -0.244 | 
     | s_x_11/U37           | S v -> Y v   | MUX2X1  | 0.049 |   0.263 |   -0.195 | 
     | s_x_11/U36           | A v -> Y ^   | INVX1   | 0.019 |   0.283 |   -0.176 | 
     | s_x_11/U33           | A ^ -> Y v   | NAND3X1 | 0.022 |   0.305 |   -0.153 | 
     | s_x_11/U32           | A v -> Y ^   | INVX1   | 0.026 |   0.331 |   -0.127 | 
     | mux_64/U40           | A ^ -> Y v   | MUX2X1  | 0.034 |   0.365 |   -0.093 | 
     | mux_64/U39           | A v -> Y ^   | INVX1   | 0.025 |   0.390 |   -0.068 | 
     | regText/U106         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.424 |   -0.034 | 
     | regText/U105         | A v -> Y ^   | INVX1   | 0.020 |   0.444 |   -0.014 | 
     | regText/\reg_reg[27] | D ^          | DFFSR   | 0.000 |   0.444 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[45]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.325
This Block's Segment Delay(segDel): 0.166
Total delay(totDel): 0.325 + 0.166 = 0.492
Initial Slack = totDel - AvailTime
Initial Slack = 0.492 - -0.899 = 1.391
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.325 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.225
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[45] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.491
  Slack Time                    0.506
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.506 | 
     | regText/\reg_reg[45] | CLK ^ -> Q ^ | DFFSR   | 0.166 |   0.166 |   -0.340 | 
     | U239                 | A ^ -> Y v   | XOR2X1  | 0.055 |   0.220 |   -0.286 | 
     | s_x_11/U17           | A v -> Y v   | AND2X1  | 0.039 |   0.260 |   -0.246 | 
     | s_x_11/U18           | A v -> Y ^   | INVX1   | 0.020 |   0.280 |   -0.226 | 
     | s_x_11/U26           | C ^ -> Y v   | NAND3X1 | 0.024 |   0.303 |   -0.203 | 
     | s_x_11/U25           | B v -> Y ^   | NAND3X1 | 0.059 |   0.362 |   -0.144 | 
     | mux_64/U110          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.396 |   -0.110 | 
     | mux_64/U109          | A v -> Y ^   | INVX1   | 0.039 |   0.435 |   -0.071 | 
     | regText/U240         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.466 |   -0.039 | 
     | regText/U239         | A v -> Y ^   | INVX1   | 0.025 |   0.491 |   -0.014 | 
     | regText/\reg_reg[59] | D ^          | DFFSR   | 0.000 |   0.491 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[45]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.322
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.322 + 0.151 = 0.473
Initial Slack = totDel - AvailTime
Initial Slack = 0.473 - -0.899 = 1.373
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.322 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.221
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[59] /CLK 
Endpoint:   regText/\reg_reg[59] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[45] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.473
  Slack Time                    0.488
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.488 | 
     | regText/\reg_reg[45] | CLK ^ -> Q v | DFFSR   | 0.151 |   0.151 |   -0.337 | 
     | U239                 | A v -> Y v   | XOR2X1  | 0.051 |   0.202 |   -0.286 | 
     | s_x_11/U17           | A v -> Y v   | AND2X1  | 0.039 |   0.241 |   -0.246 | 
     | s_x_11/U18           | A v -> Y ^   | INVX1   | 0.020 |   0.261 |   -0.226 | 
     | s_x_11/U26           | C ^ -> Y v   | NAND3X1 | 0.024 |   0.285 |   -0.203 | 
     | s_x_11/U25           | B v -> Y ^   | NAND3X1 | 0.059 |   0.344 |   -0.144 | 
     | mux_64/U110          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.378 |   -0.110 | 
     | mux_64/U109          | A v -> Y ^   | INVX1   | 0.039 |   0.416 |   -0.071 | 
     | regText/U240         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.448 |   -0.039 | 
     | regText/U239         | A v -> Y ^   | INVX1   | 0.025 |   0.473 |   -0.014 | 
     | regText/\reg_reg[59] | D ^          | DFFSR   | 0.000 |   0.473 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[44]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.255
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.255 + 0.153 = 0.408
Initial Slack = totDel - AvailTime
Initial Slack = 0.408 - -0.899 = 1.307
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.255 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.154
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[44] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.408
  Slack Time                    0.422
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.422 | 
     | regText/\reg_reg[44] | CLK ^ -> Q ^ | DFFSR   | 0.153 |   0.153 |   -0.269 | 
     | U240                 | A ^ -> Y v   | XOR2X1  | 0.066 |   0.219 |   -0.203 | 
     | s_x_11/U40           | A v -> Y ^   | OAI21X1 | 0.086 |   0.305 |   -0.118 | 
     | mux_64/U6            | A ^ -> Y v   | MUX2X1  | 0.034 |   0.339 |   -0.083 | 
     | mux_64/U5            | A v -> Y ^   | INVX1   | 0.022 |   0.360 |   -0.062 | 
     | regText/U72          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.392 |   -0.030 | 
     | regText/U71          | A v -> Y ^   | INVX1   | 0.016 |   0.408 |   -0.014 | 
     | regText/\reg_reg[11] | D ^          | DFFSR   | 0.000 |   0.408 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[44]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.252
This Block's Segment Delay(segDel): 0.143
Total delay(totDel): 0.252 + 0.143 = 0.395
Initial Slack = totDel - AvailTime
Initial Slack = 0.395 - -0.899 = 1.294
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.252 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.152
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[11] /CLK 
Endpoint:   regText/\reg_reg[11] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[44] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.395
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.409 | 
     | regText/\reg_reg[44] | CLK ^ -> Q v | DFFSR   | 0.143 |   0.143 |   -0.267 | 
     | U240                 | A v -> Y v   | XOR2X1  | 0.064 |   0.206 |   -0.203 | 
     | s_x_11/U40           | A v -> Y ^   | OAI21X1 | 0.086 |   0.292 |   -0.118 | 
     | mux_64/U6            | A ^ -> Y v   | MUX2X1  | 0.034 |   0.326 |   -0.083 | 
     | mux_64/U5            | A v -> Y ^   | INVX1   | 0.022 |   0.348 |   -0.062 | 
     | regText/U72          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.379 |   -0.030 | 
     | regText/U71          | A v -> Y ^   | INVX1   | 0.016 |   0.395 |   -0.014 | 
     | regText/\reg_reg[11] | D ^          | DFFSR   | 0.000 |   0.395 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[43]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.289
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.289 + 0.163 = 0.451
Initial Slack = totDel - AvailTime
Initial Slack = 0.451 - -0.899 = 1.351
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.289 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.188
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[43] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.451
  Slack Time                    0.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.466 | 
     | regText/\reg_reg[43] | CLK ^ -> Q ^ | DFFSR   | 0.162 |   0.162 |   -0.304 | 
     | U241                 | A ^ -> Y v   | XOR2X1  | 0.042 |   0.203 |   -0.263 | 
     | s_x_10/U41           | S v -> Y v   | MUX2X1  | 0.087 |   0.291 |   -0.175 | 
     | s_x_10/U40           | C v -> Y ^   | OAI21X1 | 0.043 |   0.333 |   -0.133 | 
     | mux_64/U4            | A ^ -> Y v   | MUX2X1  | 0.042 |   0.375 |   -0.090 | 
     | mux_64/U3            | A v -> Y ^   | INVX1   | 0.024 |   0.399 |   -0.067 | 
     | regText/U70          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.430 |   -0.036 | 
     | regText/U69          | A v -> Y ^   | INVX1   | 0.021 |   0.451 |   -0.014 | 
     | regText/\reg_reg[10] | D ^          | DFFSR   | 0.000 |   0.451 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[43]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.286
This Block's Segment Delay(segDel): 0.149
Total delay(totDel): 0.286 + 0.149 = 0.435
Initial Slack = totDel - AvailTime
Initial Slack = 0.435 - -0.899 = 1.334
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.286 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.185
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[43] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.435
  Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.449 | 
     | regText/\reg_reg[43] | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.301 | 
     | U241                 | A v -> Y v   | XOR2X1  | 0.038 |   0.187 |   -0.263 | 
     | s_x_10/U41           | S v -> Y v   | MUX2X1  | 0.087 |   0.274 |   -0.175 | 
     | s_x_10/U40           | C v -> Y ^   | OAI21X1 | 0.043 |   0.317 |   -0.133 | 
     | mux_64/U4            | A ^ -> Y v   | MUX2X1  | 0.042 |   0.359 |   -0.090 | 
     | mux_64/U3            | A v -> Y ^   | INVX1   | 0.024 |   0.383 |   -0.067 | 
     | regText/U70          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.414 |   -0.036 | 
     | regText/U69          | A v -> Y ^   | INVX1   | 0.021 |   0.435 |   -0.014 | 
     | regText/\reg_reg[10] | D ^          | DFFSR   | 0.000 |   0.435 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[42]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.288
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.288 + 0.144 = 0.432
Initial Slack = totDel - AvailTime
Initial Slack = 0.432 - -0.899 = 1.332
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.288 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.187
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[42] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.432
  Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.447 | 
     | regText/\reg_reg[42] | CLK ^ -> Q ^ | DFFSR   | 0.144 |   0.144 |   -0.302 | 
     | U242                 | A ^ -> Y v   | XOR2X1  | 0.067 |   0.211 |   -0.235 | 
     | s_x_10/U37           | S v -> Y v   | MUX2X1  | 0.046 |   0.257 |   -0.189 | 
     | s_x_10/U36           | A v -> Y ^   | INVX1   | 0.029 |   0.287 |   -0.160 | 
     | s_x_10/U33           | A ^ -> Y v   | NAND3X1 | 0.025 |   0.311 |   -0.135 | 
     | s_x_10/U32           | A v -> Y ^   | INVX1   | 0.019 |   0.330 |   -0.116 | 
     | mux_64/U38           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.362 |   -0.085 | 
     | mux_64/U37           | A v -> Y ^   | INVX1   | 0.022 |   0.384 |   -0.063 | 
     | regText/U104         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.414 |   -0.032 | 
     | regText/U103         | A v -> Y ^   | INVX1   | 0.018 |   0.432 |   -0.014 | 
     | regText/\reg_reg[26] | D ^          | DFFSR   | 0.000 |   0.432 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[42]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.286
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.286 + 0.137 = 0.423
Initial Slack = totDel - AvailTime
Initial Slack = 0.423 - -0.899 = 1.323
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.286 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.185
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[26] /CLK 
Endpoint:   regText/\reg_reg[26] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[42] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.423
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.437 | 
     | regText/\reg_reg[42] | CLK ^ -> Q v | DFFSR   | 0.137 |   0.137 |   -0.301 | 
     | U242                 | A v -> Y v   | XOR2X1  | 0.065 |   0.202 |   -0.235 | 
     | s_x_10/U37           | S v -> Y v   | MUX2X1  | 0.046 |   0.248 |   -0.189 | 
     | s_x_10/U36           | A v -> Y ^   | INVX1   | 0.029 |   0.278 |   -0.160 | 
     | s_x_10/U33           | A ^ -> Y v   | NAND3X1 | 0.025 |   0.302 |   -0.135 | 
     | s_x_10/U32           | A v -> Y ^   | INVX1   | 0.019 |   0.321 |   -0.116 | 
     | mux_64/U38           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.353 |   -0.085 | 
     | mux_64/U37           | A v -> Y ^   | INVX1   | 0.022 |   0.375 |   -0.063 | 
     | regText/U104         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.405 |   -0.032 | 
     | regText/U103         | A v -> Y ^   | INVX1   | 0.018 |   0.423 |   -0.014 | 
     | regText/\reg_reg[26] | D ^          | DFFSR   | 0.000 |   0.423 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[41]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.298
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.298 + 0.158 = 0.456
Initial Slack = totDel - AvailTime
Initial Slack = 0.456 - -0.899 = 1.355
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.298 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.198
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[41] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.456
  Slack Time                    0.470
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.470 | 
     | regText/\reg_reg[41] | CLK ^ -> Q ^ | DFFSR   | 0.157 |   0.157 |   -0.313 | 
     | U243                 | A ^ -> Y v   | XOR2X1  | 0.049 |   0.206 |   -0.264 | 
     | s_x_10/U17           | A v -> Y v   | AND2X1  | 0.039 |   0.245 |   -0.225 | 
     | s_x_10/U18           | A v -> Y ^   | INVX1   | 0.020 |   0.265 |   -0.205 | 
     | s_x_10/U26           | C ^ -> Y v   | NAND3X1 | 0.021 |   0.286 |   -0.184 | 
     | s_x_10/U25           | B v -> Y ^   | NAND3X1 | 0.064 |   0.350 |   -0.120 | 
     | mux_64/U108          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.382 |   -0.089 | 
     | mux_64/U107          | A v -> Y ^   | INVX1   | 0.027 |   0.408 |   -0.062 | 
     | regText/U238         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.440 |   -0.030 | 
     | regText/U237         | A v -> Y ^   | INVX1   | 0.015 |   0.456 |   -0.014 | 
     | regText/\reg_reg[58] | D ^          | DFFSR   | 0.000 |   0.456 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[41]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.295
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.295 + 0.146 = 0.441
Initial Slack = totDel - AvailTime
Initial Slack = 0.441 - -0.899 = 1.341
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.295 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.195
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[58] /CLK 
Endpoint:   regText/\reg_reg[58] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[41] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.441
  Slack Time                    0.455
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.455 | 
     | regText/\reg_reg[41] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.310 | 
     | U243                 | A v -> Y v   | XOR2X1  | 0.046 |   0.191 |   -0.264 | 
     | s_x_10/U17           | A v -> Y v   | AND2X1  | 0.039 |   0.230 |   -0.225 | 
     | s_x_10/U18           | A v -> Y ^   | INVX1   | 0.020 |   0.250 |   -0.205 | 
     | s_x_10/U26           | C ^ -> Y v   | NAND3X1 | 0.021 |   0.271 |   -0.184 | 
     | s_x_10/U25           | B v -> Y ^   | NAND3X1 | 0.064 |   0.335 |   -0.120 | 
     | mux_64/U108          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.367 |   -0.089 | 
     | mux_64/U107          | A v -> Y ^   | INVX1   | 0.027 |   0.394 |   -0.062 | 
     | regText/U238         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.426 |   -0.030 | 
     | regText/U237         | A v -> Y ^   | INVX1   | 0.015 |   0.441 |   -0.014 | 
     | regText/\reg_reg[58] | D ^          | DFFSR   | 0.000 |   0.441 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[40]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.261
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.261 + 0.152 = 0.413
Initial Slack = totDel - AvailTime
Initial Slack = 0.413 - -0.899 = 1.312
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.261 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.161
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[40] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.413
  Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.427 | 
     | regText/\reg_reg[40] | CLK ^ -> Q ^ | DFFSR   | 0.152 |   0.152 |   -0.276 | 
     | U244                 | A ^ -> Y v   | XOR2X1  | 0.039 |   0.190 |   -0.237 | 
     | s_x_10/U40           | A v -> Y ^   | OAI21X1 | 0.104 |   0.295 |   -0.133 | 
     | mux_64/U4            | A ^ -> Y v   | MUX2X1  | 0.042 |   0.337 |   -0.090 | 
     | mux_64/U3            | A v -> Y ^   | INVX1   | 0.024 |   0.361 |   -0.067 | 
     | regText/U70          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.392 |   -0.036 | 
     | regText/U69          | A v -> Y ^   | INVX1   | 0.021 |   0.413 |   -0.014 | 
     | regText/\reg_reg[10] | D ^          | DFFSR   | 0.000 |   0.413 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[40]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.259
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.259 + 0.142 = 0.401
Initial Slack = totDel - AvailTime
Initial Slack = 0.401 - -0.899 = 1.300
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.259 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.158
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[10] /CLK 
Endpoint:   regText/\reg_reg[10] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[40] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.401
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.415 | 
     | regText/\reg_reg[40] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.273 | 
     | U244                 | A v -> Y v   | XOR2X1  | 0.036 |   0.178 |   -0.237 | 
     | s_x_10/U40           | A v -> Y ^   | OAI21X1 | 0.104 |   0.283 |   -0.133 | 
     | mux_64/U4            | A ^ -> Y v   | MUX2X1  | 0.042 |   0.325 |   -0.090 | 
     | mux_64/U3            | A v -> Y ^   | INVX1   | 0.024 |   0.349 |   -0.067 | 
     | regText/U70          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.379 |   -0.036 | 
     | regText/U69          | A v -> Y ^   | INVX1   | 0.021 |   0.401 |   -0.014 | 
     | regText/\reg_reg[10] | D ^          | DFFSR   | 0.000 |   0.401 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[39]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.290
This Block's Segment Delay(segDel): 0.169
Total delay(totDel): 0.290 + 0.169 = 0.459
Initial Slack = totDel - AvailTime
Initial Slack = 0.459 - -0.899 = 1.358
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.290 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.189
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[39] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.459
  Slack Time                    0.473
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.473 | 
     | regText/\reg_reg[39] | CLK ^ -> Q ^ | DFFSR   | 0.168 |   0.168 |   -0.305 | 
     | U246                 | A ^ -> Y v   | XOR2X1  | 0.043 |   0.211 |   -0.262 | 
     | s_x_9/U41            | S v -> Y v   | MUX2X1  | 0.087 |   0.298 |   -0.175 | 
     | s_x_9/U40            | C v -> Y ^   | OAI21X1 | 0.040 |   0.338 |   -0.135 | 
     | mux_64/U128          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.369 |   -0.104 | 
     | mux_64/U127          | A v -> Y ^   | INVX1   | 0.038 |   0.408 |   -0.065 | 
     | regText/U258         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.439 |   -0.034 | 
     | regText/U257         | A v -> Y ^   | INVX1   | 0.019 |   0.459 |   -0.014 | 
     | regText/\reg_reg[9]  | D ^          | DFFSR   | 0.000 |   0.459 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[39]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.286
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.286 + 0.153 = 0.440
Initial Slack = totDel - AvailTime
Initial Slack = 0.440 - -0.899 = 1.339
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.286 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.185
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[39] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.439
  Slack Time                    0.454
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.454 | 
     | regText/\reg_reg[39] | CLK ^ -> Q v | DFFSR   | 0.153 |   0.153 |   -0.301 | 
     | U246                 | A v -> Y v   | XOR2X1  | 0.039 |   0.192 |   -0.262 | 
     | s_x_9/U41            | S v -> Y v   | MUX2X1  | 0.087 |   0.279 |   -0.175 | 
     | s_x_9/U40            | C v -> Y ^   | OAI21X1 | 0.040 |   0.319 |   -0.135 | 
     | mux_64/U128          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.350 |   -0.104 | 
     | mux_64/U127          | A v -> Y ^   | INVX1   | 0.038 |   0.389 |   -0.065 | 
     | regText/U258         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.420 |   -0.034 | 
     | regText/U257         | A v -> Y ^   | INVX1   | 0.019 |   0.439 |   -0.014 | 
     | regText/\reg_reg[9]  | D ^          | DFFSR   | 0.000 |   0.439 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[38]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.897
Available budget after adjustments(AvailTime) = (0.000 - 0.897) = -0.897

External Segment Delay(extSegDel): 0.306
This Block's Segment Delay(segDel): 0.200
Total delay(totDel): 0.306 + 0.200 = 0.505
Initial Slack = totDel - AvailTime
Initial Slack = 0.505 - -0.897 = 1.402
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.306 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.011 = 1.202
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[38] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.505
  Slack Time                    0.517
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.517 | 
     | regText/\reg_reg[38] | CLK ^ -> Q ^ | DFFSR   | 0.198 |   0.198 |   -0.319 | 
     | U247                 | A ^ -> Y v   | XOR2X1  | 0.069 |   0.267 |   -0.250 | 
     | s_x_9/U37            | S v -> Y v   | MUX2X1  | 0.041 |   0.307 |   -0.209 | 
     | s_x_9/U36            | A v -> Y ^   | INVX1   | 0.017 |   0.324 |   -0.193 | 
     | s_x_9/U33            | A ^ -> Y v   | NAND3X1 | 0.023 |   0.347 |   -0.169 | 
     | s_x_9/U32            | A v -> Y ^   | INVX1   | 0.021 |   0.368 |   -0.149 | 
     | mux_64/U36           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.403 |   -0.114 | 
     | mux_64/U35           | A v -> Y ^   | INVX1   | 0.035 |   0.437 |   -0.079 | 
     | regText/U102         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.470 |   -0.047 | 
     | regText/U101         | A v -> Y ^   | INVX1   | 0.035 |   0.505 |   -0.012 | 
     | regText/\reg_reg[25] | D ^          | DFFSR   | 0.000 |   0.505 |   -0.011 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[38]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.011) = -0.897
Available budget after adjustments(AvailTime) = (0.000 - 0.897) = -0.897

External Segment Delay(extSegDel): 0.298
This Block's Segment Delay(segDel): 0.165
Total delay(totDel): 0.298 + 0.165 = 0.463
Initial Slack = totDel - AvailTime
Initial Slack = 0.463 - -0.897 = 1.359
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.298 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.011 = 1.194
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[25] /CLK 
Endpoint:   regText/\reg_reg[25] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[38] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
= Required Time                -0.011
  Arrival Time                  0.463
  Slack Time                    0.474
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.474 | 
     | regText/\reg_reg[38] | CLK ^ -> Q v | DFFSR   | 0.163 |   0.163 |   -0.311 | 
     | U247                 | A v -> Y v   | XOR2X1  | 0.061 |   0.224 |   -0.250 | 
     | s_x_9/U37            | S v -> Y v   | MUX2X1  | 0.041 |   0.265 |   -0.209 | 
     | s_x_9/U36            | A v -> Y ^   | INVX1   | 0.017 |   0.282 |   -0.193 | 
     | s_x_9/U33            | A ^ -> Y v   | NAND3X1 | 0.023 |   0.305 |   -0.169 | 
     | s_x_9/U32            | A v -> Y ^   | INVX1   | 0.021 |   0.326 |   -0.149 | 
     | mux_64/U36           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.360 |   -0.114 | 
     | mux_64/U35           | A v -> Y ^   | INVX1   | 0.035 |   0.395 |   -0.079 | 
     | regText/U102         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.427 |   -0.047 | 
     | regText/U101         | A v -> Y ^   | INVX1   | 0.035 |   0.462 |   -0.012 | 
     | regText/\reg_reg[25] | D ^          | DFFSR   | 0.000 |   0.463 |   -0.011 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[37]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.302
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.302 + 0.155 = 0.456
Initial Slack = totDel - AvailTime
Initial Slack = 0.456 - -0.899 = 1.356
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.302 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.201
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[37] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.456
  Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.471 | 
     | regText/\reg_reg[37] | CLK ^ -> Q ^ | DFFSR   | 0.154 |   0.154 |   -0.316 | 
     | U248                 | A ^ -> Y v   | XOR2X1  | 0.056 |   0.210 |   -0.260 | 
     | s_x_9/U17            | A v -> Y v   | AND2X1  | 0.042 |   0.253 |   -0.218 | 
     | s_x_9/U18            | A v -> Y ^   | INVX1   | 0.020 |   0.273 |   -0.198 | 
     | s_x_9/U26            | C ^ -> Y v   | NAND3X1 | 0.025 |   0.298 |   -0.173 | 
     | s_x_9/U25            | B v -> Y ^   | NAND3X1 | 0.058 |   0.356 |   -0.115 | 
     | mux_64/U106          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.390 |   -0.081 | 
     | mux_64/U105          | A v -> Y ^   | INVX1   | 0.018 |   0.408 |   -0.062 | 
     | regText/U236         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.438 |   -0.032 | 
     | regText/U235         | A v -> Y ^   | INVX1   | 0.018 |   0.456 |   -0.014 | 
     | regText/\reg_reg[57] | D ^          | DFFSR   | 0.000 |   0.456 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[37]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.299
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.299 + 0.144 = 0.443
Initial Slack = totDel - AvailTime
Initial Slack = 0.443 - -0.899 = 1.342
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.299 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.198
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[57] /CLK 
Endpoint:   regText/\reg_reg[57] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[37] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.443
  Slack Time                    0.457
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.457 | 
     | regText/\reg_reg[37] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.314 | 
     | U248                 | A v -> Y v   | XOR2X1  | 0.053 |   0.197 |   -0.260 | 
     | s_x_9/U17            | A v -> Y v   | AND2X1  | 0.042 |   0.239 |   -0.218 | 
     | s_x_9/U18            | A v -> Y ^   | INVX1   | 0.020 |   0.259 |   -0.198 | 
     | s_x_9/U26            | C ^ -> Y v   | NAND3X1 | 0.025 |   0.284 |   -0.173 | 
     | s_x_9/U25            | B v -> Y ^   | NAND3X1 | 0.058 |   0.342 |   -0.115 | 
     | mux_64/U106          | A ^ -> Y v   | MUX2X1  | 0.034 |   0.376 |   -0.081 | 
     | mux_64/U105          | A v -> Y ^   | INVX1   | 0.018 |   0.395 |   -0.062 | 
     | regText/U236         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.425 |   -0.032 | 
     | regText/U235         | A v -> Y ^   | INVX1   | 0.018 |   0.443 |   -0.014 | 
     | regText/\reg_reg[57] | D ^          | DFFSR   | 0.000 |   0.443 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[36]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.254
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.254 + 0.159 = 0.413
Initial Slack = totDel - AvailTime
Initial Slack = 0.413 - -0.899 = 1.312
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.254 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.153
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[36] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.413
  Slack Time                    0.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.427 | 
     | regText/\reg_reg[36] | CLK ^ -> Q ^ | DFFSR   | 0.158 |   0.158 |   -0.269 | 
     | U249                 | A ^ -> Y v   | XOR2X1  | 0.070 |   0.228 |   -0.199 | 
     | s_x_9/U40            | A v -> Y ^   | OAI21X1 | 0.064 |   0.292 |   -0.135 | 
     | mux_64/U128          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.323 |   -0.104 | 
     | mux_64/U127          | A v -> Y ^   | INVX1   | 0.038 |   0.362 |   -0.065 | 
     | regText/U258         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.393 |   -0.034 | 
     | regText/U257         | A v -> Y ^   | INVX1   | 0.019 |   0.412 |   -0.014 | 
     | regText/\reg_reg[9]  | D ^          | DFFSR   | 0.000 |   0.413 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[36]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.251
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.251 + 0.147 = 0.398
Initial Slack = totDel - AvailTime
Initial Slack = 0.398 - -0.899 = 1.297
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.251 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.150
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[36] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.398
  Slack Time                    0.412
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.412 | 
     | regText/\reg_reg[36] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.266 | 
     | U249                 | A v -> Y v   | XOR2X1  | 0.067 |   0.213 |   -0.199 | 
     | s_x_9/U40            | A v -> Y ^   | OAI21X1 | 0.064 |   0.277 |   -0.135 | 
     | mux_64/U128          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.308 |   -0.104 | 
     | mux_64/U127          | A v -> Y ^   | INVX1   | 0.038 |   0.347 |   -0.065 | 
     | regText/U258         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.378 |   -0.034 | 
     | regText/U257         | A v -> Y ^   | INVX1   | 0.019 |   0.397 |   -0.014 | 
     | regText/\reg_reg[9]  | D ^          | DFFSR   | 0.000 |   0.398 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[35]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.289
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.289 + 0.157 = 0.446
Initial Slack = totDel - AvailTime
Initial Slack = 0.446 - -0.899 = 1.345
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.289 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.188
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[35] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.446
  Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.460 | 
     | regText/\reg_reg[35] | CLK ^ -> Q ^ | DFFSR   | 0.157 |   0.157 |   -0.303 | 
     | U250                 | A ^ -> Y v   | XOR2X1  | 0.040 |   0.197 |   -0.263 | 
     | s_x_8/U41            | S v -> Y v   | MUX2X1  | 0.087 |   0.284 |   -0.176 | 
     | s_x_8/U40            | C v -> Y ^   | OAI21X1 | 0.056 |   0.339 |   -0.121 | 
     | mux_64/U126          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.372 |   -0.088 | 
     | mux_64/U125          | A v -> Y ^   | INVX1   | 0.023 |   0.395 |   -0.065 | 
     | regText/U256         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.430 |   -0.030 | 
     | regText/U255         | A v -> Y ^   | INVX1   | 0.016 |   0.446 |   -0.014 | 
     | regText/\reg_reg[8]  | D ^          | DFFSR   | 0.000 |   0.446 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[35]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.286
This Block's Segment Delay(segDel): 0.145
Total delay(totDel): 0.286 + 0.145 = 0.431
Initial Slack = totDel - AvailTime
Initial Slack = 0.431 - -0.899 = 1.331
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.286 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.185
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[35] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.431
  Slack Time                    0.445
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.445 | 
     | regText/\reg_reg[35] | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.300 | 
     | U250                 | A v -> Y v   | XOR2X1  | 0.037 |   0.182 |   -0.263 | 
     | s_x_8/U41            | S v -> Y v   | MUX2X1  | 0.087 |   0.269 |   -0.176 | 
     | s_x_8/U40            | C v -> Y ^   | OAI21X1 | 0.056 |   0.325 |   -0.121 | 
     | mux_64/U126          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.358 |   -0.088 | 
     | mux_64/U125          | A v -> Y ^   | INVX1   | 0.023 |   0.381 |   -0.065 | 
     | regText/U256         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.415 |   -0.030 | 
     | regText/U255         | A v -> Y ^   | INVX1   | 0.016 |   0.431 |   -0.014 | 
     | regText/\reg_reg[8]  | D ^          | DFFSR   | 0.000 |   0.431 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[34]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.309
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.309 + 0.163 = 0.472
Initial Slack = totDel - AvailTime
Initial Slack = 0.472 - -0.899 = 1.371
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.309 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.208
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[34] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.472
  Slack Time                    0.486
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.486 | 
     | regText/\reg_reg[34] | CLK ^ -> Q ^ | DFFSR   | 0.163 |   0.163 |   -0.323 | 
     | U251                 | A ^ -> Y v   | XOR2X1  | 0.069 |   0.232 |   -0.254 | 
     | s_x_8/U37            | S v -> Y v   | MUX2X1  | 0.040 |   0.272 |   -0.214 | 
     | s_x_8/U36            | A v -> Y ^   | INVX1   | 0.026 |   0.299 |   -0.187 | 
     | s_x_8/U33            | A ^ -> Y v   | NAND3X1 | 0.023 |   0.322 |   -0.164 | 
     | s_x_8/U32            | A v -> Y ^   | INVX1   | 0.032 |   0.354 |   -0.132 | 
     | mux_64/U34           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.388 |   -0.098 | 
     | mux_64/U33           | A v -> Y ^   | INVX1   | 0.019 |   0.407 |   -0.079 | 
     | regText/U100         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.442 |   -0.044 | 
     | regText/U99          | A v -> Y ^   | INVX1   | 0.030 |   0.472 |   -0.014 | 
     | regText/\reg_reg[24] | D ^          | DFFSR   | 0.000 |   0.472 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[34]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.305
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.305 + 0.150 = 0.455
Initial Slack = totDel - AvailTime
Initial Slack = 0.455 - -0.899 = 1.354
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.305 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.204
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[24] /CLK 
Endpoint:   regText/\reg_reg[24] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[34] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.455
  Slack Time                    0.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.469 | 
     | regText/\reg_reg[34] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.320 | 
     | U251                 | A v -> Y v   | XOR2X1  | 0.066 |   0.215 |   -0.254 | 
     | s_x_8/U37            | S v -> Y v   | MUX2X1  | 0.040 |   0.255 |   -0.214 | 
     | s_x_8/U36            | A v -> Y ^   | INVX1   | 0.026 |   0.282 |   -0.187 | 
     | s_x_8/U33            | A ^ -> Y v   | NAND3X1 | 0.023 |   0.305 |   -0.164 | 
     | s_x_8/U32            | A v -> Y ^   | INVX1   | 0.032 |   0.337 |   -0.132 | 
     | mux_64/U34           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.371 |   -0.098 | 
     | mux_64/U33           | A v -> Y ^   | INVX1   | 0.019 |   0.390 |   -0.079 | 
     | regText/U100         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.425 |   -0.044 | 
     | regText/U99          | A v -> Y ^   | INVX1   | 0.030 |   0.455 |   -0.014 | 
     | regText/\reg_reg[24] | D ^          | DFFSR   | 0.000 |   0.455 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[33]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.317
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.317 + 0.159 = 0.476
Initial Slack = totDel - AvailTime
Initial Slack = 0.476 - -0.899 = 1.376
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.317 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.217
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[33] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.476
  Slack Time                    0.491
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.491 | 
     | regText/\reg_reg[33] | CLK ^ -> Q ^ | DFFSR   | 0.158 |   0.158 |   -0.332 | 
     | U252                 | A ^ -> Y v   | XOR2X1  | 0.060 |   0.219 |   -0.272 | 
     | s_x_8/U17            | A v -> Y v   | AND2X1  | 0.040 |   0.258 |   -0.232 | 
     | s_x_8/U18            | A v -> Y ^   | INVX1   | 0.021 |   0.279 |   -0.211 | 
     | s_x_8/U26            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.303 |   -0.187 | 
     | s_x_8/U25            | B v -> Y ^   | NAND3X1 | 0.065 |   0.368 |   -0.122 | 
     | mux_64/U104          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.402 |   -0.089 | 
     | mux_64/U103          | A v -> Y ^   | INVX1   | 0.022 |   0.424 |   -0.067 | 
     | regText/U234         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.456 |   -0.035 | 
     | regText/U233         | A v -> Y ^   | INVX1   | 0.020 |   0.476 |   -0.014 | 
     | regText/\reg_reg[56] | D ^          | DFFSR   | 0.000 |   0.476 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[33]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.314
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.314 + 0.147 = 0.461
Initial Slack = totDel - AvailTime
Initial Slack = 0.461 - -0.899 = 1.361
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.314 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.214
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[56] /CLK 
Endpoint:   regText/\reg_reg[56] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[33] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.461
  Slack Time                    0.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.475 | 
     | regText/\reg_reg[33] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.329 | 
     | U252                 | A v -> Y v   | XOR2X1  | 0.057 |   0.204 |   -0.272 | 
     | s_x_8/U17            | A v -> Y v   | AND2X1  | 0.040 |   0.243 |   -0.232 | 
     | s_x_8/U18            | A v -> Y ^   | INVX1   | 0.021 |   0.264 |   -0.211 | 
     | s_x_8/U26            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.288 |   -0.187 | 
     | s_x_8/U25            | B v -> Y ^   | NAND3X1 | 0.065 |   0.353 |   -0.122 | 
     | mux_64/U104          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.386 |   -0.089 | 
     | mux_64/U103          | A v -> Y ^   | INVX1   | 0.022 |   0.409 |   -0.067 | 
     | regText/U234         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.441 |   -0.035 | 
     | regText/U233         | A v -> Y ^   | INVX1   | 0.020 |   0.461 |   -0.014 | 
     | regText/\reg_reg[56] | D ^          | DFFSR   | 0.000 |   0.461 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[32]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.262
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.262 + 0.148 = 0.410
Initial Slack = totDel - AvailTime
Initial Slack = 0.410 - -0.899 = 1.309
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.262 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.161
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[32] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.410
  Slack Time                    0.424
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.424 | 
     | regText/\reg_reg[32] | CLK ^ -> Q ^ | DFFSR   | 0.148 |   0.148 |   -0.276 | 
     | U253                 | A ^ -> Y v   | XOR2X1  | 0.038 |   0.186 |   -0.238 | 
     | s_x_8/U40            | A v -> Y ^   | OAI21X1 | 0.117 |   0.303 |   -0.121 | 
     | mux_64/U126          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.336 |   -0.088 | 
     | mux_64/U125          | A v -> Y ^   | INVX1   | 0.023 |   0.359 |   -0.065 | 
     | regText/U256         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.394 |   -0.030 | 
     | regText/U255         | A v -> Y ^   | INVX1   | 0.016 |   0.410 |   -0.014 | 
     | regText/\reg_reg[8]  | D ^          | DFFSR   | 0.000 |   0.410 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[32]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.260
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.260 + 0.139 = 0.399
Initial Slack = totDel - AvailTime
Initial Slack = 0.399 - -0.899 = 1.298
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.260 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.159
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[8] /CLK 
Endpoint:   regText/\reg_reg[8] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[32] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.399
  Slack Time                    0.413
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.413 | 
     | regText/\reg_reg[32] | CLK ^ -> Q v | DFFSR   | 0.139 |   0.139 |   -0.274 | 
     | U253                 | A v -> Y v   | XOR2X1  | 0.036 |   0.175 |   -0.238 | 
     | s_x_8/U40            | A v -> Y ^   | OAI21X1 | 0.117 |   0.293 |   -0.121 | 
     | mux_64/U126          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.325 |   -0.088 | 
     | mux_64/U125          | A v -> Y ^   | INVX1   | 0.023 |   0.348 |   -0.065 | 
     | regText/U256         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.383 |   -0.030 | 
     | regText/U255         | A v -> Y ^   | INVX1   | 0.016 |   0.399 |   -0.014 | 
     | regText/\reg_reg[8]  | D ^          | DFFSR   | 0.000 |   0.399 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[31]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.263
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.263 + 0.153 = 0.416
Initial Slack = totDel - AvailTime
Initial Slack = 0.416 - -0.899 = 1.315
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.263 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.162
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[31] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.416
  Slack Time                    0.430
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.430 | 
     | regText/\reg_reg[31] | CLK ^ -> Q ^ | DFFSR   | 0.153 |   0.153 |   -0.277 | 
     | U254                 | A ^ -> Y v   | XOR2X1  | 0.078 |   0.230 |   -0.200 | 
     | s_x_7/U41            | S v -> Y v   | MUX2X1  | 0.045 |   0.275 |   -0.155 | 
     | s_x_7/U40            | C v -> Y ^   | OAI21X1 | 0.036 |   0.311 |   -0.119 | 
     | mux_64/U124          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.343 |   -0.087 | 
     | mux_64/U123          | A v -> Y ^   | INVX1   | 0.024 |   0.367 |   -0.063 | 
     | regText/U254         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.399 |   -0.031 | 
     | regText/U253         | A v -> Y ^   | INVX1   | 0.017 |   0.416 |   -0.014 | 
     | regText/\reg_reg[7]  | D ^          | DFFSR   | 0.000 |   0.416 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[31]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.261
This Block's Segment Delay(segDel): 0.143
Total delay(totDel): 0.261 + 0.143 = 0.404
Initial Slack = totDel - AvailTime
Initial Slack = 0.404 - -0.899 = 1.304
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.261 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.161
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[31] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.404
  Slack Time                    0.419
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.419 | 
     | regText/\reg_reg[31] | CLK ^ -> Q v | DFFSR   | 0.143 |   0.143 |   -0.276 | 
     | U254                 | A v -> Y v   | XOR2X1  | 0.076 |   0.219 |   -0.200 | 
     | s_x_7/U41            | S v -> Y v   | MUX2X1  | 0.045 |   0.264 |   -0.155 | 
     | s_x_7/U40            | C v -> Y ^   | OAI21X1 | 0.036 |   0.299 |   -0.119 | 
     | mux_64/U124          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.331 |   -0.087 | 
     | mux_64/U123          | A v -> Y ^   | INVX1   | 0.024 |   0.355 |   -0.063 | 
     | regText/U254         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.387 |   -0.031 | 
     | regText/U253         | A v -> Y ^   | INVX1   | 0.017 |   0.404 |   -0.014 | 
     | regText/\reg_reg[7]  | D ^          | DFFSR   | 0.000 |   0.404 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[30]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.302
This Block's Segment Delay(segDel): 0.160
Total delay(totDel): 0.302 + 0.160 = 0.462
Initial Slack = totDel - AvailTime
Initial Slack = 0.462 - -0.899 = 1.362
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.302 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.202
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[30] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.462
  Slack Time                    0.477
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.477 | 
     | regText/\reg_reg[30] | CLK ^ -> Q ^ | DFFSR   | 0.159 |   0.159 |   -0.317 | 
     | U255                 | A ^ -> Y v   | XOR2X1  | 0.064 |   0.223 |   -0.254 | 
     | s_x_7/U34            | C v -> Y ^   | NAND3X1 | 0.054 |   0.277 |   -0.199 | 
     | s_x_7/U33            | B ^ -> Y v   | NAND3X1 | 0.034 |   0.311 |   -0.165 | 
     | s_x_7/U32            | A v -> Y ^   | INVX1   | 0.020 |   0.331 |   -0.146 | 
     | mux_64/U32           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.364 |   -0.113 | 
     | mux_64/U31           | A v -> Y ^   | INVX1   | 0.037 |   0.401 |   -0.075 | 
     | regText/U98          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.437 |   -0.040 | 
     | regText/U97          | A v -> Y ^   | INVX1   | 0.025 |   0.462 |   -0.014 | 
     | regText/\reg_reg[23] | D ^          | DFFSR   | 0.000 |   0.462 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[30]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.299
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.299 + 0.147 = 0.447
Initial Slack = totDel - AvailTime
Initial Slack = 0.447 - -0.899 = 1.346
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.299 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.199
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[23] /CLK 
Endpoint:   regText/\reg_reg[23] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[30] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.447
  Slack Time                    0.461
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.461 | 
     | regText/\reg_reg[30] | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |   -0.314 | 
     | U255                 | A v -> Y v   | XOR2X1  | 0.061 |   0.207 |   -0.254 | 
     | s_x_7/U34            | C v -> Y ^   | NAND3X1 | 0.054 |   0.262 |   -0.199 | 
     | s_x_7/U33            | B ^ -> Y v   | NAND3X1 | 0.034 |   0.296 |   -0.165 | 
     | s_x_7/U32            | A v -> Y ^   | INVX1   | 0.020 |   0.315 |   -0.146 | 
     | mux_64/U32           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.348 |   -0.113 | 
     | mux_64/U31           | A v -> Y ^   | INVX1   | 0.037 |   0.386 |   -0.075 | 
     | regText/U98          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.421 |   -0.040 | 
     | regText/U97          | A v -> Y ^   | INVX1   | 0.025 |   0.447 |   -0.014 | 
     | regText/\reg_reg[23] | D ^          | DFFSR   | 0.000 |   0.447 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[29]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.284
This Block's Segment Delay(segDel): 0.155
Total delay(totDel): 0.284 + 0.155 = 0.439
Initial Slack = totDel - AvailTime
Initial Slack = 0.439 - -0.899 = 1.339
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.284 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.183
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[29] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.439
  Slack Time                    0.454
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.454 | 
     | regText/\reg_reg[29] | CLK ^ -> Q ^ | DFFSR   | 0.155 |   0.155 |   -0.298 | 
     | U257                 | A ^ -> Y v   | XOR2X1  | 0.049 |   0.205 |   -0.249 | 
     | s_x_7/U17            | A v -> Y v   | AND2X1  | 0.038 |   0.243 |   -0.211 | 
     | s_x_7/U18            | A v -> Y ^   | INVX1   | 0.019 |   0.261 |   -0.193 | 
     | s_x_7/U26            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.285 |   -0.169 | 
     | s_x_7/U25            | B v -> Y ^   | NAND3X1 | 0.048 |   0.333 |   -0.120 | 
     | mux_64/U102          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.366 |   -0.088 | 
     | mux_64/U101          | A v -> Y ^   | INVX1   | 0.020 |   0.385 |   -0.069 | 
     | regText/U232         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.420 |   -0.034 | 
     | regText/U231         | A v -> Y ^   | INVX1   | 0.020 |   0.439 |   -0.014 | 
     | regText/\reg_reg[55] | D ^          | DFFSR   | 0.000 |   0.439 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[29]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.281
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.281 + 0.144 = 0.426
Initial Slack = totDel - AvailTime
Initial Slack = 0.426 - -0.899 = 1.325
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.281 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.181
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[55] /CLK 
Endpoint:   regText/\reg_reg[55] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[29] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.426
  Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.440 | 
     | regText/\reg_reg[29] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.296 | 
     | U257                 | A v -> Y v   | XOR2X1  | 0.047 |   0.191 |   -0.249 | 
     | s_x_7/U17            | A v -> Y v   | AND2X1  | 0.038 |   0.229 |   -0.211 | 
     | s_x_7/U18            | A v -> Y ^   | INVX1   | 0.019 |   0.247 |   -0.193 | 
     | s_x_7/U26            | C ^ -> Y v   | NAND3X1 | 0.024 |   0.271 |   -0.169 | 
     | s_x_7/U25            | B v -> Y ^   | NAND3X1 | 0.048 |   0.320 |   -0.120 | 
     | mux_64/U102          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.352 |   -0.088 | 
     | mux_64/U101          | A v -> Y ^   | INVX1   | 0.020 |   0.371 |   -0.069 | 
     | regText/U232         | A ^ -> Y v   | MUX2X1  | 0.034 |   0.406 |   -0.034 | 
     | regText/U231         | A v -> Y ^   | INVX1   | 0.020 |   0.425 |   -0.014 | 
     | regText/\reg_reg[55] | D ^          | DFFSR   | 0.000 |   0.426 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[28]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.245
This Block's Segment Delay(segDel): 0.158
Total delay(totDel): 0.245 + 0.158 = 0.402
Initial Slack = totDel - AvailTime
Initial Slack = 0.402 - -0.899 = 1.302
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.245 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.144
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[28] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.402
  Slack Time                    0.417
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.417 | 
     | regText/\reg_reg[28] | CLK ^ -> Q ^ | DFFSR   | 0.157 |   0.157 |   -0.260 | 
     | U258                 | A ^ -> Y v   | XOR2X1  | 0.076 |   0.233 |   -0.183 | 
     | s_x_7/U40            | A v -> Y ^   | OAI21X1 | 0.064 |   0.298 |   -0.119 | 
     | mux_64/U124          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.329 |   -0.087 | 
     | mux_64/U123          | A v -> Y ^   | INVX1   | 0.024 |   0.354 |   -0.063 | 
     | regText/U254         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.385 |   -0.031 | 
     | regText/U253         | A v -> Y ^   | INVX1   | 0.017 |   0.402 |   -0.014 | 
     | regText/\reg_reg[7]  | D ^          | DFFSR   | 0.000 |   0.402 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[28]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.242
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.242 + 0.146 = 0.388
Initial Slack = totDel - AvailTime
Initial Slack = 0.388 - -0.899 = 1.287
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.242 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.141
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[7] /CLK 
Endpoint:   regText/\reg_reg[7] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[28] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.388
  Slack Time                    0.402
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.402 | 
     | regText/\reg_reg[28] | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.257 | 
     | U258                 | A v -> Y v   | XOR2X1  | 0.073 |   0.219 |   -0.183 | 
     | s_x_7/U40            | A v -> Y ^   | OAI21X1 | 0.064 |   0.283 |   -0.119 | 
     | mux_64/U124          | A ^ -> Y v   | MUX2X1  | 0.032 |   0.315 |   -0.087 | 
     | mux_64/U123          | A v -> Y ^   | INVX1   | 0.024 |   0.339 |   -0.063 | 
     | regText/U254         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.371 |   -0.031 | 
     | regText/U253         | A v -> Y ^   | INVX1   | 0.017 |   0.388 |   -0.014 | 
     | regText/\reg_reg[7]  | D ^          | DFFSR   | 0.000 |   0.388 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[27]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.285
This Block's Segment Delay(segDel): 0.154
Total delay(totDel): 0.285 + 0.154 = 0.439
Initial Slack = totDel - AvailTime
Initial Slack = 0.439 - -0.899 = 1.339
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.285 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.184
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[27] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.439
  Slack Time                    0.453
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.453 | 
     | regText/\reg_reg[27] | CLK ^ -> Q ^ | DFFSR   | 0.154 |   0.154 |   -0.299 | 
     | U259                 | A ^ -> Y v   | XOR2X1  | 0.040 |   0.194 |   -0.259 | 
     | s_x_6/U35            | A v -> Y ^   | INVX1   | 0.057 |   0.251 |   -0.202 | 
     | s_x_6/U26            | B ^ -> Y v   | NAND3X1 | 0.025 |   0.276 |   -0.177 | 
     | s_x_6/U25            | B v -> Y ^   | NAND3X1 | 0.053 |   0.329 |   -0.125 | 
     | mux_64/U100          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.362 |   -0.091 | 
     | mux_64/U99           | A v -> Y ^   | INVX1   | 0.020 |   0.382 |   -0.072 | 
     | regText/U230         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.413 |   -0.040 | 
     | regText/U229         | A v -> Y ^   | INVX1   | 0.026 |   0.439 |   -0.015 | 
     | regText/\reg_reg[54] | D ^          | DFFSR   | 0.000 |   0.439 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[27]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.282
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.282 + 0.144 = 0.426
Initial Slack = totDel - AvailTime
Initial Slack = 0.426 - -0.899 = 1.325
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.282 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.181
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[27] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.426
  Slack Time                    0.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.440 | 
     | regText/\reg_reg[27] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.296 | 
     | U259                 | A v -> Y v   | XOR2X1  | 0.038 |   0.181 |   -0.259 | 
     | s_x_6/U35            | A v -> Y ^   | INVX1   | 0.057 |   0.238 |   -0.202 | 
     | s_x_6/U26            | B ^ -> Y v   | NAND3X1 | 0.025 |   0.263 |   -0.177 | 
     | s_x_6/U25            | B v -> Y ^   | NAND3X1 | 0.053 |   0.316 |   -0.125 | 
     | mux_64/U100          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.349 |   -0.091 | 
     | mux_64/U99           | A v -> Y ^   | INVX1   | 0.020 |   0.369 |   -0.072 | 
     | regText/U230         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.400 |   -0.040 | 
     | regText/U229         | A v -> Y ^   | INVX1   | 0.026 |   0.426 |   -0.015 | 
     | regText/\reg_reg[54] | D ^          | DFFSR   | 0.000 |   0.426 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[26]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.292
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.292 + 0.152 = 0.445
Initial Slack = totDel - AvailTime
Initial Slack = 0.445 - -0.899 = 1.344
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.292 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.192
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[26] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.445
  Slack Time                    0.459
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.459 | 
     | regText/\reg_reg[26] | CLK ^ -> Q ^ | DFFSR   | 0.152 |   0.152 |   -0.307 | 
     | U260                 | A ^ -> Y v   | XOR2X1  | 0.072 |   0.224 |   -0.235 | 
     | s_x_6/U34            | C v -> Y ^   | NAND3X1 | 0.063 |   0.287 |   -0.172 | 
     | s_x_6/U33            | B ^ -> Y v   | NAND3X1 | 0.026 |   0.312 |   -0.147 | 
     | s_x_6/U32            | A v -> Y ^   | INVX1   | 0.019 |   0.331 |   -0.128 | 
     | mux_64/U30           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.369 |   -0.090 | 
     | mux_64/U29           | A v -> Y ^   | INVX1   | 0.022 |   0.391 |   -0.068 | 
     | regText/U96          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.424 |   -0.035 | 
     | regText/U95          | A v -> Y ^   | INVX1   | 0.021 |   0.444 |   -0.014 | 
     | regText/\reg_reg[22] | D ^          | DFFSR   | 0.000 |   0.445 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[26]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.290
This Block's Segment Delay(segDel): 0.143
Total delay(totDel): 0.290 + 0.143 = 0.432
Initial Slack = totDel - AvailTime
Initial Slack = 0.432 - -0.899 = 1.332
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.290 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.189
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[26] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.432
  Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.446 | 
     | regText/\reg_reg[26] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.304 | 
     | U260                 | A v -> Y v   | XOR2X1  | 0.069 |   0.211 |   -0.235 | 
     | s_x_6/U34            | C v -> Y ^   | NAND3X1 | 0.063 |   0.274 |   -0.172 | 
     | s_x_6/U33            | B ^ -> Y v   | NAND3X1 | 0.026 |   0.300 |   -0.147 | 
     | s_x_6/U32            | A v -> Y ^   | INVX1   | 0.019 |   0.319 |   -0.128 | 
     | mux_64/U30           | A ^ -> Y v   | MUX2X1  | 0.038 |   0.357 |   -0.090 | 
     | mux_64/U29           | A v -> Y ^   | INVX1   | 0.022 |   0.378 |   -0.068 | 
     | regText/U96          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.411 |   -0.035 | 
     | regText/U95          | A v -> Y ^   | INVX1   | 0.021 |   0.432 |   -0.014 | 
     | regText/\reg_reg[22] | D ^          | DFFSR   | 0.000 |   0.432 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[25]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.307
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.307 + 0.157 = 0.464
Initial Slack = totDel - AvailTime
Initial Slack = 0.464 - -0.899 = 1.364
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.307 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.207
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[25] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.464
  Slack Time                    0.478
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.478 | 
     | regText/\reg_reg[25] | CLK ^ -> Q ^ | DFFSR   | 0.157 |   0.157 |   -0.322 | 
     | U261                 | A ^ -> Y v   | XOR2X1  | 0.061 |   0.218 |   -0.261 | 
     | s_x_6/U17            | A v -> Y v   | AND2X1  | 0.043 |   0.261 |   -0.218 | 
     | s_x_6/U18            | A v -> Y ^   | INVX1   | 0.018 |   0.279 |   -0.199 | 
     | s_x_6/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.301 |   -0.177 | 
     | s_x_6/U25            | B v -> Y ^   | NAND3X1 | 0.053 |   0.354 |   -0.125 | 
     | mux_64/U100          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.387 |   -0.091 | 
     | mux_64/U99           | A v -> Y ^   | INVX1   | 0.020 |   0.407 |   -0.072 | 
     | regText/U230         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.438 |   -0.040 | 
     | regText/U229         | A v -> Y ^   | INVX1   | 0.026 |   0.464 |   -0.015 | 
     | regText/\reg_reg[54] | D ^          | DFFSR   | 0.000 |   0.464 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[25]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.304
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.304 + 0.146 = 0.450
Initial Slack = totDel - AvailTime
Initial Slack = 0.450 - -0.899 = 1.349
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.304 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.204
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[54] /CLK 
Endpoint:   regText/\reg_reg[54] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[25] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.450
  Slack Time                    0.464
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.464 | 
     | regText/\reg_reg[25] | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.319 | 
     | U261                 | A v -> Y v   | XOR2X1  | 0.058 |   0.203 |   -0.261 | 
     | s_x_6/U17            | A v -> Y v   | AND2X1  | 0.043 |   0.247 |   -0.218 | 
     | s_x_6/U18            | A v -> Y ^   | INVX1   | 0.018 |   0.265 |   -0.199 | 
     | s_x_6/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.287 |   -0.177 | 
     | s_x_6/U25            | B v -> Y ^   | NAND3X1 | 0.053 |   0.340 |   -0.125 | 
     | mux_64/U100          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.373 |   -0.091 | 
     | mux_64/U99           | A v -> Y ^   | INVX1   | 0.020 |   0.393 |   -0.072 | 
     | regText/U230         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.424 |   -0.040 | 
     | regText/U229         | A v -> Y ^   | INVX1   | 0.026 |   0.450 |   -0.015 | 
     | regText/\reg_reg[54] | D ^          | DFFSR   | 0.000 |   0.450 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[24]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.285
This Block's Segment Delay(segDel): 0.161
Total delay(totDel): 0.285 + 0.161 = 0.445
Initial Slack = totDel - AvailTime
Initial Slack = 0.445 - -0.899 = 1.345
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.285 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.184
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[24] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.445
  Slack Time                    0.460
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.460 | 
     | regText/\reg_reg[24] | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |   -0.300 | 
     | U262                 | A ^ -> Y v   | XOR2X1  | 0.041 |   0.201 |   -0.259 | 
     | s_x_6/U40            | A v -> Y ^   | OAI21X1 | 0.126 |   0.327 |   -0.132 | 
     | mux_64/U122          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.364 |   -0.096 | 
     | mux_64/U121          | A v -> Y ^   | INVX1   | 0.025 |   0.389 |   -0.070 | 
     | regText/U252         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.420 |   -0.040 | 
     | regText/U251         | A v -> Y ^   | INVX1   | 0.025 |   0.445 |   -0.014 | 
     | regText/\reg_reg[6]  | D ^          | DFFSR   | 0.000 |   0.445 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[24]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.281
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.281 + 0.148 = 0.430
Initial Slack = totDel - AvailTime
Initial Slack = 0.430 - -0.899 = 1.329
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.281 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.181
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[6] /CLK 
Endpoint:   regText/\reg_reg[6] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[24] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.430
  Slack Time                    0.444
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.444 | 
     | regText/\reg_reg[24] | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |   -0.297 | 
     | U262                 | A v -> Y v   | XOR2X1  | 0.038 |   0.185 |   -0.259 | 
     | s_x_6/U40            | A v -> Y ^   | OAI21X1 | 0.126 |   0.312 |   -0.132 | 
     | mux_64/U122          | A ^ -> Y v   | MUX2X1  | 0.036 |   0.348 |   -0.096 | 
     | mux_64/U121          | A v -> Y ^   | INVX1   | 0.025 |   0.374 |   -0.070 | 
     | regText/U252         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.404 |   -0.040 | 
     | regText/U251         | A v -> Y ^   | INVX1   | 0.025 |   0.430 |   -0.014 | 
     | regText/\reg_reg[6]  | D ^          | DFFSR   | 0.000 |   0.430 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[23]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.362
This Block's Segment Delay(segDel): 0.424
Total delay(totDel): 0.362 + 0.424 = 0.786
Initial Slack = totDel - AvailTime
Initial Slack = 0.786 - -0.899 = 1.685
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.362 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.262
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.786
  Slack Time                    0.800
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.800 | 
     | regText/\reg_reg[23] | CLK ^ -> Q ^ | DFFSR   | 0.423 |   0.423 |   -0.377 | 
     | U263                 | A ^ -> Y v   | XOR2X1  | 0.100 |   0.523 |   -0.277 | 
     | s_x_5/U41            | S v -> Y v   | MUX2X1  | 0.101 |   0.624 |   -0.176 | 
     | s_x_5/U40            | C v -> Y ^   | OAI21X1 | 0.039 |   0.663 |   -0.137 | 
     | mux_64/U112          | A ^ -> Y v   | MUX2X1  | 0.037 |   0.700 |   -0.101 | 
     | mux_64/U111          | A v -> Y ^   | INVX1   | 0.028 |   0.728 |   -0.073 | 
     | regText/U242         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.759 |   -0.041 | 
     | regText/U241         | A v -> Y ^   | INVX1   | 0.027 |   0.786 |   -0.015 | 
     | regText/\reg_reg[5]  | D ^          | DFFSR   | 0.000 |   0.786 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[23]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.304
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.304 + 0.159 = 0.463
Initial Slack = totDel - AvailTime
Initial Slack = 0.463 - -0.899 = 1.362
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.304 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.204
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[23] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.463
  Slack Time                    0.477
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.477 | 
     | regText/\reg_reg[23] | CLK ^ -> Q v | DFFSR   | 0.158 |   0.158 |   -0.320 | 
     | U263                 | A v -> Y v   | XOR2X1  | 0.042 |   0.200 |   -0.277 | 
     | s_x_5/U41            | S v -> Y v   | MUX2X1  | 0.101 |   0.301 |   -0.176 | 
     | s_x_5/U40            | C v -> Y ^   | OAI21X1 | 0.039 |   0.340 |   -0.137 | 
     | mux_64/U112          | A ^ -> Y v   | MUX2X1  | 0.037 |   0.377 |   -0.101 | 
     | mux_64/U111          | A v -> Y ^   | INVX1   | 0.028 |   0.404 |   -0.073 | 
     | regText/U242         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.436 |   -0.041 | 
     | regText/U241         | A v -> Y ^   | INVX1   | 0.027 |   0.463 |   -0.015 | 
     | regText/\reg_reg[5]  | D ^          | DFFSR   | 0.000 |   0.463 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[22]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.277
This Block's Segment Delay(segDel): 0.163
Total delay(totDel): 0.277 + 0.163 = 0.440
Initial Slack = totDel - AvailTime
Initial Slack = 0.440 - -0.899 = 1.340
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.277 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.177
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[22] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.440
  Slack Time                    0.455
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.455 | 
     | regText/\reg_reg[22] | CLK ^ -> Q ^ | DFFSR   | 0.162 |   0.162 |   -0.292 | 
     | U264                 | A ^ -> Y v   | XOR2X1  | 0.067 |   0.229 |   -0.226 | 
     | s_x_5/U34            | C v -> Y ^   | NAND3X1 | 0.056 |   0.285 |   -0.170 | 
     | s_x_5/U33            | B ^ -> Y v   | NAND3X1 | 0.023 |   0.309 |   -0.146 | 
     | s_x_5/U32            | A v -> Y ^   | INVX1   | 0.022 |   0.330 |   -0.124 | 
     | mux_64/U28           | A ^ -> Y v   | MUX2X1  | 0.030 |   0.361 |   -0.094 | 
     | mux_64/U27           | A v -> Y ^   | INVX1   | 0.018 |   0.379 |   -0.076 | 
     | regText/U94          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.414 |   -0.040 | 
     | regText/U93          | A v -> Y ^   | INVX1   | 0.026 |   0.440 |   -0.015 | 
     | regText/\reg_reg[21] | D ^          | DFFSR   | 0.000 |   0.440 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[22]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.274
This Block's Segment Delay(segDel): 0.149
Total delay(totDel): 0.274 + 0.149 = 0.424
Initial Slack = totDel - AvailTime
Initial Slack = 0.424 - -0.899 = 1.323
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.274 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.174
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[21] /CLK 
Endpoint:   regText/\reg_reg[21] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[22] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.424
  Slack Time                    0.438
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.438 | 
     | regText/\reg_reg[22] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.289 | 
     | U264                 | A v -> Y v   | XOR2X1  | 0.063 |   0.212 |   -0.226 | 
     | s_x_5/U34            | C v -> Y ^   | NAND3X1 | 0.056 |   0.269 |   -0.170 | 
     | s_x_5/U33            | B ^ -> Y v   | NAND3X1 | 0.023 |   0.292 |   -0.146 | 
     | s_x_5/U32            | A v -> Y ^   | INVX1   | 0.022 |   0.314 |   -0.124 | 
     | mux_64/U28           | A ^ -> Y v   | MUX2X1  | 0.030 |   0.344 |   -0.094 | 
     | mux_64/U27           | A v -> Y ^   | INVX1   | 0.018 |   0.362 |   -0.076 | 
     | regText/U94          | A ^ -> Y v   | MUX2X1  | 0.035 |   0.398 |   -0.040 | 
     | regText/U93          | A v -> Y ^   | INVX1   | 0.026 |   0.424 |   -0.015 | 
     | regText/\reg_reg[21] | D ^          | DFFSR   | 0.000 |   0.424 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[21]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.283
This Block's Segment Delay(segDel): 0.144
Total delay(totDel): 0.283 + 0.144 = 0.428
Initial Slack = totDel - AvailTime
Initial Slack = 0.428 - -0.899 = 1.327
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.283 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.183
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[21] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.427
  Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.442 | 
     | regText/\reg_reg[21] | CLK ^ -> Q ^ | DFFSR   | 0.144 |   0.144 |   -0.298 | 
     | U265                 | A ^ -> Y v   | XOR2X1  | 0.043 |   0.187 |   -0.255 | 
     | s_x_5/U17            | A v -> Y v   | AND2X1  | 0.037 |   0.225 |   -0.217 | 
     | s_x_5/U18            | A v -> Y ^   | INVX1   | 0.021 |   0.245 |   -0.197 | 
     | s_x_5/U26            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.268 |   -0.174 | 
     | s_x_5/U25            | B v -> Y ^   | NAND3X1 | 0.051 |   0.319 |   -0.123 | 
     | mux_64/U98           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.351 |   -0.091 | 
     | mux_64/U97           | A v -> Y ^   | INVX1   | 0.024 |   0.375 |   -0.067 | 
     | regText/U228         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.405 |   -0.036 | 
     | regText/U227         | A v -> Y ^   | INVX1   | 0.022 |   0.427 |   -0.014 | 
     | regText/\reg_reg[53] | D ^          | DFFSR   | 0.000 |   0.427 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[21]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.281
This Block's Segment Delay(segDel): 0.137
Total delay(totDel): 0.281 + 0.137 = 0.418
Initial Slack = totDel - AvailTime
Initial Slack = 0.418 - -0.899 = 1.318
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.281 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.181
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[53] /CLK 
Endpoint:   regText/\reg_reg[53] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[21] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.418
  Slack Time                    0.433
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.433 | 
     | regText/\reg_reg[21] | CLK ^ -> Q v | DFFSR   | 0.137 |   0.137 |   -0.296 | 
     | U265                 | A v -> Y v   | XOR2X1  | 0.041 |   0.178 |   -0.255 | 
     | s_x_5/U17            | A v -> Y v   | AND2X1  | 0.037 |   0.216 |   -0.217 | 
     | s_x_5/U18            | A v -> Y ^   | INVX1   | 0.021 |   0.236 |   -0.197 | 
     | s_x_5/U26            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.259 |   -0.174 | 
     | s_x_5/U25            | B v -> Y ^   | NAND3X1 | 0.051 |   0.309 |   -0.123 | 
     | mux_64/U98           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.342 |   -0.091 | 
     | mux_64/U97           | A v -> Y ^   | INVX1   | 0.024 |   0.366 |   -0.067 | 
     | regText/U228         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.396 |   -0.036 | 
     | regText/U227         | A v -> Y ^   | INVX1   | 0.022 |   0.418 |   -0.014 | 
     | regText/\reg_reg[53] | D ^          | DFFSR   | 0.000 |   0.418 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[20]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.255
This Block's Segment Delay(segDel): 0.152
Total delay(totDel): 0.255 + 0.152 = 0.407
Initial Slack = totDel - AvailTime
Initial Slack = 0.407 - -0.899 = 1.306
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.255 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.154
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[20] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.407
  Slack Time                    0.421
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.421 | 
     | regText/\reg_reg[20] | CLK ^ -> Q ^ | DFFSR   | 0.152 |   0.152 |   -0.269 | 
     | U266                 | A ^ -> Y v   | XOR2X1  | 0.068 |   0.221 |   -0.201 | 
     | s_x_5/U40            | A v -> Y ^   | OAI21X1 | 0.064 |   0.284 |   -0.137 | 
     | mux_64/U112          | A ^ -> Y v   | MUX2X1  | 0.037 |   0.321 |   -0.101 | 
     | mux_64/U111          | A v -> Y ^   | INVX1   | 0.028 |   0.349 |   -0.073 | 
     | regText/U242         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.380 |   -0.041 | 
     | regText/U241         | A v -> Y ^   | INVX1   | 0.027 |   0.407 |   -0.015 | 
     | regText/\reg_reg[5]  | D ^          | DFFSR   | 0.000 |   0.407 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[20]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.252
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.252 + 0.142 = 0.395
Initial Slack = totDel - AvailTime
Initial Slack = 0.395 - -0.899 = 1.294
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.252 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.151
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[5] /CLK 
Endpoint:   regText/\reg_reg[5] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[20] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.394
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.409 | 
     | regText/\reg_reg[20] | CLK ^ -> Q v | DFFSR   | 0.142 |   0.142 |   -0.267 | 
     | U266                 | A v -> Y v   | XOR2X1  | 0.066 |   0.208 |   -0.201 | 
     | s_x_5/U40            | A v -> Y ^   | OAI21X1 | 0.064 |   0.272 |   -0.137 | 
     | mux_64/U112          | A ^ -> Y v   | MUX2X1  | 0.037 |   0.308 |   -0.101 | 
     | mux_64/U111          | A v -> Y ^   | INVX1   | 0.028 |   0.336 |   -0.073 | 
     | regText/U242         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.367 |   -0.041 | 
     | regText/U241         | A v -> Y ^   | INVX1   | 0.027 |   0.394 |   -0.015 | 
     | regText/\reg_reg[5]  | D ^          | DFFSR   | 0.000 |   0.394 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[19]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.283
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.283 + 0.150 = 0.433
Initial Slack = totDel - AvailTime
Initial Slack = 0.433 - -0.899 = 1.333
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.283 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.183
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[19] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.433
  Slack Time                    0.447
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.447 | 
     | regText/\reg_reg[19] | CLK ^ -> Q ^ | DFFSR   | 0.150 |   0.150 |   -0.298 | 
     | U268                 | A ^ -> Y v   | XOR2X1  | 0.036 |   0.185 |   -0.262 | 
     | s_x_4/U41            | S v -> Y v   | MUX2X1  | 0.100 |   0.285 |   -0.162 | 
     | s_x_4/U40            | C v -> Y ^   | OAI21X1 | 0.041 |   0.326 |   -0.121 | 
     | mux_64/U90           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.357 |   -0.091 | 
     | mux_64/U89           | A v -> Y ^   | INVX1   | 0.023 |   0.379 |   -0.068 | 
     | regText/U220         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.412 |   -0.035 | 
     | regText/U219         | A v -> Y ^   | INVX1   | 0.021 |   0.433 |   -0.014 | 
     | regText/\reg_reg[4]  | D ^          | DFFSR   | 0.000 |   0.433 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[19]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.281
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.281 + 0.141 = 0.422
Initial Slack = totDel - AvailTime
Initial Slack = 0.422 - -0.899 = 1.321
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.281 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.180
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[19] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.422
  Slack Time                    0.436
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.436 | 
     | regText/\reg_reg[19] | CLK ^ -> Q v | DFFSR   | 0.141 |   0.141 |   -0.295 | 
     | U268                 | A v -> Y v   | XOR2X1  | 0.033 |   0.174 |   -0.262 | 
     | s_x_4/U41            | S v -> Y v   | MUX2X1  | 0.100 |   0.274 |   -0.162 | 
     | s_x_4/U40            | C v -> Y ^   | OAI21X1 | 0.041 |   0.315 |   -0.121 | 
     | mux_64/U90           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.345 |   -0.091 | 
     | mux_64/U89           | A v -> Y ^   | INVX1   | 0.023 |   0.368 |   -0.068 | 
     | regText/U220         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.401 |   -0.035 | 
     | regText/U219         | A v -> Y ^   | INVX1   | 0.021 |   0.422 |   -0.014 | 
     | regText/\reg_reg[4]  | D ^          | DFFSR   | 0.000 |   0.422 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[18]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.285
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.285 + 0.164 = 0.448
Initial Slack = totDel - AvailTime
Initial Slack = 0.448 - -0.899 = 1.348
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.285 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.184
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[18] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.448
  Slack Time                    0.463
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.463 | 
     | regText/\reg_reg[18] | CLK ^ -> Q ^ | DFFSR   | 0.163 |   0.163 |   -0.299 | 
     | U269                 | A ^ -> Y v   | XOR2X1  | 0.066 |   0.229 |   -0.233 | 
     | s_x_4/U37            | S v -> Y v   | MUX2X1  | 0.044 |   0.273 |   -0.189 | 
     | s_x_4/U36            | A v -> Y ^   | INVX1   | 0.017 |   0.290 |   -0.172 | 
     | s_x_4/U33            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.315 |   -0.147 | 
     | s_x_4/U32            | A v -> Y ^   | INVX1   | 0.022 |   0.337 |   -0.125 | 
     | mux_64/U26           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.369 |   -0.094 | 
     | mux_64/U25           | A v -> Y ^   | INVX1   | 0.019 |   0.387 |   -0.075 | 
     | regText/U92          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.419 |   -0.044 | 
     | regText/U91          | A v -> Y ^   | INVX1   | 0.029 |   0.448 |   -0.015 | 
     | regText/\reg_reg[20] | D ^          | DFFSR   | 0.000 |   0.448 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[18]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.281
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.281 + 0.150 = 0.431
Initial Slack = totDel - AvailTime
Initial Slack = 0.431 - -0.899 = 1.331
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.281 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.181
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[20] /CLK 
Endpoint:   regText/\reg_reg[20] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[18] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.431
  Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.446 | 
     | regText/\reg_reg[18] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.296 | 
     | U269                 | A v -> Y v   | XOR2X1  | 0.063 |   0.212 |   -0.233 | 
     | s_x_4/U37            | S v -> Y v   | MUX2X1  | 0.044 |   0.256 |   -0.189 | 
     | s_x_4/U36            | A v -> Y ^   | INVX1   | 0.017 |   0.273 |   -0.172 | 
     | s_x_4/U33            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.298 |   -0.147 | 
     | s_x_4/U32            | A v -> Y ^   | INVX1   | 0.022 |   0.320 |   -0.125 | 
     | mux_64/U26           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.352 |   -0.094 | 
     | mux_64/U25           | A v -> Y ^   | INVX1   | 0.019 |   0.370 |   -0.075 | 
     | regText/U92          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.402 |   -0.044 | 
     | regText/U91          | A v -> Y ^   | INVX1   | 0.029 |   0.431 |   -0.015 | 
     | regText/\reg_reg[20] | D ^          | DFFSR   | 0.000 |   0.431 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[17]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.295
This Block's Segment Delay(segDel): 0.156
Total delay(totDel): 0.295 + 0.156 = 0.451
Initial Slack = totDel - AvailTime
Initial Slack = 0.451 - -0.899 = 1.350
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.295 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.195
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[17] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.451
  Slack Time                    0.465
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.465 | 
     | regText/\reg_reg[17] | CLK ^ -> Q ^ | DFFSR   | 0.156 |   0.156 |   -0.310 | 
     | U270                 | A ^ -> Y v   | XOR2X1  | 0.052 |   0.208 |   -0.257 | 
     | s_x_4/U17            | A v -> Y v   | AND2X1  | 0.039 |   0.247 |   -0.218 | 
     | s_x_4/U18            | A v -> Y ^   | INVX1   | 0.019 |   0.266 |   -0.199 | 
     | s_x_4/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.288 |   -0.177 | 
     | s_x_4/U25            | B v -> Y ^   | NAND3X1 | 0.054 |   0.342 |   -0.123 | 
     | mux_64/U96           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.375 |   -0.090 | 
     | mux_64/U95           | A v -> Y ^   | INVX1   | 0.024 |   0.399 |   -0.066 | 
     | regText/U226         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.431 |   -0.034 | 
     | regText/U225         | A v -> Y ^   | INVX1   | 0.019 |   0.451 |   -0.014 | 
     | regText/\reg_reg[52] | D ^          | DFFSR   | 0.000 |   0.451 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[17]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.292
This Block's Segment Delay(segDel): 0.145
Total delay(totDel): 0.292 + 0.145 = 0.437
Initial Slack = totDel - AvailTime
Initial Slack = 0.437 - -0.899 = 1.336
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.292 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.192
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[52] /CLK 
Endpoint:   regText/\reg_reg[52] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[17] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.437
  Slack Time                    0.451
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.451 | 
     | regText/\reg_reg[17] | CLK ^ -> Q v | DFFSR   | 0.144 |   0.144 |   -0.307 | 
     | U270                 | A v -> Y v   | XOR2X1  | 0.050 |   0.194 |   -0.257 | 
     | s_x_4/U17            | A v -> Y v   | AND2X1  | 0.039 |   0.234 |   -0.218 | 
     | s_x_4/U18            | A v -> Y ^   | INVX1   | 0.019 |   0.252 |   -0.199 | 
     | s_x_4/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.274 |   -0.177 | 
     | s_x_4/U25            | B v -> Y ^   | NAND3X1 | 0.054 |   0.328 |   -0.123 | 
     | mux_64/U96           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.361 |   -0.090 | 
     | mux_64/U95           | A v -> Y ^   | INVX1   | 0.024 |   0.385 |   -0.066 | 
     | regText/U226         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.418 |   -0.034 | 
     | regText/U225         | A v -> Y ^   | INVX1   | 0.019 |   0.437 |   -0.014 | 
     | regText/\reg_reg[52] | D ^          | DFFSR   | 0.000 |   0.437 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[16]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.254
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.254 + 0.164 = 0.418
Initial Slack = totDel - AvailTime
Initial Slack = 0.418 - -0.899 = 1.317
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.254 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.153
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[16] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.418
  Slack Time                    0.432
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.432 | 
     | regText/\reg_reg[16] | CLK ^ -> Q ^ | DFFSR   | 0.163 |   0.163 |   -0.269 | 
     | U271                 | A ^ -> Y v   | XOR2X1  | 0.042 |   0.205 |   -0.227 | 
     | s_x_4/U40            | A v -> Y ^   | OAI21X1 | 0.105 |   0.310 |   -0.121 | 
     | mux_64/U90           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.341 |   -0.091 | 
     | mux_64/U89           | A v -> Y ^   | INVX1   | 0.023 |   0.364 |   -0.068 | 
     | regText/U220         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.396 |   -0.035 | 
     | regText/U219         | A v -> Y ^   | INVX1   | 0.021 |   0.417 |   -0.014 | 
     | regText/\reg_reg[4]  | D ^          | DFFSR   | 0.000 |   0.418 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[16]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.250
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.250 + 0.150 = 0.400
Initial Slack = totDel - AvailTime
Initial Slack = 0.400 - -0.899 = 1.300
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.250 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.149
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[4] /CLK 
Endpoint:   regText/\reg_reg[4] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[16] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.400
  Slack Time                    0.415
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.415 | 
     | regText/\reg_reg[16] | CLK ^ -> Q v | DFFSR   | 0.149 |   0.149 |   -0.265 | 
     | U271                 | A v -> Y v   | XOR2X1  | 0.039 |   0.188 |   -0.227 | 
     | s_x_4/U40            | A v -> Y ^   | OAI21X1 | 0.105 |   0.293 |   -0.121 | 
     | mux_64/U90           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.324 |   -0.091 | 
     | mux_64/U89           | A v -> Y ^   | INVX1   | 0.023 |   0.346 |   -0.068 | 
     | regText/U220         | A ^ -> Y v   | MUX2X1  | 0.033 |   0.379 |   -0.035 | 
     | regText/U219         | A v -> Y ^   | INVX1   | 0.021 |   0.400 |   -0.014 | 
     | regText/\reg_reg[4]  | D ^          | DFFSR   | 0.000 |   0.400 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[15]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.288
This Block's Segment Delay(segDel): 0.135
Total delay(totDel): 0.288 + 0.135 = 0.423
Initial Slack = totDel - AvailTime
Initial Slack = 0.423 - -0.899 = 1.322
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.288 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.188
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[15] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.423
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.437 | 
     | regText/\reg_reg[15] | CLK ^ -> Q ^ | DFFSR   | 0.133 |   0.133 |   -0.304 | 
     | U272                 | A ^ -> Y v   | XOR2X1  | 0.032 |   0.165 |   -0.272 | 
     | s_x_3/U41            | S v -> Y v   | MUX2X1  | 0.097 |   0.262 |   -0.175 | 
     | s_x_3/U40            | C v -> Y ^   | OAI21X1 | 0.049 |   0.311 |   -0.126 | 
     | mux_64/U68           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.343 |   -0.094 | 
     | mux_64/U67           | A v -> Y ^   | INVX1   | 0.028 |   0.372 |   -0.066 | 
     | regText/U198         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.402 |   -0.035 | 
     | regText/U197         | A v -> Y ^   | INVX1   | 0.021 |   0.423 |   -0.014 | 
     | regText/\reg_reg[3]  | D ^          | DFFSR   | 0.000 |   0.423 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[15]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.289
This Block's Segment Delay(segDel): 0.156
Total delay(totDel): 0.289 + 0.156 = 0.445
Initial Slack = totDel - AvailTime
Initial Slack = 0.445 - -0.899 = 1.344
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.289 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.188
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[15] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.445
  Slack Time                    0.459
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.459 | 
     | regText/\reg_reg[15] | CLK ^ -> Q v | DFFSR   | 0.155 |   0.155 |   -0.304 | 
     | U272                 | A v -> Y v   | XOR2X1  | 0.032 |   0.187 |   -0.272 | 
     | s_x_3/U41            | S v -> Y v   | MUX2X1  | 0.097 |   0.285 |   -0.175 | 
     | s_x_3/U40            | C v -> Y ^   | OAI21X1 | 0.049 |   0.334 |   -0.126 | 
     | mux_64/U68           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.365 |   -0.094 | 
     | mux_64/U67           | A v -> Y ^   | INVX1   | 0.028 |   0.394 |   -0.066 | 
     | regText/U198         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.424 |   -0.035 | 
     | regText/U197         | A v -> Y ^   | INVX1   | 0.021 |   0.445 |   -0.014 | 
     | regText/\reg_reg[3]  | D ^          | DFFSR   | 0.000 |   0.445 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[14]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.294
This Block's Segment Delay(segDel): 0.142
Total delay(totDel): 0.294 + 0.142 = 0.436
Initial Slack = totDel - AvailTime
Initial Slack = 0.436 - -0.899 = 1.335
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.294 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.193
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[14] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.436
  Slack Time                    0.450
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.450 | 
     | regText/\reg_reg[14] | CLK ^ -> Q ^ | DFFSR   | 0.142 |   0.142 |   -0.308 | 
     | U273                 | A ^ -> Y v   | XOR2X1  | 0.065 |   0.207 |   -0.243 | 
     | s_x_3/U37            | S v -> Y v   | MUX2X1  | 0.044 |   0.251 |   -0.199 | 
     | s_x_3/U36            | A v -> Y ^   | INVX1   | 0.020 |   0.272 |   -0.178 | 
     | s_x_3/U33            | A ^ -> Y v   | NAND3X1 | 0.024 |   0.295 |   -0.155 | 
     | s_x_3/U32            | A v -> Y ^   | INVX1   | 0.021 |   0.316 |   -0.134 | 
     | mux_64/U22           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.349 |   -0.101 | 
     | mux_64/U21           | A v -> Y ^   | INVX1   | 0.034 |   0.383 |   -0.067 | 
     | regText/U88          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.416 |   -0.035 | 
     | regText/U87          | A v -> Y ^   | INVX1   | 0.020 |   0.436 |   -0.014 | 
     | regText/\reg_reg[19] | D ^          | DFFSR   | 0.000 |   0.436 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[14]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.292
This Block's Segment Delay(segDel): 0.136
Total delay(totDel): 0.292 + 0.136 = 0.427
Initial Slack = totDel - AvailTime
Initial Slack = 0.427 - -0.899 = 1.327
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.292 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.191
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[19] /CLK 
Endpoint:   regText/\reg_reg[19] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[14] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.427
  Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.442 | 
     | regText/\reg_reg[14] | CLK ^ -> Q v | DFFSR   | 0.136 |   0.136 |   -0.306 | 
     | U273                 | A v -> Y v   | XOR2X1  | 0.063 |   0.199 |   -0.243 | 
     | s_x_3/U37            | S v -> Y v   | MUX2X1  | 0.044 |   0.243 |   -0.199 | 
     | s_x_3/U36            | A v -> Y ^   | INVX1   | 0.020 |   0.263 |   -0.178 | 
     | s_x_3/U33            | A ^ -> Y v   | NAND3X1 | 0.024 |   0.287 |   -0.155 | 
     | s_x_3/U32            | A v -> Y ^   | INVX1   | 0.021 |   0.308 |   -0.134 | 
     | mux_64/U22           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.341 |   -0.101 | 
     | mux_64/U21           | A v -> Y ^   | INVX1   | 0.034 |   0.375 |   -0.067 | 
     | regText/U88          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.407 |   -0.035 | 
     | regText/U87          | A v -> Y ^   | INVX1   | 0.020 |   0.427 |   -0.014 | 
     | regText/\reg_reg[19] | D ^          | DFFSR   | 0.000 |   0.427 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[13]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.310
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.310 + 0.146 = 0.456
Initial Slack = totDel - AvailTime
Initial Slack = 0.456 - -0.898 = 1.354
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.310 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.208
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[13] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.456
  Slack Time                    0.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.469 | 
     | regText/\reg_reg[13] | CLK ^ -> Q ^ | DFFSR   | 0.146 |   0.146 |   -0.323 | 
     | U274                 | A ^ -> Y v   | XOR2X1  | 0.054 |   0.200 |   -0.269 | 
     | s_x_3/U17            | A v -> Y v   | AND2X1  | 0.039 |   0.239 |   -0.230 | 
     | s_x_3/U18            | A v -> Y ^   | INVX1   | 0.023 |   0.262 |   -0.207 | 
     | s_x_3/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.284 |   -0.185 | 
     | s_x_3/U25            | B v -> Y ^   | NAND3X1 | 0.055 |   0.338 |   -0.130 | 
     | mux_64/U94           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.369 |   -0.100 | 
     | mux_64/U93           | A v -> Y ^   | INVX1   | 0.023 |   0.393 |   -0.076 | 
     | regText/U224         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.424 |   -0.045 | 
     | regText/U223         | A v -> Y ^   | INVX1   | 0.032 |   0.455 |   -0.013 | 
     | regText/\reg_reg[51] | D ^          | DFFSR   | 0.000 |   0.456 |   -0.013 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[13]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.308
This Block's Segment Delay(segDel): 0.138
Total delay(totDel): 0.308 + 0.138 = 0.446
Initial Slack = totDel - AvailTime
Initial Slack = 0.446 - -0.898 = 1.344
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.308 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.206
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[51] /CLK 
Endpoint:   regText/\reg_reg[51] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[13] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.446
  Slack Time                    0.459
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.459 | 
     | regText/\reg_reg[13] | CLK ^ -> Q v | DFFSR   | 0.138 |   0.138 |   -0.321 | 
     | U274                 | A v -> Y v   | XOR2X1  | 0.052 |   0.190 |   -0.269 | 
     | s_x_3/U17            | A v -> Y v   | AND2X1  | 0.039 |   0.229 |   -0.230 | 
     | s_x_3/U18            | A v -> Y ^   | INVX1   | 0.023 |   0.252 |   -0.207 | 
     | s_x_3/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.274 |   -0.185 | 
     | s_x_3/U25            | B v -> Y ^   | NAND3X1 | 0.055 |   0.329 |   -0.130 | 
     | mux_64/U94           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.359 |   -0.100 | 
     | mux_64/U93           | A v -> Y ^   | INVX1   | 0.023 |   0.383 |   -0.076 | 
     | regText/U224         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.414 |   -0.045 | 
     | regText/U223         | A v -> Y ^   | INVX1   | 0.032 |   0.446 |   -0.013 | 
     | regText/\reg_reg[51] | D ^          | DFFSR   | 0.000 |   0.446 |   -0.013 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[12]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.258
This Block's Segment Delay(segDel): 0.162
Total delay(totDel): 0.258 + 0.162 = 0.420
Initial Slack = totDel - AvailTime
Initial Slack = 0.420 - -0.899 = 1.320
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.258 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.157
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[12] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.420
  Slack Time                    0.435
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.435 | 
     | regText/\reg_reg[12] | CLK ^ -> Q ^ | DFFSR   | 0.161 |   0.161 |   -0.273 | 
     | U275                 | A ^ -> Y v   | XOR2X1  | 0.073 |   0.234 |   -0.201 | 
     | s_x_3/U40            | A v -> Y ^   | OAI21X1 | 0.075 |   0.309 |   -0.126 | 
     | mux_64/U68           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.341 |   -0.094 | 
     | mux_64/U67           | A v -> Y ^   | INVX1   | 0.028 |   0.369 |   -0.066 | 
     | regText/U198         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.400 |   -0.035 | 
     | regText/U197         | A v -> Y ^   | INVX1   | 0.021 |   0.420 |   -0.014 | 
     | regText/\reg_reg[3]  | D ^          | DFFSR   | 0.000 |   0.420 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[12]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.255
This Block's Segment Delay(segDel): 0.149
Total delay(totDel): 0.255 + 0.149 = 0.404
Initial Slack = totDel - AvailTime
Initial Slack = 0.404 - -0.899 = 1.303
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.255 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.154
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[3] /CLK 
Endpoint:   regText/\reg_reg[3] /D  (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[12] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.404
  Slack Time                    0.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.418 | 
     | regText/\reg_reg[12] | CLK ^ -> Q v | DFFSR   | 0.148 |   0.148 |   -0.270 | 
     | U275                 | A v -> Y v   | XOR2X1  | 0.069 |   0.218 |   -0.201 | 
     | s_x_3/U40            | A v -> Y ^   | OAI21X1 | 0.075 |   0.292 |   -0.126 | 
     | mux_64/U68           | A ^ -> Y v   | MUX2X1  | 0.032 |   0.324 |   -0.094 | 
     | mux_64/U67           | A v -> Y ^   | INVX1   | 0.028 |   0.353 |   -0.066 | 
     | regText/U198         | A ^ -> Y v   | MUX2X1  | 0.030 |   0.383 |   -0.035 | 
     | regText/U197         | A v -> Y ^   | INVX1   | 0.021 |   0.404 |   -0.014 | 
     | regText/\reg_reg[3]  | D ^          | DFFSR   | 0.000 |   0.404 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[11]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.307
This Block's Segment Delay(segDel): 0.168
Total delay(totDel): 0.307 + 0.168 = 0.476
Initial Slack = totDel - AvailTime
Initial Slack = 0.476 - -0.899 = 1.375
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.307 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.207
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[11] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.476
  Slack Time                    0.490
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.490 | 
     | regText/\reg_reg[11] | CLK ^ -> Q ^ | DFFSR   | 0.168 |   0.168 |   -0.322 | 
     | U276                 | A ^ -> Y v   | XOR2X1  | 0.091 |   0.258 |   -0.232 | 
     | s_x_2/U35            | A v -> Y ^   | INVX1   | 0.039 |   0.297 |   -0.193 | 
     | s_x_2/U26            | B ^ -> Y v   | NAND3X1 | 0.026 |   0.323 |   -0.167 | 
     | s_x_2/U25            | B v -> Y ^   | NAND3X1 | 0.049 |   0.372 |   -0.119 | 
     | mux_64/U92           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.403 |   -0.087 | 
     | mux_64/U91           | A v -> Y ^   | INVX1   | 0.021 |   0.424 |   -0.066 | 
     | regText/U222         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.459 |   -0.031 | 
     | regText/U221         | A v -> Y ^   | INVX1   | 0.016 |   0.476 |   -0.014 | 
     | regText/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.476 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[11]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.304
This Block's Segment Delay(segDel): 0.153
Total delay(totDel): 0.304 + 0.153 = 0.457
Initial Slack = totDel - AvailTime
Initial Slack = 0.457 - -0.899 = 1.356
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.304 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.203
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[11] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.457
  Slack Time                    0.471
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.471 | 
     | regText/\reg_reg[11] | CLK ^ -> Q v | DFFSR   | 0.152 |   0.152 |   -0.319 | 
     | U276                 | A v -> Y v   | XOR2X1  | 0.087 |   0.239 |   -0.232 | 
     | s_x_2/U35            | A v -> Y ^   | INVX1   | 0.039 |   0.278 |   -0.193 | 
     | s_x_2/U26            | B ^ -> Y v   | NAND3X1 | 0.026 |   0.304 |   -0.167 | 
     | s_x_2/U25            | B v -> Y ^   | NAND3X1 | 0.049 |   0.353 |   -0.119 | 
     | mux_64/U92           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.384 |   -0.087 | 
     | mux_64/U91           | A v -> Y ^   | INVX1   | 0.021 |   0.405 |   -0.066 | 
     | regText/U222         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.440 |   -0.031 | 
     | regText/U221         | A v -> Y ^   | INVX1   | 0.016 |   0.457 |   -0.014 | 
     | regText/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.457 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[10]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.292
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.292 + 0.159 = 0.451
Initial Slack = totDel - AvailTime
Initial Slack = 0.451 - -0.898 = 1.348
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.292 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.189
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[10] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.451
  Slack Time                    0.463
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.463 | 
     | regText/\reg_reg[10] | CLK ^ -> Q ^ | DFFSR   | 0.159 |   0.159 |   -0.305 | 
     | U277                 | A ^ -> Y v   | XOR2X1  | 0.062 |   0.221 |   -0.243 | 
     | s_x_2/U34            | C v -> Y ^   | NAND3X1 | 0.050 |   0.271 |   -0.192 | 
     | s_x_2/U33            | B ^ -> Y v   | NAND3X1 | 0.027 |   0.298 |   -0.166 | 
     | s_x_2/U32            | A v -> Y ^   | INVX1   | 0.030 |   0.328 |   -0.135 | 
     | mux_64/U20           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.361 |   -0.102 | 
     | mux_64/U19           | A v -> Y ^   | INVX1   | 0.023 |   0.384 |   -0.079 | 
     | regText/U86          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.417 |   -0.046 | 
     | regText/U85          | A v -> Y ^   | INVX1   | 0.033 |   0.450 |   -0.013 | 
     | regText/\reg_reg[18] | D ^          | DFFSR   | 0.000 |   0.451 |   -0.013 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[10]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.013) = -0.898
Available budget after adjustments(AvailTime) = (0.000 - 0.898) = -0.898

External Segment Delay(extSegDel): 0.289
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.289 + 0.147 = 0.436
Initial Slack = totDel - AvailTime
Initial Slack = 0.436 - -0.898 = 1.334
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.289 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.013 = 1.187
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[18] /CLK 
Endpoint:   regText/\reg_reg[18] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[10] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.013
  Arrival Time                  0.436
  Slack Time                    0.449
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.449 | 
     | regText/\reg_reg[10] | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.302 | 
     | U277                 | A v -> Y v   | XOR2X1  | 0.060 |   0.206 |   -0.243 | 
     | s_x_2/U34            | C v -> Y ^   | NAND3X1 | 0.050 |   0.256 |   -0.192 | 
     | s_x_2/U33            | B ^ -> Y v   | NAND3X1 | 0.027 |   0.283 |   -0.166 | 
     | s_x_2/U32            | A v -> Y ^   | INVX1   | 0.030 |   0.313 |   -0.135 | 
     | mux_64/U20           | A ^ -> Y v   | MUX2X1  | 0.033 |   0.346 |   -0.102 | 
     | mux_64/U19           | A v -> Y ^   | INVX1   | 0.023 |   0.369 |   -0.079 | 
     | regText/U86          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.403 |   -0.046 | 
     | regText/U85          | A v -> Y ^   | INVX1   | 0.033 |   0.436 |   -0.013 | 
     | regText/\reg_reg[18] | D ^          | DFFSR   | 0.000 |   0.436 |   -0.013 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[9]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.279
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.279 + 0.150 = 0.428
Initial Slack = totDel - AvailTime
Initial Slack = 0.428 - -0.899 = 1.328
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.279 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.178
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[9] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.428
  Slack Time                    0.443
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.443 | 
     | regText/\reg_reg[9]  | CLK ^ -> Q ^ | DFFSR   | 0.150 |   0.150 |   -0.293 | 
     | U215                 | A ^ -> Y v   | XOR2X1  | 0.047 |   0.196 |   -0.247 | 
     | s_x_2/U17            | A v -> Y v   | AND2X1  | 0.038 |   0.234 |   -0.209 | 
     | s_x_2/U18            | A v -> Y ^   | INVX1   | 0.020 |   0.254 |   -0.189 | 
     | s_x_2/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.276 |   -0.167 | 
     | s_x_2/U25            | B v -> Y ^   | NAND3X1 | 0.049 |   0.324 |   -0.119 | 
     | mux_64/U92           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.355 |   -0.087 | 
     | mux_64/U91           | A v -> Y ^   | INVX1   | 0.021 |   0.377 |   -0.066 | 
     | regText/U222         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.412 |   -0.031 | 
     | regText/U221         | A v -> Y ^   | INVX1   | 0.016 |   0.428 |   -0.014 | 
     | regText/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.428 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[9]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.276
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.276 + 0.141 = 0.417
Initial Slack = totDel - AvailTime
Initial Slack = 0.417 - -0.899 = 1.316
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.276 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.176
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[50] /CLK 
Endpoint:   regText/\reg_reg[50] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[9] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.417
  Slack Time                    0.431
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.431 | 
     | regText/\reg_reg[9]  | CLK ^ -> Q v | DFFSR   | 0.140 |   0.141 |   -0.291 | 
     | U215                 | A v -> Y v   | XOR2X1  | 0.044 |   0.185 |   -0.247 | 
     | s_x_2/U17            | A v -> Y v   | AND2X1  | 0.038 |   0.223 |   -0.209 | 
     | s_x_2/U18            | A v -> Y ^   | INVX1   | 0.020 |   0.243 |   -0.189 | 
     | s_x_2/U26            | C ^ -> Y v   | NAND3X1 | 0.022 |   0.264 |   -0.167 | 
     | s_x_2/U25            | B v -> Y ^   | NAND3X1 | 0.049 |   0.313 |   -0.119 | 
     | mux_64/U92           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.344 |   -0.087 | 
     | mux_64/U91           | A v -> Y ^   | INVX1   | 0.021 |   0.365 |   -0.066 | 
     | regText/U222         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.401 |   -0.031 | 
     | regText/U221         | A v -> Y ^   | INVX1   | 0.016 |   0.417 |   -0.014 | 
     | regText/\reg_reg[50] | D ^          | DFFSR   | 0.000 |   0.417 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[8]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.256
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.256 + 0.150 = 0.406
Initial Slack = totDel - AvailTime
Initial Slack = 0.406 - -0.899 = 1.306
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.256 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.156
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[8] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.406
  Slack Time                    0.421
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.421 | 
     | regText/\reg_reg[8] | CLK ^ -> Q ^ | DFFSR   | 0.150 |   0.150 |   -0.271 | 
     | U216                | A ^ -> Y v   | XOR2X1  | 0.064 |   0.214 |   -0.206 | 
     | s_x_2/U40           | A v -> Y ^   | OAI21X1 | 0.076 |   0.291 |   -0.130 | 
     | mux_64/U46          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.323 |   -0.097 | 
     | mux_64/U45          | A v -> Y ^   | INVX1   | 0.029 |   0.352 |   -0.068 | 
     | regText/U112        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.383 |   -0.038 | 
     | regText/U111        | A v -> Y ^   | INVX1   | 0.023 |   0.406 |   -0.014 | 
     | regText/\reg_reg[2] | D ^          | DFFSR   | 0.000 |   0.406 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[8]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.254
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.254 + 0.141 = 0.395
Initial Slack = totDel - AvailTime
Initial Slack = 0.395 - -0.899 = 1.294
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.254 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.153
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[2] /CLK 
Endpoint:   regText/\reg_reg[2] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[8] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.395
  Slack Time                    0.409
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.409 | 
     | regText/\reg_reg[8] | CLK ^ -> Q v | DFFSR   | 0.141 |   0.141 |   -0.268 | 
     | U216                | A v -> Y v   | XOR2X1  | 0.062 |   0.203 |   -0.206 | 
     | s_x_2/U40           | A v -> Y ^   | OAI21X1 | 0.076 |   0.279 |   -0.130 | 
     | mux_64/U46          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.312 |   -0.097 | 
     | mux_64/U45          | A v -> Y ^   | INVX1   | 0.029 |   0.341 |   -0.068 | 
     | regText/U112        | A ^ -> Y v   | MUX2X1  | 0.031 |   0.372 |   -0.038 | 
     | regText/U111        | A v -> Y ^   | INVX1   | 0.023 |   0.395 |   -0.014 | 
     | regText/\reg_reg[2] | D ^          | DFFSR   | 0.000 |   0.395 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[7]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.294
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.294 + 0.141 = 0.435
Initial Slack = totDel - AvailTime
Initial Slack = 0.435 - -0.899 = 1.335
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.294 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.194
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[7] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.435
  Slack Time                    0.450
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.450 | 
     | regText/\reg_reg[7] | CLK ^ -> Q ^ | DFFSR   | 0.141 |   0.141 |   -0.308 | 
     | U217                | A ^ -> Y v   | XOR2X1  | 0.037 |   0.178 |   -0.272 | 
     | s_x_1/U41           | S v -> Y v   | MUX2X1  | 0.096 |   0.274 |   -0.176 | 
     | s_x_1/U40           | C v -> Y ^   | OAI21X1 | 0.058 |   0.332 |   -0.118 | 
     | mux_64/U24          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.365 |   -0.085 | 
     | mux_64/U23          | A v -> Y ^   | INVX1   | 0.019 |   0.384 |   -0.066 | 
     | regText/U90         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.415 |   -0.034 | 
     | regText/U89         | A v -> Y ^   | INVX1   | 0.020 |   0.435 |   -0.014 | 
     | regText/\reg_reg[1] | D ^          | DFFSR   | 0.000 |   0.435 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[7]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.292
This Block's Segment Delay(segDel): 0.135
Total delay(totDel): 0.292 + 0.135 = 0.427
Initial Slack = totDel - AvailTime
Initial Slack = 0.427 - -0.899 = 1.327
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.292 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.192
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[7] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.427
  Slack Time                    0.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.442 | 
     | regText/\reg_reg[7] | CLK ^ -> Q v | DFFSR   | 0.135 |   0.135 |   -0.307 | 
     | U217                | A v -> Y v   | XOR2X1  | 0.035 |   0.170 |   -0.272 | 
     | s_x_1/U41           | S v -> Y v   | MUX2X1  | 0.096 |   0.266 |   -0.176 | 
     | s_x_1/U40           | C v -> Y ^   | OAI21X1 | 0.058 |   0.324 |   -0.118 | 
     | mux_64/U24          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.357 |   -0.085 | 
     | mux_64/U23          | A v -> Y ^   | INVX1   | 0.019 |   0.376 |   -0.066 | 
     | regText/U90         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.407 |   -0.034 | 
     | regText/U89         | A v -> Y ^   | INVX1   | 0.020 |   0.427 |   -0.014 | 
     | regText/\reg_reg[1] | D ^          | DFFSR   | 0.000 |   0.427 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[6]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.284
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.284 + 0.150 = 0.434
Initial Slack = totDel - AvailTime
Initial Slack = 0.434 - -0.899 = 1.333
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.284 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.183
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[6] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.434
  Slack Time                    0.448
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.448 | 
     | regText/\reg_reg[6]  | CLK ^ -> Q ^ | DFFSR   | 0.149 |   0.150 |   -0.298 | 
     | U218                 | A ^ -> Y v   | XOR2X1  | 0.064 |   0.214 |   -0.234 | 
     | s_x_1/U37            | S v -> Y v   | MUX2X1  | 0.045 |   0.259 |   -0.189 | 
     | s_x_1/U36            | A v -> Y ^   | INVX1   | 0.021 |   0.280 |   -0.168 | 
     | s_x_1/U33            | A ^ -> Y v   | NAND3X1 | 0.018 |   0.298 |   -0.150 | 
     | s_x_1/U32            | A v -> Y ^   | INVX1   | 0.024 |   0.322 |   -0.126 | 
     | mux_64/U18           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.358 |   -0.090 | 
     | mux_64/U17           | A v -> Y ^   | INVX1   | 0.021 |   0.379 |   -0.069 | 
     | regText/U84          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.412 |   -0.036 | 
     | regText/U83          | A v -> Y ^   | INVX1   | 0.022 |   0.433 |   -0.014 | 
     | regText/\reg_reg[17] | D ^          | DFFSR   | 0.000 |   0.434 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[6]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.282
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.282 + 0.141 = 0.422
Initial Slack = totDel - AvailTime
Initial Slack = 0.422 - -0.899 = 1.322
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.282 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.181
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[17] /CLK 
Endpoint:   regText/\reg_reg[17] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[6] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.422
  Slack Time                    0.437
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.437 | 
     | regText/\reg_reg[6]  | CLK ^ -> Q v | DFFSR   | 0.140 |   0.140 |   -0.296 | 
     | U218                 | A v -> Y v   | XOR2X1  | 0.062 |   0.202 |   -0.234 | 
     | s_x_1/U37            | S v -> Y v   | MUX2X1  | 0.045 |   0.248 |   -0.189 | 
     | s_x_1/U36            | A v -> Y ^   | INVX1   | 0.021 |   0.268 |   -0.168 | 
     | s_x_1/U33            | A ^ -> Y v   | NAND3X1 | 0.018 |   0.287 |   -0.150 | 
     | s_x_1/U32            | A v -> Y ^   | INVX1   | 0.024 |   0.311 |   -0.126 | 
     | mux_64/U18           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.346 |   -0.090 | 
     | mux_64/U17           | A v -> Y ^   | INVX1   | 0.021 |   0.367 |   -0.069 | 
     | regText/U84          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.401 |   -0.036 | 
     | regText/U83          | A v -> Y ^   | INVX1   | 0.022 |   0.422 |   -0.014 | 
     | regText/\reg_reg[17] | D ^          | DFFSR   | 0.000 |   0.422 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[5]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.304
This Block's Segment Delay(segDel): 0.157
Total delay(totDel): 0.304 + 0.157 = 0.461
Initial Slack = totDel - AvailTime
Initial Slack = 0.461 - -0.899 = 1.361
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.304 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.203
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[5] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.461
  Slack Time                    0.475
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.475 | 
     | regText/\reg_reg[5]  | CLK ^ -> Q ^ | DFFSR   | 0.157 |   0.157 |   -0.319 | 
     | U223                 | A ^ -> Y v   | XOR2X1  | 0.057 |   0.214 |   -0.262 | 
     | s_x_1/U17            | A v -> Y v   | AND2X1  | 0.042 |   0.256 |   -0.220 | 
     | s_x_1/U18            | A v -> Y ^   | INVX1   | 0.019 |   0.274 |   -0.201 | 
     | s_x_1/U26            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.298 |   -0.178 | 
     | s_x_1/U25            | B v -> Y ^   | NAND3X1 | 0.054 |   0.352 |   -0.123 | 
     | mux_64/U88           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.387 |   -0.088 | 
     | mux_64/U87           | A v -> Y ^   | INVX1   | 0.020 |   0.407 |   -0.068 | 
     | regText/U218         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.439 |   -0.037 | 
     | regText/U217         | A v -> Y ^   | INVX1   | 0.022 |   0.461 |   -0.014 | 
     | regText/\reg_reg[49] | D ^          | DFFSR   | 0.000 |   0.461 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[5]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.301
This Block's Segment Delay(segDel): 0.146
Total delay(totDel): 0.301 + 0.146 = 0.447
Initial Slack = totDel - AvailTime
Initial Slack = 0.447 - -0.899 = 1.346
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.301 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.200
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[49] /CLK 
Endpoint:   regText/\reg_reg[49] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[5] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.447
  Slack Time                    0.461
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.461 | 
     | regText/\reg_reg[5]  | CLK ^ -> Q v | DFFSR   | 0.145 |   0.145 |   -0.316 | 
     | U223                 | A v -> Y v   | XOR2X1  | 0.054 |   0.199 |   -0.262 | 
     | s_x_1/U17            | A v -> Y v   | AND2X1  | 0.042 |   0.241 |   -0.220 | 
     | s_x_1/U18            | A v -> Y ^   | INVX1   | 0.019 |   0.260 |   -0.201 | 
     | s_x_1/U26            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.283 |   -0.178 | 
     | s_x_1/U25            | B v -> Y ^   | NAND3X1 | 0.054 |   0.338 |   -0.123 | 
     | mux_64/U88           | A ^ -> Y v   | MUX2X1  | 0.035 |   0.372 |   -0.088 | 
     | mux_64/U87           | A v -> Y ^   | INVX1   | 0.020 |   0.393 |   -0.068 | 
     | regText/U218         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.424 |   -0.037 | 
     | regText/U217         | A v -> Y ^   | INVX1   | 0.022 |   0.446 |   -0.014 | 
     | regText/\reg_reg[49] | D ^          | DFFSR   | 0.000 |   0.447 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[4]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.264
This Block's Segment Delay(segDel): 0.160
Total delay(totDel): 0.264 + 0.160 = 0.424
Initial Slack = totDel - AvailTime
Initial Slack = 0.424 - -0.899 = 1.324
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.264 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.164
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[4] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.424
  Slack Time                    0.439
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.439 | 
     | regText/\reg_reg[4] | CLK ^ -> Q ^ | DFFSR   | 0.160 |   0.160 |   -0.279 | 
     | U234                | A ^ -> Y v   | XOR2X1  | 0.041 |   0.200 |   -0.238 | 
     | s_x_1/U40           | A v -> Y ^   | OAI21X1 | 0.120 |   0.321 |   -0.118 | 
     | mux_64/U24          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.354 |   -0.085 | 
     | mux_64/U23          | A v -> Y ^   | INVX1   | 0.019 |   0.373 |   -0.066 | 
     | regText/U90         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.404 |   -0.034 | 
     | regText/U89         | A v -> Y ^   | INVX1   | 0.020 |   0.424 |   -0.014 | 
     | regText/\reg_reg[1] | D ^          | DFFSR   | 0.000 |   0.424 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[4]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.261
This Block's Segment Delay(segDel): 0.148
Total delay(totDel): 0.261 + 0.148 = 0.409
Initial Slack = totDel - AvailTime
Initial Slack = 0.409 - -0.899 = 1.308
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.261 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.161
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[1] /CLK 
Endpoint:   regText/\reg_reg[1] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[4] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.409
  Slack Time                    0.423
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.423 | 
     | regText/\reg_reg[4] | CLK ^ -> Q v | DFFSR   | 0.147 |   0.147 |   -0.276 | 
     | U234                | A v -> Y v   | XOR2X1  | 0.038 |   0.185 |   -0.238 | 
     | s_x_1/U40           | A v -> Y ^   | OAI21X1 | 0.120 |   0.305 |   -0.118 | 
     | mux_64/U24          | A ^ -> Y v   | MUX2X1  | 0.033 |   0.339 |   -0.085 | 
     | mux_64/U23          | A v -> Y ^   | INVX1   | 0.019 |   0.357 |   -0.066 | 
     | regText/U90         | A ^ -> Y v   | MUX2X1  | 0.032 |   0.389 |   -0.034 | 
     | regText/U89         | A v -> Y ^   | INVX1   | 0.020 |   0.409 |   -0.014 | 
     | regText/\reg_reg[1] | D ^          | DFFSR   | 0.000 |   0.409 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[3]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.317
This Block's Segment Delay(segDel): 0.151
Total delay(totDel): 0.317 + 0.151 = 0.468
Initial Slack = totDel - AvailTime
Initial Slack = 0.468 - -0.899 = 1.366
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.317 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.216
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[3] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.468
  Slack Time                    0.481
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.481 | 
     | regText/\reg_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.150 |   0.150 |   -0.331 | 
     | U245                | A ^ -> Y v   | XOR2X1  | 0.036 |   0.186 |   -0.295 | 
     | s_x_0/U39           | S v -> Y v   | MUX2X1  | 0.116 |   0.302 |   -0.179 | 
     | s_x_0/U38           | C v -> Y ^   | OAI21X1 | 0.043 |   0.345 |   -0.137 | 
     | mux_64/U2           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.381 |   -0.100 | 
     | mux_64/U1           | A v -> Y ^   | INVX1   | 0.021 |   0.402 |   -0.079 | 
     | regText/U68         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.437 |   -0.045 | 
     | regText/U67         | A v -> Y ^   | INVX1   | 0.031 |   0.467 |   -0.014 | 
     | regText/\reg_reg[0] | D ^          | DFFSR   | 0.000 |   0.468 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[3]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.315
This Block's Segment Delay(segDel): 0.141
Total delay(totDel): 0.315 + 0.141 = 0.456
Initial Slack = totDel - AvailTime
Initial Slack = 0.456 - -0.899 = 1.355
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.315 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.213
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[3] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.456
  Slack Time                    0.469
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | clk ^        |         |       |   0.000 |   -0.469 | 
     | regText/\reg_reg[3] | CLK ^ -> Q v | DFFSR   | 0.141 |   0.141 |   -0.328 | 
     | U245                | A v -> Y v   | XOR2X1  | 0.033 |   0.174 |   -0.295 | 
     | s_x_0/U39           | S v -> Y v   | MUX2X1  | 0.116 |   0.290 |   -0.179 | 
     | s_x_0/U38           | C v -> Y ^   | OAI21X1 | 0.043 |   0.333 |   -0.137 | 
     | mux_64/U2           | A ^ -> Y v   | MUX2X1  | 0.036 |   0.369 |   -0.100 | 
     | mux_64/U1           | A v -> Y ^   | INVX1   | 0.021 |   0.390 |   -0.079 | 
     | regText/U68         | A ^ -> Y v   | MUX2X1  | 0.035 |   0.425 |   -0.045 | 
     | regText/U67         | A v -> Y ^   | INVX1   | 0.031 |   0.455 |   -0.014 | 
     | regText/\reg_reg[0] | D ^          | DFFSR   | 0.000 |   0.456 |   -0.014 | 
     +---------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[2]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.284
This Block's Segment Delay(segDel): 0.164
Total delay(totDel): 0.284 + 0.164 = 0.448
Initial Slack = totDel - AvailTime
Initial Slack = 0.448 - -0.899 = 1.348
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.284 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.184
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[2] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.448
  Slack Time                    0.463
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.463 | 
     | regText/\reg_reg[2]  | CLK ^ -> Q ^ | DFFSR   | 0.163 |   0.163 |   -0.299 | 
     | U256                 | A ^ -> Y v   | XOR2X1  | 0.068 |   0.232 |   -0.231 | 
     | s_x_0/U35            | S v -> Y v   | MUX2X1  | 0.046 |   0.277 |   -0.185 | 
     | s_x_0/U34            | A v -> Y ^   | INVX1   | 0.021 |   0.298 |   -0.165 | 
     | s_x_0/U31            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.323 |   -0.140 | 
     | s_x_0/U30            | A v -> Y ^   | INVX1   | 0.023 |   0.346 |   -0.117 | 
     | mux_64/U16           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.377 |   -0.086 | 
     | mux_64/U15           | A v -> Y ^   | INVX1   | 0.019 |   0.396 |   -0.066 | 
     | regText/U82          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.427 |   -0.035 | 
     | regText/U81          | A v -> Y ^   | INVX1   | 0.021 |   0.448 |   -0.014 | 
     | regText/\reg_reg[16] | D ^          | DFFSR   | 0.000 |   0.448 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[2]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.281
This Block's Segment Delay(segDel): 0.150
Total delay(totDel): 0.281 + 0.150 = 0.431
Initial Slack = totDel - AvailTime
Initial Slack = 0.431 - -0.899 = 1.331
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.281 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.180
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[16] /CLK 
Endpoint:   regText/\reg_reg[16] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[2] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.431
  Slack Time                    0.446
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.446 | 
     | regText/\reg_reg[2]  | CLK ^ -> Q v | DFFSR   | 0.149 |   0.150 |   -0.296 | 
     | U256                 | A v -> Y v   | XOR2X1  | 0.065 |   0.215 |   -0.231 | 
     | s_x_0/U35            | S v -> Y v   | MUX2X1  | 0.046 |   0.260 |   -0.185 | 
     | s_x_0/U34            | A v -> Y ^   | INVX1   | 0.021 |   0.281 |   -0.165 | 
     | s_x_0/U31            | A ^ -> Y v   | NAND3X1 | 0.025 |   0.306 |   -0.140 | 
     | s_x_0/U30            | A v -> Y ^   | INVX1   | 0.023 |   0.329 |   -0.117 | 
     | mux_64/U16           | A ^ -> Y v   | MUX2X1  | 0.031 |   0.360 |   -0.086 | 
     | mux_64/U15           | A v -> Y ^   | INVX1   | 0.019 |   0.379 |   -0.066 | 
     | regText/U82          | A ^ -> Y v   | MUX2X1  | 0.031 |   0.410 |   -0.035 | 
     | regText/U81          | A v -> Y ^   | INVX1   | 0.021 |   0.431 |   -0.014 | 
     | regText/\reg_reg[16] | D ^          | DFFSR   | 0.000 |   0.431 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[1]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.304
This Block's Segment Delay(segDel): 0.159
Total delay(totDel): 0.304 + 0.159 = 0.462
Initial Slack = totDel - AvailTime
Initial Slack = 0.462 - -0.899 = 1.362
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.304 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.203
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[1] /Q  (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.462
  Slack Time                    0.477
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.477 | 
     | regText/\reg_reg[1]  | CLK ^ -> Q ^ | DFFSR   | 0.158 |   0.158 |   -0.319 | 
     | U267                 | A ^ -> Y v   | XOR2X1  | 0.051 |   0.209 |   -0.268 | 
     | s_x_0/U15            | A v -> Y v   | AND2X1  | 0.038 |   0.247 |   -0.230 | 
     | s_x_0/U16            | A v -> Y ^   | INVX1   | 0.021 |   0.267 |   -0.209 | 
     | s_x_0/U24            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.290 |   -0.187 | 
     | s_x_0/U23            | B v -> Y ^   | NAND3X1 | 0.052 |   0.342 |   -0.134 | 
     | mux_64/U86           | A ^ -> Y v   | MUX2X1  | 0.037 |   0.379 |   -0.098 | 
     | mux_64/U85           | A v -> Y ^   | INVX1   | 0.027 |   0.406 |   -0.071 | 
     | regText/U216         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.436 |   -0.040 | 
     | regText/U215         | A v -> Y ^   | INVX1   | 0.026 |   0.462 |   -0.015 | 
     | regText/\reg_reg[48] | D ^          | DFFSR   | 0.000 |   0.462 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[1]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.301
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.301 + 0.147 = 0.448
Initial Slack = totDel - AvailTime
Initial Slack = 0.448 - -0.899 = 1.347
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.301 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.200
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[48] /CLK 
Endpoint:   regText/\reg_reg[48] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[1] /Q  (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.447
  Slack Time                    0.462
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |   -0.462 | 
     | regText/\reg_reg[1]  | CLK ^ -> Q v | DFFSR   | 0.146 |   0.146 |   -0.316 | 
     | U267                 | A v -> Y v   | XOR2X1  | 0.048 |   0.194 |   -0.268 | 
     | s_x_0/U15            | A v -> Y v   | AND2X1  | 0.038 |   0.232 |   -0.230 | 
     | s_x_0/U16            | A v -> Y ^   | INVX1   | 0.021 |   0.252 |   -0.209 | 
     | s_x_0/U24            | C ^ -> Y v   | NAND3X1 | 0.023 |   0.275 |   -0.187 | 
     | s_x_0/U23            | B v -> Y ^   | NAND3X1 | 0.052 |   0.327 |   -0.134 | 
     | mux_64/U86           | A ^ -> Y v   | MUX2X1  | 0.037 |   0.364 |   -0.098 | 
     | mux_64/U85           | A v -> Y ^   | INVX1   | 0.027 |   0.391 |   -0.071 | 
     | regText/U216         | A ^ -> Y v   | MUX2X1  | 0.031 |   0.421 |   -0.040 | 
     | regText/U215         | A v -> Y ^   | INVX1   | 0.026 |   0.447 |   -0.015 | 
     | regText/\reg_reg[48] | D ^          | DFFSR   | 0.000 |   0.447 |   -0.014 | 
     +----------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[0]
Budgeted constraint type: set_output_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.264
This Block's Segment Delay(segDel): 0.147
Total delay(totDel): 0.264 + 0.147 = 0.411
Initial Slack = totDel - AvailTime
Initial Slack = 0.411 - -0.899 = 1.310
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.264 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.163
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (^) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[0] /Q (^) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.212
  Slack Time                    0.226
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.226 | 
     | regText/\reg_reg[0] | CLK ^ -> Q ^ | DFFSR  | 0.147 |   0.147 |   -0.079 | 
     | regText/U68         | B ^ -> Y v   | MUX2X1 | 0.034 |   0.181 |   -0.045 | 
     | regText/U67         | A v -> Y ^   | INVX1  | 0.031 |   0.212 |   -0.014 | 
     | regText/\reg_reg[0] | D ^          | DFFSR  | 0.000 |   0.212 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: output[0]
Budgeted constraint type: set_output_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = (2 x 0.443) = 0.885
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.885
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.885 + 0.014) = -0.899
Available budget after adjustments(AvailTime) = (0.000 - 0.899) = -0.899

External Segment Delay(extSegDel): 0.262
This Block's Segment Delay(segDel): 0.139
Total delay(totDel): 0.262 + 0.139 = 0.401
Initial Slack = totDel - AvailTime
Initial Slack = 0.401 - -0.899 = 1.300
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.000
Budgeted constraint = extSegDel - extVirBuf + fixDel + virClk + startClkLat - RC - hold
Budgeted constraint = 0.262 - 0.000 + 0.885 + 0.000 + 0.000 - 0.000 - -0.014 = 1.161
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[0] /CLK 
Endpoint:   regText/\reg_reg[0] /D (v) checked with rising edge of 'clk'
Beginpoint: regText/\reg_reg[0] /Q (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.050
+ Phase Shift                   0.000
= Required Time                -0.050
  Arrival Time                  0.240
  Slack Time                    0.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.289 | 
     | regText/\reg_reg[0] | CLK ^ -> Q v | DFFSR  | 0.139 |   0.139 |   -0.151 | 
     | regText/U68         | B v -> Y ^   | MUX2X1 | 0.063 |   0.202 |   -0.088 | 
     | regText/U67         | A ^ -> Y v   | INVX1  | 0.038 |   0.240 |   -0.050 | 
     | regText/\reg_reg[0] | D v          | DFFSR  | 0.000 |   0.240 |   -0.050 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: enable
Budgeted constraint type: set_input_delay(hold rise)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = 0.000
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.000 + 0.014) = -0.014
Available budget after adjustments(AvailTime) = (0.000 - 0.014) = -0.014

External Segment Delay(extSegDel): 0.314
This Block's Segment Delay(segDel): 0.217
Total delay(totDel): 0.314 + 0.217 = 0.530
Initial Slack = totDel - AvailTime
Initial Slack = 0.530 - -0.014 = 0.545
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.273
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.006
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.314 - 0.000 * 0.314 / 0.530 - 0.273 + 0.000 + 0.000 + 0.000 - 0.006 = 0.035
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[1] /Q    (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.531
  Slack Time                    0.545
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.545 | 
     | SM/\state_reg[1]    | CLK ^ -> Q v | DFFSR  | 0.138 |   0.137 |   -0.407 | 
     | SM/U12              | B v -> Y v   | OR2X1  | 0.067 |   0.204 |   -0.341 | 
     | SM/U13              | A v -> Y ^   | INVX1  | 0.110 |   0.314 |   -0.231 | 
     | regText/U258        | S ^ -> Y v   | MUX2X1 | 0.197 |   0.511 |   -0.034 | 
     | regText/U257        | A v -> Y ^   | INVX1  | 0.019 |   0.530 |   -0.014 | 
     | regText/\reg_reg[9] | D ^          | DFFSR  | 0.000 |   0.531 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: enable
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : clk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = 0.000
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.000 + 0.014) = -0.014
Available budget after adjustments(AvailTime) = (0.000 - 0.014) = -0.014

External Segment Delay(extSegDel): 0.298
This Block's Segment Delay(segDel): 0.219
Total delay(totDel): 0.298 + 0.219 = 0.517
Initial Slack = totDel - AvailTime
Initial Slack = 0.517 - -0.014 = 0.531
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.266
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat - RC
Budgeted constraint = 0.298 - 0.000 * 0.298 / 0.517 - 0.266 + 0.000 + 0.000 + 0.000 - 0.004 = 0.028
Start clock: clk clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Hold Check with Pin regText/\reg_reg[9] /CLK 
Endpoint:   regText/\reg_reg[9] /D (^) checked with rising edge of 'clk'
Beginpoint: SM/\state_reg[0] /Q    (v) triggered by rising edge of 'clk'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.517
  Slack Time                    0.531
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                     |              |        |       |  Time   |   Time   | 
     |---------------------+--------------+--------+-------+---------+----------| 
     |                     | clk ^        |        |       |   0.000 |   -0.531 | 
     | SM/\state_reg[0]    | CLK ^ -> Q v | DFFSR  | 0.126 |   0.126 |   -0.405 | 
     | SM/U34              | A v -> Y ^   | INVX1  | 0.028 |   0.154 |   -0.377 | 
     | SM/U12              | A ^ -> Y ^   | OR2X1  | 0.064 |   0.217 |   -0.314 | 
     | SM/U13              | A ^ -> Y v   | INVX1  | 0.081 |   0.298 |   -0.233 | 
     | regText/U258        | S v -> Y v   | MUX2X1 | 0.200 |   0.498 |   -0.034 | 
     | regText/U257        | A v -> Y ^   | INVX1  | 0.019 |   0.517 |   -0.014 | 
     | regText/\reg_reg[9] | D ^          | DFFSR  | 0.000 |   0.517 |   -0.014 | 
     +--------------------------------------------------------------------------+ 

Partition: Reg_width64
Port: reset
Budgeted constraint type: set_input_delay(hold fall)
Virtual Clock : _INN_superClk_v0
Initial budget available time + clock skew = 0.000

One Buffer Delay for Adjustment(cell BUFX2): 0.443
Fixed Delay for Feedthrough Paths(fixFdThru) = 0.000
Total External Segment Fixed Delay(extFixDel) = 0.000
Total This Block's Segment Fixed Delay(intFixDel) = 0.000
Fixed Delay on the Path(pathFixDel) = (extFixDel + intFixDel)
                                    = (0.000 + 0.000) = 0.000
Fixed Delay Adjustment(fixDel) = 0.000
Adjustment for budget available time= -(pathFixDel + fixFdThru + HoldTime)
                                    = -(0.000 + 0.000 + -0.307) = 0.307
Available budget after adjustments(AvailTime) = (0.000 - -0.307) = 0.307

External Segment Delay(extSegDel): 0.000
This Block's Segment Delay(segDel): 0.350
Total delay(totDel): 0.000 + 0.350 = 0.350
Initial Slack = totDel - AvailTime
Initial Slack = 0.350 - 0.307 = 0.043
Slack after Virtual Buffering Adjustment(slack): 0.0 (slack < Virtual Buffering Adjustment)
External Virtual Buffering Adjustment(extVirBuf)= 0.000
Virtual Clock Adjustment(virClk): 0.000
RC Adjustment(RC): 0.004
Budgeted constraint = extSegDel - slack * extSegDel / totDel - extVirBuf + fixDel + virClk + startClkLat
Budgeted constraint = 0.000 - 0.000 * 0.000 / 0.350 - 0.000 + 0.000 + 0.000 + 0.000 = 0.000
Start clock: @ clock edge: rise
End clock: clk clock edge: rise

Path 1: MET Removal Check with Pin regText/\reg_reg[22] /CLK 
Endpoint:   regText/\reg_reg[22] /R (^) checked with rising edge of 'clk'
Beginpoint: reset                   (v) triggered by rising edge of '@'
Analysis View: present_enc_av
Other End Arrival Time          0.000
+ Removal                       0.307
+ Phase Shift                   0.000
= Required Time                 0.307
  Arrival Time                  0.383
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     +------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell | Delay | Arrival | Required | 
     |                      |            |       |       |  Time   |   Time   | 
     |----------------------+------------+-------+-------+---------+----------| 
     |                      | reset v    |       |       |   0.033 |   -0.043 | 
     | regText/U66          | A v -> Y ^ | INVX2 | 0.349 |   0.383 |    0.306 | 
     | regText/\reg_reg[22] | R ^        | DFFSR | 0.001 |   0.383 |    0.307 | 
     +------------------------------------------------------------------------+ 
