<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../code.css">
  </head>
  <body>
    third_party/tests/utd-sv/sparc_exu_aluaddsub.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a>
<a href="#l-70">70</a>
<a href="#l-71">71</a>
<a href="#l-72">72</a>
<a href="#l-73">73</a>
<a href="#l-74">74</a>
<a href="#l-75">75</a>
<a href="#l-76">76</a>
<a href="#l-77">77</a>
<a href="#l-78">78</a>
<a href="#l-79">79</a>
<a href="#l-80">80</a>
<a href="#l-81">81</a>
<a href="#l-82">82</a>
<a href="#l-83">83</a>
<a href="#l-84">84</a>
<a href="#l-85">85</a>
<a href="#l-86">86</a>
<a href="#l-87">87</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// ========== Copyright Header Begin ==========================================</span>
<a name="l-2"></a><span class="c1">// </span>
<a name="l-3"></a><span class="c1">// OpenSPARC T1 Processor File: sparc_exu_aluaddsub.v</span>
<a name="l-4"></a><span class="c1">// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.</span>
<a name="l-5"></a><span class="c1">// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.</span>
<a name="l-6"></a><span class="c1">// </span>
<a name="l-7"></a><span class="c1">// The above named program is free software; you can redistribute it and/or</span>
<a name="l-8"></a><span class="c1">// modify it under the terms of the GNU General Public</span>
<a name="l-9"></a><span class="c1">// License version 2 as published by the Free Software Foundation.</span>
<a name="l-10"></a><span class="c1">// </span>
<a name="l-11"></a><span class="c1">// The above named program is distributed in the hope that it will be </span>
<a name="l-12"></a><span class="c1">// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l-13"></a><span class="c1">// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span>
<a name="l-14"></a><span class="c1">// General Public License for more details.</span>
<a name="l-15"></a><span class="c1">// </span>
<a name="l-16"></a><span class="c1">// You should have received a copy of the GNU General Public</span>
<a name="l-17"></a><span class="c1">// License along with this work; if not, write to the Free Software</span>
<a name="l-18"></a><span class="c1">// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.</span>
<a name="l-19"></a><span class="c1">// </span>
<a name="l-20"></a><span class="c1">// ========== Copyright Header End ============================================</span>
<a name="l-21"></a><span class="c1">////////////////////////////////////////////////////////////////////////</span>
<a name="l-22"></a><span class="cm">/*</span>
<a name="l-23"></a><span class="cm">//  Module Name: sparc_exu_aluaddsub</span>
<a name="l-24"></a><span class="cm">//	Description:		This block implements addition and subtraction.</span>
<a name="l-25"></a><span class="cm">//            It takes two operands, a carry_in, plus two control signals</span>
<a name="l-26"></a><span class="cm">//            (subtract and use_cin).  If subtract is high, then rs2_data</span>
<a name="l-27"></a><span class="cm">//            is subtracted from rs1_data.  If use_cin is high, then</span>
<a name="l-28"></a><span class="cm">//            carry_in is added to the sum (addition) or subtracted from</span>
<a name="l-29"></a><span class="cm">//            the result (subtraction).  It outputs the result of the </span>
<a name="l-30"></a><span class="cm">//            specified operation.  To keep the cin calculation from</span>
<a name="l-31"></a><span class="cm">//	      being in the critical path, it is moved into the d-stage.</span>
<a name="l-32"></a><span class="cm">//	      All other calculations are in the e-stage.</span>
<a name="l-33"></a><span class="cm">*/</span>
<a name="l-34"></a>
<a name="l-35"></a><span class="k">module</span> <span class="n">sparc_exu_aluaddsub</span>
<a name="l-36"></a>  <span class="p">(</span><span class="cm">/*AUTOARG*/</span>
<a name="l-37"></a>   <span class="c1">// Outputs</span>
<a name="l-38"></a>   <span class="n">adder_out</span><span class="p">,</span> <span class="n">spr_out</span><span class="p">,</span> <span class="n">alu_ecl_cout64_e_l</span><span class="p">,</span> <span class="n">alu_ecl_cout32_e</span><span class="p">,</span> 
<a name="l-39"></a>   <span class="n">alu_ecl_adderin2_63_e</span><span class="p">,</span> <span class="n">alu_ecl_adderin2_31_e</span><span class="p">,</span> 
<a name="l-40"></a>   <span class="c1">// Inputs</span>
<a name="l-41"></a>   <span class="n">clk</span><span class="p">,</span> <span class="n">se</span><span class="p">,</span> <span class="n">byp_alu_rs1_data_e</span><span class="p">,</span> <span class="n">byp_alu_rs2_data_e</span><span class="p">,</span> <span class="n">ecl_alu_cin_e</span><span class="p">,</span> 
<a name="l-42"></a>   <span class="n">ifu_exu_invert_d</span>
<a name="l-43"></a>   <span class="p">);</span>
<a name="l-44"></a>   <span class="k">input</span> <span class="n">clk</span><span class="p">;</span>
<a name="l-45"></a>   <span class="k">input</span> <span class="n">se</span><span class="p">;</span>
<a name="l-46"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">byp_alu_rs1_data_e</span><span class="p">;</span>   <span class="c1">// 1st input operand</span>
<a name="l-47"></a>   <span class="k">input</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">byp_alu_rs2_data_e</span><span class="p">;</span>   <span class="c1">// 2nd input operand</span>
<a name="l-48"></a>   <span class="k">input</span>         <span class="n">ecl_alu_cin_e</span><span class="p">;</span>           <span class="c1">// carry in</span>
<a name="l-49"></a>   <span class="k">input</span>         <span class="n">ifu_exu_invert_d</span><span class="p">;</span>     <span class="c1">// subtract used by adder</span>
<a name="l-50"></a>
<a name="l-51"></a>   <span class="k">output</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">adder_out</span><span class="p">;</span> <span class="c1">// result of adder</span>
<a name="l-52"></a>   <span class="k">output</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">spr_out</span><span class="p">;</span>   <span class="c1">// result of sum predict</span>
<a name="l-53"></a>   <span class="k">output</span>         <span class="n">alu_ecl_cout64_e_l</span><span class="p">;</span>
<a name="l-54"></a>   <span class="k">output</span>         <span class="n">alu_ecl_cout32_e</span><span class="p">;</span>
<a name="l-55"></a>   <span class="k">output</span>       <span class="n">alu_ecl_adderin2_63_e</span><span class="p">;</span>
<a name="l-56"></a>   <span class="k">output</span>       <span class="n">alu_ecl_adderin2_31_e</span><span class="p">;</span>
<a name="l-57"></a>   
<a name="l-58"></a>   <span class="k">wire</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">rs2_data</span><span class="p">;</span>       <span class="c1">// 2nd input to adder</span>
<a name="l-59"></a>   <span class="k">wire</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">rs1_data</span><span class="p">;</span>       <span class="c1">// 1st input to adder</span>
<a name="l-60"></a>   <span class="k">wire</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">subtract_d</span><span class="p">;</span>
<a name="l-61"></a>   <span class="k">wire</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">subtract_e</span><span class="p">;</span>
<a name="l-62"></a>   <span class="k">wire</span>         <span class="n">cout64_e</span><span class="p">;</span>
<a name="l-63"></a>   
<a name="l-64"></a><span class="c1">////////////////////////////////////////////</span>
<a name="l-65"></a><span class="c1">//  Module implementation</span>
<a name="l-66"></a><span class="c1">////////////////////////////////////////////</span>
<a name="l-67"></a>   <span class="k">assign</span>       <span class="n">subtract_d</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">64</span><span class="p">{</span><span class="n">ifu_exu_invert_d</span><span class="p">}};</span>
<a name="l-68"></a>   <span class="n">dff_s</span> <span class="p">#(</span><span class="mh">64</span><span class="p">)</span> <span class="n">sub_dff</span><span class="p">(.</span><span class="n">din</span><span class="p">(</span><span class="n">subtract_d</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span> <span class="p">.</span><span class="n">q</span><span class="p">(</span><span class="n">subtract_e</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">se</span><span class="p">(</span><span class="n">se</span><span class="p">),</span>
<a name="l-69"></a>                     <span class="p">.</span><span class="n">si</span><span class="p">(),</span> <span class="p">.</span><span class="n">so</span><span class="p">());</span>
<a name="l-70"></a>
<a name="l-71"></a>   <span class="k">assign</span>       <span class="n">rs1_data</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">byp_alu_rs1_data_e</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-72"></a>
<a name="l-73"></a>   <span class="k">assign</span>       <span class="n">rs2_data</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">byp_alu_rs2_data_e</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">subtract_e</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-74"></a>   
<a name="l-75"></a>   <span class="k">assign</span>      <span class="n">alu_ecl_adderin2_63_e</span> <span class="o">=</span> <span class="n">rs2_data</span><span class="p">[</span><span class="mh">63</span><span class="p">];</span>
<a name="l-76"></a>   <span class="k">assign</span>      <span class="n">alu_ecl_adderin2_31_e</span> <span class="o">=</span> <span class="n">rs2_data</span><span class="p">[</span><span class="mh">31</span><span class="p">];</span>
<a name="l-77"></a>   <span class="n">sparc_exu_aluadder64</span> <span class="n">adder</span><span class="p">(.</span><span class="n">rs1_data</span><span class="p">(</span><span class="n">rs1_data</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">rs2_data</span><span class="p">(</span><span class="n">rs2_data</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-78"></a>                              <span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">ecl_alu_cin_e</span><span class="p">),</span> <span class="p">.</span><span class="n">adder_out</span><span class="p">(</span><span class="n">adder_out</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span>
<a name="l-79"></a>                              <span class="p">.</span><span class="n">cout32</span><span class="p">(</span><span class="n">alu_ecl_cout32_e</span><span class="p">),</span> <span class="p">.</span><span class="n">cout64</span><span class="p">(</span><span class="n">cout64_e</span><span class="p">));</span>
<a name="l-80"></a>   <span class="k">assign</span>      <span class="n">alu_ecl_cout64_e_l</span> <span class="o">=</span> <span class="o">~</span><span class="n">cout64_e</span><span class="p">;</span>
<a name="l-81"></a>
<a name="l-82"></a>
<a name="l-83"></a>   <span class="c1">// sum predict</span>
<a name="l-84"></a>   <span class="n">sparc_exu_aluspr</span> <span class="n">spr</span><span class="p">(.</span><span class="n">rs1_data</span><span class="p">(</span><span class="n">rs1_data</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">rs2_data</span><span class="p">(</span><span class="n">rs2_data</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">cin</span><span class="p">(</span><span class="n">ecl_alu_cin_e</span><span class="p">),</span>
<a name="l-85"></a>                        <span class="p">.</span><span class="n">spr_out</span><span class="p">(</span><span class="n">spr_out</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]));</span>
<a name="l-86"></a>
<a name="l-87"></a><span class="k">endmodule</span> <span class="c1">// sparc_exu_aluaddsub</span>
</pre></div>
</td></tr></table>
  </body>
</html>