# Introduction #

The information in this structure defines the attributes of CPU cache device in the system. One structure is specified for each such device, whether the device is internal to or external to the CPU module.

# Sample Code #
https://github.com/RRUZ/tsmbios/blob/master/Samples/Table%204%20Processor%20Information/ProcessorInformation.dpr
