module part4(seg7, s);
input [1:0] s;
output [6:0] seg7;
assign seg[1,2,3,4,6] = ~s[0]&~s1;
endmodule