
    Selected circuits
    ===================
     - **Bitwidth**: 12
     - **Pareto filtration critera**: pwr - mre
    
    
    Parameters of selected circuits
    ----------------------------
    
    | Circuit name | MAE | WCE | EP | MRE | Download |
    | --- |  --- | --- | --- | --- | --- | 
| mul12u_pwr_1_157_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul12u_pwr_1_157_mre_00_0000_gen.v) [Verilog PDK45](mul12u_pwr_1_157_mre_00_0000_pdk45.v)  [C](mul12u_pwr_1_157_mre_00_0000.c) |
| mul12u_pwr_1_156_mre_00_0004 | 0.9 | 1 | 87.5 | 0.0003825478 |  [Verilog generic](mul12u_pwr_1_156_mre_00_0004_gen.v) [Verilog PDK45](mul12u_pwr_1_156_mre_00_0004_pdk45.v)  [C](mul12u_pwr_1_156_mre_00_0004.c) |
| mul12u_pwr_1_142_mre_00_0019 | 4.25 | 17 | 68.75 | 0.0019121215 |  [Verilog generic](mul12u_pwr_1_142_mre_00_0019_gen.v) [Verilog PDK45](mul12u_pwr_1_142_mre_00_0019_pdk45.v)  [C](mul12u_pwr_1_142_mre_00_0019.c) |
| mul12u_pwr_1_090_mre_00_0119 | 32.25 | 129 | 89.0625 | 0.0118528345 |  [Verilog generic](mul12u_pwr_1_090_mre_00_0119_gen.v) [Verilog PDK45](mul12u_pwr_1_090_mre_00_0119_pdk45.v)  [C](mul12u_pwr_1_090_mre_00_0119.c) |
| mul12u_pwr_0_941_mre_00_1170 | 448.25 | 1793 | 98.046875 | 0.1170479119 |  [Verilog generic](mul12u_pwr_0_941_mre_00_1170_gen.v) [Verilog PDK45](mul12u_pwr_0_941_mre_00_1170_pdk45.v)  [C](mul12u_pwr_0_941_mre_00_1170.c) |
| mul12u_pwr_0_651_mre_00_9077 | 5632.25 | 22529 | 99.6948242188 | 0.9077048181 |  [Verilog generic](mul12u_pwr_0_651_mre_00_9077_gen.v) [Verilog PDK45](mul12u_pwr_0_651_mre_00_9077_pdk45.v)  [C](mul12u_pwr_0_651_mre_00_9077.c) |
| mul12u_pwr_0_273_mre_05_0072 | 63232.2 | 252929 | 99.8550415039 | 5.0071793332 |  [Verilog generic](mul12u_pwr_0_273_mre_05_0072_gen.v) [Verilog PDK45](mul12u_pwr_0_273_mre_05_0072_pdk45.v)  [C](mul12u_pwr_0_273_mre_05_0072.c) |
| mul12u_pwr_0_045_mre_34_9458 | 718848.25 | 2875393 | 99.9506473541 | 34.9457667807 |  [Verilog generic](mul12u_pwr_0_045_mre_34_9458_gen.v) [Verilog PDK45](mul12u_pwr_0_045_mre_34_9458_pdk45.v)  [C](mul12u_pwr_0_045_mre_34_9458.c) |
| mul12u_pwr_0_000_mre_87_9786 | 3143680.2 | 12574721 | 99.951171875 | 87.978574008 |  [Verilog generic](mul12u_pwr_0_000_mre_87_9786_gen.v) [Verilog PDK45](mul12u_pwr_0_000_mre_87_9786_pdk45.v)  [C](mul12u_pwr_0_000_mre_87_9786.c) |
    
    Parameters
    --------------
    ![Parameters figure](fig.png)
             