// Seed: 1709529082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  id_7(
      1
  ); id_8(
      .id_0(id_5)
  );
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    input wand id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input wand id_15,
    input wire id_16,
    output tri0 id_17,
    input tri1 id_18,
    input wand id_19,
    input wire id_20,
    input tri1 id_21,
    input wire id_22,
    input tri1 id_23,
    input supply0 id_24,
    input tri0 id_25
    , id_32,
    input supply0 id_26,
    output uwire id_27,
    input wire id_28,
    input tri1 id_29,
    input wand id_30
);
  wire id_33;
  wire id_34, id_35, id_36, id_37;
  wire id_38;
  initial id_32 <= 1;
  module_0(
      id_35, id_34, id_36, id_37
  );
endmodule
