// Seed: 3986541577
`default_nettype wire `timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1
);
  logic id_3;
  logic id_4;
  assign id_1 = 1;
  logic id_5;
  logic id_6;
  assign id_0 = (1);
  assign id_3 = 1;
  uwire id_7;
  type_17(
      1'h0, 1 == id_6, 1
  );
  logic id_8;
  assign id_3 = 1;
  logic id_9 = id_7[1'h0], id_10;
  type_19(
      1'b0, id_2, id_6, id_1
  );
endmodule
