<stg><name>funcD</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vecOut, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:2 %store_ln35 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:3 %br_ln35 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln35 = icmp_eq  i4 %i_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln35 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln35 = br i1 %icmp_ln35, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln35 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %in1_addr = getelementptr i32 %in1, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="in1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:5 %in1_load = load i4 %in1_addr

]]></Node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %in2_addr = getelementptr i31 %in2, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="in2_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="4">
<![CDATA[
for.inc.split:7 %in2_load = load i4 %in2_addr

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln35 = store i4 %add_ln35, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.end:0 %ret_ln39 = ret

]]></Node>
<StgValue><ssdm name="ret_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln35"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln35"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:5 %in1_load = load i4 %in1_addr

]]></Node>
<StgValue><ssdm name="in1_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="4">
<![CDATA[
for.inc.split:7 %in2_load = load i4 %in2_addr

]]></Node>
<StgValue><ssdm name="in2_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.inc.split:8 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %in2_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:9 %add_ln37 = add i32 %in1_load, i32 %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %vecOut_addr = getelementptr i32 %vecOut, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="vecOut_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc.split:11 %store_ln37 = store i32 %add_ln37, i4 %vecOut_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln35 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="in1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="in2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="vecOut" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vecOut"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="i" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="vecOut" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="48" from="empty" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln35" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="i" to="store_ln35" fromId="5" toId="7">
</dataflow>
<dataflow id="71" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="72" from="i_1" to="icmp_ln35" fromId="9" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln35" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="i_1" to="add_ln35" fromId="9" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="add_ln35" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="icmp_ln35" to="br_ln35" fromId="10" toId="12">
</dataflow>
<dataflow id="79" from="i_1" to="zext_ln35" fromId="9" toId="13">
</dataflow>
<dataflow id="80" from="in1" to="in1_addr" fromId="39" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_81" to="in1_addr" fromId="81" toId="14">
</dataflow>
<dataflow id="83" from="zext_ln35" to="in1_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="84" from="in1_addr" to="in1_load" fromId="14" toId="15">
</dataflow>
<dataflow id="85" from="in2" to="in2_addr" fromId="40" toId="16">
</dataflow>
<dataflow id="86" from="StgValue_81" to="in2_addr" fromId="81" toId="16">
</dataflow>
<dataflow id="87" from="zext_ln35" to="in2_addr" fromId="13" toId="16">
</dataflow>
<dataflow id="88" from="in2_addr" to="in2_load" fromId="16" toId="17">
</dataflow>
<dataflow id="89" from="add_ln35" to="store_ln35" fromId="11" toId="18">
</dataflow>
<dataflow id="90" from="i" to="store_ln35" fromId="5" toId="18">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecPipeline" to="specpipeline_ln35" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="StgValue_54" to="specpipeline_ln35" fromId="54" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_49" to="specpipeline_ln35" fromId="49" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_49" to="specpipeline_ln35" fromId="49" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_49" to="specpipeline_ln35" fromId="49" toId="19">
</dataflow>
<dataflow id="97" from="empty_0" to="specpipeline_ln35" fromId="52" toId="19">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln35" fromId="98" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_100" to="speclooptripcount_ln35" fromId="100" toId="20">
</dataflow>
<dataflow id="102" from="StgValue_100" to="speclooptripcount_ln35" fromId="100" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_100" to="speclooptripcount_ln35" fromId="100" toId="20">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopName" to="specloopname_ln35" fromId="104" toId="21">
</dataflow>
<dataflow id="107" from="empty_2" to="specloopname_ln35" fromId="106" toId="21">
</dataflow>
<dataflow id="108" from="in1_addr" to="in1_load" fromId="14" toId="22">
</dataflow>
<dataflow id="109" from="in2_addr" to="in2_load" fromId="16" toId="23">
</dataflow>
<dataflow id="111" from="_ssdm_op_BitConcatenate.i32.i31.i1" to="shl_ln" fromId="110" toId="24">
</dataflow>
<dataflow id="112" from="in2_load" to="shl_ln" fromId="23" toId="24">
</dataflow>
<dataflow id="114" from="StgValue_113" to="shl_ln" fromId="113" toId="24">
</dataflow>
<dataflow id="115" from="in1_load" to="add_ln37" fromId="22" toId="25">
</dataflow>
<dataflow id="116" from="shl_ln" to="add_ln37" fromId="24" toId="25">
</dataflow>
<dataflow id="117" from="vecOut" to="vecOut_addr" fromId="41" toId="26">
</dataflow>
<dataflow id="118" from="StgValue_81" to="vecOut_addr" fromId="81" toId="26">
</dataflow>
<dataflow id="119" from="zext_ln35" to="vecOut_addr" fromId="13" toId="26">
</dataflow>
<dataflow id="120" from="add_ln37" to="store_ln37" fromId="25" toId="27">
</dataflow>
<dataflow id="121" from="vecOut_addr" to="store_ln37" fromId="26" toId="27">
</dataflow>
<dataflow id="122" from="icmp_ln35" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
