out:__out__tm3_vidin_sda;__out__tm3_vidin_sda 35 1 0 FIXED
out:__out__tm3_sram_data0[0];__out__tm3_sram_data0[0] 1 69 0 FIXED
out:__out__tm3_sram_data0[1];__out__tm3_sram_data0[1] 1 74 1 FIXED
out:__out__tm3_sram_data0[2];__out__tm3_sram_data0[2] 1 49 0 FIXED
out:__out__tm3_sram_data0[3];__out__tm3_sram_data0[3] 1 81 1 FIXED
out:__out__tm3_sram_data0[4];__out__tm3_sram_data0[4] 1 77 0 FIXED
out:__out__tm3_sram_data0[5];__out__tm3_sram_data0[5] 1 62 1 FIXED
out:__out__tm3_sram_data0[6];__out__tm3_sram_data0[6] 1 55 1 FIXED
out:__out__tm3_sram_data0[7];__out__tm3_sram_data0[7] 1 56 0 FIXED
out:__out__tm3_sram_data0[8];__out__tm3_sram_data0[8] 1 71 1 FIXED
out:__out__tm3_sram_data0[9];__out__tm3_sram_data0[9] 1 82 1 FIXED
out:__out__tm3_sram_data0[10];__out__tm3_sram_data0[10] 1 85 0 FIXED
out:__out__tm3_sram_data0[11];__out__tm3_sram_data0[11] 1 79 1 FIXED
out:__out__tm3_sram_data0[12];__out__tm3_sram_data0[12] 1 72 1 FIXED
out:__out__tm3_sram_data0[13];__out__tm3_sram_data0[13] 1 79 0 FIXED
out:__out__tm3_sram_data0[14];__out__tm3_sram_data0[14] 1 71 0 FIXED
out:__out__tm3_sram_data0[15];__out__tm3_sram_data0[15] 1 89 1 FIXED
out:__out__tm3_sram_data0[16];__out__tm3_sram_data0[16] 1 67 0 FIXED
out:__out__tm3_sram_data0[17];__out__tm3_sram_data0[17] 1 73 1 FIXED
out:__out__tm3_sram_data0[18];__out__tm3_sram_data0[18] 1 52 0 FIXED
out:__out__tm3_sram_data0[19];__out__tm3_sram_data0[19] 1 88 1 FIXED
out:__out__tm3_sram_data0[20];__out__tm3_sram_data0[20] 1 54 1 FIXED
out:__out__tm3_sram_data0[21];__out__tm3_sram_data0[21] 1 75 1 FIXED
out:__out__tm3_sram_data0[22];__out__tm3_sram_data0[22] 1 90 1 FIXED
out:__out__tm3_sram_data0[23];__out__tm3_sram_data0[23] 1 34 1 FIXED
out:__out__tm3_sram_data0[24];__out__tm3_sram_data0[24] 1 69 1 FIXED
out:__out__tm3_sram_data0[25];__out__tm3_sram_data0[25] 1 64 1 FIXED
out:__out__tm3_sram_data0[26];__out__tm3_sram_data0[26] 1 36 1 FIXED
out:__out__tm3_sram_data0[27];__out__tm3_sram_data0[27] 1 92 0 FIXED
out:__out__tm3_sram_data0[28];__out__tm3_sram_data0[28] 1 89 0 FIXED
out:__out__tm3_sram_data0[29];__out__tm3_sram_data0[29] 20 1 0 FIXED
out:__out__tm3_sram_data0[30];__out__tm3_sram_data0[30] 1 40 1 FIXED
out:__out__tm3_sram_data0[31];__out__tm3_sram_data0[31] 1 41 1 FIXED
out:__out__tm3_sram_data0[32];__out__tm3_sram_data0[32] 1 32 1 FIXED
out:__out__tm3_sram_data0[33];__out__tm3_sram_data0[33] 16 1 0 FIXED
out:__out__tm3_sram_data0[34];__out__tm3_sram_data0[34] 1 33 1 FIXED
out:__out__tm3_sram_data0[35];__out__tm3_sram_data0[35] 1 86 0 FIXED
out:__out__tm3_sram_data0[36];__out__tm3_sram_data0[36] 1 87 0 FIXED
out:__out__tm3_sram_data0[37];__out__tm3_sram_data0[37] 1 83 1 FIXED
out:__out__tm3_sram_data0[38];__out__tm3_sram_data0[38] 1 85 1 FIXED
out:__out__tm3_sram_data0[39];__out__tm3_sram_data0[39] 1 82 0 FIXED
out:__out__tm3_sram_data0[40];__out__tm3_sram_data0[40] 1 86 1 FIXED
out:__out__tm3_sram_data0[41];__out__tm3_sram_data0[41] 1 76 1 FIXED
out:__out__tm3_sram_data0[42];__out__tm3_sram_data0[42] 1 87 1 FIXED
out:__out__tm3_sram_data0[43];__out__tm3_sram_data0[43] 1 90 0 FIXED
out:__out__tm3_sram_data0[44];__out__tm3_sram_data0[44] 1 77 1 FIXED
out:__out__tm3_sram_data0[45];__out__tm3_sram_data0[45] 1 88 0 FIXED
out:__out__tm3_sram_data0[46];__out__tm3_sram_data0[46] 1 80 0 FIXED
out:__out__tm3_sram_data0[47];__out__tm3_sram_data0[47] 1 83 0 FIXED
out:__out__tm3_sram_data0[48];__out__tm3_sram_data0[48] 1 80 1 FIXED
out:__out__tm3_sram_data0[49];__out__tm3_sram_data0[49] 1 81 0 FIXED
out:__out__tm3_sram_data0[50];__out__tm3_sram_data0[50] 1 73 0 FIXED
out:__out__tm3_sram_data0[51];__out__tm3_sram_data0[51] 1 84 0 FIXED
out:__out__tm3_sram_data0[52];__out__tm3_sram_data0[52] 1 84 1 FIXED
out:__out__tm3_sram_data0[53];__out__tm3_sram_data0[53] 1 78 1 FIXED
out:__out__tm3_sram_data0[54];__out__tm3_sram_data0[54] 1 41 0 FIXED
out:__out__tm3_sram_data0[55];__out__tm3_sram_data0[55] 1 40 0 FIXED
out:__out__tm3_sram_data0[56];__out__tm3_sram_data0[56] 1 50 0 FIXED
out:__out__tm3_sram_data0[57];__out__tm3_sram_data0[57] 1 50 1 FIXED
out:__out__tm3_sram_data0[58];__out__tm3_sram_data0[58] 1 57 0 FIXED
out:__out__tm3_sram_data0[59];__out__tm3_sram_data0[59] 1 38 0 FIXED
out:__out__tm3_sram_data0[60];__out__tm3_sram_data0[60] 1 56 1 FIXED
out:__out__tm3_sram_data0[61];__out__tm3_sram_data0[61] 1 52 1 FIXED
out:__out__tm3_sram_data0[62];__out__tm3_sram_data0[62] 1 53 1 FIXED
out:__out__tm3_sram_data0[63];__out__tm3_sram_data0[63] 1 49 1 FIXED
out:__out__tm3_sram_data1[0];__out__tm3_sram_data1[0] 1 34 0 FIXED
out:__out__tm3_sram_data1[1];__out__tm3_sram_data1[1] 1 17 1 FIXED
out:__out__tm3_sram_data1[2];__out__tm3_sram_data1[2] 14 94 0 FIXED
out:__out__tm3_sram_data1[3];__out__tm3_sram_data1[3] 14 1 1 FIXED
out:__out__tm3_sram_data1[4];__out__tm3_sram_data1[4] 20 1 1 FIXED
out:__out__tm3_sram_data1[5];__out__tm3_sram_data1[5] 25 1 1 FIXED
out:__out__tm3_sram_data1[6];__out__tm3_sram_data1[6] 1 26 1 FIXED
out:__out__tm3_sram_data1[7];__out__tm3_sram_data1[7] 10 94 1 FIXED
out:__out__tm3_sram_data1[8];__out__tm3_sram_data1[8] 1 21 0 FIXED
out:__out__tm3_sram_data1[9];__out__tm3_sram_data1[9] 32 1 1 FIXED
out:__out__tm3_sram_data1[10];__out__tm3_sram_data1[10] 15 94 1 FIXED
out:__out__tm3_sram_data1[11];__out__tm3_sram_data1[11] 12 1 0 FIXED
out:__out__tm3_sram_data1[12];__out__tm3_sram_data1[12] 16 1 1 FIXED
out:__out__tm3_sram_data1[13];__out__tm3_sram_data1[13] 19 1 1 FIXED
out:__out__tm3_sram_data1[14];__out__tm3_sram_data1[14] 1 15 1 FIXED
out:__out__tm3_sram_data1[15];__out__tm3_sram_data1[15] 21 1 0 FIXED
out:__out__tm3_sram_data1[16];__out__tm3_sram_data1[16] 1 24 1 FIXED
out:__out__tm3_sram_data1[17];__out__tm3_sram_data1[17] 28 1 1 FIXED
out:__out__tm3_sram_data1[18];__out__tm3_sram_data1[18] 19 1 0 FIXED
out:__out__tm3_sram_data1[19];__out__tm3_sram_data1[19] 7 1 1 FIXED
out:__out__tm3_sram_data1[20];__out__tm3_sram_data1[20] 16 94 1 FIXED
out:__out__tm3_sram_data1[21];__out__tm3_sram_data1[21] 28 1 0 FIXED
out:__out__tm3_sram_data1[22];__out__tm3_sram_data1[22] 5 1 1 FIXED
out:__out__tm3_sram_data1[23];__out__tm3_sram_data1[23] 12 1 1 FIXED
out:__out__tm3_sram_data1[24];__out__tm3_sram_data1[24] 11 1 1 FIXED
out:__out__tm3_sram_data1[25];__out__tm3_sram_data1[25] 33 1 1 FIXED
out:__out__tm3_sram_data1[26];__out__tm3_sram_data1[26] 9 1 1 FIXED
out:__out__tm3_sram_data1[27];__out__tm3_sram_data1[27] 13 94 0 FIXED
out:__out__tm3_sram_data1[28];__out__tm3_sram_data1[28] 15 1 1 FIXED
out:__out__tm3_sram_data1[29];__out__tm3_sram_data1[29] 32 1 0 FIXED
out:__out__tm3_sram_data1[30];__out__tm3_sram_data1[30] 13 1 1 FIXED
out:__out__tm3_sram_data1[31];__out__tm3_sram_data1[31] 13 1 0 FIXED
out:__out__tm3_sram_data1[32];__out__tm3_sram_data1[32] 14 94 1 FIXED
out:__out__tm3_sram_data1[33];__out__tm3_sram_data1[33] 5 1 0 FIXED
out:__out__tm3_sram_data1[34];__out__tm3_sram_data1[34] 17 1 1 FIXED
out:__out__tm3_sram_data1[35];__out__tm3_sram_data1[35] 22 1 1 FIXED
out:__out__tm3_sram_data1[36];__out__tm3_sram_data1[36] 23 1 1 FIXED
out:__out__tm3_sram_data1[37];__out__tm3_sram_data1[37] 15 1 0 FIXED
out:__out__tm3_sram_data1[38];__out__tm3_sram_data1[38] 14 1 0 FIXED
out:__out__tm3_sram_data1[39];__out__tm3_sram_data1[39] 18 1 1 FIXED
out:__out__tm3_sram_data1[40];__out__tm3_sram_data1[40] 10 1 1 FIXED
out:__out__tm3_sram_data1[41];__out__tm3_sram_data1[41] 29 1 0 FIXED
out:__out__tm3_sram_data1[42];__out__tm3_sram_data1[42] 25 1 0 FIXED
out:__out__tm3_sram_data1[43];__out__tm3_sram_data1[43] 31 1 0 FIXED
out:__out__tm3_sram_data1[44];__out__tm3_sram_data1[44] 8 1 0 FIXED
out:__out__tm3_sram_data1[45];__out__tm3_sram_data1[45] 10 1 0 FIXED
out:__out__tm3_sram_data1[46];__out__tm3_sram_data1[46] 6 1 1 FIXED
out:__out__tm3_sram_data1[47];__out__tm3_sram_data1[47] 9 1 0 FIXED
out:__out__tm3_sram_data1[48];__out__tm3_sram_data1[48] 8 1 1 FIXED
out:__out__tm3_sram_data1[49];__out__tm3_sram_data1[49] 30 1 1 FIXED
out:__out__tm3_sram_data1[50];__out__tm3_sram_data1[50] 41 1 1 FIXED
out:__out__tm3_sram_data1[51];__out__tm3_sram_data1[51] 34 1 0 FIXED
out:__out__tm3_sram_data1[52];__out__tm3_sram_data1[52] 33 1 0 FIXED
out:__out__tm3_sram_data1[53];__out__tm3_sram_data1[53] 26 1 0 FIXED
out:__out__tm3_sram_data1[54];__out__tm3_sram_data1[54];__out__tm3_sram_data1[62] 37 1 0 FIXED
out:__out__tm3_sram_data1[55];__out__tm3_sram_data1[55] 27 1 1 FIXED
out:__out__tm3_sram_data1[56];__out__tm3_sram_data1[56] 11 1 0 FIXED
out:__out__tm3_sram_data1[57];__out__tm3_sram_data1[57] 31 1 1 FIXED
out:__out__tm3_sram_data1[58];__out__tm3_sram_data1[58] 17 1 0 FIXED
out:__out__tm3_sram_data1[59];__out__tm3_sram_data1[59] 18 1 0 FIXED
out:__out__tm3_sram_data1[60];__out__tm3_sram_data1[60] 22 1 0 FIXED
out:__out__tm3_sram_data1[61];__out__tm3_sram_data1[61] 27 1 0 FIXED
out:__out__tm3_sram_data1[63];__out__tm3_sram_data1[63] 44 1 0 FIXED
out:__out__tm3_sram_data2[0];__out__tm3_sram_data2[0] 78 1 1 FIXED
out:__out__tm3_sram_data2[1];__out__tm3_sram_data2[1] 88 94 1 FIXED
out:__out__tm3_sram_data2[2];__out__tm3_sram_data2[2] 88 94 0 FIXED
out:__out__tm3_sram_data2[3];__out__tm3_sram_data2[3] 93 94 1 FIXED
out:__out__tm3_sram_data2[4];__out__tm3_sram_data2[4] 74 1 0 FIXED
out:__out__tm3_sram_data2[5];__out__tm3_sram_data2[5] 95 94 0 FIXED
out:__out__tm3_sram_data2[6];__out__tm3_sram_data2[6] 85 94 0 FIXED
out:__out__tm3_sram_data2[7];__out__tm3_sram_data2[7] 84 94 0 FIXED
out:__out__tm3_sram_data2[8];__out__tm3_sram_data2[8] 81 94 1 FIXED
out:__out__tm3_sram_data2[9];__out__tm3_sram_data2[9] 96 94 0 FIXED
out:__out__tm3_sram_data2[10];__out__tm3_sram_data2[10] 69 94 0 FIXED
out:__out__tm3_sram_data2[11];__out__tm3_sram_data2[11] 91 94 0 FIXED
out:__out__tm3_sram_data2[12];__out__tm3_sram_data2[12] 82 94 0 FIXED
out:__out__tm3_sram_data2[13];__out__tm3_sram_data2[13] 96 94 1 FIXED
out:__out__tm3_sram_data2[14];__out__tm3_sram_data2[14] 92 94 1 FIXED
out:__out__tm3_sram_data2[15];__out__tm3_sram_data2[15] 90 94 0 FIXED
out:__out__tm3_sram_data2[16];__out__tm3_sram_data2[16] 93 94 0 FIXED
out:__out__tm3_sram_data2[17];__out__tm3_sram_data2[17] 89 94 0 FIXED
out:__out__tm3_sram_data2[18];__out__tm3_sram_data2[18] 92 94 0 FIXED
out:__out__tm3_sram_data2[19];__out__tm3_sram_data2[19] 94 94 1 FIXED
out:__out__tm3_sram_data2[20];__out__tm3_sram_data2[20] 97 94 0 FIXED
out:__out__tm3_sram_data2[21];__out__tm3_sram_data2[21] 94 94 0 FIXED
out:__out__tm3_sram_data2[22];__out__tm3_sram_data2[22] 90 94 1 FIXED
out:__out__tm3_sram_data2[23];__out__tm3_sram_data2[23] 100 94 0 FIXED
out:__out__tm3_sram_data2[24];__out__tm3_sram_data2[24] 83 94 0 FIXED
out:__out__tm3_sram_data2[25];__out__tm3_sram_data2[25] 84 94 1 FIXED
out:__out__tm3_sram_data2[26];__out__tm3_sram_data2[26] 86 94 1 FIXED
out:__out__tm3_sram_data2[27];__out__tm3_sram_data2[27] 80 1 0 FIXED
out:__out__tm3_sram_data2[28];__out__tm3_sram_data2[28] 77 1 1 FIXED
out:__out__tm3_sram_data2[29];__out__tm3_sram_data2[29] 78 1 0 FIXED
out:__out__tm3_sram_data2[30];__out__tm3_sram_data2[30] 80 1 1 FIXED
out:__out__tm3_sram_data2[31];__out__tm3_sram_data2[31] 77 94 0 FIXED
out:__out__tm3_sram_data2[32];__out__tm3_sram_data2[32] 80 94 0 FIXED
out:__out__tm3_sram_data2[33];__out__tm3_sram_data2[33] 73 1 1 FIXED
out:__out__tm3_sram_data2[34];__out__tm3_sram_data2[34] 71 1 1 FIXED
out:__out__tm3_sram_data2[35];__out__tm3_sram_data2[35] 75 1 0 FIXED
out:__out__tm3_sram_data2[36];__out__tm3_sram_data2[36] 80 94 1 FIXED
out:__out__tm3_sram_data2[37];__out__tm3_sram_data2[37] 77 1 0 FIXED
out:__out__tm3_sram_data2[38];__out__tm3_sram_data2[38] 79 1 1 FIXED
out:__out__tm3_sram_data2[39];__out__tm3_sram_data2[39] 79 1 0 FIXED
out:__out__tm3_sram_data2[40];__out__tm3_sram_data2[40] 75 94 0 FIXED
out:__out__tm3_sram_data2[41];__out__tm3_sram_data2[41] 72 1 0 FIXED
out:__out__tm3_sram_data2[42];__out__tm3_sram_data2[42] 87 94 1 FIXED
out:__out__tm3_sram_data2[43];__out__tm3_sram_data2[43] 74 1 1 FIXED
out:__out__tm3_sram_data2[44];__out__tm3_sram_data2[44] 76 94 0 FIXED
out:__out__tm3_sram_data2[45];__out__tm3_sram_data2[45] 74 94 1 FIXED
out:__out__tm3_sram_data2[46];__out__tm3_sram_data2[46] 72 94 0 FIXED
out:__out__tm3_sram_data2[47];__out__tm3_sram_data2[47] 69 94 1 FIXED
out:__out__tm3_sram_data2[48];__out__tm3_sram_data2[48] 73 94 0 FIXED
out:__out__tm3_sram_data2[49];__out__tm3_sram_data2[49] 73 94 1 FIXED
out:__out__tm3_sram_data2[50];__out__tm3_sram_data2[50] 70 1 0 FIXED
out:__out__tm3_sram_data2[51];__out__tm3_sram_data2[51] 72 94 1 FIXED
out:__out__tm3_sram_data2[52];__out__tm3_sram_data2[52] 82 94 1 FIXED
out:__out__tm3_sram_data2[53];__out__tm3_sram_data2[53] 71 94 1 FIXED
out:__out__tm3_sram_data2[54];__out__tm3_sram_data2[54] 78 94 0 FIXED
out:__out__tm3_sram_data2[55];__out__tm3_sram_data2[55] 76 94 1 FIXED
out:__out__tm3_sram_data2[56];__out__tm3_sram_data2[56] 72 1 1 FIXED
out:__out__tm3_sram_data2[57];__out__tm3_sram_data2[57] 71 94 0 FIXED
out:__out__tm3_sram_data2[58];__out__tm3_sram_data2[58] 86 94 0 FIXED
out:__out__tm3_sram_data2[59];__out__tm3_sram_data2[59] 75 94 1 FIXED
out:__out__tm3_sram_data2[60];__out__tm3_sram_data2[60] 91 94 1 FIXED
out:__out__tm3_sram_data2[61];__out__tm3_sram_data2[61] 73 1 0 FIXED
out:__out__tm3_sram_data2[62];__out__tm3_sram_data2[62] 89 94 1 FIXED
out:__out__tm3_sram_data2[63];__out__tm3_sram_data2[63] 95 94 1 FIXED
out:tm3_vidout_clock 56 94 1 FIXED
out:__out__tm3_sram_data1[62] 36 1 1 FIXED
out:tm3_vidin_scl 43 1 1 FIXED
out:depth_out[0] 53 94 0 FIXED
out:depth_out[1] 51 1 0 FIXED
out:depth_out[2] 68 94 1 FIXED
out:depth_out[3] 57 1 0 FIXED
out:depth_out[4] 56 94 0 FIXED
out:depth_out[5] 57 1 1 FIXED
out:depth_out[6] 53 1 0 FIXED
out:depth_out[7] 28 94 1 FIXED
out:tm3_vidout_blank 35 94 0 FIXED
out:tm3_vidout_vsync 70 94 1 FIXED
out:tm3_vidout_hsync 48 1 0 FIXED
out:tm3_vidout_blue[2] 24 94 1 FIXED
out:tm3_vidout_blue[3] 46 94 1 FIXED
out:tm3_vidout_blue[4] 36 1 0 FIXED
out:tm3_vidout_blue[5] 33 94 1 FIXED
out:tm3_vidout_blue[6] 47 94 1 FIXED
out:tm3_vidout_blue[7] 30 94 1 FIXED
out:tm3_vidout_blue[8] 37 94 1 FIXED
out:tm3_vidout_blue[9] 47 94 0 FIXED
out:tm3_vidout_green[2] 52 1 1 FIXED
out:tm3_vidout_green[3] 44 94 0 FIXED
out:tm3_vidout_green[4] 38 94 1 FIXED
out:tm3_vidout_green[5] 34 1 1 FIXED
out:tm3_vidout_green[6] 37 94 0 FIXED
out:tm3_vidout_green[7] 29 1 1 FIXED
out:tm3_vidout_green[8] 19 94 0 FIXED
out:tm3_vidout_green[9] 49 94 1 FIXED
out:tm3_vidout_red[0] 58 1 0 FIXED
out:tm3_vidout_red[1] 21 1 1 FIXED
out:tm3_vidout_red[2] 51 1 1 FIXED
out:tm3_vidout_red[3] 48 94 1 FIXED
out:tm3_vidout_red[4] 23 94 0 FIXED
out:tm3_vidout_red[5] 36 94 1 FIXED
out:tm3_vidout_red[6] 52 94 0 FIXED
out:tm3_vidout_red[7] 16 94 0 FIXED
out:tm3_vidout_red[8] 39 94 0 FIXED
out:tm3_vidout_red[9] 45 94 0 FIXED
out:tm3_sram_adsp0 4 1 1 FIXED
out:tm3_sram_oe0[0] 98 94 1 FIXED
out:tm3_sram_we0[0] 118 1 1 FIXED
out:tm3_sram_we0[1] 114 1 1 FIXED
out:tm3_sram_we0[2] 117 1 1 FIXED
out:tm3_sram_we0[3] 121 1 1 FIXED
out:tm3_sram_we0[4] 113 1 1 FIXED
out:tm3_sram_we0[5] 113 1 0 FIXED
out:tm3_sram_we0[6] 116 1 0 FIXED
out:tm3_sram_we0[7] 112 1 1 FIXED
out:tm3_sram_addr0[0] 1 65 0 FIXED
out:tm3_sram_addr0[1] 51 94 1 FIXED
out:tm3_sram_addr0[2] 51 94 0 FIXED
out:tm3_sram_addr0[3] 29 94 0 FIXED
out:tm3_sram_addr0[4] 39 1 0 FIXED
out:tm3_sram_addr0[5] 31 94 1 FIXED
out:tm3_sram_addr0[6] 32 94 0 FIXED
out:tm3_sram_addr0[7] 30 94 0 FIXED
out:tm3_sram_addr0[8] 29 94 1 FIXED
out:tm3_sram_addr0[9] 26 94 0 FIXED
out:tm3_sram_addr0[10] 32 94 1 FIXED
out:tm3_sram_addr0[11] 31 94 0 FIXED
out:tm3_sram_addr0[12] 20 94 1 FIXED
out:tm3_sram_addr0[13] 25 94 1 FIXED
out:tm3_sram_addr0[14] 97 94 1 FIXED
out:tm3_sram_addr0[15] 50 1 0 FIXED
out:tm3_sram_addr0[16] 101 94 1 FIXED
out:tm3_sram_adsp1 7 1 0 FIXED
out:tm3_sram_we1[0] 119 1 1 FIXED
out:tm3_sram_we1[1] 115 1 1 FIXED
out:tm3_sram_we1[2] 114 1 0 FIXED
out:tm3_sram_we1[3] 112 1 0 FIXED
out:tm3_sram_we1[4] 116 1 1 FIXED
out:tm3_sram_we1[5] 117 1 0 FIXED
out:tm3_sram_we1[6] 115 1 0 FIXED
out:tm3_sram_we1[7] 119 1 0 FIXED
out:tm3_sram_addr1[0] 47 1 1 FIXED
out:tm3_sram_addr1[1] 48 1 1 FIXED
out:tm3_sram_addr1[2] 49 1 0 FIXED
out:tm3_sram_addr1[3] 46 1 0 FIXED
out:tm3_sram_addr1[4] 50 1 1 FIXED
out:tm3_sram_addr1[5] 55 1 0 FIXED
out:tm3_sram_addr1[6] 49 1 1 FIXED
out:tm3_sram_addr1[7] 38 1 1 FIXED
out:tm3_sram_addr1[8] 24 1 1 FIXED
out:tm3_sram_addr1[9] 40 1 0 FIXED
out:tm3_sram_addr1[10] 40 1 1 FIXED
out:tm3_sram_addr1[11] 39 1 1 FIXED
out:tm3_sram_addr1[12] 41 1 0 FIXED
out:tm3_sram_addr1[13] 37 1 1 FIXED
out:tm3_sram_addr1[14] 26 1 1 FIXED
out:tm3_sram_adsp2 6 1 0 FIXED
out:tm3_sram_oe2[0] 98 94 0 FIXED
out:tm3_sram_addr2[0] 68 1 0 FIXED
out:tm3_sram_addr2[1] 50 94 0 FIXED
out:tm3_sram_addr2[2] 50 94 1 FIXED
out:tm3_sram_addr2[3] 47 1 0 FIXED
out:tm3_sram_addr2[4] 53 1 1 FIXED
out:tm3_sram_addr2[5] 38 1 0 FIXED
out:tm3_sram_addr2[6] 69 1 1 FIXED
out:tm3_sram_addr2[7] 43 1 0 FIXED
out:tm3_sram_addr2[8] 77 94 1 FIXED
out:tm3_sram_addr2[9] 74 94 0 FIXED
out:tm3_sram_addr2[10] 69 1 0 FIXED
out:tm3_sram_addr2[11] 67 1 0 FIXED
out:tm3_sram_addr2[12] 67 1 1 FIXED
out:tm3_sram_addr2[13] 62 1 0 FIXED
out:tm3_sram_addr2[14] 45 1 0 FIXED
out:depth_out[8] 1 63 0 FIXED
out:depth_out[9] 1 43 0 FIXED
out:depth_out[10] 54 1 1 FIXED
out:depth_out[11] 1 3 1 FIXED
out:depth_out[12] 3 1 1 FIXED
out:depth_out[13] 1 91 0 FIXED
out:depth_out[14] 1 31 1 FIXED
out:depth_out[15] 3 94 0 FIXED
out:tm3_vidout_blue[0] 1 61 1 FIXED
out:tm3_vidout_blue[1] 7 94 0 FIXED
out:tm3_vidout_green[0] 1 42 0 FIXED
out:tm3_vidout_green[1] 1 93 0 FIXED
out:tm3_sram_oe0[1] 1 16 0 FIXED
out:tm3_sram_addr0[17] 1 21 1 FIXED
out:tm3_sram_addr0[18] 1 24 0 FIXED
out:tm3_sram_oe1[0] 3 1 0 FIXED
out:tm3_sram_oe1[1] 1 7 1 FIXED
out:tm3_sram_addr1[15] 1 39 1 FIXED
out:tm3_sram_addr1[16] 1 45 1 FIXED
out:tm3_sram_addr1[17] 1 20 1 FIXED
out:tm3_sram_addr1[18] 1 93 1 FIXED
out:tm3_sram_oe2[1] 6 94 1 FIXED
out:tm3_sram_we2[0] 1 22 1 FIXED
out:tm3_sram_we2[1] 1 91 1 FIXED
out:tm3_sram_we2[2] 2 94 0 FIXED
out:tm3_sram_we2[3] 4 1 0 FIXED
out:tm3_sram_we2[4] 2 1 0 FIXED
out:tm3_sram_we2[5] 1 29 0 FIXED
out:tm3_sram_we2[6] 2 1 1 FIXED
out:tm3_sram_we2[7] 3 94 1 FIXED
out:tm3_sram_addr2[15] 1 42 1 FIXED
out:tm3_sram_addr2[16] 1 25 1 FIXED
out:tm3_sram_addr2[17] 1 38 1 FIXED
out:tm3_sram_addr2[18] 1 35 1 FIXED
y_in[0] 60 94 0 FIXED
y_in[1] 17 94 1 FIXED
y_in[2] 60 1 0 FIXED
y_in[3] 60 1 1 FIXED
y_in[4] 15 94 0 FIXED
y_in[5] 59 94 1 FIXED
y_in[6] 61 94 1 FIXED
y_in[7] 62 94 1 FIXED
y_in[8] 59 1 1 FIXED
y_in[9] 58 94 1 FIXED
y_in[10] 62 1 1 FIXED
y_in[11] 22 94 1 FIXED
y_in[12] 61 94 0 FIXED
y_in[13] 59 94 0 FIXED
y_in[14] 61 1 1 FIXED
y_in[15] 43 94 1 FIXED
x_in[0] 58 94 0 FIXED
x_in[1] 52 94 1 FIXED
x_in[2] 54 94 1 FIXED
x_in[3] 57 94 1 FIXED
x_in[4] 55 94 1 FIXED
x_in[5] 55 94 0 FIXED
x_in[6] 56 1 0 FIXED
x_in[7] 60 94 1 FIXED
x_in[8] 54 94 0 FIXED
x_in[9] 59 1 0 FIXED
x_in[10] 57 94 0 FIXED
x_in[11] 27 94 1 FIXED
x_in[12] 58 1 1 FIXED
x_in[13] 56 1 1 FIXED
x_in[14] 67 94 1 FIXED
x_in[15] 55 1 1 FIXED
tm3_vidin_vpo[0] 70 1 1 FIXED
tm3_vidin_vpo[1] 71 1 0 FIXED
tm3_vidin_vpo[2] 70 94 0 FIXED
tm3_vidin_vpo[3] 68 94 0 FIXED
tm3_vidin_vpo[4] 79 94 1 FIXED
tm3_vidin_rts0 61 1 0 FIXED
tm3_vidin_cref 67 94 0 FIXED
tm3_vidin_href 68 1 1 FIXED
tm3_vidin_vs 62 94 0 FIXED
tm3_vidin_llc 1 75 0 FIXED
tm3_clk_v2 1 2 0 FIXED
tm3_clk_v0 2 94 1 FIXED
__in__tm3_sram_data0[0] 53 94 1 FIXED
__in__tm3_sram_data0[1] 42 94 1 FIXED
__in__tm3_sram_data0[2] 8 94 0 FIXED
__in__tm3_sram_data0[3] 28 94 0 FIXED
__in__tm3_sram_data0[4] 46 1 1 FIXED
__in__tm3_sram_data0[5] 11 94 0 FIXED
__in__tm3_sram_data0[6] 36 94 0 FIXED
__in__tm3_sram_data0[7] 39 94 1 FIXED
__in__tm3_sram_data0[8] 11 94 1 FIXED
__in__tm3_sram_data0[9] 21 94 0 FIXED
__in__tm3_sram_data0[10] 40 94 1 FIXED
__in__tm3_sram_data0[11] 12 94 0 FIXED
__in__tm3_sram_data0[12] 41 94 0 FIXED
__in__tm3_sram_data0[13] 23 1 0 FIXED
__in__tm3_sram_data0[14] 17 94 0 FIXED
__in__tm3_sram_data0[15] 34 94 0 FIXED
__in__tm3_sram_data0[16] 54 1 0 FIXED
__in__tm3_sram_data0[17] 42 94 0 FIXED
__in__tm3_sram_data0[18] 38 94 0 FIXED
__in__tm3_sram_data0[19] 6 94 0 FIXED
__in__tm3_sram_data0[20] 49 94 0 FIXED
__in__tm3_sram_data0[21] 12 94 1 FIXED
__in__tm3_sram_data0[22] 40 94 0 FIXED
__in__tm3_sram_data0[23] 44 94 1 FIXED
__in__tm3_sram_data0[24] 46 94 0 FIXED
__in__tm3_sram_data0[25] 87 94 0 FIXED
__in__tm3_sram_data0[26] 35 1 1 FIXED
__in__tm3_sram_data0[27] 24 94 0 FIXED
__in__tm3_sram_data0[28] 33 94 0 FIXED
__in__tm3_sram_data0[29] 34 94 1 FIXED
__in__tm3_sram_data0[30] 24 1 0 FIXED
__in__tm3_sram_data0[31] 41 94 1 FIXED
__in__tm3_sram_data0[32] 18 94 0 FIXED
__in__tm3_sram_data0[33] 42 1 1 FIXED
__in__tm3_sram_data0[34] 4 94 0 FIXED
__in__tm3_sram_data0[35] 23 94 1 FIXED
__in__tm3_sram_data0[36] 21 94 1 FIXED
__in__tm3_sram_data0[37] 102 94 1 FIXED
__in__tm3_sram_data0[38] 7 94 1 FIXED
__in__tm3_sram_data0[39] 44 1 1 FIXED
__in__tm3_sram_data0[40] 19 94 1 FIXED
__in__tm3_sram_data0[41] 100 94 1 FIXED
__in__tm3_sram_data0[42] 27 94 0 FIXED
__in__tm3_sram_data0[43] 8 94 1 FIXED
__in__tm3_sram_data0[44] 9 94 0 FIXED
__in__tm3_sram_data0[45] 35 94 1 FIXED
__in__tm3_sram_data0[46] 5 94 1 FIXED
__in__tm3_sram_data0[47] 99 94 1 FIXED
__in__tm3_sram_data0[48] 4 94 1 FIXED
__in__tm3_sram_data0[49] 45 94 1 FIXED
__in__tm3_sram_data0[50] 26 94 1 FIXED
__in__tm3_sram_data0[51] 10 94 0 FIXED
__in__tm3_sram_data0[52] 48 94 0 FIXED
__in__tm3_sram_data0[53] 9 94 1 FIXED
__in__tm3_sram_data0[54] 30 1 0 FIXED
__in__tm3_sram_data0[55] 42 1 0 FIXED
__in__tm3_sram_data0[56] 103 94 0 FIXED
__in__tm3_sram_data0[57] 45 1 1 FIXED
__in__tm3_sram_data0[58] 20 94 0 FIXED
__in__tm3_sram_data0[59] 18 94 1 FIXED
__in__tm3_sram_data0[60] 43 94 0 FIXED
__in__tm3_sram_data0[61] 22 94 0 FIXED
__in__tm3_sram_data0[62] 25 94 0 FIXED
__in__tm3_sram_data0[63] 13 94 1 FIXED
__in__tm3_sram_data2[0] 83 94 1 FIXED
__in__tm3_sram_data2[1] 90 1 0 FIXED
__in__tm3_sram_data2[2] 103 1 0 FIXED
__in__tm3_sram_data2[3] 106 1 0 FIXED
__in__tm3_sram_data2[4] 81 1 0 FIXED
__in__tm3_sram_data2[5] 93 1 1 FIXED
__in__tm3_sram_data2[6] 84 1 0 FIXED
__in__tm3_sram_data2[7] 91 1 1 FIXED
__in__tm3_sram_data2[8] 86 1 1 FIXED
__in__tm3_sram_data2[9] 78 94 1 FIXED
__in__tm3_sram_data2[10] 94 1 0 FIXED
__in__tm3_sram_data2[11] 87 1 1 FIXED
__in__tm3_sram_data2[12] 93 1 0 FIXED
__in__tm3_sram_data2[13] 104 1 1 FIXED
__in__tm3_sram_data2[14] 99 1 1 FIXED
__in__tm3_sram_data2[15] 100 1 0 FIXED
__in__tm3_sram_data2[16] 87 1 0 FIXED
__in__tm3_sram_data2[17] 79 94 0 FIXED
__in__tm3_sram_data2[18] 100 1 1 FIXED
__in__tm3_sram_data2[19] 85 1 0 FIXED
__in__tm3_sram_data2[20] 82 1 1 FIXED
__in__tm3_sram_data2[21] 85 1 1 FIXED
__in__tm3_sram_data2[22] 82 1 0 FIXED
__in__tm3_sram_data2[23] 106 1 1 FIXED
__in__tm3_sram_data2[24] 105 1 1 FIXED
__in__tm3_sram_data2[25] 85 94 1 FIXED
__in__tm3_sram_data2[26] 102 1 1 FIXED
__in__tm3_sram_data2[27] 89 1 0 FIXED
__in__tm3_sram_data2[28] 84 1 1 FIXED
__in__tm3_sram_data2[29] 83 1 0 FIXED
__in__tm3_sram_data2[30] 90 1 1 FIXED
__in__tm3_sram_data2[31] 96 1 0 FIXED
__in__tm3_sram_data2[32] 98 1 0 FIXED
__in__tm3_sram_data2[33] 76 1 0 FIXED
__in__tm3_sram_data2[34] 101 1 0 FIXED
__in__tm3_sram_data2[35] 99 94 0 FIXED
__in__tm3_sram_data2[36] 104 1 0 FIXED
__in__tm3_sram_data2[37] 98 1 1 FIXED
__in__tm3_sram_data2[38] 102 1 0 FIXED
__in__tm3_sram_data2[39] 81 1 1 FIXED
__in__tm3_sram_data2[40] 103 1 1 FIXED
__in__tm3_sram_data2[41] 75 1 1 FIXED
__in__tm3_sram_data2[42] 91 1 0 FIXED
__in__tm3_sram_data2[43] 81 94 0 FIXED
__in__tm3_sram_data2[44] 97 1 1 FIXED
__in__tm3_sram_data2[45] 105 1 0 FIXED
__in__tm3_sram_data2[46] 92 1 0 FIXED
__in__tm3_sram_data2[47] 76 1 1 FIXED
__in__tm3_sram_data2[48] 101 1 1 FIXED
__in__tm3_sram_data2[49] 109 1 0 FIXED
__in__tm3_sram_data2[50] 92 1 1 FIXED
__in__tm3_sram_data2[51] 95 1 0 FIXED
__in__tm3_sram_data2[52] 89 1 1 FIXED
__in__tm3_sram_data2[53] 107 1 1 FIXED
__in__tm3_sram_data2[54] 94 1 1 FIXED
__in__tm3_sram_data2[55] 96 1 1 FIXED
__in__tm3_sram_data2[56] 108 1 1 FIXED
__in__tm3_sram_data2[57] 99 1 0 FIXED
__in__tm3_sram_data2[58] 95 1 1 FIXED
__in__tm3_sram_data2[59] 83 1 1 FIXED
__in__tm3_sram_data2[60] 88 1 1 FIXED
__in__tm3_sram_data2[61] 97 1 0 FIXED
__in__tm3_sram_data2[62] 88 1 0 FIXED
__in__tm3_sram_data2[63] 86 1 0 FIXED
