INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_processing_system7_0_0/sim/main_design_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_pc_0/sim/main_design_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_proc_sys_reset_0_0/sim/main_design_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_axi_quad_spi_0_2/sim/main_design_axi_quad_spi_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_axi_quad_spi_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/sim/main_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_15E0VTY'
INFO: [VRFC 10-3107] analyzing entity 'main_design_ps7_0_axi_periph_0'
INFO: [VRFC 10-3107] analyzing entity 'main_design'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nothon/ISIR/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design_wrapper'
