module top
#(parameter param153 = {(|{(((7'h41) ? (8'had) : (8'haa)) ~^ ((8'ha5) ? (8'hae) : (8'hbf))), (~|((8'haa) - (7'h40)))}), {(|((&(8'hb6)) || (~^(8'hb6))))}}, 
parameter param154 = ((^param153) ? {(~((param153 >> param153) ? (8'hb5) : (param153 ? param153 : param153))), (8'hb8)} : param153))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h340):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire0;
  input wire signed [(5'h11):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire3;
  input wire signed [(5'h12):(1'h0)] wire4;
  wire signed [(4'hd):(1'h0)] wire152;
  wire [(2'h2):(1'h0)] wire126;
  wire [(5'h12):(1'h0)] wire125;
  wire [(5'h12):(1'h0)] wire124;
  wire [(3'h4):(1'h0)] wire120;
  wire [(3'h5):(1'h0)] wire119;
  wire signed [(5'h15):(1'h0)] wire118;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(3'h4):(1'h0)] wire6;
  wire [(3'h5):(1'h0)] wire7;
  wire signed [(4'hb):(1'h0)] wire8;
  wire signed [(5'h13):(1'h0)] wire9;
  wire [(4'ha):(1'h0)] wire10;
  wire [(4'hb):(1'h0)] wire23;
  wire [(5'h10):(1'h0)] wire116;
  reg signed [(5'h10):(1'h0)] reg151 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg150 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg149 = (1'h0);
  reg signed [(4'he):(1'h0)] reg148 = (1'h0);
  reg signed [(4'he):(1'h0)] reg147 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg146 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg145 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg144 = (1'h0);
  reg [(5'h13):(1'h0)] reg143 = (1'h0);
  reg [(4'ha):(1'h0)] reg142 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg141 = (1'h0);
  reg [(3'h5):(1'h0)] reg140 = (1'h0);
  reg [(3'h4):(1'h0)] reg139 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg138 = (1'h0);
  reg [(5'h10):(1'h0)] reg137 = (1'h0);
  reg [(4'hd):(1'h0)] reg136 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg135 = (1'h0);
  reg [(4'h8):(1'h0)] reg134 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg133 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg132 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg131 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg130 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg129 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg128 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg127 = (1'h0);
  reg [(4'h9):(1'h0)] reg123 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg122 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg121 = (1'h0);
  reg [(5'h15):(1'h0)] reg46 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg45 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg44 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg43 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg42 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg41 = (1'h0);
  reg [(4'h8):(1'h0)] reg40 = (1'h0);
  reg [(4'ha):(1'h0)] reg39 = (1'h0);
  reg [(4'h8):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg37 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg36 = (1'h0);
  reg [(2'h2):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg34 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg33 = (1'h0);
  reg [(4'h9):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg31 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg30 = (1'h0);
  reg [(4'hc):(1'h0)] reg29 = (1'h0);
  reg [(5'h12):(1'h0)] reg28 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg27 = (1'h0);
  reg [(4'ha):(1'h0)] reg26 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg25 = (1'h0);
  reg [(3'h5):(1'h0)] reg24 = (1'h0);
  reg [(2'h2):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg21 = (1'h0);
  reg [(3'h6):(1'h0)] reg20 = (1'h0);
  reg [(2'h2):(1'h0)] reg19 = (1'h0);
  reg [(4'ha):(1'h0)] reg18 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg16 = (1'h0);
  reg [(4'ha):(1'h0)] reg15 = (1'h0);
  reg [(2'h2):(1'h0)] reg14 = (1'h0);
  reg [(4'ha):(1'h0)] reg13 = (1'h0);
  reg [(5'h13):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg11 = (1'h0);
  assign y = {wire152,
                 wire126,
                 wire125,
                 wire124,
                 wire120,
                 wire119,
                 wire118,
                 wire5,
                 wire6,
                 wire7,
                 wire8,
                 wire9,
                 wire10,
                 wire23,
                 wire116,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg144,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg123,
                 reg122,
                 reg121,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 (1'h0)};
  assign wire5 = (wire3[(1'h0):(1'h0)] ?
                     wire2[(1'h1):(1'h0)] : ({{wire0,
                             (wire4 ?
                                 (8'ha7) : wire0)}} < (+((wire4 ~^ wire4) & {wire3}))));
  assign wire6 = wire1[(3'h4):(1'h0)];
  assign wire7 = $signed($signed($unsigned((^(~&wire3)))));
  assign wire8 = ($signed((~$signed({(8'hbb)}))) ?
                     (wire1[(5'h11):(4'he)] << $unsigned(({wire6} ?
                         $unsigned(wire2) : wire2[(2'h2):(1'h0)]))) : ((wire2[(3'h7):(3'h6)] ?
                             {wire5} : $signed({wire2, wire3})) ?
                         ((!{(8'ha1)}) ?
                             ((wire6 ^~ wire1) != $unsigned(wire4)) : wire0[(4'ha):(3'h6)]) : {wire5,
                             ($unsigned(wire4) ~^ $signed((8'hb8)))}));
  assign wire9 = ($signed(wire0) <= wire3);
  assign wire10 = wire7;
  always
    @(posedge clk) begin
      if (wire1)
        begin
          if ((^$unsigned((~^wire9[(4'he):(3'h5)]))))
            begin
              reg11 <= (~^((wire9[(1'h1):(1'h0)] != {(wire5 ?
                      (8'h9d) : (8'ha2))}) + wire7));
              reg12 <= (!reg11[(1'h0):(1'h0)]);
              reg13 <= wire9[(3'h4):(2'h2)];
            end
          else
            begin
              reg11 <= $signed((^$signed(reg11)));
              reg12 <= (reg13[(4'ha):(1'h0)] && $signed(((reg12[(2'h2):(1'h1)] >> (-wire8)) ?
                  wire5 : reg11)));
            end
          if ((wire5[(4'ha):(4'h9)] >> ($unsigned(wire3[(1'h0):(1'h0)]) < wire7)))
            begin
              reg14 <= {wire0[(5'h11):(1'h1)]};
              reg15 <= (8'ha1);
              reg16 <= $unsigned(((~^(8'hb2)) + (^(wire6[(2'h3):(2'h2)] || (wire0 ?
                  reg15 : wire4)))));
              reg17 <= wire9[(3'h7):(3'h5)];
            end
          else
            begin
              reg14 <= ((((~$signed(reg13)) ?
                  $unsigned(wire3[(2'h3):(2'h2)]) : (^~(-wire3))) >> ((-reg17[(1'h1):(1'h0)]) ?
                  ($unsigned(reg13) != (reg17 ?
                      (8'had) : wire7)) : (wire4[(2'h3):(2'h3)] ?
                      (reg17 - wire5) : (reg11 ?
                          wire10 : wire5)))) & $unsigned((wire6 ~^ (7'h41))));
              reg15 <= (reg16 >= (({{wire0}, {wire2, wire2}} ?
                  reg11[(4'hb):(3'h7)] : $signed((wire8 ?
                      (8'hb1) : reg14))) == reg13[(2'h2):(1'h1)]));
            end
        end
      else
        begin
          reg11 <= $signed((8'hb7));
          if ($signed($signed($unsigned(wire9[(5'h12):(4'hd)]))))
            begin
              reg12 <= $signed((wire0[(5'h11):(1'h0)] - $signed(($signed(reg17) ~^ (wire7 ^~ reg12)))));
              reg13 <= $unsigned($signed({{(wire0 ? wire1 : reg14)},
                  ($unsigned(reg15) ^ reg17[(2'h2):(1'h0)])}));
              reg14 <= (8'hba);
            end
          else
            begin
              reg12 <= ((((7'h42) ?
                  wire9 : (+$signed(reg15))) ^~ (({wire0} == (8'h9f)) ?
                  wire1[(2'h2):(1'h0)] : (+$signed(wire7)))) | ((((reg14 << wire2) ?
                          wire2 : (wire3 & (8'haa))) ?
                      $unsigned(wire5) : $signed(wire9)) ?
                  (~|(reg12 ^~ wire2[(3'h7):(3'h7)])) : wire8[(1'h0):(1'h0)]));
              reg13 <= $signed(reg14[(1'h1):(1'h0)]);
            end
        end
      reg18 <= ($unsigned($signed((&(wire9 <<< wire5)))) > $unsigned($unsigned($signed(wire8[(2'h3):(2'h2)]))));
      reg19 <= ($unsigned(wire5[(4'h9):(4'h8)]) ~^ ($signed((~^wire1[(4'hd):(4'hc)])) >= wire10));
      reg20 <= wire9;
    end
  always
    @(posedge clk) begin
      reg21 <= (((wire3 ?
              ((reg11 ? wire8 : wire5) ^ {reg14,
                  wire6}) : wire1[(5'h10):(3'h4)]) - ($signed(((8'hb7) ?
              reg12 : wire8)) << wire6[(1'h0):(1'h0)])) ?
          $signed($unsigned(reg13[(3'h5):(1'h1)])) : (&(8'ha7)));
      reg22 <= (!(8'h9c));
    end
  assign wire23 = $signed($unsigned((reg21[(3'h7):(1'h1)] || ((reg21 ?
                          wire9 : wire2) ?
                      $signed(wire9) : (wire6 ? wire7 : reg11)))));
  always
    @(posedge clk) begin
      reg24 <= (8'hae);
      if ($signed(((8'ha4) ?
          $signed($unsigned((+wire3))) : (((wire23 ~^ wire7) < wire6[(1'h1):(1'h0)]) < reg16[(3'h5):(2'h3)]))))
        begin
          if (wire5[(3'h5):(2'h3)])
            begin
              reg25 <= wire4;
              reg26 <= reg22[(1'h1):(1'h1)];
              reg27 <= $unsigned(reg17[(3'h5):(1'h1)]);
              reg28 <= wire23;
            end
          else
            begin
              reg25 <= {reg16,
                  ($signed({(reg17 ? (8'hbd) : wire5), (-reg18)}) ?
                      (~{wire7}) : reg21[(5'h10):(3'h4)])};
              reg26 <= (~&(reg12[(5'h10):(4'ha)] ?
                  $unsigned((8'hab)) : wire10));
            end
          reg29 <= reg13[(4'h9):(1'h1)];
          if (wire1[(4'hc):(3'h4)])
            begin
              reg30 <= $unsigned($unsigned((&$unsigned({reg19, wire2}))));
              reg31 <= (((~^{((7'h41) < reg19)}) >>> ({(reg26 ?
                          reg15 : wire1)} < (~|(wire1 > wire7)))) ?
                  (wire10 <= {wire23[(3'h6):(3'h5)],
                      (8'hb4)}) : reg17[(4'h9):(1'h0)]);
              reg32 <= wire10;
              reg33 <= wire6;
            end
          else
            begin
              reg30 <= reg32[(2'h3):(2'h2)];
              reg31 <= reg16;
              reg32 <= reg21[(4'h9):(2'h3)];
            end
          reg34 <= $unsigned($unsigned($signed(wire10)));
        end
      else
        begin
          reg25 <= $signed($unsigned(((+$signed(reg12)) >>> $signed(reg34))));
          reg26 <= $signed(reg28[(5'h11):(1'h1)]);
          reg27 <= {$unsigned($unsigned($unsigned($signed((8'hb5)))))};
          reg28 <= $signed({$unsigned($signed((!(8'hb7))))});
          reg29 <= ((($unsigned((wire4 ~^ (8'haf))) <= ($signed(wire1) ?
                  (wire7 <<< wire5) : (wire23 ~^ reg25))) ?
              wire23[(4'h8):(3'h7)] : (|((reg11 ?
                  reg30 : reg25) ^ reg19[(1'h0):(1'h0)]))) <= (^~((-(wire23 >= wire5)) == reg29[(4'ha):(1'h1)])));
        end
      if ($unsigned((^~$unsigned(($signed(wire2) ?
          (wire1 << wire8) : (wire4 ? reg34 : wire6))))))
        begin
          reg35 <= reg14[(1'h1):(1'h0)];
          if ({wire10[(3'h5):(2'h3)],
              (reg30[(3'h7):(1'h0)] ?
                  ((+$signed(reg12)) >> ((8'hbf) ?
                      (reg19 ? reg16 : wire8) : {(8'ha4)})) : ((reg17 > (reg20 ?
                          wire9 : reg19)) ?
                      (!(reg17 ? reg30 : (7'h41))) : reg27))})
            begin
              reg36 <= (^~reg12);
              reg37 <= reg17;
              reg38 <= reg16;
              reg39 <= $signed($unsigned({reg28[(4'hd):(4'ha)]}));
              reg40 <= reg14;
            end
          else
            begin
              reg36 <= ({(&reg12[(5'h10):(3'h6)]),
                      $unsigned($signed($signed((8'hbc))))} ?
                  ({($signed(reg32) >= reg25),
                      (^~$unsigned(wire2))} << reg37[(1'h1):(1'h1)]) : (~|$signed($unsigned($signed(wire0)))));
              reg37 <= ($unsigned($signed(wire4)) ?
                  (+(-$unsigned((~&reg36)))) : {{{$signed((8'h9f)),
                              (reg20 >>> wire4)}},
                      wire23});
            end
        end
      else
        begin
          if ($signed(($unsigned((wire23[(1'h1):(1'h1)] <= reg34)) ?
              (!reg29) : ((-(7'h44)) * $unsigned({reg31, wire9})))))
            begin
              reg35 <= $unsigned(((!reg39) * (wire2 * $unsigned({reg31,
                  wire23}))));
              reg36 <= (8'haf);
            end
          else
            begin
              reg35 <= (|(!{(reg39[(4'h8):(3'h4)] ?
                      (~&(8'hac)) : $signed(reg21)),
                  wire1}));
              reg36 <= $signed($unsigned(((wire5[(1'h0):(1'h0)] * reg27) >>> (reg14[(1'h1):(1'h1)] | (reg13 | reg31)))));
              reg37 <= $unsigned($unsigned({$unsigned(((8'hae) ?
                      reg35 : reg13)),
                  (~(reg13 ? reg17 : reg26))}));
              reg38 <= ({{reg37}} ?
                  ((reg35 ? reg13[(3'h6):(3'h5)] : reg13[(4'h9):(1'h0)]) ?
                      reg18[(1'h1):(1'h0)] : (&$unsigned((reg30 >= reg19)))) : (!(((reg25 ?
                      reg11 : wire4) > (wire2 ?
                      wire5 : reg25)) == $signed($signed(wire9)))));
            end
          if ((~(((reg28[(3'h4):(2'h2)] ?
              reg13 : (^~reg34)) <<< $unsigned($signed(wire10))) << ($unsigned(reg38[(1'h0):(1'h0)]) >= wire6))))
            begin
              reg39 <= {wire7};
            end
          else
            begin
              reg39 <= (reg17[(4'h8):(3'h4)] ?
                  reg39[(4'h8):(3'h6)] : $signed(reg40));
              reg40 <= ({reg37} ? (-reg31[(4'h9):(3'h6)]) : reg19);
              reg41 <= $unsigned($unsigned($signed($signed((reg35 | reg37)))));
            end
        end
      reg42 <= reg26[(1'h1):(1'h1)];
    end
  always
    @(posedge clk) begin
      reg43 <= (8'hbc);
      reg44 <= (+((^~wire5[(1'h0):(1'h0)]) ?
          $signed($signed((reg42 - reg21))) : {$unsigned((wire7 || reg42)),
              $signed((~&reg33))}));
      reg45 <= $signed(reg42);
      reg46 <= ((~|reg27) || (+(((reg42 ? reg21 : (8'ha7)) ?
              (~^reg37) : (~^reg35)) ?
          (~|(reg25 ? reg18 : reg15)) : {((7'h40) ? reg14 : (8'hb4))})));
    end
  module47 #() modinst117 (.wire52(reg31), .wire50(reg37), .wire48(wire4), .wire49(reg38), .clk(clk), .wire51(reg46), .y(wire116));
  assign wire118 = wire6;
  assign wire119 = $signed((&reg15[(3'h5):(2'h2)]));
  assign wire120 = $signed($unsigned((^reg38)));
  always
    @(posedge clk) begin
      reg121 <= (8'h9d);
      reg122 <= ($signed((~wire120)) ?
          {(wire119[(1'h0):(1'h0)] && wire0[(3'h5):(2'h2)])} : (($signed(((8'hb2) ?
                  wire118 : wire8)) ?
              {$signed((8'hb5))} : $unsigned($unsigned(reg37))) | reg20[(3'h4):(2'h3)]));
      reg123 <= reg11[(4'he):(4'hd)];
    end
  assign wire124 = reg24[(1'h1):(1'h0)];
  assign wire125 = (reg35 * ((($signed(reg12) << ((8'ha9) + reg38)) >= (~reg15[(3'h6):(1'h1)])) ?
                       ((wire10 ?
                           reg22[(1'h1):(1'h1)] : (-reg36)) >= ($unsigned(wire23) == wire119)) : reg28));
  assign wire126 = reg34;
  always
    @(posedge clk) begin
      reg127 <= reg14;
      reg128 <= $signed($unsigned({reg39[(3'h5):(1'h0)]}));
      if ($signed({(-wire8[(3'h5):(2'h2)])}))
        begin
          reg129 <= ((8'ha9) ?
              (~(~(((7'h41) ? reg37 : wire10) ?
                  (-wire126) : wire124))) : {wire118[(3'h7):(1'h1)],
                  $unsigned((~&$unsigned(reg41)))});
          reg130 <= $signed((reg17 <<< $unsigned({reg128[(1'h1):(1'h1)],
              reg25})));
          reg131 <= $unsigned($unsigned((-(reg35[(1'h1):(1'h1)] <= (~^wire23)))));
          reg132 <= reg11;
          reg133 <= {((&(wire1[(5'h10):(3'h6)] | {wire23})) | (reg43[(3'h6):(2'h3)] ^ reg34))};
        end
      else
        begin
          reg129 <= (~^$signed($unsigned($signed((reg133 >= reg29)))));
          reg130 <= (^~(~|$unsigned($signed($signed((8'hb6))))));
        end
      if ($unsigned((-((8'ha4) ?
          wire8[(4'ha):(3'h7)] : ((reg33 ?
              reg35 : reg122) < (wire7 + wire9))))))
        begin
          reg134 <= ($signed((8'hb2)) ?
              ($signed($signed($unsigned(wire10))) ?
                  {reg128,
                      (reg12[(4'h9):(3'h6)] ?
                          (reg26 ? reg129 : reg41) : ((8'ha0) ?
                              (8'ha4) : reg44))} : ($unsigned((wire126 && reg16)) ?
                      (~^reg41[(3'h7):(3'h4)]) : (wire3 ?
                          $unsigned(reg122) : reg123[(4'h9):(4'h8)]))) : {$signed({$signed(reg12),
                      (~|reg22)})});
          reg135 <= wire0;
          if (reg38[(2'h2):(2'h2)])
            begin
              reg136 <= reg129[(3'h5):(3'h4)];
              reg137 <= (&(!(8'hb2)));
            end
          else
            begin
              reg136 <= (8'hba);
              reg137 <= {reg24};
              reg138 <= $unsigned(wire9);
            end
          reg139 <= (^{(8'hb8)});
          reg140 <= (reg37 ^~ wire2[(1'h1):(1'h1)]);
        end
      else
        begin
          reg134 <= $signed((reg133 | reg28));
          if (((~|reg38[(4'h8):(1'h0)]) ? reg135[(2'h3):(1'h1)] : reg20))
            begin
              reg135 <= (8'ha6);
              reg136 <= (&wire120);
              reg137 <= ($unsigned(reg33[(1'h0):(1'h0)]) ~^ reg135[(1'h1):(1'h0)]);
              reg138 <= {(^~$signed(wire5[(4'ha):(2'h2)]))};
              reg139 <= reg26[(2'h2):(2'h2)];
            end
          else
            begin
              reg135 <= reg140[(1'h1):(1'h0)];
            end
          if ((8'h9f))
            begin
              reg140 <= $unsigned(reg43[(3'h6):(2'h3)]);
              reg141 <= ((wire10 ?
                      (!((reg131 >> reg26) ?
                          (8'hbe) : (^(8'ha7)))) : $unsigned(reg44)) ?
                  $unsigned($signed($unsigned($unsigned(reg139)))) : (+((-reg36[(2'h3):(2'h2)]) <<< (!$signed(wire5)))));
              reg142 <= (~^reg130[(3'h5):(3'h5)]);
              reg143 <= $signed((({(wire10 ?
                          reg33 : reg38)} || reg127[(3'h6):(2'h3)]) ?
                  reg15 : (-(~reg45))));
              reg144 <= ((reg139[(3'h4):(1'h1)] ?
                  wire124 : $signed((~&(wire9 - wire23)))) | (~|($unsigned(reg32[(3'h7):(3'h5)]) + wire5[(3'h5):(2'h3)])));
            end
          else
            begin
              reg140 <= reg16;
              reg141 <= $signed($signed(reg144[(5'h12):(1'h1)]));
            end
          reg145 <= $unsigned((^reg45[(4'hf):(4'ha)]));
          if (reg12)
            begin
              reg146 <= (reg140[(2'h2):(2'h2)] <= $unsigned(reg127));
            end
          else
            begin
              reg146 <= $signed((8'hbb));
              reg147 <= (reg27 ? (8'hbf) : wire7[(3'h5):(1'h0)]);
              reg148 <= wire9[(5'h13):(4'hc)];
              reg149 <= $signed((^$signed(((reg147 ?
                  (8'ha9) : reg18) << $signed(reg121)))));
              reg150 <= $unsigned((reg41[(2'h2):(1'h1)] ?
                  reg127 : {(((8'hb8) << reg28) <<< $signed(reg24))}));
            end
        end
      reg151 <= $unsigned((^(($unsigned(reg132) ^ $signed((8'ha1))) ?
          $signed(wire0) : ($signed((8'h9d)) ? wire120 : $signed(reg34)))));
    end
  assign wire152 = $unsigned($signed((wire4[(3'h4):(2'h3)] ?
                       wire116[(4'h9):(3'h6)] : $unsigned(reg131[(5'h13):(4'h9)]))));
endmodule

module module47
#(parameter param114 = (({((^~(8'hb2)) ^~ ((8'hbe) ^ (8'ha4)))} >= (^(~{(8'ha9), (8'had)}))) ^~ ({(^((7'h41) ? (8'hb9) : (8'hbd))), (8'hb7)} ? ((+((8'hb1) ? (8'hb4) : (8'hb9))) != ({(8'hbf)} ? ((8'haf) ? (8'ha9) : (8'hb4)) : {(8'hb4)})) : (((8'ha8) ? ((8'ha2) ? (8'ha6) : (8'hbf)) : ((8'h9e) >>> (8'ha5))) ? (8'h9f) : (((8'hb5) ? (7'h44) : (8'hbc)) < ((8'ha1) ? (8'ha8) : (8'hac)))))), 
parameter param115 = (((&(8'had)) ? (8'haf) : (param114 + (param114 >> (!param114)))) ~^ (^~(-((param114 ? (7'h40) : param114) | ((8'h9d) + param114))))))
(y, clk, wire48, wire49, wire50, wire51, wire52);
  output wire [(32'h94):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire48;
  input wire [(2'h2):(1'h0)] wire49;
  input wire signed [(5'h13):(1'h0)] wire50;
  input wire signed [(5'h15):(1'h0)] wire51;
  input wire signed [(5'h14):(1'h0)] wire52;
  wire [(4'hf):(1'h0)] wire113;
  wire [(4'he):(1'h0)] wire112;
  wire [(3'h4):(1'h0)] wire111;
  wire [(4'hd):(1'h0)] wire105;
  wire signed [(4'hb):(1'h0)] wire104;
  wire signed [(4'h9):(1'h0)] wire103;
  wire [(5'h14):(1'h0)] wire53;
  wire signed [(4'h9):(1'h0)] wire101;
  reg [(3'h7):(1'h0)] reg110 = (1'h0);
  reg [(5'h15):(1'h0)] reg109 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg108 = (1'h0);
  reg [(2'h2):(1'h0)] reg107 = (1'h0);
  reg [(2'h3):(1'h0)] reg106 = (1'h0);
  assign y = {wire113,
                 wire112,
                 wire111,
                 wire105,
                 wire104,
                 wire103,
                 wire53,
                 wire101,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 (1'h0)};
  assign wire53 = (((~((wire49 | wire48) || (wire51 > wire50))) ~^ (8'ha2)) && $signed(wire48[(4'hf):(4'hf)]));
  module54 #() modinst102 (wire101, clk, wire51, wire48, wire52, wire50, wire53);
  assign wire103 = (wire48[(1'h1):(1'h0)] ?
                       (wire50 ?
                           $signed(($signed(wire48) > wire101)) : wire101[(3'h6):(1'h1)]) : wire49);
  assign wire104 = wire49[(1'h0):(1'h0)];
  assign wire105 = $unsigned($signed(wire101));
  always
    @(posedge clk) begin
      reg106 <= $unsigned((^~$signed(($signed(wire50) ? {wire105} : (8'ha9)))));
      reg107 <= wire51[(4'hf):(4'hf)];
      if ((|{$signed(wire50[(4'ha):(3'h4)])}))
        begin
          reg108 <= (~|(~|$signed((!((8'ha8) ? wire103 : reg106)))));
          reg109 <= wire105;
        end
      else
        begin
          reg108 <= ((|$signed((~^wire53[(3'h5):(2'h3)]))) <= (+$signed({wire48,
              (wire51 < wire52)})));
        end
      reg110 <= (+$signed((8'hae)));
    end
  assign wire111 = ($unsigned($signed(($signed(reg109) ?
                       $unsigned(wire49) : reg110[(3'h4):(2'h2)]))) != reg106);
  assign wire112 = ($unsigned(($signed($unsigned(reg110)) ^~ {(~^reg108),
                       $unsigned(wire49)})) | wire52);
  assign wire113 = (($unsigned(wire48[(4'h9):(2'h2)]) ?
                       $unsigned((wire104[(3'h6):(1'h0)] >> (reg107 ?
                           wire104 : wire51))) : ((!wire112) ?
                           (+wire111) : wire48)) > (^{{wire52[(4'hd):(2'h2)]},
                       ($signed(wire105) ? (-reg106) : (wire101 >> reg106))}));
endmodule

module module54  (y, clk, wire59, wire58, wire57, wire56, wire55);
  output wire [(32'h1ac):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hf):(1'h0)] wire59;
  input wire [(4'h9):(1'h0)] wire58;
  input wire signed [(5'h14):(1'h0)] wire57;
  input wire [(5'h13):(1'h0)] wire56;
  input wire [(5'h14):(1'h0)] wire55;
  wire signed [(4'h9):(1'h0)] wire100;
  wire [(4'ha):(1'h0)] wire99;
  wire signed [(3'h7):(1'h0)] wire98;
  wire signed [(3'h5):(1'h0)] wire96;
  wire [(5'h14):(1'h0)] wire95;
  wire signed [(4'hc):(1'h0)] wire94;
  wire signed [(2'h2):(1'h0)] wire93;
  wire signed [(4'h8):(1'h0)] wire92;
  wire signed [(5'h14):(1'h0)] wire91;
  wire [(5'h10):(1'h0)] wire90;
  wire [(3'h5):(1'h0)] wire89;
  reg signed [(3'h7):(1'h0)] reg97 = (1'h0);
  reg [(4'hb):(1'h0)] reg88 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg87 = (1'h0);
  reg [(4'hb):(1'h0)] reg86 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg85 = (1'h0);
  reg [(5'h15):(1'h0)] reg84 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg83 = (1'h0);
  reg [(3'h5):(1'h0)] reg82 = (1'h0);
  reg [(2'h2):(1'h0)] reg81 = (1'h0);
  reg [(3'h4):(1'h0)] reg80 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg79 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg78 = (1'h0);
  reg [(4'hc):(1'h0)] reg77 = (1'h0);
  reg [(5'h10):(1'h0)] reg76 = (1'h0);
  reg [(4'hd):(1'h0)] reg75 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg74 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg73 = (1'h0);
  reg [(2'h2):(1'h0)] reg72 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg71 = (1'h0);
  reg [(4'ha):(1'h0)] reg70 = (1'h0);
  reg [(5'h12):(1'h0)] reg69 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg68 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg67 = (1'h0);
  reg [(4'h9):(1'h0)] reg66 = (1'h0);
  reg [(5'h13):(1'h0)] reg65 = (1'h0);
  reg [(2'h2):(1'h0)] reg64 = (1'h0);
  reg signed [(4'he):(1'h0)] reg63 = (1'h0);
  reg [(3'h5):(1'h0)] reg62 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg61 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg60 = (1'h0);
  assign y = {wire100,
                 wire99,
                 wire98,
                 wire96,
                 wire95,
                 wire94,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 reg97,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg79,
                 reg78,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ((wire57[(3'h4):(2'h2)] >>> wire59))
        begin
          reg60 <= {(^~((wire55 >>> wire56) ?
                  wire55[(4'h8):(2'h3)] : ((wire55 <<< wire58) << wire56[(4'h9):(4'h9)]))),
              $signed((wire56 ?
                  (~^$signed(wire57)) : ((wire58 ? wire56 : wire57) ?
                      $signed(wire58) : $signed(wire55))))};
          reg61 <= (((!((~|reg60) >= wire57)) || $unsigned(reg60)) & (reg60 ^ (wire55[(4'ha):(3'h6)] < wire58[(1'h1):(1'h1)])));
          if ($signed(wire56[(3'h4):(2'h3)]))
            begin
              reg62 <= (($signed((&(^~(8'ha5)))) > reg61[(2'h2):(1'h1)]) ?
                  wire56[(3'h4):(1'h1)] : ((wire58[(1'h0):(1'h0)] ?
                          (~$unsigned((8'hbc))) : wire56[(3'h5):(3'h5)]) ?
                      wire56 : (~|(8'hae))));
              reg63 <= ($unsigned($signed(($signed(reg61) ?
                  {reg60, reg62} : {wire58,
                      wire57}))) * {((|wire57[(3'h4):(1'h0)]) + {wire58[(1'h0):(1'h0)]})});
              reg64 <= wire56[(3'h6):(1'h1)];
              reg65 <= (-((({(8'ha0), reg64} ?
                          (wire58 >> reg62) : $unsigned(reg64)) ?
                      $unsigned(wire58) : $signed((wire55 ? wire59 : reg64))) ?
                  $unsigned(((reg60 ?
                      reg61 : wire57) >= $signed(reg63))) : (((reg64 >>> reg62) > reg63[(1'h0):(1'h0)]) + ((+wire59) ^ $signed(wire56)))));
              reg66 <= $unsigned($unsigned(((~wire56) < (8'hb4))));
            end
          else
            begin
              reg62 <= ($unsigned((8'ha1)) >> $signed((8'h9f)));
              reg63 <= reg62;
              reg64 <= (&((((wire56 > reg66) << wire57) ?
                      wire58[(3'h7):(2'h3)] : reg62) ?
                  $signed(($unsigned(reg60) <= wire55[(5'h12):(4'ha)])) : $unsigned($unsigned($unsigned(reg61)))));
              reg65 <= wire59;
              reg66 <= {$unsigned(($signed($signed((8'hbe))) ~^ $unsigned(((8'ha1) > reg61))))};
            end
        end
      else
        begin
          if ((!($signed(wire55) ? $signed((~^$unsigned(reg62))) : wire56)))
            begin
              reg60 <= $unsigned(reg64);
              reg61 <= wire58;
              reg62 <= (reg63[(4'ha):(3'h7)] ~^ $signed((~&(wire56[(4'he):(1'h0)] && (reg63 >= reg64)))));
              reg63 <= reg63;
              reg64 <= (({wire56[(5'h11):(3'h4)]} ?
                      {wire59,
                          (~|$unsigned(wire55))} : $signed((^~$unsigned((8'h9e))))) ?
                  (($unsigned((reg63 || wire57)) ?
                      $unsigned((8'had)) : {((8'hb6) > reg65)}) == (((-reg66) - (reg65 * reg64)) >> (|(^reg62)))) : (8'ha9));
            end
          else
            begin
              reg60 <= $signed(wire57[(3'h7):(2'h2)]);
              reg61 <= (reg61[(1'h1):(1'h1)] ?
                  (8'h9d) : $unsigned((({(8'h9d)} ^ $unsigned((7'h41))) ?
                      reg60 : $signed({reg65, (8'ha9)}))));
            end
          reg65 <= $unsigned($unsigned(({$signed(reg65)} ^~ reg65[(2'h2):(1'h1)])));
          reg66 <= (8'h9c);
          reg67 <= (!$unsigned(wire57[(5'h13):(1'h1)]));
          if (($unsigned({$unsigned((wire55 << reg62)),
                  $signed((reg65 ? reg63 : reg61))}) ?
              (|reg67[(1'h0):(1'h0)]) : ((^(~^(wire56 || reg61))) ?
                  wire58[(4'h8):(3'h5)] : $unsigned({(reg63 ?
                          reg65 : wire57)}))))
            begin
              reg68 <= {$unsigned(({reg62[(1'h1):(1'h1)],
                          (reg62 ? reg62 : (8'h9f))} ?
                      {(~&reg65), $unsigned(reg62)} : (((8'hb2) ?
                          reg60 : wire56) | reg63[(3'h6):(1'h0)]))),
                  (^~$unsigned($signed(wire58)))};
              reg69 <= $unsigned(((wire59[(3'h6):(3'h5)] ?
                  wire55 : reg62[(1'h1):(1'h1)]) <<< {{$signed((8'ha2))}}));
              reg70 <= ((+((^~(wire58 >> reg63)) ?
                  (reg67 ?
                      $unsigned((8'ha6)) : $signed((8'hb5))) : reg66)) + ((~$unsigned((reg61 - wire58))) ?
                  $signed(wire55[(3'h4):(2'h2)]) : (((reg69 & reg64) ?
                      reg69 : (8'hb1)) >> $signed((~wire59)))));
              reg71 <= {reg64[(1'h0):(1'h0)]};
            end
          else
            begin
              reg68 <= (reg65 > $unsigned((reg66 ~^ $unsigned(wire57[(4'hd):(2'h2)]))));
            end
        end
      if ($unsigned(((((&reg60) * (reg68 && wire58)) > ((wire58 * (8'haf)) ?
          reg67[(5'h11):(2'h3)] : reg71)) ~^ ($signed((~(8'ha9))) & $signed((wire59 ?
          reg66 : wire56))))))
        begin
          reg72 <= ($unsigned($unsigned(reg68[(1'h1):(1'h1)])) ^~ (7'h40));
          if ((reg65 | ({(8'ha5)} != reg64)))
            begin
              reg73 <= (reg70[(2'h3):(1'h0)] ?
                  $unsigned(($signed($unsigned(reg64)) ?
                      ($signed(wire58) && wire56) : $signed($unsigned(reg63)))) : reg62[(3'h4):(1'h0)]);
            end
          else
            begin
              reg73 <= reg69;
              reg74 <= $unsigned((8'hbc));
              reg75 <= ({(~&((reg61 ? reg70 : reg61) ?
                      wire59[(3'h5):(3'h4)] : (reg67 ^~ reg72))),
                  ({(reg62 ? reg70 : reg65)} ?
                      (wire56[(5'h13):(4'he)] ?
                          $unsigned(wire59) : {reg66,
                              reg61}) : reg74[(1'h1):(1'h0)])} <= $signed({wire59,
                  ($signed(wire55) ? (reg67 ? wire56 : reg73) : {reg60})}));
              reg76 <= (|((^reg69) ?
                  (($unsigned(reg70) ^~ (8'hab)) ?
                      wire56 : reg68[(1'h0):(1'h0)]) : reg73));
              reg77 <= reg75;
            end
          reg78 <= $signed(reg60[(3'h6):(1'h1)]);
          reg79 <= $signed(reg74);
        end
      else
        begin
          reg72 <= reg63[(1'h0):(1'h0)];
          reg73 <= reg65;
        end
      reg80 <= wire55;
      reg81 <= reg70;
      if (((^~wire58[(2'h3):(2'h2)]) | reg71[(3'h4):(2'h2)]))
        begin
          reg82 <= (^$signed((^((8'ha1) ^~ (wire56 ? (8'haf) : (8'hae))))));
          reg83 <= (-(wire56 ? reg71 : $signed($signed($unsigned((8'hb5))))));
          reg84 <= reg75[(4'hc):(4'hc)];
          if (reg79)
            begin
              reg85 <= {({wire59[(2'h3):(2'h2)]} << (reg81 ?
                      {reg84[(4'hc):(4'hb)]} : {$unsigned(reg62)}))};
              reg86 <= $signed($unsigned(wire55[(4'hc):(1'h0)]));
              reg87 <= reg70[(3'h5):(1'h0)];
            end
          else
            begin
              reg85 <= (7'h41);
              reg86 <= reg83[(2'h2):(1'h1)];
              reg87 <= $unsigned((&wire57[(4'ha):(4'ha)]));
              reg88 <= ($signed($unsigned(($unsigned(reg73) ?
                  reg85[(3'h5):(1'h0)] : $unsigned(reg82)))) >> reg70[(3'h7):(1'h0)]);
            end
        end
      else
        begin
          reg82 <= (&((reg88 ?
                  (|(reg70 + reg85)) : (wire55[(1'h0):(1'h0)] <<< (8'ha1))) ?
              (|reg75) : $signed({((8'hbd) < reg63), $signed(reg67)})));
        end
    end
  assign wire89 = (|$signed(wire58));
  assign wire90 = reg70[(3'h6):(1'h0)];
  assign wire91 = ($unsigned(({$signed(reg63)} >= ((reg82 ? wire90 : reg80) ?
                      (reg74 ?
                          (8'haa) : reg83) : $signed(wire59)))) * (reg73[(1'h1):(1'h1)] ?
                      $signed($signed((~reg65))) : (reg71[(2'h2):(2'h2)] || reg69)));
  assign wire92 = (reg83 >= {$unsigned((^(~|reg74))),
                      $unsigned(((~|reg67) - reg85))});
  assign wire93 = $signed((((&$signed(reg69)) ?
                          $signed($unsigned(wire58)) : reg65[(2'h2):(2'h2)]) ?
                      {($signed((8'h9c)) ?
                              reg80 : $signed(reg65))} : $signed($signed(((8'ha4) | wire89)))));
  assign wire94 = (|$unsigned($signed((^((7'h41) ? reg74 : reg68)))));
  assign wire95 = ($signed(reg84) & wire89[(2'h2):(2'h2)]);
  assign wire96 = $unsigned(reg72);
  always
    @(posedge clk) begin
      reg97 <= (~^(~|wire58));
    end
  assign wire98 = (|(((~wire55) | (((8'hb4) ? wire90 : reg81) ?
                      ((7'h41) >>> reg81) : $unsigned(wire59))) <<< reg79[(3'h4):(1'h1)]));
  assign wire99 = (^(({((8'hb0) ? (8'hb7) : wire57)} == ((8'hbb) ?
                          (7'h42) : $unsigned(reg66))) ?
                      ($unsigned($signed((8'h9d))) - (((8'hb7) ~^ wire96) == {reg85,
                          (8'hab)})) : ($signed(reg88[(4'h9):(3'h5)]) | reg71)));
  assign wire100 = reg82[(2'h3):(1'h0)];
endmodule
