# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tb.ip_user_files/ipstatic" \
"../../../../../v/Par2Ser.v" \
"../../../../../v/Ser2Par.v" \
"../../../../../v/counter.v" \
"../../../../../v/interleaver_2.v" \
"../../../../../v/counter_in.v" \
"../../../../../v/interleaver_1.v" \
"../../../../../v/convenc.v" \
"../../../../../v/scramler.v" \
"../../../../../v/maping.v" \
"../../../../../v/puncture.v" \
"../../../../../v/LTS.v" \
"../../../../../v/STS.v" \
"../../../../../v/symbol_train.v" \
"../../../../tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" \
"../../../../../v/pilot.v" \
"../../../../../v/edge_detection.v" \
"../../../../../v/ifft.v" \
"../../../../../v/tx_gen_pkt_sig.v" \
"../../../../../v/tx_mcu.v" \
"../../../../../v/dac.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_1_0/sim/ofdm_tx_util_vector_logic_1_0.v" \
"../../../../tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" \
"../../../../tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" \
"../../../../tb.gen/sources_1/ip/pll_clk/pll_clk.v" \
"../../../../../../../TxTop.v" \
"../../../../../../../Eth/udp/IP/arbiter.v" \
"../../../../../../../Eth/udp/IP/arp.v" \
"../../../../../../../Eth/udp/IP/arp_cache.v" \
"../../../../../../../Eth/udp/IP/arp_eth_rx.v" \
"../../../../../../../Eth/udp/IP/arp_eth_tx.v" \
"../../../../../../../Eth/top/axis_async_fifo.v" \
"../../../../../../../Eth/top/axis_async_fifo_adapter.v" \
"../../../../../../../Eth/udp/axis_fifo.v" \
"../../../../../../../Eth/eth/axis_gmii_rx.v" \
"../../../../../../../Eth/eth/axis_gmii_tx.v" \
"../../../../../../../Ddr3/ddr3_dfi_phy.v" \
"../../../../../../../Eth/udp/IP/eth_arb_mux.v" \
"../../../../../../../Eth/udp/eth_axis_rx.v" \
"../../../../../../../Eth/udp/eth_axis_tx.v" \
"../../../../../../../Eth/eth/eth_mac_1g.v" \
"../../../../../../../Eth/top/eth_mac_1g_rgmii.v" \
"../../../../../../../Eth/top/eth_mac_1g_rgmii_fifo.v" \
"../../../../../../../Eth/top/eth_mac_tx_r.v" \
"../../../../../../../Eth/top/eth_mac_tx_t.v" \
"../../../../../../../Eth/eth/phy/iddr.v" \
"../../../../../../../Eth/udp/IP/ip.v" \
"../../../../../../../Eth/udp/IP/ip_arb_mux.v" \
"../../../../../../../Eth/udp/IP/ip_complete.v" \
"../../../../../../../Eth/udp/IP/ip_complete_lite.v" \
"../../../../../../../Eth/udp/IP/ip_eth_rx.v" \
"../../../../../../../Eth/udp/IP/ip_eth_tx.v" \
"../../../../../../../Eth/udp/IP/ip_lite.v" \
"../../../../../../../Eth/eth/lfsr.v" \
"../../../../../../../Eth/eth/mac_ctrl_rx.v" \
"../../../../../../../Eth/eth/mac_ctrl_tx.v" \
"../../../../../../../Eth/eth/mac_pause_ctrl_rx.v" \
"../../../../../../../Eth/eth/mac_pause_ctrl_tx.v" \
"../../../../../../../Eth/eth/phy/oddr.v" \
"../../../../../../../Eth/udp/IP/priority_encoder.v" \
"../../../../../../../Eth/eth/phy/rgmii_phy_if.v" \
"../../../../../../../Eth/eth/phy/ssio_ddr_in.v" \
"../../../../../../../Eth/udp/udp.v" \
"../../../../../../../Eth/udp/udp_checksum_gen.v" \
"../../../../../../../Eth/udp/udp_complete.v" \
"../../../../../../../Eth/udp/udp_complete_lite.v" \
"../../../../../../../Eth/udp/udp_ip_rx.v" \
"../../../../../../../Eth/udp/udp_ip_tx.v" \
"../../../../../../../../tb/test_TxTop.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
