Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Prog_2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Prog_2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Prog_2"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : Prog_2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/James/Documents/College Semesters/8 Spring 2018/Junior Design/Lab1/Prog_2/debounce(3).vhd" in Library work.
Architecture behavioral of Entity debounce is up to date.
Compiling vhdl file "C:/Users/James/Documents/College Semesters/8 Spring 2018/Junior Design/Lab1/Prog_2/Prog_2.vhd" in Library work.
Entity <prog_2> compiled.
Entity <prog_2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Prog_2> in library <work> (architecture <behavioral>) with generics.
	DELAY = 640000

Analyzing hierarchy for entity <debounce> in library <work> (architecture <behavioral>) with generics.
	DELAY = 640000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Prog_2> in library <work> (Architecture <behavioral>).
	DELAY = 640000
Entity <Prog_2> analyzed. Unit <Prog_2> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <behavioral>).
	DELAY = 640000
Entity <debounce> analyzed. Unit <debounce> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "C:/Users/James/Documents/College Semesters/8 Spring 2018/Junior Design/Lab1/Prog_2/debounce(3).vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit down counter for signal <timer>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <debounce> synthesized.


Synthesizing Unit <Prog_2>.
    Related source file is "C:/Users/James/Documents/College Semesters/8 Spring 2018/Junior Design/Lab1/Prog_2/Prog_2.vhd".
    Found 4-bit up counter for signal <Count1>.
    Found 4-bit up counter for signal <Count2>.
    Found 27-bit up counter for signal <Sec>.
    Summary:
	inferred   3 Counter(s).
Unit <Prog_2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 22-bit down counter                                   : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <debounce_run/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s1    | 000
 s2    | 001
 s3    | 011
 s4    | 010
 s5    | 110
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 4
 22-bit down counter                                   : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Prog_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Prog_2, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Prog_2.ngr
Top Level Output File Name         : Prog_2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 186
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 27
#      LUT2                        : 4
#      LUT3                        : 5
#      LUT4                        : 15
#      LUT4_L                      : 1
#      MUXCY                       : 60
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 60
#      FD                          : 4
#      FDE                         : 4
#      FDR                         : 30
#      FDRE                        : 17
#      FDSE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                       41  out of   4656     0%  
 Number of Slice Flip Flops:             60  out of   9312     0%  
 Number of 4 input LUTs:                 75  out of   9312     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of     66    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+------------------------+-------+
Clock Signal                              | Clock buffer(FF name)  | Load  |
------------------------------------------+------------------------+-------+
Clk                                       | BUFGP                  | 56    |
Switch_deb(debounce_run/state_FSM_Out01:O)| NONE(*)(Count2_1)      | 4     |
------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.180ns (Maximum Frequency: 193.054MHz)
   Minimum input arrival time before clock: 3.679ns
   Maximum output required time after clock: 4.496ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.180ns (frequency: 193.054MHz)
  Total number of paths / destination ports: 1663 / 131
-------------------------------------------------------------------------
Delay:               5.180ns (Levels of Logic = 8)
  Source:            Sec_7 (FF)
  Destination:       Sec_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Sec_7 to Sec_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Sec_7 (Sec_7)
     LUT3:I0->O            1   0.704   0.000  Count1_cmp_eq0000_wg_lut<0> (Count1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Count1_cmp_eq0000_wg_cy<0> (Count1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Count1_cmp_eq0000_wg_cy<1> (Count1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Count1_cmp_eq0000_wg_cy<2> (Count1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Count1_cmp_eq0000_wg_cy<3> (Count1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Count1_cmp_eq0000_wg_cy<4> (Count1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Count1_cmp_eq0000_wg_cy<5> (Count1_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          31   0.331   1.262  Count1_cmp_eq0000_wg_cy<6> (Count1_cmp_eq0000)
     FDR:R                     0.911          Sec_0
    ----------------------------------------
    Total                      5.180ns (3.296ns logic, 1.884ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Switch_deb'
  Clock period: 2.411ns (frequency: 414.766MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.411ns (Levels of Logic = 1)
  Source:            Count2_0 (FF)
  Destination:       Count2_3 (FF)
  Source Clock:      Switch_deb rising
  Destination Clock: Switch_deb rising

  Data Path: Count2_0 to Count2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  Count2_0 (Count2_0)
     LUT4:I0->O            1   0.704   0.000  Mcount_Count2_xor<3>11 (Result<3>2)
     FD:D                      0.308          Count2_3
    ----------------------------------------
    Total                      2.411ns (1.603ns logic, 0.808ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.679ns (Levels of Logic = 3)
  Source:            Switch (PAD)
  Destination:       debounce_run/state_FSM_FFd2 (FF)
  Destination Clock: Clk rising

  Data Path: Switch to debounce_run/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.610  Switch_IBUF (Switch_IBUF)
     LUT4_L:I1->LO         1   0.704   0.135  debounce_run/state_FSM_FFd2-In_SW1 (N7)
     LUT4:I2->O            1   0.704   0.000  debounce_run/state_FSM_FFd2-In (debounce_run/state_FSM_FFd2-In)
     FD:D                      0.308          debounce_run/state_FSM_FFd2
    ----------------------------------------
    Total                      3.679ns (2.934ns logic, 0.745ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            Count1_0 (FF)
  Destination:       LED<4> (PAD)
  Source Clock:      Clk rising

  Data Path: Count1_0 to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.633  Count1_0 (Count1_0)
     OBUF:I->O                 3.272          LED_4_OBUF (LED<4>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Switch_deb'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            Count2_0 (FF)
  Destination:       LED<0> (PAD)
  Source Clock:      Switch_deb rising

  Data Path: Count2_0 to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.633  Count2_0 (Count2_0)
     OBUF:I->O                 3.272          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.24 secs
 
--> 

Total memory usage is 360000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

