#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa514d1dd10 .scope module, "cpu_tb" "cpu_tb" 2 359;
 .timescale -9 -10;
v0x7fa51682ee70_0 .net "BUSY_WAIT", 0 0, v0x7fa514d20520_0;  1 drivers
v0x7fa51682ef00_0 .var "CLK", 0 0;
v0x7fa51682ef90_0 .net "INSTRUCTION", 31 0, L_0x7fa514c36190;  1 drivers
v0x7fa51682f020_0 .net "MEM_ADDRESS", 5 0, v0x7fa514d210e0_0;  1 drivers
v0x7fa51682f0b0_0 .net "MEM_BUSYWAIT", 0 0, v0x7fa514d22860_0;  1 drivers
v0x7fa51682f140_0 .net "MEM_READ", 0 0, v0x7fa514d21230_0;  1 drivers
v0x7fa51682f1d0_0 .net "MEM_READDATA", 31 0, v0x7fa514d22c80_0;  1 drivers
v0x7fa51682f260_0 .net "MEM_WRITE", 0 0, v0x7fa514d21380_0;  1 drivers
v0x7fa51682f2f0_0 .net "MEM_WRITEDATA", 31 0, v0x7fa514d21420_0;  1 drivers
v0x7fa51682f400_0 .net "OUT1", 7 0, v0x7fa514d270d0_0;  1 drivers
v0x7fa51682f490_0 .net "PC", 31 0, v0x7fa514d284d0_0;  1 drivers
v0x7fa51682f520_0 .net "READ_DATA", 7 0, v0x7fa514d21770_0;  1 drivers
v0x7fa51682f5b0_0 .net "READ_SIGNAL", 0 0, v0x7fa514d286e0_0;  1 drivers
v0x7fa51682f640_0 .var "RESET", 0 0;
v0x7fa51682f750_0 .net "RESULT", 7 0, v0x7fa514d258b0_0;  1 drivers
v0x7fa51682f860_0 .net "WRITE_SIGNAL", 0 0, v0x7fa514d28d30_0;  1 drivers
v0x7fa51682f8f0_0 .net *"_s0", 7 0, L_0x7fa516830730;  1 drivers
v0x7fa51682fa80_0 .net *"_s10", 7 0, L_0x7fa514c356d0;  1 drivers
v0x7fa51682fb10_0 .net *"_s12", 32 0, L_0x7fa514c35770;  1 drivers
L_0x7fa514f63098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa51682fba0_0 .net *"_s15", 0 0, L_0x7fa514f63098;  1 drivers
L_0x7fa514f630e0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fa51682fc30_0 .net/2u *"_s16", 32 0, L_0x7fa514f630e0;  1 drivers
v0x7fa51682fcc0_0 .net *"_s18", 32 0, L_0x7fa514c35940;  1 drivers
v0x7fa51682fd50_0 .net *"_s2", 32 0, L_0x7fa5168307d0;  1 drivers
v0x7fa51682fde0_0 .net *"_s20", 7 0, L_0x7fa514c35ac0;  1 drivers
v0x7fa51682fe70_0 .net *"_s22", 32 0, L_0x7fa514c35ba0;  1 drivers
L_0x7fa514f63128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa51682ff00_0 .net *"_s25", 0 0, L_0x7fa514f63128;  1 drivers
L_0x7fa514f63170 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa51682ff90_0 .net/2u *"_s26", 32 0, L_0x7fa514f63170;  1 drivers
v0x7fa516830020_0 .net *"_s28", 32 0, L_0x7fa514c35ce0;  1 drivers
v0x7fa5168300b0_0 .net *"_s30", 7 0, L_0x7fa514c35eb0;  1 drivers
v0x7fa516830140_0 .net *"_s32", 32 0, L_0x7fa514c35f50;  1 drivers
L_0x7fa514f631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa5168301d0_0 .net *"_s35", 0 0, L_0x7fa514f631b8;  1 drivers
L_0x7fa514f63200 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa516830260_0 .net/2u *"_s36", 32 0, L_0x7fa514f63200;  1 drivers
v0x7fa5168302f0_0 .net *"_s38", 32 0, L_0x7fa514c36050;  1 drivers
L_0x7fa514f63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa51682f980_0 .net *"_s5", 0 0, L_0x7fa514f63008;  1 drivers
L_0x7fa514f63050 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fa516830580_0 .net/2u *"_s6", 32 0, L_0x7fa514f63050;  1 drivers
v0x7fa516830610_0 .net *"_s8", 32 0, L_0x7fa514c35570;  1 drivers
v0x7fa5168306a0 .array "instr_mem", 0 1023, 7 0;
L_0x7fa516830730 .array/port v0x7fa5168306a0, L_0x7fa514c35570;
L_0x7fa5168307d0 .concat [ 32 1 0 0], v0x7fa514d284d0_0, L_0x7fa514f63008;
L_0x7fa514c35570 .arith/sum 33, L_0x7fa5168307d0, L_0x7fa514f63050;
L_0x7fa514c356d0 .array/port v0x7fa5168306a0, L_0x7fa514c35940;
L_0x7fa514c35770 .concat [ 32 1 0 0], v0x7fa514d284d0_0, L_0x7fa514f63098;
L_0x7fa514c35940 .arith/sum 33, L_0x7fa514c35770, L_0x7fa514f630e0;
L_0x7fa514c35ac0 .array/port v0x7fa5168306a0, L_0x7fa514c35ce0;
L_0x7fa514c35ba0 .concat [ 32 1 0 0], v0x7fa514d284d0_0, L_0x7fa514f63128;
L_0x7fa514c35ce0 .arith/sum 33, L_0x7fa514c35ba0, L_0x7fa514f63170;
L_0x7fa514c35eb0 .array/port v0x7fa5168306a0, L_0x7fa514c36050;
L_0x7fa514c35f50 .concat [ 32 1 0 0], v0x7fa514d284d0_0, L_0x7fa514f631b8;
L_0x7fa514c36050 .arith/sum 33, L_0x7fa514c35f50, L_0x7fa514f63200;
L_0x7fa514c36190 .delay 32 (20,20,20) L_0x7fa514c36190/d;
L_0x7fa514c36190/d .concat [ 8 8 8 8], L_0x7fa514c35eb0, L_0x7fa514c35ac0, L_0x7fa514c356d0, L_0x7fa516830730;
S_0x7fa514d1de70 .scope module, "d_cache" "data_cache" 2 409, 3 4 0, S_0x7fa514d1dd10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "write_data"
    .port_info 6 /OUTPUT 8 "read_data"
    .port_info 7 /OUTPUT 1 "busy_wait"
    .port_info 8 /OUTPUT 1 "mem_read"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 6 "mem_address"
    .port_info 11 /OUTPUT 32 "mem_write_data"
    .port_info 12 /INPUT 32 "mem_read_data"
    .port_info 13 /INPUT 1 "mem_busy_wait"
P_0x7fa514d1e020 .param/l "ALLOCATE" 0 3 144, C4<011>;
P_0x7fa514d1e060 .param/l "IDLE" 0 3 144, C4<000>;
P_0x7fa514d1e0a0 .param/l "MEM_READ" 0 3 144, C4<010>;
P_0x7fa514d1e0e0 .param/l "MEM_WRITE" 0 3 144, C4<001>;
L_0x7fa514c3b070/d .functor AND 1, L_0x7fa514c3afd0, v0x7fa514d20e80_0, C4<1>, C4<1>;
L_0x7fa514c3b070 .delay 1 (9,9,9) L_0x7fa514c3b070/d;
v0x7fa514d1e6a0_0 .net *"_s1", 2 0, L_0x7fa514c378c0;  1 drivers
v0x7fa514d200c0_0 .net *"_s11", 7 0, L_0x7fa514c3b2a0;  1 drivers
v0x7fa514d20170_0 .net *"_s14", 7 0, L_0x7fa514c3b380;  1 drivers
v0x7fa514d20230_0 .net *"_s17", 7 0, L_0x7fa514c3b450;  1 drivers
v0x7fa514d202e0_0 .net *"_s2", 0 0, L_0x7fa514c3afd0;  1 drivers
v0x7fa514d203c0_0 .net *"_s8", 7 0, L_0x7fa514c3b160;  1 drivers
v0x7fa514d20470_0 .net "address", 7 0, v0x7fa514d258b0_0;  alias, 1 drivers
v0x7fa514d20520_0 .var "busy_wait", 0 0;
v0x7fa514d205c0_0 .var "cache_block", 31 0;
v0x7fa514d206d0 .array "cache_dirty", 0 7, 0 0;
v0x7fa514d207e0 .array "cache_mem", 0 7, 31 0;
v0x7fa514d20940 .array "cache_tag", 0 7, 2 0;
v0x7fa514d20aa0 .array "cache_valid", 0 7, 0 0;
v0x7fa514d20bf0_0 .net "clock", 0 0, v0x7fa51682ef00_0;  1 drivers
v0x7fa514d20c90_0 .var "dirty", 0 0;
v0x7fa514d20d30_0 .net "hit", 0 0, L_0x7fa514c3b070;  1 drivers
v0x7fa514d20dd0_0 .var/i "i", 31 0;
v0x7fa514d20f80_0 .var/i "idx", 31 0;
v0x7fa514d21030_0 .var "index", 2 0;
v0x7fa514d210e0_0 .var "mem_address", 5 0;
v0x7fa514d21190_0 .net "mem_busy_wait", 0 0, v0x7fa514d22860_0;  alias, 1 drivers
v0x7fa514d21230_0 .var "mem_read", 0 0;
v0x7fa514d212d0_0 .net "mem_read_data", 31 0, v0x7fa514d22c80_0;  alias, 1 drivers
v0x7fa514d21380_0 .var "mem_write", 0 0;
v0x7fa514d21420_0 .var "mem_write_data", 31 0;
v0x7fa514d214d0_0 .var "next_state", 2 0;
v0x7fa514d21580_0 .var "offset", 1 0;
v0x7fa514d21630_0 .net "read", 0 0, v0x7fa514d286e0_0;  alias, 1 drivers
v0x7fa514d216d0_0 .var "read_access", 0 0;
v0x7fa514d21770_0 .var "read_data", 7 0;
v0x7fa514d21820_0 .net "reset", 0 0, v0x7fa51682f640_0;  1 drivers
v0x7fa514d218c0_0 .var "state", 2 0;
v0x7fa514d21970_0 .var "tag", 2 0;
v0x7fa514d20e80_0 .var "valid", 0 0;
v0x7fa514d21c00_0 .net "write", 0 0, v0x7fa514d28d30_0;  alias, 1 drivers
v0x7fa514d21c90_0 .var "write_access", 0 0;
v0x7fa514d21d20_0 .net "write_data", 7 0, v0x7fa514d270d0_0;  alias, 1 drivers
E_0x7fa514d11330/0 .event edge, v0x7fa514d21820_0;
E_0x7fa514d11330/1 .event posedge, v0x7fa514d20bf0_0;
E_0x7fa514d11330 .event/or E_0x7fa514d11330/0, E_0x7fa514d11330/1;
E_0x7fa514d1d280/0 .event edge, v0x7fa514d218c0_0, v0x7fa514d21970_0, v0x7fa514d21030_0, v0x7fa514d205c0_0;
E_0x7fa514d1d280/1 .event edge, v0x7fa514d212d0_0, v0x7fa514d20470_0;
E_0x7fa514d1d280 .event/or E_0x7fa514d1d280/0, E_0x7fa514d1d280/1;
E_0x7fa514d1e3e0/0 .event edge, v0x7fa514d218c0_0, v0x7fa514d21630_0, v0x7fa514d21c00_0, v0x7fa514d20c90_0;
E_0x7fa514d1e3e0/1 .event edge, v0x7fa514d20d30_0, v0x7fa514d21190_0;
E_0x7fa514d1e3e0 .event/or E_0x7fa514d1e3e0/0, E_0x7fa514d1e3e0/1;
v0x7fa514d207e0_0 .array/port v0x7fa514d207e0, 0;
E_0x7fa514d1e440/0 .event edge, v0x7fa514d216d0_0, v0x7fa514d21c90_0, v0x7fa514d20470_0, v0x7fa514d207e0_0;
v0x7fa514d207e0_1 .array/port v0x7fa514d207e0, 1;
v0x7fa514d207e0_2 .array/port v0x7fa514d207e0, 2;
v0x7fa514d207e0_3 .array/port v0x7fa514d207e0, 3;
v0x7fa514d207e0_4 .array/port v0x7fa514d207e0, 4;
E_0x7fa514d1e440/1 .event edge, v0x7fa514d207e0_1, v0x7fa514d207e0_2, v0x7fa514d207e0_3, v0x7fa514d207e0_4;
v0x7fa514d207e0_5 .array/port v0x7fa514d207e0, 5;
v0x7fa514d207e0_6 .array/port v0x7fa514d207e0, 6;
v0x7fa514d207e0_7 .array/port v0x7fa514d207e0, 7;
v0x7fa514d20940_0 .array/port v0x7fa514d20940, 0;
E_0x7fa514d1e440/2 .event edge, v0x7fa514d207e0_5, v0x7fa514d207e0_6, v0x7fa514d207e0_7, v0x7fa514d20940_0;
v0x7fa514d20940_1 .array/port v0x7fa514d20940, 1;
v0x7fa514d20940_2 .array/port v0x7fa514d20940, 2;
v0x7fa514d20940_3 .array/port v0x7fa514d20940, 3;
v0x7fa514d20940_4 .array/port v0x7fa514d20940, 4;
E_0x7fa514d1e440/3 .event edge, v0x7fa514d20940_1, v0x7fa514d20940_2, v0x7fa514d20940_3, v0x7fa514d20940_4;
v0x7fa514d20940_5 .array/port v0x7fa514d20940, 5;
v0x7fa514d20940_6 .array/port v0x7fa514d20940, 6;
v0x7fa514d20940_7 .array/port v0x7fa514d20940, 7;
v0x7fa514d206d0_0 .array/port v0x7fa514d206d0, 0;
E_0x7fa514d1e440/4 .event edge, v0x7fa514d20940_5, v0x7fa514d20940_6, v0x7fa514d20940_7, v0x7fa514d206d0_0;
v0x7fa514d206d0_1 .array/port v0x7fa514d206d0, 1;
v0x7fa514d206d0_2 .array/port v0x7fa514d206d0, 2;
v0x7fa514d206d0_3 .array/port v0x7fa514d206d0, 3;
v0x7fa514d206d0_4 .array/port v0x7fa514d206d0, 4;
E_0x7fa514d1e440/5 .event edge, v0x7fa514d206d0_1, v0x7fa514d206d0_2, v0x7fa514d206d0_3, v0x7fa514d206d0_4;
v0x7fa514d206d0_5 .array/port v0x7fa514d206d0, 5;
v0x7fa514d206d0_6 .array/port v0x7fa514d206d0, 6;
v0x7fa514d206d0_7 .array/port v0x7fa514d206d0, 7;
v0x7fa514d20aa0_0 .array/port v0x7fa514d20aa0, 0;
E_0x7fa514d1e440/6 .event edge, v0x7fa514d206d0_5, v0x7fa514d206d0_6, v0x7fa514d206d0_7, v0x7fa514d20aa0_0;
v0x7fa514d20aa0_1 .array/port v0x7fa514d20aa0, 1;
v0x7fa514d20aa0_2 .array/port v0x7fa514d20aa0, 2;
v0x7fa514d20aa0_3 .array/port v0x7fa514d20aa0, 3;
v0x7fa514d20aa0_4 .array/port v0x7fa514d20aa0, 4;
E_0x7fa514d1e440/7 .event edge, v0x7fa514d20aa0_1, v0x7fa514d20aa0_2, v0x7fa514d20aa0_3, v0x7fa514d20aa0_4;
v0x7fa514d20aa0_5 .array/port v0x7fa514d20aa0, 5;
v0x7fa514d20aa0_6 .array/port v0x7fa514d20aa0, 6;
v0x7fa514d20aa0_7 .array/port v0x7fa514d20aa0, 7;
E_0x7fa514d1e440/8 .event edge, v0x7fa514d20aa0_5, v0x7fa514d20aa0_6, v0x7fa514d20aa0_7;
E_0x7fa514d1e440 .event/or E_0x7fa514d1e440/0, E_0x7fa514d1e440/1, E_0x7fa514d1e440/2, E_0x7fa514d1e440/3, E_0x7fa514d1e440/4, E_0x7fa514d1e440/5, E_0x7fa514d1e440/6, E_0x7fa514d1e440/7, E_0x7fa514d1e440/8;
E_0x7fa514d1e590 .event edge, v0x7fa514d21c00_0, v0x7fa514d21630_0;
E_0x7fa514d1e5f0 .event posedge, v0x7fa514d20bf0_0;
E_0x7fa514d1e630/0 .event edge, v0x7fa514d21580_0, L_0x7fa514c3b450, L_0x7fa514c3b380, L_0x7fa514c3b2a0;
E_0x7fa514d1e630/1 .event edge, L_0x7fa514c3b160;
E_0x7fa514d1e630 .event/or E_0x7fa514d1e630/0, E_0x7fa514d1e630/1;
L_0x7fa514c378c0 .part v0x7fa514d258b0_0, 5, 3;
L_0x7fa514c3afd0 .cmp/eq 3, v0x7fa514d21970_0, L_0x7fa514c378c0;
L_0x7fa514c3b160 .part v0x7fa514d205c0_0, 0, 8;
L_0x7fa514c3b2a0 .part v0x7fa514d205c0_0, 8, 8;
L_0x7fa514c3b380 .part v0x7fa514d205c0_0, 16, 8;
L_0x7fa514c3b450 .part v0x7fa514d205c0_0, 24, 8;
S_0x7fa514d21f00 .scope module, "d_memory" "data_memory" 2 407, 4 13 0, S_0x7fa514d1dd10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 6 "address"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "readdata"
    .port_info 7 /OUTPUT 1 "busywait"
v0x7fa514d22150_0 .var *"_s10", 7 0; Local signal
v0x7fa514d22210_0 .var *"_s3", 7 0; Local signal
v0x7fa514d222c0_0 .var *"_s4", 7 0; Local signal
v0x7fa514d22380_0 .var *"_s5", 7 0; Local signal
v0x7fa514d22430_0 .var *"_s6", 7 0; Local signal
v0x7fa514d22520_0 .var *"_s7", 7 0; Local signal
v0x7fa514d225d0_0 .var *"_s8", 7 0; Local signal
v0x7fa514d22680_0 .var *"_s9", 7 0; Local signal
v0x7fa514d22730_0 .net "address", 5 0, v0x7fa514d210e0_0;  alias, 1 drivers
v0x7fa514d22860_0 .var "busywait", 0 0;
v0x7fa514d228f0_0 .net "clock", 0 0, v0x7fa51682ef00_0;  alias, 1 drivers
v0x7fa514d22980_0 .var/i "i", 31 0;
v0x7fa514d22a10_0 .var/i "idx", 31 0;
v0x7fa514d22aa0 .array "memory_array", 0 255, 7 0;
v0x7fa514d22b40_0 .net "read", 0 0, v0x7fa514d21230_0;  alias, 1 drivers
v0x7fa514d22bf0_0 .var "readaccess", 0 0;
v0x7fa514d22c80_0 .var "readdata", 31 0;
v0x7fa514d22e40_0 .net "reset", 0 0, v0x7fa51682f640_0;  alias, 1 drivers
v0x7fa514d22ed0_0 .net "write", 0 0, v0x7fa514d21380_0;  alias, 1 drivers
v0x7fa514d22f60_0 .var "writeaccess", 0 0;
v0x7fa514d22ff0_0 .net "writedata", 31 0, v0x7fa514d21420_0;  alias, 1 drivers
E_0x7fa514d1e260 .event posedge, v0x7fa514d21820_0;
E_0x7fa514d22120 .event edge, v0x7fa514d21380_0, v0x7fa514d21230_0;
S_0x7fa514d23100 .scope module, "mycpu" "cpu" 2 398, 2 8 0, S_0x7fa514d1dd10;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
    .port_info 4 /OUTPUT 1 "READ_SIGNAL"
    .port_info 5 /OUTPUT 1 "WRITE_SIGNAL"
    .port_info 6 /OUTPUT 8 "RESULT"
    .port_info 7 /OUTPUT 8 "OUT1"
    .port_info 8 /INPUT 8 "READ_DATA"
    .port_info 9 /INPUT 1 "BUSY_WAIT"
L_0x7fa514c36c90 .functor OR 1, L_0x7fa514c36890, L_0x7fa514c36b50, C4<0>, C4<0>;
L_0x7fa514c376a0 .functor AND 1, L_0x7fa514c37600, L_0x7fa514c39180, C4<1>, C4<1>;
L_0x7fa514c37710 .functor OR 1, L_0x7fa514c376a0, L_0x7fa514c37170, C4<0>, C4<0>;
L_0x7fa514c39ae0 .functor OR 1, L_0x7fa514c39630, L_0x7fa514c398e0, C4<0>, C4<0>;
L_0x7fa514c39e60 .functor OR 1, L_0x7fa514c39ae0, L_0x7fa514c39a20, C4<0>, C4<0>;
L_0x7fa514c3a540 .functor OR 1, L_0x7fa514c3a030, L_0x7fa514c3a330, C4<0>, C4<0>;
v0x7fa514d27cd0_0 .net "BUSY_WAIT", 0 0, v0x7fa514d20520_0;  alias, 1 drivers
v0x7fa514d27da0_0 .net "CLK", 0 0, v0x7fa51682ef00_0;  alias, 1 drivers
v0x7fa514d27e40_0 .net "COMP_OUTPUT", 7 0, L_0x7fa514c37c10;  1 drivers
v0x7fa514d27ef0_0 .net "Extended_Val", 31 0, v0x7fa514d25fe0_0;  1 drivers
v0x7fa514d27fc0_0 .net "IN", 7 0, L_0x7fa514c3ac10;  1 drivers
v0x7fa514d28090_0 .net "INSTRUCTION", 31 0, L_0x7fa514c36190;  alias, 1 drivers
v0x7fa514d28120_0 .net "Jump_Target", 31 0, L_0x7fa514c36550;  1 drivers
v0x7fa514d281d0_0 .var "MUX_1_OUT", 7 0;
v0x7fa514d28270_0 .var "MUX_2_OUT", 7 0;
v0x7fa514d28390_0 .net "OUT1", 7 0, v0x7fa514d270d0_0;  alias, 1 drivers
v0x7fa514d28430_0 .net "OUT2", 7 0, v0x7fa514d27260_0;  1 drivers
v0x7fa514d284d0_0 .var "PC", 31 0;
v0x7fa514d28570_0 .net "PC_Reg", 31 0, v0x7fa514d26920_0;  1 drivers
v0x7fa514d28640_0 .net "READ_DATA", 7 0, v0x7fa514d21770_0;  alias, 1 drivers
v0x7fa514d286e0_0 .var "READ_SIGNAL", 0 0;
v0x7fa514d28790_0 .net "RESET", 0 0, v0x7fa51682f640_0;  alias, 1 drivers
v0x7fa514d28820_0 .net "RESULT", 7 0, v0x7fa514d258b0_0;  alias, 1 drivers
v0x7fa514d289b0_0 .var "SELECT", 2 0;
v0x7fa514d28a60_0 .net "SELECT1", 0 0, L_0x7fa514c36d80;  1 drivers
v0x7fa514d28af0_0 .net "SELECT2", 0 0, L_0x7fa514c39f50;  1 drivers
v0x7fa514d28b80_0 .net "SELECT3", 0 0, L_0x7fa514c37710;  1 drivers
v0x7fa514d28c10_0 .net "SELECT4", 0 0, L_0x7fa514c37500;  1 drivers
v0x7fa514d28ca0_0 .var "WRITE", 0 0;
v0x7fa514d28d30_0 .var "WRITE_SIGNAL", 0 0;
v0x7fa514d28dc0_0 .net "ZERO", 0 0, L_0x7fa514c39180;  1 drivers
v0x7fa514d28e90_0 .net *"_s10", 0 0, L_0x7fa514c36890;  1 drivers
v0x7fa514d28f20_0 .net *"_s100", 31 0, L_0x7fa514c3a250;  1 drivers
L_0x7fa514f637a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa514d28fb0_0 .net *"_s103", 23 0, L_0x7fa514f637a0;  1 drivers
L_0x7fa514f637e8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fa514d29060_0 .net/2u *"_s104", 31 0, L_0x7fa514f637e8;  1 drivers
v0x7fa514d29110_0 .net *"_s106", 0 0, L_0x7fa514c3a030;  1 drivers
v0x7fa514d291b0_0 .net *"_s109", 7 0, L_0x7fa514c3a4a0;  1 drivers
v0x7fa514d29260_0 .net *"_s110", 31 0, L_0x7fa514c3a640;  1 drivers
L_0x7fa514f63830 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa514d29310_0 .net *"_s113", 23 0, L_0x7fa514f63830;  1 drivers
L_0x7fa514f63878 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x7fa5168234f0_0 .net/2u *"_s114", 31 0, L_0x7fa514f63878;  1 drivers
v0x7fa516823410_0 .net *"_s116", 0 0, L_0x7fa514c3a330;  1 drivers
v0x7fa5168235d0_0 .net *"_s118", 0 0, L_0x7fa514c3a540;  1 drivers
L_0x7fa514f638c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa51680a8e0_0 .net/2u *"_s120", 0 0, L_0x7fa514f638c0;  1 drivers
L_0x7fa514f63908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa51682de10_0 .net/2u *"_s122", 0 0, L_0x7fa514f63908;  1 drivers
v0x7fa51680c7b0_0 .net *"_s13", 7 0, L_0x7fa514c36970;  1 drivers
v0x7fa51682dba0_0 .net *"_s14", 31 0, L_0x7fa514c36a10;  1 drivers
v0x7fa51682dc30_0 .net *"_s141", 7 0, L_0x7fa514c3a7c0;  1 drivers
L_0x7fa514f632d8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa51682ea80_0 .net *"_s17", 23 0, L_0x7fa514f632d8;  1 drivers
L_0x7fa514f63320 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7fa51682eb10_0 .net/2u *"_s18", 31 0, L_0x7fa514f63320;  1 drivers
v0x7fa516811910_0 .net *"_s20", 0 0, L_0x7fa514c36b50;  1 drivers
v0x7fa5168119a0_0 .net *"_s22", 0 0, L_0x7fa514c36c90;  1 drivers
L_0x7fa514f63368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa516811a30_0 .net/2u *"_s24", 0 0, L_0x7fa514f63368;  1 drivers
L_0x7fa514f633b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa516811ac0_0 .net/2u *"_s26", 0 0, L_0x7fa514f633b0;  1 drivers
v0x7fa516818d10_0 .net *"_s3", 7 0, L_0x7fa514c365f0;  1 drivers
v0x7fa516818da0_0 .net *"_s31", 7 0, L_0x7fa514c36fa0;  1 drivers
v0x7fa516818e30_0 .net *"_s32", 31 0, L_0x7fa514c37090;  1 drivers
L_0x7fa514f633f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa516818ec0_0 .net *"_s35", 23 0, L_0x7fa514f633f8;  1 drivers
L_0x7fa514f63440 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x7fa516804100_0 .net/2u *"_s36", 31 0, L_0x7fa514f63440;  1 drivers
v0x7fa516804190_0 .net *"_s4", 31 0, L_0x7fa514c36770;  1 drivers
v0x7fa516804220_0 .net *"_s41", 7 0, L_0x7fa514c372f0;  1 drivers
v0x7fa5168042b0_0 .net *"_s42", 31 0, L_0x7fa514c37390;  1 drivers
L_0x7fa514f63488 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa51680a470_0 .net *"_s45", 23 0, L_0x7fa514f63488;  1 drivers
L_0x7fa514f634d0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x7fa51680a500_0 .net/2u *"_s46", 31 0, L_0x7fa514f634d0;  1 drivers
v0x7fa51680a590_0 .net *"_s59", 7 0, L_0x7fa514c393d0;  1 drivers
v0x7fa51680a620_0 .net *"_s60", 31 0, L_0x7fa514c39470;  1 drivers
L_0x7fa514f63560 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa516809800_0 .net *"_s63", 23 0, L_0x7fa514f63560;  1 drivers
L_0x7fa514f635a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa516809890_0 .net/2u *"_s64", 31 0, L_0x7fa514f635a8;  1 drivers
v0x7fa516809920_0 .net *"_s66", 0 0, L_0x7fa514c39630;  1 drivers
v0x7fa5168099b0_0 .net *"_s69", 7 0, L_0x7fa514c39710;  1 drivers
L_0x7fa514f63248 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa516807520_0 .net *"_s7", 23 0, L_0x7fa514f63248;  1 drivers
v0x7fa5168075b0_0 .net *"_s70", 31 0, L_0x7fa514c39550;  1 drivers
L_0x7fa514f635f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa516807640_0 .net *"_s73", 23 0, L_0x7fa514f635f0;  1 drivers
L_0x7fa514f63638 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x7fa5168076d0_0 .net/2u *"_s74", 31 0, L_0x7fa514f63638;  1 drivers
v0x7fa51680c5b0_0 .net *"_s76", 0 0, L_0x7fa514c398e0;  1 drivers
v0x7fa51680c640_0 .net *"_s78", 0 0, L_0x7fa514c39ae0;  1 drivers
L_0x7fa514f63290 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fa51680c6d0_0 .net/2u *"_s8", 31 0, L_0x7fa514f63290;  1 drivers
v0x7fa516808b90_0 .net *"_s81", 7 0, L_0x7fa514c39b90;  1 drivers
v0x7fa516808c20_0 .net *"_s82", 31 0, L_0x7fa514c39c30;  1 drivers
L_0x7fa514f63680 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa516808cb0_0 .net *"_s85", 23 0, L_0x7fa514f63680;  1 drivers
L_0x7fa514f636c8 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x7fa516808d40_0 .net/2u *"_s86", 31 0, L_0x7fa514f636c8;  1 drivers
v0x7fa516807f00_0 .net *"_s88", 0 0, L_0x7fa514c39a20;  1 drivers
v0x7fa516807f90_0 .net *"_s90", 0 0, L_0x7fa514c39e60;  1 drivers
L_0x7fa514f63710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa516808020_0 .net/2u *"_s92", 0 0, L_0x7fa514f63710;  1 drivers
L_0x7fa514f63758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa5168080b0_0 .net/2u *"_s94", 0 0, L_0x7fa514f63758;  1 drivers
v0x7fa51682ec30_0 .net *"_s99", 7 0, L_0x7fa514c3a1b0;  1 drivers
v0x7fa51682ecc0_0 .net "isBeq", 0 0, L_0x7fa514c37600;  1 drivers
v0x7fa51682ed50_0 .net "isJump", 0 0, L_0x7fa514c37170;  1 drivers
v0x7fa51682ede0_0 .net "temp1", 0 0, L_0x7fa514c376a0;  1 drivers
E_0x7fa514d1e220 .event edge, v0x7fa514d28090_0;
E_0x7fa514d23410 .event negedge, v0x7fa514d20520_0;
E_0x7fa514d23450 .event edge, v0x7fa514d28af0_0, L_0x7fa514c3a7c0, v0x7fa514d281d0_0;
E_0x7fa514d234c0 .event edge, v0x7fa514d28a60_0, v0x7fa514d27a90_0, v0x7fa514d27260_0;
L_0x7fa514c364b0 .part L_0x7fa514c36190, 16, 8;
L_0x7fa514c365f0 .part L_0x7fa514c36190, 24, 8;
L_0x7fa514c36770 .concat [ 8 24 0 0], L_0x7fa514c365f0, L_0x7fa514f63248;
L_0x7fa514c36890 .cmp/eq 32, L_0x7fa514c36770, L_0x7fa514f63290;
L_0x7fa514c36970 .part L_0x7fa514c36190, 24, 8;
L_0x7fa514c36a10 .concat [ 8 24 0 0], L_0x7fa514c36970, L_0x7fa514f632d8;
L_0x7fa514c36b50 .cmp/eq 32, L_0x7fa514c36a10, L_0x7fa514f63320;
L_0x7fa514c36d80 .delay 1 (10,10,10) L_0x7fa514c36d80/d;
L_0x7fa514c36d80/d .functor MUXZ 1, L_0x7fa514f633b0, L_0x7fa514f63368, L_0x7fa514c36c90, C4<>;
L_0x7fa514c36fa0 .part L_0x7fa514c36190, 24, 8;
L_0x7fa514c37090 .concat [ 8 24 0 0], L_0x7fa514c36fa0, L_0x7fa514f633f8;
L_0x7fa514c37170 .cmp/eq 32, L_0x7fa514c37090, L_0x7fa514f63440;
L_0x7fa514c372f0 .part L_0x7fa514c36190, 24, 8;
L_0x7fa514c37390 .concat [ 8 24 0 0], L_0x7fa514c372f0, L_0x7fa514f63488;
L_0x7fa514c37600 .cmp/eq 32, L_0x7fa514c37390, L_0x7fa514f634d0;
L_0x7fa514c37820 .part L_0x7fa514c36190, 16, 3;
L_0x7fa514c379c0 .part L_0x7fa514c36190, 8, 3;
L_0x7fa514c37a80 .part L_0x7fa514c36190, 0, 3;
L_0x7fa514c393d0 .part L_0x7fa514c36190, 24, 8;
L_0x7fa514c39470 .concat [ 8 24 0 0], L_0x7fa514c393d0, L_0x7fa514f63560;
L_0x7fa514c39630 .cmp/eq 32, L_0x7fa514c39470, L_0x7fa514f635a8;
L_0x7fa514c39710 .part L_0x7fa514c36190, 24, 8;
L_0x7fa514c39550 .concat [ 8 24 0 0], L_0x7fa514c39710, L_0x7fa514f635f0;
L_0x7fa514c398e0 .cmp/eq 32, L_0x7fa514c39550, L_0x7fa514f63638;
L_0x7fa514c39b90 .part L_0x7fa514c36190, 24, 8;
L_0x7fa514c39c30 .concat [ 8 24 0 0], L_0x7fa514c39b90, L_0x7fa514f63680;
L_0x7fa514c39a20 .cmp/eq 32, L_0x7fa514c39c30, L_0x7fa514f636c8;
L_0x7fa514c39f50 .delay 1 (10,10,10) L_0x7fa514c39f50/d;
L_0x7fa514c39f50/d .functor MUXZ 1, L_0x7fa514f63758, L_0x7fa514f63710, L_0x7fa514c39e60, C4<>;
L_0x7fa514c3a1b0 .part L_0x7fa514c36190, 24, 8;
L_0x7fa514c3a250 .concat [ 8 24 0 0], L_0x7fa514c3a1b0, L_0x7fa514f637a0;
L_0x7fa514c3a030 .cmp/eq 32, L_0x7fa514c3a250, L_0x7fa514f637e8;
L_0x7fa514c3a4a0 .part L_0x7fa514c36190, 24, 8;
L_0x7fa514c3a640 .concat [ 8 24 0 0], L_0x7fa514c3a4a0, L_0x7fa514f63830;
L_0x7fa514c3a330 .cmp/eq 32, L_0x7fa514c3a640, L_0x7fa514f63878;
L_0x7fa514c37500 .delay 1 (10,10,10) L_0x7fa514c37500/d;
L_0x7fa514c37500/d .functor MUXZ 1, L_0x7fa514f63908, L_0x7fa514f638c0, L_0x7fa514c3a540, C4<>;
L_0x7fa514c3ac10 .functor MUXZ 8, v0x7fa514d258b0_0, v0x7fa514d21770_0, L_0x7fa514c37500, C4<>;
L_0x7fa514c3a7c0 .part L_0x7fa514c36190, 0, 8;
S_0x7fa514d23510 .scope module, "alu_" "alu" 2 242, 5 4 0, S_0x7fa514d23100;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x7fa514d25690_0 .net "DATA1", 7 0, v0x7fa514d270d0_0;  alias, 1 drivers
v0x7fa514d257a0_0 .net "DATA2", 7 0, v0x7fa514d28270_0;  1 drivers
v0x7fa514d258b0_0 .var "RESULT", 7 0;
v0x7fa514d25940_0 .net "SELECT", 2 0, v0x7fa514d289b0_0;  1 drivers
v0x7fa514d259d0_0 .net "ZERO", 0 0, L_0x7fa514c39180;  alias, 1 drivers
v0x7fa514d25aa0_0 .net "add_o", 7 0, L_0x7fa514c37e90;  1 drivers
v0x7fa514d25b30_0 .net "and_o", 7 0, L_0x7fa514c38150;  1 drivers
v0x7fa514d25bc0_0 .net "forward_o", 7 0, L_0x7fa514c37d50;  1 drivers
v0x7fa514d25c70_0 .net "or_o", 7 0, L_0x7fa514c38390;  1 drivers
E_0x7fa514d23770/0 .event edge, v0x7fa514d25940_0, v0x7fa514d24810_0, v0x7fa514d24020_0, v0x7fa514d23b80_0;
E_0x7fa514d23770/1 .event edge, v0x7fa514d243f0_0;
E_0x7fa514d23770 .event/or E_0x7fa514d23770/0, E_0x7fa514d23770/1;
S_0x7fa514d237e0 .scope module, "add_" "ADD" 5 16, 5 68 0, S_0x7fa514d23510;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fa514d23a10_0 .net "DATA1", 7 0, v0x7fa514d270d0_0;  alias, 1 drivers
v0x7fa514d23ae0_0 .net "DATA2", 7 0, v0x7fa514d28270_0;  alias, 1 drivers
v0x7fa514d23b80_0 .net "RESULT", 7 0, L_0x7fa514c37e90;  alias, 1 drivers
L_0x7fa514c37e90 .delay 8 (20,20,20) L_0x7fa514c37e90/d;
L_0x7fa514c37e90/d .arith/sum 8, v0x7fa514d270d0_0, v0x7fa514d28270_0;
S_0x7fa514d23c90 .scope module, "and_" "AND" 5 17, 5 77 0, S_0x7fa514d23510;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fa514c38150/d .functor AND 8, v0x7fa514d270d0_0, v0x7fa514d28270_0, C4<11111111>, C4<11111111>;
L_0x7fa514c38150 .delay 8 (10,10,10) L_0x7fa514c38150/d;
v0x7fa514d23ea0_0 .net "DATA1", 7 0, v0x7fa514d270d0_0;  alias, 1 drivers
v0x7fa514d23f80_0 .net "DATA2", 7 0, v0x7fa514d28270_0;  alias, 1 drivers
v0x7fa514d24020_0 .net "RESULT", 7 0, L_0x7fa514c38150;  alias, 1 drivers
S_0x7fa514d24120 .scope module, "forward" "FORWARD" 5 15, 5 59 0, S_0x7fa514d23510;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fa514c37d50/d .functor BUFZ 8, v0x7fa514d28270_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fa514c37d50 .delay 8 (10,10,10) L_0x7fa514c37d50/d;
v0x7fa514d24300_0 .net "DATA2", 7 0, v0x7fa514d28270_0;  alias, 1 drivers
v0x7fa514d243f0_0 .net "RESULT", 7 0, L_0x7fa514c37d50;  alias, 1 drivers
S_0x7fa514d244b0 .scope module, "or_" "OR" 5 18, 5 85 0, S_0x7fa514d23510;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fa514c38390/d .functor OR 8, v0x7fa514d270d0_0, v0x7fa514d28270_0, C4<00000000>, C4<00000000>;
L_0x7fa514c38390 .delay 8 (10,10,10) L_0x7fa514c38390/d;
v0x7fa514d246d0_0 .net "DATA1", 7 0, v0x7fa514d270d0_0;  alias, 1 drivers
v0x7fa514d24770_0 .net "DATA2", 7 0, v0x7fa514d28270_0;  alias, 1 drivers
v0x7fa514d24810_0 .net "RESULT", 7 0, L_0x7fa514c38390;  alias, 1 drivers
S_0x7fa514d24920 .scope module, "zero_m" "ZERO_MODULE" 5 24, 5 97 0, S_0x7fa514d23510;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "RESULT"
    .port_info 1 /OUTPUT 1 "ZERO"
L_0x7fa514c38510 .functor OR 1, L_0x7fa514c38650, L_0x7fa514c38730, C4<0>, C4<0>;
L_0x7fa514c387d0 .functor OR 1, L_0x7fa514c38510, L_0x7fa514c38880, C4<0>, C4<0>;
L_0x7fa514c38960 .functor OR 1, L_0x7fa514c387d0, L_0x7fa514c38a30, C4<0>, C4<0>;
L_0x7fa514c38c10 .functor OR 1, L_0x7fa514c38960, L_0x7fa514c38ce0, C4<0>, C4<0>;
L_0x7fa514c38df0 .functor OR 1, L_0x7fa514c38c10, L_0x7fa514c38ed0, C4<0>, C4<0>;
L_0x7fa514c38fb0 .functor OR 1, L_0x7fa514c38df0, L_0x7fa514c39060, C4<0>, C4<0>;
L_0x7fa514c39180 .functor NOR 1, L_0x7fa514c38fb0, L_0x7fa514c392f0, C4<0>, C4<0>;
v0x7fa514d24b40_0 .net "RESULT", 7 0, v0x7fa514d258b0_0;  alias, 1 drivers
v0x7fa514d24be0_0 .net "ZERO", 0 0, L_0x7fa514c39180;  alias, 1 drivers
v0x7fa514d24c70_0 .net *"_s10", 0 0, L_0x7fa514c38a30;  1 drivers
v0x7fa514d24d30_0 .net *"_s13", 0 0, L_0x7fa514c38ce0;  1 drivers
v0x7fa514d24de0_0 .net *"_s16", 0 0, L_0x7fa514c38ed0;  1 drivers
v0x7fa514d24ed0_0 .net *"_s19", 0 0, L_0x7fa514c39060;  1 drivers
v0x7fa514d24f80_0 .net *"_s2", 0 0, L_0x7fa514c38650;  1 drivers
v0x7fa514d25030_0 .net *"_s22", 0 0, L_0x7fa514c392f0;  1 drivers
v0x7fa514d250e0_0 .net *"_s4", 0 0, L_0x7fa514c38730;  1 drivers
v0x7fa514d251f0_0 .net *"_s7", 0 0, L_0x7fa514c38880;  1 drivers
v0x7fa514d252a0_0 .net "a", 0 0, L_0x7fa514c38510;  1 drivers
v0x7fa514d25340_0 .net "b", 0 0, L_0x7fa514c387d0;  1 drivers
v0x7fa514d253e0_0 .net "c", 0 0, L_0x7fa514c38960;  1 drivers
v0x7fa514d25480_0 .net "d", 0 0, L_0x7fa514c38c10;  1 drivers
v0x7fa514d25520_0 .net "e", 0 0, L_0x7fa514c38df0;  1 drivers
v0x7fa514d255c0_0 .net "f", 0 0, L_0x7fa514c38fb0;  1 drivers
L_0x7fa514c38650 .part v0x7fa514d258b0_0, 0, 1;
L_0x7fa514c38730 .part v0x7fa514d258b0_0, 1, 1;
L_0x7fa514c38880 .part v0x7fa514d258b0_0, 2, 1;
L_0x7fa514c38a30 .part v0x7fa514d258b0_0, 3, 1;
L_0x7fa514c38ce0 .part v0x7fa514d258b0_0, 4, 1;
L_0x7fa514c38ed0 .part v0x7fa514d258b0_0, 5, 1;
L_0x7fa514c39060 .part v0x7fa514d258b0_0, 6, 1;
L_0x7fa514c392f0 .part v0x7fa514d258b0_0, 7, 1;
S_0x7fa514d25dd0 .scope module, "extend_bits_m" "EXTEND_BITS" 2 31, 2 334 0, S_0x7fa514d23100;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "Offset"
    .port_info 1 /OUTPUT 32 "Extended_Val"
v0x7fa514d25fe0_0 .var "Extended_Val", 31 0;
v0x7fa514d260a0_0 .net "Offset", 7 0, L_0x7fa514c364b0;  1 drivers
E_0x7fa514d25f90 .event edge, v0x7fa514d260a0_0;
S_0x7fa514d26180 .scope module, "jump_target_adder_m" "JUMP_TARGET_ADDER" 2 37, 2 323 0, S_0x7fa514d23100;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "PC_Reg"
    .port_info 1 /INPUT 32 "Extended_Val"
    .port_info 2 /OUTPUT 32 "Jump_Target"
v0x7fa514d263c0_0 .net "Extended_Val", 31 0, v0x7fa514d25fe0_0;  alias, 1 drivers
v0x7fa514d26470_0 .net "Jump_Target", 31 0, L_0x7fa514c36550;  alias, 1 drivers
v0x7fa514d26510_0 .net "PC_Reg", 31 0, v0x7fa514d26920_0;  alias, 1 drivers
L_0x7fa514c36550 .delay 32 (20,20,20) L_0x7fa514c36550/d;
L_0x7fa514c36550/d .arith/sum 32, v0x7fa514d26920_0, v0x7fa514d25fe0_0;
S_0x7fa514d26620 .scope module, "pc_adder" "PC_Adder" 2 23, 2 301 0, S_0x7fa514d23100;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "PC_Reg"
    .port_info 1 /INPUT 32 "PC"
v0x7fa514d26860_0 .net "PC", 31 0, v0x7fa514d284d0_0;  alias, 1 drivers
v0x7fa514d26920_0 .var "PC_Reg", 31 0;
v0x7fa514d269c0_0 .var *"_s0", 31 0; Local signal
E_0x7fa514d26810 .event edge, v0x7fa514d26860_0;
S_0x7fa514d26aa0 .scope module, "reg_f" "reg_file" 2 205, 6 3 0, S_0x7fa514d23100;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
    .port_info 9 /INPUT 1 "BUSY_WAIT"
v0x7fa514d26e00_0 .net "BUSY_WAIT", 0 0, v0x7fa514d20520_0;  alias, 1 drivers
v0x7fa514d26ec0_0 .net "CLK", 0 0, v0x7fa51682ef00_0;  alias, 1 drivers
v0x7fa514d26f90_0 .net "IN", 7 0, L_0x7fa514c3ac10;  alias, 1 drivers
v0x7fa514d27020_0 .net "INADDRESS", 2 0, L_0x7fa514c37820;  1 drivers
v0x7fa514d270d0_0 .var "OUT1", 7 0;
v0x7fa514d271b0_0 .net "OUT1ADDRESS", 2 0, L_0x7fa514c379c0;  1 drivers
v0x7fa514d27260_0 .var "OUT2", 7 0;
v0x7fa514d27310_0 .net "OUT2ADDRESS", 2 0, L_0x7fa514c37a80;  1 drivers
v0x7fa514d273c0_0 .net "RESET", 0 0, v0x7fa51682f640_0;  alias, 1 drivers
v0x7fa514d274d0_0 .net "WRITE", 0 0, v0x7fa514d28ca0_0;  1 drivers
v0x7fa514d27560_0 .var/i "i", 31 0;
v0x7fa514d27600_0 .var/i "idx", 31 0;
v0x7fa514d276b0 .array "registers", 0 7, 7 0;
E_0x7fa514d26dd0 .event edge, v0x7fa514d274d0_0, v0x7fa514d21820_0, v0x7fa514d27310_0, v0x7fa514d271b0_0;
S_0x7fa514d27840 .scope module, "two_comp" "TWO_COMP" 2 216, 2 312 0, S_0x7fa514d23100;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "COMP_INPUT"
    .port_info 1 /OUTPUT 8 "COMP_OUTPUT"
L_0x7fa514c37490 .functor NOT 8, v0x7fa514d27260_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa514d279d0_0 .net "COMP_INPUT", 7 0, v0x7fa514d27260_0;  alias, 1 drivers
v0x7fa514d27a90_0 .net "COMP_OUTPUT", 7 0, L_0x7fa514c37c10;  alias, 1 drivers
v0x7fa514d27b30_0 .net *"_s0", 7 0, L_0x7fa514c37490;  1 drivers
L_0x7fa514f63518 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fa514d27bf0_0 .net/2u *"_s2", 7 0, L_0x7fa514f63518;  1 drivers
L_0x7fa514c37c10 .delay 8 (10,10,10) L_0x7fa514c37c10/d;
L_0x7fa514c37c10/d .arith/sum 8, L_0x7fa514c37490, L_0x7fa514f63518;
    .scope S_0x7fa514d26620;
T_0 ;
    %wait E_0x7fa514d26810;
    %load/vec4 v0x7fa514d26860_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fa514d269c0_0, 0, 32;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa514d269c0_0;
    %store/vec4 v0x7fa514d26920_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa514d25dd0;
T_1 ;
    %wait E_0x7fa514d25f90;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa514d25fe0_0, 4, 2;
    %load/vec4 v0x7fa514d260a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa514d25fe0_0, 4, 8;
    %load/vec4 v0x7fa514d260a0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa514d25fe0_0, 4, 22;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 4194303, 0, 22;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa514d25fe0_0, 4, 22;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa514d26aa0;
T_2 ;
    %vpi_call 6 19 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 6 20 "$monitor", "%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d,\011%d", $time, &A<v0x7fa514d276b0, 0>, &A<v0x7fa514d276b0, 1>, &A<v0x7fa514d276b0, 2>, &A<v0x7fa514d276b0, 3>, &A<v0x7fa514d276b0, 4>, &A<v0x7fa514d276b0, 5>, &A<v0x7fa514d276b0, 6>, &A<v0x7fa514d276b0, 7> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa514d27600_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fa514d27600_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %vpi_call 6 22 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fa514d276b0, v0x7fa514d27600_0 > {0 0 0};
    %load/vec4 v0x7fa514d27600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa514d27600_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x7fa514d26aa0;
T_3 ;
    %wait E_0x7fa514d1e5f0;
    %load/vec4 v0x7fa514d273c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa514d27560_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fa514d27560_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fa514d27560_0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v0x7fa514d276b0, 0, 4;
    %load/vec4 v0x7fa514d27560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa514d27560_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0x7fa514d273c0_0;
    %nor/r;
    %load/vec4 v0x7fa514d274d0_0;
    %and;
    %load/vec4 v0x7fa514d26e00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 10, 0;
    %load/vec4 v0x7fa514d26f90_0;
    %load/vec4 v0x7fa514d27020_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d276b0, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa514d26aa0;
T_4 ;
    %wait E_0x7fa514d26dd0;
    %load/vec4 v0x7fa514d274d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fa514d271b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d276b0, 4;
    %assign/vec4 v0x7fa514d270d0_0, 20;
    %load/vec4 v0x7fa514d27310_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d276b0, 4;
    %assign/vec4 v0x7fa514d27260_0, 20;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa514d23510;
T_5 ;
    %wait E_0x7fa514d23770;
    %load/vec4 v0x7fa514d25940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7fa514d25bc0_0;
    %store/vec4 v0x7fa514d258b0_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x7fa514d25aa0_0;
    %store/vec4 v0x7fa514d258b0_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x7fa514d25b30_0;
    %store/vec4 v0x7fa514d258b0_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x7fa514d25c70_0;
    %store/vec4 v0x7fa514d258b0_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa514d23100;
T_6 ;
    %wait E_0x7fa514d1e5f0;
    %load/vec4 v0x7fa514d28790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa514d284d0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fa514d27cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x7fa514d28b80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %delay 10, 0;
    %load/vec4 v0x7fa514d28570_0;
    %store/vec4 v0x7fa514d284d0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %delay 10, 0;
    %load/vec4 v0x7fa514d28120_0;
    %store/vec4 v0x7fa514d284d0_0, 0, 32;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa514d23100;
T_7 ;
    %wait E_0x7fa514d1e220;
    %load/vec4 v0x7fa514d28090_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %jmp T_7.11;
T_7.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.1 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.6 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa514d289b0_0, 10;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa514d23100;
T_8 ;
    %wait E_0x7fa514d1e5f0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d28ca0_0, 0, 1;
    %delay 40, 0;
    %load/vec4 v0x7fa51682ecc0_0;
    %load/vec4 v0x7fa51682ed50_0;
    %or;
    %load/vec4 v0x7fa514d28090_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fa514d28090_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %inv;
    %store/vec4 v0x7fa514d28ca0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa514d23100;
T_9 ;
    %wait E_0x7fa514d234c0;
    %load/vec4 v0x7fa514d28a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7fa514d28430_0;
    %store/vec4 v0x7fa514d281d0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fa514d27e40_0;
    %store/vec4 v0x7fa514d281d0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa514d23100;
T_10 ;
    %wait E_0x7fa514d23450;
    %load/vec4 v0x7fa514d28af0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fa514d28090_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fa514d28270_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fa514d281d0_0;
    %store/vec4 v0x7fa514d28270_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fa514d23100;
T_11 ;
    %wait E_0x7fa514d23410;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d286e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d28d30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa514d23100;
T_12 ;
    %wait E_0x7fa514d1e220;
    %load/vec4 v0x7fa514d28090_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa514d28090_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa514d286e0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d286e0_0, 0, 1;
T_12.1 ;
    %load/vec4 v0x7fa514d28090_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa514d28090_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa514d28d30_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d28d30_0, 0, 1;
T_12.3 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa514d21f00;
T_13 ;
    %vpi_call 4 28 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa514d22a10_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fa514d22a10_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 4 31 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fa514d22aa0, v0x7fa514d22a10_0 > {0 0 0};
    %load/vec4 v0x7fa514d22a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa514d22a10_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x7fa514d21f00;
T_14 ;
    %wait E_0x7fa514d22120;
    %load/vec4 v0x7fa514d22b40_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa514d22ed0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_14.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.1, 9;
T_14.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.1, 9;
 ; End of false expr.
    %blend;
T_14.1;
    %pad/s 1;
    %store/vec4 v0x7fa514d22860_0, 0, 1;
    %load/vec4 v0x7fa514d22b40_0;
    %load/vec4 v0x7fa514d22ed0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %pad/s 1;
    %store/vec4 v0x7fa514d22bf0_0, 0, 1;
    %load/vec4 v0x7fa514d22b40_0;
    %nor/r;
    %load/vec4 v0x7fa514d22ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %pad/s 1;
    %store/vec4 v0x7fa514d22f60_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa514d21f00;
T_15 ;
    %wait E_0x7fa514d1e5f0;
    %load/vec4 v0x7fa514d22bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fa514d22730_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d22aa0, 4;
    %store/vec4 v0x7fa514d22210_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa514d22210_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa514d22c80_0, 4, 8;
    %load/vec4 v0x7fa514d22730_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d22aa0, 4;
    %store/vec4 v0x7fa514d222c0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa514d222c0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa514d22c80_0, 4, 8;
    %load/vec4 v0x7fa514d22730_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d22aa0, 4;
    %store/vec4 v0x7fa514d22380_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa514d22380_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa514d22c80_0, 4, 8;
    %load/vec4 v0x7fa514d22730_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d22aa0, 4;
    %store/vec4 v0x7fa514d22430_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa514d22430_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa514d22c80_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d22860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d22bf0_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x7fa514d22f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7fa514d22ff0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fa514d22520_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa514d22520_0;
    %load/vec4 v0x7fa514d22730_0;
    %concati/vec4 0, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d22aa0, 4, 0;
    %load/vec4 v0x7fa514d22ff0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fa514d225d0_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa514d225d0_0;
    %load/vec4 v0x7fa514d22730_0;
    %concati/vec4 1, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d22aa0, 4, 0;
    %load/vec4 v0x7fa514d22ff0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fa514d22680_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa514d22680_0;
    %load/vec4 v0x7fa514d22730_0;
    %concati/vec4 2, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d22aa0, 4, 0;
    %load/vec4 v0x7fa514d22ff0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fa514d22150_0, 0, 8;
    %pushi/vec4 400, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fa514d22150_0;
    %load/vec4 v0x7fa514d22730_0;
    %concati/vec4 3, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d22aa0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d22860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d22f60_0, 0, 1;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fa514d21f00;
T_16 ;
    %wait E_0x7fa514d1e260;
    %load/vec4 v0x7fa514d22e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa514d22980_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fa514d22980_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fa514d22980_0;
    %store/vec4a v0x7fa514d22aa0, 4, 0;
    %load/vec4 v0x7fa514d22980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa514d22980_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d22860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d22bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d22f60_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fa514d1de70;
T_17 ;
    %vpi_call 3 9 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa514d20f80_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7fa514d20f80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_17.1, 5;
    %vpi_call 3 11 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fa514d207e0, v0x7fa514d20f80_0 > {0 0 0};
    %load/vec4 v0x7fa514d20f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa514d20f80_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x7fa514d1de70;
T_18 ;
    %wait E_0x7fa514d1e630;
    %load/vec4 v0x7fa514d21580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %delay 10, 0;
    %load/vec4 v0x7fa514d205c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fa514d21770_0, 0, 8;
    %jmp T_18.4;
T_18.1 ;
    %delay 10, 0;
    %load/vec4 v0x7fa514d205c0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7fa514d21770_0, 0, 8;
    %jmp T_18.4;
T_18.2 ;
    %delay 10, 0;
    %load/vec4 v0x7fa514d205c0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7fa514d21770_0, 0, 8;
    %jmp T_18.4;
T_18.3 ;
    %delay 10, 0;
    %load/vec4 v0x7fa514d205c0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7fa514d21770_0, 0, 8;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fa514d1de70;
T_19 ;
    %wait E_0x7fa514d1e5f0;
    %load/vec4 v0x7fa514d216d0_0;
    %load/vec4 v0x7fa514d20d30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d216d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d20520_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fa514d21c90_0;
    %load/vec4 v0x7fa514d20d30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d20520_0, 0, 1;
    %load/vec4 v0x7fa514d21580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %jmp T_19.8;
T_19.4 ;
    %delay 10, 0;
    %load/vec4 v0x7fa514d21d20_0;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fa514d207e0, 4, 5;
    %jmp T_19.8;
T_19.5 ;
    %delay 10, 0;
    %load/vec4 v0x7fa514d21d20_0;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fa514d207e0, 4, 5;
    %jmp T_19.8;
T_19.6 ;
    %delay 10, 0;
    %load/vec4 v0x7fa514d21d20_0;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fa514d207e0, 4, 5;
    %jmp T_19.8;
T_19.7 ;
    %delay 10, 0;
    %load/vec4 v0x7fa514d21d20_0;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x7fa514d207e0, 4, 5;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d20aa0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d206d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d21c90_0, 0, 1;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fa514d1de70;
T_20 ;
    %wait E_0x7fa514d1e590;
    %load/vec4 v0x7fa514d21630_0;
    %load/vec4 v0x7fa514d21c00_0;
    %or;
    %store/vec4 v0x7fa514d20520_0, 0, 1;
    %load/vec4 v0x7fa514d21630_0;
    %load/vec4 v0x7fa514d21c00_0;
    %nor/r;
    %and;
    %store/vec4 v0x7fa514d216d0_0, 0, 1;
    %load/vec4 v0x7fa514d21630_0;
    %nor/r;
    %load/vec4 v0x7fa514d21c00_0;
    %and;
    %store/vec4 v0x7fa514d21c90_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fa514d1de70;
T_21 ;
    %wait E_0x7fa514d1e440;
    %load/vec4 v0x7fa514d216d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa514d21c90_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.0, 9;
    %load/vec4 v0x7fa514d20470_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x7fa514d21030_0, 10;
    %load/vec4 v0x7fa514d20470_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d207e0, 4;
    %assign/vec4 v0x7fa514d205c0_0, 10;
    %load/vec4 v0x7fa514d20470_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d20940, 4;
    %assign/vec4 v0x7fa514d21970_0, 10;
    %load/vec4 v0x7fa514d20470_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d206d0, 4;
    %assign/vec4 v0x7fa514d20c90_0, 10;
    %load/vec4 v0x7fa514d20470_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7fa514d20aa0, 4;
    %assign/vec4 v0x7fa514d20e80_0, 10;
    %load/vec4 v0x7fa514d20470_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x7fa514d21580_0, 10;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fa514d1de70;
T_22 ;
    %wait E_0x7fa514d1e3e0;
    %load/vec4 v0x7fa514d218c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x7fa514d21630_0;
    %load/vec4 v0x7fa514d21c00_0;
    %or;
    %load/vec4 v0x7fa514d20c90_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fa514d20d30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa514d214d0_0, 0, 3;
    %jmp T_22.6;
T_22.5 ;
    %load/vec4 v0x7fa514d21630_0;
    %load/vec4 v0x7fa514d21c00_0;
    %or;
    %load/vec4 v0x7fa514d20c90_0;
    %and;
    %load/vec4 v0x7fa514d20d30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa514d214d0_0, 0, 3;
    %jmp T_22.8;
T_22.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa514d214d0_0, 0, 3;
T_22.8 ;
T_22.6 ;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x7fa514d21190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa514d214d0_0, 0, 3;
    %jmp T_22.10;
T_22.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa514d214d0_0, 0, 3;
T_22.10 ;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x7fa514d21190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa514d214d0_0, 0, 3;
    %jmp T_22.12;
T_22.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa514d214d0_0, 0, 3;
T_22.12 ;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa514d214d0_0, 0, 3;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fa514d1de70;
T_23 ;
    %wait E_0x7fa514d1d280;
    %load/vec4 v0x7fa514d218c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d21230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d21380_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fa514d210e0_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fa514d21420_0, 0, 32;
    %jmp T_23.4;
T_23.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa514d21230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d21380_0, 0, 1;
    %load/vec4 v0x7fa514d21970_0;
    %load/vec4 v0x7fa514d21030_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa514d210e0_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fa514d21420_0, 0, 32;
    %jmp T_23.4;
T_23.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d21230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa514d21380_0, 0, 1;
    %load/vec4 v0x7fa514d21970_0;
    %load/vec4 v0x7fa514d21030_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa514d210e0_0, 0, 6;
    %load/vec4 v0x7fa514d205c0_0;
    %store/vec4 v0x7fa514d21420_0, 0, 32;
    %jmp T_23.4;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d21230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d21380_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v0x7fa514d210e0_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fa514d21420_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v0x7fa514d212d0_0;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d207e0, 4, 0;
    %load/vec4 v0x7fa514d20470_0;
    %parti/s 3, 5, 4;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d20940, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d20aa0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fa514d21030_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7fa514d206d0, 4, 0;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fa514d1de70;
T_24 ;
    %wait E_0x7fa514d11330;
    %load/vec4 v0x7fa514d21820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa514d218c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa514d20520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa514d20dd0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x7fa514d20dd0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fa514d20dd0_0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v0x7fa514d207e0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fa514d20dd0_0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v0x7fa514d206d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fa514d20dd0_0;
    %ix/load 4, 10, 0; Constant delay
    %assign/vec4/a/d v0x7fa514d20aa0, 0, 4;
    %load/vec4 v0x7fa514d20dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa514d20dd0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fa514d214d0_0;
    %store/vec4 v0x7fa514d218c0_0, 0, 3;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fa514d1dd10;
T_25 ;
    %vpi_call 2 382 "$readmemb", "instr_mem.mem", v0x7fa5168306a0 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x7fa514d1dd10;
T_26 ;
    %vpi_call 2 416 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 417 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa514d23100 {0 0 0};
    %vpi_call 2 418 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa514d21f00 {0 0 0};
    %vpi_call 2 419 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa514d1de70 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 423 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x7fa514d1dd10;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa51682ef00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa51682f640_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa51682f640_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x7fa514d1dd10;
T_28 ;
    %delay 40, 0;
    %load/vec4 v0x7fa51682ef00_0;
    %inv;
    %store/vec4 v0x7fa51682ef00_0, 0, 1;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Part3.v";
    "./d_cache.v";
    "./data_memory.v";
    "./Part1.v";
    "./Part2.v";
