# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../../OV7670_VGA.srcs/sources_1/new" --include "../../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../../OV7670_VGA.srcs/sources_1/ip/clk_wiz_0_1" --include "C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"sim_ov7670vga_time_synth.v" \
"../../../../../OV7670_VGA.srcs/sim_1/new/sim_ov7670vga.v" \

# Do not sort compile order
nosort
