Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 10 15:47:46 2020
| Host         : DESKTOP-3H7BMI4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 874 register/latch pins with no clock driven by root clock pin: clk_100 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: db (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pb (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: nolabel_line53/clk_1m_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line65/nolabel_line44/s0/temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.966        0.000                      0                    6        0.250        0.000                      0                    6        3.000        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
nolabel_line49/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1         {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line49/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1              17.966        0.000                      0                    6        0.250        0.000                      0                    6        9.500        0.000                       0                     8  
  clkfbout_clk_wiz_1                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line49/inst/clk_in1
  To Clock:  nolabel_line49/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line49/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line49/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       17.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.966ns  (required time - arrival time)
  Source:                 nolabel_line53/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.718ns (36.229%)  route 1.264ns (63.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.809     1.809    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.623     1.625    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.419     2.044 r  nolabel_line53/clk_cnt_reg[0]/Q
                         net (fo=5, routed)           1.264     3.308    nolabel_line53/clk_cnt_reg_n_0_[0]
    SLICE_X52Y96         LUT5 (Prop_lut5_I2_O)        0.299     3.607 r  nolabel_line53/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.607    nolabel_line53/clk_cnt[2]_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.683    21.683    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.501    21.504    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[2]/C
                         clock pessimism              0.121    21.625    
                         clock uncertainty           -0.084    21.542    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.031    21.573    nolabel_line53/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.573    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 17.966    

Slack (MET) :             17.980ns  (required time - arrival time)
  Source:                 nolabel_line53/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.748ns (37.180%)  route 1.264ns (62.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.809     1.809    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.623     1.625    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.419     2.044 r  nolabel_line53/clk_cnt_reg[0]/Q
                         net (fo=5, routed)           1.264     3.308    nolabel_line53/clk_cnt_reg_n_0_[0]
    SLICE_X52Y96         LUT5 (Prop_lut5_I2_O)        0.329     3.637 r  nolabel_line53/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.637    nolabel_line53/clk_cnt[3]_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.683    21.683    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.501    21.504    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[3]/C
                         clock pessimism              0.121    21.625    
                         clock uncertainty           -0.084    21.542    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.075    21.617    nolabel_line53/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.617    
                         arrival time                          -3.637    
  -------------------------------------------------------------------
                         slack                                 17.980    

Slack (MET) :             18.327ns  (required time - arrival time)
  Source:                 nolabel_line53/clk_1m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_1m_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.580ns (35.829%)  route 1.039ns (64.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.809     1.809    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.623     1.625    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_1m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     2.081 r  nolabel_line53/clk_1m_reg/Q
                         net (fo=2, routed)           1.039     3.120    nolabel_line53/clk_1m_reg_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     3.244 r  nolabel_line53/clk_1m_i_1/O
                         net (fo=1, routed)           0.000     3.244    nolabel_line53/clk_1m_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_1m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.683    21.683    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.501    21.504    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_1m_reg/C
                         clock pessimism              0.121    21.625    
                         clock uncertainty           -0.084    21.542    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.029    21.571    nolabel_line53/clk_1m_reg
  -------------------------------------------------------------------
                         required time                         21.571    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                 18.327    

Slack (MET) :             18.327ns  (required time - arrival time)
  Source:                 nolabel_line53/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.718ns (44.303%)  route 0.903ns (55.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.809     1.809    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.623     1.625    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.419     2.044 r  nolabel_line53/clk_cnt_reg[0]/Q
                         net (fo=5, routed)           0.903     2.947    nolabel_line53/clk_cnt_reg_n_0_[0]
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.299     3.246 r  nolabel_line53/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.246    nolabel_line53/p_0_in__0[1]
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.683    21.683    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.501    21.504    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[1]/C
                         clock pessimism              0.121    21.625    
                         clock uncertainty           -0.084    21.542    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.031    21.573    nolabel_line53/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.573    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                 18.327    

Slack (MET) :             18.343ns  (required time - arrival time)
  Source:                 nolabel_line53/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.746ns (45.249%)  route 0.903ns (54.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.809     1.809    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.623     1.625    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.419     2.044 r  nolabel_line53/clk_cnt_reg[0]/Q
                         net (fo=5, routed)           0.903     2.947    nolabel_line53/clk_cnt_reg_n_0_[0]
    SLICE_X52Y96         LUT5 (Prop_lut5_I2_O)        0.327     3.274 r  nolabel_line53/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.274    nolabel_line53/p_0_in__0[4]
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.683    21.683    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.501    21.504    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[4]/C
                         clock pessimism              0.121    21.625    
                         clock uncertainty           -0.084    21.542    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.075    21.617    nolabel_line53/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.617    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                 18.343    

Slack (MET) :             18.385ns  (required time - arrival time)
  Source:                 nolabel_line53/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.746ns (46.454%)  route 0.860ns (53.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.809     1.809    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.623     1.625    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.419     2.044 f  nolabel_line53/clk_cnt_reg[0]/Q
                         net (fo=5, routed)           0.860     2.904    nolabel_line53/clk_cnt_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.327     3.231 r  nolabel_line53/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.231    nolabel_line53/p_0_in__0[0]
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         1.683    21.683    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.003 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           1.501    21.504    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[0]/C
                         clock pessimism              0.121    21.625    
                         clock uncertainty           -0.084    21.542    
    SLICE_X52Y96         FDCE (Setup_fdce_C_D)        0.075    21.617    nolabel_line53/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.617    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 18.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 nolabel_line53/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.229ns (64.125%)  route 0.128ns (35.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.624     0.624    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.562     0.564    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     0.692 f  nolabel_line53/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.128     0.820    nolabel_line53/clk_cnt_reg__0[3]
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.101     0.921 r  nolabel_line53/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.921    nolabel_line53/p_0_in__0[0]
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.898     0.898    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832     0.834    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.107     0.671    nolabel_line53/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line53/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.230ns (64.046%)  route 0.129ns (35.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.624     0.624    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.562     0.564    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     0.692 r  nolabel_line53/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.129     0.821    nolabel_line53/clk_cnt_reg__0[3]
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.102     0.923 r  nolabel_line53/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.923    nolabel_line53/p_0_in__0[4]
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.898     0.898    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832     0.834    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[4]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.107     0.671    nolabel_line53/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line53/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.232ns (62.852%)  route 0.137ns (37.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.624     0.624    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.562     0.564    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     0.692 f  nolabel_line53/clk_cnt_reg[4]/Q
                         net (fo=6, routed)           0.137     0.829    nolabel_line53/clk_cnt_reg__0[4]
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.104     0.933 r  nolabel_line53/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.933    nolabel_line53/clk_cnt[3]_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.898     0.898    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832     0.834    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[3]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.107     0.671    nolabel_line53/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line53/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_1m_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.226ns (63.821%)  route 0.128ns (36.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.624     0.624    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.562     0.564    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     0.692 r  nolabel_line53/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.128     0.820    nolabel_line53/clk_cnt_reg__0[3]
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.098     0.918 r  nolabel_line53/clk_1m_i_1/O
                         net (fo=1, routed)           0.000     0.918    nolabel_line53/clk_1m_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_1m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.898     0.898    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832     0.834    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_1m_reg/C
                         clock pessimism             -0.270     0.564    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.091     0.655    nolabel_line53/clk_1m_reg
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line53/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.641%)  route 0.129ns (36.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.624     0.624    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.562     0.564    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     0.692 f  nolabel_line53/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.129     0.821    nolabel_line53/clk_cnt_reg__0[3]
    SLICE_X52Y96         LUT4 (Prop_lut4_I3_O)        0.098     0.919 r  nolabel_line53/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.919    nolabel_line53/p_0_in__0[1]
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.898     0.898    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832     0.834    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[1]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.092     0.656    nolabel_line53/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line53/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line53/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.624     0.624    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.562     0.564    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.128     0.692 f  nolabel_line53/clk_cnt_reg[4]/Q
                         net (fo=6, routed)           0.137     0.829    nolabel_line53/clk_cnt_reg__0[4]
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.098     0.927 r  nolabel_line53/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.927    nolabel_line53/clk_cnt[2]_i_1_n_0
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=875, routed)         0.898     0.898    nolabel_line49/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    nolabel_line49/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line49/inst/clkout1_buf/O
                         net (fo=6, routed)           0.832     0.834    nolabel_line53/CLK
    SLICE_X52Y96         FDCE                                         r  nolabel_line53/clk_cnt_reg[2]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.092     0.656    nolabel_line53/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line49/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    nolabel_line49/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     nolabel_line53/clk_1m_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     nolabel_line53/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     nolabel_line53/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     nolabel_line53/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     nolabel_line53/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y96     nolabel_line53/clk_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_1m_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_1m_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_1m_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_1m_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X52Y96     nolabel_line53/clk_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    nolabel_line49/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line49/inst/mmcm_adv_inst/CLKFBOUT



