<spirit:component xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd $IREG_GEN/XMLSchema/SPIRIT $IREG_GEN/XMLSchema/SPIRIT/vendorExtensions.xsd" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:vendorExtensions="$IREG_GEN/XMLSchema/SPIRIT">
  <spirit:vendor>opencores.org</spirit:vendor>
  <spirit:library>or1k</spirit:library>
  <spirit:name>or1200_top</spirit:name>
  <spirit:version>1300.008</spirit:version>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>Sys_Group</spirit:name>
      <spirit:addressBlock>
        <spirit:name>Sys_Block</spirit:name>
        <spirit:baseAddress>0x0</spirit:baseAddress>
        <spirit:range>0x800</spirit:range>
        <spirit:width>32</spirit:width>
        <spirit:register>
          <spirit:name>VR</spirit:name>
          <spirit:addressOffset>0x0</spirit:addressOffset>
          <spirit:size>32</spirit:size>
          <spirit:reset>
            <spirit:value>0x12000008</spirit:value>
            <spirit:mask>0xffffffff</spirit:mask>
          </spirit:reset>
          <spirit:field>
            <spirit:name>REVISION</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>6</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
          <spirit:field>
            <spirit:name>VERSION</spirit:name>
            <spirit:bitOffset>24</spirit:bitOffset>
            <spirit:bitWidth>8</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
        </spirit:register>
        <spirit:register>
          <spirit:name>UPR</spirit:name>
          <spirit:description>Unit Present Register</spirit:description>
          <spirit:addressOffset>0x01</spirit:addressOffset>
          <spirit:size>32</spirit:size>
          <spirit:reset>
            <spirit:value>0xe7f</spirit:value>
            <spirit:mask>0xfff</spirit:mask>
          </spirit:reset>
          <spirit:field>
            <spirit:name>UP</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
          <spirit:field>
            <spirit:name>DCP</spirit:name>
            <spirit:bitOffset>1</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
          <spirit:field>
            <spirit:name>ICP</spirit:name>
            <spirit:bitOffset>2</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
          <spirit:field>
            <spirit:name>DMP</spirit:name>
            <spirit:bitOffset>3</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
          <spirit:field>
            <spirit:name>IMP</spirit:name>
            <spirit:bitOffset>4</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
          <spirit:field>
            <spirit:name>MP</spirit:name>
            <spirit:bitOffset>5</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
          <spirit:field>
            <spirit:name>DUP</spirit:name>
            <spirit:bitOffset>6</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
          <spirit:field>
            <spirit:name>PCUP</spirit:name>
            <spirit:bitOffset>7</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>read-only</spirit:access>
          </spirit:field>
        </spirit:register>
        <spirit:register>
          <spirit:name>NPC</spirit:name>
          <spirit:description>Next Program Counter Register</spirit:description>
          <spirit:addressOffset>0x10</spirit:addressOffset>
          <spirit:size>32</spirit:size>
          <spirit:access>read-write</spirit:access>
          <spirit:field>
            <spirit:name>PC</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>32</spirit:bitWidth>
            <spirit:access>read-write</spirit:access>
            <spirit:vendorExtensions>
              <jasper:hwAccessWriteEnable>1'b1</jasper:hwAccessWriteEnable>
              <jasper:hwAccessWriteDin>or1200_cpu.or1200_sprs.spr_dat_npc</jasper:hwAccessWriteDin>
            </spirit:vendorExtensions>
          </spirit:field>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>DC_Group</spirit:name>
      <spirit:addressBlock>
        <spirit:name>DC_Block</spirit:name>
        <spirit:baseAddress>0x1800</spirit:baseAddress>
        <spirit:range>0x800</spirit:range>
        <spirit:width>16</spirit:width>
        <spirit:register>
          <spirit:name>DCBFR</spirit:name>
          <spirit:addressOffset>0x02</spirit:addressOffset>
          <spirit:size>32</spirit:size>
          <spirit:field>
            <spirit:name>FLUSH</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>write-only</spirit:access>
          </spirit:field>
        </spirit:register>
        <spirit:register>
          <spirit:name>DCBIR</spirit:name>
          <spirit:addressOffset>0x03</spirit:addressOffset>
          <spirit:size>32</spirit:size>
          <spirit:field>
            <spirit:name>INVALIDATE</spirit:name>
            <spirit:bitOffset>0</spirit:bitOffset>
            <spirit:bitWidth>1</spirit:bitWidth>
            <spirit:access>write-only</spirit:access>
          </spirit:field>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>PIC_Group</spirit:name>
      <spirit:addressBlock>
        <spirit:name>PIC_Block</spirit:name>
        <spirit:baseAddress>0x4800</spirit:baseAddress>
        <spirit:range>0x800</spirit:range>
        <spirit:width>16</spirit:width>
        <spirit:register>
          <spirit:name>PICMR</spirit:name>
          <spirit:addressOffset>0x00</spirit:addressOffset>
          <spirit:size>32</spirit:size>
          <spirit:reset>
            <spirit:value>0x00</spirit:value>
            <spirit:mask>0x3fFF</spirit:mask>
          </spirit:reset>
          <spirit:field>
            <spirit:name>MASK</spirit:name>
            <spirit:bitOffset>2</spirit:bitOffset>
            <spirit:bitWidth>17</spirit:bitWidth>
          </spirit:field>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <!-- Signals                                                                            -->
  <!--                                                                                    -->
  <!-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -  -->
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>verilog</spirit:name>
        <spirit:displayName>Verilog view</spirit:displayName>
        <spirit:description>Verilog view for the component top.</spirit:description>
        <spirit:envIdentifier>verilogSource:*Simulation:</spirit:envIdentifier>
        <spirit:envIdentifier>verilogSource:*Synthesis:</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>or1200_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>RTL_Files</spirit:localName>
        </spirit:fileSetRef>
      </spirit:view>
    </spirit:views>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>RTL_Files</spirit:name>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_pic.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_post_norm_intfloat_conv.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_64x22.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_tt.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_top.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_64x24.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_wb_biu.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_alu.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_dc_fsm.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_dpram_256x32.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_1024x8.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_mem2reg.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_post_norm_div.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_pre_norm_addsub.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_dc_tag.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_2048x32_bw.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_dpram_32x32.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_1024x32.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_wbmux.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_freeze.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_cpu.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_addsub.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_operandmuxes.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_dc_top.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_qmem_top.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_div.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_ic_tag.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_32_bw.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_rf.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_sb.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_except.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_if.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_post_norm_mul.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_reg2mem.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_fcmp.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_256x21.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_sb_fifo.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_dpram.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_rfram_generic.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_intfloat_conv_except.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_gmultp2_32x32.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_512x20.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_amultp2_32x32.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_dmmu_top.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_mul.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_ic_fsm.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_genpc.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_pre_norm_mul.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_post_norm_addsub.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_immu_tlb.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_arith.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_2048x32.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_32x24.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_dc_ram.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_immu_top.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_pre_norm_div.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_1024x32_bw.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_64x14.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_du.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_lsu.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_ic_top.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_fpu_intfloat_conv.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_dmmu_tlb.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_tpram_32x32.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_2048x8.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_sprs.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_xcv_ram32x8d.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_cfgr.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_pm.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_ctrl.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_ic_ram.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_mult_mac.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>${DESIGN_PATH}/or1200/or1200_spram_128x32.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:dependency>${DESIGN_PATH}/include</spirit:dependency>
    </spirit:fileSet>
  </spirit:fileSets>
</spirit:component>
