// Seed: 2364595956
module module_0;
  for (genvar id_1 = id_1; id_1; id_1 = id_1) logic [7:0] id_2;
  wire id_3;
  assign id_1 = -1;
  always #(id_2)
    @(negedge 1) begin : LABEL_0
      @(posedge id_3 or posedge id_2 or 1) id_2[1'h0] = -1;
    end
endmodule
module module_1 #(
    parameter id_6 = 32'd11
) (
    id_1
);
  input wire id_1;
  logic id_2;
  ;
  assign id_2 = -1'b0;
  parameter id_3#(
      .id_4(id_3),
      .id_5(id_3)
  ) = (1'b0);
  parameter id_6 = 1;
  wor id_7[id_6 : -1], id_8, id_9, id_10;
  assign id_7#(1) = 1;
  assign id_7 = -1;
  module_0 modCall_1 ();
endmodule
