06-07-23 12:19:58 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:19:58 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:19:58 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:20:00 - Voltage 1.2 - INFO   

06-07-23 12:20:00 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:20:00 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:20:00 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:20:04 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:20:04 - Voltage 1.2 - INFO   

06-07-23 12:20:04 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:20:06 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:20:06 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:20:06 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:20:28 - Voltage 1.2 - INFO   

06-07-23 12:20:28 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:20:28 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:20:28 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:20:28 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:20:30 - Voltage 1.2 - INFO   

06-07-23 12:20:30 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:20:30 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:20:30 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:20:34 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:20:34 - Voltage 1.2 - INFO   

06-07-23 12:20:35 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:20:36 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:20:36 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:20:36 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:20:58 - Voltage 1.2 - INFO   

06-07-23 12:20:58 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:20:58 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:20:58 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:20:58 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:21:00 - Voltage 1.2 - INFO   

06-07-23 12:21:00 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:21:01 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:21:01 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:21:04 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:21:04 - Voltage 1.2 - INFO   

06-07-23 12:21:05 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:21:07 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:21:07 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:21:07 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:21:29 - Voltage 1.2 - INFO   

06-07-23 12:21:29 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:21:29 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:21:29 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:21:29 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:21:31 - Voltage 1.2 - INFO   

06-07-23 12:21:31 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:21:31 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:21:31 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:21:35 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:21:35 - Voltage 1.2 - INFO   

06-07-23 12:21:35 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:21:37 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:21:37 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:21:37 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:21:59 - Voltage 1.2 - INFO   

06-07-23 12:21:59 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:21:59 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:21:59 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:21:59 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:22:01 - Voltage 1.2 - INFO   

06-07-23 12:22:01 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:22:01 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:22:02 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:22:05 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:22:05 - Voltage 1.2 - INFO   

06-07-23 12:22:06 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:22:08 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:22:08 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:22:08 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:22:30 - Voltage 1.2 - INFO   

06-07-23 12:22:30 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:22:30 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:22:30 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:22:30 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:22:32 - Voltage 1.2 - INFO   

06-07-23 12:22:32 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:22:32 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:22:32 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:22:36 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:22:36 - Voltage 1.2 - INFO   

06-07-23 12:22:36 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:22:38 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:22:38 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:22:38 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:23:00 - Voltage 1.2 - INFO   

06-07-23 12:23:00 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:23:00 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:23:00 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:23:00 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:23:02 - Voltage 1.2 - INFO   

06-07-23 12:23:02 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:23:02 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:23:03 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:23:06 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:23:06 - Voltage 1.2 - INFO   

06-07-23 12:23:07 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:23:08 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:23:08 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:23:08 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:23:30 - Voltage 1.2 - INFO   

06-07-23 12:23:30 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:23:30 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:23:30 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:23:30 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:23:33 - Voltage 1.2 - INFO   

06-07-23 12:23:33 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:23:33 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:23:33 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:23:37 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:23:37 - Voltage 1.2 - INFO   

06-07-23 12:23:37 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:23:39 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:23:39 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:23:39 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:24:01 - Voltage 1.2 - INFO   

06-07-23 12:24:01 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:24:01 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:24:01 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:24:01 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:24:03 - Voltage 1.2 - INFO   

06-07-23 12:24:03 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:24:03 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:24:03 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:24:07 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:24:07 - Voltage 1.2 - INFO   

06-07-23 12:24:08 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:24:09 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:24:09 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:24:09 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:24:31 - Voltage 1.2 - INFO   

06-07-23 12:24:31 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:24:31 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:24:31 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:24:31 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:24:34 - Voltage 1.2 - INFO   

06-07-23 12:24:34 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:24:34 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:24:34 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:24:38 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 12:24:38 - Voltage 1.2 - INFO   

06-07-23 12:24:38 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 12:24:40 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:24:40 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:24:40 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:25:02 - Voltage 1.2 - INFO   

06-07-23 12:25:02 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:25:03 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:25:03 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:25:03 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:25:05 - Voltage 1.2 - INFO   

06-07-23 12:25:05 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:25:05 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:25:06 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:25:09 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 12:25:09 - Voltage 1.2 - INFO   

06-07-23 12:25:10 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 12:25:12 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:25:12 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:25:12 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:25:33 - Voltage 1.2 - INFO   

06-07-23 12:25:33 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:25:34 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:25:34 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:25:34 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:25:36 - Voltage 1.2 - INFO   

06-07-23 12:25:36 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:25:36 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:25:36 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:25:40 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 12:25:40 - Voltage 1.2 - INFO   

06-07-23 12:25:40 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 12:25:42 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:25:42 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:25:42 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:26:04 - Voltage 1.2 - INFO   

06-07-23 12:26:04 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:26:04 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:26:04 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:26:04 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:26:06 - Voltage 1.2 - INFO   

06-07-23 12:26:06 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:26:06 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:26:07 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:26:10 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 12:26:10 - Voltage 1.2 - INFO   

06-07-23 12:26:11 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 12:26:12 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:26:12 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:26:12 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:26:34 - Voltage 1.2 - INFO   

06-07-23 12:26:34 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:26:34 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:26:34 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:26:34 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:26:37 - Voltage 1.2 - INFO   

06-07-23 12:26:37 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:26:37 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:26:37 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:26:41 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:26:41 - Voltage 1.2 - INFO   

06-07-23 12:26:41 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:26:43 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:26:43 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:26:43 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:27:05 - Voltage 1.2 - INFO   

06-07-23 12:27:05 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:27:05 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:27:05 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:27:05 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:27:07 - Voltage 1.2 - INFO   

06-07-23 12:27:07 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:27:07 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:27:07 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:27:11 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:27:11 - Voltage 1.2 - INFO   

06-07-23 12:27:12 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:27:13 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:27:13 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:27:13 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:27:35 - Voltage 1.2 - INFO   

06-07-23 12:27:35 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:27:35 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:27:35 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:27:35 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:27:38 - Voltage 1.2 - INFO   

06-07-23 12:27:38 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:27:38 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:27:38 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:27:42 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 12:27:42 - Voltage 1.2 - INFO   

06-07-23 12:27:42 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 12:27:44 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:27:44 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:27:44 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:28:06 - Voltage 1.2 - INFO   

06-07-23 12:28:06 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:28:06 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:28:06 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:28:06 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:28:08 - Voltage 1.2 - INFO   

06-07-23 12:28:08 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:28:08 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:28:08 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:28:12 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 12:28:12 - Voltage 1.2 - INFO   

06-07-23 12:28:13 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 12:28:14 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:28:14 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:28:14 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:28:36 - Voltage 1.2 - INFO   

06-07-23 12:28:36 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:28:36 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:28:36 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:28:36 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:28:39 - Voltage 1.2 - INFO   

06-07-23 12:28:39 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:28:39 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:28:39 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:28:43 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:28:43 - Voltage 1.2 - INFO   

06-07-23 12:28:43 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:28:45 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:28:45 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:28:45 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:29:07 - Voltage 1.2 - INFO   

06-07-23 12:29:07 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:29:07 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:29:07 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:29:07 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:29:09 - Voltage 1.2 - INFO   

06-07-23 12:29:09 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:29:09 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:29:09 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:29:13 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 12:29:13 - Voltage 1.2 - INFO   

06-07-23 12:29:14 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 12:29:15 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:29:15 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:29:15 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:29:37 - Voltage 1.2 - INFO   

06-07-23 12:29:37 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:29:37 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:29:37 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:29:37 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:29:39 - Voltage 1.2 - INFO   

06-07-23 12:29:39 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:29:40 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:29:40 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:29:43 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 12:29:43 - Voltage 1.2 - INFO   

06-07-23 12:29:44 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 12:29:46 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:29:46 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:29:46 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:30:08 - Voltage 1.2 - INFO   

06-07-23 12:30:08 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:30:09 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:30:09 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:30:09 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:30:11 - Voltage 1.2 - INFO   

06-07-23 12:30:11 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:30:11 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:30:11 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:30:15 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  5  6  5  7  5  6  6  6]
06-07-23 12:30:15 - Voltage 1.2 - INFO   

06-07-23 12:30:16 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,5,6,5,7,5,6,6,6
06-07-23 12:30:17 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:30:17 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:30:17 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:30:39 - Voltage 1.2 - INFO   

06-07-23 12:30:39 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:30:39 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:30:39 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:30:39 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:30:42 - Voltage 1.2 - INFO   

06-07-23 12:30:42 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:30:42 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:30:42 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:30:46 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 6]
06-07-23 12:30:46 - Voltage 1.2 - INFO   

06-07-23 12:30:46 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,6
06-07-23 12:30:48 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:30:48 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:30:48 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:31:10 - Voltage 1.2 - INFO   

06-07-23 12:31:10 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:31:10 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:31:10 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:31:10 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:31:12 - Voltage 1.2 - INFO   

06-07-23 12:31:12 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:31:12 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:31:12 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:31:16 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  5  6  5  7  5  6  6  7]
06-07-23 12:31:16 - Voltage 1.2 - INFO   

06-07-23 12:31:17 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,5,6,5,7,5,6,6,7
06-07-23 12:31:18 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:31:18 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:31:18 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:31:40 - Voltage 1.2 - INFO   

06-07-23 12:31:40 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:31:40 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:31:40 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:31:40 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:31:43 - Voltage 1.2 - INFO   

06-07-23 12:31:43 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:31:43 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:31:43 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:31:47 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  7]
06-07-23 12:31:47 - Voltage 1.2 - INFO   

06-07-23 12:31:47 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,7
06-07-23 12:31:49 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:31:49 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:31:49 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:32:11 - Voltage 1.2 - INFO   

06-07-23 12:32:11 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:32:11 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:32:11 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:32:11 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:32:13 - Voltage 1.2 - INFO   

06-07-23 12:32:13 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:32:13 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:32:13 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:32:17 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 6 6 5 7 5 6 6 7]
06-07-23 12:32:17 - Voltage 1.2 - INFO   

06-07-23 12:32:18 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,6,6,5,7,5,6,6,7
06-07-23 12:32:19 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:32:19 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:32:19 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:32:41 - Voltage 1.2 - INFO   

06-07-23 12:32:41 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:32:41 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:32:41 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:32:41 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:32:44 - Voltage 1.2 - INFO   

06-07-23 12:32:44 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:32:44 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:32:44 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:32:47 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  6]
06-07-23 12:32:47 - Voltage 1.2 - INFO   

06-07-23 12:32:48 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,6
06-07-23 12:32:50 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:32:50 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:32:50 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:33:12 - Voltage 1.2 - INFO   

06-07-23 12:33:12 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:33:12 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:33:12 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:33:12 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:33:14 - Voltage 1.2 - INFO   

06-07-23 12:33:14 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:33:14 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:33:14 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:33:18 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  6  6  6  5  7  5  6  6  7]
06-07-23 12:33:18 - Voltage 1.2 - INFO   

06-07-23 12:33:19 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,6,6,6,5,7,5,6,6,7
06-07-23 12:33:20 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:33:20 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:33:20 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:33:42 - Voltage 1.2 - INFO   

06-07-23 12:33:42 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:33:42 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:33:42 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:33:42 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:33:44 - Voltage 1.2 - INFO   

06-07-23 12:33:44 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:33:44 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:33:45 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:33:48 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 6 6 6 5 7 5 6 6 6]
06-07-23 12:33:48 - Voltage 1.2 - INFO   

06-07-23 12:33:49 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,6,6,6,5,7,5,6,6,6
06-07-23 12:33:51 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:33:51 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:33:51 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:34:12 - Voltage 1.2 - INFO   

06-07-23 12:34:12 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:34:12 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:34:12 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:34:12 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:34:15 - Voltage 1.2 - INFO   

06-07-23 12:34:15 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:34:15 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:34:15 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:34:19 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 6 6 5 7 5 6 6 7]
06-07-23 12:34:19 - Voltage 1.2 - INFO   

06-07-23 12:34:19 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,6,6,5,7,5,6,6,7
06-07-23 12:34:21 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:34:21 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:34:21 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:34:43 - Voltage 1.2 - INFO   

06-07-23 12:34:43 - Voltage 1.2 - INFO   Finalized test
06-07-23 12:34:43 - Voltage 1.2 - INFO   QC TESTS
06-07-23 12:34:43 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run4, Board: 999.
06-07-23 12:34:43 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 12:34:45 - Voltage 1.2 - INFO   

06-07-23 12:34:45 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 12:34:45 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 12:34:46 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 12:34:49 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 6 6 6 5 7 5 6 6 6]
06-07-23 12:34:49 - Voltage 1.2 - INFO   

06-07-23 12:34:50 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,6,6,6,5,7,5,6,6,6
06-07-23 12:34:51 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 12:34:51 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 12:34:51 - Voltage 1.2 - INFO   Testing track modes
06-07-23 12:35:13 - Voltage 1.2 - INFO   

06-07-23 12:35:13 - Voltage 1.2 - INFO   Finalized test
