<?xml version="1.0" encoding="UTF-8" ?>
<!--
  Created by Actel SpiritGen v0.12 - Thu Jun 28 17:08:05 2007
-->
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
<spirit:vendor>Actel</spirit:vendor>
<spirit:library>DirectCore</spirit:library>
<spirit:name>CORESPI</spirit:name>
<spirit:version>3.0.156</spirit:version>
<spirit:busInterfaces>
<spirit:busInterface>
<spirit:name>APBslave</spirit:name>
<spirit:busType spirit:vendor="AMBA" spirit:library="AMBA2" spirit:name="APB" spirit:version="r0p0"/>
<spirit:slave>
<spirit:memoryMapRef spirit:memoryMapRef="RegisterMap"/>
</spirit:slave>
<spirit:signalMap>
<spirit:signalName>
<spirit:componentSignalName>PADDR</spirit:componentSignalName>
<spirit:busSignalName>PADDR</spirit:busSignalName>
</spirit:signalName>
<spirit:signalName>
<spirit:componentSignalName>PENABLE</spirit:componentSignalName>
<spirit:busSignalName>PENABLE</spirit:busSignalName>
</spirit:signalName>
<spirit:signalName>
<spirit:componentSignalName>PRDATA</spirit:componentSignalName>
<spirit:busSignalName>PRDATA</spirit:busSignalName>
</spirit:signalName>
<spirit:signalName>
<spirit:componentSignalName>PSEL</spirit:componentSignalName>
<spirit:busSignalName>PSELx</spirit:busSignalName>
</spirit:signalName>
<spirit:signalName>
<spirit:componentSignalName>PWDATA</spirit:componentSignalName>
<spirit:busSignalName>PWDATA</spirit:busSignalName>
</spirit:signalName>
<spirit:signalName>
<spirit:componentSignalName>PWRITE</spirit:componentSignalName>
<spirit:busSignalName>PWRITE</spirit:busSignalName>
</spirit:signalName>
</spirit:signalMap>
</spirit:busInterface>
</spirit:busInterfaces>
<spirit:memoryMaps>
<spirit:memoryMap>
<spirit:name>RegisterMap</spirit:name>
<spirit:addressBlock>
<spirit:baseAddress>0x0</spirit:baseAddress>
<spirit:range spirit:format="long">0x100</spirit:range>
<spirit:width spirit:format="long" spirit:id="width">8</spirit:width>
<spirit:register>
<spirit:name>DAT</spirit:name>
<spirit:addressOffset>0x00</spirit:addressOffset>
<spirit:size>8</spirit:size>
<spirit:access>read-write</spirit:access>
<spirit:resetValue>0x00</spirit:resetValue>
<spirit:description>SPI Data Register</spirit:description>
</spirit:register>
<spirit:register>
<spirit:name>CTRL1</spirit:name>
<spirit:addressOffset>0x04</spirit:addressOffset>
<spirit:size>8</spirit:size>
<spirit:access>read-write</spirit:access>
<spirit:resetValue>0x00</spirit:resetValue>
<spirit:description>Control Register 1</spirit:description>
</spirit:register>
<spirit:register>
<spirit:name>CTRL2</spirit:name>
<spirit:addressOffset>0x08</spirit:addressOffset>
<spirit:size>8</spirit:size>
<spirit:access>read-write</spirit:access>
<spirit:resetValue>0x00</spirit:resetValue>
<spirit:description>Control Register 2 / Status Register</spirit:description>
</spirit:register>
<spirit:register>
<spirit:name>SLVSEL</spirit:name>
<spirit:addressOffset>0x0C</spirit:addressOffset>
<spirit:size>8</spirit:size>
<spirit:access>read-write</spirit:access>
<spirit:resetValue>0x00</spirit:resetValue>
<spirit:description>SPI Data Register</spirit:description>
</spirit:register>
</spirit:addressBlock>
<spirit:bitsInLau>32</spirit:bitsInLau>
</spirit:memoryMap>
</spirit:memoryMaps>
<spirit:hwModel>
<spirit:views>
<spirit:view>
<spirit:name>VHDLSource</spirit:name>
<spirit:envIdentifier>ModelSim</spirit:envIdentifier>
<spirit:language>vhdl</spirit:language>
<spirit:fileSetRef>fs-VHDLSource-Base-U</spirit:fileSetRef>
<spirit:fileSetRef>fs-VHDLSource-Base-O</spirit:fileSetRef>
<spirit:fileSetRef>fs-VHDLSource-Eval</spirit:fileSetRef>
<spirit:vendorExtensions>
<actel-cc:fsInclusionRules>
<actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-U">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Base-O">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="fs-VHDLSource-Eval">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="E"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
</actel-cc:fsInclusionRules>
</spirit:vendorExtensions>
</spirit:view>
<spirit:view>
<spirit:name>VHDLSimulation</spirit:name>
<spirit:envIdentifier>ModelSim</spirit:envIdentifier>
<spirit:language>vhdl</spirit:language>
<spirit:fileSetRef>USER_TB_VHDL_STIMULUS_FILESET-U</spirit:fileSetRef>
<spirit:fileSetRef>USER_TB_VHDL_STIMULUS_FILESET-O</spirit:fileSetRef>
<spirit:fileSetRef>USER_TB_VHDL_STIMULUS_FILESET-E</spirit:fileSetRef>
<spirit:fileSetRef>USER_TB_VHDL_ANY_SIMULATION_FILESET</spirit:fileSetRef>
<spirit:fileSetRef>VERIF_TB_VHDL_STIMULUS_FILESET-U</spirit:fileSetRef>
<spirit:fileSetRef>VERIF_TB_VHDL_STIMULUS_FILESET-O</spirit:fileSetRef>
<spirit:fileSetRef>VERIF_TB_VHDL_STIMULUS_FILESET-E</spirit:fileSetRef>
<spirit:fileSetRef>VERIF_TB_VHDL_ANY_SIMULATION_FILESET</spirit:fileSetRef>
<spirit:fileSetRef>VHDL_PRECOMPILED_LIB_FILESET-U</spirit:fileSetRef>
<spirit:fileSetRef>VHDL_PRECOMPILED_LIB_FILESET-O</spirit:fileSetRef>
<spirit:fileSetRef>VHDL_PRECOMPILED_LIB_FILESET-E</spirit:fileSetRef>
<spirit:vendorExtensions>
<actel-cc:fsInclusionRules>
<actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_STIMULUS_FILESET-U">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_STIMULUS_FILESET-O">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_STIMULUS_FILESET-E">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="E"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VHDL_ANY_SIMULATION_FILESET">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERIF_TB_VHDL_STIMULUS_FILESET-U">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERIF_TB_VHDL_STIMULUS_FILESET-O">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERIF_TB_VHDL_STIMULUS_FILESET-E">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="E"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERIF_TB_VHDL_ANY_SIMULATION_FILESET">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif"/>
<actel-cc:logicOrTerms>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicOrTerms>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VHDL_PRECOMPILED_LIB_FILESET-U">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VHDL_PRECOMPILED_LIB_FILESET-O">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VHDL_PRECOMPILED_LIB_FILESET-E">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="E"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
</actel-cc:fsInclusionRules>
</spirit:vendorExtensions>
</spirit:view>
<spirit:view>
<spirit:name>VerilogSource</spirit:name>
<spirit:envIdentifier>ModelSim</spirit:envIdentifier>
<spirit:language>Verilog</spirit:language>
<spirit:fileSetRef>fs-VerilogSource-Base-U</spirit:fileSetRef>
<spirit:fileSetRef>fs-VerilogSource-Base-O</spirit:fileSetRef>
<spirit:fileSetRef>fs-VerilogSource-Eval</spirit:fileSetRef>
<spirit:vendorExtensions>
<actel-cc:fsInclusionRules>
<actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-U">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Base-O">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="fs-VerilogSource-Eval">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="E"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
</actel-cc:fsInclusionRules>
</spirit:vendorExtensions>
</spirit:view>
<spirit:view>
<spirit:name>VerilogSimulation</spirit:name>
<spirit:envIdentifier>ModelSim</spirit:envIdentifier>
<spirit:language>verilog</spirit:language>
<spirit:fileSetRef>USER_TB_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
<spirit:fileSetRef>USER_TB_VERILOG_STIMULUS_FILESET-O</spirit:fileSetRef>
<spirit:fileSetRef>USER_TB_VERILOG_STIMULUS_FILESET-E</spirit:fileSetRef>
<spirit:fileSetRef>USER_TB_VERILOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
<spirit:fileSetRef>VERIF_TB_VERILOG_STIMULUS_FILESET-U</spirit:fileSetRef>
<spirit:fileSetRef>VERIF_TB_VERILOG_STIMULUS_FILESET-O</spirit:fileSetRef>
<spirit:fileSetRef>VERIF_TB_VERILOG_STIMULUS_FILESET-E</spirit:fileSetRef>
<spirit:fileSetRef>VERIF_TB_VERILOG_ANY_SIMULATION_FILESET</spirit:fileSetRef>
<spirit:fileSetRef>VERILOG_PRECOMPILED_LIB_FILESET-U</spirit:fileSetRef>
<spirit:fileSetRef>VERILOG_PRECOMPILED_LIB_FILESET-O</spirit:fileSetRef>
<spirit:fileSetRef>VERILOG_PRECOMPILED_LIB_FILESET-E</spirit:fileSetRef>
<spirit:vendorExtensions>
<actel-cc:fsInclusionRules>
<actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_STIMULUS_FILESET-U">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_STIMULUS_FILESET-O">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_STIMULUS_FILESET-E">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="E"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="USER_TB_VERILOG_ANY_SIMULATION_FILESET">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="User"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERIF_TB_VERILOG_STIMULUS_FILESET-U">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERIF_TB_VERILOG_STIMULUS_FILESET-O">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERIF_TB_VERILOG_STIMULUS_FILESET-E">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="E"/>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERIF_TB_VERILOG_ANY_SIMULATION_FILESET">
<actel-cc:logicEquation>
<actel-cc:logicAndTerms>
<actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="Verif"/>
<actel-cc:logicOrTerms>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicOrTerms>
</actel-cc:logicAndTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERILOG_PRECOMPILED_LIB_FILESET-U">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERILOG_PRECOMPILED_LIB_FILESET-O">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="VERILOG_PRECOMPILED_LIB_FILESET-E">
<actel-cc:logicEquation>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="E"/>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
</actel-cc:fsInclusionRules>
</spirit:vendorExtensions>
</spirit:view>
<spirit:view>
<spirit:name>Documentation</spirit:name>
<spirit:envIdentifier>CoreConsole</spirit:envIdentifier>
<spirit:fileSetRef>fs-Docs_EVAL-E</spirit:fileSetRef>
<spirit:fileSetRef>fs-Docs_ALL-O</spirit:fileSetRef>
<spirit:vendorExtensions>
<actel-cc:fsInclusionRules>
<actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs_EVAL-E">
<actel-cc:logicEquation>
<actel-cc:logicOrTerms>
<actel-cc:logicOrTerms>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicOrTerms>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="E"/>
</actel-cc:logicOrTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
<actel-cc:fsInclusionRule spirit:fileSetRef="fs-Docs_ALL-O">
<actel-cc:logicEquation>
<actel-cc:logicOrTerms>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="O"/>
<actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"/>
</actel-cc:logicOrTerms>
</actel-cc:logicEquation>
</actel-cc:fsInclusionRule>
</actel-cc:fsInclusionRules>
</spirit:vendorExtensions>
</spirit:view>
</spirit:views>
<spirit:signals>
<spirit:signal>
<spirit:name>PADDR</spirit:name>
<spirit:direction>in</spirit:direction>
<spirit:left>3</spirit:left>
<spirit:right>0</spirit:right>
</spirit:signal>
<spirit:signal>
<spirit:name>PCLK</spirit:name>
<spirit:direction>in</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>PENABLE</spirit:name>
<spirit:direction>in</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>PRDATA</spirit:name>
<spirit:direction>out</spirit:direction>
<spirit:left>7</spirit:left>
<spirit:right>0</spirit:right>
</spirit:signal>
<spirit:signal>
<spirit:name>PRESETN</spirit:name>
<spirit:direction>in</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>PSEL</spirit:name>
<spirit:direction>in</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>PWDATA</spirit:name>
<spirit:direction>in</spirit:direction>
<spirit:left>7</spirit:left>
<spirit:right>0</spirit:right>
</spirit:signal>
<spirit:signal>
<spirit:name>PWRITE</spirit:name>
<spirit:direction>in</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>enable_master</spirit:name>
<spirit:direction>out</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>enable_slave</spirit:name>
<spirit:direction>out</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>interrupt</spirit:name>
<spirit:direction>out</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>m_miso</spirit:name>
<spirit:direction>in</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>m_mosi</spirit:name>
<spirit:direction>out</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>m_sck</spirit:name>
<spirit:direction>out</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>m_ss</spirit:name>
<spirit:direction>out</spirit:direction>
<spirit:left>7</spirit:left>
<spirit:right>0</spirit:right>
</spirit:signal>
<spirit:signal>
<spirit:name>rx_data_ready</spirit:name>
<spirit:direction>out</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>s_miso</spirit:name>
<spirit:direction>out</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>s_mosi</spirit:name>
<spirit:direction>in</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>s_sck</spirit:name>
<spirit:direction>in</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>s_ss</spirit:name>
<spirit:direction>in</spirit:direction>
</spirit:signal>
<spirit:signal>
<spirit:name>tx_reg_empty</spirit:name>
<spirit:direction>out</spirit:direction>
</spirit:signal>
</spirit:signals>
<spirit:hwParameters>
<spirit:hwParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA FAMILY:" spirit:dataType="int" spirit:choiceRef="Choice_devicevalue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig">15</spirit:hwParameter>
<spirit:hwParameter spirit:id="USE_MASTER" spirit:name="USE_MASTER" spirit:prompt="Master mode:" spirit:dataType="int" spirit:choiceRef="Choice_enabledisable" spirit:choiceStyle="combo">1</spirit:hwParameter>
<spirit:hwParameter spirit:id="USE_SLAVE" spirit:name="USE_SLAVE" spirit:prompt="Slave mode:" spirit:dataType="int" spirit:choiceRef="Choice_enabledisable" spirit:choiceStyle="combo">1</spirit:hwParameter>
</spirit:hwParameters>
<spirit:vendorExtensions>
<actel-cc:variantParameters>
<actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" actel-cc:choiceRef="Choice_HDL_license" spirit:dataType="string">U</actel-cc:variantParameter>
<actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench:" actel-cc:choiceRef="Choice_testbench" spirit:dataType="string">User</actel-cc:variantParameter>
</actel-cc:variantParameters>
</spirit:vendorExtensions>
</spirit:hwModel>
<spirit:choices>
<spirit:choice>
<spirit:name>Choice_enabledisable</spirit:name>
<spirit:enumeration spirit:text="Disabled">0</spirit:enumeration>
<spirit:enumeration spirit:text="Enabled">1</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>Choice_devicevalue</spirit:name>
<spirit:enumeration spirit:text="AX">11</spirit:enumeration>
<spirit:enumeration spirit:text="RTAXS">12</spirit:enumeration>
<spirit:enumeration spirit:text="APA">14</spirit:enumeration>
<spirit:enumeration spirit:text="PROASIC3">15</spirit:enumeration>
<spirit:enumeration spirit:text="PROASIC3E">16</spirit:enumeration>
<spirit:enumeration spirit:text="Fusion">17</spirit:enumeration>
<spirit:enumeration spirit:text="IGLOO">20</spirit:enumeration>
<spirit:enumeration spirit:text="IGLOOe">21</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>Choice_HDL_license</spirit:name>
<spirit:enumeration spirit:text="Evaluation">E</spirit:enumeration>
<spirit:enumeration spirit:text="Obfuscated">O</spirit:enumeration>
<spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
</spirit:choice>
<spirit:choice>
<spirit:name>Choice_testbench</spirit:name>
<spirit:enumeration spirit:text="None">None</spirit:enumeration>
<spirit:enumeration spirit:text="User">User</spirit:enumeration>
<spirit:enumeration spirit:text="Verification">Verif</spirit:enumeration>
</spirit:choice>
</spirit:choices>
<spirit:fileSets>
<spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-U">
<spirit:group>RTL</spirit:group>
<spirit:file>
<spirit:name>rtl/vhdl/core/spi_master.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/core/spi_slave.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/core/corespi_sfr.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/core/corespi.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/core/components.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="fs-VHDLSource-Base-O">
<spirit:group>Obfuscated</spirit:group>
<spirit:file>
<spirit:name>rtl/vhdl/core_obfuscated/spi_master.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/core_obfuscated/spi_slave.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/core_obfuscated/corespi_sfr.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/core_obfuscated/corespi.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/core_obfuscated/components.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="fs-VHDLSource-Eval">
<spirit:file>
<spirit:name>rtl/vhdl/core/corespi.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/core/components.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="USER_TB_VHDL_STIMULUS_FILESET-U">
<spirit:group>RTL</spirit:group>
<spirit:file>
<spirit:name>coreparameters.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/user/corespi_pkg.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/user/tb_user_corespi.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="USER_TB_VHDL_STIMULUS_FILESET-O">
<spirit:group>Obfuscated</spirit:group>
<spirit:file>
<spirit:name>coreparameters.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/user/corespi_pkg.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/user/tb_user_corespi.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="USER_TB_VHDL_STIMULUS_FILESET-E">
<spirit:file>
<spirit:name>coreparameters.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/user/corespi_pkg.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/user/tb_user_corespi.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="USER_TB_VHDL_ANY_SIMULATION_FILESET">
<spirit:file>
<spirit:name>mti/scripts/wave_usertb_vhdl.do</spirit:name>
<spirit:userFileType>DO</spirit:userFileType>
<spirit:vendorExtensions>
<actel-cc:IncludeInRunDo/>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERIF_TB_VHDL_STIMULUS_FILESET-U">
<spirit:group>RTL</spirit:group>
<spirit:file>
<spirit:name>coreparameters.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/verif/corespi_pkg.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/verif/tb_verif_corespi.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERIF_TB_VHDL_STIMULUS_FILESET-O">
<spirit:group>Obfuscated</spirit:group>
<spirit:file>
<spirit:name>coreparameters.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/verif/corespi_pkg.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vhdl/test/verif/tb_verif_corespi.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERIF_TB_VHDL_STIMULUS_FILESET-E">
<spirit:file>
<spirit:name>rtl/vhdl/test/verif/tb_verif_corespi.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
<spirit:logicalName>CORESPI_LIB</spirit:logicalName>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vhdl</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERIF_TB_VHDL_ANY_SIMULATION_FILESET">
<spirit:file>
<spirit:name>mti/scripts/wave_veriftb_vhdl.do</spirit:name>
<spirit:userFileType>DO</spirit:userFileType>
<spirit:vendorExtensions>
<actel-cc:IncludeInRunDo/>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VHDL_PRECOMPILED_LIB_FILESET-U">
<spirit:group>RTL</spirit:group>
<spirit:file>
<spirit:name>mti/lib_vhdl_rtl/CORESPI_LIB/_info</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_rtl/CORESPI_LIB/coreparameters/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_rtl/CORESPI_LIB/coreparameters/_vhdl.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:vendorExtensions>
<actel-cc:library>
<actel-cc:name>CORESPI_LIB</actel-cc:name>
<actel-cc:path>mti/lib_vhdl_rtl/CORESPI_LIB</actel-cc:path>
</actel-cc:library>
</spirit:vendorExtensions>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VHDL_PRECOMPILED_LIB_FILESET-O">
<spirit:group>Obfuscated</spirit:group>
<spirit:file>
<spirit:name>mti/lib_vhdl_obs/CORESPI_LIB/_info</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_obs/CORESPI_LIB/coreparameters/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_obs/CORESPI_LIB/coreparameters/_vhdl.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:vendorExtensions>
<actel-cc:library>
<actel-cc:name>CORESPI_LIB</actel-cc:name>
<actel-cc:path>mti/lib_vhdl_obs/CORESPI_LIB</actel-cc:path>
</actel-cc:library>
</spirit:vendorExtensions>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VHDL_PRECOMPILED_LIB_FILESET-E">
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/_info</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/coreparameters/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/coreparameters/_vhdl.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/spi_master/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/spi_master/behv.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/spi_master/behv.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/spi_slave/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/spi_slave/behv.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/spi_slave/behv.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/corespi_sfr/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/corespi_sfr/behv.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/corespi_sfr/behv.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/corespi/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/corespi/behv.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vhdl_eval/CORESPI_LIB/corespi/behv.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:vendorExtensions>
<actel-cc:library>
<actel-cc:name>CORESPI_LIB</actel-cc:name>
<actel-cc:path>mti/lib_vhdl_eval/CORESPI_LIB</actel-cc:path>
</actel-cc:library>
</spirit:vendorExtensions>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-U">
<spirit:group>RTL</spirit:group>
<spirit:file>
<spirit:name>rtl/vlog/core/spi_master.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/core/spi_slave.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/core/corespi_sfr.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/core/corespi.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="fs-VerilogSource-Base-O">
<spirit:group>Obfuscated</spirit:group>
<spirit:file>
<spirit:name>rtl/vlog/core_obfuscated/spi_master.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/core_obfuscated/spi_slave.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/core_obfuscated/corespi_sfr.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/core_obfuscated/corespi.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="fs-VerilogSource-Eval">
<spirit:file>
<spirit:name>rtl/vlog/core/corespi.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_STIMULUS_FILESET-U">
<spirit:group>RTL</spirit:group>
<spirit:file>
<spirit:name>coreparameters.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:isIncludeFile/>
</spirit:vendorExtensions>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/test/user/tb_user_corespi.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_STIMULUS_FILESET-O">
<spirit:group>Obfuscated</spirit:group>
<spirit:file>
<spirit:name>coreparameters.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:isIncludeFile/>
</spirit:vendorExtensions>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/test/user/tb_user_corespi.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_STIMULUS_FILESET-E">
<spirit:file>
<spirit:name>coreparameters.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:isIncludeFile/>
</spirit:vendorExtensions>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/test/user/tb_user_corespi.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="USER_TB_VERILOG_ANY_SIMULATION_FILESET">
<spirit:file>
<spirit:name>mti/scripts/wave_usertb_vlog.do</spirit:name>
<spirit:userFileType>DO</spirit:userFileType>
<spirit:vendorExtensions>
<actel-cc:IncludeInRunDo/>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERIF_TB_VERILOG_STIMULUS_FILESET-U">
<spirit:group>RTL</spirit:group>
<spirit:file>
<spirit:name>coreparameters.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:isIncludeFile/>
</spirit:vendorExtensions>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/test/verif/tb_verif_corespi.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERIF_TB_VERILOG_STIMULUS_FILESET-O">
<spirit:group>Obfuscated</spirit:group>
<spirit:file>
<spirit:name>coreparameters.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:isIncludeFile/>
</spirit:vendorExtensions>
</spirit:file>
<spirit:file>
<spirit:name>rtl/vlog/test/verif/tb_verif_corespi.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERIF_TB_VERILOG_STIMULUS_FILESET-E">
<spirit:file>
<spirit:name>rtl/vlog/test/verif/tb_verif_corespi.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:vendorExtensions>
<actel-cc:ModuleUnderTest>tb_vlog</actel-cc:ModuleUnderTest>
<actel-cc:SimulationTime>-all</actel-cc:SimulationTime>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERIF_TB_VERILOG_ANY_SIMULATION_FILESET">
<spirit:file>
<spirit:name>mti/scripts/wave_veriftb_vlog.do</spirit:name>
<spirit:userFileType>DO</spirit:userFileType>
<spirit:vendorExtensions>
<actel-cc:IncludeInRunDo/>
</spirit:vendorExtensions>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERILOG_PRECOMPILED_LIB_FILESET-U">
<spirit:group>RTL</spirit:group>
<spirit:file>
<spirit:name>mti/lib_vlog_rtl/CORESPI_LIB/_info</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:vendorExtensions>
<actel-cc:library>
<actel-cc:name>CORESPI_LIB</actel-cc:name>
<actel-cc:path>mti/lib_vlog_rtl/CORESPI_LIB</actel-cc:path>
</actel-cc:library>
</spirit:vendorExtensions>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERILOG_PRECOMPILED_LIB_FILESET-O">
<spirit:group>Obfuscated</spirit:group>
<spirit:file>
<spirit:name>mti/lib_vlog_obs/CORESPI_LIB/_info</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:vendorExtensions>
<actel-cc:library>
<actel-cc:name>CORESPI_LIB</actel-cc:name>
<actel-cc:path>mti/lib_vlog_obs/CORESPI_LIB</actel-cc:path>
</actel-cc:library>
</spirit:vendorExtensions>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="VERILOG_PRECOMPILED_LIB_FILESET-E">
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/_info</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/@c@o@r@e@s@p@i/_primary.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/@c@o@r@e@s@p@i/verilog.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/@c@o@r@e@s@p@i/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/@c@o@r@e@s@p@i_@s@f@r/_primary.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/@c@o@r@e@s@p@i_@s@f@r/verilog.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/@c@o@r@e@s@p@i_@s@f@r/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/spi_master/_primary.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/spi_master/verilog.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/spi_master/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/spi_slave/_primary.vhd</spirit:name>
<spirit:fileType>vhdlSource</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/spi_slave/verilog.psm</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:file>
<spirit:name>mti/lib_vlog_eval/CORESPI_LIB/spi_slave/_primary.dat</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
<spirit:vendorExtensions>
<actel-cc:library>
<actel-cc:name>CORESPI_LIB</actel-cc:name>
<actel-cc:path>mti/lib_vlog_eval/CORESPI_LIB</actel-cc:path>
</actel-cc:library>
</spirit:vendorExtensions>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="fs-Docs_EVAL-E">
<spirit:file>
<spirit:name>docs/CoreSPI_HB.pdf</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
</spirit:fileSet>
<spirit:fileSet spirit:fileSetId="fs-Docs_ALL-O">
<spirit:group>Obfuscated</spirit:group>
<spirit:file>
<spirit:name>docs/CoreSPI_RN.pdf</spirit:name>
<spirit:fileType>unknown</spirit:fileType>
</spirit:file>
</spirit:fileSet>
</spirit:fileSets>
<spirit:vendorExtensions>
<actel-cc:displayName>CoreSPI</actel-cc:displayName>
<actel-cc:description>The Serial Peripheral Interface (SPI) allows high-speed synchronous serial data transfers between microprocessors, microcontrollers, and peripheral devices. CoreSPI implements the Serial Peripheral Interface, which can operate either as a master or as a slave. When operating in master mode, the core generates the serial data clock (SCK) and selects the slave device that will be addressed. When operating in slave mode, another master device generates the serial data clock and activates the slave select input of the core in order to communicate.  CoreSPI runs off the APB bus interface, which is compatible with CoreMP7 and Actel's CoreABC bus controller.                       Build time: Thu Jun 28 17:08:03 2007 PST</actel-cc:description>
<actel-cc:packageTimestamp>20070628170806</actel-cc:packageTimestamp>
<actel-cc:resources>
<actel-cc:resource doc_title="CoreSPI Handbook" url="http://www.actel.com/ipdocs/CORESPI_HB.PDF"/>
</actel-cc:resources>
<actel-cc:categories categoryName="Core Provider">
<actel-cc:category name="Actel"/>
</actel-cc:categories>
<actel-cc:categories categoryName="Interface Type">
<actel-cc:category name="AmbaBus"/>
</actel-cc:categories>
<actel-cc:categories categoryName="Functional Category">
<actel-cc:category name="Peripherals"/>
</actel-cc:categories>
<actel-cc:categories categoryName="Market Segment">
<actel-cc:category name="Aerospace"/>
<actel-cc:category name="Automotive"/>
<actel-cc:category name="Military"/>
<actel-cc:category name="Industrial"/>
<actel-cc:category name="Medical"/>
<actel-cc:category name="Consumer"/>
<actel-cc:category name="Multimedia"/>
<actel-cc:category name="Gaming"/>
</actel-cc:categories>
<actel-cc:categories categoryName="Product FAMILY" style="checkbox">
<actel-cc:category name="Fusion"/>
<actel-cc:category name="ProASIC3"/>
<actel-cc:category name="ProASIC3E"/>
<actel-cc:category name="ProASICPLUS"/>
<actel-cc:category name="Axcelerator"/>
<actel-cc:category name="RTAX-S"/>
</actel-cc:categories>
<actel-cc:categories categoryName="Temperature Grade" style="hidden">
<actel-cc:category name="Automotive"/>
<actel-cc:category name="Commercial"/>
<actel-cc:category name="Industrial"/>
<actel-cc:category name="Military"/>
</actel-cc:categories>
</spirit:vendorExtensions>
</spirit:component>
