#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1656-gc2dbf4e48)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55e7aa41e4c0 .scope module, "pipeline" "pipeline" 2 15;
 .timescale -9 -12;
o0x7f48b187a018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e7aa4fb300_0 .net "Mem_address", 31 0, o0x7f48b187a018;  0 drivers
v0x55e7aa4fb3e0_0 .net "PCplus4Out", 31 0, v0x55e7aa4f45b0_0;  1 drivers
v0x55e7aa4fb480_0 .net "Read_Data", 31 0, v0x55e7aa4d5c10_0;  1 drivers
v0x55e7aa4fb570_0 .net "Write_data", 31 0, v0x55e7aa4eff00_0;  1 drivers
v0x55e7aa4fb660_0 .net "alu_op", 1 0, v0x55e7aa4f6b00_0;  1 drivers
v0x55e7aa4fb7c0_0 .net "alu_op_out_id_ex", 1 0, v0x55e7aa4f2980_0;  1 drivers
v0x55e7aa4fb8d0_0 .net "alu_res_out_wb", 31 0, v0x55e7aa4eedb0_0;  1 drivers
v0x55e7aa4fb9e0_0 .net "alu_src", 0 0, v0x55e7aa4f6c10_0;  1 drivers
v0x55e7aa4fbad0_0 .net "alu_src_out_id_ex", 0 0, v0x55e7aa4f2b10_0;  1 drivers
v0x55e7aa4fbc00_0 .net "branch", 0 0, v0x55e7aa4f6ce0_0;  1 drivers
v0x55e7aa4fbcf0_0 .net "branch_address", 31 0, v0x55e7aa4f16a0_0;  1 drivers
v0x55e7aa4fbdb0_0 .net "branch_out_id_ex", 0 0, v0x55e7aa4f2cd0_0;  1 drivers
v0x55e7aa4fbea0_0 .var "clk", 0 0;
v0x55e7aa4fbf40_0 .net "currpc_out", 31 0, v0x55e7aa4f4840_0;  1 drivers
v0x55e7aa4fbfe0_0 .net "flag_ex", 0 0, v0x55e7aa4fad90_0;  1 drivers
v0x55e7aa4fc080_0 .net "flag_id", 0 0, v0x55e7aa4fae80_0;  1 drivers
v0x55e7aa4fc120_0 .net "flag_if", 0 0, v0x55e7aa4fafc0_0;  1 drivers
v0x55e7aa4fc2d0_0 .net "imm_field_wo_sgn_ext", 15 0, v0x55e7aa4f9bd0_0;  1 drivers
v0x55e7aa4fc370_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x55e7aa4ff1c0;  1 drivers
v0x55e7aa4fc410_0 .net "inp_instn", 31 0, v0x55e7aa4f5360_0;  1 drivers
v0x55e7aa4fc500_0 .net "inst_imm_field", 15 0, L_0x55e7aa4fef60;  1 drivers
v0x55e7aa4fc5c0_0 .net "inst_read_reg_addr1", 4 0, L_0x55e7aa4fec60;  1 drivers
v0x55e7aa4fc6d0_0 .net "inst_read_reg_addr2", 4 0, L_0x55e7aa4fed90;  1 drivers
v0x55e7aa4fc790_0 .net "mem_read", 0 0, v0x55e7aa4f6de0_0;  1 drivers
v0x55e7aa4fc880_0 .net "mem_read_out_ex_dm", 0 0, v0x55e7aa4f0260_0;  1 drivers
v0x55e7aa4fc970_0 .net "mem_read_out_id_ex", 0 0, v0x55e7aa4f30c0_0;  1 drivers
v0x55e7aa4fca60_0 .net "mem_to_reg", 0 0, v0x55e7aa4f6eb0_0;  1 drivers
v0x55e7aa4fcb50_0 .net "mem_to_reg_out_dm_wb", 0 0, v0x55e7aa4ef1c0_0;  1 drivers
v0x55e7aa4fcc40_0 .net "mem_to_reg_out_ex_dm", 0 0, v0x55e7aa4f03a0_0;  1 drivers
v0x55e7aa4fcd30_0 .net "mem_to_reg_out_id_ex", 0 0, v0x55e7aa4f3230_0;  1 drivers
v0x55e7aa4fce20_0 .net "mem_write", 0 0, v0x55e7aa4f6f50_0;  1 drivers
v0x55e7aa4fcf10_0 .net "mem_write_out_ex_dm", 0 0, v0x55e7aa4f04e0_0;  1 drivers
v0x55e7aa4fd000_0 .net "mem_write_out_id_ex", 0 0, v0x55e7aa4f33a0_0;  1 drivers
v0x55e7aa4fd300_0 .net "nextpc", 31 0, v0x55e7aa4f5460_0;  1 drivers
v0x55e7aa4fd3c0_0 .net "nextpc_out", 31 0, v0x55e7aa4f3530_0;  1 drivers
v0x55e7aa4fd480_0 .net "opcode", 5 0, L_0x55e7aa4feb70;  1 drivers
v0x55e7aa4fd540_0 .net "out_instn", 31 0, v0x55e7aa4f4bd0_0;  1 drivers
v0x55e7aa4fd5e0_0 .net "pc_to_branch", 31 0, v0x55e7aa4f55f0_0;  1 drivers
v0x55e7aa4fd6d0_0 .net "pcout", 31 0, v0x55e7aa4f1d90_0;  1 drivers
v0x55e7aa4fd790_0 .net "rd", 4 0, L_0x55e7aa4feec0;  1 drivers
v0x55e7aa4fd880_0 .net "rd_out_dm_wb", 4 0, v0x55e7aa4ef360_0;  1 drivers
v0x55e7aa4fd990_0 .net "rd_out_ex_dm", 4 0, v0x55e7aa4f0670_0;  1 drivers
v0x55e7aa4fdaa0_0 .net "rd_out_id", 4 0, v0x55e7aa4fa0c0_0;  1 drivers
v0x55e7aa4fdbb0_0 .net "rd_out_id_ex", 4 0, v0x55e7aa4f37f0_0;  1 drivers
v0x55e7aa4fdcc0_0 .net "rd_out_wb", 4 0, v0x55e7aa4f6030_0;  1 drivers
v0x55e7aa4fdd80_0 .net "read_data_out_wb", 31 0, v0x55e7aa4ef500_0;  1 drivers
v0x55e7aa4fde90_0 .net "reg_dst", 0 0, v0x55e7aa4f70c0_0;  1 drivers
v0x55e7aa4fdf30_0 .net "reg_file_out_data1", 31 0, v0x55e7aa4f38e0_0;  1 drivers
v0x55e7aa4fe040_0 .net "reg_file_out_data2", 31 0, v0x55e7aa4f39b0_0;  1 drivers
v0x55e7aa4fe100_0 .net "reg_file_rd_data1", 31 0, v0x55e7aa4f8860_0;  1 drivers
v0x55e7aa4fe1c0_0 .net "reg_file_rd_data2", 31 0, v0x55e7aa4f8950_0;  1 drivers
v0x55e7aa4fe280_0 .net "reg_wr_data", 31 0, v0x55e7aa4f6370_0;  1 drivers
v0x55e7aa4fe340_0 .net "reg_write", 0 0, v0x55e7aa4f7160_0;  1 drivers
v0x55e7aa4fe3e0_0 .net "reg_write_out_dm_wb", 0 0, v0x55e7aa4ef680_0;  1 drivers
v0x55e7aa4fe4d0_0 .net "reg_write_out_ex_dm", 0 0, v0x55e7aa4f0800_0;  1 drivers
v0x55e7aa4fe5c0_0 .net "reg_write_out_id_ex", 0 0, v0x55e7aa4f3cd0_0;  1 drivers
v0x55e7aa4fe6b0_0 .net "reg_write_out_wb", 0 0, v0x55e7aa4f61a0_0;  1 drivers
v0x55e7aa4fe750_0 .var "reset", 0 0;
v0x55e7aa4fe7f0_0 .net "resultOut", 31 0, v0x55e7aa4f1ff0_0;  1 drivers
v0x55e7aa4fe900_0 .net "sgn_ext_imm", 31 0, v0x55e7aa4f9550_0;  1 drivers
v0x55e7aa4fe9c0_0 .net "sgn_ext_imm_out", 31 0, v0x55e7aa4f3ed0_0;  1 drivers
v0x55e7aa4fead0_0 .net "zero", 0 0, v0x55e7aa4f23b0_0;  1 drivers
E_0x55e7aa45b790 .event anyedge, v0x55e7aa4d6800_0;
L_0x55e7aa4feb70 .part v0x55e7aa4f5360_0, 26, 6;
L_0x55e7aa4fec60 .part v0x55e7aa4f5360_0, 21, 5;
L_0x55e7aa4fed90 .part v0x55e7aa4f5360_0, 16, 5;
L_0x55e7aa4feec0 .part v0x55e7aa4f5360_0, 11, 5;
L_0x55e7aa4fef60 .part v0x55e7aa4f5360_0, 0, 16;
S_0x55e7aa419470 .scope module, "DM" "DataMemory" 2 188, 3 1 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Mem_address";
    .port_info 1 /INPUT 1 "Mem_read";
    .port_info 2 /INPUT 1 "Mem_write";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_Data";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
v0x55e7aa4ce1c0_0 .net "Mem_address", 31 0, o0x7f48b187a018;  alias, 0 drivers
v0x55e7aa4d1db0_0 .net "Mem_read", 0 0, v0x55e7aa4f0260_0;  alias, 1 drivers
v0x55e7aa4d56d0_0 .net "Mem_write", 0 0, v0x55e7aa4f04e0_0;  alias, 1 drivers
v0x55e7aa4d5c10_0 .var "Read_Data", 31 0;
v0x55e7aa4d6470_0 .net "Write_data", 31 0, v0x55e7aa4eff00_0;  alias, 1 drivers
v0x55e7aa4d6800_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  1 drivers
v0x55e7aa4da320 .array "memory", 9 0, 31 0;
v0x55e7aa4ee9f0_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  1 drivers
E_0x55e7aa45b540 .event negedge, v0x55e7aa4d6800_0;
E_0x55e7aa413f80 .event anyedge, v0x55e7aa4d1db0_0;
E_0x55e7aa4dca40 .event posedge, v0x55e7aa4ee9f0_0;
S_0x55e7aa41d5e0 .scope module, "DM_WB" "MEM_WB_reg" 2 198, 4 1 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rd_in_dm_wb";
    .port_info 3 /INPUT 32 "alu_result";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 32 "read_data";
    .port_info 6 /OUTPUT 1 "mem_to_reg_out_dm_wb";
    .port_info 7 /OUTPUT 1 "reg_write_out_dm_wb";
    .port_info 8 /OUTPUT 32 "read_data_out";
    .port_info 9 /OUTPUT 32 "alu_res_out";
    .port_info 10 /INPUT 1 "reset";
    .port_info 11 /OUTPUT 5 "rd_out_dm_wb";
v0x55e7aa4eedb0_0 .var "alu_res_out", 31 0;
v0x55e7aa4eeeb0_0 .net "alu_result", 31 0, v0x55e7aa4f1ff0_0;  alias, 1 drivers
v0x55e7aa4eef90_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  alias, 1 drivers
v0x55e7aa4ef030_0 .var "flag_dm_wb", 0 0;
v0x55e7aa4ef0d0_0 .net "mem_to_reg", 0 0, v0x55e7aa4f03a0_0;  alias, 1 drivers
v0x55e7aa4ef1c0_0 .var "mem_to_reg_out_dm_wb", 0 0;
v0x55e7aa4ef280_0 .net "rd_in_dm_wb", 4 0, v0x55e7aa4f0670_0;  alias, 1 drivers
v0x55e7aa4ef360_0 .var "rd_out_dm_wb", 4 0;
v0x55e7aa4ef440_0 .net "read_data", 31 0, v0x55e7aa4d5c10_0;  alias, 1 drivers
v0x55e7aa4ef500_0 .var "read_data_out", 31 0;
v0x55e7aa4ef5c0_0 .net "reg_write", 0 0, v0x55e7aa4f0800_0;  alias, 1 drivers
v0x55e7aa4ef680_0 .var "reg_write_out_dm_wb", 0 0;
o0x7f48b187a498 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e7aa4ef740_0 .net "reset", 0 0, o0x7f48b187a498;  0 drivers
E_0x55e7aa45bfd0 .event posedge, v0x55e7aa4d6800_0;
E_0x55e7aa4eed50 .event posedge, v0x55e7aa4ef740_0;
S_0x55e7aa4ef980 .scope module, "EX_DM" "EX_DM_register" 2 169, 5 1 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem_read_in";
    .port_info 1 /INPUT 1 "mem_write_in";
    .port_info 2 /INPUT 32 "Write_data_in";
    .port_info 3 /INPUT 5 "rd_in_ex_dm";
    .port_info 4 /OUTPUT 32 "Mem_address";
    .port_info 5 /OUTPUT 1 "mem_read_out_ex_dm";
    .port_info 6 /OUTPUT 1 "mem_write_out_ex_dm";
    .port_info 7 /OUTPUT 32 "Write_data_out";
    .port_info 8 /INPUT 1 "mem_to_reg_in";
    .port_info 9 /INPUT 1 "reg_write_in";
    .port_info 10 /OUTPUT 1 "mem_to_reg_out_ex_dm";
    .port_info 11 /OUTPUT 1 "reg_write_out_ex_dm";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "reset";
    .port_info 14 /OUTPUT 5 "rd_out_ex_dm";
o0x7f48b187a708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e7aa4efc80_0 .net "ALU_result", 31 0, o0x7f48b187a708;  0 drivers
v0x55e7aa4efd60_0 .var "Mem_address", 31 0;
v0x55e7aa4efe40_0 .net "Write_data_in", 31 0, v0x55e7aa4f39b0_0;  alias, 1 drivers
v0x55e7aa4eff00_0 .var "Write_data_out", 31 0;
v0x55e7aa4effc0_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  alias, 1 drivers
v0x55e7aa4f0100_0 .var "flag_ex_dm", 0 0;
v0x55e7aa4f01a0_0 .net "mem_read_in", 0 0, v0x55e7aa4f30c0_0;  alias, 1 drivers
v0x55e7aa4f0260_0 .var "mem_read_out_ex_dm", 0 0;
v0x55e7aa4f0300_0 .net "mem_to_reg_in", 0 0, v0x55e7aa4f3230_0;  alias, 1 drivers
v0x55e7aa4f03a0_0 .var "mem_to_reg_out_ex_dm", 0 0;
v0x55e7aa4f0440_0 .net "mem_write_in", 0 0, v0x55e7aa4f33a0_0;  alias, 1 drivers
v0x55e7aa4f04e0_0 .var "mem_write_out_ex_dm", 0 0;
v0x55e7aa4f05b0_0 .net "rd_in_ex_dm", 4 0, v0x55e7aa4f37f0_0;  alias, 1 drivers
v0x55e7aa4f0670_0 .var "rd_out_ex_dm", 4 0;
v0x55e7aa4f0760_0 .net "reg_write_in", 0 0, v0x55e7aa4f3cd0_0;  alias, 1 drivers
v0x55e7aa4f0800_0 .var "reg_write_out_ex_dm", 0 0;
v0x55e7aa4f08d0_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  alias, 1 drivers
S_0x55e7aa4f0b40 .scope module, "Ex" "EX" 2 151, 6 1 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "rs";
    .port_info 3 /INPUT 32 "rt";
    .port_info 4 /INPUT 32 "sign_ext";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUOp";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 32 "pc";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 32 "address";
    .port_info 12 /OUTPUT 32 "resultOut";
    .port_info 13 /OUTPUT 32 "pcout";
    .port_info 14 /OUTPUT 32 "offset";
P_0x55e7aa46eb30 .param/l "ADD" 0 6 49, C4<000000>;
P_0x55e7aa46eb70 .param/l "ADDI" 0 6 46, C4<00>;
P_0x55e7aa46ebb0 .param/l "BEQ" 0 6 47, C4<01>;
P_0x55e7aa46ebf0 .param/l "LW" 0 6 44, C4<00>;
P_0x55e7aa46ec30 .param/l "MUL" 0 6 51, C4<000010>;
P_0x55e7aa46ec70 .param/l "RType" 0 6 48, C4<10>;
P_0x55e7aa46ecb0 .param/l "SUB" 0 6 50, C4<000001>;
P_0x55e7aa46ecf0 .param/l "SW" 0 6 45, C4<00>;
L_0x55e7aa4d1ce0 .functor BUFZ 32, v0x55e7aa4f38e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55e7aa4f1410_0 .var "ALUControl", 3 0;
v0x55e7aa4f14f0_0 .net "ALUOp", 1 0, v0x55e7aa4f2980_0;  alias, 1 drivers
v0x55e7aa4f15d0_0 .net "ALUSrc", 0 0, v0x55e7aa4f2b10_0;  alias, 1 drivers
v0x55e7aa4f16a0_0 .var "address", 31 0;
v0x55e7aa4f1780_0 .net "branch", 0 0, v0x55e7aa4f2cd0_0;  alias, 1 drivers
v0x55e7aa4f1890_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  alias, 1 drivers
v0x55e7aa4f1930_0 .net "data1", 31 0, L_0x55e7aa4d1ce0;  1 drivers
v0x55e7aa4f1a10_0 .var "data2", 31 0;
v0x55e7aa4f1af0_0 .net "funct", 5 0, L_0x55e7aa4ff260;  1 drivers
v0x55e7aa4f1bd0_0 .var "offset", 31 0;
v0x55e7aa4f1cb0_0 .net "pc", 31 0, v0x55e7aa4f3530_0;  alias, 1 drivers
v0x55e7aa4f1d90_0 .var "pcout", 31 0;
v0x55e7aa4f1e70_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  alias, 1 drivers
v0x55e7aa4f1f10_0 .var "result", 31 0;
v0x55e7aa4f1ff0_0 .var "resultOut", 31 0;
v0x55e7aa4f20b0_0 .net "rs", 31 0, v0x55e7aa4f38e0_0;  alias, 1 drivers
v0x55e7aa4f2170_0 .net "rt", 31 0, v0x55e7aa4f39b0_0;  alias, 1 drivers
v0x55e7aa4f2230_0 .net "sign_ext", 31 0, v0x55e7aa4f3ed0_0;  alias, 1 drivers
v0x55e7aa4f22f0_0 .net "stall_flag", 0 0, v0x55e7aa4fad90_0;  alias, 1 drivers
v0x55e7aa4f23b0_0 .var "zero", 0 0;
E_0x55e7aa4f11e0/0 .event anyedge, v0x55e7aa4f22f0_0;
E_0x55e7aa4f11e0/1 .event posedge, v0x55e7aa4d6800_0;
E_0x55e7aa4f11e0 .event/or E_0x55e7aa4f11e0/0, E_0x55e7aa4f11e0/1;
E_0x55e7aa4f1240 .event anyedge, v0x55e7aa4f23b0_0, v0x55e7aa4f1780_0;
E_0x55e7aa4f12a0 .event anyedge, v0x55e7aa4f1a10_0, v0x55e7aa4f1930_0, v0x55e7aa4f1410_0;
E_0x55e7aa4f1300/0 .event anyedge, v0x55e7aa4f22f0_0, v0x55e7aa4f1cb0_0, v0x55e7aa4f14f0_0, v0x55e7aa4f2230_0;
E_0x55e7aa4f1300/1 .event anyedge, v0x55e7aa4f1bd0_0, v0x55e7aa4f1af0_0;
E_0x55e7aa4f1300 .event/or E_0x55e7aa4f1300/0, E_0x55e7aa4f1300/1;
E_0x55e7aa4f13b0 .event anyedge, v0x55e7aa4f2230_0, v0x55e7aa4efe40_0, v0x55e7aa4f15d0_0;
L_0x55e7aa4ff260 .part v0x55e7aa4f3ed0_0, 0, 6;
S_0x55e7aa4f2650 .scope module, "ID_EX" "ID_EX_reg" 2 116, 7 1 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /INPUT 5 "rd_in_id_ex";
    .port_info 6 /INPUT 1 "alu_src";
    .port_info 7 /INPUT 2 "alu_op";
    .port_info 8 /INPUT 32 "nextpc";
    .port_info 9 /INPUT 32 "reg_file_rd_data1";
    .port_info 10 /INPUT 32 "reg_file_rd_data2";
    .port_info 11 /INPUT 32 "sgn_ext_imm";
    .port_info 12 /INPUT 16 "inst_imm_field";
    .port_info 13 /OUTPUT 32 "nextpc_out";
    .port_info 14 /OUTPUT 32 "reg_file_out_data1";
    .port_info 15 /OUTPUT 32 "reg_file_out_data2";
    .port_info 16 /OUTPUT 32 "sgn_ext_imm_out";
    .port_info 17 /OUTPUT 1 "reg_write_out_id_ex";
    .port_info 18 /OUTPUT 1 "mem_to_reg_out_id_ex";
    .port_info 19 /OUTPUT 1 "mem_write_out_id_ex";
    .port_info 20 /OUTPUT 1 "mem_read_out_id_ex";
    .port_info 21 /OUTPUT 1 "branch_out_id_ex";
    .port_info 22 /OUTPUT 1 "alu_src_out_id_ex";
    .port_info 23 /OUTPUT 2 "alu_op_out_id_ex";
    .port_info 24 /INPUT 1 "clk";
    .port_info 25 /INPUT 1 "reset";
    .port_info 26 /OUTPUT 5 "rd_out_id_ex";
v0x55e7aa4f2880_0 .net "alu_op", 1 0, v0x55e7aa4f6b00_0;  alias, 1 drivers
v0x55e7aa4f2980_0 .var "alu_op_out_id_ex", 1 0;
v0x55e7aa4f2a40_0 .net "alu_src", 0 0, v0x55e7aa4f6c10_0;  alias, 1 drivers
v0x55e7aa4f2b10_0 .var "alu_src_out_id_ex", 0 0;
v0x55e7aa4f2be0_0 .net "branch", 0 0, v0x55e7aa4f6ce0_0;  alias, 1 drivers
v0x55e7aa4f2cd0_0 .var "branch_out_id_ex", 0 0;
v0x55e7aa4f2d70_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  alias, 1 drivers
v0x55e7aa4f2e10_0 .var "flag_id_ex", 0 0;
v0x55e7aa4f2eb0_0 .net "inst_imm_field", 15 0, L_0x55e7aa4fef60;  alias, 1 drivers
v0x55e7aa4f3000_0 .net "mem_read", 0 0, v0x55e7aa4f6de0_0;  alias, 1 drivers
v0x55e7aa4f30c0_0 .var "mem_read_out_id_ex", 0 0;
v0x55e7aa4f3190_0 .net "mem_to_reg", 0 0, v0x55e7aa4f6eb0_0;  alias, 1 drivers
v0x55e7aa4f3230_0 .var "mem_to_reg_out_id_ex", 0 0;
v0x55e7aa4f3300_0 .net "mem_write", 0 0, v0x55e7aa4f6f50_0;  alias, 1 drivers
v0x55e7aa4f33a0_0 .var "mem_write_out_id_ex", 0 0;
v0x55e7aa4f3470_0 .net "nextpc", 31 0, v0x55e7aa4f5460_0;  alias, 1 drivers
v0x55e7aa4f3530_0 .var "nextpc_out", 31 0;
v0x55e7aa4f3730_0 .net "rd_in_id_ex", 4 0, v0x55e7aa4fa0c0_0;  alias, 1 drivers
v0x55e7aa4f37f0_0 .var "rd_out_id_ex", 4 0;
v0x55e7aa4f38e0_0 .var "reg_file_out_data1", 31 0;
v0x55e7aa4f39b0_0 .var "reg_file_out_data2", 31 0;
v0x55e7aa4f3a50_0 .net "reg_file_rd_data1", 31 0, v0x55e7aa4f8860_0;  alias, 1 drivers
v0x55e7aa4f3b30_0 .net "reg_file_rd_data2", 31 0, v0x55e7aa4f8950_0;  alias, 1 drivers
v0x55e7aa4f3c10_0 .net "reg_write", 0 0, v0x55e7aa4f7160_0;  alias, 1 drivers
v0x55e7aa4f3cd0_0 .var "reg_write_out_id_ex", 0 0;
v0x55e7aa4f3d70_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  alias, 1 drivers
v0x55e7aa4f3e10_0 .net "sgn_ext_imm", 31 0, v0x55e7aa4f9550_0;  alias, 1 drivers
v0x55e7aa4f3ed0_0 .var "sgn_ext_imm_out", 31 0;
S_0x55e7aa4f4300 .scope module, "IF" "IF_ID_reg" 2 49, 8 1 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "currpc";
    .port_info 1 /INPUT 32 "nextpc";
    .port_info 2 /INPUT 32 "inp_instn";
    .port_info 3 /OUTPUT 32 "out_instn";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "PCplus4Out";
    .port_info 6 /OUTPUT 32 "currpc_out";
    .port_info 7 /INPUT 1 "reset";
v0x55e7aa4f45b0_0 .var "PCplus4Out", 31 0;
v0x55e7aa4f46b0_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  alias, 1 drivers
v0x55e7aa4f4770_0 .net "currpc", 31 0, v0x55e7aa4f55f0_0;  alias, 1 drivers
v0x55e7aa4f4840_0 .var "currpc_out", 31 0;
v0x55e7aa4f4920_0 .var "flag_if_id", 0 0;
v0x55e7aa4f4a30_0 .net "inp_instn", 31 0, v0x55e7aa4f5360_0;  alias, 1 drivers
v0x55e7aa4f4b10_0 .net "nextpc", 31 0, v0x55e7aa4f5460_0;  alias, 1 drivers
v0x55e7aa4f4bd0_0 .var "out_instn", 31 0;
v0x55e7aa4f4c90_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  alias, 1 drivers
S_0x55e7aa4f4ec0 .scope module, "IM" "Instruction_Memory" 2 39, 9 1 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "inp_instn";
    .port_info 4 /OUTPUT 32 "nextpc";
    .port_info 5 /OUTPUT 32 "pc_to_branch";
    .port_info 6 /INPUT 1 "reset";
v0x55e7aa4f51c0 .array "Imemory", 1023 0, 31 0;
v0x55e7aa4f52a0_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  alias, 1 drivers
v0x55e7aa4f5360_0 .var "inp_instn", 31 0;
v0x55e7aa4f5460_0 .var "nextpc", 31 0;
v0x55e7aa4f5500_0 .net "pc", 31 0, v0x55e7aa4f5460_0;  alias, 1 drivers
v0x55e7aa4f55f0_0 .var "pc_to_branch", 31 0;
v0x55e7aa4f56b0_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  alias, 1 drivers
v0x55e7aa4f5750_0 .net "stall_flag", 0 0, v0x55e7aa4fafc0_0;  alias, 1 drivers
E_0x55e7aa4f5140 .event anyedge, v0x55e7aa4f5750_0, v0x55e7aa4f3470_0;
S_0x55e7aa4f5910 .scope module, "WB" "WriteBack" 2 212, 10 2 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rd_in_wb";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 1 "mem_to_reg";
    .port_info 3 /INPUT 32 "alu_data_out";
    .port_info 4 /INPUT 32 "dm_data_out";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_data";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /OUTPUT 1 "reg_write_out_wb";
    .port_info 9 /OUTPUT 5 "rd_out_wb";
v0x55e7aa4f5bf0_0 .net "alu_data_out", 31 0, v0x55e7aa4eedb0_0;  alias, 1 drivers
v0x55e7aa4f5cd0_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  alias, 1 drivers
v0x55e7aa4f5d70_0 .net "dm_data_out", 31 0, v0x55e7aa4ef500_0;  alias, 1 drivers
v0x55e7aa4f5e70_0 .net "mem_to_reg", 0 0, v0x55e7aa4ef1c0_0;  alias, 1 drivers
v0x55e7aa4f5f40_0 .net "rd_in_wb", 4 0, v0x55e7aa4ef360_0;  alias, 1 drivers
v0x55e7aa4f6030_0 .var "rd_out_wb", 4 0;
v0x55e7aa4f60d0_0 .net "reg_write", 0 0, v0x55e7aa4ef680_0;  alias, 1 drivers
v0x55e7aa4f61a0_0 .var "reg_write_out_wb", 0 0;
v0x55e7aa4f6240_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  alias, 1 drivers
v0x55e7aa4f6370_0 .var "wb_data", 31 0;
S_0x55e7aa4f6570 .scope module, "cu" "ControlUnit" 2 66, 11 1 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /INPUT 1 "reset";
P_0x55e7aa4db540 .param/l "ADDI" 0 11 12, C4<000100>;
P_0x55e7aa4db580 .param/l "BEQ" 0 11 11, C4<000011>;
P_0x55e7aa4db5c0 .param/l "LW" 0 11 9, C4<000001>;
P_0x55e7aa4db600 .param/l "RType" 0 11 8, C4<000000>;
P_0x55e7aa4db640 .param/l "SW" 0 11 10, C4<000010>;
v0x55e7aa4f6b00_0 .var "alu_op", 1 0;
v0x55e7aa4f6c10_0 .var "alu_src", 0 0;
v0x55e7aa4f6ce0_0 .var "branch", 0 0;
v0x55e7aa4f6de0_0 .var "mem_read", 0 0;
v0x55e7aa4f6eb0_0 .var "mem_to_reg", 0 0;
v0x55e7aa4f6f50_0 .var "mem_write", 0 0;
v0x55e7aa4f7020_0 .net "opcode", 5 0, L_0x55e7aa4feb70;  alias, 1 drivers
v0x55e7aa4f70c0_0 .var "reg_dst", 0 0;
v0x55e7aa4f7160_0 .var "reg_write", 0 0;
v0x55e7aa4f72c0_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  alias, 1 drivers
E_0x55e7aa4f5050 .event anyedge, v0x55e7aa4f7020_0;
S_0x55e7aa4f7400 .scope module, "tb" "instruction_decoder" 2 89, 12 8 0, S_0x55e7aa41e4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 1 "stall_flag_if";
    .port_info 2 /INPUT 1 "stall_flag_ex";
    .port_info 3 /OUTPUT 1 "stall_flag_id_out";
    .port_info 4 /OUTPUT 1 "stall_flag_if_out";
    .port_info 5 /OUTPUT 1 "stall_flag_ex_out";
    .port_info 6 /INPUT 1 "reg_write_cu";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "reset";
    .port_info 9 /INPUT 5 "inst_read_reg_addr1";
    .port_info 10 /INPUT 5 "inst_read_reg_addr2";
    .port_info 11 /INPUT 5 "rd";
    .port_info 12 /INPUT 32 "reg_wr_data";
    .port_info 13 /INPUT 16 "inst_imm_field";
    .port_info 14 /INPUT 1 "reg_dst";
    .port_info 15 /INPUT 1 "reg_write";
    .port_info 16 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 17 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 18 /OUTPUT 16 "imm_field_wo_sgn_ext";
    .port_info 19 /OUTPUT 32 "sgn_ext_imm";
    .port_info 20 /OUTPUT 32 "imm_sgn_ext_lft_shft";
    .port_info 21 /OUTPUT 5 "rd_out_id";
    .port_info 22 /INPUT 5 "reg_wr_addr_wb";
v0x55e7aa4f9780_0 .net *"_ivl_2", 29 0, L_0x55e7aa4ff090;  1 drivers
L_0x7f48b1831018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e7aa4f9860_0 .net *"_ivl_4", 1 0, L_0x7f48b1831018;  1 drivers
v0x55e7aa4f9940_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  alias, 1 drivers
v0x55e7aa4f99e0_0 .var "flag_reg_wr_addr", 4 0;
v0x55e7aa4f9aa0_0 .var "flag_reg_wr_addr_wb", 4 0;
v0x55e7aa4f9bd0_0 .var "imm_field_wo_sgn_ext", 15 0;
v0x55e7aa4f9cb0_0 .net "imm_sgn_ext_lft_shft", 31 0, L_0x55e7aa4ff1c0;  alias, 1 drivers
v0x55e7aa4f9d90_0 .net "inst_imm_field", 15 0, L_0x55e7aa4fef60;  alias, 1 drivers
v0x55e7aa4f9ea0_0 .net "inst_read_reg_addr1", 4 0, L_0x55e7aa4fec60;  alias, 1 drivers
v0x55e7aa4f9f60_0 .net "inst_read_reg_addr2", 4 0, L_0x55e7aa4fed90;  alias, 1 drivers
v0x55e7aa4fa000_0 .net "rd", 4 0, L_0x55e7aa4feec0;  alias, 1 drivers
v0x55e7aa4fa0c0_0 .var "rd_out_id", 4 0;
v0x55e7aa4fa160_0 .net "reg_dst", 0 0, v0x55e7aa4f70c0_0;  alias, 1 drivers
v0x55e7aa4fa250_0 .net "reg_file_rd_data1", 31 0, v0x55e7aa4f8860_0;  alias, 1 drivers
v0x55e7aa4fa340_0 .net "reg_file_rd_data2", 31 0, v0x55e7aa4f8950_0;  alias, 1 drivers
v0x55e7aa4fa450_0 .net "reg_wr_addr", 4 0, v0x55e7aa4f7da0_0;  1 drivers
v0x55e7aa4fa510_0 .net "reg_wr_addr_wb", 4 0, v0x55e7aa4f6030_0;  alias, 1 drivers
v0x55e7aa4fa710_0 .net "reg_wr_data", 31 0, v0x55e7aa4f6370_0;  alias, 1 drivers
v0x55e7aa4fa820_0 .net "reg_write", 0 0, v0x55e7aa4f61a0_0;  alias, 1 drivers
v0x55e7aa4fa910_0 .net "reg_write_cu", 0 0, v0x55e7aa4f7160_0;  alias, 1 drivers
v0x55e7aa4faa00 .array "registers_flag", 31 0, 0 0;
v0x55e7aa4faaa0_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  alias, 1 drivers
v0x55e7aa4fab40_0 .net "sgn_ext_imm", 31 0, v0x55e7aa4f9550_0;  alias, 1 drivers
v0x55e7aa4fac50_0 .net "stall_flag", 0 0, v0x55e7aa4fae80_0;  alias, 1 drivers
v0x55e7aa4facf0_0 .net "stall_flag_ex", 0 0, v0x55e7aa4fad90_0;  alias, 1 drivers
v0x55e7aa4fad90_0 .var "stall_flag_ex_out", 0 0;
v0x55e7aa4fae80_0 .var "stall_flag_id_out", 0 0;
v0x55e7aa4faf20_0 .net "stall_flag_if", 0 0, v0x55e7aa4fafc0_0;  alias, 1 drivers
v0x55e7aa4fafc0_0 .var "stall_flag_if_out", 0 0;
E_0x55e7aa4f77c0/0 .event anyedge, v0x55e7aa4f7da0_0;
E_0x55e7aa4f77c0/1 .event negedge, v0x55e7aa4d6800_0;
E_0x55e7aa4f77c0 .event/or E_0x55e7aa4f77c0/0, E_0x55e7aa4f77c0/1;
L_0x55e7aa4ff090 .part v0x55e7aa4f9550_0, 0, 30;
L_0x55e7aa4ff1c0 .concat [ 2 30 0 0], L_0x7f48b1831018, L_0x55e7aa4ff090;
S_0x55e7aa4f7840 .scope module, "reg_wr_mux" "Mux2_1_5" 12 106, 13 1 0, S_0x55e7aa4f7400;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "inp1";
    .port_info 1 /INPUT 5 "inp2";
    .port_info 2 /INPUT 1 "stall_flag";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /OUTPUT 5 "out";
v0x55e7aa4f7b00_0 .net "cs", 0 0, v0x55e7aa4f70c0_0;  alias, 1 drivers
v0x55e7aa4f7bf0_0 .net "inp1", 4 0, L_0x55e7aa4fed90;  alias, 1 drivers
v0x55e7aa4f7cb0_0 .net "inp2", 4 0, L_0x55e7aa4feec0;  alias, 1 drivers
v0x55e7aa4f7da0_0 .var "out", 4 0;
v0x55e7aa4f7e80_0 .net "stall_flag", 0 0, v0x55e7aa4fae80_0;  alias, 1 drivers
E_0x55e7aa4f7a70 .event anyedge, v0x55e7aa4f7e80_0, v0x55e7aa4f70c0_0, v0x55e7aa4f7cb0_0, v0x55e7aa4f7bf0_0;
S_0x55e7aa4f8030 .scope module, "registerFile" "RegisterFile" 12 113, 14 1 0, S_0x55e7aa4f7400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 5 "inst_read_reg_addr1";
    .port_info 2 /INPUT 5 "inst_read_reg_addr2";
    .port_info 3 /INPUT 5 "reg_wr_addr";
    .port_info 4 /INPUT 32 "reg_wr_data";
    .port_info 5 /INPUT 1 "reg_wr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "reg_file_rd_data1";
    .port_info 8 /OUTPUT 32 "reg_file_rd_data2";
    .port_info 9 /INPUT 1 "reset";
v0x55e7aa4f8400_0 .net "clk", 0 0, v0x55e7aa4fbea0_0;  alias, 1 drivers
v0x55e7aa4f85d0_0 .var/i "i", 31 0;
v0x55e7aa4f86b0_0 .net "inst_read_reg_addr1", 4 0, L_0x55e7aa4fec60;  alias, 1 drivers
v0x55e7aa4f8770_0 .net "inst_read_reg_addr2", 4 0, L_0x55e7aa4fed90;  alias, 1 drivers
v0x55e7aa4f8860_0 .var "reg_file_rd_data1", 31 0;
v0x55e7aa4f8950_0 .var "reg_file_rd_data2", 31 0;
v0x55e7aa4f8a20_0 .net "reg_wr", 0 0, v0x55e7aa4f61a0_0;  alias, 1 drivers
v0x55e7aa4f8af0_0 .net "reg_wr_addr", 4 0, v0x55e7aa4f6030_0;  alias, 1 drivers
v0x55e7aa4f8bc0_0 .net "reg_wr_data", 31 0, v0x55e7aa4f6370_0;  alias, 1 drivers
v0x55e7aa4f8c90 .array "registers", 31 0, 31 0;
v0x55e7aa4f8d30 .array "registers_flag", 31 0, 0 0;
v0x55e7aa4f8dd0_0 .net "reset", 0 0, v0x55e7aa4fe750_0;  alias, 1 drivers
v0x55e7aa4f8f80_0 .net "stall_flag", 0 0, v0x55e7aa4fae80_0;  alias, 1 drivers
E_0x55e7aa4f8330/0 .event anyedge, v0x55e7aa4f7e80_0, v0x55e7aa4f7bf0_0, v0x55e7aa4f86b0_0;
E_0x55e7aa4f8330/1 .event posedge, v0x55e7aa4d6800_0;
E_0x55e7aa4f8330 .event/or E_0x55e7aa4f8330/0, E_0x55e7aa4f8330/1;
E_0x55e7aa4f83a0 .event anyedge, v0x55e7aa4ee9f0_0;
S_0x55e7aa4f91b0 .scope module, "signExtend" "SignExtend" 12 116, 15 1 0, S_0x55e7aa4f7400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "stall_flag";
    .port_info 1 /INPUT 16 "inp";
    .port_info 2 /OUTPUT 32 "out";
v0x55e7aa4f9440_0 .net "inp", 15 0, L_0x55e7aa4fef60;  alias, 1 drivers
v0x55e7aa4f9550_0 .var "out", 31 0;
v0x55e7aa4f9620_0 .net "stall_flag", 0 0, v0x55e7aa4fae80_0;  alias, 1 drivers
E_0x55e7aa4f93c0 .event anyedge, v0x55e7aa4f7e80_0, v0x55e7aa4f2eb0_0;
    .scope S_0x55e7aa4f4ec0;
T_0 ;
    %vpi_call 9 15 "$readmemb", "m.bin", v0x55e7aa4f51c0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55e7aa4f4ec0;
T_1 ;
    %wait E_0x55e7aa4dca40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55e7aa4f51c0, 4;
    %assign/vec4 v0x55e7aa4f5360_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x55e7aa4f5460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e7aa4f55f0_0, 0;
    %delay 1000, 0;
    %vpi_call 9 25 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v0x55e7aa4f5360_0, v0x55e7aa4f5460_0, v0x55e7aa4f55f0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e7aa4f4ec0;
T_2 ;
    %wait E_0x55e7aa4f5140;
    %load/vec4 v0x55e7aa4f5750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %delay 20000, 0;
    %vpi_call 9 34 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v0x55e7aa4f5360_0, v0x55e7aa4f5460_0, v0x55e7aa4f55f0_0 {0 0 0};
    %load/vec4 v0x55e7aa4f5500_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x55e7aa4f51c0, 4;
    %store/vec4 v0x55e7aa4f5360_0, 0, 32;
    %load/vec4 v0x55e7aa4f5500_0;
    %store/vec4 v0x55e7aa4f55f0_0, 0, 32;
    %load/vec4 v0x55e7aa4f5500_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55e7aa4f5460_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e7aa4f4300;
T_3 ;
    %wait E_0x55e7aa4dca40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7aa4f4920_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e7aa4f4300;
T_4 ;
    %wait E_0x55e7aa45bfd0;
    %load/vec4 v0x55e7aa4f4a30_0;
    %assign/vec4 v0x55e7aa4f4bd0_0, 0;
    %load/vec4 v0x55e7aa4f4b10_0;
    %assign/vec4 v0x55e7aa4f45b0_0, 0;
    %load/vec4 v0x55e7aa4f4770_0;
    %assign/vec4 v0x55e7aa4f4840_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e7aa4f6570;
T_5 ;
    %wait E_0x55e7aa4dca40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f70c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6eb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e7aa4f6b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f7160_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e7aa4f6570;
T_6 ;
    %wait E_0x55e7aa4f5050;
    %load/vec4 v0x55e7aa4f7020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f70c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f7160_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55e7aa4f6b00_0, 0;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f70c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f6de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f6c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f7160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e7aa4f6b00_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f6f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f6c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f7160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e7aa4f6b00_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f6ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f7160_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55e7aa4f6b00_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f70c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f6f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f6c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f7160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55e7aa4f6b00_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55e7aa4f7840;
T_7 ;
    %wait E_0x55e7aa4f7a70;
    %load/vec4 v0x55e7aa4f7e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55e7aa4f7b00_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x55e7aa4f7bf0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x55e7aa4f7b00_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x55e7aa4f7cb0_0;
    %jmp/1 T_7.5, 9;
T_7.4 ; End of true expr.
    %pushi/vec4 31, 31, 5;
    %jmp/0 T_7.5, 9;
 ; End of false expr.
    %blend;
T_7.5;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x55e7aa4f7da0_0, 0, 5;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55e7aa4f8030;
T_8 ;
    %wait E_0x55e7aa4f83a0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8c90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4f8d30, 0, 4;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55e7aa4f8030;
T_9 ;
    %wait E_0x55e7aa4f8330;
    %load/vec4 v0x55e7aa4f8f80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55e7aa4f86b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e7aa4f8c90, 4;
    %assign/vec4 v0x55e7aa4f8860_0, 0;
    %load/vec4 v0x55e7aa4f8770_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e7aa4f8c90, 4;
    %assign/vec4 v0x55e7aa4f8950_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e7aa4f8030;
T_10 ;
    %wait E_0x55e7aa45b540;
    %delay 1000, 0;
    %load/vec4 v0x55e7aa4f8a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55e7aa4f8bc0_0;
    %load/vec4 v0x55e7aa4f8af0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55e7aa4f8c90, 4, 0;
    %delay 1000, 0;
    %load/vec4 v0x55e7aa4f8af0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e7aa4f8c90, 4;
    %vpi_call 14 70 "$display", "time=%3d, ans=%b addr=%b data=%b \012", $time, S<0,vec4,u32>, v0x55e7aa4f8af0_0, v0x55e7aa4f8bc0_0 {1 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55e7aa4f8030;
T_11 ;
    %wait E_0x55e7aa45bfd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e7aa4f85d0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x55e7aa4f85d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 14 77 "$display", "Register ", v0x55e7aa4f85d0_0, " ", &A<v0x55e7aa4f8c90, v0x55e7aa4f85d0_0 > {0 0 0};
    %load/vec4 v0x55e7aa4f85d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e7aa4f85d0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55e7aa4f91b0;
T_12 ;
    %wait E_0x55e7aa4f93c0;
    %load/vec4 v0x55e7aa4f9620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x55e7aa4f9440_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_12.2, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55e7aa4f9440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_12.3, 8;
T_12.2 ; End of true expr.
    %load/vec4 v0x55e7aa4f9440_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_12.4, 9;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55e7aa4f9440_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_12.5, 9;
T_12.4 ; End of true expr.
    %pushi/vec4 65535, 65535, 32;
    %jmp/0 T_12.5, 9;
 ; End of false expr.
    %blend;
T_12.5;
    %jmp/0 T_12.3, 8;
 ; End of false expr.
    %blend;
T_12.3;
    %store/vec4 v0x55e7aa4f9550_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55e7aa4f7400;
T_13 ;
    %wait E_0x55e7aa4dca40;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4fad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4fafc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4fae80_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e7aa4f7400;
T_14 ;
    %wait E_0x55e7aa45bfd0;
    %load/vec4 v0x55e7aa4f9ea0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e7aa4faa00, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_14.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55e7aa4f9f60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e7aa4faa00, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_14.2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4fafc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4fae80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4fad90_0, 0;
T_14.0 ;
    %vpi_call 12 102 "$display", "TESTINGGGGGGGGGGGGGGGG" {0 0 0};
    %vpi_call 12 103 "$display", v0x55e7aa4fafc0_0, " ", v0x55e7aa4fae80_0, " ", v0x55e7aa4fad90_0 {0 0 0};
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e7aa4f7400;
T_15 ;
    %wait E_0x55e7aa45bfd0;
    %vpi_call 12 109 "$display", "ID", v0x55e7aa4fa450_0 {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0x55e7aa4f7400;
T_16 ;
    %wait E_0x55e7aa4f93c0;
    %load/vec4 v0x55e7aa4fac50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x55e7aa4f9d90_0;
    %assign/vec4 v0x55e7aa4f9bd0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55e7aa4f7400;
T_17 ;
    %wait E_0x55e7aa4f77c0;
    %delay 1000, 0;
    %load/vec4 v0x55e7aa4fa450_0;
    %assign/vec4 v0x55e7aa4f99e0_0, 0;
    %load/vec4 v0x55e7aa4fa510_0;
    %assign/vec4 v0x55e7aa4f9aa0_0, 0;
    %load/vec4 v0x55e7aa4fa450_0;
    %assign/vec4 v0x55e7aa4fa0c0_0, 0;
    %delay 1000, 0;
    %load/vec4 v0x55e7aa4fa910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e7aa4f99e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
T_17.0 ;
    %load/vec4 v0x55e7aa4fa820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e7aa4fa510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4faa00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4fafc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4fae80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4fad90_0, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55e7aa4f2650;
T_18 ;
    %wait E_0x55e7aa4dca40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7aa4f2e10_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55e7aa4f2650;
T_19 ;
    %wait E_0x55e7aa45bfd0;
    %load/vec4 v0x55e7aa4f3470_0;
    %assign/vec4 v0x55e7aa4f3530_0, 0;
    %load/vec4 v0x55e7aa4f2be0_0;
    %assign/vec4 v0x55e7aa4f2cd0_0, 0;
    %load/vec4 v0x55e7aa4f3a50_0;
    %assign/vec4 v0x55e7aa4f38e0_0, 0;
    %load/vec4 v0x55e7aa4f3b30_0;
    %assign/vec4 v0x55e7aa4f39b0_0, 0;
    %load/vec4 v0x55e7aa4f3e10_0;
    %assign/vec4 v0x55e7aa4f3ed0_0, 0;
    %load/vec4 v0x55e7aa4f3730_0;
    %assign/vec4 v0x55e7aa4f37f0_0, 0;
    %load/vec4 v0x55e7aa4f3c10_0;
    %assign/vec4 v0x55e7aa4f3cd0_0, 0;
    %load/vec4 v0x55e7aa4f3190_0;
    %assign/vec4 v0x55e7aa4f3230_0, 0;
    %load/vec4 v0x55e7aa4f3300_0;
    %assign/vec4 v0x55e7aa4f33a0_0, 0;
    %load/vec4 v0x55e7aa4f3000_0;
    %assign/vec4 v0x55e7aa4f30c0_0, 0;
    %load/vec4 v0x55e7aa4f2a40_0;
    %assign/vec4 v0x55e7aa4f2b10_0, 0;
    %load/vec4 v0x55e7aa4f2880_0;
    %assign/vec4 v0x55e7aa4f2980_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55e7aa4f2650;
T_20 ;
    %wait E_0x55e7aa45bfd0;
    %vpi_call 7 48 "$display", "ID_EX", v0x55e7aa4f37f0_0 {0 0 0};
    %jmp T_20;
    .thread T_20;
    .scope S_0x55e7aa4f0b40;
T_21 ;
    %wait E_0x55e7aa4f13b0;
    %load/vec4 v0x55e7aa4f22f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %delay 1000, 0;
    %load/vec4 v0x55e7aa4f15d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x55e7aa4f2170_0;
    %assign/vec4 v0x55e7aa4f1a10_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55e7aa4f2230_0;
    %assign/vec4 v0x55e7aa4f1a10_0, 0;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55e7aa4f0b40;
T_22 ;
    %wait E_0x55e7aa4f1300;
    %load/vec4 v0x55e7aa4f22f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %delay 1000, 0;
    %load/vec4 v0x55e7aa4f1cb0_0;
    %store/vec4 v0x55e7aa4f1d90_0, 0, 32;
    %load/vec4 v0x55e7aa4f14f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e7aa4f1410_0, 0, 4;
    %load/vec4 v0x55e7aa4f2230_0;
    %store/vec4 v0x55e7aa4f1bd0_0, 0, 32;
    %load/vec4 v0x55e7aa4f1bd0_0;
    %store/vec4 v0x55e7aa4f1a10_0, 0, 32;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e7aa4f1410_0, 0, 4;
    %load/vec4 v0x55e7aa4f2230_0;
    %store/vec4 v0x55e7aa4f1bd0_0, 0, 32;
    %load/vec4 v0x55e7aa4f1bd0_0;
    %store/vec4 v0x55e7aa4f1a10_0, 0, 32;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e7aa4f1410_0, 0, 4;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55e7aa4f1410_0, 0, 4;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x55e7aa4f1af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %jmp T_22.11;
T_22.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55e7aa4f1410_0, 0, 4;
    %jmp T_22.11;
T_22.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55e7aa4f1410_0, 0, 4;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55e7aa4f1410_0, 0, 4;
    %jmp T_22.11;
T_22.11 ;
    %pop/vec4 1;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55e7aa4f0b40;
T_23 ;
    %wait E_0x55e7aa4dca40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f23b0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55e7aa4f0b40;
T_24 ;
    %wait E_0x55e7aa4f12a0;
    %load/vec4 v0x55e7aa4f22f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %delay 1000, 0;
    %load/vec4 v0x55e7aa4f1930_0;
    %load/vec4 v0x55e7aa4f1a10_0;
    %cmp/e;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4f23b0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4f23b0_0, 0;
T_24.3 ;
    %load/vec4 v0x55e7aa4f1410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %jmp T_24.7;
T_24.4 ;
    %vpi_call 6 126 "$display", "data1=%d, data2=%d \012", v0x55e7aa4f1930_0, v0x55e7aa4f1a10_0 {0 0 0};
    %load/vec4 v0x55e7aa4f1930_0;
    %load/vec4 v0x55e7aa4f1a10_0;
    %add;
    %assign/vec4 v0x55e7aa4f1f10_0, 0;
    %jmp T_24.7;
T_24.5 ;
    %load/vec4 v0x55e7aa4f1930_0;
    %load/vec4 v0x55e7aa4f1a10_0;
    %sub;
    %assign/vec4 v0x55e7aa4f1f10_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x55e7aa4f1930_0;
    %load/vec4 v0x55e7aa4f1a10_0;
    %mul;
    %assign/vec4 v0x55e7aa4f1f10_0, 0;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55e7aa4f1780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.10, 4;
    %load/vec4 v0x55e7aa4f23b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %vpi_call 6 146 "$display", "hello" {0 0 0};
    %load/vec4 v0x55e7aa4f2230_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55e7aa4f1bd0_0, 0, 32;
T_24.8 ;
T_24.0 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55e7aa4f0b40;
T_25 ;
    %wait E_0x55e7aa4f1240;
    %load/vec4 v0x55e7aa4f22f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x55e7aa4f1780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_25.4, 4;
    %load/vec4 v0x55e7aa4f23b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %vpi_call 6 165 "$display", "hello" {0 0 0};
    %load/vec4 v0x55e7aa4f2230_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55e7aa4f1bd0_0, 0, 32;
    %load/vec4 v0x55e7aa4f1bd0_0;
    %load/vec4 v0x55e7aa4f1cb0_0;
    %add;
    %store/vec4 v0x55e7aa4f16a0_0, 0, 32;
    %load/vec4 v0x55e7aa4f16a0_0;
    %cassign/vec4 v0x55e7aa4f1d90_0;
    %cassign/link v0x55e7aa4f1d90_0, v0x55e7aa4f16a0_0;
T_25.2 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55e7aa4f0b40;
T_26 ;
    %wait E_0x55e7aa4f11e0;
    %load/vec4 v0x55e7aa4f22f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x55e7aa4f1f10_0;
    %assign/vec4 v0x55e7aa4f1ff0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55e7aa4f0b40;
T_27 ;
    %wait E_0x55e7aa45bfd0;
    %vpi_call 6 184 "$display", "EX", v0x55e7aa4f1ff0_0 {0 0 0};
    %jmp T_27;
    .thread T_27;
    .scope S_0x55e7aa4ef980;
T_28 ;
    %wait E_0x55e7aa4dca40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7aa4f0100_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55e7aa4ef980;
T_29 ;
    %wait E_0x55e7aa45bfd0;
    %load/vec4 v0x55e7aa4f05b0_0;
    %assign/vec4 v0x55e7aa4f0670_0, 0;
    %load/vec4 v0x55e7aa4f01a0_0;
    %assign/vec4 v0x55e7aa4f0260_0, 0;
    %load/vec4 v0x55e7aa4f0440_0;
    %assign/vec4 v0x55e7aa4f04e0_0, 0;
    %load/vec4 v0x55e7aa4efe40_0;
    %assign/vec4 v0x55e7aa4eff00_0, 0;
    %load/vec4 v0x55e7aa4f0300_0;
    %assign/vec4 v0x55e7aa4f03a0_0, 0;
    %load/vec4 v0x55e7aa4f0760_0;
    %assign/vec4 v0x55e7aa4f0800_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55e7aa4ef980;
T_30 ;
    %wait E_0x55e7aa45bfd0;
    %vpi_call 5 31 "$display", "EX_DM", v0x55e7aa4f0670_0 {0 0 0};
    %jmp T_30;
    .thread T_30;
    .scope S_0x55e7aa419470;
T_31 ;
    %wait E_0x55e7aa4dca40;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55e7aa419470;
T_32 ;
    %wait E_0x55e7aa413f80;
    %delay 1000, 0;
    %load/vec4 v0x55e7aa4d1db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %ix/getv 4, v0x55e7aa4ce1c0_0;
    %load/vec4a v0x55e7aa4da320, 4;
    %assign/vec4 v0x55e7aa4d5c10_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55e7aa419470;
T_33 ;
    %wait E_0x55e7aa45b540;
    %delay 1000, 0;
    %load/vec4 v0x55e7aa4d56d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x55e7aa4d6470_0;
    %ix/getv 3, v0x55e7aa4ce1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7aa4da320, 0, 4;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55e7aa41d5e0;
T_34 ;
    %wait E_0x55e7aa4eed50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7aa4ef030_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55e7aa41d5e0;
T_35 ;
    %wait E_0x55e7aa45bfd0;
    %load/vec4 v0x55e7aa4ef280_0;
    %assign/vec4 v0x55e7aa4ef360_0, 0;
    %load/vec4 v0x55e7aa4ef0d0_0;
    %assign/vec4 v0x55e7aa4ef1c0_0, 0;
    %load/vec4 v0x55e7aa4ef5c0_0;
    %assign/vec4 v0x55e7aa4ef680_0, 0;
    %load/vec4 v0x55e7aa4ef440_0;
    %assign/vec4 v0x55e7aa4ef500_0, 0;
    %load/vec4 v0x55e7aa4eeeb0_0;
    %assign/vec4 v0x55e7aa4eedb0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55e7aa41d5e0;
T_36 ;
    %wait E_0x55e7aa45bfd0;
    %vpi_call 4 30 "$display", "DM_WB", v0x55e7aa4eedb0_0, " ", v0x55e7aa4ef360_0 {0 0 0};
    %jmp T_36;
    .thread T_36;
    .scope S_0x55e7aa4f5910;
T_37 ;
    %wait E_0x55e7aa45bfd0;
    %load/vec4 v0x55e7aa4f5f40_0;
    %assign/vec4 v0x55e7aa4f6030_0, 0;
    %load/vec4 v0x55e7aa4f60d0_0;
    %assign/vec4 v0x55e7aa4f61a0_0, 0;
    %load/vec4 v0x55e7aa4f5e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v0x55e7aa4f5d70_0;
    %assign/vec4 v0x55e7aa4f6370_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55e7aa4f5bf0_0;
    %assign/vec4 v0x55e7aa4f6370_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55e7aa4f5910;
T_38 ;
    %wait E_0x55e7aa45bfd0;
    %vpi_call 10 22 "$display", "Writeback ", v0x55e7aa4f6030_0, " ", v0x55e7aa4f6370_0 {0 0 0};
    %jmp T_38;
    .thread T_38;
    .scope S_0x55e7aa41e4c0;
T_39 ;
    %wait E_0x55e7aa45b790;
    %delay 10000, 0;
    %load/vec4 v0x55e7aa4fbea0_0;
    %inv;
    %assign/vec4 v0x55e7aa4fbea0_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55e7aa41e4c0;
T_40 ;
    %vpi_call 2 233 "$monitor", "time=%3d, reg_wr_data=%d \012", $time, v0x55e7aa4fe280_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7aa4fbea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e7aa4fe750_0, 0;
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./registers/EX_DM_reg.v";
    "./execution/EX.v";
    "./registers/ID_EX_reg.v";
    "./registers/IF_ID_reg.v";
    "./IF_Unit/Instruction_Memory.v";
    "./write_back/write_back.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
