typedef unsigned char      uint8_t;
typedef unsigned short     uint16_t;
typedef unsigned int       uint32_t;
typedef unsigned long long uint64_t;
typedef signed int         int32_t;
typedef short int          int16_t;

#include <cuda_bf16.h>

#define LOOM_INF CUDART_INF_F
#define TMEM_NCOLS 512
#define TMEM_SCORE_TMEM_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_X0_OFF 1024
#define SMEM_SMEM_X0_STAGE_BYTES 49152
#define SMEM_SMEM_X0_STRIDE 49152
#define SMEM_SMEM_X1_OFF 50176
#define SMEM_SMEM_X1_STAGE_BYTES 49152
#define SMEM_SMEM_X1_STRIDE 49152
#define SMEM_SMEM_C_OFF 99328
#define SMEM_SMEM_C_STAGE_BYTES 98304
#define SMEM_SMEM_C_STRIDE 98304
#define SMEM_SMEM_CSQ_OFF 197632
#define SMEM_SMEM_CSQ_STAGE_BYTES 1024
#define SMEM_SMEM_CSQ_STRIDE 1024
#define SMEM_TOTAL 198656

#include <math_constants.h>

__device__ __forceinline__ uint32_t elect_sync() {
    uint32_t pred = 0;
    asm volatile(
        "{\n\t"
        ".reg .pred %%px;\n\t"
        "elect.sync _|%%px, %1;\n\t"
        "@%%px mov.s32 %0, 1;\n\t"
        "}\n"
        : "+r"(pred)
        : "r"(0xFFFFFFFF));
    return pred;
}


__device__ __forceinline__ void mbarrier_init(int mbar_addr, int count) {
    asm volatile("mbarrier.init.shared::cta.b64 [%0], %1;"
        :: "r"(mbar_addr), "r"(count));
}


__device__ __forceinline__ uint32_t mbarrier_try_wait(int mbar_addr, int phase) {
    uint32_t token;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "mbarrier.try_wait.parity.shared::cta.b64"
        " P1, [%1], %2;\n\t"
        "selp.u32 %0, 1, 0, P1;\n\t"
        "}\n"
        : "=r"(token)
        : "r"(mbar_addr), "r"(phase) : "memory");
    return token;
}

__device__ __forceinline__ void mbarrier_wait(int mbar_addr, int phase) {
    uint32_t ticks = 0x989680;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "LAB_WAIT:\n\t"
        "mbarrier.try_wait.parity.acquire.cta.shared::cta.b64"
        " P1, [%0], %1, %2;\n\t"
        "@P1 bra.uni DONE;\n\t"
        "bra.uni LAB_WAIT;\n\t"
        "DONE:\n\t"
        "}\n"
        :: "r"(mbar_addr), "r"(phase), "r"(ticks) : "memory");
}

__device__ __forceinline__ void mbarrier_wait_token(int mbar_addr, int phase, uint32_t token) {
    if (token == 0) {
        mbarrier_wait(mbar_addr, phase);
    }
}


__device__ __forceinline__ void tcgen05_mma_f16(
    int taddr, uint64_t a_desc, uint64_t b_desc,
    uint32_t i_desc, int enable_input_d) {
    asm volatile(
        "{\n\t"
        ".reg .pred p;\n\t"
        "setp.ne.b32 p, %4, 0;\n\t"
        "tcgen05.mma.cta_group::1.kind::f16 [%0], %1, %2, %3, p;\n\t"
        "}\n"
        :: "r"(taddr), "l"(a_desc), "l"(b_desc),
           "r"(i_desc), "r"(enable_input_d));
}


__device__ __forceinline__ uint64_t desc_encode(uint64_t x) {
    return (x & 0x3FFFFULL) >> 4ULL;
}


__device__ __forceinline__ void mma_ss_step(
    int a_lo, int b_lo, int taddr, uint32_t i_desc, int enable_d,
    uint32_t a_dhi, uint32_t b_dhi) {
    asm volatile(
        "{\n\t"
        ".reg .pred leader, p;\n\t"
        ".reg .b32 adhi, bdhi;\n\t"
        ".reg .b64 da, db;\n\t"
        "elect.sync _|leader, 0xFFFFFFFF;\n\t"
        "setp.ne.b32 p, %4, 0;\n\t"
        "mov.b32 adhi, %5;\n\t"
        "mov.b32 bdhi, %6;\n\t"
        "mov.b64 da, {%0, adhi};\n\t"
        "mov.b64 db, {%1, bdhi};\n\t"
        "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, %3, p;\n\t"
        "}\n"
        :: "r"(a_lo), "r"(b_lo), "r"(taddr), "r"(i_desc), "r"(enable_d), "r"(a_dhi), "r"(b_dhi));
}


__device__ __forceinline__ void elect_commit(int mbar_addr) {
    asm volatile(
        "{\n\t"
        ".reg .pred leader;\n\t"
        "elect.sync _|leader, 0xFFFFFFFF;\n\t"
        "@leader tcgen05.commit.cta_group::1.mbarrier::arrive::one"
        ".shared::cluster.b64 [%0];\n\t"
        "}\n"
        :: "r"(mbar_addr));
}


__device__ __forceinline__ void mbarrier_arrive(int mbar_addr) {
    asm volatile(
        "mbarrier.arrive.release.cta.shared::cta.b64 _, [%0];"
        :: "r"(mbar_addr) : "memory");
}


__device__ __forceinline__ void mbarrier_arrive_expect_tx(int mbar_addr, uint32_t bytes) {
    asm volatile(
        "mbarrier.arrive.expect_tx.release.cta.shared::cta.b64 _, [%0], %1;"
        :: "r"(mbar_addr), "r"(bytes) : "memory");
}


__device__ __forceinline__ void mbarrier_init_pred(int mbar_addr, uint32_t count, uint32_t pred) {
    asm volatile(
        "{\n\t"
        ".reg .pred p;\n\t"
        "setp.ne.b32 p, %2, 0;\n\t"
        "@p mbarrier.init.shared::cta.b64 [%0], %1;\n\t"
        "}\n" :: "r"(mbar_addr), "r"(count), "r"(pred));
}


__device__ __forceinline__ void fence_async_shared() {
    asm volatile("fence.proxy.async.shared::cta;" ::: "memory");
}


__device__ __forceinline__ uint64_t make_smem_desc(int addr) {
    const int SBO = 1024;
    return desc_encode(addr)
         | (desc_encode(SBO) << 32ULL)
         | (1ULL << 46ULL)
         | (2ULL << 61ULL);
}


__device__ __forceinline__ void tma_3d_gmem2smem(
    int dst, const void *tmap_ptr, int x, int y, int z, int mbar_addr) {
    asm volatile(
        "cp.async.bulk.tensor.3d.shared::cta.global"
        ".mbarrier::complete_tx::bytes"
        " [%0], [%1, {%2, %3, %4}], [%5];"
        :: "r"(dst), "l"(tmap_ptr), "r"(x), "r"(y), "r"(z),
           "r"(mbar_addr) : "memory");
}


__device__ __forceinline__ void tcgen05_commit(int mbar_addr) {
    asm volatile(
        "tcgen05.commit.cta_group::1.mbarrier::arrive::one"
        ".shared::cluster.b64 [%0];"
        :: "r"(mbar_addr) : "memory");
}


__device__ __forceinline__ void tmem_ld_x16(float* dst, int tmem_addr) {
    asm volatile(
        "tcgen05.ld.sync.aligned.32x32b.x16.b32"
        " {%0, %1, %2, %3, %4, %5, %6, %7,"
        "  %8, %9, %10, %11, %12, %13, %14, %15}, [%16];"
        : "=f"(dst[0]),  "=f"(dst[1]),  "=f"(dst[2]),  "=f"(dst[3]),
          "=f"(dst[4]),  "=f"(dst[5]),  "=f"(dst[6]),  "=f"(dst[7]),
          "=f"(dst[8]),  "=f"(dst[9]),  "=f"(dst[10]), "=f"(dst[11]),
          "=f"(dst[12]), "=f"(dst[13]), "=f"(dst[14]), "=f"(dst[15])
        : "r"(tmem_addr));
}


__device__ __forceinline__ void tmem_ld_x16_wait(float* dst, int addr) {
    tmem_ld_x16(dst, addr);
    asm volatile("tcgen05.wait::ld.sync.aligned;");
}


__device__ __forceinline__ uint32_t make_warp_uniform(uint32_t val) {
    uint32_t result;
    asm volatile("shfl.sync.idx.b32 %0, %1, 0, 0x1f, 0xffffffff;"
        : "=r"(result) : "r"(val));
    return result;
}

extern "C" {

__global__ __launch_bounds__(192) void
kernel_flash_kmeans_assign_cleanroom_tcgen05_d192_splitd_v1(const void* __restrict__ x_tmap, const void* __restrict__ c_tmap, float* __restrict__ x_sq, float* __restrict__ c_sq, int* __restrict__ out, int B, int N, int D, int K, int num_n_tiles, int K_tiles)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    // Kernel setup ops
    __nv_bfloat16* smem_x0 = reinterpret_cast<__nv_bfloat16*>(smem_raw + 1024);
    const int smem_x0_addr = smem + 1024;
    __nv_bfloat16* smem_x1 = reinterpret_cast<__nv_bfloat16*>(smem_raw + 50176);
    const int smem_x1_addr = smem + 50176;
    __nv_bfloat16* smem_c = reinterpret_cast<__nv_bfloat16*>(smem_raw + 99328);
    const int smem_c_addr = smem + 99328;
    float* smem_csq = reinterpret_cast<float*>(smem_raw + 197632);
    const int smem_csq_addr = smem + 197632;

    // Mbarrier init (10 groups, 10 barriers)
    // Mbarriers at smem_raw[0..80)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // x0_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 0, 1, leader);
        // x0_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // x1_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 16, 1, leader);
        // x1_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // c_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // c_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 40, 1, leader);
        // score0_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 48, 1, leader);
        // score0_empty: 1 barriers, init_count=4
        mbarrier_init_pred(smem + 56, 4, leader);
        // score1_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 64, 1, leader);
        // score1_empty: 1 barriers, init_count=4
        mbarrier_init_pred(smem + 72, 4, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (512 columns, 512 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 80);
    if (warp == 0) {
        int _tmem_hold = smem + 80;
        asm volatile("tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(512) : "memory");
    }

    __syncthreads();
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int mbar_base = smem;
    #define x0_full_addr (mbar_base + 0)
    #define x0_empty_addr (mbar_base + 8)
    #define x1_full_addr (mbar_base + 16)
    #define x1_empty_addr (mbar_base + 24)
    #define c_full_addr (mbar_base + 32)
    #define c_empty_addr (mbar_base + 40)
    #define score0_full_addr (mbar_base + 48)
    #define score0_empty_addr (mbar_base + 56)
    #define score1_full_addr (mbar_base + 64)
    #define score1_empty_addr (mbar_base + 72)
    const int taddr = tmem_addr_storage[0];

    // Kernel post-init ops
    const int tmem_score_tmem = taddr;

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            int pair_n_tiles = num_n_tiles / 2;
            int num_tiles = B * pair_n_tiles;
            unsigned int _phase_x0_empty_0 = 1;
            unsigned int _phase_x1_empty_0 = 1;
            unsigned int _phase_c_empty_0 = 1;
            if (warp == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int tile_idx = bid; tile_idx < num_tiles; tile_idx += num_bids) {
                        int batch = tile_idx / (unsigned int)pair_n_tiles;
                        int pair_tile = tile_idx % (unsigned int)pair_n_tiles;
                        int off_n0 = pair_tile * 256;
                        int off_n1 = off_n0 + 128;
                        int x_row0 = batch * N + off_n0;
                        int x_row1 = batch * N + off_n1;
                        mbarrier_wait(x0_empty_addr, _phase_x0_empty_0);
                        _phase_x0_empty_0 ^= 1;
                        tma_3d_gmem2smem(smem_x0_addr, x_tmap, 0, x_row0, 0, x0_full_addr);
                        mbarrier_arrive_expect_tx(x0_full_addr, 49152);
                        mbarrier_wait(x1_empty_addr, _phase_x1_empty_0);
                        _phase_x1_empty_0 ^= 1;
                        tma_3d_gmem2smem(smem_x1_addr, x_tmap, 0, x_row1, 0, x1_full_addr);
                        mbarrier_arrive_expect_tx(x1_full_addr, 49152);
                        #pragma unroll 1
                        for (int iter_k = 0; iter_k < K_tiles; iter_k++) {
                            int off_k = iter_k * 256;
                            int c_row = batch * K + off_k;
                            mbarrier_wait(c_empty_addr, _phase_c_empty_0);
                            _phase_c_empty_0 ^= 1;
                            tma_3d_gmem2smem(smem_c_addr, c_tmap, 0, c_row, 0, c_full_addr);
                            mbarrier_arrive_expect_tx(c_full_addr, 98304);
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            int pair_n_tiles_1 = num_n_tiles / 2;
            int num_tiles_1 = B * pair_n_tiles_1;
            unsigned int _phase_x0_full_0 = 0;
            unsigned int _phase_x1_full_0 = 0;
            unsigned int _phase_score0_empty_0 = 1;
            unsigned int _phase_c_full_0 = 0;
            unsigned int _phase_score1_empty_0 = 1;
            #pragma unroll 1
            for (unsigned int tile_idx_1 = bid; tile_idx_1 < num_tiles_1; tile_idx_1 += num_bids) {
                mbarrier_wait(x0_full_addr, _phase_x0_full_0);
                _phase_x0_full_0 ^= 1;
                mbarrier_wait(x1_full_addr, _phase_x1_full_0);
                _phase_x1_full_0 ^= 1;
                #pragma unroll 1
                for (int iter_k_1 = 0; iter_k_1 < K_tiles; iter_k_1++) {
                    mbarrier_wait(score0_empty_addr, _phase_score0_empty_0);
                    _phase_score0_empty_0 ^= 1;
                    mbarrier_wait(c_full_addr, _phase_c_full_0);
                    _phase_c_full_0 ^= 1;
                    asm volatile("tcgen05.fence::after_thread_sync;");
                    int _mma_a_addr_0 = smem_x0_addr;
                    int _mma_a_lo_0 = make_warp_uniform((_mma_a_addr_0 >> 4) & 0x3FFF);
                    int _mma_b_addr_0 = smem_c_addr;
                    int _mma_b_lo_0 = make_warp_uniform((_mma_b_addr_0 >> 4) & 0x3FFF);
                    asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    ""
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 138413200;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_a_lo_0), "r"(_mma_b_lo_0), "r"((tmem_score_tmem + (256))), "r"(0));
                    asm volatile("tcgen05.fence::after_thread_sync;");
                    int _mma_a_addr_1 = smem_x0_addr + 16384;
                    int _mma_a_lo_1 = make_warp_uniform((_mma_a_addr_1 >> 4) & 0x3FFF);
                    int _mma_b_addr_1 = smem_c_addr + 32768;
                    int _mma_b_lo_1 = make_warp_uniform((_mma_b_addr_1 >> 4) & 0x3FFF);
                    asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    ""
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 138413200;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_a_lo_1), "r"(_mma_b_lo_1), "r"((tmem_score_tmem + (256))), "r"(1));
                    asm volatile("tcgen05.fence::after_thread_sync;");
                    int _mma_a_addr_2 = smem_x0_addr + 32768;
                    int _mma_a_lo_2 = make_warp_uniform((_mma_a_addr_2 >> 4) & 0x3FFF);
                    int _mma_b_addr_2 = smem_c_addr + 65536;
                    int _mma_b_lo_2 = make_warp_uniform((_mma_b_addr_2 >> 4) & 0x3FFF);
                    asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    ""
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 138413200;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_a_lo_2), "r"(_mma_b_lo_2), "r"((tmem_score_tmem + (256))), "r"(1));
                    elect_commit(score0_full_addr);
                    mbarrier_wait(score1_empty_addr, _phase_score1_empty_0);
                    _phase_score1_empty_0 ^= 1;
                    asm volatile("tcgen05.fence::after_thread_sync;");
                    int _mma_a_addr_3 = smem_x1_addr;
                    int _mma_a_lo_3 = make_warp_uniform((_mma_a_addr_3 >> 4) & 0x3FFF);
                    int _mma_b_addr_3 = smem_c_addr;
                    int _mma_b_lo_3 = make_warp_uniform((_mma_b_addr_3 >> 4) & 0x3FFF);
                    asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    ""
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 138413200;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_a_lo_3), "r"(_mma_b_lo_3), "r"(tmem_score_tmem), "r"(0));
                    asm volatile("tcgen05.fence::after_thread_sync;");
                    int _mma_a_addr_4 = smem_x1_addr + 16384;
                    int _mma_a_lo_4 = make_warp_uniform((_mma_a_addr_4 >> 4) & 0x3FFF);
                    int _mma_b_addr_4 = smem_c_addr + 32768;
                    int _mma_b_lo_4 = make_warp_uniform((_mma_b_addr_4 >> 4) & 0x3FFF);
                    asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    ""
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 138413200;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_a_lo_4), "r"(_mma_b_lo_4), "r"(tmem_score_tmem), "r"(1));
                    asm volatile("tcgen05.fence::after_thread_sync;");
                    int _mma_a_addr_5 = smem_x1_addr + 32768;
                    int _mma_a_lo_5 = make_warp_uniform((_mma_a_addr_5 >> 4) & 0x3FFF);
                    int _mma_b_addr_5 = smem_c_addr + 65536;
                    int _mma_b_lo_5 = make_warp_uniform((_mma_b_addr_5 >> 4) & 0x3FFF);
                    asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    ""
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 138413200;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_a_lo_5), "r"(_mma_b_lo_5), "r"(tmem_score_tmem), "r"(1));
                    elect_commit(score1_full_addr);
                    elect_commit(c_empty_addr);
                }
                elect_commit(x0_empty_addr);
                elect_commit(x1_empty_addr);
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        { // compute_main
            int pair_n_tiles_2 = num_n_tiles / 2;
            int num_tiles_2 = B * pair_n_tiles_2;
            unsigned int _phase_score0_full_0 = 0;
            unsigned int _phase_score1_full_0 = 0;
            #pragma unroll 1
            for (unsigned int tile_idx_2 = bid; tile_idx_2 < num_tiles_2; tile_idx_2 += num_bids) {
                int batch_1 = tile_idx_2 / (unsigned int)pair_n_tiles_2;
                int pair_tile_1 = tile_idx_2 % (unsigned int)pair_n_tiles_2;
                int off_n0_1 = pair_tile_1 * 256;
                int off_n1_1 = off_n0_1 + 128;
                int global_n0 = off_n0_1 + (warp % 4 * 32 + lane);
                int global_n1 = off_n1_1 + (warp % 4 * 32 + lane);
                int out_offset0 = batch_1 * N + global_n0;
                int out_offset1 = batch_1 * N + global_n1;
                int csq_smem_addr = smem_csq_addr;
                float best_score0 = -3.4e+38f;
                int best_idx0 = 0;
                float best_score1 = -3.4e+38f;
                int best_idx1 = 0;
                #pragma unroll 1
                for (int iter_k_2 = 0; iter_k_2 < K_tiles; iter_k_2++) {
                    int off_k_1 = iter_k_2 * 256;
                    if (warp % 4 * 32 + lane < 64) {
                        int csq_base = (warp % 4 * 32 + lane) * 4;
                        float _vec_load_0[4];
                        {
                            float4 _v4 = *reinterpret_cast<const float4*>(c_sq + batch_1 * K + off_k_1 + csq_base);
                            _vec_load_0[0 + 0] = _v4.x;
                            _vec_load_0[0 + 1] = _v4.y;
                            _vec_load_0[0 + 2] = _v4.z;
                            _vec_load_0[0 + 3] = _v4.w;
                        }
                        float csq_half[4];
                        csq_half[0] = 0.5f * _vec_load_0[0];
                        csq_half[1] = 0.5f * _vec_load_0[1];
                        csq_half[2] = 0.5f * _vec_load_0[2];
                        csq_half[3] = 0.5f * _vec_load_0[3];
                        asm volatile("st.shared.v4.f32 [%0], {%1,%2,%3,%4};" :: "r"(csq_smem_addr + csq_base * 4), "f"(csq_half[0]), "f"(csq_half[1]), "f"(csq_half[2]), "f"(csq_half[3]) : "memory");
                    }
                    asm volatile("barrier.sync 8, %0;" :: "r"(128));
                    mbarrier_wait(score0_full_addr, _phase_score0_full_0);
                    _phase_score0_full_0 ^= 1;
                    int score_base = 0;
                    float _tmem_load_0[128];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x128.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63, %64, %65, %66, %67, %68, %69, %70, %71, %72, %73, %74, %75, %76, %77, %78, %79, %80, %81, %82, %83, %84, %85, %86, %87, %88, %89, %90, %91, %92, %93, %94, %95, %96, %97, %98, %99, %100, %101, %102, %103, %104, %105, %106, %107, %108, %109, %110, %111, %112, %113, %114, %115, %116, %117, %118, %119, %120, %121, %122, %123, %124, %125, %126, %127}, [%128];"
                        : "=f"(_tmem_load_0[0]), "=f"(_tmem_load_0[1]), "=f"(_tmem_load_0[2]), "=f"(_tmem_load_0[3]), "=f"(_tmem_load_0[4]), "=f"(_tmem_load_0[5]), "=f"(_tmem_load_0[6]), "=f"(_tmem_load_0[7]), "=f"(_tmem_load_0[8]), "=f"(_tmem_load_0[9]), "=f"(_tmem_load_0[10]), "=f"(_tmem_load_0[11]), "=f"(_tmem_load_0[12]), "=f"(_tmem_load_0[13]), "=f"(_tmem_load_0[14]), "=f"(_tmem_load_0[15]), "=f"(_tmem_load_0[16]), "=f"(_tmem_load_0[17]), "=f"(_tmem_load_0[18]), "=f"(_tmem_load_0[19]), "=f"(_tmem_load_0[20]), "=f"(_tmem_load_0[21]), "=f"(_tmem_load_0[22]), "=f"(_tmem_load_0[23]), "=f"(_tmem_load_0[24]), "=f"(_tmem_load_0[25]), "=f"(_tmem_load_0[26]), "=f"(_tmem_load_0[27]), "=f"(_tmem_load_0[28]), "=f"(_tmem_load_0[29]), "=f"(_tmem_load_0[30]), "=f"(_tmem_load_0[31]), "=f"(_tmem_load_0[32]), "=f"(_tmem_load_0[33]), "=f"(_tmem_load_0[34]), "=f"(_tmem_load_0[35]), "=f"(_tmem_load_0[36]), "=f"(_tmem_load_0[37]), "=f"(_tmem_load_0[38]), "=f"(_tmem_load_0[39]), "=f"(_tmem_load_0[40]), "=f"(_tmem_load_0[41]), "=f"(_tmem_load_0[42]), "=f"(_tmem_load_0[43]), "=f"(_tmem_load_0[44]), "=f"(_tmem_load_0[45]), "=f"(_tmem_load_0[46]), "=f"(_tmem_load_0[47]), "=f"(_tmem_load_0[48]), "=f"(_tmem_load_0[49]), "=f"(_tmem_load_0[50]), "=f"(_tmem_load_0[51]), "=f"(_tmem_load_0[52]), "=f"(_tmem_load_0[53]), "=f"(_tmem_load_0[54]), "=f"(_tmem_load_0[55]), "=f"(_tmem_load_0[56]), "=f"(_tmem_load_0[57]), "=f"(_tmem_load_0[58]), "=f"(_tmem_load_0[59]), "=f"(_tmem_load_0[60]), "=f"(_tmem_load_0[61]), "=f"(_tmem_load_0[62]), "=f"(_tmem_load_0[63]), "=f"(_tmem_load_0[64]), "=f"(_tmem_load_0[65]), "=f"(_tmem_load_0[66]), "=f"(_tmem_load_0[67]), "=f"(_tmem_load_0[68]), "=f"(_tmem_load_0[69]), "=f"(_tmem_load_0[70]), "=f"(_tmem_load_0[71]), "=f"(_tmem_load_0[72]), "=f"(_tmem_load_0[73]), "=f"(_tmem_load_0[74]), "=f"(_tmem_load_0[75]), "=f"(_tmem_load_0[76]), "=f"(_tmem_load_0[77]), "=f"(_tmem_load_0[78]), "=f"(_tmem_load_0[79]), "=f"(_tmem_load_0[80]), "=f"(_tmem_load_0[81]), "=f"(_tmem_load_0[82]), "=f"(_tmem_load_0[83]), "=f"(_tmem_load_0[84]), "=f"(_tmem_load_0[85]), "=f"(_tmem_load_0[86]), "=f"(_tmem_load_0[87]), "=f"(_tmem_load_0[88]), "=f"(_tmem_load_0[89]), "=f"(_tmem_load_0[90]), "=f"(_tmem_load_0[91]), "=f"(_tmem_load_0[92]), "=f"(_tmem_load_0[93]), "=f"(_tmem_load_0[94]), "=f"(_tmem_load_0[95]), "=f"(_tmem_load_0[96]), "=f"(_tmem_load_0[97]), "=f"(_tmem_load_0[98]), "=f"(_tmem_load_0[99]), "=f"(_tmem_load_0[100]), "=f"(_tmem_load_0[101]), "=f"(_tmem_load_0[102]), "=f"(_tmem_load_0[103]), "=f"(_tmem_load_0[104]), "=f"(_tmem_load_0[105]), "=f"(_tmem_load_0[106]), "=f"(_tmem_load_0[107]), "=f"(_tmem_load_0[108]), "=f"(_tmem_load_0[109]), "=f"(_tmem_load_0[110]), "=f"(_tmem_load_0[111]), "=f"(_tmem_load_0[112]), "=f"(_tmem_load_0[113]), "=f"(_tmem_load_0[114]), "=f"(_tmem_load_0[115]), "=f"(_tmem_load_0[116]), "=f"(_tmem_load_0[117]), "=f"(_tmem_load_0[118]), "=f"(_tmem_load_0[119]), "=f"(_tmem_load_0[120]), "=f"(_tmem_load_0[121]), "=f"(_tmem_load_0[122]), "=f"(_tmem_load_0[123]), "=f"(_tmem_load_0[124]), "=f"(_tmem_load_0[125]), "=f"(_tmem_load_0[126]), "=f"(_tmem_load_0[127])
                        : "r"(taddr + (unsigned int)(warp % 4 * 32 << 16) + 256 + (unsigned int)score_base)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;");
                    #pragma unroll
                    for (int kk = 0; kk < 128; kk += 16) {
                        float csq_vals[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk) * 4));
                        float d0 = _tmem_load_0[kk] - csq_vals[0];
                        float d1 = _tmem_load_0[kk + 1] - csq_vals[1];
                        float best_01 = d0;
                        int idx_01 = off_k_1 + score_base + kk;
                        if (d1 > best_01) {
                            best_01 = d1;
                            idx_01 = off_k_1 + score_base + kk + 1;
                        }
                        float d2 = _tmem_load_0[kk + 2] - csq_vals[2];
                        float d3 = _tmem_load_0[kk + 3] - csq_vals[3];
                        float best_23 = d2;
                        int idx_23 = off_k_1 + score_base + kk + 2;
                        if (d3 > best_23) {
                            best_23 = d3;
                            idx_23 = off_k_1 + score_base + kk + 3;
                        }
                        float best_group = best_01;
                        int idx_group = idx_01;
                        if (best_23 > best_group) {
                            best_group = best_23;
                            idx_group = idx_23;
                        }
                        float csq_vals_hi[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk + 4) * 4));
                        float d4 = _tmem_load_0[kk + 4] - csq_vals_hi[0];
                        float d5 = _tmem_load_0[kk + 5] - csq_vals_hi[1];
                        float best_45 = d4;
                        int idx_45 = off_k_1 + score_base + kk + 4;
                        if (d5 > best_45) {
                            best_45 = d5;
                            idx_45 = off_k_1 + score_base + kk + 5;
                        }
                        float d6 = _tmem_load_0[kk + 6] - csq_vals_hi[2];
                        float d7 = _tmem_load_0[kk + 7] - csq_vals_hi[3];
                        float best_67 = d6;
                        int idx_67 = off_k_1 + score_base + kk + 6;
                        if (d7 > best_67) {
                            best_67 = d7;
                            idx_67 = off_k_1 + score_base + kk + 7;
                        }
                        float best_hi = best_45;
                        int idx_hi = idx_45;
                        if (best_67 > best_hi) {
                            best_hi = best_67;
                            idx_hi = idx_67;
                        }
                        if (best_hi > best_group) {
                            best_group = best_hi;
                            idx_group = idx_hi;
                        }
                        float csq_vals_next[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk + 8) * 4));
                        float d8 = _tmem_load_0[kk + 8] - csq_vals_next[0];
                        float d9 = _tmem_load_0[kk + 9] - csq_vals_next[1];
                        float best_89 = d8;
                        int idx_89 = off_k_1 + score_base + kk + 8;
                        if (d9 > best_89) {
                            best_89 = d9;
                            idx_89 = off_k_1 + score_base + kk + 9;
                        }
                        float d10 = _tmem_load_0[kk + 10] - csq_vals_next[2];
                        float d11 = _tmem_load_0[kk + 11] - csq_vals_next[3];
                        float best_1011 = d10;
                        int idx_1011 = off_k_1 + score_base + kk + 10;
                        if (d11 > best_1011) {
                            best_1011 = d11;
                            idx_1011 = off_k_1 + score_base + kk + 11;
                        }
                        float best_next = best_89;
                        int idx_next = idx_89;
                        if (best_1011 > best_next) {
                            best_next = best_1011;
                            idx_next = idx_1011;
                        }
                        float csq_vals_tail[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk + 12) * 4));
                        float d12 = _tmem_load_0[kk + 12] - csq_vals_tail[0];
                        float d13 = _tmem_load_0[kk + 13] - csq_vals_tail[1];
                        float best_1213 = d12;
                        int idx_1213 = off_k_1 + score_base + kk + 12;
                        if (d13 > best_1213) {
                            best_1213 = d13;
                            idx_1213 = off_k_1 + score_base + kk + 13;
                        }
                        float d14 = _tmem_load_0[kk + 14] - csq_vals_tail[2];
                        float d15 = _tmem_load_0[kk + 15] - csq_vals_tail[3];
                        float best_1415 = d14;
                        int idx_1415 = off_k_1 + score_base + kk + 14;
                        if (d15 > best_1415) {
                            best_1415 = d15;
                            idx_1415 = off_k_1 + score_base + kk + 15;
                        }
                        float best_tail = best_1213;
                        int idx_tail = idx_1213;
                        if (best_1415 > best_tail) {
                            best_tail = best_1415;
                            idx_tail = idx_1415;
                        }
                        if (best_tail > best_next) {
                            best_next = best_tail;
                            idx_next = idx_tail;
                        }
                        if (best_next > best_group) {
                            best_group = best_next;
                            idx_group = idx_next;
                        }
                        if (best_group > best_score0) {
                            best_score0 = best_group;
                            best_idx0 = idx_group;
                        }
                    }
                    score_base = 128;
                    float _tmem_load_1[128];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x128.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63, %64, %65, %66, %67, %68, %69, %70, %71, %72, %73, %74, %75, %76, %77, %78, %79, %80, %81, %82, %83, %84, %85, %86, %87, %88, %89, %90, %91, %92, %93, %94, %95, %96, %97, %98, %99, %100, %101, %102, %103, %104, %105, %106, %107, %108, %109, %110, %111, %112, %113, %114, %115, %116, %117, %118, %119, %120, %121, %122, %123, %124, %125, %126, %127}, [%128];"
                        : "=f"(_tmem_load_1[0]), "=f"(_tmem_load_1[1]), "=f"(_tmem_load_1[2]), "=f"(_tmem_load_1[3]), "=f"(_tmem_load_1[4]), "=f"(_tmem_load_1[5]), "=f"(_tmem_load_1[6]), "=f"(_tmem_load_1[7]), "=f"(_tmem_load_1[8]), "=f"(_tmem_load_1[9]), "=f"(_tmem_load_1[10]), "=f"(_tmem_load_1[11]), "=f"(_tmem_load_1[12]), "=f"(_tmem_load_1[13]), "=f"(_tmem_load_1[14]), "=f"(_tmem_load_1[15]), "=f"(_tmem_load_1[16]), "=f"(_tmem_load_1[17]), "=f"(_tmem_load_1[18]), "=f"(_tmem_load_1[19]), "=f"(_tmem_load_1[20]), "=f"(_tmem_load_1[21]), "=f"(_tmem_load_1[22]), "=f"(_tmem_load_1[23]), "=f"(_tmem_load_1[24]), "=f"(_tmem_load_1[25]), "=f"(_tmem_load_1[26]), "=f"(_tmem_load_1[27]), "=f"(_tmem_load_1[28]), "=f"(_tmem_load_1[29]), "=f"(_tmem_load_1[30]), "=f"(_tmem_load_1[31]), "=f"(_tmem_load_1[32]), "=f"(_tmem_load_1[33]), "=f"(_tmem_load_1[34]), "=f"(_tmem_load_1[35]), "=f"(_tmem_load_1[36]), "=f"(_tmem_load_1[37]), "=f"(_tmem_load_1[38]), "=f"(_tmem_load_1[39]), "=f"(_tmem_load_1[40]), "=f"(_tmem_load_1[41]), "=f"(_tmem_load_1[42]), "=f"(_tmem_load_1[43]), "=f"(_tmem_load_1[44]), "=f"(_tmem_load_1[45]), "=f"(_tmem_load_1[46]), "=f"(_tmem_load_1[47]), "=f"(_tmem_load_1[48]), "=f"(_tmem_load_1[49]), "=f"(_tmem_load_1[50]), "=f"(_tmem_load_1[51]), "=f"(_tmem_load_1[52]), "=f"(_tmem_load_1[53]), "=f"(_tmem_load_1[54]), "=f"(_tmem_load_1[55]), "=f"(_tmem_load_1[56]), "=f"(_tmem_load_1[57]), "=f"(_tmem_load_1[58]), "=f"(_tmem_load_1[59]), "=f"(_tmem_load_1[60]), "=f"(_tmem_load_1[61]), "=f"(_tmem_load_1[62]), "=f"(_tmem_load_1[63]), "=f"(_tmem_load_1[64]), "=f"(_tmem_load_1[65]), "=f"(_tmem_load_1[66]), "=f"(_tmem_load_1[67]), "=f"(_tmem_load_1[68]), "=f"(_tmem_load_1[69]), "=f"(_tmem_load_1[70]), "=f"(_tmem_load_1[71]), "=f"(_tmem_load_1[72]), "=f"(_tmem_load_1[73]), "=f"(_tmem_load_1[74]), "=f"(_tmem_load_1[75]), "=f"(_tmem_load_1[76]), "=f"(_tmem_load_1[77]), "=f"(_tmem_load_1[78]), "=f"(_tmem_load_1[79]), "=f"(_tmem_load_1[80]), "=f"(_tmem_load_1[81]), "=f"(_tmem_load_1[82]), "=f"(_tmem_load_1[83]), "=f"(_tmem_load_1[84]), "=f"(_tmem_load_1[85]), "=f"(_tmem_load_1[86]), "=f"(_tmem_load_1[87]), "=f"(_tmem_load_1[88]), "=f"(_tmem_load_1[89]), "=f"(_tmem_load_1[90]), "=f"(_tmem_load_1[91]), "=f"(_tmem_load_1[92]), "=f"(_tmem_load_1[93]), "=f"(_tmem_load_1[94]), "=f"(_tmem_load_1[95]), "=f"(_tmem_load_1[96]), "=f"(_tmem_load_1[97]), "=f"(_tmem_load_1[98]), "=f"(_tmem_load_1[99]), "=f"(_tmem_load_1[100]), "=f"(_tmem_load_1[101]), "=f"(_tmem_load_1[102]), "=f"(_tmem_load_1[103]), "=f"(_tmem_load_1[104]), "=f"(_tmem_load_1[105]), "=f"(_tmem_load_1[106]), "=f"(_tmem_load_1[107]), "=f"(_tmem_load_1[108]), "=f"(_tmem_load_1[109]), "=f"(_tmem_load_1[110]), "=f"(_tmem_load_1[111]), "=f"(_tmem_load_1[112]), "=f"(_tmem_load_1[113]), "=f"(_tmem_load_1[114]), "=f"(_tmem_load_1[115]), "=f"(_tmem_load_1[116]), "=f"(_tmem_load_1[117]), "=f"(_tmem_load_1[118]), "=f"(_tmem_load_1[119]), "=f"(_tmem_load_1[120]), "=f"(_tmem_load_1[121]), "=f"(_tmem_load_1[122]), "=f"(_tmem_load_1[123]), "=f"(_tmem_load_1[124]), "=f"(_tmem_load_1[125]), "=f"(_tmem_load_1[126]), "=f"(_tmem_load_1[127])
                        : "r"(taddr + (unsigned int)(warp % 4 * 32 << 16) + 256 + (unsigned int)score_base)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;");
                    asm volatile("barrier.sync 9, %0;" :: "r"(128));
                    if (elect_sync()) {
                        mbarrier_arrive(score0_empty_addr);
                    }
                    #pragma unroll
                    for (int kk_1 = 0; kk_1 < 128; kk_1 += 16) {
                        float csq_vals_1[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_1[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_1[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_1[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_1[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_1) * 4));
                        float d0_1 = _tmem_load_1[kk_1] - csq_vals_1[0];
                        float d1_1 = _tmem_load_1[kk_1 + 1] - csq_vals_1[1];
                        float best_01_1 = d0_1;
                        int idx_01_1 = off_k_1 + score_base + kk_1;
                        if (d1_1 > best_01_1) {
                            best_01_1 = d1_1;
                            idx_01_1 = off_k_1 + score_base + kk_1 + 1;
                        }
                        float d2_1 = _tmem_load_1[kk_1 + 2] - csq_vals_1[2];
                        float d3_1 = _tmem_load_1[kk_1 + 3] - csq_vals_1[3];
                        float best_23_1 = d2_1;
                        int idx_23_1 = off_k_1 + score_base + kk_1 + 2;
                        if (d3_1 > best_23_1) {
                            best_23_1 = d3_1;
                            idx_23_1 = off_k_1 + score_base + kk_1 + 3;
                        }
                        float best_group_1 = best_01_1;
                        int idx_group_1 = idx_01_1;
                        if (best_23_1 > best_group_1) {
                            best_group_1 = best_23_1;
                            idx_group_1 = idx_23_1;
                        }
                        float csq_vals_hi_1[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_1[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_1[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_1[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_1[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_1 + 4) * 4));
                        float d4_1 = _tmem_load_1[kk_1 + 4] - csq_vals_hi_1[0];
                        float d5_1 = _tmem_load_1[kk_1 + 5] - csq_vals_hi_1[1];
                        float best_45_1 = d4_1;
                        int idx_45_1 = off_k_1 + score_base + kk_1 + 4;
                        if (d5_1 > best_45_1) {
                            best_45_1 = d5_1;
                            idx_45_1 = off_k_1 + score_base + kk_1 + 5;
                        }
                        float d6_1 = _tmem_load_1[kk_1 + 6] - csq_vals_hi_1[2];
                        float d7_1 = _tmem_load_1[kk_1 + 7] - csq_vals_hi_1[3];
                        float best_67_1 = d6_1;
                        int idx_67_1 = off_k_1 + score_base + kk_1 + 6;
                        if (d7_1 > best_67_1) {
                            best_67_1 = d7_1;
                            idx_67_1 = off_k_1 + score_base + kk_1 + 7;
                        }
                        float best_hi_1 = best_45_1;
                        int idx_hi_1 = idx_45_1;
                        if (best_67_1 > best_hi_1) {
                            best_hi_1 = best_67_1;
                            idx_hi_1 = idx_67_1;
                        }
                        if (best_hi_1 > best_group_1) {
                            best_group_1 = best_hi_1;
                            idx_group_1 = idx_hi_1;
                        }
                        float csq_vals_next_1[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_1[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_1[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_1[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_1[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_1 + 8) * 4));
                        float d8_1 = _tmem_load_1[kk_1 + 8] - csq_vals_next_1[0];
                        float d9_1 = _tmem_load_1[kk_1 + 9] - csq_vals_next_1[1];
                        float best_89_1 = d8_1;
                        int idx_89_1 = off_k_1 + score_base + kk_1 + 8;
                        if (d9_1 > best_89_1) {
                            best_89_1 = d9_1;
                            idx_89_1 = off_k_1 + score_base + kk_1 + 9;
                        }
                        float d10_1 = _tmem_load_1[kk_1 + 10] - csq_vals_next_1[2];
                        float d11_1 = _tmem_load_1[kk_1 + 11] - csq_vals_next_1[3];
                        float best_1011_1 = d10_1;
                        int idx_1011_1 = off_k_1 + score_base + kk_1 + 10;
                        if (d11_1 > best_1011_1) {
                            best_1011_1 = d11_1;
                            idx_1011_1 = off_k_1 + score_base + kk_1 + 11;
                        }
                        float best_next_1 = best_89_1;
                        int idx_next_1 = idx_89_1;
                        if (best_1011_1 > best_next_1) {
                            best_next_1 = best_1011_1;
                            idx_next_1 = idx_1011_1;
                        }
                        float csq_vals_tail_1[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_1[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_1[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_1[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_1[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_1 + 12) * 4));
                        float d12_1 = _tmem_load_1[kk_1 + 12] - csq_vals_tail_1[0];
                        float d13_1 = _tmem_load_1[kk_1 + 13] - csq_vals_tail_1[1];
                        float best_1213_1 = d12_1;
                        int idx_1213_1 = off_k_1 + score_base + kk_1 + 12;
                        if (d13_1 > best_1213_1) {
                            best_1213_1 = d13_1;
                            idx_1213_1 = off_k_1 + score_base + kk_1 + 13;
                        }
                        float d14_1 = _tmem_load_1[kk_1 + 14] - csq_vals_tail_1[2];
                        float d15_1 = _tmem_load_1[kk_1 + 15] - csq_vals_tail_1[3];
                        float best_1415_1 = d14_1;
                        int idx_1415_1 = off_k_1 + score_base + kk_1 + 14;
                        if (d15_1 > best_1415_1) {
                            best_1415_1 = d15_1;
                            idx_1415_1 = off_k_1 + score_base + kk_1 + 15;
                        }
                        float best_tail_1 = best_1213_1;
                        int idx_tail_1 = idx_1213_1;
                        if (best_1415_1 > best_tail_1) {
                            best_tail_1 = best_1415_1;
                            idx_tail_1 = idx_1415_1;
                        }
                        if (best_tail_1 > best_next_1) {
                            best_next_1 = best_tail_1;
                            idx_next_1 = idx_tail_1;
                        }
                        if (best_next_1 > best_group_1) {
                            best_group_1 = best_next_1;
                            idx_group_1 = idx_next_1;
                        }
                        if (best_group_1 > best_score0) {
                            best_score0 = best_group_1;
                            best_idx0 = idx_group_1;
                        }
                    }
                    mbarrier_wait(score1_full_addr, _phase_score1_full_0);
                    _phase_score1_full_0 ^= 1;
                    score_base = 0;
                    float _tmem_load_2[128];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x128.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63, %64, %65, %66, %67, %68, %69, %70, %71, %72, %73, %74, %75, %76, %77, %78, %79, %80, %81, %82, %83, %84, %85, %86, %87, %88, %89, %90, %91, %92, %93, %94, %95, %96, %97, %98, %99, %100, %101, %102, %103, %104, %105, %106, %107, %108, %109, %110, %111, %112, %113, %114, %115, %116, %117, %118, %119, %120, %121, %122, %123, %124, %125, %126, %127}, [%128];"
                        : "=f"(_tmem_load_2[0]), "=f"(_tmem_load_2[1]), "=f"(_tmem_load_2[2]), "=f"(_tmem_load_2[3]), "=f"(_tmem_load_2[4]), "=f"(_tmem_load_2[5]), "=f"(_tmem_load_2[6]), "=f"(_tmem_load_2[7]), "=f"(_tmem_load_2[8]), "=f"(_tmem_load_2[9]), "=f"(_tmem_load_2[10]), "=f"(_tmem_load_2[11]), "=f"(_tmem_load_2[12]), "=f"(_tmem_load_2[13]), "=f"(_tmem_load_2[14]), "=f"(_tmem_load_2[15]), "=f"(_tmem_load_2[16]), "=f"(_tmem_load_2[17]), "=f"(_tmem_load_2[18]), "=f"(_tmem_load_2[19]), "=f"(_tmem_load_2[20]), "=f"(_tmem_load_2[21]), "=f"(_tmem_load_2[22]), "=f"(_tmem_load_2[23]), "=f"(_tmem_load_2[24]), "=f"(_tmem_load_2[25]), "=f"(_tmem_load_2[26]), "=f"(_tmem_load_2[27]), "=f"(_tmem_load_2[28]), "=f"(_tmem_load_2[29]), "=f"(_tmem_load_2[30]), "=f"(_tmem_load_2[31]), "=f"(_tmem_load_2[32]), "=f"(_tmem_load_2[33]), "=f"(_tmem_load_2[34]), "=f"(_tmem_load_2[35]), "=f"(_tmem_load_2[36]), "=f"(_tmem_load_2[37]), "=f"(_tmem_load_2[38]), "=f"(_tmem_load_2[39]), "=f"(_tmem_load_2[40]), "=f"(_tmem_load_2[41]), "=f"(_tmem_load_2[42]), "=f"(_tmem_load_2[43]), "=f"(_tmem_load_2[44]), "=f"(_tmem_load_2[45]), "=f"(_tmem_load_2[46]), "=f"(_tmem_load_2[47]), "=f"(_tmem_load_2[48]), "=f"(_tmem_load_2[49]), "=f"(_tmem_load_2[50]), "=f"(_tmem_load_2[51]), "=f"(_tmem_load_2[52]), "=f"(_tmem_load_2[53]), "=f"(_tmem_load_2[54]), "=f"(_tmem_load_2[55]), "=f"(_tmem_load_2[56]), "=f"(_tmem_load_2[57]), "=f"(_tmem_load_2[58]), "=f"(_tmem_load_2[59]), "=f"(_tmem_load_2[60]), "=f"(_tmem_load_2[61]), "=f"(_tmem_load_2[62]), "=f"(_tmem_load_2[63]), "=f"(_tmem_load_2[64]), "=f"(_tmem_load_2[65]), "=f"(_tmem_load_2[66]), "=f"(_tmem_load_2[67]), "=f"(_tmem_load_2[68]), "=f"(_tmem_load_2[69]), "=f"(_tmem_load_2[70]), "=f"(_tmem_load_2[71]), "=f"(_tmem_load_2[72]), "=f"(_tmem_load_2[73]), "=f"(_tmem_load_2[74]), "=f"(_tmem_load_2[75]), "=f"(_tmem_load_2[76]), "=f"(_tmem_load_2[77]), "=f"(_tmem_load_2[78]), "=f"(_tmem_load_2[79]), "=f"(_tmem_load_2[80]), "=f"(_tmem_load_2[81]), "=f"(_tmem_load_2[82]), "=f"(_tmem_load_2[83]), "=f"(_tmem_load_2[84]), "=f"(_tmem_load_2[85]), "=f"(_tmem_load_2[86]), "=f"(_tmem_load_2[87]), "=f"(_tmem_load_2[88]), "=f"(_tmem_load_2[89]), "=f"(_tmem_load_2[90]), "=f"(_tmem_load_2[91]), "=f"(_tmem_load_2[92]), "=f"(_tmem_load_2[93]), "=f"(_tmem_load_2[94]), "=f"(_tmem_load_2[95]), "=f"(_tmem_load_2[96]), "=f"(_tmem_load_2[97]), "=f"(_tmem_load_2[98]), "=f"(_tmem_load_2[99]), "=f"(_tmem_load_2[100]), "=f"(_tmem_load_2[101]), "=f"(_tmem_load_2[102]), "=f"(_tmem_load_2[103]), "=f"(_tmem_load_2[104]), "=f"(_tmem_load_2[105]), "=f"(_tmem_load_2[106]), "=f"(_tmem_load_2[107]), "=f"(_tmem_load_2[108]), "=f"(_tmem_load_2[109]), "=f"(_tmem_load_2[110]), "=f"(_tmem_load_2[111]), "=f"(_tmem_load_2[112]), "=f"(_tmem_load_2[113]), "=f"(_tmem_load_2[114]), "=f"(_tmem_load_2[115]), "=f"(_tmem_load_2[116]), "=f"(_tmem_load_2[117]), "=f"(_tmem_load_2[118]), "=f"(_tmem_load_2[119]), "=f"(_tmem_load_2[120]), "=f"(_tmem_load_2[121]), "=f"(_tmem_load_2[122]), "=f"(_tmem_load_2[123]), "=f"(_tmem_load_2[124]), "=f"(_tmem_load_2[125]), "=f"(_tmem_load_2[126]), "=f"(_tmem_load_2[127])
                        : "r"(taddr + (unsigned int)(warp % 4 * 32 << 16) + (unsigned int)score_base)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;");
                    #pragma unroll
                    for (int kk_2 = 0; kk_2 < 128; kk_2 += 16) {
                        float csq_vals_2[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_2[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_2[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_2[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_2[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_2) * 4));
                        float d0_2 = _tmem_load_2[kk_2] - csq_vals_2[0];
                        float d1_2 = _tmem_load_2[kk_2 + 1] - csq_vals_2[1];
                        float best_01_2 = d0_2;
                        int idx_01_2 = off_k_1 + score_base + kk_2;
                        if (d1_2 > best_01_2) {
                            best_01_2 = d1_2;
                            idx_01_2 = off_k_1 + score_base + kk_2 + 1;
                        }
                        float d2_2 = _tmem_load_2[kk_2 + 2] - csq_vals_2[2];
                        float d3_2 = _tmem_load_2[kk_2 + 3] - csq_vals_2[3];
                        float best_23_2 = d2_2;
                        int idx_23_2 = off_k_1 + score_base + kk_2 + 2;
                        if (d3_2 > best_23_2) {
                            best_23_2 = d3_2;
                            idx_23_2 = off_k_1 + score_base + kk_2 + 3;
                        }
                        float best_group_2 = best_01_2;
                        int idx_group_2 = idx_01_2;
                        if (best_23_2 > best_group_2) {
                            best_group_2 = best_23_2;
                            idx_group_2 = idx_23_2;
                        }
                        float csq_vals_hi_2[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_2[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_2[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_2[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_2[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_2 + 4) * 4));
                        float d4_2 = _tmem_load_2[kk_2 + 4] - csq_vals_hi_2[0];
                        float d5_2 = _tmem_load_2[kk_2 + 5] - csq_vals_hi_2[1];
                        float best_45_2 = d4_2;
                        int idx_45_2 = off_k_1 + score_base + kk_2 + 4;
                        if (d5_2 > best_45_2) {
                            best_45_2 = d5_2;
                            idx_45_2 = off_k_1 + score_base + kk_2 + 5;
                        }
                        float d6_2 = _tmem_load_2[kk_2 + 6] - csq_vals_hi_2[2];
                        float d7_2 = _tmem_load_2[kk_2 + 7] - csq_vals_hi_2[3];
                        float best_67_2 = d6_2;
                        int idx_67_2 = off_k_1 + score_base + kk_2 + 6;
                        if (d7_2 > best_67_2) {
                            best_67_2 = d7_2;
                            idx_67_2 = off_k_1 + score_base + kk_2 + 7;
                        }
                        float best_hi_2 = best_45_2;
                        int idx_hi_2 = idx_45_2;
                        if (best_67_2 > best_hi_2) {
                            best_hi_2 = best_67_2;
                            idx_hi_2 = idx_67_2;
                        }
                        if (best_hi_2 > best_group_2) {
                            best_group_2 = best_hi_2;
                            idx_group_2 = idx_hi_2;
                        }
                        float csq_vals_next_2[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_2[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_2[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_2[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_2[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_2 + 8) * 4));
                        float d8_2 = _tmem_load_2[kk_2 + 8] - csq_vals_next_2[0];
                        float d9_2 = _tmem_load_2[kk_2 + 9] - csq_vals_next_2[1];
                        float best_89_2 = d8_2;
                        int idx_89_2 = off_k_1 + score_base + kk_2 + 8;
                        if (d9_2 > best_89_2) {
                            best_89_2 = d9_2;
                            idx_89_2 = off_k_1 + score_base + kk_2 + 9;
                        }
                        float d10_2 = _tmem_load_2[kk_2 + 10] - csq_vals_next_2[2];
                        float d11_2 = _tmem_load_2[kk_2 + 11] - csq_vals_next_2[3];
                        float best_1011_2 = d10_2;
                        int idx_1011_2 = off_k_1 + score_base + kk_2 + 10;
                        if (d11_2 > best_1011_2) {
                            best_1011_2 = d11_2;
                            idx_1011_2 = off_k_1 + score_base + kk_2 + 11;
                        }
                        float best_next_2 = best_89_2;
                        int idx_next_2 = idx_89_2;
                        if (best_1011_2 > best_next_2) {
                            best_next_2 = best_1011_2;
                            idx_next_2 = idx_1011_2;
                        }
                        float csq_vals_tail_2[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_2[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_2[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_2[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_2[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_2 + 12) * 4));
                        float d12_2 = _tmem_load_2[kk_2 + 12] - csq_vals_tail_2[0];
                        float d13_2 = _tmem_load_2[kk_2 + 13] - csq_vals_tail_2[1];
                        float best_1213_2 = d12_2;
                        int idx_1213_2 = off_k_1 + score_base + kk_2 + 12;
                        if (d13_2 > best_1213_2) {
                            best_1213_2 = d13_2;
                            idx_1213_2 = off_k_1 + score_base + kk_2 + 13;
                        }
                        float d14_2 = _tmem_load_2[kk_2 + 14] - csq_vals_tail_2[2];
                        float d15_2 = _tmem_load_2[kk_2 + 15] - csq_vals_tail_2[3];
                        float best_1415_2 = d14_2;
                        int idx_1415_2 = off_k_1 + score_base + kk_2 + 14;
                        if (d15_2 > best_1415_2) {
                            best_1415_2 = d15_2;
                            idx_1415_2 = off_k_1 + score_base + kk_2 + 15;
                        }
                        float best_tail_2 = best_1213_2;
                        int idx_tail_2 = idx_1213_2;
                        if (best_1415_2 > best_tail_2) {
                            best_tail_2 = best_1415_2;
                            idx_tail_2 = idx_1415_2;
                        }
                        if (best_tail_2 > best_next_2) {
                            best_next_2 = best_tail_2;
                            idx_next_2 = idx_tail_2;
                        }
                        if (best_next_2 > best_group_2) {
                            best_group_2 = best_next_2;
                            idx_group_2 = idx_next_2;
                        }
                        if (best_group_2 > best_score1) {
                            best_score1 = best_group_2;
                            best_idx1 = idx_group_2;
                        }
                    }
                    score_base = 128;
                    float _tmem_load_3[128];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x128.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63, %64, %65, %66, %67, %68, %69, %70, %71, %72, %73, %74, %75, %76, %77, %78, %79, %80, %81, %82, %83, %84, %85, %86, %87, %88, %89, %90, %91, %92, %93, %94, %95, %96, %97, %98, %99, %100, %101, %102, %103, %104, %105, %106, %107, %108, %109, %110, %111, %112, %113, %114, %115, %116, %117, %118, %119, %120, %121, %122, %123, %124, %125, %126, %127}, [%128];"
                        : "=f"(_tmem_load_3[0]), "=f"(_tmem_load_3[1]), "=f"(_tmem_load_3[2]), "=f"(_tmem_load_3[3]), "=f"(_tmem_load_3[4]), "=f"(_tmem_load_3[5]), "=f"(_tmem_load_3[6]), "=f"(_tmem_load_3[7]), "=f"(_tmem_load_3[8]), "=f"(_tmem_load_3[9]), "=f"(_tmem_load_3[10]), "=f"(_tmem_load_3[11]), "=f"(_tmem_load_3[12]), "=f"(_tmem_load_3[13]), "=f"(_tmem_load_3[14]), "=f"(_tmem_load_3[15]), "=f"(_tmem_load_3[16]), "=f"(_tmem_load_3[17]), "=f"(_tmem_load_3[18]), "=f"(_tmem_load_3[19]), "=f"(_tmem_load_3[20]), "=f"(_tmem_load_3[21]), "=f"(_tmem_load_3[22]), "=f"(_tmem_load_3[23]), "=f"(_tmem_load_3[24]), "=f"(_tmem_load_3[25]), "=f"(_tmem_load_3[26]), "=f"(_tmem_load_3[27]), "=f"(_tmem_load_3[28]), "=f"(_tmem_load_3[29]), "=f"(_tmem_load_3[30]), "=f"(_tmem_load_3[31]), "=f"(_tmem_load_3[32]), "=f"(_tmem_load_3[33]), "=f"(_tmem_load_3[34]), "=f"(_tmem_load_3[35]), "=f"(_tmem_load_3[36]), "=f"(_tmem_load_3[37]), "=f"(_tmem_load_3[38]), "=f"(_tmem_load_3[39]), "=f"(_tmem_load_3[40]), "=f"(_tmem_load_3[41]), "=f"(_tmem_load_3[42]), "=f"(_tmem_load_3[43]), "=f"(_tmem_load_3[44]), "=f"(_tmem_load_3[45]), "=f"(_tmem_load_3[46]), "=f"(_tmem_load_3[47]), "=f"(_tmem_load_3[48]), "=f"(_tmem_load_3[49]), "=f"(_tmem_load_3[50]), "=f"(_tmem_load_3[51]), "=f"(_tmem_load_3[52]), "=f"(_tmem_load_3[53]), "=f"(_tmem_load_3[54]), "=f"(_tmem_load_3[55]), "=f"(_tmem_load_3[56]), "=f"(_tmem_load_3[57]), "=f"(_tmem_load_3[58]), "=f"(_tmem_load_3[59]), "=f"(_tmem_load_3[60]), "=f"(_tmem_load_3[61]), "=f"(_tmem_load_3[62]), "=f"(_tmem_load_3[63]), "=f"(_tmem_load_3[64]), "=f"(_tmem_load_3[65]), "=f"(_tmem_load_3[66]), "=f"(_tmem_load_3[67]), "=f"(_tmem_load_3[68]), "=f"(_tmem_load_3[69]), "=f"(_tmem_load_3[70]), "=f"(_tmem_load_3[71]), "=f"(_tmem_load_3[72]), "=f"(_tmem_load_3[73]), "=f"(_tmem_load_3[74]), "=f"(_tmem_load_3[75]), "=f"(_tmem_load_3[76]), "=f"(_tmem_load_3[77]), "=f"(_tmem_load_3[78]), "=f"(_tmem_load_3[79]), "=f"(_tmem_load_3[80]), "=f"(_tmem_load_3[81]), "=f"(_tmem_load_3[82]), "=f"(_tmem_load_3[83]), "=f"(_tmem_load_3[84]), "=f"(_tmem_load_3[85]), "=f"(_tmem_load_3[86]), "=f"(_tmem_load_3[87]), "=f"(_tmem_load_3[88]), "=f"(_tmem_load_3[89]), "=f"(_tmem_load_3[90]), "=f"(_tmem_load_3[91]), "=f"(_tmem_load_3[92]), "=f"(_tmem_load_3[93]), "=f"(_tmem_load_3[94]), "=f"(_tmem_load_3[95]), "=f"(_tmem_load_3[96]), "=f"(_tmem_load_3[97]), "=f"(_tmem_load_3[98]), "=f"(_tmem_load_3[99]), "=f"(_tmem_load_3[100]), "=f"(_tmem_load_3[101]), "=f"(_tmem_load_3[102]), "=f"(_tmem_load_3[103]), "=f"(_tmem_load_3[104]), "=f"(_tmem_load_3[105]), "=f"(_tmem_load_3[106]), "=f"(_tmem_load_3[107]), "=f"(_tmem_load_3[108]), "=f"(_tmem_load_3[109]), "=f"(_tmem_load_3[110]), "=f"(_tmem_load_3[111]), "=f"(_tmem_load_3[112]), "=f"(_tmem_load_3[113]), "=f"(_tmem_load_3[114]), "=f"(_tmem_load_3[115]), "=f"(_tmem_load_3[116]), "=f"(_tmem_load_3[117]), "=f"(_tmem_load_3[118]), "=f"(_tmem_load_3[119]), "=f"(_tmem_load_3[120]), "=f"(_tmem_load_3[121]), "=f"(_tmem_load_3[122]), "=f"(_tmem_load_3[123]), "=f"(_tmem_load_3[124]), "=f"(_tmem_load_3[125]), "=f"(_tmem_load_3[126]), "=f"(_tmem_load_3[127])
                        : "r"(taddr + (unsigned int)(warp % 4 * 32 << 16) + (unsigned int)score_base)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;");
                    asm volatile("barrier.sync 9, %0;" :: "r"(128));
                    if (elect_sync()) {
                        mbarrier_arrive(score1_empty_addr);
                    }
                    #pragma unroll
                    for (int kk_3 = 0; kk_3 < 128; kk_3 += 16) {
                        float csq_vals_3[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_3[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_3[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_3[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_3[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_3) * 4));
                        float d0_3 = _tmem_load_3[kk_3] - csq_vals_3[0];
                        float d1_3 = _tmem_load_3[kk_3 + 1] - csq_vals_3[1];
                        float best_01_3 = d0_3;
                        int idx_01_3 = off_k_1 + score_base + kk_3;
                        if (d1_3 > best_01_3) {
                            best_01_3 = d1_3;
                            idx_01_3 = off_k_1 + score_base + kk_3 + 1;
                        }
                        float d2_3 = _tmem_load_3[kk_3 + 2] - csq_vals_3[2];
                        float d3_3 = _tmem_load_3[kk_3 + 3] - csq_vals_3[3];
                        float best_23_3 = d2_3;
                        int idx_23_3 = off_k_1 + score_base + kk_3 + 2;
                        if (d3_3 > best_23_3) {
                            best_23_3 = d3_3;
                            idx_23_3 = off_k_1 + score_base + kk_3 + 3;
                        }
                        float best_group_3 = best_01_3;
                        int idx_group_3 = idx_01_3;
                        if (best_23_3 > best_group_3) {
                            best_group_3 = best_23_3;
                            idx_group_3 = idx_23_3;
                        }
                        float csq_vals_hi_3[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_3[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_3[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_3[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_hi_3[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_3 + 4) * 4));
                        float d4_3 = _tmem_load_3[kk_3 + 4] - csq_vals_hi_3[0];
                        float d5_3 = _tmem_load_3[kk_3 + 5] - csq_vals_hi_3[1];
                        float best_45_3 = d4_3;
                        int idx_45_3 = off_k_1 + score_base + kk_3 + 4;
                        if (d5_3 > best_45_3) {
                            best_45_3 = d5_3;
                            idx_45_3 = off_k_1 + score_base + kk_3 + 5;
                        }
                        float d6_3 = _tmem_load_3[kk_3 + 6] - csq_vals_hi_3[2];
                        float d7_3 = _tmem_load_3[kk_3 + 7] - csq_vals_hi_3[3];
                        float best_67_3 = d6_3;
                        int idx_67_3 = off_k_1 + score_base + kk_3 + 6;
                        if (d7_3 > best_67_3) {
                            best_67_3 = d7_3;
                            idx_67_3 = off_k_1 + score_base + kk_3 + 7;
                        }
                        float best_hi_3 = best_45_3;
                        int idx_hi_3 = idx_45_3;
                        if (best_67_3 > best_hi_3) {
                            best_hi_3 = best_67_3;
                            idx_hi_3 = idx_67_3;
                        }
                        if (best_hi_3 > best_group_3) {
                            best_group_3 = best_hi_3;
                            idx_group_3 = idx_hi_3;
                        }
                        float csq_vals_next_3[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_3[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_3[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_3[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_next_3[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_3 + 8) * 4));
                        float d8_3 = _tmem_load_3[kk_3 + 8] - csq_vals_next_3[0];
                        float d9_3 = _tmem_load_3[kk_3 + 9] - csq_vals_next_3[1];
                        float best_89_3 = d8_3;
                        int idx_89_3 = off_k_1 + score_base + kk_3 + 8;
                        if (d9_3 > best_89_3) {
                            best_89_3 = d9_3;
                            idx_89_3 = off_k_1 + score_base + kk_3 + 9;
                        }
                        float d10_3 = _tmem_load_3[kk_3 + 10] - csq_vals_next_3[2];
                        float d11_3 = _tmem_load_3[kk_3 + 11] - csq_vals_next_3[3];
                        float best_1011_3 = d10_3;
                        int idx_1011_3 = off_k_1 + score_base + kk_3 + 10;
                        if (d11_3 > best_1011_3) {
                            best_1011_3 = d11_3;
                            idx_1011_3 = off_k_1 + score_base + kk_3 + 11;
                        }
                        float best_next_3 = best_89_3;
                        int idx_next_3 = idx_89_3;
                        if (best_1011_3 > best_next_3) {
                            best_next_3 = best_1011_3;
                            idx_next_3 = idx_1011_3;
                        }
                        float csq_vals_tail_3[4];
                        asm volatile("ld.shared.v4.b32 {%0,%1,%2,%3}, [%4];"
                            : "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_3[0])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_3[(0) + 1])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_3[(0) + 2])), "=r"(*reinterpret_cast<uint32_t*>(&csq_vals_tail_3[(0) + 3]))
                            : "r"(csq_smem_addr + (score_base + kk_3 + 12) * 4));
                        float d12_3 = _tmem_load_3[kk_3 + 12] - csq_vals_tail_3[0];
                        float d13_3 = _tmem_load_3[kk_3 + 13] - csq_vals_tail_3[1];
                        float best_1213_3 = d12_3;
                        int idx_1213_3 = off_k_1 + score_base + kk_3 + 12;
                        if (d13_3 > best_1213_3) {
                            best_1213_3 = d13_3;
                            idx_1213_3 = off_k_1 + score_base + kk_3 + 13;
                        }
                        float d14_3 = _tmem_load_3[kk_3 + 14] - csq_vals_tail_3[2];
                        float d15_3 = _tmem_load_3[kk_3 + 15] - csq_vals_tail_3[3];
                        float best_1415_3 = d14_3;
                        int idx_1415_3 = off_k_1 + score_base + kk_3 + 14;
                        if (d15_3 > best_1415_3) {
                            best_1415_3 = d15_3;
                            idx_1415_3 = off_k_1 + score_base + kk_3 + 15;
                        }
                        float best_tail_3 = best_1213_3;
                        int idx_tail_3 = idx_1213_3;
                        if (best_1415_3 > best_tail_3) {
                            best_tail_3 = best_1415_3;
                            idx_tail_3 = idx_1415_3;
                        }
                        if (best_tail_3 > best_next_3) {
                            best_next_3 = best_tail_3;
                            idx_next_3 = idx_tail_3;
                        }
                        if (best_next_3 > best_group_3) {
                            best_group_3 = best_next_3;
                            idx_group_3 = idx_next_3;
                        }
                        if (best_group_3 > best_score1) {
                            best_score1 = best_group_3;
                            best_idx1 = idx_group_3;
                        }
                    }
                }
                if (global_n0 < N) {
                    *((int*)(out + out_offset0)) = best_idx0;
                }
                if (global_n1 < N) {
                    *((int*)(out + out_offset1)) = best_idx1;
                }
            }
        }
    }

    // Cleanup
    __syncthreads(); // barrier before TMEM dealloc

    if (warp == 0) {
        asm volatile("tcgen05.dealloc.cta_group::1.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(512));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::1.sync.aligned;");
    }
}

} // extern "C"

