Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sat Oct 30 21:32:26 2021
| Host         : tarro running 64-bit elementary OS 6 Odin
| Command      : report_timing_summary -max_paths 10 -file digital_clock_timing_summary_routed.rpt -pb digital_clock_timing_summary_routed.pb -rpx digital_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : digital_clock
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (5)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line160/clk_display_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.469        0.000                      0                  624        0.154        0.000                      0                  624        4.500        0.000                       0                   357  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.469        0.000                      0                  624        0.154        0.000                      0                  624        4.500        0.000                       0                   357  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.435ns (43.594%)  route 3.151ns (56.406%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  USER_CLOCK/COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    USER_CLOCK/COUNTER_reg[16]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.579 r  USER_CLOCK/COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.579    USER_CLOCK/COUNTER_reg[20]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.902 r  USER_CLOCK/COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.902    USER_CLOCK/COUNTER_reg[24]_i_1_n_6
    SLICE_X2Y86          FDRE                                         r  USER_CLOCK/COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.600    15.023    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  USER_CLOCK/COUNTER_reg[25]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.109    15.371    USER_CLOCK/COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 2.351ns (42.732%)  route 3.151ns (57.268%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  USER_CLOCK/COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    USER_CLOCK/COUNTER_reg[16]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.579 r  USER_CLOCK/COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.579    USER_CLOCK/COUNTER_reg[20]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.818 r  USER_CLOCK/COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.818    USER_CLOCK/COUNTER_reg[24]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  USER_CLOCK/COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.600    15.023    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  USER_CLOCK/COUNTER_reg[26]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.109    15.371    USER_CLOCK/COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 2.331ns (42.524%)  route 3.151ns (57.476%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  USER_CLOCK/COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    USER_CLOCK/COUNTER_reg[16]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.579 r  USER_CLOCK/COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.579    USER_CLOCK/COUNTER_reg[20]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.798 r  USER_CLOCK/COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.798    USER_CLOCK/COUNTER_reg[24]_i_1_n_7
    SLICE_X2Y86          FDRE                                         r  USER_CLOCK/COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.600    15.023    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  USER_CLOCK/COUNTER_reg[24]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.109    15.371    USER_CLOCK/COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.798    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 2.318ns (42.387%)  route 3.151ns (57.613%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  USER_CLOCK/COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    USER_CLOCK/COUNTER_reg[16]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.785 r  USER_CLOCK/COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.785    USER_CLOCK/COUNTER_reg[20]_i_1_n_6
    SLICE_X2Y85          FDRE                                         r  USER_CLOCK/COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.600    15.023    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  USER_CLOCK/COUNTER_reg[21]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.371    USER_CLOCK/COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  4.586    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 2.310ns (42.303%)  route 3.151ns (57.698%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  USER_CLOCK/COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    USER_CLOCK/COUNTER_reg[16]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.777 r  USER_CLOCK/COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.777    USER_CLOCK/COUNTER_reg[20]_i_1_n_4
    SLICE_X2Y85          FDRE                                         r  USER_CLOCK/COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.600    15.023    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  USER_CLOCK/COUNTER_reg[23]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.371    USER_CLOCK/COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 2.234ns (41.488%)  route 3.151ns (58.512%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  USER_CLOCK/COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    USER_CLOCK/COUNTER_reg[16]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.701 r  USER_CLOCK/COUNTER_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.701    USER_CLOCK/COUNTER_reg[20]_i_1_n_5
    SLICE_X2Y85          FDRE                                         r  USER_CLOCK/COUNTER_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.600    15.023    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  USER_CLOCK/COUNTER_reg[22]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.371    USER_CLOCK/COUNTER_reg[22]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 2.214ns (41.270%)  route 3.151ns (58.730%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.462 r  USER_CLOCK/COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.462    USER_CLOCK/COUNTER_reg[16]_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.681 r  USER_CLOCK/COUNTER_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.681    USER_CLOCK/COUNTER_reg[20]_i_1_n_7
    SLICE_X2Y85          FDRE                                         r  USER_CLOCK/COUNTER_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.600    15.023    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  USER_CLOCK/COUNTER_reg[20]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.109    15.371    USER_CLOCK/COUNTER_reg[20]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.201ns (41.127%)  route 3.151ns (58.873%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.668 r  USER_CLOCK/COUNTER_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.668    USER_CLOCK/COUNTER_reg[16]_i_1_n_6
    SLICE_X2Y84          FDRE                                         r  USER_CLOCK/COUNTER_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.599    15.022    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  USER_CLOCK/COUNTER_reg[17]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.109    15.370    USER_CLOCK/COUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 2.193ns (41.039%)  route 3.151ns (58.961%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.660 r  USER_CLOCK/COUNTER_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.660    USER_CLOCK/COUNTER_reg[16]_i_1_n_4
    SLICE_X2Y84          FDRE                                         r  USER_CLOCK/COUNTER_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.599    15.022    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  USER_CLOCK/COUNTER_reg[19]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.109    15.370    USER_CLOCK/COUNTER_reg[19]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 USER_CLOCK/COUNTER_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/COUNTER_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 2.117ns (40.189%)  route 3.151ns (59.811%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.714     5.317    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  USER_CLOCK/COUNTER_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  USER_CLOCK/COUNTER_reg[4]/Q
                         net (fo=2, routed)           0.645     6.480    USER_CLOCK/COUNTER_reg[4]
    SLICE_X3Y80          LUT4 (Prop_lut4_I0_O)        0.124     6.604 r  USER_CLOCK/FSM_onehot_pr_state[3]_i_11/O
                         net (fo=1, routed)           0.854     7.458    USER_CLOCK/FSM_onehot_pr_state[3]_i_11_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.582 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_7/O
                         net (fo=2, routed)           0.448     8.030    USER_CLOCK/FSM_onehot_pr_state[3]_i_7_n_0
    SLICE_X3Y86          LUT5 (Prop_lut5_I3_O)        0.124     8.154 f  USER_CLOCK/FSM_onehot_pr_state[3]_i_4/O
                         net (fo=31, routed)          1.204     9.357    USER_CLOCK/FSM_onehot_pr_state[3]_i_4_n_0
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.124     9.481 r  USER_CLOCK/COUNTER[0]_i_6/O
                         net (fo=1, routed)           0.000     9.481    USER_CLOCK/COUNTER[0]_i_6_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.994 r  USER_CLOCK/COUNTER_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.994    USER_CLOCK/COUNTER_reg[0]_i_1_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.111 r  USER_CLOCK/COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.111    USER_CLOCK/COUNTER_reg[4]_i_1_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.228 r  USER_CLOCK/COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.228    USER_CLOCK/COUNTER_reg[8]_i_1_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.345 r  USER_CLOCK/COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.345    USER_CLOCK/COUNTER_reg[12]_i_1_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.584 r  USER_CLOCK/COUNTER_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.584    USER_CLOCK/COUNTER_reg[16]_i_1_n_5
    SLICE_X2Y84          FDRE                                         r  USER_CLOCK/COUNTER_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         1.599    15.022    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  USER_CLOCK/COUNTER_reg[18]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_D)        0.109    15.370    USER_CLOCK/COUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  4.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 USER_CLOCK/segs_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/segs_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.601     1.520    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  USER_CLOCK/segs_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  USER_CLOCK/segs_count_reg[5]/Q
                         net (fo=7, routed)           0.101     1.763    USER_CLOCK/segs_count_reg[5]_0[5]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  USER_CLOCK/segs_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    USER_CLOCK/segs_count[2]
    SLICE_X6Y89          FDRE                                         r  USER_CLOCK/segs_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.872     2.037    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  USER_CLOCK/segs_count_reg[2]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.120     1.653    USER_CLOCK/segs_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DD_MINS/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.601     1.520    DD_MINS/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  DD_MINS/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DD_MINS/bcd_reg[3]/Q
                         net (fo=1, routed)           0.102     1.763    DD_MINS_n_7
    SLICE_X7Y90          FDRE                                         r  mins_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  mins_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.070     1.607    mins_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DD_MINS/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.601     1.520    DD_MINS/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  DD_MINS/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DD_MINS/bcd_reg[0]/Q
                         net (fo=1, routed)           0.112     1.773    DD_MINS_n_10
    SLICE_X5Y90          FDRE                                         r  mins_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  mins_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.070     1.607    mins_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DD_MINS/bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.601     1.520    DD_MINS/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  DD_MINS/bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DD_MINS/bcd_reg[2]/Q
                         net (fo=1, routed)           0.110     1.771    DD_MINS_n_8
    SLICE_X4Y90          FDRE                                         r  mins_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  mins_reg[2]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.066     1.603    mins_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DD_MINS/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD_MINS/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.600     1.519    DD_MINS/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  DD_MINS/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DD_MINS/state_reg[0]/Q
                         net (fo=8, routed)           0.133     1.793    DD_MINS/state[0]
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.048     1.841 r  DD_MINS/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    DD_MINS/state_next[1]
    SLICE_X6Y87          FDRE                                         r  DD_MINS/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.870     2.035    DD_MINS/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  DD_MINS/state_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.131     1.663    DD_MINS/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DD_SEGS/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.436%)  route 0.103ns (38.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.602     1.521    DD_SEGS/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  DD_SEGS/bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DD_SEGS/bcd_reg[0]/Q
                         net (fo=1, routed)           0.103     1.788    bcd[0]
    SLICE_X4Y90          FDRE                                         r  segs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  segs_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.072     1.609    segs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DD_HOURS/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD_HOURS/shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.861%)  route 0.138ns (42.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.603     1.522    DD_HOURS/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  DD_HOURS/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  DD_HOURS/state_reg[1]/Q
                         net (fo=20, routed)          0.138     1.801    DD_HOURS/state[1]
    SLICE_X2Y91          LUT5 (Prop_lut5_I0_O)        0.048     1.849 r  DD_HOURS/shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.849    DD_HOURS/shift[6]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  DD_HOURS/shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.876     2.041    DD_HOURS/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  DD_HOURS/shift_reg[6]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.131     1.666    DD_HOURS/shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 DD_SEGS/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.602     1.521    DD_SEGS/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  DD_SEGS/bcd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  DD_SEGS/bcd_reg[1]/Q
                         net (fo=1, routed)           0.106     1.791    bcd[1]
    SLICE_X4Y91          FDRE                                         r  segs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.873     2.038    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  segs_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.070     1.607    segs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 USER_CLOCK/mins_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_CLOCK/mins_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.601     1.520    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  USER_CLOCK/mins_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  USER_CLOCK/mins_count_reg[5]/Q
                         net (fo=7, routed)           0.132     1.794    USER_CLOCK/mins_count_reg[5]_0[5]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  USER_CLOCK/mins_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    USER_CLOCK/mins_count[3]
    SLICE_X2Y87          FDRE                                         r  USER_CLOCK/mins_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.873     2.038    USER_CLOCK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  USER_CLOCK/mins_count_reg[3]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.653    USER_CLOCK/mins_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DD_MINS/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DD_MINS/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.600     1.519    DD_MINS/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  DD_MINS/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  DD_MINS/state_reg[0]/Q
                         net (fo=8, routed)           0.133     1.793    DD_MINS/state[0]
    SLICE_X6Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  DD_MINS/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.838    DD_MINS/counter[0]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  DD_MINS/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=356, routed)         0.870     2.035    DD_MINS/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  DD_MINS/counter_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.120     1.652    DD_MINS/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     hours_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     hours_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     hours_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     hours_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     hours_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     hours_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     hours_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     hours_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     mins_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     hours_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     hours_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     hours_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     hours_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     hours_reg[4]/C



