// Seed: 2502155806
module module_0;
  wire id_1;
  assign id_2 = 1;
  wire id_3;
  assign id_2 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    id_8,
    input supply0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri1 id_5,
    output supply0 id_6
);
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  id_10(
      .id_0(1),
      .id_1(id_4),
      .id_2(id_3),
      .id_3(id_3),
      .id_4(-1),
      .id_5({1'b0, 1'b0}),
      .id_6(-1),
      .id_7(id_5),
      .id_8(),
      .id_9(id_4),
      .id_10(-1'd0 == id_4),
      .id_11(1)
  );
endmodule
