============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 07 2019  09:12:04 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (941 ps) Setup Check with Pin u_mtm_Alu_core/CTL_out_reg[0]/CLK->D
           View: WC_av
          Group: clk
     Startpoint: (R) u_mtm_Alu_deserializer/A_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) u_mtm_Alu_core/CTL_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
             Setup:-     182                  
       Uncertainty:-     300                  
     Required Time:=   14518                  
      Launch Clock:-       0                  
         Data Path:-   13577                  
             Slack:=     941                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags     Arc     Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                    (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/A_reg[0]/CLK -       -         R     (arrival)          257    -     0     -       0 
  u_mtm_Alu_deserializer/A_reg[0]/NQ  -       CLK->NQ   F     UCL_DFF              1 16.6   202   606     606 
  u_mtm_Alu_deserializer/g9975/AUS    -       EIN->AUS  R     UCL_INV2             3 37.4   213   143     748 
  u_mtm_Alu_core/g1584/AUS            -       EIN->AUS  R     UCL_BUF              3 39.2   218   229     978 
  u_mtm_Alu_core/sub_79_20/g1545/AUS  -       EIN->AUS  F     UCL_INV2             1 18.8   145   118    1096 
  u_mtm_Alu_core/sub_79_20/g1517/AUS  -       EIN1->AUS R     UCL_NAND2_2          3 36.3   254   140    1236 
  u_mtm_Alu_core/sub_79_20/g1443/AUS  -       EIN1->AUS F     UCL_NAND2_2          1 18.8   174   117    1353 
  u_mtm_Alu_core/sub_79_20/g1442/AUS  -       EIN1->AUS R     UCL_NAND2_2          2 32.4   239   140    1493 
  u_mtm_Alu_core/sub_79_20/g1430/AUS  -       EIN1->AUS F     UCL_NAND2_2          1 18.8   194   115    1608 
  u_mtm_Alu_core/sub_79_20/g1428/AUS  -       EIN1->AUS R     UCL_NAND2_2          2 32.4   315   146    1754 
  u_mtm_Alu_core/sub_79_20/g1425/AUS  -       EIN1->AUS F     UCL_NAND2_2          1 18.8   189   124    1878 
  u_mtm_Alu_core/sub_79_20/g1423/AUS  -       EIN1->AUS R     UCL_NAND2_2          2 27.4   295   135    2013 
  u_mtm_Alu_core/sub_79_20/g1421/AUS  -       EIN1->AUS F     UCL_NAND2_2          1 18.8   176   122    2135 
  u_mtm_Alu_core/sub_79_20/g1418/AUS  -       EIN1->AUS R     UCL_NAND2_2          2 27.5   218   131    2266 
  u_mtm_Alu_core/sub_79_20/g1416/AUS  -       EIN1->AUS R     UCL_AON2B_2          1 17.9   297   236    2502 
  u_mtm_Alu_core/sub_79_20/g1414/COUT -       CIN->COUT R     UCL_FA               3 36.6   565   499    3001 
  u_mtm_Alu_core/sub_79_20/g1412/AUS  -       EIN1->AUS F     UCL_NAND2_WIDEN      1 18.8   303   201    3202 
  u_mtm_Alu_core/sub_79_20/g1410/AUS  -       EIN1->AUS R     UCL_NAND2_2          3 34.9   267   177    3379 
  u_mtm_Alu_core/sub_79_20/g1405/AUS  -       EIN1->AUS F     UCL_NAND2_WIDEN      2 26.8   319   192    3571 
  u_mtm_Alu_core/sub_79_20/g1400/AUS  -       EIN1->AUS R     UCL_NOR2_2           1 13.0   247   159    3730 
  u_mtm_Alu_core/sub_79_20/g1394/AUS  -       EIN1->AUS F     UCL_OAI21            1 18.8   481   260    3990 
  u_mtm_Alu_core/sub_79_20/g1392/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   294   173    4163 
  u_mtm_Alu_core/sub_79_20/g1390/AUS  -       EIN1->AUS F     UCL_NAND2_2          1 18.8   194   122    4285 
  u_mtm_Alu_core/sub_79_20/g1389/AUS  -       EIN1->AUS R     UCL_NAND2_2          3 35.9   328   153    4437 
  u_mtm_Alu_core/sub_79_20/g1388/AUS  -       EIN0->AUS F     UCL_NAND2A           1 18.8   416   270    4708 
  u_mtm_Alu_core/sub_79_20/g1385/AUS  -       EIN1->AUS R     UCL_NAND2_2          2 27.4   247   185    4893 
  u_mtm_Alu_core/sub_79_20/g1379/AUS  -       EIN1->AUS F     UCL_NAND2_2          2 26.8   232   133    5026 
  u_mtm_Alu_core/sub_79_20/g1374/AUS  -       EIN1->AUS R     UCL_NOR2_2           1 13.0   228   142    5168 
  u_mtm_Alu_core/sub_79_20/g1368/AUS  -       EIN1->AUS F     UCL_OAI21            1 18.8   481   257    5424 
  u_mtm_Alu_core/sub_79_20/g1366/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 18.8   294   173    5598 
  u_mtm_Alu_core/sub_79_20/g1364/AUS  -       EIN1->AUS F     UCL_NAND2_2          1 18.8   194   122    5719 
  u_mtm_Alu_core/sub_79_20/g1363/AUS  -       EIN1->AUS R     UCL_NAND2_2          2 27.4   296   136    5855 
  u_mtm_Alu_core/sub_79_20/g1361/AUS  -       EIN1->AUS F     UCL_NAND2_2          1 18.8   176   122    5977 
  u_mtm_Alu_core/sub_79_20/g1358/AUS  -       EIN1->AUS R     UCL_NAND2_2          1 17.9   181   112    6089 
  u_mtm_Alu_core/sub_79_20/g1356/COUT -       CIN->COUT R     UCL_FA               1 17.9   328   358    6447 
  u_mtm_Alu_core/sub_79_20/g1355/COUT -       CIN->COUT R     UCL_FA               1 17.9   327   385    6832 
  u_mtm_Alu_core/sub_79_20/g1354/COUT -       CIN->COUT R     UCL_FA               1 17.9   328   385    7218 
  u_mtm_Alu_core/sub_79_20/g1353/COUT -       CIN->COUT R     UCL_FA               1 17.9   327   385    7603 
  u_mtm_Alu_core/sub_79_20/g1352/COUT -       CIN->COUT R     UCL_FA               2 26.1   434   438    8041 
  u_mtm_Alu_core/sub_79_20/g1351/AUS  -       EIN->AUS  F     UCL_INV2             1 13.9   175   130    8172 
  u_mtm_Alu_core/sub_79_20/g1350/AUS  -       EIN1->AUS R     UCL_NAND2_WIDEN      1 18.8   258   151    8323 
  u_mtm_Alu_core/sub_79_20/g1348/AUS  -       EIN1->AUS F     UCL_NAND2_2          5 48.9   277   181    8504 
  u_mtm_Alu_core/lt_80_21/g1252/AUS   -       EIN3->AUS R     UCL_AOI22_2          2 23.5   456   253    8756 
  u_mtm_Alu_core/lt_80_21/g1229/AUS   -       EIN2->AUS F     UCL_NAND3            2 22.5   396   247    9004 
  u_mtm_Alu_core/lt_80_21/g1222/AUS   -       EIN2->AUS R     UCL_NOR3             2 23.4   645   349    9352 
  u_mtm_Alu_core/lt_80_21/g1206/AUS   -       EIN2->AUS F     UCL_AON2B_2          1 13.9   284   178    9530 
  u_mtm_Alu_core/lt_80_21/g1196/AUS   -       EIN2->AUS R     UCL_AON2B_2          1 13.7   217   156    9686 
  u_mtm_Alu_core/lt_80_21/g1195/AUS   -       EIN1->AUS F     UCL_NOR2             1 13.7   260   143    9829 
  u_mtm_Alu_core/g6966/AUS            -       EIN1->AUS R     UCL_NOR2             1 13.6   331   200   10029 
  u_mtm_Alu_core/g6872/AUS            -       EIN1->AUS F     UCL_NOR3             3 41.0   645   336   10366 
  u_mtm_Alu_core/g6744/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   652   448   10813 
  u_mtm_Alu_core/g6628/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   509   448   11262 
  u_mtm_Alu_core/g6621/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   510   432   11694 
  u_mtm_Alu_core/g6619/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   510   432   12126 
  u_mtm_Alu_core/g6616/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   622   432   12558 
  u_mtm_Alu_core/g6614/AUS            -       EIN0->AUS F     UCL_XOR              1 18.5   509   445   13003 
  u_mtm_Alu_core/g6612/AUS            -       EIN0->AUS F     UCL_XOR              1 13.0   424   389   13392 
  u_mtm_Alu_core/g6610/AUS            -       EIN0->AUS R     UCL_NAND2            1 13.2   271   185   13577 
  u_mtm_Alu_core/CTL_out_reg[0]/D     <<<     -         R     UCL_DFF              1    -     -     0   13577 
#-------------------------------------------------------------------------------------------------------------

