$date
	Tue Jul  8 17:02:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 1 % s0 $end
$var parameter 1 & s1 $end
$var reg 1 ' data $end
$var reg 1 ( next_st $end
$var reg 1 ! out $end
$var reg 1 ) present_st $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
1&
0%
$end
#0
$dumpvars
0)
x(
0'
1$
x#
0"
0!
$end
#5
1"
#10
0"
#12
0(
0#
#15
1"
0$
#20
0"
#22
1(
1#
#25
1'
1)
1"
#30
0"
#32
0(
0'
0#
#35
0)
1"
#40
0"
#42
1(
1#
#45
1'
1)
1"
#50
0"
#55
1!
1"
#60
0"
#65
1"
#70
0"
#72
0(
0'
0#
#75
0!
0)
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#102
1(
1#
#105
1'
1)
1"
#110
0"
#112
0(
0'
0#
#115
0)
1"
#120
0"
#125
1"
#130
0"
#132
1(
1#
#135
1'
1)
1"
#140
0"
#142
0(
0'
0#
#145
0)
1"
#150
0"
#152
1(
1#
#155
1'
1)
1"
#160
0"
#165
1!
1"
#170
0"
#175
1"
#180
0"
#182
