22|580|Public
50|$|The {{position}} of the <b>input</b> <b>switch</b> may be changed to reflect how cold the next day is predicted to be. The <b>input</b> <b>switch</b> is normally thermostatic, cutting off the charge when the room reaches a certain temperature overnight. The exact setting needed {{will depend on the}} size of the storage heater, the desired room temperature during the day, the number of hours that this needs to be maintained, and the room's rate of heat loss under a given set of circumstances. Some experimenting may be needed to find the relationship between forecast outside temperature and best input setting for a particular room. Most storage heater users follow simpler guidelines; for example, in the middle of winter, it is often appropriate to turn the <b>input</b> <b>switch</b> to its maximum setting. There is no need to touch the <b>input</b> <b>switch</b> on a daily basis if the same sort of weather prevails for weeks at a time. There is no need to touch the <b>input</b> <b>switch</b> during the day, as storage heaters only use electricity at night.|$|E
50|$|Basic storage heaters have an <b>input</b> <b>switch,</b> and an output switch, called heat boost on some models.|$|E
50|$|However, {{a bit of}} {{work with}} a pencil and paper will show that {{it is easy to}} get such a minimal switch into {{conditions}} in which no single middle switch has a connection to both the needed <b>input</b> <b>switch</b> and the needed output switch. It only takes four calls to partially block the switch. If an <b>input</b> <b>switch</b> is half-full, it has connections via two middle switches. If an output switch is also half full with connections from the other two middle switches, then there is no remaining middle switch which can provide a path between that input and output.|$|E
5000|$|Driver <b>input</b> <b>switches</b> - cruise control, idle {{increase}} /decrease, engine/exhaust brake ...|$|R
5000|$|... they cannot {{necessarily}} provide safe [...] "covers" [...] for {{asynchronous logic}} transitions so the PROM's outputs may glitch as the <b>inputs</b> <b>switch,</b> ...|$|R
50|$|Bistable {{multivibrator}} or {{flip flop}} - is a circuit with two stable states. A pulse at the <b>input</b> <b>switches</b> the circuit to its other state. Therefore, bistables {{can be used}} as memory circuits, and digital counters.|$|R
5000|$|The H2 has a {{three-way}} gain <b>input</b> <b>switch,</b> with settings for low (useful for loud sounds, {{such as a}} live rock band), medium, and high (useful for speech, such as {{one or two people}} podcasting in a quiet room.) ...|$|E
5000|$|Theoretically, in the example, {{only four}} central {{switches}} are needed, each with exactly one connection to each <b>input</b> <b>switch</b> and one connection to each output switch. This {{is called a}} [...] "minimal spanning switch," [...] and managing it was the holy grail of the Bell Labs' investigations.|$|E
50|$|On stage {{he plays}} a rusty 1930 steel-bodied National guitar, a 1934 wood-bodied National Trojan Resonator guitar and a 1994 {{reproduction}} of a 1929 Gibson acoustic. He has recently added a three-string cigar box guitar to his stage collection. Peyton uses no outboard gear other than a three <b>input</b> <b>switch</b> box between his guitars and the amplifier. He is a noted proponent of fingerstyle guitar, playing the bass line of songs with his thumb while simultaneously playing the melody, the melody of a different song or a round with his fingers.|$|E
40|$|This paper {{addresses}} verifying {{the timing}} of circuits containing level-sensitive latches {{in the presence of}} cross talk. We show that three consecutive periodic occurrences of the aggressor's <b>input</b> <b>switching</b> window must be compared with the victim's <b>input</b> <b>switching</b> window. We propose a new phase shift operator to allow aligning the aggressor's three relevant switching windows with the victim's input signals. We solve the problem iteratively in polynomial time, and show an upper bound on the number of iterations equal to the number of capacitors in the circuit. Our experiments demonstrate that eliminating false coupling results in finding a smaller clock period at which a circuit will run...|$|R
40|$|Time-State Control Form was {{proposed}} {{as one of}} the control method for nonholonomic systems. But this method needs <b>input</b> <b>switching,</b> so there is a drawback that the switching conditions may spoil the stability of the system. From the above backgrounds, this research considers the property of the control method based on Time-State Control Form from the viewpoint of hybrid systems. Then, we derive the switching conditions which stabilize the systems by using Lyapunov functions for each mode. Furthermore, the controlled object is limited to chained system, and the conditions to stabilize the system are shown by introducing the Lyapunov functions which are invariant to <b>input</b> <b>switching...</b>|$|R
5000|$|The hex <b>input</b> <b>switches</b> {{and the two}} register-sized {{displays}} {{can be used by}} {{the program}} while the machine is running. This capability derived from the objective of emulating the IBM 2703 which has a fairly rich control panel.|$|R
50|$|The {{transformer}} can {{be equipped}} with extra windings whose sole purpose {{is to have a}} relatively large voltage pulse induced in them when the magnetic field collapses as the <b>input</b> <b>switch</b> is turned off. There is considerable energy stored in the magnetic field and coupling it out via extra windings helps it to collapse quickly, and avoids the voltage flash over that might otherwise occur. The pulse train coming from the flyback transformer windings is converted to direct current by a simple half wave rectifier. There is no point in using a full wave design as there are no corresponding pulses of opposite polarity. One turn of a winding often produces pulses of several volts. In older television designs, the transformer produced the required high voltage for the CRT accelerating voltage directly with the output rectified by a simple rectifier. In more modern designs, the rectifier is replaced by a voltage multiplier. Color television sets also have to use a regulator to control the high voltage. The earliest sets used a shunt vacuum tube regulator, but the introduction of solid state sets employed a simpler voltage dependant resistor. The rectified voltage is then used to supply the final anode of the cathode ray tube.|$|E
40|$|International audienceA switch {{configuration}} {{to be used}} at the input of switched op amp circuits is introduced. The circuit {{is an extension of}} the gate-source bootstrapping technique such that rail-to-rail operation of the <b>input</b> <b>switch</b> becomes possible. Simulations show the usefulness of the proposed circuit down to 0. 9...|$|E
40|$|Use of <b>input</b> <b>switch</b> {{and noise}} {{reference}} standard is avoided by using noise-adding technique. Excess noise from solid state noise-diode is coupled into receiver through directional coupler and square-wave modulated at low rate. High sensitivity receivers for radioastronomy applications are utilized with greater confidence in stability of radiometer...|$|E
40|$|This paper {{highlights}} {{the crucial role}} played by international access to intermediate inputs to explain firm-level performance, via two channels simultaneously: trade and FDI. We develop a simple theoretical model showing that trade integration of input market entails an efficiency improvement within firms able to import (gains from <b>input</b> <b>switching)</b> and an efficiency decline within other firms (losses from domestic input availability). At the same time, FDI integration of input market implies non-importers' efficiency enhancement (gains from <b>input</b> <b>switching)</b> and some ambiguous effects on importers' efficiency (due to additional losses from foreign input availability). Using firm-level data from the Chinese manufacturing sector over the period 2002 - 2006, we find some results coherent with our theoretical predictions...|$|R
25|$|In 2006, a Computer Aided Rehabilitation Training Room {{was opened}} for use. The room is {{equipped}} with specially designed <b>input</b> <b>switches,</b> programmable keypads and rehabilitation software for the SMH patients. Patients can, by attending training, have their sensory and cognitive skills enhanced.|$|R
50|$|Andrew {{first started}} playing with {{electronics}} at age 10, and had built his first computer at age 12. This {{was a simple}} design based on the SC/MP 8060, in a wooden box with 8 LEDs, 8 <b>input</b> <b>switches</b> and 32 bytes of RAM from 4 74LS89 16x4 chips.|$|R
40|$|This {{bachelor}} thesis {{describes the}} design and construction of a one-channel amplifier 200 W into 8 load for an active subwoofer. The design consists of an active correction preamplifier and output stage. Preamplifier is created of integrated operational amplifiers and is controlled by two potentiometers, <b>input</b> <b>switch</b> and phase switch. Output stage is created of integrated circuits LM 3886 T by Texas Instruments. Both stages were constructed on PCBs and were measured their parameters...|$|E
40|$|This paper {{argues that}} {{research}} on bilingualism has witnessed a major paradigmatic {{shift in the}} last decade. Researchers used {{to think of a}} bilingual as a person with two independent word form recognition systems and a language-selective <b>input</b> <b>switch.</b> Evidence has shown that both ideas are wrong. In the first stages of visual and auditory word recognition, word candidates from different languages compete much like within-language candidates do. The BIA and BIA+ models are examples of computational models that help theory development of multiple language proficiency within the framework of an integrated lexicon...|$|E
40|$|AbstractThe 3 -stage Clos {{network is}} {{generally}} considered the most basic multistage interconnecting network (MIN). The nonblocking property of such network has been extensively studied in the past. However, {{there are only a}} few lower bound results regarding wide-sense nonblocking. We show that in the classical circuit switching environment, to guarantee wide-sense nonblocking for large r, 2 n− 1 center switches are necessary, where r is the number of input switches and n is the number of inlets of each <b>input</b> <b>switch.</b> For the multirate environment, we show that for large r, any 3 -stage Clos network needs atleast 3 n− 2 center switches to guarantee wide-sense nonblocking. Our proof works even for the two-rate environment...|$|E
40|$|Conventional <b>input</b> <b>switches</b> usually {{employ a}} single {{crossbar}} switch fabric to transfer cells from input buffers to output ports. This type of <b>switches</b> suffer from <b>input</b> and output cell contention problems which cause lower performance than for output buffer switches. However, dividing one crossbar fabric into several smaller crossbar fabrics, we can decrease the {{input and output}} contention probabilities. Based on this principle, we propose a new decomposed crossbar switch architecture. Since a decrease in input and output contention probabilities causes {{an increase in the}} grant probability for the cells at input buffers, the proposed decomposed crossbar switches yield better performance than conventional <b>input</b> <b>switches.</b> We derive the grant probability for a simple arbitration algorithm and evaluate the performance of the proposed switch architecture in terms of the average cell latency through simulation...|$|R
40|$|Ignoring {{the effect}} of {{simultaneous}} switching for logic gates causes silicon failures for high performance microprocessor designs. The main reason to omit this effect is the run time penalty and potential over-conservatism. Run times are directly proportional to the vector sizes. Efficient algorithms are presented that prune the multiple <b>input</b> <b>switching</b> (MIS) vector set to a worst-case covering using a boolean logic abstraction of the gate. This non-physical representation reduces the vector size to approximately n vectors for an n-input gate. This is effectively the same vector set size as the optimal single <b>input</b> <b>switching</b> vector set. There are no errors for 88 % the simulations using a Monty-Carlo coverage on a 90 nm static library, and {{the magnitude of the}} errors are less than 5 % on average. 1...|$|R
5000|$|At high frequencies, the {{capacitor}} {{only has}} time to charge up a small amount before the <b>input</b> <b>switches</b> direction. The output goes up and down {{only a small fraction}} of the amount the input goes up and down. At double the frequency, there's only time for it to charge up half the amount.|$|R
40|$|A 1. 25 GS/s 7 b single-channel SAR ADC is {{presented}} with an SNDR/SFDR of 41. 4 dB/ 51 dB at low frequencies, while the SNDR/SFDR at Nyquist are 40. 1 dB/ 52 dB and remain still 36. 4 dB/ 50. 1 dB at 5 GHz. The high input frequency linearity is enabled by a fast bootstrap circuit for the <b>input</b> <b>switch,</b> while the high sampling rate, the highest among recently published > 34 dB SNDR single-channel SAR ADCs {{is achieved by}} a Triple-Tail dynamic comparator and a Unit-Switch-Plus-Cap (USPC) DAC. The prototype ADC in 28 nm CMOS consumes only 3. 56 mW from a 1 V supply, leading to a Walden FoM of 34. 4 fJ/conv-step at Nyquist for a core chip area of 0. 0071 mm 2 status: publishe...|$|E
40|$|Abstract — Drug {{management}} {{defined as}} giving drugs {{to the patient}} on assigned time. The aim of these systems is to deliver the correct drug to the patient who needs it. These kinds of systems increase {{the confidence of the}} patient by making him/her independent of the nurse. In this paper, with the use of MikroBasic software and microcontroller (PIC 16 F 877 A), we designed the system which delivers drugs to the patient on assigned time and in three ways (which are chosen with the <b>input</b> <b>switch).</b> One way is by setting the time of each box of drugs. The second is by phone calling on drug delivery time and the other is by sending radio frequencies from control center and receiving them in drug delivery system. Actually, this system is as a reminder for using drugs on time especially for children and aged people...|$|E
40|$|This paper {{introduces}} a dual-mode low complex on-chip methodology for processing of ECG (Electrocardiogram) and EEG (Electroencephalography) signals, wherein {{based on the}} <b>input</b> <b>switch</b> the architecture can be dynamically configured to operate either as an ECG bio-marker or EEG signal de-noising system. In both the modes the signal processing technique depends on {{the output of the}} DWT (Discrete Wavelet Transform), hence a low complex methodology has been developed in which both ECG and EEG processing blocks sharing the same DWT block resulting in low area and low power consumption. The integrated ECG and EEG methodology has been implemented in Matlab, for verifying the ECG processing block the ECG database is taken from MIT-BIH PTBDB and IITH DB, similarly for EEG processing block the EEG signals are taken from PhysioNet database. The outcome of methodology in Matlab is equal to the results obtained from individual ECG and EEG blocks...|$|E
40|$|A {{switching}} apparatus is provided for switching information transported using a hierarchical data structure, the hierarchical data structure comprising at least {{first and second}} order data flows, The {{switching apparatus}} comprises an input stage (210) comprising at least one <b>input</b> <b>switching</b> unit (21 11 to 21 1 H), and an output stage (230) comprising at least one output switching unit (2311 to 231 H). A central stage (220) is coupled between the input stage (210) and the output stage (230), the central stage (220) comprising a central switching unit (221). The at least one <b>input</b> <b>switching</b> unit (21 11 to 21 1 H) and {{the at least one}} output switching unit (2311 to 231 H) are configured to switch first order data flows contained within second order data flows. The central switching unit (221) is configured to switch only second order data flows, wherein the second order data flows have a higher order than the first order data flows...|$|R
40|$|There is an {{increased}} dominance of intra-die process variations, creating {{a need for}} an accurate and fast statistical timing analysis. Most of the recent proposed approaches assume a Single <b>Input</b> <b>Switching</b> model. Our experiments show that SIS underestimates the mean delay of a stage by upto 20 % and overestimates the standard deviation upto 26 %. We also show that Multiple <b>Input</b> <b>Switching</b> has {{a greater impact on}} statistical timing, than regular static timing analysis. Hence, we propose a modeling technique for gate delay variability, considering MIS. Our model can be efficiently incorporated into most of the statistical timing analysis frameworks. On average over all test cases, our approach underestimates mean delay of a stage by 0. 01 % and overestimates the standard deviation by only 2 %, hence increasing the robustness to process variations. Our modeling technique is independent of the deterministic MIS model, and we show that its sensitivity to variations in the MIS model is small...|$|R
40|$|Static timing {{analysis}} is instrumental in efficiently verifying a design’s temporal behavior to ensure correct functionality at the required frequency. This paper addresses static {{timing analysis}} {{in the presence of}} cross talk for circuits containing level-sensitive latches, typical in high-performance designs. The paper focuses on two problems. First, coupling in a sequential circuit can occur because of the proximity of a victim’s <b>switching</b> <b>input</b> to any periodic occurrence of the aggressor’s <b>input</b> <b>switching</b> window. This paper shows that only three consecutive periodic occurrences of the aggressor’s <b>input</b> <b>switching</b> window must be considered. Second, an arrival time in a sequential circuit is typically computed relative to a specific clock phase. The paper proposes a new phase shift operator to align the aggressor’s three relevant switching windows with the victim’s input signals. This paper solves the static analysis problem for level-clocked circuits iteratively in polynomial time, and it shows an upper bound on the number of iterations equal to the number of capacitors in the circuit. The contributions of this paper hold for any discrete overlapping coupling model. The experimental results demonstrate that eliminating false coupling allows finding a smaller clock period at which a circuit will run...|$|R
30|$|The main duty {{of current}} cells {{is to make}} {{currents}} provided by current source arrays to flow through the output load or not, according to the input digital data being one or zero. In order to implement each bit of DAC, one current cell is used. Cascode configuration {{is used in the}} current cell in order to increase the output impedance and reduce the sensitivity of DAC to output load variations. One important drawback which appears for nanocurrents is the glitch problem caused by clock feedthrough introduced by switching clock pulse and digital inputs. Complementary transmission gate switches as well as a deglitcher circuit are hence used to reduce the glitch and feedthrough errors by suitable aspect ratio selection. The proposed current cell is adopted from [11, 12], and its modified version is shown in Figure 2 for BIT 9 (CELL 10). The deglitcher circuit compares the old and new values of the input data in each pin. If they were the same, the clock pulse will not turn the <b>input</b> <b>switch</b> on, and this means reduced glitch and clock feedthrough.|$|E
40|$|Abstract — The Ultra Sparse Matrix Converter (USMC) is a AC-DC-AC {{converter}} {{that requires}} only 9 power switches {{compared to the}} 18 switches required for a conventional matrix converter. The simplified <b>input</b> <b>switch</b> configuration restricts this converter to unidirectional power flow applications in which the maximum displacement angle between input and output voltages and currents is ±π/ 6. A novel clamp circuit is therefore used to protect the converter from overvoltages incurred under regen-eration conditions. This paper presents {{the design of a}} 5. 5 kVA USMC which uses space vector modulation in combination with a zero current commutation scheme at the input rectifier stage. The design of the system is detailed and the hardware implementation of the converter is described. Experimental results demonstrate the operation of the clamp circuit and show that the converter draws sinusoidal currents from the input and supplies sinusoidal currents to the output with a conversion efficiency of up to 94 %. Index Terms — Active clamp, matrix converter, reverse current, ultra sparse. I...|$|E
40|$|This report {{presents}} Mars Global Reference Atmospheric Model 2000 Version (Mars-GRAM 2000) and its new features. All parameterizations for temperature, pressure, density, {{and winds}} versus height, latitude, longitude, time of day, and L(sub s) {{have been replaced}} by input data tables from NASA Ames Mars General Circulation Model (MGCM) for the surface through 80 -km altitude and the University of Arizona Mars Thermospheric General Circulation Model (MTGCM) for 80 to 170 km. A modified Stewart thermospheric model is still used for higher altitudes and for dependence on solar activity. "Climate factors" to tune for agreement with GCM data are no longer needed. Adjustment of exospheric temperature is still an option. Consistent with observations from Mars Global Surveyor, a new longitude-dependent wave model is included with user input to specify waves having 1 to 3 wavelengths around the planet. A simplified perturbation model has been substituted for the earlier one. An <b>input</b> <b>switch</b> allows users to select either East or West longitude positive. This memorandum includes instructions on obtaining Mars-GRAM source code and data files and for running the program. It also provides sample input and output and an example for incorporating Mars-GRAM as an atmospheric subroutine in a trajectory code...|$|E
40|$|Abstract- A home-made and {{low-cost}} basic logic kit {{equipped with}} lecture notes has been developed. The {{main purpose of}} developing this kit is to support undergraduate students in learning basic digital system, which is delivered in the digital electronics topic of Basic Electronics- 2 course, at Physics Department, Surabaya State University. This kit consists of <b>input</b> <b>switches,</b> output indicators, a battery, and several logic gates, i. e...|$|R
40|$|Abstract—Static timing {{analysis}} is instrumental in efficiently verifying a design’s temporal behavior to ensure correct functionality at the required frequency. This paper addresses static {{timing analysis}} {{in the presence of}} crosstalk for circuits containing level-sensitive latches, typical in high-per-formance designs. The paper focuses on two problems. First, coupling in a sequential circuit can occur because of the proximity of a victim’s <b>switching</b> <b>input</b> to any periodic occurrence of the aggressor’s <b>input</b> <b>switching</b> window. This paper shows that only three consecutive periodic occurrences of the aggressor’s <b>input</b> <b>switching</b> window must be considered. Second, an ar-rival time in a sequential circuit is typically computed relative to a specific clock phase. The paper proposes a new phase shift operator to align the ag-gressor’s three relevant switching windows with the victim’s input signals. This paper solves the static analysis problem for level-clocked circuits itera-tively in polynomial time, and it shows an upper bound on the number of it-erations equal to the number of capacitors in the circuit. The contributions of this paper hold for any discrete overlapping coupling model. The exper-imental results demonstrate that eliminating false coupling allows finding a smaller clock period at which a circuit will run. Index Terms—Crosstalk, design automation, timing, timing circuits, very large scale integration. I...|$|R
3000|$|... 4 become equal. It simply {{shows that}} with {{exactly the same}} <b>input</b> voltages, <b>switching</b> occurs without any {{regenerative}} current feedback.|$|R
