{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 22:10:24 2018 " "Info: Processing started: Sat Jun 09 22:10:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_VGA -c DE0_VGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_VGA -c DE0_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/KeyBoard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/KeyBoard.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyBoard " "Info: Found entity 1: KeyBoard" {  } { { "V/KeyBoard.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/KeyBoard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Crash.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/Crash.v" { { "Info" "ISGN_ENTITY_NAME" "1 Crash " "Info: Found entity 1: Crash" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Ball.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/Ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Info: Found entity 1: Ball" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Slider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/Slider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Slider " "Info: Found entity 1: Slider" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/VGA_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Info: Found entity 1: VGA_Ctrl" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_CLK.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/VGA_CLK.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLK " "Info: Found entity 1: VGA_CLK" {  } { { "V/VGA_CLK.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_CLK.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Pattern.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file V/VGA_Pattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Pattern " "Info: Found entity 1: VGA_Pattern" {  } { { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_VGA.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE0_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_VGA " "Info: Found entity 1: DE0_VGA" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_VGA " "Info: Elaborating entity \"DE0_VGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 DE0_VGA.v(208) " "Warning (10230): Verilog HDL assignment warning at DE0_VGA.v(208): truncated value with size 16 to match size of target (15)" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_VGA.v(144) " "Warning (10034): Output port \"UART_TXD\" at DE0_VGA.v(144) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_VGA.v(146) " "Warning (10034): Output port \"UART_CTS\" at DE0_VGA.v(146) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[12\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[12\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[11\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[11\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[10\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[10\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[9\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[9\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[8\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[8\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[7\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[7\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[6\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[6\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[5\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[5\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[4\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[4\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[3\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[3\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[2\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[2\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[1\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[1\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR\[0\] DE0_VGA.v(150) " "Warning (10034): Output port \"DRAM_ADDR\[0\]\" at DE0_VGA.v(150) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_VGA.v(151) " "Warning (10034): Output port \"DRAM_LDQM\" at DE0_VGA.v(151) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_VGA.v(152) " "Warning (10034): Output port \"DRAM_UDQM\" at DE0_VGA.v(152) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_VGA.v(153) " "Warning (10034): Output port \"DRAM_WE_N\" at DE0_VGA.v(153) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_VGA.v(154) " "Warning (10034): Output port \"DRAM_CAS_N\" at DE0_VGA.v(154) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_VGA.v(155) " "Warning (10034): Output port \"DRAM_RAS_N\" at DE0_VGA.v(155) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_VGA.v(156) " "Warning (10034): Output port \"DRAM_CS_N\" at DE0_VGA.v(156) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE0_VGA.v(157) " "Warning (10034): Output port \"DRAM_BA_0\" at DE0_VGA.v(157) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE0_VGA.v(158) " "Warning (10034): Output port \"DRAM_BA_1\" at DE0_VGA.v(158) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_VGA.v(159) " "Warning (10034): Output port \"DRAM_CLK\" at DE0_VGA.v(159) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_VGA.v(160) " "Warning (10034): Output port \"DRAM_CKE\" at DE0_VGA.v(160) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[21\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[21\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[20\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[20\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[19\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[19\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[18\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[18\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[17\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[17\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[16\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[16\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[15\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[15\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[14\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[14\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[13\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[13\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[12\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[12\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[11\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[11\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[10\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[10\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[9\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[9\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[8\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[8\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[7\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[7\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[6\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[6\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[5\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[5\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[4\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[4\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[3\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[3\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[2\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[2\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[1\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[1\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR\[0\] DE0_VGA.v(164) " "Warning (10034): Output port \"FL_ADDR\[0\]\" at DE0_VGA.v(164) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_VGA.v(165) " "Warning (10034): Output port \"FL_WE_N\" at DE0_VGA.v(165) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_VGA.v(166) " "Warning (10034): Output port \"FL_RST_N\" at DE0_VGA.v(166) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_VGA.v(167) " "Warning (10034): Output port \"FL_OE_N\" at DE0_VGA.v(167) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_VGA.v(168) " "Warning (10034): Output port \"FL_CE_N\" at DE0_VGA.v(168) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_VGA.v(169) " "Warning (10034): Output port \"FL_WP_N\" at DE0_VGA.v(169) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_VGA.v(170) " "Warning (10034): Output port \"FL_BYTE_N\" at DE0_VGA.v(170) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE0_VGA.v(174) " "Warning (10034): Output port \"LCD_BLON\" at DE0_VGA.v(174) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE0_VGA.v(175) " "Warning (10034): Output port \"LCD_RW\" at DE0_VGA.v(175) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE0_VGA.v(176) " "Warning (10034): Output port \"LCD_EN\" at DE0_VGA.v(176) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE0_VGA.v(177) " "Warning (10034): Output port \"LCD_RS\" at DE0_VGA.v(177) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_VGA.v(182) " "Warning (10034): Output port \"SD_CLK\" at DE0_VGA.v(182) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT\[1\] DE0_VGA.v(197) " "Warning (10034): Output port \"GPIO0_CLKOUT\[1\]\" at DE0_VGA.v(197) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT\[0\] DE0_VGA.v(197) " "Warning (10034): Output port \"GPIO0_CLKOUT\[0\]\" at DE0_VGA.v(197) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT\[1\] DE0_VGA.v(200) " "Warning (10034): Output port \"GPIO1_CLKOUT\[1\]\" at DE0_VGA.v(200) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT\[0\] DE0_VGA.v(200) " "Warning (10034): Output port \"GPIO1_CLKOUT\[0\]\" at DE0_VGA.v(200) has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLK VGA_CLK:u1 " "Info: Elaborating entity \"VGA_CLK\" for hierarchy \"VGA_CLK:u1\"" {  } { { "DE0_VGA.v" "u1" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 261 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_CLK:u1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_CLK:u1\|altpll:altpll_component\"" {  } { { "V/VGA_CLK.v" "altpll_component" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_CLK.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_CLK:u1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_CLK:u1\|altpll:altpll_component\"" {  } { { "V/VGA_CLK.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_CLK.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_CLK:u1\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_CLK:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_CLK " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_CLK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Info: Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "V/VGA_CLK.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_CLK.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/VGA_CLK_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/VGA_CLK_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CLK_altpll " "Info: Found entity 1: VGA_CLK_altpll" {  } { { "db/VGA_CLK_altpll.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/db/VGA_CLK_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CLK_altpll VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated " "Info: Elaborating entity \"VGA_CLK_altpll\" for hierarchy \"VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus2/quartus/libraries/megafunctions/altpll.tdf" 882 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u2 " "Info: Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u2\"" {  } { { "DE0_VGA.v" "u2" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 282 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(60) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(60): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(61) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Ctrl.v(62) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(62): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(64) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(64): truncated value with size 32 to match size of target (11)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Ctrl.v(65) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(65): truncated value with size 32 to match size of target (11)" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Pattern VGA_Pattern:u3 " "Info: Elaborating entity \"VGA_Pattern\" for hierarchy \"VGA_Pattern:u3\"" {  } { { "DE0_VGA.v" "u3" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 301 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyBoard KeyBoard:u4 " "Info: Elaborating entity \"KeyBoard\" for hierarchy \"KeyBoard:u4\"" {  } { { "DE0_VGA.v" "u4" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 309 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Slider Slider:u5 " "Info: Elaborating entity \"Slider\" for hierarchy \"Slider:u5\"" {  } { { "DE0_VGA.v" "u5" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(37) " "Warning (10230): Verilog HDL assignment warning at Slider.v(37): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(40) " "Warning (10230): Verilog HDL assignment warning at Slider.v(40): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(43) " "Warning (10230): Verilog HDL assignment warning at Slider.v(43): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(46) " "Warning (10230): Verilog HDL assignment warning at Slider.v(46): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(49) " "Warning (10230): Verilog HDL assignment warning at Slider.v(49): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slider_x Slider.v(35) " "Warning (10240): Verilog HDL Always Construct warning at Slider.v(35): inferring latch(es) for variable \"slider_x\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(58) " "Warning (10230): Verilog HDL assignment warning at Slider.v(58): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(61) " "Warning (10230): Verilog HDL assignment warning at Slider.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(64) " "Warning (10230): Verilog HDL assignment warning at Slider.v(64): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(67) " "Warning (10230): Verilog HDL assignment warning at Slider.v(67): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Slider.v(70) " "Warning (10230): Verilog HDL assignment warning at Slider.v(70): truncated value with size 32 to match size of target (10)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slider_y Slider.v(56) " "Warning (10240): Verilog HDL Always Construct warning at Slider.v(56): inferring latch(es) for variable \"slider_y\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slider_y\[0\] Slider.v(56) " "Info (10041): Inferred latch for \"slider_y\[0\]\" at Slider.v(56)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slider_x\[0\] Slider.v(35) " "Info (10041): Inferred latch for \"slider_x\[0\]\" at Slider.v(35)" {  } { { "V/Slider.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Slider.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball Ball:u6 " "Info: Elaborating entity \"Ball\" for hierarchy \"Ball:u6\"" {  } { { "DE0_VGA.v" "u6" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(40) " "Warning (10230): Verilog HDL assignment warning at Ball.v(40): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(43) " "Warning (10230): Verilog HDL assignment warning at Ball.v(43): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(46) " "Warning (10230): Verilog HDL assignment warning at Ball.v(46): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(55) " "Warning (10230): Verilog HDL assignment warning at Ball.v(55): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(58) " "Warning (10230): Verilog HDL assignment warning at Ball.v(58): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(61) " "Warning (10230): Verilog HDL assignment warning at Ball.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ball_x Ball.v(53) " "Warning (10240): Verilog HDL Always Construct warning at Ball.v(53): inferring latch(es) for variable \"ball_x\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(72) " "Warning (10230): Verilog HDL assignment warning at Ball.v(72): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(75) " "Warning (10230): Verilog HDL assignment warning at Ball.v(75): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Ball.v(78) " "Warning (10230): Verilog HDL assignment warning at Ball.v(78): truncated value with size 32 to match size of target (1)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(87) " "Warning (10230): Verilog HDL assignment warning at Ball.v(87): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(90) " "Warning (10230): Verilog HDL assignment warning at Ball.v(90): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(93) " "Warning (10230): Verilog HDL assignment warning at Ball.v(93): truncated value with size 32 to match size of target (10)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ball_y Ball.v(85) " "Warning (10240): Verilog HDL Always Construct warning at Ball.v(85): inferring latch(es) for variable \"ball_y\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_y\[0\] Ball.v(85) " "Info (10041): Inferred latch for \"ball_y\[0\]\" at Ball.v(85)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_x\[0\] Ball.v(53) " "Info (10041): Inferred latch for \"ball_x\[0\]\" at Ball.v(53)" {  } { { "V/Ball.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Ball.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Crash Crash:u7 " "Info: Elaborating entity \"Crash\" for hierarchy \"Crash:u7\"" {  } { { "DE0_VGA.v" "u7" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 351 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Crash.v(45) " "Warning (10230): Verilog HDL assignment warning at Crash.v(45): truncated value with size 32 to match size of target (1)" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Crash.v(61) " "Warning (10230): Verilog HDL assignment warning at Crash.v(61): truncated value with size 32 to match size of target (1)" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Crash.v(77) " "Warning (10230): Verilog HDL assignment warning at Crash.v(77): truncated value with size 32 to match size of target (1)" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Crash.v(93) " "Warning (10230): Verilog HDL assignment warning at Crash.v(93): truncated value with size 32 to match size of target (1)" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(110) " "Critical Warning (10237): Verilog HDL warning at Crash.v(110): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 110 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(111) " "Critical Warning (10237): Verilog HDL warning at Crash.v(111): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 111 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(112) " "Critical Warning (10237): Verilog HDL warning at Crash.v(112): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 112 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(114) " "Critical Warning (10237): Verilog HDL warning at Crash.v(114): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 114 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(115) " "Critical Warning (10237): Verilog HDL warning at Crash.v(115): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 115 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(116) " "Critical Warning (10237): Verilog HDL warning at Crash.v(116): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 116 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(118) " "Critical Warning (10237): Verilog HDL warning at Crash.v(118): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 118 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(119) " "Critical Warning (10237): Verilog HDL warning at Crash.v(119): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 119 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(120) " "Critical Warning (10237): Verilog HDL warning at Crash.v(120): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 120 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(122) " "Critical Warning (10237): Verilog HDL warning at Crash.v(122): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 122 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(123) " "Critical Warning (10237): Verilog HDL warning at Crash.v(123): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 123 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Crash.v(124) " "Critical Warning (10237): Verilog HDL warning at Crash.v(124): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 124 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Warning: Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 163 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 29 -1 0 } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 30 -1 0 } } { "V/Crash.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/Crash.v" 133 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[0\] VCC " "Warning (13410): Pin \"HEX0_D\[0\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[1\] VCC " "Warning (13410): Pin \"HEX0_D\[1\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[2\] VCC " "Warning (13410): Pin \"HEX0_D\[2\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[3\] VCC " "Warning (13410): Pin \"HEX0_D\[3\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[4\] VCC " "Warning (13410): Pin \"HEX0_D\[4\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[5\] VCC " "Warning (13410): Pin \"HEX0_D\[5\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Warning (13410): Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_DP VCC " "Warning (13410): Pin \"HEX0_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[0\] VCC " "Warning (13410): Pin \"HEX1_D\[0\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[1\] VCC " "Warning (13410): Pin \"HEX1_D\[1\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[2\] VCC " "Warning (13410): Pin \"HEX1_D\[2\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[3\] VCC " "Warning (13410): Pin \"HEX1_D\[3\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[4\] VCC " "Warning (13410): Pin \"HEX1_D\[4\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[5\] VCC " "Warning (13410): Pin \"HEX1_D\[5\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[6\] VCC " "Warning (13410): Pin \"HEX1_D\[6\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_DP VCC " "Warning (13410): Pin \"HEX1_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[0\] VCC " "Warning (13410): Pin \"HEX2_D\[0\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[1\] VCC " "Warning (13410): Pin \"HEX2_D\[1\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[2\] VCC " "Warning (13410): Pin \"HEX2_D\[2\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[3\] VCC " "Warning (13410): Pin \"HEX2_D\[3\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[4\] VCC " "Warning (13410): Pin \"HEX2_D\[4\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[5\] VCC " "Warning (13410): Pin \"HEX2_D\[5\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[6\] VCC " "Warning (13410): Pin \"HEX2_D\[6\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_DP VCC " "Warning (13410): Pin \"HEX2_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[0\] VCC " "Warning (13410): Pin \"HEX3_D\[0\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[1\] VCC " "Warning (13410): Pin \"HEX3_D\[1\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[2\] VCC " "Warning (13410): Pin \"HEX3_D\[2\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[3\] VCC " "Warning (13410): Pin \"HEX3_D\[3\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[4\] VCC " "Warning (13410): Pin \"HEX3_D\[4\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[5\] VCC " "Warning (13410): Pin \"HEX3_D\[5\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Warning (13410): Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_DP VCC " "Warning (13410): Pin \"HEX3_DP\" is stuck at VCC" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[9\] GND " "Warning (13410): Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning (13410): Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning (13410): Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning (13410): Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning (13410): Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WP_N GND " "Warning (13410): Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_BYTE_N GND " "Warning (13410): Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning (13410): Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Warning (13410): Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Warning: Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 127 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "Warning (15610): No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 129 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "Warning (15610): No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 129 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 145 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 147 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 171 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 183 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 196 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 196 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 199 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 199 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1260 " "Info: Implemented 1260 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Info: Implemented 118 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Info: Implemented 111 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1007 " "Info: Implemented 1007 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 238 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 238 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 22:11:01 2018 " "Info: Processing ended: Sat Jun 09 22:11:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Info: Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 22:11:02 2018 " "Info: Processing started: Sat Jun 09 22:11:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_VGA -c DE0_VGA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_VGA -c DE0_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_VGA EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"DE0_VGA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/VGA_CLK_altpll.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/db/VGA_CLK_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/VGA_CLK_altpll.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/db/VGA_CLK_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_VGA.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DE0_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node VGA_CLK:u1\|altpll:altpll_component\|VGA_CLK_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/VGA_CLK_altpll.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/db/VGA_CLK_altpll.v" 77 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLK:u1|altpll:altpll_component|VGA_CLK_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Ctrl:u2\|oVGA_VS  " "Info: Automatically promoted node VGA_Ctrl:u2\|oVGA_VS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Ctrl:u2\|oVGA_VS~4 " "Info: Destination node VGA_Ctrl:u2\|oVGA_VS~4" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 30 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|oVGA_VS~4 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Info: Destination node VGA_VS~output" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 191 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_VS~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 30 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|oVGA_VS } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Ctrl:u2\|oVGA_HS  " "Info: Automatically promoted node VGA_Ctrl:u2\|oVGA_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Ctrl:u2\|oVGA_HS~2 " "Info: Destination node VGA_Ctrl:u2\|oVGA_HS~2" {  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 29 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|oVGA_HS~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS~output " "Info: Destination node VGA_HS~output" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 190 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 29 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|oVGA_HS } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUTTON\[0\]~input  " "Info: Automatically promoted node BUTTON\[0\]~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 129 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[0]~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "BUTTON\[0\]~input Global Clock " "Info: Pin BUTTON\[0\]~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 129 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[0]~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.800 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.800" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -7.800 (VIOLATED) " "Info: Path #1: Setup slack is -7.800 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : VGA_Ctrl:u2\|V_Cont\[0\] " "Info: From Node    : VGA_Ctrl:u2\|V_Cont\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGA_Pattern:u3\|oRed\[3\] " "Info: To Node      : VGA_Pattern:u3\|oRed\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : VGA_Ctrl:u2\|oVGA_HS (INVERTED) " "Info: Launch Clock : VGA_Ctrl:u2\|oVGA_HS (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info: Latch Clock  : u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.500     39.500           launch edge time " "Info:     39.500     39.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.845      2.345  F        clock network delay " "Info:     41.845      2.345  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.044      0.199     uTco  VGA_Ctrl:u2\|V_Cont\[0\] " "Info:     42.044      0.199     uTco  VGA_Ctrl:u2\|V_Cont\[0\]" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|V_Cont[0] } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 101 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.044      0.000 RR  CELL  u2\|V_Cont\[0\]\|q " "Info:     42.044      0.000 RR  CELL  u2\|V_Cont\[0\]\|q" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|V_Cont[0] } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 101 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.458      0.414 RR    IC  u2\|Add1~0\|dataa " "Info:     42.458      0.414 RR    IC  u2\|Add1~0\|dataa" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~0 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.863      0.405 RR  CELL  u2\|Add1~0\|cout " "Info:     42.863      0.405 RR  CELL  u2\|Add1~0\|cout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~1 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.863      0.000 RR    IC  u2\|Add1~2\|cin " "Info:     42.863      0.000 RR    IC  u2\|Add1~2\|cin" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~2 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.921      0.058 RF  CELL  u2\|Add1~2\|cout " "Info:     42.921      0.058 RF  CELL  u2\|Add1~2\|cout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~3 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.921      0.000 FF    IC  u2\|Add1~4\|cin " "Info:     42.921      0.000 FF    IC  u2\|Add1~4\|cin" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~4 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.979      0.058 FR  CELL  u2\|Add1~4\|cout " "Info:     42.979      0.058 FR  CELL  u2\|Add1~4\|cout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~5 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.979      0.000 RR    IC  u2\|Add1~6\|cin " "Info:     42.979      0.000 RR    IC  u2\|Add1~6\|cin" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~6 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.037      0.058 RF  CELL  u2\|Add1~6\|cout " "Info:     43.037      0.058 RF  CELL  u2\|Add1~6\|cout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~7 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.037      0.000 FF    IC  u2\|Add1~8\|cin " "Info:     43.037      0.000 FF    IC  u2\|Add1~8\|cin" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~8 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.095      0.058 FR  CELL  u2\|Add1~8\|cout " "Info:     43.095      0.058 FR  CELL  u2\|Add1~8\|cout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~9 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.095      0.000 RR    IC  u2\|Add1~10\|cin " "Info:     43.095      0.000 RR    IC  u2\|Add1~10\|cin" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~10 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.153      0.058 RF  CELL  u2\|Add1~10\|cout " "Info:     43.153      0.058 RF  CELL  u2\|Add1~10\|cout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~11 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.153      0.000 FF    IC  u2\|Add1~12\|cin " "Info:     43.153      0.000 FF    IC  u2\|Add1~12\|cin" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~12 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.211      0.058 FR  CELL  u2\|Add1~12\|cout " "Info:     43.211      0.058 FR  CELL  u2\|Add1~12\|cout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~13 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.211      0.000 RR    IC  u2\|Add1~14\|cin " "Info:     43.211      0.000 RR    IC  u2\|Add1~14\|cin" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~14 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.269      0.058 RF  CELL  u2\|Add1~14\|cout " "Info:     43.269      0.058 RF  CELL  u2\|Add1~14\|cout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~15 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.269      0.000 FF    IC  u2\|Add1~16\|cin " "Info:     43.269      0.000 FF    IC  u2\|Add1~16\|cin" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~16 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.327      0.058 FR  CELL  u2\|Add1~16\|cout " "Info:     43.327      0.058 FR  CELL  u2\|Add1~16\|cout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~17 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.327      0.000 RR    IC  u2\|Add1~18\|cin " "Info:     43.327      0.000 RR    IC  u2\|Add1~18\|cin" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~18 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.782      0.455 RR  CELL  u2\|Add1~18\|combout " "Info:     43.782      0.455 RR  CELL  u2\|Add1~18\|combout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|Add1~18 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 65 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.151      0.369 RR    IC  u2\|oCurrent_Y\[9\]~11\|dataa " "Info:     44.151      0.369 RR    IC  u2\|oCurrent_Y\[9\]~11\|dataa" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|oCurrent_Y[9]~11 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 24 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.505      0.354 RR  CELL  u2\|oCurrent_Y\[9\]~11\|combout " "Info:     44.505      0.354 RR  CELL  u2\|oCurrent_Y\[9\]~11\|combout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Ctrl:u2|oCurrent_Y[9]~11 } "NODE_NAME" } } { "V/VGA_Ctrl.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Ctrl.v" 24 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.870      0.365 RR    IC  u3\|oRed~24\|datab " "Info:     44.870      0.365 RR    IC  u3\|oRed~24\|datab" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~24 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.238      0.368 RF  CELL  u3\|oRed~24\|combout " "Info:     45.238      0.368 RF  CELL  u3\|oRed~24\|combout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~24 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.845      0.607 FF    IC  u3\|oRed~27\|dataa " "Info:     45.845      0.607 FF    IC  u3\|oRed~27\|dataa" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~27 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.192      0.347 FF  CELL  u3\|oRed~27\|combout " "Info:     46.192      0.347 FF  CELL  u3\|oRed~27\|combout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~27 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.365      0.173 FF    IC  u3\|oRed~28\|datad " "Info:     46.365      0.173 FF    IC  u3\|oRed~28\|datad" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~28 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.475      0.110 FF  CELL  u3\|oRed~28\|combout " "Info:     46.475      0.110 FF  CELL  u3\|oRed~28\|combout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~28 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.221      0.746 FF    IC  u3\|oRed~30\|datac " "Info:     47.221      0.746 FF    IC  u3\|oRed~30\|datac" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~30 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.463      0.242 FF  CELL  u3\|oRed~30\|combout " "Info:     47.463      0.242 FF  CELL  u3\|oRed~30\|combout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~30 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.390     -0.073 FF    IC  u3\|oRed~33\|dataa " "Info:     47.390     -0.073 FF    IC  u3\|oRed~33\|dataa" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~33 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.757      0.367 FF  CELL  u3\|oRed~33\|combout " "Info:     47.757      0.367 FF  CELL  u3\|oRed~33\|combout" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed~33 } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 20 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.757      0.000 FF    IC  u3\|oRed\[3\]\|d " "Info:     47.757      0.000 FF    IC  u3\|oRed\[3\]\|d" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed[3] } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.848      0.091 FF  CELL  VGA_Pattern:u3\|oRed\[3\] " "Info:     47.848      0.091 FF  CELL  VGA_Pattern:u3\|oRed\[3\]" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed[3] } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "Info:     40.000     40.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.033      0.033  R        clock network delay " "Info:     40.033      0.033  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.048      0.015     uTsu  VGA_Pattern:u3\|oRed\[3\] " "Info:     40.048      0.015     uTsu  VGA_Pattern:u3\|oRed\[3\]" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Pattern:u3|oRed[3] } "NODE_NAME" } } { "V/VGA_Pattern.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/V/VGA_Pattern.v" 51 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    47.848 " "Info: Data Arrival Time  :    47.848" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.048 " "Info: Data Required Time :    40.048" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -7.800 (VIOLATED) " "Info: Slack              :    -7.800 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "134 " "Warning: Following 134 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_2 3.3-V LVTTL B12 " "Info: Pin CLOCK_50_2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { CLOCK_50_2 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 127 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL G3 " "Info: Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { BUTTON[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 129 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.3-V LVTTL F1 " "Info: Pin BUTTON\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { BUTTON[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 129 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Info: Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Info: Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Info: Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Info: Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Info: Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Info: Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL U22 " "Info: Pin UART_RXD uses I/O standard 3.3-V LVTTL at U22" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 145 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL V22 " "Info: Pin UART_RTS uses I/O standard 3.3-V LVTTL at V22" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 147 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL M7 " "Info: Pin FL_RY uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_RY } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 171 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL W20 " "Info: Pin SD_WP_N uses I/O standard 3.3-V LVTTL at W20" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_WP_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 183 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[0\] 3.3-V LVTTL AB12 " "Info: Pin GPIO0_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_CLKIN[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 196 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[1\] 3.3-V LVTTL AA12 " "Info: Pin GPIO0_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_CLKIN[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 196 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[0\] 3.3-V LVTTL AB11 " "Info: Pin GPIO1_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_CLKIN[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 199 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[1\] 3.3-V LVTTL AA11 " "Info: Pin GPIO1_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_CLKIN[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 199 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ15_AM1 3.3-V LVTTL Y2 " "Info: Pin FL_DQ15_AM1 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 163 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Info: Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Info: Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Info: Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Info: Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Info: Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Info: Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL H9 " "Info: Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Info: Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Info: Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Info: Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Info: Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Info: Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Info: Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Info: Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Info: Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Info: Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL R7 " "Info: Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL P8 " "Info: Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL R8 " "Info: Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL U1 " "Info: Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL V2 " "Info: Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL V3 " "Info: Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL W1 " "Info: Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL Y1 " "Info: Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[8\] 3.3-V LVTTL T5 " "Info: Pin FL_DQ\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[9\] 3.3-V LVTTL T7 " "Info: Pin FL_DQ\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[10\] 3.3-V LVTTL T4 " "Info: Pin FL_DQ\[10\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[11\] 3.3-V LVTTL U2 " "Info: Pin FL_DQ\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[12\] 3.3-V LVTTL V1 " "Info: Pin FL_DQ\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[13\] 3.3-V LVTTL V4 " "Info: Pin FL_DQ\[13\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[14\] 3.3-V LVTTL W2 " "Info: Pin FL_DQ\[14\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL D22 " "Info: Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL D21 " "Info: Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL C22 " "Info: Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL C21 " "Info: Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL B22 " "Info: Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL B21 " "Info: Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL D20 " "Info: Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL C20 " "Info: Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT0 3.3-V LVTTL AA22 " "Info: Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 179 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL W21 " "Info: Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at W21" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 180 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL Y22 " "Info: Pin SD_CMD uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 181 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL P21 " "Info: Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 185 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL P22 " "Info: Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at P22" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 186 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSDAT 3.3-V LVTTL R22 " "Info: Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at R22" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 187 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSCLK 3.3-V LVTTL R21 " "Info: Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at R21" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 188 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[0\] 3.3-V LVTTL AB16 " "Info: Pin GPIO0_D\[0\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[1\] 3.3-V LVTTL AA16 " "Info: Pin GPIO0_D\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[2\] 3.3-V LVTTL AA15 " "Info: Pin GPIO0_D\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[3\] 3.3-V LVTTL AB15 " "Info: Pin GPIO0_D\[3\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[4\] 3.3-V LVTTL AA14 " "Info: Pin GPIO0_D\[4\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[5\] 3.3-V LVTTL AB14 " "Info: Pin GPIO0_D\[5\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[6\] 3.3-V LVTTL AB13 " "Info: Pin GPIO0_D\[6\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[7\] 3.3-V LVTTL AA13 " "Info: Pin GPIO0_D\[7\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[8\] 3.3-V LVTTL AB10 " "Info: Pin GPIO0_D\[8\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[9\] 3.3-V LVTTL AA10 " "Info: Pin GPIO0_D\[9\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[10\] 3.3-V LVTTL AB8 " "Info: Pin GPIO0_D\[10\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[11\] 3.3-V LVTTL AA8 " "Info: Pin GPIO0_D\[11\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[12\] 3.3-V LVTTL AB5 " "Info: Pin GPIO0_D\[12\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[13\] 3.3-V LVTTL AA5 " "Info: Pin GPIO0_D\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[14\] 3.3-V LVTTL AB4 " "Info: Pin GPIO0_D\[14\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[15\] 3.3-V LVTTL AA4 " "Info: Pin GPIO0_D\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[16\] 3.3-V LVTTL V14 " "Info: Pin GPIO0_D\[16\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[17\] 3.3-V LVTTL U14 " "Info: Pin GPIO0_D\[17\] uses I/O standard 3.3-V LVTTL at U14" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[18\] 3.3-V LVTTL Y13 " "Info: Pin GPIO0_D\[18\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[19\] 3.3-V LVTTL W13 " "Info: Pin GPIO0_D\[19\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[20\] 3.3-V LVTTL U13 " "Info: Pin GPIO0_D\[20\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[21\] 3.3-V LVTTL V12 " "Info: Pin GPIO0_D\[21\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[22\] 3.3-V LVTTL R10 " "Info: Pin GPIO0_D\[22\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[23\] 3.3-V LVTTL V11 " "Info: Pin GPIO0_D\[23\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[24\] 3.3-V LVTTL Y10 " "Info: Pin GPIO0_D\[24\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[25\] 3.3-V LVTTL W10 " "Info: Pin GPIO0_D\[25\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[26\] 3.3-V LVTTL T8 " "Info: Pin GPIO0_D\[26\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[27\] 3.3-V LVTTL V8 " "Info: Pin GPIO0_D\[27\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[28\] 3.3-V LVTTL W7 " "Info: Pin GPIO0_D\[28\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[29\] 3.3-V LVTTL W6 " "Info: Pin GPIO0_D\[29\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[30\] 3.3-V LVTTL V5 " "Info: Pin GPIO0_D\[30\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[31\] 3.3-V LVTTL U7 " "Info: Pin GPIO0_D\[31\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[0\] 3.3-V LVTTL AA20 " "Info: Pin GPIO1_D\[0\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[1\] 3.3-V LVTTL AB20 " "Info: Pin GPIO1_D\[1\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[2\] 3.3-V LVTTL AA19 " "Info: Pin GPIO1_D\[2\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[3\] 3.3-V LVTTL AB19 " "Info: Pin GPIO1_D\[3\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[4\] 3.3-V LVTTL AB18 " "Info: Pin GPIO1_D\[4\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[5\] 3.3-V LVTTL AA18 " "Info: Pin GPIO1_D\[5\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[6\] 3.3-V LVTTL AA17 " "Info: Pin GPIO1_D\[6\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[7\] 3.3-V LVTTL AB17 " "Info: Pin GPIO1_D\[7\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[8\] 3.3-V LVTTL Y17 " "Info: Pin GPIO1_D\[8\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[9\] 3.3-V LVTTL W17 " "Info: Pin GPIO1_D\[9\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[10\] 3.3-V LVTTL U15 " "Info: Pin GPIO1_D\[10\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[11\] 3.3-V LVTTL T15 " "Info: Pin GPIO1_D\[11\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[12\] 3.3-V LVTTL W15 " "Info: Pin GPIO1_D\[12\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[13\] 3.3-V LVTTL V15 " "Info: Pin GPIO1_D\[13\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[14\] 3.3-V LVTTL AB9 " "Info: Pin GPIO1_D\[14\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[15\] 3.3-V LVTTL AA9 " "Info: Pin GPIO1_D\[15\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[16\] 3.3-V LVTTL AA7 " "Info: Pin GPIO1_D\[16\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[17\] 3.3-V LVTTL AB7 " "Info: Pin GPIO1_D\[17\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[18\] 3.3-V LVTTL T14 " "Info: Pin GPIO1_D\[18\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[19\] 3.3-V LVTTL R14 " "Info: Pin GPIO1_D\[19\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[20\] 3.3-V LVTTL U12 " "Info: Pin GPIO1_D\[20\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[21\] 3.3-V LVTTL T12 " "Info: Pin GPIO1_D\[21\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[22\] 3.3-V LVTTL R11 " "Info: Pin GPIO1_D\[22\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[23\] 3.3-V LVTTL R12 " "Info: Pin GPIO1_D\[23\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[24\] 3.3-V LVTTL U10 " "Info: Pin GPIO1_D\[24\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[25\] 3.3-V LVTTL T10 " "Info: Pin GPIO1_D\[25\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[26\] 3.3-V LVTTL U9 " "Info: Pin GPIO1_D\[26\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[27\] 3.3-V LVTTL T9 " "Info: Pin GPIO1_D\[27\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[28\] 3.3-V LVTTL Y7 " "Info: Pin GPIO1_D\[28\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[29\] 3.3-V LVTTL U8 " "Info: Pin GPIO1_D\[29\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[30\] 3.3-V LVTTL V6 " "Info: Pin GPIO1_D\[30\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[31\] 3.3-V LVTTL V7 " "Info: Pin GPIO1_D\[31\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL H2 " "Info: Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { BUTTON[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 129 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 126 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Info: Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Info: Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Info: Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Info: Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SW[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 131 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Warning: Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ15_AM1 a permanently disabled " "Info: Pin FL_DQ15_AM1 has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 163 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Info: Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Info: Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Info: Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Info: Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Info: Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Info: Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Info: Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Info: Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Info: Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Info: Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Info: Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Info: Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Info: Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Info: Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Info: Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Info: Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[8\] a permanently disabled " "Info: Pin FL_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[9\] a permanently disabled " "Info: Pin FL_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[10\] a permanently disabled " "Info: Pin FL_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[11\] a permanently disabled " "Info: Pin FL_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[12\] a permanently disabled " "Info: Pin FL_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[13\] a permanently disabled " "Info: Pin FL_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[14\] a permanently disabled " "Info: Pin FL_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT0 a permanently disabled " "Info: Pin SD_DAT0 has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 179 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 180 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 181 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Info: Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 185 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Info: Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 186 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Info: Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 187 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Info: Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 188 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[0\] a permanently disabled " "Info: Pin GPIO0_D\[0\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[1\] a permanently disabled " "Info: Pin GPIO0_D\[1\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[2\] a permanently disabled " "Info: Pin GPIO0_D\[2\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[3\] a permanently disabled " "Info: Pin GPIO0_D\[3\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[4\] a permanently disabled " "Info: Pin GPIO0_D\[4\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[5\] a permanently disabled " "Info: Pin GPIO0_D\[5\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[6\] a permanently disabled " "Info: Pin GPIO0_D\[6\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[7\] a permanently disabled " "Info: Pin GPIO0_D\[7\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[8\] a permanently disabled " "Info: Pin GPIO0_D\[8\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[9\] a permanently disabled " "Info: Pin GPIO0_D\[9\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[10\] a permanently disabled " "Info: Pin GPIO0_D\[10\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[11\] a permanently disabled " "Info: Pin GPIO0_D\[11\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[12\] a permanently disabled " "Info: Pin GPIO0_D\[12\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[13\] a permanently disabled " "Info: Pin GPIO0_D\[13\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[14\] a permanently disabled " "Info: Pin GPIO0_D\[14\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[15\] a permanently disabled " "Info: Pin GPIO0_D\[15\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Info: Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Info: Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Info: Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[19\] a permanently disabled " "Info: Pin GPIO0_D\[19\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[20\] a permanently disabled " "Info: Pin GPIO0_D\[20\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[21\] a permanently disabled " "Info: Pin GPIO0_D\[21\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[22\] a permanently disabled " "Info: Pin GPIO0_D\[22\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[23\] a permanently disabled " "Info: Pin GPIO0_D\[23\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[24\] a permanently disabled " "Info: Pin GPIO0_D\[24\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[25\] a permanently disabled " "Info: Pin GPIO0_D\[25\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[26\] a permanently disabled " "Info: Pin GPIO0_D\[26\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[27\] a permanently disabled " "Info: Pin GPIO0_D\[27\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[28\] a permanently disabled " "Info: Pin GPIO0_D\[28\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[29\] a permanently disabled " "Info: Pin GPIO0_D\[29\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[30\] a permanently disabled " "Info: Pin GPIO0_D\[30\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[31\] a permanently disabled " "Info: Pin GPIO0_D\[31\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[0\] a permanently disabled " "Info: Pin GPIO1_D\[0\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[1\] a permanently disabled " "Info: Pin GPIO1_D\[1\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[2\] a permanently disabled " "Info: Pin GPIO1_D\[2\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[3\] a permanently disabled " "Info: Pin GPIO1_D\[3\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[4\] a permanently disabled " "Info: Pin GPIO1_D\[4\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[5\] a permanently disabled " "Info: Pin GPIO1_D\[5\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[6\] a permanently disabled " "Info: Pin GPIO1_D\[6\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[7\] a permanently disabled " "Info: Pin GPIO1_D\[7\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[8\] a permanently disabled " "Info: Pin GPIO1_D\[8\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[9\] a permanently disabled " "Info: Pin GPIO1_D\[9\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[10\] a permanently disabled " "Info: Pin GPIO1_D\[10\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[11\] a permanently disabled " "Info: Pin GPIO1_D\[11\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[12\] a permanently disabled " "Info: Pin GPIO1_D\[12\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[13\] a permanently disabled " "Info: Pin GPIO1_D\[13\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[14\] a permanently disabled " "Info: Pin GPIO1_D\[14\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[15\] a permanently disabled " "Info: Pin GPIO1_D\[15\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[16\] a permanently disabled " "Info: Pin GPIO1_D\[16\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[17\] a permanently disabled " "Info: Pin GPIO1_D\[17\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[18\] a permanently disabled " "Info: Pin GPIO1_D\[18\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[19\] a permanently disabled " "Info: Pin GPIO1_D\[19\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[20\] a permanently disabled " "Info: Pin GPIO1_D\[20\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[21\] a permanently disabled " "Info: Pin GPIO1_D\[21\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[22\] a permanently disabled " "Info: Pin GPIO1_D\[22\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[23\] a permanently disabled " "Info: Pin GPIO1_D\[23\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[24\] a permanently disabled " "Info: Pin GPIO1_D\[24\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[25\] a permanently disabled " "Info: Pin GPIO1_D\[25\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[26\] a permanently disabled " "Info: Pin GPIO1_D\[26\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[27\] a permanently disabled " "Info: Pin GPIO1_D\[27\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[28\] a permanently disabled " "Info: Pin GPIO1_D\[28\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[29\] a permanently disabled " "Info: Pin GPIO1_D\[29\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[30\] a permanently disabled " "Info: Pin GPIO1_D\[30\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[31\] a permanently disabled " "Info: Pin GPIO1_D\[31\] has a permanently disabled output enable" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "217 " "Warning: Following 217 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0_D\[0\] VCC " "Info: Pin HEX0_D\[0\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX0_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0_D\[1\] VCC " "Info: Pin HEX0_D\[1\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX0_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0_D\[2\] VCC " "Info: Pin HEX0_D\[2\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX0_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0_D\[3\] VCC " "Info: Pin HEX0_D\[3\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX0_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0_D\[4\] VCC " "Info: Pin HEX0_D\[4\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX0_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0_D\[5\] VCC " "Info: Pin HEX0_D\[5\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX0_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0_D\[6\] VCC " "Info: Pin HEX0_D\[6\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX0_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 133 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0_DP VCC " "Info: Pin HEX0_DP has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX0_DP } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 134 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_D\[0\] VCC " "Info: Pin HEX1_D\[0\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX1_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_D\[1\] VCC " "Info: Pin HEX1_D\[1\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX1_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_D\[2\] VCC " "Info: Pin HEX1_D\[2\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX1_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_D\[3\] VCC " "Info: Pin HEX1_D\[3\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX1_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_D\[4\] VCC " "Info: Pin HEX1_D\[4\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX1_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_D\[5\] VCC " "Info: Pin HEX1_D\[5\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX1_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_D\[6\] VCC " "Info: Pin HEX1_D\[6\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX1_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 135 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_DP VCC " "Info: Pin HEX1_DP has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX1_DP } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 136 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_D\[0\] VCC " "Info: Pin HEX2_D\[0\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX2_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_D\[1\] VCC " "Info: Pin HEX2_D\[1\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX2_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_D\[2\] VCC " "Info: Pin HEX2_D\[2\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX2_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_D\[3\] VCC " "Info: Pin HEX2_D\[3\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX2_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_D\[4\] VCC " "Info: Pin HEX2_D\[4\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX2_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_D\[5\] VCC " "Info: Pin HEX2_D\[5\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX2_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_D\[6\] VCC " "Info: Pin HEX2_D\[6\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX2_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 137 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_DP VCC " "Info: Pin HEX2_DP has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX2_DP } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 138 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_D\[0\] VCC " "Info: Pin HEX3_D\[0\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX3_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_D\[1\] VCC " "Info: Pin HEX3_D\[1\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX3_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_D\[2\] VCC " "Info: Pin HEX3_D\[2\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX3_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_D\[3\] VCC " "Info: Pin HEX3_D\[3\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX3_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_D\[4\] VCC " "Info: Pin HEX3_D\[4\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX3_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_D\[5\] VCC " "Info: Pin HEX3_D\[5\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX3_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_D\[6\] VCC " "Info: Pin HEX3_D\[6\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX3_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 139 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_DP VCC " "Info: Pin HEX3_DP has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { HEX3_DP } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 140 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] GND " "Info: Pin LEDG\[0\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] GND " "Info: Pin LEDG\[8\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[9\] GND " "Info: Pin LEDG\[9\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LEDG[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 142 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { UART_TXD } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 144 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_CTS GND " "Info: Pin UART_CTS has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { UART_CTS } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 146 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_CTS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Info: Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Info: Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Info: Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Info: Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Info: Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Info: Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Info: Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Info: Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Info: Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Info: Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Info: Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Info: Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[12\] GND " "Info: Pin DRAM_ADDR\[12\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 150 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Info: Pin DRAM_LDQM has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_LDQM } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 151 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Info: Pin DRAM_UDQM has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_UDQM } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 152 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N GND " "Info: Pin DRAM_WE_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_WE_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 153 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N GND " "Info: Pin DRAM_CAS_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_CAS_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 154 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N GND " "Info: Pin DRAM_RAS_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_RAS_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 155 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N GND " "Info: Pin DRAM_CS_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_CS_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 156 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_0 GND " "Info: Pin DRAM_BA_0 has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_BA_0 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 157 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA_1 GND " "Info: Pin DRAM_BA_1 has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_BA_1 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 158 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Info: Pin DRAM_CLK has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_CLK } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 159 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Info: Pin DRAM_CKE has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_CKE } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 160 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[0\] GND " "Info: Pin FL_ADDR\[0\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[1\] GND " "Info: Pin FL_ADDR\[1\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[2\] GND " "Info: Pin FL_ADDR\[2\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[3\] GND " "Info: Pin FL_ADDR\[3\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[4\] GND " "Info: Pin FL_ADDR\[4\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[5\] GND " "Info: Pin FL_ADDR\[5\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[6\] GND " "Info: Pin FL_ADDR\[6\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[7\] GND " "Info: Pin FL_ADDR\[7\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[8\] GND " "Info: Pin FL_ADDR\[8\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[9\] GND " "Info: Pin FL_ADDR\[9\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[10\] GND " "Info: Pin FL_ADDR\[10\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[11\] GND " "Info: Pin FL_ADDR\[11\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[12\] GND " "Info: Pin FL_ADDR\[12\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[13\] GND " "Info: Pin FL_ADDR\[13\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[14\] GND " "Info: Pin FL_ADDR\[14\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[15\] GND " "Info: Pin FL_ADDR\[15\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[16\] GND " "Info: Pin FL_ADDR\[16\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[16] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[17\] GND " "Info: Pin FL_ADDR\[17\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[17] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[18\] GND " "Info: Pin FL_ADDR\[18\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[18] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[19\] GND " "Info: Pin FL_ADDR\[19\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[19] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[20\] GND " "Info: Pin FL_ADDR\[20\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[20] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[21\] GND " "Info: Pin FL_ADDR\[21\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_ADDR[21] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 164 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WE_N GND " "Info: Pin FL_WE_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_WE_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 165 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N GND " "Info: Pin FL_RST_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_RST_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 166 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_OE_N GND " "Info: Pin FL_OE_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_OE_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 167 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_CE_N GND " "Info: Pin FL_CE_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_CE_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 168 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WP_N GND " "Info: Pin FL_WP_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_WP_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 169 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_BYTE_N GND " "Info: Pin FL_BYTE_N has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_BYTE_N } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 170 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_BYTE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON GND " "Info: Pin LCD_BLON has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_BLON } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 174 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW GND " "Info: Pin LCD_RW has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 175 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_EN GND " "Info: Pin LCD_EN has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_EN } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 176 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RS GND " "Info: Pin LCD_RS has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_RS } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 177 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK GND " "Info: Pin SD_CLK has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_CLK } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 182 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Info: Pin VGA_G\[0\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { VGA_G[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 193 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Info: Pin VGA_G\[1\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { VGA_G[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 193 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_CLKOUT\[0\] GND " "Info: Pin GPIO0_CLKOUT\[0\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_CLKOUT[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKOUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_CLKOUT\[1\] GND " "Info: Pin GPIO0_CLKOUT\[1\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_CLKOUT[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 197 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKOUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_CLKOUT\[0\] GND " "Info: Pin GPIO1_CLKOUT\[0\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_CLKOUT[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKOUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_CLKOUT\[1\] GND " "Info: Pin GPIO1_CLKOUT\[1\] has GND driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_CLKOUT[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 200 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKOUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ15_AM1 VCC " "Info: Pin FL_DQ15_AM1 has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 163 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Info: Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Info: Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Info: Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Info: Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Info: Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Info: Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Info: Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Info: Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Info: Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Info: Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Info: Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Info: Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Info: Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Info: Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Info: Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Info: Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 149 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[0\] VCC " "Info: Pin FL_DQ\[0\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[1\] VCC " "Info: Pin FL_DQ\[1\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[2\] VCC " "Info: Pin FL_DQ\[2\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[3\] VCC " "Info: Pin FL_DQ\[3\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[4\] VCC " "Info: Pin FL_DQ\[4\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[5\] VCC " "Info: Pin FL_DQ\[5\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[6\] VCC " "Info: Pin FL_DQ\[6\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[7\] VCC " "Info: Pin FL_DQ\[7\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[8\] VCC " "Info: Pin FL_DQ\[8\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[9\] VCC " "Info: Pin FL_DQ\[9\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[10\] VCC " "Info: Pin FL_DQ\[10\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[11\] VCC " "Info: Pin FL_DQ\[11\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[12\] VCC " "Info: Pin FL_DQ\[12\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[13\] VCC " "Info: Pin FL_DQ\[13\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[14\] VCC " "Info: Pin FL_DQ\[14\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 162 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[0\] VCC " "Info: Pin LCD_DATA\[0\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[1\] VCC " "Info: Pin LCD_DATA\[1\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[2\] VCC " "Info: Pin LCD_DATA\[2\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[3\] VCC " "Info: Pin LCD_DATA\[3\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[4\] VCC " "Info: Pin LCD_DATA\[4\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[5\] VCC " "Info: Pin LCD_DATA\[5\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[6\] VCC " "Info: Pin LCD_DATA\[6\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[7\] VCC " "Info: Pin LCD_DATA\[7\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 173 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT0 VCC " "Info: Pin SD_DAT0 has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 179 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 180 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 181 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_KBDAT VCC " "Info: Pin PS2_KBDAT has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 185 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_KBCLK VCC " "Info: Pin PS2_KBCLK has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 186 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_MSDAT VCC " "Info: Pin PS2_MSDAT has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 187 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_MSCLK VCC " "Info: Pin PS2_MSCLK has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 188 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[0\] VCC " "Info: Pin GPIO0_D\[0\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[1\] VCC " "Info: Pin GPIO0_D\[1\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[2\] VCC " "Info: Pin GPIO0_D\[2\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[3\] VCC " "Info: Pin GPIO0_D\[3\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[4\] VCC " "Info: Pin GPIO0_D\[4\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[5\] VCC " "Info: Pin GPIO0_D\[5\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[6\] VCC " "Info: Pin GPIO0_D\[6\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[7\] VCC " "Info: Pin GPIO0_D\[7\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[8\] VCC " "Info: Pin GPIO0_D\[8\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[9\] VCC " "Info: Pin GPIO0_D\[9\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[10\] VCC " "Info: Pin GPIO0_D\[10\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[11\] VCC " "Info: Pin GPIO0_D\[11\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[12\] VCC " "Info: Pin GPIO0_D\[12\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[13\] VCC " "Info: Pin GPIO0_D\[13\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[14\] VCC " "Info: Pin GPIO0_D\[14\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[15\] VCC " "Info: Pin GPIO0_D\[15\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[16\] VCC " "Info: Pin GPIO0_D\[16\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[17\] VCC " "Info: Pin GPIO0_D\[17\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[18\] VCC " "Info: Pin GPIO0_D\[18\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[19\] VCC " "Info: Pin GPIO0_D\[19\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[20\] VCC " "Info: Pin GPIO0_D\[20\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[21\] VCC " "Info: Pin GPIO0_D\[21\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[22\] VCC " "Info: Pin GPIO0_D\[22\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[23\] VCC " "Info: Pin GPIO0_D\[23\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[24\] VCC " "Info: Pin GPIO0_D\[24\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[25\] VCC " "Info: Pin GPIO0_D\[25\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[26\] VCC " "Info: Pin GPIO0_D\[26\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[27\] VCC " "Info: Pin GPIO0_D\[27\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[28\] VCC " "Info: Pin GPIO0_D\[28\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[29\] VCC " "Info: Pin GPIO0_D\[29\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[30\] VCC " "Info: Pin GPIO0_D\[30\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[31\] VCC " "Info: Pin GPIO0_D\[31\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 198 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[0\] VCC " "Info: Pin GPIO1_D\[0\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[1\] VCC " "Info: Pin GPIO1_D\[1\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[2\] VCC " "Info: Pin GPIO1_D\[2\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[3\] VCC " "Info: Pin GPIO1_D\[3\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[4\] VCC " "Info: Pin GPIO1_D\[4\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[5\] VCC " "Info: Pin GPIO1_D\[5\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[6\] VCC " "Info: Pin GPIO1_D\[6\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[7\] VCC " "Info: Pin GPIO1_D\[7\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[8\] VCC " "Info: Pin GPIO1_D\[8\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[9\] VCC " "Info: Pin GPIO1_D\[9\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[10\] VCC " "Info: Pin GPIO1_D\[10\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[11\] VCC " "Info: Pin GPIO1_D\[11\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[12\] VCC " "Info: Pin GPIO1_D\[12\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[13\] VCC " "Info: Pin GPIO1_D\[13\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[14\] VCC " "Info: Pin GPIO1_D\[14\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[15\] VCC " "Info: Pin GPIO1_D\[15\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[16\] VCC " "Info: Pin GPIO1_D\[16\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[17\] VCC " "Info: Pin GPIO1_D\[17\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[18\] VCC " "Info: Pin GPIO1_D\[18\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[19\] VCC " "Info: Pin GPIO1_D\[19\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[20\] VCC " "Info: Pin GPIO1_D\[20\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[21\] VCC " "Info: Pin GPIO1_D\[21\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[22\] VCC " "Info: Pin GPIO1_D\[22\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[23\] VCC " "Info: Pin GPIO1_D\[23\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[24\] VCC " "Info: Pin GPIO1_D\[24\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[25\] VCC " "Info: Pin GPIO1_D\[25\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[26\] VCC " "Info: Pin GPIO1_D\[26\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[27\] VCC " "Info: Pin GPIO1_D\[27\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[28\] VCC " "Info: Pin GPIO1_D\[28\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[29\] VCC " "Info: Pin GPIO1_D\[29\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[30\] VCC " "Info: Pin GPIO1_D\[30\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO1_D\[31\] VCC " "Info: Pin GPIO1_D\[31\] has VCC driving its datain port" {  } { { "d:/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus2/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "DE0_VGA.v" "" { Text "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.v" 201 -1 0 } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.fit.smsg " "Info: Generated suppressed messages file D:/quartus2/FPGA-game-master/FPGA-game-master/DE0_VGA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Info: Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 22:11:11 2018 " "Info: Processing ended: Sat Jun 09 22:11:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 22:11:12 2018 " "Info: Processing started: Sat Jun 09 22:11:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_VGA -c DE0_VGA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_VGA -c DE0_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "268 " "Info: Peak virtual memory: 268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 22:11:15 2018 " "Info: Processing ended: Sat Jun 09 22:11:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 22:11:16 2018 " "Info: Processing started: Sat Jun 09 22:11:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_VGA -c DE0_VGA " "Info: Command: quartus_sta DE0_VGA -c DE0_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0_VGA.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DE0_VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Ctrl:u2\|oVGA_HS VGA_Ctrl:u2\|oVGA_HS " "Info: create_clock -period 1.000 -name VGA_Ctrl:u2\|oVGA_HS VGA_Ctrl:u2\|oVGA_HS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Ctrl:u2\|oVGA_VS VGA_Ctrl:u2\|oVGA_VS " "Info: create_clock -period 1.000 -name VGA_Ctrl:u2\|oVGA_VS VGA_Ctrl:u2\|oVGA_VS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.981 " "Info: Worst-case setup slack is -8.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.981      -135.894 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -8.981      -135.894 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.771      -396.809 VGA_Ctrl:u2\|oVGA_VS  " "Info:    -7.771      -396.809 VGA_Ctrl:u2\|oVGA_VS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.979       -23.279 VGA_Ctrl:u2\|oVGA_HS  " "Info:    -1.979       -23.279 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.311 " "Info: Worst-case hold slack is -2.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.311        -2.311 VGA_Ctrl:u2\|oVGA_HS  " "Info:    -2.311        -2.311 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016        -0.016 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.016        -0.016 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 VGA_Ctrl:u2\|oVGA_VS  " "Info:     0.358         0.000 VGA_Ctrl:u2\|oVGA_VS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.815 " "Info: Worst-case setup slack is -7.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.815      -117.923 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -7.815      -117.923 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.867      -345.750 VGA_Ctrl:u2\|oVGA_VS  " "Info:    -6.867      -345.750 VGA_Ctrl:u2\|oVGA_VS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.677       -19.698 VGA_Ctrl:u2\|oVGA_HS  " "Info:    -1.677       -19.698 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.058 " "Info: Worst-case hold slack is -2.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.058        -2.058 VGA_Ctrl:u2\|oVGA_HS  " "Info:    -2.058        -2.058 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142        -0.142 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.142        -0.142 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 VGA_Ctrl:u2\|oVGA_VS  " "Info:     0.311         0.000 VGA_Ctrl:u2\|oVGA_VS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_HS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_HS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_VS (Rise) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_HS (Fall) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_HS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Rise) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Rise) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "VGA_Ctrl:u2\|oVGA_VS (Fall) VGA_Ctrl:u2\|oVGA_VS (Fall) setup and hold " "Critical Warning: From VGA_Ctrl:u2\|oVGA_VS (Fall) to VGA_Ctrl:u2\|oVGA_VS (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.080 " "Info: Worst-case setup slack is -5.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.080       -75.760 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -5.080       -75.760 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.987      -191.182 VGA_Ctrl:u2\|oVGA_VS  " "Info:    -3.987      -191.182 VGA_Ctrl:u2\|oVGA_VS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.662        -7.744 VGA_Ctrl:u2\|oVGA_HS  " "Info:    -0.662        -7.744 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.377 " "Info: Worst-case hold slack is -1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.377        -1.377 VGA_Ctrl:u2\|oVGA_HS  " "Info:    -1.377        -1.377 VGA_Ctrl:u2\|oVGA_HS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.055         0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 VGA_Ctrl:u2\|oVGA_VS  " "Info:     0.185         0.000 VGA_Ctrl:u2\|oVGA_VS " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 64 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 22:11:20 2018 " "Info: Processing ended: Sat Jun 09 22:11:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 326 s " "Info: Quartus II Full Compilation was successful. 0 errors, 326 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
