Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : False
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\ipcore_dir\cmos_pll.v" into library work
Parsing module <cmos_pll>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\dpram.v" into library work
Parsing module <dpram>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\udp_tx.v" into library work
Parsing module <udp_tx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx_mode.v" into library work
Parsing module <mac_tx_mode>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx.v" into library work
Parsing module <mac_tx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\ip_tx_mode.v" into library work
Parsing module <ip_tx_mode>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\ip_tx.v" into library work
Parsing module <ip_tx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\arp_tx.v" into library work
Parsing module <arp_tx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\udp_rx.v" into library work
Parsing module <udp_rx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\mac_rx.v" into library work
Parsing module <mac_rx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\ip_rx.v" into library work
Parsing module <ip_rx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\arp_rx.v" into library work
Parsing module <arp_rx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\crc.v" into library work
Parsing module <crc>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_bit_ctrl.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\/i2c_master_defines.v" included at line 141.
Parsing module <i2c_master_bit_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx_top.v" into library work
Parsing module <mac_tx_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\mac_rx_top.v" into library work
Parsing module <mac_rx_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\icmp_reply.v" into library work
Parsing module <icmp_reply>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\arp_cache.v" into library work
Parsing module <arp_cache>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_byte_ctrl.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\/i2c_master_defines.v" included at line 73.
Parsing module <i2c_master_byte_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_top.v" into library work
Parsing module <mac_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_top.v" into library work
Parsing module <i2c_master_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" into library work
Parsing module <mac_test>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\lut_ov5640_rgb565_800_600.v" into library work
Parsing module <lut_ov5640_rgb565_800_600>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_config.v" into library work
Parsing module <i2c_config>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\camera_delay.v" into library work
Parsing module <camera_delay>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\ipcore_dir\camera_fifo.v" into library work
Parsing module <camera_fifo>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" Line 127: Port wr_data_count is not connected to this instance

Elaborating module <top>.

Elaborating module <cmos_pll>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=25,CLKFX_MULTIPLY=12,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\ipcore_dir\cmos_pll.v" Line 132: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <i2c_config>.

Elaborating module <i2c_master_top>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_top.v" Line 117: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_top.v" Line 146: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <i2c_master_byte_ctrl>.

Elaborating module <i2c_master_bit_ctrl>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_bit_ctrl.v" Line 258: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1308 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_bit_ctrl.v" Line 406: Found full_case directive in module i2c_master_bit_ctrl. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_byte_ctrl.v" Line 230: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_top.v" Line 276: Assignment to i2c_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_top.v" Line 277: Assignment to i2c_al ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_config.v" Line 149: Assignment to i2c_read_req_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_config.v" Line 155: Assignment to i2c_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_config.v" Line 57: Net <i2c_read_req> does not have a driver.

Elaborating module <lut_ov5640_rgb565_800_600>.

Elaborating module <camera_delay>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" Line 118: Assignment to cmos_vsync_delay ignored, since the identifier is never used

Elaborating module <camera_fifo>.
WARNING:HDLCompiler:1499 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\ipcore_dir\camera_fifo.v" Line 39: Empty module <camera_fifo> remains a black box.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" Line 138: Size mismatch in connection of port <rd_data_count>. Formal port size is 12-bit while actual signal size is 11-bit.

Elaborating module <mac_test>.

Elaborating module <mac_top>.
WARNING:HDLCompiler:1016 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx_top.v" Line 158: Port ip_tx_busy is not connected to this instance

Elaborating module <mac_tx_top>.

Elaborating module <mac_tx>.

Elaborating module <mac_tx_mode>.

Elaborating module <crc>.

Elaborating module <arp_tx>.

Elaborating module <ip_tx>.

Elaborating module <ip_tx_mode>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\ip_tx_mode.v" Line 106: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <udp_tx>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\udp_tx.v" Line 146: Assignment to ram_wr_data_d1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\udp_tx.v" Line 161: Assignment to ram_rdata_d1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\udp_tx.v" Line 208: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\udp_tx.v" Line 212: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <mac_rx_top>.

Elaborating module <mac_rx>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\mac_rx_top.v" Line 102: Assignment to mac_rx_source_mac_addr ignored, since the identifier is never used

Elaborating module <ip_rx>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\ip_rx.v" Line 164: Assignment to ip_rx_data_d1 ignored, since the identifier is never used

Elaborating module <udp_rx>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\udp_rx.v" Line 150: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <dpram(WIDTH=8,DEPTH=11)>.

Elaborating module <arp_rx>.

Elaborating module <icmp_reply>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\icmp_reply.v" Line 197: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\icmp_reply.v" Line 299: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <dpram(WIDTH=8,DEPTH=8)>.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\icmp_reply.v" Line 313: Size mismatch in connection of port <rdaddress>. Formal port size is 8-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\icmp_reply.v" Line 314: Size mismatch in connection of port <wraddress>. Formal port size is 8-bit while actual signal size is 11-bit.

Elaborating module <arp_cache>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" Line 206: Assignment to udp_rec_ram_rdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" Line 208: Assignment to udp_rec_data_length ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" Line 210: Assignment to udp_rec_data_valid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" Line 45: Net <udp_rec_ram_read_addr[10]> does not have a driver.
WARNING:HDLCompiler:552 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" Line 176: Input port ram_wr_data[7] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v".
WARNING:Xst:647 - Input <e_rxer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_txc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" line 73: Output port <LOCKED> of the instance <cmos_pll_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" line 84: Output port <error> of the instance <i2c_config_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" line 84: Output port <done> of the instance <i2c_config_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" line 110: Output port <cmos_vsync_delay> of the instance <camera_delay_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" line 127: Output port <wr_data_count> of the instance <camera_fifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" line 127: Output port <full> of the instance <camera_fifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\top.v" line 127: Output port <empty> of the instance <camera_fifo_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <cmos_pll>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\ipcore_dir\cmos_pll.v".
    Summary:
	no macro.
Unit <cmos_pll> synthesized.

Synthesizing Unit <i2c_config>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_config.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_config.v" line 130: Output port <i2c_read_data> of the instance <i2c_master_top_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_config.v" line 130: Output port <i2c_read_req_ack> of the instance <i2c_master_top_m0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <i2c_read_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <lut_index>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <i2c_write_req>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <lut_index[9]_GND_6_o_add_6_OUT> created at line 114.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 53
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_config> synthesized.

Synthesizing Unit <i2c_master_top>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_top.v".
WARNING:Xst:647 - Input <i2c_slave_dev_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_top.v" line 261: Output port <i2c_busy> of the instance <byte_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_top.v" line 261: Output port <i2c_al> of the instance <byte_controller> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <i2c_read_data>.
    Found 8-bit register for signal <txr>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <ack_in>.
    Found 1-bit register for signal <write>.
    Found 1-bit register for signal <read>.
INFO:Xst:1799 - State 0110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1110 is never reached in FSM <state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
INFO:Xst:1799 - State 1010 is never reached in FSM <state>.
INFO:Xst:1799 - State 1111 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_top> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_byte_ctrl.v".
        ST_IDLE = 5'b00000
        ST_START = 5'b00001
        ST_READ = 5'b00010
        ST_WRITE = 5'b00100
        ST_ACK = 5'b01000
        ST_STOP = 5'b10000
    Found 3-bit register for signal <dcnt>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <cmd_ack>.
    Found 5-bit register for signal <c_state>.
    Found 1-bit register for signal <ack_out>.
    Found 8-bit register for signal <sr>.
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_i2c_al_OR_229_o (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <dcnt[2]_GND_10_o_sub_6_OUT> created at line 192.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\i2c_master\i2c_master_bit_ctrl.v".
        idle = 18'b000000000000000000
        start_a = 18'b000000000000000001
        start_b = 18'b000000000000000010
        start_c = 18'b000000000000000100
        start_d = 18'b000000000000001000
        start_e = 18'b000000000000010000
        stop_a = 18'b000000000000100000
        stop_b = 18'b000000000001000000
        stop_c = 18'b000000000010000000
        stop_d = 18'b000000000100000000
        rd_a = 18'b000000001000000000
        rd_b = 18'b000000010000000000
        rd_c = 18'b000000100000000000
        rd_d = 18'b000001000000000000
        wr_a = 18'b000010000000000000
        wr_b = 18'b000100000000000000
        wr_c = 18'b001000000000000000
        wr_d = 18'b010000000000000000
    Found 1-bit register for signal <slave_wait>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 14-bit register for signal <filter_cnt>.
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <cmd_stop>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <dout>.
    Found 18-bit register for signal <c_state>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <clk_en>.
    Found finite state machine <FSM_3> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 40                                             |
    | Inputs             | 6                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_al_OR_136_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000000000000                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <cnt[15]_GND_11_o_sub_3_OUT> created at line 226.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_12_OUT<13:0>> created at line 258.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

Synthesizing Unit <lut_ov5640_rgb565_800_600>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\lut_ov5640_rgb565_800_600.v".
    Found 256x32-bit Read Only RAM for signal <_n0758>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <lut_ov5640_rgb565_800_600> synthesized.

Synthesizing Unit <camera_delay>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\camera_delay.v".
    Found 3-bit register for signal <cmos_vsync_buf>.
    Found 8-bit register for signal <cmos_data_d0>.
    Found 8-bit register for signal <cmos_data_d1>.
    Found 8-bit register for signal <cmos_data_d2>.
    Found 3-bit register for signal <cmos_href_buf>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <camera_delay> synthesized.

Synthesizing Unit <mac_test>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v".
        IDLE = 10'b0000000001
        ARP_REQ = 10'b0000000010
        ARP_SEND = 10'b0000000100
        ARP_WAIT = 10'b0000001000
        GEN_REQ = 10'b0000010000
        CHECK_FIFO = 10'b0000100000
        SEND = 10'b0001000000
        WAIT = 10'b0010000000
        CHECK_ARP = 10'b0100000000
        WAIT_SYNC = 10'b1000000000
WARNING:Xst:2898 - Port 'ram_wr_data', unconnected in block instance 'mac_top0', is tied to GND.
WARNING:Xst:2898 - Port 'ram_wr_en', unconnected in block instance 'mac_top0', is tied to GND.
WARNING:Xst:647 - Input <reg_conf_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" line 176: Output port <udp_rec_ram_rdata> of the instance <mac_top0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" line 176: Output port <udp_rec_data_length> of the instance <mac_top0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" line 176: Output port <udp_ram_data_req> of the instance <mac_top0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_test.v" line 176: Output port <udp_rec_data_valid> of the instance <mac_top0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <udp_rec_ram_read_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <gmii_rxd_d0>.
    Found 8-bit register for signal <gmii_txd>.
    Found 11-bit register for signal <fifo_rdusedw>.
    Found 16-bit register for signal <identify_code>.
    Found 16-bit register for signal <identify_code_d0>.
    Found 32-bit register for signal <wait_cnt>.
    Found 10-bit register for signal <vsync_posedge_buf>.
    Found 10-bit register for signal <state>.
    Found 1-bit register for signal <gmii_rx_dv_d0>.
    Found 1-bit register for signal <gmii_tx_en>.
    Found 1-bit register for signal <cmos_vsync_d0>.
    Found 1-bit register for signal <cmos_vsync_d1>.
    Found 1-bit register for signal <cmos_vsync_d2>.
    Found 1-bit register for signal <cmos_href_d0>.
    Found 1-bit register for signal <cmos_href_d1>.
    Found 1-bit register for signal <cmos_href_d2>.
    Found 1-bit register for signal <fifo_rd_en>.
INFO:Xst:1799 - State 0010000000 is never reached in FSM <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 18                                             |
    | Inputs             | 9                                              |
    | Outputs            | 9                                              |
    | Clock              | gmii_tx_clk (rising_edge)                      |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000001                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <identify_code[15]_GND_16_o_add_37_OUT> created at line 283.
    Found 32-bit adder for signal <wait_cnt[31]_GND_16_o_add_46_OUT> created at line 292.
    Found 11-bit comparator greater for signal <GND_16_o_fifo_rdusedw[10]_LessThan_8_o> created at line 112
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mac_test> synthesized.

Synthesizing Unit <mac_top>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\mac_top.v".
    Summary:
	no macro.
Unit <mac_top> synthesized.

Synthesizing Unit <mac_tx_top>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx_top.v".
WARNING:Xst:647 - Input <icmp_tx_end> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx_top.v" line 125: Output port <CrcNext> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx_top.v" line 158: Output port <ip_tx_busy> of the instance <ip0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx_top.v" line 205: Output port <udp_tx_end> of the instance <udp0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mac_tx_top> synthesized.

Synthesizing Unit <mac_tx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx.v".
        SEND_IDLE = 6'b000001
        SEND_START = 6'b000010
        SEND_PREAMBLE = 6'b000100
        SEND_DATA = 6'b001000
        SEND_CRC = 6'b010000
        SEND_END = 6'b100000
    Found 1-bit register for signal <crcre>.
    Found 32-bit register for signal <crc>.
    Found 8-bit register for signal <crc_din>.
    Found 8-bit register for signal <mac_frame_data_dly>.
    Found 8-bit register for signal <mac_tx_data_tmp>.
    Found 8-bit register for signal <mac_tx_data>.
    Found 16-bit register for signal <timeout>.
    Found 4-bit register for signal <mac_tx_cnt>.
    Found 6-bit register for signal <send_state>.
    Found 1-bit register for signal <mac_send_end>.
    Found 1-bit register for signal <crcen>.
    Found 1-bit register for signal <mac_data_valid_tmp>.
    Found 1-bit register for signal <mac_data_valid>.
    Found 1-bit register for signal <mac_data_req>.
    Found 1-bit register for signal <mac_tx_end_dly>.
    Found finite state machine <FSM_5> for signal <send_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000010                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <timeout[15]_GND_19_o_add_29_OUT> created at line 168.
    Found 4-bit adder for signal <mac_tx_cnt[3]_GND_19_o_add_37_OUT> created at line 201.
    Found 8-bit 7-to-1 multiplexer for signal <_n0161> created at line 227.
    Found 4-bit comparator greater for signal <mac_tx_cnt[3]_GND_19_o_LessThan_26_o> created at line 139
    Found 4-bit comparator greater for signal <mac_tx_cnt[3]_GND_19_o_LessThan_42_o> created at line 212
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  91 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mac_tx> synthesized.

Synthesizing Unit <mac_tx_mode>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\mac_tx_mode.v".
        IDLE = 3'b001
        ARP = 3'b010
        IP = 3'b100
    Found 16-bit register for signal <timeout>.
    Found 8-bit register for signal <mac_tx_data>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <mac_tx_ready>.
    Found 1-bit register for signal <mac_tx_end>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <timeout[15]_GND_21_o_add_16_OUT> created at line 87.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mac_tx_mode> synthesized.

Synthesizing Unit <crc>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\crc.v".
        Tp = 1
    Found 32-bit register for signal <Crc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <crc> synthesized.

Synthesizing Unit <arp_tx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\arp_tx.v".
        IDLE = 5'b00001
        ARP_REQUEST_WAIT = 5'b00010
        ARP_REQUEST = 5'b00100
        ARP_REPLY_WAIT = 5'b01000
        ARP_REPLY = 5'b10000
    Found 16-bit register for signal <op>.
    Found 16-bit register for signal <timeout>.
    Found 16-bit register for signal <arp_send_cnt>.
    Found 32-bit register for signal <arp_destination_ip_addr>.
    Found 48-bit register for signal <arp_destination_mac_addr>.
    Found 8-bit register for signal <arp_tx_data>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <arp_tx_ready>.
    Found 1-bit register for signal <arp_tx_end>.
    Found 1-bit register for signal <arp_reply_ack>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <timeout[15]_GND_25_o_add_29_OUT> created at line 152.
    Found 16-bit adder for signal <arp_send_cnt[15]_GND_25_o_add_45_OUT> created at line 194.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 139 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <arp_tx> synthesized.

Synthesizing Unit <ip_tx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\ip_tx.v".
        IDLE = 6'b000001
        WAIT_DATA_LENGTH = 6'b000010
        GEN_CHECKSUM = 6'b000100
        SEND_WAIT = 6'b001000
        WAIT_MAC = 6'b010000
        IP_SEND = 6'b100000
WARNING:Xst:653 - Signal <ip_tx_busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <timeout>.
    Found 16-bit register for signal <ip_send_data_length_d0>.
    Found 16-bit register for signal <ip_send_cnt>.
    Found 16-bit register for signal <checksum>.
    Found 4-bit register for signal <wait_cnt>.
    Found 17-bit register for signal <checksum_tmp0>.
    Found 17-bit register for signal <checksum_tmp1>.
    Found 17-bit register for signal <checksum_tmp2>.
    Found 17-bit register for signal <checksum_tmp3>.
    Found 17-bit register for signal <checksum_tmp4>.
    Found 18-bit register for signal <checksum_tmp5>.
    Found 18-bit register for signal <checksum_tmp6>.
    Found 19-bit register for signal <checksum_tmp7>.
    Found 20-bit register for signal <checksum_tmp8>.
    Found 20-bit register for signal <check_out>.
    Found 20-bit register for signal <checkout_buf>.
    Found 8-bit register for signal <ip_tx_data>.
    Found 6-bit register for signal <state>.
    Found 1-bit register for signal <ip_tx_ready>.
    Found 1-bit register for signal <ip_tx_end>.
    Found 1-bit register for signal <upper_data_req>.
    Found 1-bit register for signal <checksum_finish>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 8                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit adder for signal <_n0298> created at line 109.
    Found 17-bit adder for signal <_n0301> created at line 135.
    Found 16-bit adder for signal <timeout[15]_GND_27_o_add_30_OUT> created at line 160.
    Found 4-bit adder for signal <wait_cnt[3]_GND_27_o_add_35_OUT> created at line 170.
    Found 16-bit adder for signal <ip_send_cnt[15]_GND_27_o_add_43_OUT> created at line 201.
    Found 17-bit adder for signal <n0228> created at line 229.
    Found 17-bit adder for signal <n0229> created at line 229.
    Found 18-bit adder for signal <n0233> created at line 229.
    Found 18-bit adder for signal <n0234> created at line 229.
    Found 19-bit adder for signal <n0235> created at line 229.
    Found 20-bit adder for signal <n0236> created at line 229.
    Found 17-bit adder for signal <n0288[16:0]> created at line 239.
    Found 17-bit adder for signal <n0291[16:0]> created at line 239.
    Found 16-bit comparator greater for signal <ip_send_data_length[15]_GND_27_o_LessThan_39_o> created at line 189
    Found 17-bit comparator equal for signal <GND_27_o_GND_27_o_equal_13_o> created at line 109
    Found 17-bit comparator equal for signal <GND_27_o_GND_27_o_equal_26_o> created at line 135
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 280 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ip_tx> synthesized.

Synthesizing Unit <ip_tx_mode>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\ip_tx_mode.v".
        IDLE = 3'b001
        UDP = 3'b010
        ICMP = 3'b100
    Found 16-bit register for signal <timeout>.
    Found 16-bit register for signal <ip_send_data_length>.
    Found 8-bit register for signal <ip_tx_data>.
    Found 8-bit register for signal <ip_send_type>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <ip_tx_ready>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <timeout[15]_GND_29_o_add_16_OUT> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ip_tx_mode> synthesized.

Synthesizing Unit <udp_tx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\tx\udp_tx.v".
        IDLE = 7'b0000001
        HEADER_CHECKSUM = 7'b0000010
        GEN_CHECKSUM = 7'b0000100
        GEN_ODD_CHECKSUM = 7'b0001000
        GEN_CHECKSUM_END = 7'b0010000
        SEND_WAIT = 7'b0100000
        UDP_SEND = 7'b1000000
WARNING:Xst:647 - Input <source_ip_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <destination_ip_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <udp_ram_data_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <udp_tx_end> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <timeout>.
    Found 16-bit register for signal <udp_send_cnt>.
    Found 16-bit register for signal <udp_total_data_length>.
    Found 16-bit register for signal <udp_data_length>.
    Found 8-bit register for signal <ram_rdata_d0>.
    Found 8-bit register for signal <udp_tx_data>.
    Found 7-bit register for signal <state>.
    Found 1-bit register for signal <udp_tx_ready>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000001                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_31_o_GND_31_o_sub_30_OUT> created at line 180.
    Found 17-bit subtractor for signal <GND_31_o_GND_31_o_sub_45_OUT> created at line 239.
    Found 16-bit adder for signal <timeout[15]_GND_31_o_add_17_OUT> created at line 139.
    Found 16-bit adder for signal <udp_send_cnt[15]_GND_31_o_add_32_OUT> created at line 192.
    Found 16-bit comparator equal for signal <udp_send_cnt[15]_udp_total_data_length[15]_equal_6_o> created at line 99
    Found 16-bit comparator greater for signal <GND_31_o_udp_send_cnt[15]_LessThan_29_o> created at line 180
    Found 32-bit comparator greater for signal <GND_31_o_GND_31_o_LessThan_31_o> created at line 180
    Found 16-bit comparator greater for signal <udp_send_data_length[15]_GND_31_o_LessThan_38_o> created at line 209
    Found 16-bit comparator greater for signal <udp_data_length[15]_GND_31_o_LessThan_44_o> created at line 237
    Found 32-bit comparator lessequal for signal <n0036> created at line 239
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <udp_tx> synthesized.

Synthesizing Unit <mac_rx_top>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\mac_rx_top.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\mac_rx_top.v" line 67: Output port <CrcNext> of the instance <c0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\mac_rx_top.v" line 77: Output port <mac_rx_source_mac_addr> of the instance <mac0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mac_rx_top> synthesized.

Synthesizing Unit <mac_rx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\mac_rx.v".
        IDLE = 8'b00000001
        REC_PREAMBLE = 8'b00000010
        REC_MAC_HEAD = 8'b00000100
        REC_IDENTIFY = 8'b00001000
        REC_DATA = 8'b00010000
        REC_CRC = 8'b00100000
        REC_ERROR = 8'b01000000
        REC_END = 8'b10000000
    Found 1-bit register for signal <crcre>.
    Found 8-bit register for signal <crc_din>.
    Found 8-bit register for signal <mac_rx_data_d0>.
    Found 8-bit register for signal <mac_rx_data_d1>.
    Found 8-bit register for signal <mac_rx_data_d2>.
    Found 16-bit register for signal <timeout>.
    Found 16-bit register for signal <frame_type>.
    Found 5-bit register for signal <mac_rx_cnt>.
    Found 32-bit register for signal <crc>.
    Found 32-bit register for signal <crc_result_d0>.
    Found 32-bit register for signal <crc_rec>.
    Found 4-bit register for signal <preamble_cnt>.
    Found 48-bit register for signal <mac_rx_destination_mac_addr>.
    Found 48-bit register for signal <mac_rx_source_mac_addr>.
    Found 8-bit register for signal <rec_state>.
    Found 1-bit register for signal <crcen>.
    Found 1-bit register for signal <ip_rx_req>.
    Found 1-bit register for signal <arp_rx_req>.
    Found 1-bit register for signal <rx_dv_d0>.
    Found 1-bit register for signal <mac_rec_error>.
    Found 1-bit register for signal <crc_check<31>>.
    Found 1-bit register for signal <crc_check<30>>.
    Found 1-bit register for signal <crc_check<29>>.
    Found 1-bit register for signal <crc_check<28>>.
    Found 1-bit register for signal <crc_check<27>>.
    Found 1-bit register for signal <crc_check<26>>.
    Found 1-bit register for signal <crc_check<25>>.
    Found 1-bit register for signal <crc_check<24>>.
    Found 1-bit register for signal <crc_check<23>>.
    Found 1-bit register for signal <crc_check<22>>.
    Found 1-bit register for signal <crc_check<21>>.
    Found 1-bit register for signal <crc_check<20>>.
    Found 1-bit register for signal <crc_check<19>>.
    Found 1-bit register for signal <crc_check<18>>.
    Found 1-bit register for signal <crc_check<17>>.
    Found 1-bit register for signal <crc_check<16>>.
    Found 1-bit register for signal <crc_check<15>>.
    Found 1-bit register for signal <crc_check<14>>.
    Found 1-bit register for signal <crc_check<13>>.
    Found 1-bit register for signal <crc_check<12>>.
    Found 1-bit register for signal <crc_check<11>>.
    Found 1-bit register for signal <crc_check<10>>.
    Found 1-bit register for signal <crc_check<9>>.
    Found 1-bit register for signal <crc_check<8>>.
    Found 1-bit register for signal <crc_check<7>>.
    Found 1-bit register for signal <crc_check<6>>.
    Found 1-bit register for signal <crc_check<5>>.
    Found 1-bit register for signal <crc_check<4>>.
    Found 1-bit register for signal <crc_check<3>>.
    Found 1-bit register for signal <crc_check<2>>.
    Found 1-bit register for signal <crc_check<1>>.
    Found 1-bit register for signal <crc_check<0>>.
    Found 1-bit register for signal <crc_error>.
    Found 1-bit register for signal <preamble<63>>.
    Found 1-bit register for signal <preamble<62>>.
    Found 1-bit register for signal <preamble<61>>.
    Found 1-bit register for signal <preamble<60>>.
    Found 1-bit register for signal <preamble<59>>.
    Found 1-bit register for signal <preamble<58>>.
    Found 1-bit register for signal <preamble<57>>.
    Found 1-bit register for signal <preamble<56>>.
    Found 1-bit register for signal <preamble<55>>.
    Found 1-bit register for signal <preamble<54>>.
    Found 1-bit register for signal <preamble<53>>.
    Found 1-bit register for signal <preamble<52>>.
    Found 1-bit register for signal <preamble<51>>.
    Found 1-bit register for signal <preamble<50>>.
    Found 1-bit register for signal <preamble<49>>.
    Found 1-bit register for signal <preamble<48>>.
    Found 1-bit register for signal <preamble<47>>.
    Found 1-bit register for signal <preamble<46>>.
    Found 1-bit register for signal <preamble<45>>.
    Found 1-bit register for signal <preamble<44>>.
    Found 1-bit register for signal <preamble<43>>.
    Found 1-bit register for signal <preamble<42>>.
    Found 1-bit register for signal <preamble<41>>.
    Found 1-bit register for signal <preamble<40>>.
    Found 1-bit register for signal <preamble<39>>.
    Found 1-bit register for signal <preamble<38>>.
    Found 1-bit register for signal <preamble<37>>.
    Found 1-bit register for signal <preamble<36>>.
    Found 1-bit register for signal <preamble<35>>.
    Found 1-bit register for signal <preamble<34>>.
    Found 1-bit register for signal <preamble<33>>.
    Found 1-bit register for signal <preamble<32>>.
    Found 1-bit register for signal <preamble<31>>.
    Found 1-bit register for signal <preamble<30>>.
    Found 1-bit register for signal <preamble<29>>.
    Found 1-bit register for signal <preamble<28>>.
    Found 1-bit register for signal <preamble<27>>.
    Found 1-bit register for signal <preamble<26>>.
    Found 1-bit register for signal <preamble<25>>.
    Found 1-bit register for signal <preamble<24>>.
    Found 1-bit register for signal <preamble<23>>.
    Found 1-bit register for signal <preamble<22>>.
    Found 1-bit register for signal <preamble<21>>.
    Found 1-bit register for signal <preamble<20>>.
    Found 1-bit register for signal <preamble<19>>.
    Found 1-bit register for signal <preamble<18>>.
    Found 1-bit register for signal <preamble<17>>.
    Found 1-bit register for signal <preamble<16>>.
    Found 1-bit register for signal <preamble<15>>.
    Found 1-bit register for signal <preamble<14>>.
    Found 1-bit register for signal <preamble<13>>.
    Found 1-bit register for signal <preamble<12>>.
    Found 1-bit register for signal <preamble<11>>.
    Found 1-bit register for signal <preamble<10>>.
    Found 1-bit register for signal <preamble<9>>.
    Found 1-bit register for signal <preamble<8>>.
    Found 1-bit register for signal <preamble<7>>.
    Found 1-bit register for signal <preamble<6>>.
    Found 1-bit register for signal <preamble<5>>.
    Found 1-bit register for signal <preamble<4>>.
    Found 1-bit register for signal <preamble<3>>.
    Found 1-bit register for signal <preamble<2>>.
    Found 1-bit register for signal <preamble<1>>.
    Found 1-bit register for signal <preamble<0>>.
    Found finite state machine <FSM_11> for signal <rec_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <timeout[15]_GND_34_o_add_43_OUT> created at line 220.
    Found 5-bit adder for signal <mac_rx_cnt[4]_GND_34_o_add_49_OUT> created at line 230.
    Found 4-bit adder for signal <preamble_cnt[3]_GND_34_o_add_80_OUT> created at line 331.
    Found 32-bit 4-to-1 multiplexer for signal <_n0538> created at line 296.
    Found 32-bit comparator not equal for signal <crc_check[31]_crc_rec[31]_equal_79_o> created at line 314
    Found 4-bit comparator lessequal for signal <preamble_cnt[3]_PWR_28_o_LessThan_80_o> created at line 330
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 368 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 107 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mac_rx> synthesized.

Synthesizing Unit <ip_rx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\ip_rx.v".
        IDLE = 5'b00001
        REC_HEADER0 = 5'b00010
        REC_HEADER1 = 5'b00100
        REC_DATA = 5'b01000
        REC_END = 5'b10000
    Found 16-bit register for signal <upper_layer_data_length>.
    Found 16-bit register for signal <ip_rx_cnt>.
    Found 16-bit register for signal <ip_total_data_length>.
    Found 16-bit register for signal <checkout_buf<15:0>>.
    Found 8-bit register for signal <ip_rx_data_d0>.
    Found 8-bit register for signal <net_protocol>.
    Found 4-bit register for signal <header_length_buf>.
    Found 32-bit register for signal <checksum_tmp>.
    Found 32-bit register for signal <check_out>.
    Found 32-bit register for signal <checksum_buf>.
    Found 3-bit register for signal <checksum_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <ip_rx_end>.
    Found 1-bit register for signal <ip_addr_check_error>.
    Found 1-bit register for signal <udp_rx_req>.
    Found 1-bit register for signal <icmp_rx_req>.
    Found 1-bit register for signal <ip_rec_data_length<15>>.
    Found 1-bit register for signal <ip_rec_data_length<14>>.
    Found 1-bit register for signal <ip_rec_data_length<13>>.
    Found 1-bit register for signal <ip_rec_data_length<12>>.
    Found 1-bit register for signal <ip_rec_data_length<11>>.
    Found 1-bit register for signal <ip_rec_data_length<10>>.
    Found 1-bit register for signal <ip_rec_data_length<9>>.
    Found 1-bit register for signal <ip_rec_data_length<8>>.
    Found 1-bit register for signal <ip_rec_data_length<7>>.
    Found 1-bit register for signal <ip_rec_data_length<6>>.
    Found 1-bit register for signal <ip_rec_data_length<5>>.
    Found 1-bit register for signal <ip_rec_data_length<4>>.
    Found 1-bit register for signal <ip_rec_data_length<3>>.
    Found 1-bit register for signal <ip_rec_data_length<2>>.
    Found 1-bit register for signal <ip_rec_data_length<1>>.
    Found 1-bit register for signal <ip_rec_data_length<0>>.
    Found 1-bit register for signal <ip_rec_source_addr<31>>.
    Found 1-bit register for signal <ip_rec_source_addr<30>>.
    Found 1-bit register for signal <ip_rec_source_addr<29>>.
    Found 1-bit register for signal <ip_rec_source_addr<28>>.
    Found 1-bit register for signal <ip_rec_source_addr<27>>.
    Found 1-bit register for signal <ip_rec_source_addr<26>>.
    Found 1-bit register for signal <ip_rec_source_addr<25>>.
    Found 1-bit register for signal <ip_rec_source_addr<24>>.
    Found 1-bit register for signal <ip_rec_source_addr<23>>.
    Found 1-bit register for signal <ip_rec_source_addr<22>>.
    Found 1-bit register for signal <ip_rec_source_addr<21>>.
    Found 1-bit register for signal <ip_rec_source_addr<20>>.
    Found 1-bit register for signal <ip_rec_source_addr<19>>.
    Found 1-bit register for signal <ip_rec_source_addr<18>>.
    Found 1-bit register for signal <ip_rec_source_addr<17>>.
    Found 1-bit register for signal <ip_rec_source_addr<16>>.
    Found 1-bit register for signal <ip_rec_source_addr<15>>.
    Found 1-bit register for signal <ip_rec_source_addr<14>>.
    Found 1-bit register for signal <ip_rec_source_addr<13>>.
    Found 1-bit register for signal <ip_rec_source_addr<12>>.
    Found 1-bit register for signal <ip_rec_source_addr<11>>.
    Found 1-bit register for signal <ip_rec_source_addr<10>>.
    Found 1-bit register for signal <ip_rec_source_addr<9>>.
    Found 1-bit register for signal <ip_rec_source_addr<8>>.
    Found 1-bit register for signal <ip_rec_source_addr<7>>.
    Found 1-bit register for signal <ip_rec_source_addr<6>>.
    Found 1-bit register for signal <ip_rec_source_addr<5>>.
    Found 1-bit register for signal <ip_rec_source_addr<4>>.
    Found 1-bit register for signal <ip_rec_source_addr<3>>.
    Found 1-bit register for signal <ip_rec_source_addr<2>>.
    Found 1-bit register for signal <ip_rec_source_addr<1>>.
    Found 1-bit register for signal <ip_rec_source_addr<0>>.
    Found 1-bit register for signal <ip_rec_destination_addr<31>>.
    Found 1-bit register for signal <ip_rec_destination_addr<30>>.
    Found 1-bit register for signal <ip_rec_destination_addr<29>>.
    Found 1-bit register for signal <ip_rec_destination_addr<28>>.
    Found 1-bit register for signal <ip_rec_destination_addr<27>>.
    Found 1-bit register for signal <ip_rec_destination_addr<26>>.
    Found 1-bit register for signal <ip_rec_destination_addr<25>>.
    Found 1-bit register for signal <ip_rec_destination_addr<24>>.
    Found 1-bit register for signal <ip_rec_destination_addr<23>>.
    Found 1-bit register for signal <ip_rec_destination_addr<22>>.
    Found 1-bit register for signal <ip_rec_destination_addr<21>>.
    Found 1-bit register for signal <ip_rec_destination_addr<20>>.
    Found 1-bit register for signal <ip_rec_destination_addr<19>>.
    Found 1-bit register for signal <ip_rec_destination_addr<18>>.
    Found 1-bit register for signal <ip_rec_destination_addr<17>>.
    Found 1-bit register for signal <ip_rec_destination_addr<16>>.
    Found 1-bit register for signal <ip_rec_destination_addr<15>>.
    Found 1-bit register for signal <ip_rec_destination_addr<14>>.
    Found 1-bit register for signal <ip_rec_destination_addr<13>>.
    Found 1-bit register for signal <ip_rec_destination_addr<12>>.
    Found 1-bit register for signal <ip_rec_destination_addr<11>>.
    Found 1-bit register for signal <ip_rec_destination_addr<10>>.
    Found 1-bit register for signal <ip_rec_destination_addr<9>>.
    Found 1-bit register for signal <ip_rec_destination_addr<8>>.
    Found 1-bit register for signal <ip_rec_destination_addr<7>>.
    Found 1-bit register for signal <ip_rec_destination_addr<6>>.
    Found 1-bit register for signal <ip_rec_destination_addr<5>>.
    Found 1-bit register for signal <ip_rec_destination_addr<4>>.
    Found 1-bit register for signal <ip_rec_destination_addr<3>>.
    Found 1-bit register for signal <ip_rec_destination_addr<2>>.
    Found 1-bit register for signal <ip_rec_destination_addr<1>>.
    Found 1-bit register for signal <ip_rec_destination_addr<0>>.
    Found 1-bit register for signal <ip_checksum_error>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_36_o_GND_36_o_sub_6_OUT> created at line 82.
    Found 17-bit subtractor for signal <GND_36_o_GND_36_o_sub_21_OUT> created at line 109.
    Found 7-bit subtractor for signal <GND_36_o_GND_36_o_sub_28_OUT> created at line 134.
    Found 16-bit subtractor for signal <ip_rec_data_length[15]_GND_36_o_sub_34_OUT> created at line 160.
    Found 16-bit adder for signal <ip_rx_cnt[15]_GND_36_o_add_40_OUT> created at line 183.
    Found 32-bit adder for signal <GND_36_o_checksum_buf[31]_add_82_OUT> created at line 277.
    Found 17-bit adder for signal <n0384[16:0]> created at line 287.
    Found 3-bit adder for signal <checksum_cnt[2]_GND_36_o_add_95_OUT> created at line 322.
    Found 32-bit comparator equal for signal <GND_36_o_GND_36_o_equal_7_o> created at line 82
    Found 32-bit comparator equal for signal <GND_36_o_GND_36_o_equal_22_o> created at line 109
    Found 32-bit comparator equal for signal <GND_36_o_GND_36_o_equal_29_o> created at line 134
    Found 16-bit comparator greater for signal <ip_rec_data_length[15]_GND_36_o_LessThan_45_o> created at line 194
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 268 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ip_rx> synthesized.

Synthesizing Unit <udp_rx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\udp_rx.v".
        IDLE = 8'b00000001
        REC_HEAD = 8'b00000010
        REC_DATA = 8'b00000100
        REC_ODD_DATA = 8'b00001000
        VERIFY_CHECKSUM = 8'b00010000
        REC_ERROR = 8'b00100000
        REC_END_WAIT = 8'b01000000
        REC_END = 8'b10000000
    Found 11-bit register for signal <ram_write_addr>.
    Found 16-bit register for signal <udp_data_length>.
    Found 16-bit register for signal <udp_rec_data_length>.
    Found 16-bit register for signal <udp_rx_cnt>.
    Found 16-bit register for signal <checkout_buf<15:0>>.
    Found 8-bit register for signal <udp_rx_data_d0>.
    Found 17-bit register for signal <checksum_tmp0>.
    Found 17-bit register for signal <checksum_tmp1>.
    Found 17-bit register for signal <checksum_tmp2>.
    Found 18-bit register for signal <checksum_tmp3>.
    Found 19-bit register for signal <checksum_tmp4>.
    Found 32-bit register for signal <checksum_tmp5>.
    Found 32-bit register for signal <check_out>.
    Found 32-bit register for signal <checksum_buf>.
    Found 3-bit register for signal <checksum_cnt>.
    Found 8-bit register for signal <state>.
    Found 1-bit register for signal <ram_wr_en>.
    Found 1-bit register for signal <ip_addr_check_error_d0>.
    Found 1-bit register for signal <udp_checksum_error>.
    Found 1-bit register for signal <verify_end>.
    Found 1-bit register for signal <udp_rec_data_valid>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 13                                             |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_38_o_GND_38_o_sub_11_OUT> created at line 89.
    Found 17-bit subtractor for signal <GND_38_o_GND_38_o_sub_14_OUT> created at line 91.
    Found 16-bit adder for signal <udp_rx_cnt[15]_GND_38_o_add_55_OUT> created at line 184.
    Found 17-bit adder for signal <n0211> created at line 236.
    Found 17-bit adder for signal <n0212> created at line 236.
    Found 17-bit adder for signal <n0213> created at line 236.
    Found 18-bit adder for signal <n0214> created at line 236.
    Found 19-bit adder for signal <n0215> created at line 236.
    Found 32-bit adder for signal <GND_38_o_checksum_buf[31]_add_86_OUT> created at line 236.
    Found 32-bit adder for signal <GND_38_o_checksum_tmp5[31]_add_89_OUT> created at line 236.
    Found 3-bit adder for signal <checksum_cnt[2]_GND_38_o_add_97_OUT> created at line 299.
    Found 32-bit adder for signal <GND_38_o_checksum_tmp5[31]_add_103_OUT> created at line 236.
    Found 17-bit adder for signal <n0262[16:0]> created at line 246.
    Found 11-bit subtractor for signal <GND_38_o_GND_38_o_sub_44_OUT<10:0>> created at line 150.
    Found 32-bit comparator equal for signal <GND_38_o_GND_38_o_equal_12_o> created at line 89
    Found 32-bit comparator equal for signal <GND_38_o_GND_38_o_equal_15_o> created at line 91
    Found 16-bit comparator greater for signal <udp_rx_cnt[15]_udp_data_length[15]_LessThan_41_o> created at line 139
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 275 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <udp_rx> synthesized.

Synthesizing Unit <dpram_1>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\dpram.v".
        WIDTH = 8
        DEPTH = 11
    Found 2048x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    WARNING:Xst:2404 -  FFs/Latches <raddr_reg<10:0>> (without init value) have a constant value of 0 in block <dpram_1>.
    Summary:
	inferred   1 RAM(s).
Unit <dpram_1> synthesized.

Synthesizing Unit <arp_rx>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\rx\arp_rx.v".
        IDLE = 4'b0001
        ARP_REC_DATA = 4'b0010
        ARP_WAIT = 4'b0100
        ARP_END = 4'b1000
    Found 8-bit register for signal <arp_rx_cnt>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <arp_rx_end>.
    Found 1-bit register for signal <arp_reply_req>.
    Found 1-bit register for signal <arp_found>.
    Found 1-bit register for signal <arp_rec_op<15>>.
    Found 1-bit register for signal <arp_rec_op<14>>.
    Found 1-bit register for signal <arp_rec_op<13>>.
    Found 1-bit register for signal <arp_rec_op<12>>.
    Found 1-bit register for signal <arp_rec_op<11>>.
    Found 1-bit register for signal <arp_rec_op<10>>.
    Found 1-bit register for signal <arp_rec_op<9>>.
    Found 1-bit register for signal <arp_rec_op<8>>.
    Found 1-bit register for signal <arp_rec_op<7>>.
    Found 1-bit register for signal <arp_rec_op<6>>.
    Found 1-bit register for signal <arp_rec_op<5>>.
    Found 1-bit register for signal <arp_rec_op<4>>.
    Found 1-bit register for signal <arp_rec_op<3>>.
    Found 1-bit register for signal <arp_rec_op<2>>.
    Found 1-bit register for signal <arp_rec_op<1>>.
    Found 1-bit register for signal <arp_rec_op<0>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<47>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<46>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<45>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<44>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<43>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<42>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<41>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<40>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<39>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<38>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<37>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<36>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<35>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<34>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<33>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<32>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<31>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<30>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<29>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<28>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<27>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<26>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<25>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<24>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<23>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<22>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<21>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<20>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<19>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<18>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<17>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<16>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<15>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<14>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<13>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<12>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<11>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<10>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<9>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<8>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<7>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<6>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<5>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<4>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<3>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<2>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<1>>.
    Found 1-bit register for signal <arp_rec_source_mac_addr<0>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<31>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<30>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<29>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<28>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<27>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<26>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<25>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<24>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<23>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<22>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<21>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<20>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<19>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<18>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<17>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<16>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<15>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<14>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<13>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<12>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<11>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<10>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<9>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<8>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<7>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<6>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<5>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<4>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<3>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<2>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<1>>.
    Found 1-bit register for signal <arp_rec_source_ip_addr<0>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<47>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<46>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<45>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<44>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<43>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<42>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<41>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<40>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<39>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<38>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<37>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<36>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<35>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<34>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<33>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<32>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<31>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<30>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<29>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<28>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<27>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<26>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<25>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<24>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<23>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<22>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<21>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<20>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<19>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<18>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<17>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<16>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<15>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<14>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<13>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<12>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<11>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<10>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<9>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<8>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<7>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<6>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<5>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<4>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<3>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<2>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<1>>.
    Found 1-bit register for signal <arp_rec_destination_mac_addr<0>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<31>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<30>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<29>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<28>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<27>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<26>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<25>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<24>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<23>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<22>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<21>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<20>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<19>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<18>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<17>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<16>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<15>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<14>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<13>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<12>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<11>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<10>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<9>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<8>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<7>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<6>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<5>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<4>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<3>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<2>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<1>>.
    Found 1-bit register for signal <arp_rec_destination_ip_addr<0>>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <arp_rx_cnt[7]_GND_41_o_add_23_OUT> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 187 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <arp_rx> synthesized.

Synthesizing Unit <icmp_reply>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\icmp_reply.v".
        IDLE = 11'b00000000001
        REC_DATA = 11'b00000000010
        REC_ODD_DATA = 11'b00000000100
        VERIFY_CHECKSUM = 11'b00000001000
        REC_ERROR = 11'b00000010000
        REC_END_WAIT = 11'b00000100000
        GEN_CHECKSUM = 11'b00001000000
        SEND_WAIT = 11'b00010000000
        SEND = 11'b00100000000
        REC_END = 11'b01000000000
        SEND_END = 11'b10000000000
WARNING:Xst:653 - Signal <icmp_tx_end> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <ram_write_addr<7:0>>.
    Found 8-bit register for signal <icmp_rx_data_d0>.
    Found 8-bit register for signal <icmp_code>.
    Found 8-bit register for signal <icmp_rec_ram_read_addr<7:0>>.
    Found 8-bit register for signal <icmp_tx_data>.
    Found 16-bit register for signal <timeout>.
    Found 16-bit register for signal <icmp_data_length>.
    Found 16-bit register for signal <icmp_rx_cnt>.
    Found 16-bit register for signal <checkout_buf<15:0>>.
    Found 32-bit register for signal <checksum_tmp>.
    Found 32-bit register for signal <check_out>.
    Found 32-bit register for signal <checksum_buf>.
    Found 32-bit register for signal <reply_checksum_tmp>.
    Found 32-bit register for signal <reply_check_out>.
    Found 32-bit register for signal <reply_checksum_buf>.
    Found 32-bit register for signal <reply_checkout_buf>.
    Found 3-bit register for signal <checksum_cnt>.
    Found 11-bit register for signal <state>.
    Found 1-bit register for signal <icmp_tx_req>.
    Found 1-bit register for signal <icmp_tx_ready>.
    Found 1-bit register for signal <ram_wr_en>.
    Found 1-bit register for signal <icmp_rev_error_d0>.
    Found 1-bit register for signal <icmp_type_error>.
    Found 1-bit register for signal <icmp_id<15>>.
    Found 1-bit register for signal <icmp_id<14>>.
    Found 1-bit register for signal <icmp_id<13>>.
    Found 1-bit register for signal <icmp_id<12>>.
    Found 1-bit register for signal <icmp_id<11>>.
    Found 1-bit register for signal <icmp_id<10>>.
    Found 1-bit register for signal <icmp_id<9>>.
    Found 1-bit register for signal <icmp_id<8>>.
    Found 1-bit register for signal <icmp_id<7>>.
    Found 1-bit register for signal <icmp_id<6>>.
    Found 1-bit register for signal <icmp_id<5>>.
    Found 1-bit register for signal <icmp_id<4>>.
    Found 1-bit register for signal <icmp_id<3>>.
    Found 1-bit register for signal <icmp_id<2>>.
    Found 1-bit register for signal <icmp_id<1>>.
    Found 1-bit register for signal <icmp_id<0>>.
    Found 1-bit register for signal <icmp_seq<15>>.
    Found 1-bit register for signal <icmp_seq<14>>.
    Found 1-bit register for signal <icmp_seq<13>>.
    Found 1-bit register for signal <icmp_seq<12>>.
    Found 1-bit register for signal <icmp_seq<11>>.
    Found 1-bit register for signal <icmp_seq<10>>.
    Found 1-bit register for signal <icmp_seq<9>>.
    Found 1-bit register for signal <icmp_seq<8>>.
    Found 1-bit register for signal <icmp_seq<7>>.
    Found 1-bit register for signal <icmp_seq<6>>.
    Found 1-bit register for signal <icmp_seq<5>>.
    Found 1-bit register for signal <icmp_seq<4>>.
    Found 1-bit register for signal <icmp_seq<3>>.
    Found 1-bit register for signal <icmp_seq<2>>.
    Found 1-bit register for signal <icmp_seq<1>>.
    Found 1-bit register for signal <icmp_seq<0>>.
    Found 1-bit register for signal <icmp_checksum_error>.
    Found 1-bit register for signal <icmp_rx_end>.
    Found 1-bit register for signal <checksum_finish>.
    Found finite state machine <FSM_15> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 29                                             |
    | Inputs             | 14                                             |
    | Outputs            | 20                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000001                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit subtractor for signal <GND_43_o_GND_43_o_sub_5_OUT> created at line 89.
    Found 17-bit subtractor for signal <GND_43_o_GND_43_o_sub_8_OUT> created at line 91.
    Found 16-bit adder for signal <timeout[15]_GND_43_o_add_55_OUT> created at line 208.
    Found 16-bit adder for signal <icmp_rx_cnt[15]_GND_43_o_add_65_OUT> created at line 244.
    Found 32-bit adder for signal <GND_43_o_checksum_buf[31]_add_93_OUT> created at line 337.
    Found 32-bit adder for signal <GND_43_o_checksum_tmp[31]_add_96_OUT> created at line 337.
    Found 3-bit adder for signal <checksum_cnt[2]_GND_43_o_add_104_OUT> created at line 370.
    Found 17-bit adder for signal <n0345[16:0]> created at line 346.
    Found 17-bit adder for signal <n0348[16:0]> created at line 346.
    Found 32-bit adder for signal <GND_43_o_reply_checksum_buf[31]_add_130_OUT> created at line 337.
    Found 32-bit adder for signal <GND_43_o_reply_checksum_tmp[31]_add_135_OUT> created at line 337.
    Found 17-bit adder for signal <n0357[16:0]> created at line 346.
    Found 17-bit adder for signal <n0360[16:0]> created at line 346.
    Found 11-bit subtractor for signal <GND_43_o_GND_43_o_sub_52_OUT<10:0>> created at line 197.
    Found 11-bit subtractor for signal <GND_43_o_GND_43_o_sub_88_OUT<10:0>> created at line 299.
    Found 8-bit 8-to-1 multiplexer for signal <_n0421> created at line 524.
    Found 32-bit comparator equal for signal <GND_43_o_GND_43_o_equal_6_o> created at line 89
    Found 32-bit comparator equal for signal <GND_43_o_GND_43_o_equal_9_o> created at line 91
    Found 16-bit comparator equal for signal <icmp_rx_cnt[15]_icmp_data_length[15]_equal_28_o> created at line 138
    Found 16-bit comparator greater for signal <icmp_rx_cnt[15]_icmp_data_length[15]_LessThan_48_o> created at line 183
    Found 16-bit comparator greater for signal <GND_43_o_icmp_rx_cnt[15]_LessThan_49_o> created at line 183
    Found 16-bit comparator greater for signal <GND_43_o_icmp_rx_cnt[15]_LessThan_87_o> created at line 298
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 371 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <icmp_reply> synthesized.

Synthesizing Unit <dpram_2>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\dpram.v".
        WIDTH = 8
        DEPTH = 8
    Found 256x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <raddr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <dpram_2> synthesized.

Synthesizing Unit <arp_cache>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\30_video_ethernet\src\mac\arp_cache.v".
    Found 48-bit register for signal <destination_mac_addr>.
    Found 80-bit register for signal <arp_cache>.
    Found 1-bit register for signal <mac_not_exist>.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <arp_cache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 2048x8-bit dual-port RAM                              : 1
 256x32-bit single-port Read Only RAM                  : 1
 256x8-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 68
 10-bit adder                                          : 1
 11-bit subtractor                                     : 3
 14-bit subtractor                                     : 1
 16-bit adder                                          : 15
 16-bit subtractor                                     : 2
 17-bit adder                                          : 15
 17-bit subtractor                                     : 7
 18-bit adder                                          : 3
 19-bit adder                                          : 2
 20-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 32-bit adder                                          : 7
 4-bit adder                                           : 3
 5-bit adder                                           : 1
 7-bit subtractor                                      : 2
 8-bit adder                                           : 1
# Registers                                            : 599
 1-bit register                                        : 471
 10-bit register                                       : 2
 11-bit register                                       : 2
 14-bit register                                       : 1
 16-bit register                                       : 32
 17-bit register                                       : 8
 18-bit register                                       : 3
 19-bit register                                       : 2
 2-bit register                                        : 2
 20-bit register                                       : 3
 3-bit register                                        : 8
 32-bit register                                       : 21
 4-bit register                                        : 5
 48-bit register                                       : 4
 5-bit register                                        : 1
 8-bit register                                        : 33
 80-bit register                                       : 1
# Comparators                                          : 27
 11-bit comparator greater                             : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 9
 17-bit comparator equal                               : 2
 32-bit comparator equal                               : 7
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 276
 1-bit 2-to-1 multiplexer                              : 122
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 19
 17-bit 2-to-1 multiplexer                             : 6
 18-bit 2-to-1 multiplexer                             : 3
 19-bit 2-to-1 multiplexer                             : 2
 20-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 24
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 48-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 68
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 16
# Xors                                                 : 110
 1-bit xor2                                            : 62
 1-bit xor3                                            : 26
 1-bit xor4                                            : 18
 1-bit xor5                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/camera_fifo.ngc>.
Loading core <camera_fifo> for timing and area information for instance <camera_fifo_inst>.
WARNING:Xst:1290 - Hierarchical block <udp0> is unconnected in block <mac_rx0>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <checksum_tmp3_0> in Unit <ip0> is equivalent to the following 20 FFs/Latches, which will be removed : <checksum_tmp3_2> <checksum_tmp3_4> <checksum_tmp3_6> <checksum_tmp3_8> <checksum_tmp3_9> <checksum_tmp3_10> <checksum_tmp3_11> <checksum_tmp3_12> <checksum_tmp3_13> <checksum_tmp3_16> <checksum_tmp4_2> <checksum_tmp4_4> <checksum_tmp4_6> <checksum_tmp4_8> <checksum_tmp4_9> <checksum_tmp4_10> <checksum_tmp4_11> <checksum_tmp4_12> <checksum_tmp4_13> <checksum_tmp4_16> 
INFO:Xst:2261 - The FF/Latch <op_2> in Unit <arp_tx0> is equivalent to the following 13 FFs/Latches, which will be removed : <op_3> <op_4> <op_5> <op_6> <op_7> <op_8> <op_9> <op_10> <op_11> <op_12> <op_13> <op_14> <op_15> 
INFO:Xst:2261 - The FF/Latch <udp_total_data_length_1> in Unit <udp0> is equivalent to the following FF/Latch, which will be removed : <udp_total_data_length_4> 
INFO:Xst:2261 - The FF/Latch <udp_data_length_3> in Unit <udp0> is equivalent to the following 2 FFs/Latches, which will be removed : <udp_data_length_10> <udp_total_data_length_3> 
INFO:Xst:2261 - The FF/Latch <udp_data_length_0> in Unit <udp0> is equivalent to the following 25 FFs/Latches, which will be removed : <udp_data_length_1> <udp_data_length_2> <udp_data_length_4> <udp_data_length_5> <udp_data_length_6> <udp_data_length_7> <udp_data_length_8> <udp_data_length_9> <udp_data_length_11> <udp_data_length_12> <udp_data_length_13> <udp_data_length_14> <udp_data_length_15> <udp_total_data_length_0> <udp_total_data_length_2> <udp_total_data_length_5> <udp_total_data_length_6> <udp_total_data_length_7> <udp_total_data_length_8> <udp_total_data_length_9> <udp_total_data_length_11> <udp_total_data_length_12> <udp_total_data_length_13> <udp_total_data_length_14> <udp_total_data_length_15> 
INFO:Xst:2261 - The FF/Latch <ip_send_type_1> in Unit <ipmode> is equivalent to the following 5 FFs/Latches, which will be removed : <ip_send_type_2> <ip_send_type_3> <ip_send_type_5> <ip_send_type_6> <ip_send_type_7> 
WARNING:Xst:1710 - FF/Latch <checksum_tmp3_0> (without init value) has a constant value of 0 in block <ip0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <op_2> (without init value) has a constant value of 0 in block <arp_tx0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_data_length_0> (without init value) has a constant value of 0 in block <udp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_send_type_1> (without init value) has a constant value of 0 in block <ipmode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <checkout_buf_16> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <checkout_buf_17> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <checkout_buf_18> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <checkout_buf_19> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_16> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_17> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_18> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_19> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_20> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_21> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_22> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_23> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_24> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_25> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_26> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_27> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_28> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_29> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_30> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <check_out_31> of sequential type is unconnected in block <ip0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_16> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_17> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_18> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_19> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_20> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_21> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_22> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_23> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_24> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_25> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_26> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_27> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_28> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_29> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_30> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2677 - Node <reply_checkout_buf_31> of sequential type is unconnected in block <icmp0>.
WARNING:Xst:2404 -  FFs/Latches <checksum_tmp3<16:16>> (without init value) have a constant value of 0 in block <ip_tx>.
WARNING:Xst:2404 -  FFs/Latches <checksum_tmp4<16:16>> (without init value) have a constant value of 0 in block <ip_tx>.
WARNING:Xst:2404 -  FFs/Latches <op<15:2>> (without init value) have a constant value of 0 in block <arp_tx>.
WARNING:Xst:2404 -  FFs/Latches <udp_total_data_length<15:11>> (without init value) have a constant value of 0 in block <udp_tx>.
WARNING:Xst:2404 -  FFs/Latches <udp_data_length<15:11>> (without init value) have a constant value of 0 in block <udp_tx>.
WARNING:Xst:2404 -  FFs/Latches <check_out<31:17>> (without init value) have a constant value of 0 in block <ip_rx>.

Synthesizing (advanced) Unit <arp_rx>.
The following registers are absorbed into counter <arp_rx_cnt>: 1 register on signal <arp_rx_cnt>.
Unit <arp_rx> synthesized (advanced).

Synthesizing (advanced) Unit <arp_tx>.
The following registers are absorbed into counter <timeout>: 1 register on signal <timeout>.
The following registers are absorbed into counter <arp_send_cnt>: 1 register on signal <arp_send_cnt>.
Unit <arp_tx> synthesized (advanced).

Synthesizing (advanced) Unit <dpram_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <wren>          | high     |
    |     addrA          | connected to signal <wraddress>     |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     addrB          | connected to signal <GND>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dpram_1> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_config>.
The following registers are absorbed into counter <lut_index>: 1 register on signal <lut_index>.
Unit <i2c_config> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_bit_ctrl>.
The following registers are absorbed into counter <filter_cnt>: 1 register on signal <filter_cnt>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <i2c_master_bit_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_byte_ctrl>.
The following registers are absorbed into counter <dcnt>: 1 register on signal <dcnt>.
Unit <i2c_master_byte_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <icmp_reply>.
The following registers are absorbed into accumulator <reply_checksum_tmp>: 1 register on signal <reply_checksum_tmp>.
The following registers are absorbed into counter <icmp_rx_cnt>: 1 register on signal <icmp_rx_cnt>.
The following registers are absorbed into counter <timeout>: 1 register on signal <timeout>.
The following registers are absorbed into counter <checksum_cnt>: 1 register on signal <checksum_cnt>.
INFO:Xst:3226 - The RAM <icmp_receive_ram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <icmp_receive_ram/raddr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <ram_wr_en>     | high     |
    |     addrA          | connected to signal <ram_write_addr> |          |
    |     diA            | connected to signal <icmp_rx_data_d0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <icmp_rec_ram_read_addr> |          |
    |     doB            | connected to signal <icmp_rec_ram_rdata> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <icmp_reply> synthesized (advanced).

Synthesizing (advanced) Unit <ip_rx>.
The following registers are absorbed into counter <ip_rx_cnt>: 1 register on signal <ip_rx_cnt>.
The following registers are absorbed into counter <checksum_cnt>: 1 register on signal <checksum_cnt>.
Unit <ip_rx> synthesized (advanced).

Synthesizing (advanced) Unit <ip_tx>.
The following registers are absorbed into counter <ip_send_cnt>: 1 register on signal <ip_send_cnt>.
The following registers are absorbed into counter <wait_cnt>: 1 register on signal <wait_cnt>.
Unit <ip_tx> synthesized (advanced).

Synthesizing (advanced) Unit <ip_tx_mode>.
The following registers are absorbed into counter <timeout>: 1 register on signal <timeout>.
Unit <ip_tx_mode> synthesized (advanced).

Synthesizing (advanced) Unit <lut_ov5640_rgb565_800_600>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0758> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lut_index<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lut_ov5640_rgb565_800_600> synthesized (advanced).

Synthesizing (advanced) Unit <mac_rx>.
The following registers are absorbed into counter <timeout>: 1 register on signal <timeout>.
The following registers are absorbed into counter <mac_rx_cnt>: 1 register on signal <mac_rx_cnt>.
The following registers are absorbed into counter <preamble_cnt>: 1 register on signal <preamble_cnt>.
Unit <mac_rx> synthesized (advanced).

Synthesizing (advanced) Unit <mac_test>.
The following registers are absorbed into counter <wait_cnt>: 1 register on signal <wait_cnt>.
The following registers are absorbed into counter <identify_code>: 1 register on signal <identify_code>.
Unit <mac_test> synthesized (advanced).

Synthesizing (advanced) Unit <mac_tx>.
The following registers are absorbed into counter <mac_tx_cnt>: 1 register on signal <mac_tx_cnt>.
The following registers are absorbed into counter <timeout>: 1 register on signal <timeout>.
Unit <mac_tx> synthesized (advanced).

Synthesizing (advanced) Unit <mac_tx_mode>.
The following registers are absorbed into counter <timeout>: 1 register on signal <timeout>.
Unit <mac_tx_mode> synthesized (advanced).

Synthesizing (advanced) Unit <udp_rx>.
The following registers are absorbed into counter <udp_rx_cnt>: 1 register on signal <udp_rx_cnt>.
The following registers are absorbed into counter <checksum_cnt>: 1 register on signal <checksum_cnt>.
Unit <udp_rx> synthesized (advanced).

Synthesizing (advanced) Unit <udp_tx>.
The following registers are absorbed into counter <timeout>: 1 register on signal <timeout>.
The following registers are absorbed into counter <udp_send_cnt>: 1 register on signal <udp_send_cnt>.
Unit <udp_tx> synthesized (advanced).
WARNING:Xst:2677 - Node <checkout_buf_16> of sequential type is unconnected in block <ip_tx>.
WARNING:Xst:2677 - Node <checkout_buf_17> of sequential type is unconnected in block <ip_tx>.
WARNING:Xst:2677 - Node <checkout_buf_18> of sequential type is unconnected in block <ip_tx>.
WARNING:Xst:2677 - Node <checkout_buf_19> of sequential type is unconnected in block <ip_tx>.
WARNING:Xst:2677 - Node <check_out_16> of sequential type is unconnected in block <ip_rx>.
WARNING:Xst:2677 - Node <reply_checkout_buf_16> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_17> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_18> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_19> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_20> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_21> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_22> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_23> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_24> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_25> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_26> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_27> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_28> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_29> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_30> of sequential type is unconnected in block <icmp_reply>.
WARNING:Xst:2677 - Node <reply_checkout_buf_31> of sequential type is unconnected in block <icmp_reply>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 2048x8-bit dual-port distributed RAM                  : 1
 256x32-bit single-port distributed Read Only RAM      : 1
 256x8-bit dual-port block RAM                         : 1
# Adders/Subtractors                                   : 40
 11-bit subtractor                                     : 3
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 15
 17-bit subtractor                                     : 7
 18-bit adder                                          : 3
 19-bit adder                                          : 2
 20-bit adder                                          : 1
 32-bit adder                                          : 5
 7-bit subtractor                                      : 2
# Counters                                             : 27
 10-bit up counter                                     : 1
 14-bit down counter                                   : 1
 16-bit down counter                                   : 1
 16-bit up counter                                     : 14
 3-bit down counter                                    : 1
 3-bit up counter                                      : 3
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 2153
 Flip-Flops                                            : 2153
# Comparators                                          : 27
 11-bit comparator greater                             : 1
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 9
 17-bit comparator equal                               : 2
 32-bit comparator equal                               : 7
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 279
 1-bit 2-to-1 multiplexer                              : 146
 1-bit 7-to-1 multiplexer                              : 8
 11-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 5
 17-bit 2-to-1 multiplexer                             : 6
 18-bit 2-to-1 multiplexer                             : 3
 19-bit 2-to-1 multiplexer                             : 2
 20-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 22
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 48-bit 2-to-1 multiplexer                             : 7
 8-bit 2-to-1 multiplexer                              : 64
 8-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 16
# Xors                                                 : 110
 1-bit xor2                                            : 62
 1-bit xor3                                            : 26
 1-bit xor4                                            : 18
 1-bit xor5                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <checksum_tmp4_13> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp4_12> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp4_11> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp4_10> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp4_9> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp4_8> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp4_6> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp4_4> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp4_2> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_13> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_12> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_11> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_10> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_9> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_8> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_6> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_4> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_2> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp3_0> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_data_length_0> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_data_length_1> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_data_length_2> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_data_length_4> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_data_length_5> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_data_length_6> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_data_length_7> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_data_length_8> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_data_length_9> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_total_data_length_0> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_total_data_length_2> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_total_data_length_5> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_total_data_length_6> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_total_data_length_7> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_total_data_length_8> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_total_data_length_9> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_send_type_1> (without init value) has a constant value of 0 in block <ip_tx_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_send_type_2> (without init value) has a constant value of 0 in block <ip_tx_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_send_type_3> (without init value) has a constant value of 0 in block <ip_tx_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_send_type_5> (without init value) has a constant value of 0 in block <ip_tx_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_send_type_6> (without init value) has a constant value of 0 in block <ip_tx_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_send_type_7> (without init value) has a constant value of 0 in block <ip_tx_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_read_data_0> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_1> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_2> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_3> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_4> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_5> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_6> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_7> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <udp_total_data_length_1> in Unit <udp_tx> is equivalent to the following FF/Latch, which will be removed : <udp_total_data_length_4> 
INFO:Xst:2261 - The FF/Latch <udp_data_length_3> in Unit <udp_tx> is equivalent to the following 2 FFs/Latches, which will be removed : <udp_data_length_10> <udp_total_data_length_3> 
WARNING:Xst:2973 - All outputs of instance <mac_top0/mac_rx0/udp0> of block <udp_rx> are unconnected in block <mac_test>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/FSM_4> on signal <state[1:9]> with one-hot encoding.
-------------------------
 State      | Encoding
-------------------------
 0000000001 | 000000001
 0000000010 | 000000010
 0000000100 | 000000100
 0000001000 | 000001000
 1000000000 | 000010000
 0000100000 | 000100000
 0000010000 | 001000000
 0001000000 | 010000000
 0010000000 | unreached
 0100000000 | 100000000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/mac_tx0/ip0/FSM_8> on signal <state[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/mac_tx0/arp_tx0/FSM_7> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/mac_tx0/udp0/FSM_10> on signal <state[1:2]> with sequential encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 00
 0100000 | 01
 1000000 | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/mac_tx0/ipmode/FSM_9> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/mac_tx0/mac0/FSM_5> on signal <send_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 000010 | 000
 000100 | 001
 001000 | 011
 010000 | 010
 100000 | 110
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/mac_tx0/mode0/FSM_6> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/mac_rx0/mac0/FSM_11> on signal <rec_state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 000
 00000010 | 001
 00000100 | 010
 00001000 | 011
 00010000 | 100
 00100000 | 101
 01000000 | 110
 10000000 | 111
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/mac_rx0/ip0/FSM_12> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <state[1:8]> with user encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 00000001
 00000010 | 00000010
 00000100 | 00000100
 00001000 | 00001000
 00010000 | 00010000
 00100000 | 00100000
 01000000 | 01000000
 10000000 | 10000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/mac_rx0/arp0/FSM_14> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mac_test0/mac_top0/icmp0/FSM_15> on signal <state[1:10]> with one-hot encoding.
---------------------------
 State       | Encoding
---------------------------
 00000000001 | 0000000001
 00000000010 | 0000000010
 00000000100 | 0000000100
 00000001000 | 0000001000
 00000010000 | 0000010000
 00000100000 | 0000100000
 00010000000 | 0001000000
 00100000000 | 0010000000
 01000000000 | 0100000000
 10000000000 | 1000000000
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 011   | 11
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/FSM_1> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0101  | 000001000
 1101  | 000010000
 0011  | 000100000
 1011  | 001000000
 1100  | 010000000
 0110  | unreached
 0111  | unreached
 1110  | unreached
 1000  | unreached
 1001  | unreached
 1010  | unreached
 1111  | unreached
 0100  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_2> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00100 | 011
 00010 | 010
 01000 | 110
 10000 | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_3> on signal <c_state[1:18]> with one-hot encoding.
------------------------------------------
 State              | Encoding
------------------------------------------
 000000000000000000 | 000000000000000001
 000000000000000001 | 000000000000000010
 000000000000000010 | 000000000000000100
 000000000000000100 | 000000000000001000
 000000000000001000 | 000000000000010000
 000000000000010000 | 000000000000100000
 000000000000100000 | 000000000001000000
 000000000001000000 | 000000000010000000
 000000000010000000 | 000000000100000000
 000000000100000000 | 000000001000000000
 000000001000000000 | 000000010000000000
 000000010000000000 | 000000100000000000
 000000100000000000 | 000001000000000000
 000001000000000000 | 000010000000000000
 000010000000000000 | 000100000000000000
 000100000000000000 | 001000000000000000
 001000000000000000 | 010000000000000000
 010000000000000000 | 100000000000000000
------------------------------------------
WARNING:Xst:1710 - FF/Latch <checksum_tmp2_8> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp2_9> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp2_10> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp2_11> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp2_12> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp2_13> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp2_14> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp2_16> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_17> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_18> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_19> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_send_type_0> (without init value) has a constant value of 1 in block <ip_tx_mode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <checksum_tmp6_9> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp6_10> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp6_11> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp6_12> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp6_13> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <checksum_tmp6_17> (without init value) has a constant value of 0 in block <ip_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_total_data_length_1> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram2> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram3> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram4> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram7> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram5> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram6> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram8> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram9> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram10> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram11> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram12> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram13> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram16> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram14> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram15> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram17> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram18> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram19> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram20> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram21> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram22> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram25> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram23> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram24> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram26> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram27> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram28> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram29> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram30> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram31> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram34> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram32> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram35> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram36> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram37> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram38> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram39> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram40> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram43> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram41> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram42> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram44> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram45> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram48> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram46> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram47> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram49> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram50> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram53> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram51> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram52> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram54> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram55> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram56> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram57> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram58> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram59> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram62> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram60> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram61> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram63> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram64> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram661> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram662> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram681> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram671> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram672> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram682> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram711> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram712> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram691> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram692> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram701> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram702> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram721> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram722> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram731> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram732> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram741> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram752> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram742> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram751> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram761> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram762> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram771> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram772> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram781> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram801> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram802> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram782> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram791> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram792> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram811> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram822> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram812> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram821> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram831> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram832> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram841> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram842> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram861> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram851> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram852> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram862> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram891> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram892> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram871> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram882> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram872> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram881> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram901> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram902> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram911> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram912> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram931> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram921> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram922> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram932> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram941> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram942> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram951> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram962> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram952> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <udp_receive_ram/Mram_ram961> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:1710 - FF/Latch <check_out_31> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_30> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_29> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_28> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_27> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_26> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_25> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_24> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_23> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_22> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_21> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_20> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_19> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_18> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_out_17> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_31> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_30> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_29> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_28> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_27> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_26> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_25> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_24> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_23> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_22> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_21> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_20> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_19> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_18> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reply_check_out_17> (without init value) has a constant value of 0 in block <icmp_reply>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <checksum_tmp3_1> in Unit <ip_tx> is equivalent to the following 13 FFs/Latches, which will be removed : <checksum_tmp3_3> <checksum_tmp3_5> <checksum_tmp3_7> <checksum_tmp3_14> <checksum_tmp3_15> <checksum_tmp4_0> <checksum_tmp4_1> <checksum_tmp4_3> <checksum_tmp4_5> <checksum_tmp4_7> <checksum_tmp4_14> <checksum_tmp4_15> <checksum_tmp2_15> 
INFO:Xst:2261 - The FF/Latch <udp_data_length_3> in Unit <udp_tx> is equivalent to the following FF/Latch, which will be removed : <udp_total_data_length_10> 
WARNING:Xst:2677 - Node <i2c_config_m0/error> of sequential type is unconnected in block <top>.

Optimizing unit <camera_delay> ...

Optimizing unit <top> ...

Optimizing unit <mac_test> ...

Optimizing unit <mac_tx_top> ...

Optimizing unit <ip_tx> ...

Optimizing unit <arp_tx> ...

Optimizing unit <udp_tx> ...

Optimizing unit <ip_tx_mode> ...

Optimizing unit <mac_tx> ...

Optimizing unit <mac_tx_mode> ...

Optimizing unit <mac_rx> ...

Optimizing unit <ip_rx> ...

Optimizing unit <udp_rx> ...

Optimizing unit <arp_rx> ...

Optimizing unit <arp_cache> ...

Optimizing unit <icmp_reply> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...
WARNING:Xst:1710 - FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_47> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_46> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_45> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_44> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_43> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_42> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_41> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_40> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_39> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_37> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_35> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_34> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_33> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/mac0/mac_rx_source_mac_addr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/ip_rec_source_addr_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <mac_test0/mac_top0/mac_rx0/ip0/udp_rx_req> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <camera_delay_inst/cmos_vsync_buf_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <camera_delay_inst/cmos_vsync_buf_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <camera_delay_inst/cmos_vsync_buf_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/error> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/busy> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sta_condition> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/read> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2_0> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6_16> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6_0> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/icmp0/icmp_rx_data_d0_0> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/icmp0/icmp_rx_data_d0_1> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/icmp0/icmp_rx_data_d0_2> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/icmp0/icmp_rx_data_d0_3> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/icmp0/icmp_rx_data_d0_4> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/icmp0/icmp_rx_data_d0_5> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/icmp0/icmp_rx_data_d0_6> 
INFO:Xst:2261 - The FF/Latch <mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <mac_test0/mac_top0/icmp0/icmp_rx_data_d0_7> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 41.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <camera_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <camera_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <camera_fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <camera_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <camera_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <camera_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <camera_fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <camera_fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop mac_test0/mac_top0/mac_tx0/ip0/ip_send_cnt_0 has been replicated 1 time(s)
FlipFlop mac_test0/mac_top0/mac_tx0/ip0/ip_send_cnt_1 has been replicated 1 time(s)
FlipFlop mac_test0/mac_top0/mac_tx0/ip0/ip_send_cnt_2 has been replicated 2 time(s)
FlipFlop mac_test0/mac_top0/mac_tx0/ip0/ip_send_cnt_3 has been replicated 2 time(s)
FlipFlop mac_test0/mac_top0/mac_tx0/ip0/ip_send_cnt_4 has been replicated 1 time(s)
FlipFlop mac_test0/mac_top0/mac_tx0/ip0/ip_send_cnt_5 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 9-bit shift register for signal <mac_test0/vsync_posedge_buf_9>.
	Found 3-bit shift register for signal <camera_delay_inst/cmos_data_d2_7>.
	Found 3-bit shift register for signal <camera_delay_inst/cmos_data_d2_6>.
	Found 3-bit shift register for signal <camera_delay_inst/cmos_data_d2_5>.
	Found 3-bit shift register for signal <camera_delay_inst/cmos_data_d2_4>.
	Found 3-bit shift register for signal <camera_delay_inst/cmos_data_d2_3>.
	Found 3-bit shift register for signal <camera_delay_inst/cmos_data_d2_2>.
	Found 3-bit shift register for signal <camera_delay_inst/cmos_data_d2_1>.
	Found 3-bit shift register for signal <camera_delay_inst/cmos_data_d2_0>.
	Found 3-bit shift register for signal <camera_delay_inst/cmos_href_buf_2>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2053
 Flip-Flops                                            : 2053
# Shift Registers                                      : 10
 3-bit shift register                                  : 9
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4219
#      GND                         : 3
#      INV                         : 99
#      LUT1                        : 184
#      LUT2                        : 616
#      LUT3                        : 313
#      LUT4                        : 456
#      LUT5                        : 279
#      LUT6                        : 651
#      MUXCY                       : 809
#      MUXF7                       : 58
#      MUXF8                       : 20
#      VCC                         : 2
#      XORCY                       : 729
# FlipFlops/Latches                : 2268
#      FD                          : 11
#      FDC                         : 914
#      FDCE                        : 1043
#      FDE                         : 10
#      FDP                         : 70
#      FDPE                        : 145
#      FDR                         : 45
#      FDRE                        : 11
#      FDS                         : 5
#      FDSE                        : 14
# RAMS                             : 3
#      RAMB16BWER                  : 2
#      RAMB8BWER                   : 1
# Shift Registers                  : 10
#      SRLC16E                     : 10
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 21
#      IBUFG                       : 1
#      IOBUF                       : 2
#      OBUF                        : 15
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2268  out of  18224    12%  
 Number of Slice LUTs:                 2608  out of   9112    28%  
    Number used as Logic:              2598  out of   9112    28%  
    Number used as Memory:               10  out of   2176     0%  
       Number used as SRL:               10

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3422
   Number with an unused Flip Flop:    1154  out of   3422    33%  
   Number with an unused LUT:           814  out of   3422    23%  
   Number of fully used LUT-FF pairs:  1454  out of   3422    42%  
   Number of unique control sets:        94

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  40  out of    232    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLK0            | 115   |
e_rxc                              | IBUF+BUFG              | 2043  |
cmos_pclk                          | BUFGP                  | 125   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.814ns (Maximum Frequency: 127.971MHz)
   Minimum input arrival time before clock: 5.974ns
   Maximum output required time after clock: 4.277ns
   Maximum combinational path delay: 4.921ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.569ns (frequency: 152.225MHz)
  Total number of paths / destination ports: 1605 / 188
-------------------------------------------------------------------------
Delay:               6.569ns (Levels of Logic = 4)
  Source:            i2c_config_m0/lut_index_0 (FF)
  Destination:       i2c_config_m0/i2c_write_req (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i2c_config_m0/lut_index_0 to i2c_config_m0/i2c_write_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            74   0.525   2.235  i2c_config_m0/lut_index_0 (i2c_config_m0/lut_index_0)
     LUT3:I0->O            1   0.235   0.682  lut_ov5640_rgb565_800_600_m0/_n0758<18>_SW0 (N4)
     LUT6:I5->O           13   0.254   1.374  lut_ov5640_rgb565_800_600_m0/_n0758<18> (lut_ov5640_rgb565_800_600_m0/_n0758<18>)
     LUT5:I1->O            1   0.254   0.682  i2c_config_m0/i2c_write_req_rstpot_SW0 (N245)
     LUT6:I5->O            1   0.254   0.000  i2c_config_m0/i2c_write_req_rstpot (i2c_config_m0/i2c_write_req_rstpot)
     FD:D                      0.074          i2c_config_m0/i2c_write_req
    ----------------------------------------
    Total                      6.569ns (1.596ns logic, 4.973ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'e_rxc'
  Clock period: 7.814ns (frequency: 127.971MHz)
  Total number of paths / destination ports: 64855 / 3354
-------------------------------------------------------------------------
Delay:               7.814ns (Levels of Logic = 6)
  Source:            mac_test0/mac_top0/mac_tx0/arp_tx0/arp_send_cnt_4 (FF)
  Destination:       mac_test0/mac_top0/mac_tx0/arp_tx0/arp_tx_data_2 (FF)
  Source Clock:      e_rxc rising
  Destination Clock: e_rxc rising

  Data Path: mac_test0/mac_top0/mac_tx0/arp_tx0/arp_send_cnt_4 to mac_test0/mac_top0/mac_tx0/arp_tx0/arp_tx_data_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             53   0.525   2.072  mac_test0/mac_top0/mac_tx0/arp_tx0/arp_send_cnt_4 (mac_test0/mac_top0/mac_tx0/arp_tx0/arp_send_cnt_4)
     LUT3:I0->O            7   0.235   0.910  mac_test0/mac_top0/mac_tx0/arp_tx0/_n0270<5>11 (mac_test0/mac_top0/mac_tx0/arp_tx0/_n0270<5>1)
     LUT5:I4->O            1   0.254   0.682  mac_test0/mac_top0/mac_tx0/arp_tx0/Mmux_GND_25_o_arp_send_cnt[15]_mux_94_OUT122 (mac_test0/mac_top0/mac_tx0/arp_tx0/Mmux_GND_25_o_arp_send_cnt[15]_mux_94_OUT121)
     LUT6:I5->O            1   0.254   0.682  mac_test0/mac_top0/mac_tx0/arp_tx0/Mmux_GND_25_o_arp_send_cnt[15]_mux_94_OUT125 (mac_test0/mac_top0/mac_tx0/arp_tx0/Mmux_GND_25_o_arp_send_cnt[15]_mux_94_OUT124)
     LUT5:I4->O            1   0.254   0.682  mac_test0/mac_top0/mac_tx0/arp_tx0/Mmux_GND_25_o_arp_send_cnt[15]_mux_94_OUT127 (mac_test0/mac_top0/mac_tx0/arp_tx0/Mmux_GND_25_o_arp_send_cnt[15]_mux_94_OUT126)
     LUT5:I4->O            1   0.254   0.682  mac_test0/mac_top0/mac_tx0/arp_tx0/Mmux_GND_25_o_arp_send_cnt[15]_mux_94_OUT129_SW0 (N194)
     LUT6:I5->O            1   0.254   0.000  mac_test0/mac_top0/mac_tx0/arp_tx0/Mmux_GND_25_o_arp_send_cnt[15]_mux_94_OUT129 (mac_test0/mac_top0/mac_tx0/arp_tx0/GND_25_o_arp_send_cnt[15]_mux_94_OUT<2>)
     FDC:D                     0.074          mac_test0/mac_top0/mac_tx0/arp_tx0/arp_tx_data_2
    ----------------------------------------
    Total                      7.814ns (2.104ns logic, 5.710ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cmos_pclk'
  Clock period: 3.484ns (frequency: 287.006MHz)
  Total number of paths / destination ports: 774 / 272
-------------------------------------------------------------------------
Delay:               3.484ns (Levels of Logic = 8)
  Source:            camera_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (FF)
  Destination:       camera_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Source Clock:      cmos_pclk rising
  Destination Clock: cmos_pclk rising

  Data Path: camera_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 to camera_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              8   0.525   1.052  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>)
     LUT4:I2->O            1   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1<0>)
     MUXCY:S->O            1   0.215   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<0>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[1].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<1>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[2].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<2>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<3>)
     MUXCY:CI->O           1   0.023   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.carrynet<4>)
     MUXCY:CI->O           1   0.235   0.790  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[5].gms.ms (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1)
     LUT5:I3->O            2   0.250   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_182_o_MUX_16_o11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_182_o_MUX_16_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      3.484ns (1.642ns logic, 1.842ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 120 / 120
-------------------------------------------------------------------------
Offset:              5.974ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       i2c_config_m0/lut_index_9 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to i2c_config_m0/lut_index_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.328   1.068  rst_n_IBUF (i2c_config_m0/rst_inv)
     INV:I->O           1950   0.255   2.864  rst_n_INV_94_o1_INV_0 (mac_test0/mac_top0/cache0/rst_n_inv)
     FDC:CLR                   0.459          i2c_config_m0/state_FSM_FFd2
    ----------------------------------------
    Total                      5.974ns (2.042ns logic, 3.932ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'e_rxc'
  Total number of paths / destination ports: 1895 / 1895
-------------------------------------------------------------------------
Offset:              5.974ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       mac_test0/state_FSM_FFd1 (FF)
  Destination Clock: e_rxc rising

  Data Path: rst_n to mac_test0/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.328   1.068  rst_n_IBUF (i2c_config_m0/rst_inv)
     INV:I->O           1950   0.255   2.864  rst_n_INV_94_o1_INV_0 (mac_test0/mac_top0/cache0/rst_n_inv)
     FDPE:PRE                  0.459          mac_test0/mac_top0/cache0/arp_cache_0
    ----------------------------------------
    Total                      5.974ns (2.042ns logic, 3.932ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cmos_pclk'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              2.696ns (Levels of Logic = 2)
  Source:            cmos_vsync (PAD)
  Destination:       camera_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Destination Clock: cmos_pclk rising

  Data Path: cmos_vsync to camera_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.328   0.909  cmos_vsync_IBUF (cmos_vsync_IBUF)
     begin scope: 'camera_fifo_inst:rst'
     FDP:PRE                   0.459          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    ----------------------------------------
    Total                      2.696ns (1.787ns logic, 0.909ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'e_rxc'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            mac_test0/gmii_txd_7 (FF)
  Destination:       e_txd<7> (PAD)
  Source Clock:      e_rxc rising

  Data Path: mac_test0/gmii_txd_7 to e_txd<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  mac_test0/gmii_txd_7 (mac_test0/gmii_txd_7)
     OBUF:I->O                 2.912          e_txd_7_OBUF (e_txd<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 1)
  Source:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen (FF)
  Destination:       cmos_scl (PAD)
  Source Clock:      clk rising

  Data Path: i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen to cmos_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.525   0.840  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen)
     IOBUF:T->IO               2.912          cmos_scl_IOBUF (cmos_scl)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.921ns (Levels of Logic = 2)
  Source:            e_rxc (PAD)
  Destination:       e_gtxc (PAD)

  Data Path: e_rxc to e_gtxc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  e_rxc_IBUF (e_gtxc_OBUF)
     OBUF:I->O                 2.912          e_gtxc_OBUF (e_gtxc)
    ----------------------------------------
    Total                      4.921ns (4.240ns logic, 0.681ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.569|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cmos_pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cmos_pclk      |    3.484|         |         |         |
e_rxc          |    1.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cmos_pclk      |    1.280|         |         |         |
e_rxc          |    7.814|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.72 secs
 
--> 

Total memory usage is 305444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  455 (   0 filtered)
Number of infos    :   62 (   0 filtered)

