/* Generated by Yosys 0.34+43 (git sha1 d21c464ae, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

(* hdlname = "\\uart_test" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "src/modules/serial_com.sv:4.1-140.10" *)
module uart_test(clk, rst, uart_rx, uart_tx);
  (* src = "src/modules/serial_com.sv:5.31-5.34" *)
  input clk;
  wire clk;
  (* src = "src/modules/serial_com.sv:6.31-6.34" *)
  input rst;
  wire rst;
  wire rst_IBUF_I_O;
  wire [6:0] rx_data;
  (* src = "src/modules/serial_com.sv:23.34-23.47" *)
  wire rx_data_ready;
  (* src = "src/modules/serial_com.sv:22.34-22.47" *)
  wire rx_data_valid;
  (* src = "src/modules/serial_com.sv:97.28-97.37" *)
  wire [183:0] send_data;
  (* src = "src/modules/serial_com.sv:25.34-25.39" *)
  wire [3:0] state;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:0.0-0.0|src/modules/serial_com.sv:42.2-83.9|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] state_DFFCE_Q_1_D;
  wire state_DFFCE_Q_CE;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire state_DFFCE_Q_CE_MUX2_LUT5_O_I0;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire state_DFFCE_Q_CE_MUX2_LUT5_O_I1;
  wire state_LUT2_I0_F;
  (* src = "src/modules/serial_com.sv:20.34-20.40" *)
  wire [7:0] tx_cnt;
  wire tx_cnt_DFFCE_Q_1_D;
  wire tx_cnt_DFFCE_Q_2_D;
  wire tx_cnt_DFFCE_Q_3_D;
  wire tx_cnt_DFFCE_Q_4_D;
  wire tx_cnt_DFFCE_Q_5_D;
  wire tx_cnt_DFFCE_Q_6_D;
  wire tx_cnt_DFFCE_Q_7_D;
  wire tx_cnt_DFFCE_Q_CE;
  wire tx_cnt_DFFCE_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] tx_cnt_DFFCE_Q_D_LUT2_F_I0;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:34.28-34.29" *)
  wire [7:0] tx_cnt_DFFCE_Q_D_LUT2_F_I1;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:52.24-52.25" *)
  wire [7:0] tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:38.25-38.27" *)
  (* unused_bits = "7" *)
  wire [7:0] tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT;
  (* src = "src/modules/serial_com.sv:16.34-16.41" *)
  wire [7:0] tx_data;
  (* src = "src/modules/serial_com.sv:31.1-84.4" *)
  wire [7:0] tx_data_DFFCE_Q_D;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I0;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I0;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I1;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_I0;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_I1;
  (* src = "src/modules/serial_com.sv:19.34-19.47" *)
  wire tx_data_ready;
  (* src = "src/modules/serial_com.sv:18.34-18.47" *)
  wire tx_data_valid;
  wire tx_data_valid_DFFCE_Q_CE;
  (* src = "src/modules/serial_com.sv:31.1-84.4" *)
  wire tx_data_valid_DFFCE_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [5:0] tx_data_valid_LUT4_I0_F;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [5:0] tx_data_valid_LUT4_I3_F;
  (* src = "src/modules/serial_com.sv:7.31-7.38" *)
  input uart_rx;
  wire uart_rx;
  (* hdlname = "uart_rx_inst bit_cnt" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:30.34-30.41" *)
  wire [2:0] \uart_rx_inst.bit_cnt ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:52.24-52.25" *)
  wire [31:0] \uart_rx_inst.bit_cnt_ALU_I1_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [5:0] \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_LUT4_I1_1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_LUT4_I1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_3_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_3_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:38.25-38.27" *)
  (* unused_bits = "31" *)
  wire [31:0] \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_LUT4_I1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_2_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [5:0] \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [5:0] \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:34.28-34.29" *)
  wire [31:0] \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.bit_cnt_ALU_I1_SUM ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:108.1-121.4" *)
  wire \uart_rx_inst.bit_cnt_DFFCE_Q_1_D ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:108.1-121.4" *)
  wire \uart_rx_inst.bit_cnt_DFFCE_Q_2_D ;
  wire \uart_rx_inst.bit_cnt_DFFCE_Q_CE ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F_I0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:108.1-121.4" *)
  wire \uart_rx_inst.bit_cnt_DFFCE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:116.15-116.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:34.28-34.29" *)
  wire [2:0] \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:116.15-116.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:52.24-52.25" *)
  wire [2:0] \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:116.15-116.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:38.25-38.27" *)
  (* unused_bits = "2" *)
  wire [2:0] \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT ;
  (* hdlname = "uart_rx_inst clk" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:7.31-7.34" *)
  wire \uart_rx_inst.clk ;
  (* hdlname = "uart_rx_inst cycle_cnt" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:29.34-29.43" *)
  wire [15:0] \uart_rx_inst.cycle_cnt ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_10_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_11_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_12_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_13_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_14_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_15_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_15_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_15_D_MUX2_LUT5_O_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_1_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_2_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_3_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_4_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_5_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:52.24-52.25" *)
  wire [15:0] \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_6_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_7_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_8_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_9_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_S0 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:38.25-38.27" *)
  (* unused_bits = "15" *)
  wire [15:0] \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT ;
  (* hdlname = "uart_rx_inst next_state" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:24.34-24.44" *)
  wire [2:0] \uart_rx_inst.next_state ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_rx_inst.next_state_LUT2_F_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_LUT2_F_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.next_state_LUT2_F_I0_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.next_state_LUT2_F_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_LUT2_F_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1 ;
  (* hdlname = "uart_rx_inst rx_bits" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:28.34-28.41" *)
  wire [7:0] \uart_rx_inst.rx_bits ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_3_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [5:0] \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_7_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_7_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_7_D_MUX2_LUT5_O_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "uart_rx_inst rx_d0" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:25.34-25.39" *)
  wire \uart_rx_inst.rx_d0 ;
  (* hdlname = "uart_rx_inst rx_d1" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:26.34-26.39" *)
  wire \uart_rx_inst.rx_d1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d1_LUT4_I1_1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_1_F_LUT4_I3_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d1_LUT4_I1_F ;
  (* hdlname = "uart_rx_inst rx_data" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:9.31-9.38" *)
  wire [7:0] \uart_rx_inst.rx_data ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_data_LUT1_I0_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_data_LUT2_I1_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_data_LUT2_I1_F_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_data_LUT2_I1_F_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_data_LUT4_I0_I2 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_data_LUT4_I0_I2_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_data_LUT4_I0_I2_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_data_LUT4_I0_I3 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_data_LUT4_I0_I3_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_data_LUT4_I0_I3_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_data_LUT4_I1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_data_LUT4_I1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_data_LUT4_I1_I0_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_data_LUT4_I2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_data_LUT4_I3_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_data_LUT4_I3_I0 ;
  (* hdlname = "uart_rx_inst rx_data_ready" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:11.31-11.44" *)
  wire \uart_rx_inst.rx_data_ready ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:52.24-52.25" *)
  wire [31:0] \uart_rx_inst.rx_data_ready_ALU_I0_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:34.28-34.29" *)
  wire [31:0] \uart_rx_inst.rx_data_ready_ALU_I0_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:38.25-38.27" *)
  (* unused_bits = "31" *)
  wire [31:0] \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT ;
  (* hdlname = "uart_rx_inst rx_data_valid" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:10.31-10.44" *)
  wire \uart_rx_inst.rx_data_valid ;
  wire \uart_rx_inst.rx_data_valid_DFFCE_Q_CE ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:138.10-138.57" *)
  wire \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 ;
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:90.1-98.4" *)
  wire \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_data_valid_LUT3_I0_1_F ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:38.25-38.27" *)
  wire [31:0] \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:34.28-34.29" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:52.24-52.25" *)
  wire [31:0] \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_MUX2_LUT5_O_I1 ;
  wire \uart_rx_inst.rx_data_valid_LUT3_I0_F ;
  (* hdlname = "uart_rx_inst rx_pin" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:12.31-12.37" *)
  wire \uart_rx_inst.rx_pin ;
  (* hdlname = "uart_rx_inst state" *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:23.34-23.39" *)
  wire [2:0] \uart_rx_inst.state ;
  (* src = "src/modules/serial_com.sv:8.31-8.38" *)
  output uart_tx;
  wire uart_tx;
  (* hdlname = "uart_tx_inst bit_cnt" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:24.34-24.41" *)
  wire [2:0] \uart_tx_inst.bit_cnt ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:90.1-103.4" *)
  wire \uart_tx_inst.bit_cnt_DFFCE_Q_1_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:90.1-103.4" *)
  wire \uart_tx_inst.bit_cnt_DFFCE_Q_2_D ;
  wire \uart_tx_inst.bit_cnt_DFFCE_Q_CE ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:90.1-103.4" *)
  wire \uart_tx_inst.bit_cnt_DFFCE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:98.15-98.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:34.28-34.29" *)
  wire [2:0] \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:98.15-98.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:52.24-52.25" *)
  wire [2:0] \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:98.15-98.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:38.25-38.27" *)
  (* unused_bits = "2" *)
  wire [2:0] \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT ;
  (* hdlname = "uart_tx_inst clk" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:7.31-7.34" *)
  wire \uart_tx_inst.clk ;
  (* hdlname = "uart_tx_inst cycle_cnt" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:23.34-23.43" *)
  wire [15:0] \uart_tx_inst.cycle_cnt ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_10_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_11_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_12_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_13_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_14_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_15_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_1_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_2_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_3_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_4_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_5_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_6_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_7_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_8_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_9_D ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4" *)
  wire \uart_tx_inst.cycle_cnt_DFFC_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:34.28-34.29" *)
  wire [15:0] \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:38.25-38.27" *)
  (* unused_bits = "15" *)
  wire [15:0] \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:52.24-52.25" *)
  wire [15:0] \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT ;
  (* hdlname = "uart_tx_inst next_state" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:22.34-22.44" *)
  wire [2:0] \uart_tx_inst.next_state ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.next_state_LUT4_F_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_tx_inst.next_state_LUT4_F_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_tx_inst.next_state_LUT4_F_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_MUX2_LUT5_O_I0 ;
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_MUX2_LUT5_O_I1 ;
  (* hdlname = "uart_tx_inst state" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:21.34-21.39" *)
  wire [2:0] \uart_tx_inst.state ;
  (* hdlname = "uart_tx_inst tx_data" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:9.31-9.38" *)
  wire [7:0] \uart_tx_inst.tx_data ;
  (* hdlname = "uart_tx_inst tx_data_latch" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:25.34-25.47" *)
  wire [7:0] \uart_tx_inst.tx_data_latch ;
  (* hdlname = "uart_tx_inst tx_data_ready" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:11.31-11.44" *)
  wire \uart_tx_inst.tx_data_ready ;
  wire \uart_tx_inst.tx_data_ready_DFFCE_Q_CE ;
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:63.1-76.4" *)
  wire \uart_tx_inst.tx_data_ready_DFFCE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_tx_inst.tx_data_ready_LUT2_I1_F ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:34.28-34.29" *)
  (* unused_bits = "5 6 7 8" *)
  wire [8:0] \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:52.24-52.25" *)
  wire [8:0] \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM ;
  (* hdlname = "uart_tx_inst tx_data_valid" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:10.31-10.44" *)
  wire \uart_tx_inst.tx_data_valid ;
  (* hdlname = "uart_tx_inst tx_pin" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:12.31-12.37" *)
  wire \uart_tx_inst.tx_pin ;
  (* hdlname = "uart_tx_inst tx_reg" *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:26.34-26.40" *)
  wire \uart_tx_inst.tx_reg ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:121.3-130.10|src/modules/uart_tx.sv:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire \uart_tx_inst.tx_reg_DFFP_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT3_F_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 ;
  (* src = "src/modules/serial_com.sv:24.34-24.42" *)
  wire [31:0] wait_cnt;
  (* src = "src/modules/serial_com.sv:31.1-84.4" *)
  wire [31:0] wait_cnt_DFFCE_Q_D;
  (* keep = 32'd1 *)
  IBUF rst_IBUF_I (
    .I(rst),
    .O(rst_IBUF_I_O)
  );
  GND send_data_GND_G (
    .G(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE state_DFFCE_Q (
    .CE(state_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data_ready_LUT2_I1_F [4]),
    .Q(state[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE state_DFFCE_Q_1 (
    .CE(state_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(state_DFFCE_Q_1_D[0]),
    .Q(state[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:135.23-136.15" *)
  LUT1 #(
    .INIT(2'h1)
  ) state_DFFCE_Q_1_D_LUT1_F (
    .F(state_DFFCE_Q_1_D[0]),
    .I0(state[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 state_DFFCE_Q_CE_MUX2_LUT5_O (
    .I0(state_DFFCE_Q_CE_MUX2_LUT5_O_I0),
    .I1(state_DFFCE_Q_CE_MUX2_LUT5_O_I1),
    .O(state_DFFCE_Q_CE),
    .S0(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h008f)
  ) state_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F (
    .F(state_DFFCE_Q_CE_MUX2_LUT5_O_I0),
    .I0(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [0]),
    .I1(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [1]),
    .I2(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [2]),
    .I3(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) state_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT1_F (
    .F(state_DFFCE_Q_CE_MUX2_LUT5_O_I1),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) state_LUT2_I0 (
    .F(state_LUT2_I0_F),
    .I0(state[0]),
    .I1(state[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_cnt_DFFCE_Q (
    .CE(tx_cnt_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_cnt_DFFCE_Q_D),
    .Q(tx_cnt[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_cnt_DFFCE_Q_1 (
    .CE(tx_cnt_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_cnt_DFFCE_Q_1_D),
    .Q(tx_cnt[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_cnt_DFFCE_Q_1_D_LUT2_F (
    .F(tx_cnt_DFFCE_Q_1_D),
    .I0(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I1(tx_cnt_DFFCE_Q_D_LUT2_F_I1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_cnt_DFFCE_Q_2 (
    .CE(tx_cnt_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_cnt_DFFCE_Q_2_D),
    .Q(tx_cnt[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_cnt_DFFCE_Q_2_D_LUT2_F (
    .F(tx_cnt_DFFCE_Q_2_D),
    .I0(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I1(tx_cnt_DFFCE_Q_D_LUT2_F_I1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_cnt_DFFCE_Q_3 (
    .CE(tx_cnt_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_cnt_DFFCE_Q_3_D),
    .Q(tx_cnt[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_cnt_DFFCE_Q_3_D_LUT2_F (
    .F(tx_cnt_DFFCE_Q_3_D),
    .I0(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I1(tx_cnt_DFFCE_Q_D_LUT2_F_I1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_cnt_DFFCE_Q_4 (
    .CE(tx_cnt_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_cnt_DFFCE_Q_4_D),
    .Q(tx_cnt[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_cnt_DFFCE_Q_4_D_LUT2_F (
    .F(tx_cnt_DFFCE_Q_4_D),
    .I0(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I1(tx_cnt_DFFCE_Q_D_LUT2_F_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_cnt_DFFCE_Q_5 (
    .CE(tx_cnt_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_cnt_DFFCE_Q_5_D),
    .Q(tx_cnt[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_cnt_DFFCE_Q_5_D_LUT2_F (
    .F(tx_cnt_DFFCE_Q_5_D),
    .I0(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I1(tx_cnt_DFFCE_Q_D_LUT2_F_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_cnt_DFFCE_Q_6 (
    .CE(tx_cnt_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_cnt_DFFCE_Q_6_D),
    .Q(tx_cnt[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_cnt_DFFCE_Q_6_D_LUT2_F (
    .F(tx_cnt_DFFCE_Q_6_D),
    .I0(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I1(tx_cnt_DFFCE_Q_D_LUT2_F_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_cnt_DFFCE_Q_7 (
    .CE(tx_cnt_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_cnt_DFFCE_Q_7_D),
    .Q(tx_cnt[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_cnt_DFFCE_Q_7_D_LUT2_F (
    .F(tx_cnt_DFFCE_Q_7_D),
    .I0(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I1(tx_cnt_DFFCE_Q_D_LUT2_F_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_cnt_DFFCE_Q_CE_LUT2_F (
    .F(tx_cnt_DFFCE_Q_CE),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F [4]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_cnt_DFFCE_Q_D_LUT2_F (
    .F(tx_cnt_DFFCE_Q_D),
    .I0(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I1(tx_cnt_DFFCE_Q_D_LUT2_F_I1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7000)
  ) tx_cnt_DFFCE_Q_D_LUT2_F_I0_LUT4_F (
    .F(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F [0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F [1]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM (
    .CIN(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[6]),
    .COUT(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[7]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[7]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(tx_cnt_DFFCE_Q_D_LUT2_F_I1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1 (
    .CIN(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[5]),
    .COUT(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[6]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[6]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(tx_cnt_DFFCE_Q_D_LUT2_F_I1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2 (
    .CIN(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[4]),
    .COUT(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[5]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[5]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(tx_cnt_DFFCE_Q_D_LUT2_F_I1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3 (
    .CIN(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[3]),
    .COUT(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[4]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[4]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(tx_cnt_DFFCE_Q_D_LUT2_F_I1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4 (
    .CIN(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[2]),
    .COUT(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[3]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[3]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(tx_cnt_DFFCE_Q_D_LUT2_F_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5 (
    .CIN(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[1]),
    .COUT(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[2]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(tx_cnt_DFFCE_Q_D_LUT2_F_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6 (
    .CIN(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[0]),
    .COUT(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[1]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[1]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(tx_cnt_DFFCE_Q_D_LUT2_F_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7 (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .COUT(tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(tx_cnt[0]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(tx_cnt_DFFCE_Q_D_LUT2_F_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q (
    .CE(\uart_rx_inst.rx_data_valid_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[7]),
    .Q(\uart_tx_inst.tx_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_1 (
    .CE(\uart_rx_inst.rx_data_valid_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[6]),
    .Q(\uart_tx_inst.tx_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_2 (
    .CE(\uart_rx_inst.rx_data_valid_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[5]),
    .Q(\uart_tx_inst.tx_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_3 (
    .CE(\uart_rx_inst.rx_data_valid_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[4]),
    .Q(\uart_tx_inst.tx_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_4 (
    .CE(\uart_rx_inst.rx_data_valid_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[3]),
    .Q(\uart_tx_inst.tx_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_5 (
    .CE(\uart_rx_inst.rx_data_valid_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[2]),
    .Q(\uart_tx_inst.tx_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_6 (
    .CE(\uart_rx_inst.rx_data_valid_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[1]),
    .Q(\uart_tx_inst.tx_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_7 (
    .CE(\uart_rx_inst.rx_data_valid_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[0]),
    .Q(\uart_tx_inst.tx_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT5_O (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT5_O_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT5_O_I1),
    .O(tx_data_DFFCE_Q_D[6]),
    .S0(\uart_rx_inst.rx_data_LUT4_I3_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT5_O_1 (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I0),
    .I1(\uart_rx_inst.rx_data_LUT1_I0_F ),
    .O(tx_data_DFFCE_Q_D[5]),
    .S0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h35)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I0_LUT3_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I0),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [1]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT5_O_2 (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I1),
    .O(tx_data_DFFCE_Q_D[2]),
    .S0(\uart_rx_inst.rx_data_LUT2_I1_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hff70)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I0),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I2(\uart_rx_inst.rx_data_LUT4_I3_F [4]),
    .I3(\uart_rx_inst.rx_data_LUT2_I1_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I1_LUT1_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I1),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_valid_DFFCE_Q (
    .CE(tx_data_valid_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_valid_DFFCE_Q_D),
    .Q(\uart_tx_inst.tx_data_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hf4)
  ) tx_data_valid_DFFCE_Q_CE_LUT3_F (
    .F(tx_data_valid_DFFCE_Q_CE),
    .I0(tx_cnt_DFFCE_Q_D_LUT2_F_I0[0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F [4]),
    .I2(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfc13)
  ) tx_data_valid_LUT4_I0 (
    .F(\uart_tx_inst.next_state_LUT4_F_I1 [3]),
    .I0(\uart_tx_inst.tx_data_valid ),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [3]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) tx_data_valid_LUT4_I0_F_LUT4_F (
    .F(tx_data_valid_LUT4_I3_F[3]),
    .I0(\uart_tx_inst.cycle_cnt [8]),
    .I1(\uart_tx_inst.cycle_cnt [9]),
    .I2(\uart_tx_inst.cycle_cnt [10]),
    .I3(\uart_tx_inst.cycle_cnt [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) tx_data_valid_LUT4_I0_F_LUT4_F_1 (
    .F(tx_data_valid_LUT4_I3_F[2]),
    .I0(\uart_tx_inst.cycle_cnt [12]),
    .I1(\uart_tx_inst.cycle_cnt [13]),
    .I2(\uart_tx_inst.cycle_cnt [14]),
    .I3(\uart_tx_inst.cycle_cnt [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) tx_data_valid_LUT4_I0_F_LUT4_F_2 (
    .F(tx_data_valid_LUT4_I3_F[1]),
    .I0(\uart_tx_inst.cycle_cnt [3]),
    .I1(\uart_tx_inst.cycle_cnt [5]),
    .I2(\uart_tx_inst.cycle_cnt [6]),
    .I3(\uart_tx_inst.cycle_cnt [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0100)
  ) tx_data_valid_LUT4_I0_F_LUT4_F_3 (
    .F(tx_data_valid_LUT4_I3_F[0]),
    .I0(\uart_tx_inst.cycle_cnt [1]),
    .I1(\uart_tx_inst.cycle_cnt [2]),
    .I2(\uart_tx_inst.cycle_cnt [4]),
    .I3(\uart_tx_inst.cycle_cnt [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) tx_data_valid_LUT4_I3 (
    .F(tx_data_valid_LUT4_I3_F[5]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [3]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3]),
    .I3(\uart_tx_inst.tx_data_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h40)
  ) tx_data_valid_LUT4_I3_F_LUT3_F (
    .F(\uart_tx_inst.next_state_LUT4_F_I1 [1]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [3]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [1]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [2]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.bit_cnt [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_1  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [0]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [1]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.bit_cnt [1]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_2  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [0]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.bit_cnt [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [8]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [9]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_1  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [7]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [8]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_10  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [25]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [26]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_11  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [24]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [25]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_12  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [23]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [24]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_13  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [22]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [23]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_14  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [21]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [22]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_15  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [20]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [21]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_16  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [19]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [20]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_17  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [18]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [19]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [17]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [18]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_LUT4_I1  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_LUT4_I1_F ),
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [18]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [19]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_LUT4_I1_1  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_LUT4_I1_1_F ),
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [18]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [19]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_LUT4_I1_F ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_O ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_O ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_I0_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_I1_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_O ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_I0_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_I1_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_3  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_LUT4_I1_1_F ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_3_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_3_O ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_3_I1_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_3_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_I0_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_1_O ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_O ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [5]),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_3_O ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM_MUX2_LUT5_S0_2_O ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3]),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_19  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [16]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [17]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_2  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [6]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [7]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [15]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [16]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [30]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [31]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_LUT3_I2  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [6]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [27]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [30]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_LUT4_I0  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_LUT4_I0_F ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [16]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [17]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [20]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_LUT4_I1  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_LUT4_I1_F ),
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [16]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [17]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_LUT4_I1_F ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_O ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_O ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_I0_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_I1_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_2  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_LUT4_I0_F ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_2_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_2_I1_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_2_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_I0_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_21  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [14]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [15]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_22  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [13]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [14]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_23  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [12]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [13]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_24  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [11]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [12]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_25  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [10]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [11]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_26  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [9]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [10]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_3  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [5]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [6]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_4  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [4]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [5]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [3]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [4]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [26]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [27]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_1  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [2]),
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [5]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [6]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [5]),
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [5]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [6]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [1]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [8]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [9]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [10]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F_LUT4_F_1  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [0]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [12]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [13]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [14]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F_LUT4_F_2  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [4]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [8]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [9]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [10]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F_LUT4_F_3  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [3]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [12]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [13]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [14]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F_LUT3_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [25]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [28]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h01)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F_LUT3_F_1  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [25]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [28]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O [3]),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_I0_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_I1_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h7f)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h7f)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h7f)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h007f)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_2_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2]),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1]),
    .I2(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [2]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_1_O ),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_MUX2_LUT5_S0_O ),
    .O(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [7]),
    .S0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_6  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [29]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [30]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_7  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [28]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [29]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_8  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [27]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [28]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_9  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [26]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [27]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:0.0-0.0|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_ALU_I1_SUM_ALU_SUM  (
    .CIN(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [2]),
    .COUT(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [3]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_ALU_I1_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:108.1-121.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.bit_cnt_DFFCE_Q  (
    .CE(\uart_rx_inst.bit_cnt_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.bit_cnt_DFFCE_Q_D ),
    .Q(\uart_rx_inst.bit_cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:108.1-121.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.bit_cnt_DFFCE_Q_1  (
    .CE(\uart_rx_inst.bit_cnt_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.bit_cnt_DFFCE_Q_1_D ),
    .Q(\uart_rx_inst.bit_cnt [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.bit_cnt_DFFCE_Q_1_D_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_DFFCE_Q_1_D ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [3]),
    .I1(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:108.1-121.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.bit_cnt_DFFCE_Q_2  (
    .CE(\uart_rx_inst.bit_cnt_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.bit_cnt_DFFCE_Q_2_D ),
    .Q(\uart_rx_inst.bit_cnt [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.bit_cnt_DFFCE_Q_2_D_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_DFFCE_Q_2_D ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [3]),
    .I1(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'hb)
  ) \uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_DFFCE_Q_CE ),
    .I0(\uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F_I0_LUT3_F  (
    .F(\uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F_I0 [0]),
    .I0(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [1]),
    .I2(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F  (
    .F(\uart_rx_inst.bit_cnt_DFFCE_Q_D ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [3]),
    .I1(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:116.15-116.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [1]),
    .COUT(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [2]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.bit_cnt [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:116.15-116.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1  (
    .CIN(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [0]),
    .COUT(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [1]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.bit_cnt [1]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:116.15-116.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .COUT(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.bit_cnt [0]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [0])
  );
  (* keep = 32'd1 *)
  IBUF \uart_rx_inst.clk_IBUF_O  (
    .I(clk),
    .O(\uart_tx_inst.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_D ),
    .Q(\uart_rx_inst.cycle_cnt [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_1_D ),
    .Q(\uart_rx_inst.cycle_cnt [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_10  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_10_D ),
    .Q(\uart_rx_inst.cycle_cnt [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_10_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [4]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [5]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [5]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_11  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_11_D ),
    .Q(\uart_rx_inst.cycle_cnt [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_11_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [3]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [4]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [4]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_12  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_12_D ),
    .Q(\uart_rx_inst.cycle_cnt [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_12_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [2]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [3]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [3]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_13  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_13_D ),
    .Q(\uart_rx_inst.cycle_cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_13_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [1]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [2]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_14  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_14_D ),
    .Q(\uart_rx_inst.cycle_cnt [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_14_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [0]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [1]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [1]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_15  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_15_D ),
    .Q(\uart_rx_inst.cycle_cnt [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_15_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_15_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_15_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_15_D ),
    .S0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_15_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_15_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_15_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_15_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_1_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [13]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [14]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [14]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_2  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_2_D ),
    .Q(\uart_rx_inst.cycle_cnt [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_2_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [12]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [13]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [13]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_3  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_3_D ),
    .Q(\uart_rx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_3_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [11]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [12]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [12]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_4  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_4_D ),
    .Q(\uart_rx_inst.cycle_cnt [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_4_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [10]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [11]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [11]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_5  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_5_D ),
    .Q(\uart_rx_inst.cycle_cnt [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_5_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [9]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [10]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [10]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_6  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_6_D ),
    .Q(\uart_rx_inst.cycle_cnt [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_6_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [8]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [9]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [9]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_7  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_7_D ),
    .Q(\uart_rx_inst.cycle_cnt [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_7_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [7]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [8]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [8]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_8  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_8_D ),
    .Q(\uart_rx_inst.cycle_cnt [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_8_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [6]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [7]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [7]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:124.1-132.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.cycle_cnt_DFFC_Q_9  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.cycle_cnt_DFFC_Q_9_D ),
    .Q(\uart_rx_inst.cycle_cnt [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_9_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [5]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [6]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [6]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.cycle_cnt_DFFC_Q_D ),
    .S0(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf400)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM  (
    .CIN(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [14]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [15]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [15]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'hb)
  ) \uart_rx_inst.next_state_LUT2_F  (
    .F(\uart_rx_inst.next_state [1]),
    .I0(\uart_rx_inst.next_state_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.next_state_LUT2_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_LUT2_F_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_LUT2_F_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.next_state_LUT2_F_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.next_state_LUT2_F_I1 [0]),
    .S0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.next_state_LUT2_F_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.next_state_LUT2_F_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) \uart_rx_inst.next_state_LUT2_F_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.next_state_LUT2_F_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [1]),
    .I2(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [2]),
    .I3(\uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_LUT2_F_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_LUT2_F_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_F ),
    .O(\uart_rx_inst.next_state_LUT2_F_I1 [1]),
    .S0(\uart_rx_inst.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \uart_rx_inst.next_state_LUT2_F_I1_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\uart_rx_inst.next_state_LUT2_F_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.state [2]),
    .I1(\uart_rx_inst.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hef)
  ) \uart_rx_inst.next_state_LUT3_F  (
    .F(\uart_rx_inst.next_state [0]),
    .I0(\uart_rx_inst.next_state_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .I2(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.next_state [2]),
    .S0(\uart_rx_inst.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h2)
  ) \uart_rx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.state [2]),
    .I1(\uart_rx_inst.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0800)
  ) \uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F_I0 [0]),
    .I1(\uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1 [3]),
    .I2(\uart_rx_inst.state [2]),
    .I3(\uart_rx_inst.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1_LUT3_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1 [3]),
    .I0(\uart_rx_inst.bit_cnt [0]),
    .I1(\uart_rx_inst.bit_cnt [1]),
    .I2(\uart_rx_inst.bit_cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:134.1-142.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_D ),
    .Q(\uart_rx_inst.rx_bits [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:134.1-142.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_1  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_1_D ),
    .Q(\uart_rx_inst.rx_bits [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_1_D ),
    .S0(\uart_rx_inst.rx_bits [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT2_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_SUM [1]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:134.1-142.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_2  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_2_D ),
    .Q(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hefff)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_2_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:134.1-142.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_3  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_3_D ),
    .Q(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_3_D ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h10)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [3]),
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4]),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hefff)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:134.1-142.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_4  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_4_D ),
    .Q(\uart_rx_inst.rx_bits [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D ),
    .S0(\uart_rx_inst.rx_bits [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0200)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfeff)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:134.1-142.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_5  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_5_D ),
    .Q(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_5_D ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT2_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT2_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5]),
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5]),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h7)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT2_F_1  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [4]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h7)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT2_F_2  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I0(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [6]),
    .I1(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_LUT4_I0_F [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:134.1-142.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_6  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_6_D ),
    .Q(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hefff)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_6_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:134.1-142.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_7  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_7_D ),
    .Q(\uart_rx_inst.rx_bits [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_7_D_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_7_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_7_D_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_7_D ),
    .S0(\uart_rx_inst.rx_bits [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_7_D_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_7_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hefff)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_7_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_7_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D ),
    .S0(\uart_rx_inst.rx_bits [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0200)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfeff)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_pin ),
    .I1(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2]),
    .I2(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4]),
    .I3(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:34.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin ),
    .Q(\uart_rx_inst.rx_d0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:34.1-46.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d1_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0 ),
    .Q(\uart_rx_inst.rx_d1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfffb)
  ) \uart_rx_inst.rx_d1_LUT4_I1  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_F ),
    .I0(\uart_rx_inst.rx_d0 ),
    .I1(\uart_rx_inst.rx_d1 ),
    .I2(\uart_rx_inst.state [2]),
    .I3(\uart_rx_inst.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0b00)
  ) \uart_rx_inst.rx_d1_LUT4_I1_1  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_1_F [4]),
    .I0(\uart_rx_inst.rx_d0 ),
    .I1(\uart_rx_inst.rx_d1 ),
    .I2(\uart_rx_inst.state [1]),
    .I3(\uart_rx_inst.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_rx_inst.rx_d1_LUT4_I1_1_F_LUT2_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_1_F [3]),
    .I0(\uart_rx_inst.state [0]),
    .I1(\uart_rx_inst.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) \uart_rx_inst.rx_d1_LUT4_I1_1_F_LUT4_I3  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_1_F_LUT4_I3_F ),
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [1]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [2]),
    .I2(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_1_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_LUT4_I3_F ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1]),
    .S0(\uart_rx_inst.rx_d1_LUT4_I1_1_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:131.16-131.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_ALU_SUM  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .COUT(\uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(\uart_rx_inst.cycle_cnt [0]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0]),
    .S0(\uart_rx_inst.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3]),
    .S0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_1_I1 ),
    .I0(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [1]),
    .I2(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [2]),
    .I3(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h80ff)
  ) \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0]),
    .I1(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [1]),
    .I2(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [2]),
    .I3(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0f0b)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F ),
    .I0(\uart_rx_inst.rx_d0 ),
    .I1(\uart_rx_inst.rx_d1 ),
    .I2(\uart_rx_inst.state [2]),
    .I3(\uart_rx_inst.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [4]),
    .S0(\uart_rx_inst.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h7)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_I0_LUT2_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_I0 ),
    .I0(\uart_rx_inst.state [2]),
    .I1(\uart_rx_inst.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h40)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_LUT3_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [3]),
    .I0(\uart_rx_inst.state [2]),
    .I1(\uart_rx_inst.state [1]),
    .I2(\uart_rx_inst.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0100)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_LUT4_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [2]),
    .I0(\uart_rx_inst.cycle_cnt [2]),
    .I1(\uart_rx_inst.cycle_cnt [4]),
    .I2(\uart_rx_inst.cycle_cnt [1]),
    .I3(\uart_rx_inst.cycle_cnt [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_LUT4_F_1  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [1]),
    .I0(\uart_rx_inst.cycle_cnt [3]),
    .I1(\uart_rx_inst.cycle_cnt [5]),
    .I2(\uart_rx_inst.cycle_cnt [6]),
    .I3(\uart_rx_inst.cycle_cnt [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1 ),
    .O(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0]),
    .S0(\uart_rx_inst.cycle_cnt [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0 ),
    .S0(\uart_rx_inst.cycle_cnt [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.cycle_cnt [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.cycle_cnt [8]),
    .I1(\uart_rx_inst.cycle_cnt [9]),
    .I2(\uart_rx_inst.cycle_cnt [10]),
    .I3(\uart_rx_inst.cycle_cnt [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.cycle_cnt [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1 ),
    .S0(\uart_rx_inst.cycle_cnt [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.cycle_cnt [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.cycle_cnt [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/local/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:100.1-106.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_data_DFFCE_Q  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits [7]),
    .Q(\uart_rx_inst.rx_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:100.1-106.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_data_DFFCE_Q_1  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits [6]),
    .Q(\uart_rx_inst.rx_data_LUT4_I3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:100.1-106.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_data_DFFCE_Q_2  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [7]),
    .Q(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:100.1-106.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_data_DFFCE_Q_3  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [5]),
    .Q(\uart_rx_inst.rx_data_LUT4_I0_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:100.1-106.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_data_DFFCE_Q_4  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits [3]),
    .Q(\uart_rx_inst.rx_data_LUT4_I0_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:100.1-106.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_data_DFFCE_Q_5  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [6]),
    .Q(\uart_rx_inst.rx_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:100.1-106.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_data_DFFCE_Q_6  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [7]),
    .Q(\uart_rx_inst.rx_data_LUT4_I2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:100.1-106.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_data_DFFCE_Q_7  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits [0]),
    .Q(\uart_rx_inst.rx_data_LUT4_I1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \uart_rx_inst.rx_data_LUT1_I0  (
    .F(\uart_rx_inst.rx_data_LUT1_I0_F ),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_data_LUT2_I1  (
    .F(\uart_rx_inst.rx_data_LUT2_I1_F [3]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h10)
  ) \uart_rx_inst.rx_data_LUT2_I1_F_LUT3_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I3_F [4]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [1]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_data_LUT2_I1_F_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_data_LUT2_I1_F_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_data_LUT2_I1_F_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_data_LUT2_I1_F [4]),
    .S0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_data_LUT2_I1_F_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_data_LUT2_I1_F_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3ac4)
  ) \uart_rx_inst.rx_data_LUT2_I1_F_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_data_LUT2_I1_F_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [3]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hf8)
  ) \uart_rx_inst.rx_data_LUT3_I1  (
    .F(tx_data_DFFCE_Q_D[7]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data [7]),
    .I2(\uart_rx_inst.rx_data_LUT4_I3_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfff8)
  ) \uart_rx_inst.rx_data_LUT4_I0  (
    .F(tx_data_DFFCE_Q_D[4]),
    .I0(\uart_rx_inst.rx_data_LUT4_I0_I3 [0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I2(\uart_rx_inst.rx_data_LUT4_I0_I3 [2]),
    .I3(\uart_rx_inst.rx_data_LUT4_I0_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfff8)
  ) \uart_rx_inst.rx_data_LUT4_I0_1  (
    .F(tx_data_DFFCE_Q_D[3]),
    .I0(\uart_rx_inst.rx_data_LUT4_I0_I2 [0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I2(\uart_rx_inst.rx_data_LUT4_I0_I3 [2]),
    .I3(\uart_rx_inst.rx_data_LUT4_I0_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0100)
  ) \uart_rx_inst.rx_data_LUT4_I0_I2_LUT4_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I0_I3 [2]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_data_LUT4_I0_I2_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_data_LUT4_I0_I2_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_data_LUT4_I0_I2_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_data_LUT4_I0_I2 [3]),
    .S0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_data_LUT4_I0_I2_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I0_I2_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1c27)
  ) \uart_rx_inst.rx_data_LUT4_I0_I2_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I0_I2_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [3]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_data_LUT4_I0_I3_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_data_LUT4_I0_I3_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_data_LUT4_I0_I3_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_data_LUT4_I0_I3 [3]),
    .S0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_data_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I0_I3_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4120)
  ) \uart_rx_inst.rx_data_LUT4_I0_I3_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I0_I3_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [3]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfcf5)
  ) \uart_rx_inst.rx_data_LUT4_I1  (
    .F(tx_data_DFFCE_Q_D[0]),
    .I0(\uart_rx_inst.rx_data_LUT4_I1_I0 [0]),
    .I1(\uart_rx_inst.rx_data_LUT4_I1_I0 [1]),
    .I2(\uart_rx_inst.rx_data_LUT4_I1_I0 [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he8ff)
  ) \uart_rx_inst.rx_data_LUT4_I1_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I1_I0 [0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_data_LUT4_I1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_data_LUT4_I1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_data_LUT4_I1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_data_LUT4_I1_I0 [2]),
    .S0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_data_LUT4_I1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h611c)
  ) \uart_rx_inst.rx_data_LUT4_I1_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf011)
  ) \uart_rx_inst.rx_data_LUT4_I2  (
    .F(tx_data_DFFCE_Q_D[1]),
    .I0(\uart_rx_inst.rx_data_LUT4_I2_I0 [0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [3]),
    .I2(\uart_rx_inst.rx_data_LUT4_I2_I0 [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he43c)
  ) \uart_rx_inst.rx_data_LUT4_I2_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I2_I0 [0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [3]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0bbb)
  ) \uart_rx_inst.rx_data_LUT4_I3  (
    .F(\uart_rx_inst.rx_data_LUT4_I3_F [1]),
    .I0(\uart_rx_inst.rx_data_LUT4_I3_I0 [0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [4]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I3(\uart_rx_inst.rx_data_LUT4_I3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \uart_rx_inst.rx_data_LUT4_I3_F_LUT1_I0  (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_I0),
    .I0(\uart_rx_inst.rx_data_LUT4_I3_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf33b)
  ) \uart_rx_inst.rx_data_LUT4_I3_F_LUT4_I1  (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_I1),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I1(\uart_rx_inst.rx_data_LUT4_I3_F [1]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h904f)
  ) \uart_rx_inst.rx_data_LUT4_I3_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_data_LUT4_I3_I0 [0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I0  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[0]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [8]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [9]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[9]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_1  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [7]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [8]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[8]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_10  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [28]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [29]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[29]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_11  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [27]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [28]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[28]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_12  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [26]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [27]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[27]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_13  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [25]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [26]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[26]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_14  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [24]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [25]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[25]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_15  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [23]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [24]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[24]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_16  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [22]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [23]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[23]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_17  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [21]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [22]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[22]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_18  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [20]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [21]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[21]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_19  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [19]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [20]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[20]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_2  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [6]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [7]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[7]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_20  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [0]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [1]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[1]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_21  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [18]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [19]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[19]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_22  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [17]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [18]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[18]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_23  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [16]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [17]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[17]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_24  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [15]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [16]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[16]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_25  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [14]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [15]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[15]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_26  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [13]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [14]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[14]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_27  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [12]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [13]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[13]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_28  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [11]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [12]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[12]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_29  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [10]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [11]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[11]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_3  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [5]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [6]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[6]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_30  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [9]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [10]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[10]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_4  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [4]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [5]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[5]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_5  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [3]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [4]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[4]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_6  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [2]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [3]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[3]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_7  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [30]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [31]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[31]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_8  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [29]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [30]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[30]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_ready_ALU_I3_9  (
    .CIN(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [1]),
    .COUT(\uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [2]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [2])
  );
  VCC \uart_rx_inst.rx_data_ready_VCC_V  (
    .V(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:90.1-98.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_data_valid_DFFCE_Q  (
    .CE(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .Q(\uart_rx_inst.rx_data_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0e00)
  ) \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F  (
    .F(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE ),
    .I0(\uart_rx_inst.state [0]),
    .I1(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1 [0]),
    .I2(\uart_rx_inst.state [1]),
    .I3(\uart_rx_inst.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0  (
    .F(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT2_I0_F ),
    .I0(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F  (
    .F(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1 [0]),
    .I0(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0]),
    .I1(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [1]),
    .I2(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1_LUT2_F  (
    .F(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [3]),
    .I0(\uart_rx_inst.state [1]),
    .I1(\uart_rx_inst.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [2]),
    .I0(\uart_rx_inst.cycle_cnt [3]),
    .I1(\uart_rx_inst.cycle_cnt [7]),
    .I2(\uart_rx_inst.cycle_cnt [6]),
    .I3(\uart_rx_inst.cycle_cnt [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1_LUT4_F_1  (
    .F(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [1]),
    .I0(\uart_rx_inst.cycle_cnt [0]),
    .I1(\uart_rx_inst.cycle_cnt [1]),
    .I2(\uart_rx_inst.cycle_cnt [2]),
    .I3(\uart_rx_inst.cycle_cnt [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0  (
    .F(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_I0_F ),
    .I0(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1 [0]),
    .I1(\uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [3]),
    .I2(\uart_rx_inst.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h2c)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_F ),
    .I0(\uart_rx_inst.rx_data_valid ),
    .I1(state[0]),
    .I2(state[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he0)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [3]),
    .I0(\uart_rx_inst.rx_data_valid ),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F [2]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [2]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [31]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [31]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[31]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [9]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [10]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[9]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_1  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [8]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [9]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[8]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_10  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [28]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [29]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[28]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_11  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [27]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [28]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[27]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_12  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [26]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [27]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[26]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_13  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [25]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [26]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[25]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_14  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [24]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [25]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[24]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_15  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [23]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [24]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[23]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_16  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [22]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [23]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[22]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_17  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [21]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [22]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[21]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_18  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [20]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [21]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[20]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_19  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [1]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [2]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[1]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_2  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [7]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [8]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[7]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_20  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [19]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [20]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[19]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_21  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [18]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [19]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[18]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_22  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [17]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [18]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[17]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_23  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [16]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [17]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[16]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_24  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [15]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [16]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[15]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_25  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [14]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [15]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[14]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_26  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [13]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [14]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[13]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_27  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [12]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [13]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[12]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_28  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [11]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [12]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[11]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_29  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [10]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [11]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[10]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_3  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [6]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [7]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(wait_cnt[6]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_30  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [1]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_4  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [5]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [6]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[5]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_5  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [4]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [5]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[4]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_6  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [3]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [4]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[3]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_7  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [30]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [31]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[30]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_8  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [2]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [3]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_9  (
    .CIN(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [29]),
    .COUT(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [30]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(wait_cnt[29]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [1]),
    .I0(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0 [0]),
    .I1(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0 [1]),
    .I2(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0 [2]),
    .I3(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [0]),
    .I0(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0 [0]),
    .I1(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0 [1]),
    .I2(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0 [2]),
    .I3(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0 [3]),
    .I0(wait_cnt[14]),
    .I1(wait_cnt[15]),
    .I2(wait_cnt[16]),
    .I3(wait_cnt[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0_LUT4_F_1  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0 [2]),
    .I0(wait_cnt[19]),
    .I1(wait_cnt[20]),
    .I2(wait_cnt[23]),
    .I3(wait_cnt[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0_LUT4_F_2  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0 [1]),
    .I0(wait_cnt[30]),
    .I1(wait_cnt[31]),
    .I2(wait_cnt[6]),
    .I3(wait_cnt[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0_LUT4_F_3  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_1_I0 [0]),
    .I0(wait_cnt[10]),
    .I1(wait_cnt[11]),
    .I2(wait_cnt[12]),
    .I3(wait_cnt[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0 [3]),
    .I0(wait_cnt[18]),
    .I1(wait_cnt[21]),
    .I2(wait_cnt[22]),
    .I3(wait_cnt[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0_LUT4_F_1  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0 [2]),
    .I0(wait_cnt[26]),
    .I1(wait_cnt[27]),
    .I2(wait_cnt[28]),
    .I3(wait_cnt[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0_LUT4_F_2  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0 [1]),
    .I0(wait_cnt[1]),
    .I1(wait_cnt[0]),
    .I2(wait_cnt[2]),
    .I3(wait_cnt[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0_LUT4_F_3  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT4_F_I0 [0]),
    .I0(wait_cnt[4]),
    .I1(wait_cnt[5]),
    .I2(wait_cnt[8]),
    .I3(wait_cnt[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F [4]),
    .S0(\uart_tx_inst.tx_data_ready_LUT2_I1_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7f0f)
  ) \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_data_valid_LUT3_I0_1_F_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F [0]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F [1]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hc5)
  ) \uart_rx_inst.rx_data_valid_LUT3_I1  (
    .F(tx_data_valid_DFFCE_Q_D),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F [2]),
    .I1(\uart_rx_inst.rx_data_valid ),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4])
  );
  (* keep = 32'd1 *)
  IBUF \uart_rx_inst.rx_pin_IBUF_O  (
    .I(uart_rx),
    .O(\uart_rx_inst.rx_pin )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:49.1-55.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.state_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.next_state [2]),
    .Q(\uart_rx_inst.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:49.1-55.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.state_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.next_state [1]),
    .Q(\uart_rx_inst.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:117.3-125.2|src/modules/uart_rx.sv:49.1-55.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:79.7-79.60" *)
  DFFP \uart_rx_inst.state_DFFP_Q  (
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.next_state [0]),
    .PRESET(rst_IBUF_I_O),
    .Q(\uart_rx_inst.state [0])
  );
  (* keep = 32'd1 *)
  OBUF uart_tx_OBUF_O (
    .I(\uart_tx_inst.tx_reg ),
    .O(uart_tx)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:90.1-103.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.bit_cnt_DFFCE_Q  (
    .CE(\uart_tx_inst.bit_cnt_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.bit_cnt_DFFCE_Q_D ),
    .Q(\uart_tx_inst.bit_cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:90.1-103.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.bit_cnt_DFFCE_Q_1  (
    .CE(\uart_tx_inst.bit_cnt_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.bit_cnt_DFFCE_Q_1_D ),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.bit_cnt_DFFCE_Q_1_D_LUT2_F  (
    .F(\uart_tx_inst.bit_cnt_DFFCE_Q_1_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I1 [1]),
    .I1(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:90.1-103.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.bit_cnt_DFFCE_Q_2  (
    .CE(\uart_tx_inst.bit_cnt_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.bit_cnt_DFFCE_Q_2_D ),
    .Q(\uart_tx_inst.bit_cnt [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.bit_cnt_DFFCE_Q_2_D_LUT2_F  (
    .F(\uart_tx_inst.bit_cnt_DFFCE_Q_2_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I1 [1]),
    .I1(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'hb)
  ) \uart_tx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F  (
    .F(\uart_tx_inst.bit_cnt_DFFCE_Q_CE ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I1 [2]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F  (
    .F(\uart_tx_inst.bit_cnt_DFFCE_Q_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I1 [1]),
    .I1(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:98.15-98.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM  (
    .CIN(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [1]),
    .COUT(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [2]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.bit_cnt [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:98.15-98.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1  (
    .CIN(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [0]),
    .COUT(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [1]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:98.15-98.29|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .COUT(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.bit_cnt [0]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_tx_inst.bit_cnt_LUT3_I0  (
    .F(\uart_tx_inst.next_state_LUT4_F_I1 [0]),
    .I0(\uart_tx_inst.bit_cnt [2]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [2]),
    .I2(\uart_tx_inst.bit_cnt [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_D ),
    .Q(\uart_tx_inst.cycle_cnt [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_1_D ),
    .Q(\uart_tx_inst.cycle_cnt [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_10  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_10_D ),
    .Q(\uart_tx_inst.cycle_cnt [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_10_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_10_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_11  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_11_D ),
    .Q(\uart_tx_inst.cycle_cnt [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_11_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_11_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_12  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_12_D ),
    .Q(\uart_tx_inst.cycle_cnt [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_12_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_12_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_13  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_13_D ),
    .Q(\uart_tx_inst.cycle_cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_13_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_13_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_14  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_14_D ),
    .Q(\uart_tx_inst.cycle_cnt [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_14_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_14_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_15  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_15_D ),
    .Q(\uart_tx_inst.cycle_cnt [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_15_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_15_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_1_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_1_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_2  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_2_D ),
    .Q(\uart_tx_inst.cycle_cnt [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_2_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_2_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_3  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_3_D ),
    .Q(\uart_tx_inst.cycle_cnt [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_3_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_3_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_4  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_4_D ),
    .Q(\uart_tx_inst.cycle_cnt [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_4_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_4_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_5  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_5_D ),
    .Q(\uart_tx_inst.cycle_cnt [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_5_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_5_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_6  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_6_D ),
    .Q(\uart_tx_inst.cycle_cnt [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_6_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_6_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_7  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_7_D ),
    .Q(\uart_tx_inst.cycle_cnt [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_7_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_7_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_8  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_8_D ),
    .Q(\uart_tx_inst.cycle_cnt [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_8_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_8_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:106.1-114.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.cycle_cnt_DFFC_Q_9  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.cycle_cnt_DFFC_Q_9_D ),
    .Q(\uart_tx_inst.cycle_cnt [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_9_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_9_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F  (
    .F(\uart_tx_inst.cycle_cnt_DFFC_Q_D ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [9]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [10]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [9]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_1  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [8]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [9]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [8]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_10  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [14]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [15]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [14]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_11  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [13]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [14]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [13]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_12  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [12]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [13]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [12]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_13  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [11]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [12]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [11]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_14  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [10]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [11]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [10]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_15  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [1]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [0]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_2  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [7]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [8]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [7]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_3  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [6]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [7]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [6]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_4  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [5]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [6]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [5]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_5  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [4]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [5]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [4]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_6  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [3]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [4]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [3]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_7  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [2]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [3]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_8  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [1]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [2]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [1]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:113.16-113.33|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9  (
    .CIN(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [15]),
    .COUT(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [15]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt [15]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h88f0)
  ) \uart_tx_inst.next_state_LUT4_F  (
    .F(\uart_tx_inst.next_state [2]),
    .I0(\uart_tx_inst.next_state_LUT4_F_I1 [1]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I1 [0]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_LUT4_F_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h70ff)
  ) \uart_tx_inst.next_state_LUT4_F_1  (
    .F(\uart_tx_inst.next_state [1]),
    .I0(\uart_tx_inst.next_state_LUT4_F_I1 [2]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I1 [0]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I1 [1]),
    .I3(\uart_tx_inst.next_state_LUT4_F_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfdcf)
  ) \uart_tx_inst.next_state_LUT4_F_1_I3_LUT4_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_1_I3 [3]),
    .I0(\uart_tx_inst.tx_data_valid ),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_tx_inst.next_state_LUT4_F_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I1 [2]),
    .I0(tx_data_valid_LUT4_I3_F[0]),
    .I1(tx_data_valid_LUT4_I3_F[1]),
    .I2(tx_data_valid_LUT4_I3_F[2]),
    .I3(tx_data_valid_LUT4_I3_F[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [1]),
    .I0(\uart_tx_inst.next_state_LUT4_F_I2 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [2]),
    .S0(tx_data_valid_LUT4_I3_F[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1  (
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0 ),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1 ),
    .O(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [0]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0 ),
    .S0(\uart_tx_inst.next_state_LUT4_F_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0 ),
    .I0(tx_data_valid_LUT4_I3_F[2]),
    .I1(tx_data_valid_LUT4_I3_F[3]),
    .I2(tx_data_valid_LUT4_I3_F[0]),
    .I3(tx_data_valid_LUT4_I3_F[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1 ),
    .S0(\uart_tx_inst.next_state_LUT4_F_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_LUT4_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h3)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(tx_data_valid_LUT4_I3_F[0]),
    .I1(tx_data_valid_LUT4_I3_F[1]),
    .I2(tx_data_valid_LUT4_I3_F[2]),
    .I3(tx_data_valid_LUT4_I3_F[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_LUT4_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h10)
  ) \uart_tx_inst.next_state_LUT4_F_I2_LUT3_F  (
    .F(\uart_tx_inst.next_state_LUT4_F_I2 [0]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [3]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state [0]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hfe)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I1 [1]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I1 [2]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hff4c)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I1 [0]),
    .I1(\uart_tx_inst.next_state_LUT4_F_I1 [1]),
    .I2(\uart_tx_inst.next_state_LUT4_F_I1 [2]),
    .I3(\uart_tx_inst.next_state_LUT4_F_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:28.1-34.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.state_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state [2]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:28.1-34.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.state_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state [1]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:28.1-34.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:79.7-79.60" *)
  DFFP \uart_tx_inst.state_DFFP_Q  (
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state [0]),
    .PRESET(rst_IBUF_I_O),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:79.1-88.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_data_latch_DFFCE_Q  (
    .CE(tx_data_valid_LUT4_I3_F[5]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [7]),
    .Q(\uart_tx_inst.tx_data_latch [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:79.1-88.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_data_latch_DFFCE_Q_1  (
    .CE(tx_data_valid_LUT4_I3_F[5]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [6]),
    .Q(\uart_tx_inst.tx_data_latch [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:79.1-88.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_data_latch_DFFCE_Q_2  (
    .CE(tx_data_valid_LUT4_I3_F[5]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [5]),
    .Q(\uart_tx_inst.tx_data_latch [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:79.1-88.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_data_latch_DFFCE_Q_3  (
    .CE(tx_data_valid_LUT4_I3_F[5]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [4]),
    .Q(\uart_tx_inst.tx_data_latch [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:79.1-88.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_data_latch_DFFCE_Q_4  (
    .CE(tx_data_valid_LUT4_I3_F[5]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [3]),
    .Q(\uart_tx_inst.tx_data_latch [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:79.1-88.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_data_latch_DFFCE_Q_5  (
    .CE(tx_data_valid_LUT4_I3_F[5]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [2]),
    .Q(\uart_tx_inst.tx_data_latch [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:79.1-88.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_data_latch_DFFCE_Q_6  (
    .CE(tx_data_valid_LUT4_I3_F[5]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [1]),
    .Q(\uart_tx_inst.tx_data_latch [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:79.1-88.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_data_latch_DFFCE_Q_7  (
    .CE(tx_data_valid_LUT4_I3_F[5]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [0]),
    .Q(\uart_tx_inst.tx_data_latch [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:63.1-76.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_data_ready_DFFCE_Q  (
    .CE(\uart_tx_inst.tx_data_ready_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data_ready_DFFCE_Q_D ),
    .Q(\uart_tx_inst.tx_data_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0230)
  ) \uart_tx_inst.tx_data_ready_DFFCE_Q_CE_LUT4_F  (
    .F(\uart_tx_inst.tx_data_ready_DFFCE_Q_CE ),
    .I0(\uart_tx_inst.next_state_LUT4_F_I1 [2]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [3]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:135.23-136.15" *)
  LUT1 #(
    .INIT(2'h1)
  ) \uart_tx_inst.tx_data_ready_DFFCE_Q_D_LUT1_F  (
    .F(\uart_tx_inst.tx_data_ready_DFFCE_Q_D ),
    .I0(tx_data_valid_LUT4_I3_F[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1  (
    .F(\uart_tx_inst.tx_data_ready_LUT2_I1_F [2]),
    .I0(\uart_tx_inst.tx_data_valid ),
    .I1(\uart_tx_inst.tx_data_ready )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [8]),
    .COUT(\uart_tx_inst.tx_data_ready_LUT2_I1_F [3]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [7]),
    .COUT(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [8]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[7]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_1  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [6]),
    .COUT(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [7]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[6]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_2  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [5]),
    .COUT(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [6]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[5]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [4]),
    .COUT(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [5]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(tx_cnt[4]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_1  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [3]),
    .COUT(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [4]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[3]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_2  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [2]),
    .COUT(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [3]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(tx_cnt[2]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_3  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [1]),
    .COUT(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [2]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .I1(tx_cnt[1]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/local/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4  (
    .CIN(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0]),
    .COUT(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [1]),
    .I0(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .I1(tx_cnt[0]),
    .I3(\uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0]),
    .SUM(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h0d)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM_LUT3_F  (
    .F(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [4]),
    .I0(state[1]),
    .I1(state[0]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_F  (
    .F(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [1]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_F_1  (
    .F(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I0(state[0]),
    .I1(state[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0  (
    .F(wait_cnt_DFFCE_Q_D[31]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_1  (
    .F(wait_cnt_DFFCE_Q_D[30]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_10  (
    .F(wait_cnt_DFFCE_Q_D[21]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_11  (
    .F(wait_cnt_DFFCE_Q_D[20]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_12  (
    .F(wait_cnt_DFFCE_Q_D[19]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_13  (
    .F(wait_cnt_DFFCE_Q_D[18]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_14  (
    .F(wait_cnt_DFFCE_Q_D[17]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_15  (
    .F(wait_cnt_DFFCE_Q_D[16]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_16  (
    .F(wait_cnt_DFFCE_Q_D[15]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_17  (
    .F(wait_cnt_DFFCE_Q_D[14]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_18  (
    .F(wait_cnt_DFFCE_Q_D[13]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_19  (
    .F(wait_cnt_DFFCE_Q_D[12]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_2  (
    .F(wait_cnt_DFFCE_Q_D[29]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_20  (
    .F(wait_cnt_DFFCE_Q_D[11]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_21  (
    .F(wait_cnt_DFFCE_Q_D[10]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_22  (
    .F(wait_cnt_DFFCE_Q_D[9]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_23  (
    .F(wait_cnt_DFFCE_Q_D[8]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_24  (
    .F(wait_cnt_DFFCE_Q_D[7]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_25  (
    .F(wait_cnt_DFFCE_Q_D[6]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_26  (
    .F(wait_cnt_DFFCE_Q_D[5]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_27  (
    .F(wait_cnt_DFFCE_Q_D[4]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_28  (
    .F(wait_cnt_DFFCE_Q_D[3]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_29  (
    .F(wait_cnt_DFFCE_Q_D[2]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_3  (
    .F(wait_cnt_DFFCE_Q_D[28]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_30  (
    .F(wait_cnt_DFFCE_Q_D[1]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_31  (
    .F(wait_cnt_DFFCE_Q_D[0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_4  (
    .F(wait_cnt_DFFCE_Q_D[27]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_5  (
    .F(wait_cnt_DFFCE_Q_D[26]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_6  (
    .F(wait_cnt_DFFCE_Q_D[25]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_7  (
    .F(wait_cnt_DFFCE_Q_D[24]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_8  (
    .F(wait_cnt_DFFCE_Q_D[23]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_I0_9  (
    .F(wait_cnt_DFFCE_Q_D[22]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4]),
    .I1(\uart_rx_inst.rx_data_ready_ALU_I0_SUM [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0853)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_F  (
    .F(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [0]),
    .I0(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1]),
    .I1(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [3]),
    .I2(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2]),
    .I3(\uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_LUT2_F  (
    .F(\uart_tx_inst.tx_data_ready_LUT2_I1_F [4]),
    .I0(state[1]),
    .I1(state[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_LUT4_F  (
    .F(\uart_tx_inst.tx_data_ready_LUT2_I1_F [0]),
    .I0(tx_cnt[0]),
    .I1(tx_cnt[3]),
    .I2(tx_cnt[5]),
    .I3(tx_cnt[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4000)
  ) \uart_tx_inst.tx_data_ready_LUT2_I1_F_LUT4_F_1  (
    .F(\uart_tx_inst.tx_data_ready_LUT2_I1_F [1]),
    .I0(tx_cnt[7]),
    .I1(tx_cnt[1]),
    .I2(tx_cnt[2]),
    .I3(tx_cnt[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:131.3-139.2|src/modules/uart_tx.sv:116.1-131.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:79.7-79.60" *)
  DFFP \uart_tx_inst.tx_reg_DFFP_Q  (
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_reg_DFFP_Q_D ),
    .PRESET(rst_IBUF_I_O),
    .Q(\uart_tx_inst.tx_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf2ff)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h01)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT3_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [1]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT3_F_I0 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT3_F_I0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT3_F_I0 [1]),
    .I0(\uart_tx_inst.tx_data_latch [1]),
    .I1(\uart_tx_inst.tx_data_latch [5]),
    .I2(\uart_tx_inst.bit_cnt [2]),
    .I3(\uart_tx_inst.bit_cnt [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F_1  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT3_F_I0 [0]),
    .I0(\uart_tx_inst.tx_data_latch [0]),
    .I1(\uart_tx_inst.tx_data_latch [4]),
    .I2(\uart_tx_inst.bit_cnt [0]),
    .I3(\uart_tx_inst.bit_cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hef00)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [0]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0_LUT4_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [0]),
    .I0(\uart_tx_inst.tx_data_latch [2]),
    .I1(\uart_tx_inst.tx_data_latch [6]),
    .I2(\uart_tx_inst.bit_cnt [0]),
    .I3(\uart_tx_inst.bit_cnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hca00)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0_LUT4_F_1  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [1]),
    .I0(\uart_tx_inst.tx_data_latch [3]),
    .I1(\uart_tx_inst.tx_data_latch [7]),
    .I2(\uart_tx_inst.bit_cnt [2]),
    .I3(\uart_tx_inst.bit_cnt [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[31]),
    .Q(wait_cnt[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_1 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[30]),
    .Q(wait_cnt[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_10 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[21]),
    .Q(wait_cnt[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_11 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[20]),
    .Q(wait_cnt[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_12 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[19]),
    .Q(wait_cnt[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_13 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[18]),
    .Q(wait_cnt[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_14 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[17]),
    .Q(wait_cnt[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_15 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[16]),
    .Q(wait_cnt[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_16 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[15]),
    .Q(wait_cnt[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_17 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[14]),
    .Q(wait_cnt[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_18 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[13]),
    .Q(wait_cnt[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_19 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[12]),
    .Q(wait_cnt[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_2 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[29]),
    .Q(wait_cnt[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_20 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[11]),
    .Q(wait_cnt[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_21 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[10]),
    .Q(wait_cnt[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_22 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[9]),
    .Q(wait_cnt[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_23 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[8]),
    .Q(wait_cnt[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_24 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[7]),
    .Q(wait_cnt[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_25 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[6]),
    .Q(wait_cnt[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_26 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[5]),
    .Q(wait_cnt[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_27 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[4]),
    .Q(wait_cnt[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_28 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[3]),
    .Q(wait_cnt[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_29 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[2]),
    .Q(wait_cnt[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_3 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[28]),
    .Q(wait_cnt[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_30 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[1]),
    .Q(wait_cnt[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_31 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[0]),
    .Q(wait_cnt[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_4 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[27]),
    .Q(wait_cnt[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_5 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[26]),
    .Q(wait_cnt[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_6 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[25]),
    .Q(wait_cnt[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_7 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[24]),
    .Q(wait_cnt[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_8 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[23]),
    .Q(wait_cnt[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/local/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE wait_cnt_DFFCE_Q_9 (
    .CE(state_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(wait_cnt_DFFCE_Q_D[22]),
    .Q(wait_cnt[22])
  );
  assign rx_data[6] = \uart_rx_inst.rx_data_LUT4_I3_I0 [3];
  assign rx_data[5] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [2];
  assign rx_data[4] = \uart_rx_inst.rx_data_LUT4_I0_I3 [0];
  assign rx_data[3] = \uart_rx_inst.rx_data_LUT4_I0_I2 [0];
  assign rx_data[2] = \uart_rx_inst.rx_data [2];
  assign rx_data[1] = \uart_rx_inst.rx_data_LUT4_I2_I0 [2];
  assign rx_data[0] = \uart_rx_inst.rx_data_LUT4_I1_I0 [1];
  assign rx_data_ready = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign rx_data_valid = \uart_rx_inst.rx_data_valid ;
  assign send_data[183] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[182] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[181] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[180] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[179] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[178] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[177] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[176] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[175] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[174] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[173] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[172] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[171] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[170] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[169] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[168] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[167] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[166] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[165] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[164] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[163] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[162] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[161] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[160] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[159] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[158] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[157] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[156] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[155] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[154] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[153] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[152] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[151] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[150] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[149] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[148] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[147] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[146] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[145] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[144] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[143] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[142] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[141] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[140] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[139] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[138] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[137] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[136] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[135] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[134] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[133] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[132] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[131] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[130] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[129] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[128] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[127] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[126] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[125] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[124] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[123] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[122] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[121] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[120] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[119] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[118] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[117] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[116] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[115] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[114] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[113] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[112] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[111] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[110] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[109] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[108] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[107] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[106] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[105] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[104] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[103] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[102] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[101] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[100] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[99] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[98] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[97] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[96] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[95] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[94] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[93] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[92] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[91] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[90] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[89] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[88] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[87] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[86] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[85] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[84] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[83] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[82] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[81] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[80] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[79] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[78] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[77] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[76] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[75] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[74] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[73] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[72] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[71] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[70] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[69] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[68] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[67] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[66] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[65] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[64] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[63] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[62] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[61] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[60] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[59] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[58] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[57] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[56] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[55] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[54] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[53] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[52] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[51] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[50] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[49] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[48] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[47] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[46] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[45] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[44] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[43] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[42] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[41] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[40] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[39] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[38] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[37] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[36] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[35] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[34] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[33] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[32] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[31] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[30] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[29] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[28] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[27] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[26] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[25] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[24] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[23] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[22] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[21] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[20] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[19] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[18] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[17] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[16] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[15] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[14] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[13] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[12] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[11] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[10] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[9] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[8] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[7] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[6] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[5] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[4] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[3] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[2] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign send_data[1] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign send_data[0] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign state[3] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign state[2] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign state_DFFCE_Q_1_D[1] = \uart_tx_inst.tx_data_ready_LUT2_I1_F [4];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I0[2] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F [3];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I0[1] = \uart_tx_inst.tx_data_ready_LUT2_I1_F [4];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[7] = tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[6];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[6] = tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[5];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[5] = tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[4];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[4] = tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[3];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[3] = tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[2];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[2] = tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[1];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[1] = tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT[0];
  assign tx_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[0] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign tx_data[7] = \uart_tx_inst.tx_data [7];
  assign tx_data[6] = \uart_tx_inst.tx_data [6];
  assign tx_data[5] = \uart_tx_inst.tx_data [5];
  assign tx_data[4] = \uart_tx_inst.tx_data [4];
  assign tx_data[3] = \uart_tx_inst.tx_data [3];
  assign tx_data[2] = \uart_tx_inst.tx_data [2];
  assign tx_data[1] = \uart_tx_inst.tx_data [1];
  assign tx_data[0] = \uart_tx_inst.tx_data [0];
  assign tx_data_ready = \uart_tx_inst.tx_data_ready ;
  assign tx_data_valid = \uart_tx_inst.tx_data_valid ;
  assign tx_data_valid_LUT4_I0_F[5] = \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3];
  assign tx_data_valid_LUT4_I0_F[4] = \uart_tx_inst.next_state_LUT4_F_I1 [3];
  assign tx_data_valid_LUT4_I0_F[3] = tx_data_valid_LUT4_I3_F[1];
  assign tx_data_valid_LUT4_I0_F[2] = tx_data_valid_LUT4_I3_F[0];
  assign tx_data_valid_LUT4_I0_F[1] = tx_data_valid_LUT4_I3_F[3];
  assign tx_data_valid_LUT4_I0_F[0] = tx_data_valid_LUT4_I3_F[2];
  assign tx_data_valid_LUT4_I3_F[4] = \uart_tx_inst.next_state_LUT4_F_I1 [1];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [31] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [30];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [30] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [29];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [29] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [28];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [28] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [27];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [27] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [26];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [26] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [25];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [25] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [24];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [24] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [23];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [23] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [22];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [22] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [21];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [21] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [20];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [20] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [19];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [19] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [18];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [18] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [17];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [17] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [16];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [16] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [15];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [15] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [14];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [14] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [13];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [13] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [12];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [12] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [11];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [11] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [10];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [10] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [9];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [9] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [8];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [8] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [7];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [7] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [6];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [6] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [5];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [5] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [4];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [4] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [3];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [3] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [2];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [2] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [1];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [1] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM_ALU_SUM_COUT [0];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT [0] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM [5] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [24];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM [4] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [23];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM [3] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [22];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM [2] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [19];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM [1] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [18];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_18_SUM [0] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM [4] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [31];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM [3] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [21];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM [2] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [20];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM [1] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [17];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_20_SUM [0] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [16];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM [5] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [26];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM [4] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [21];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM [3] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [20];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM [2] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [17];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM [1] = \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [16];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM [0] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O [4] = \uart_rx_inst.rx_bits [0];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O [2] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O [1] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_5_SUM_MUX2_LUT5_S0_O [0] = \uart_rx_inst.rx_pin ;
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [4] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [3] = \uart_rx_inst.bit_cnt_ALU_I1_SUM [0];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [2] = \uart_rx_inst.bit_cnt_ALU_I1_SUM [1];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [1] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4];
  assign \uart_rx_inst.bit_cnt_ALU_I1_COUT_ALU_COUT_SUM [0] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5];
  assign \uart_rx_inst.bit_cnt_ALU_I1_SUM [4] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6];
  assign \uart_rx_inst.bit_cnt_ALU_I1_SUM [3] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5];
  assign \uart_rx_inst.bit_cnt_ALU_I1_SUM [2] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4];
  assign \uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F_I0 [4] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F_I0 [3] = \uart_rx_inst.state [1];
  assign \uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F_I0 [2] = \uart_rx_inst.state [2];
  assign \uart_rx_inst.bit_cnt_DFFCE_Q_CE_LUT2_F_I0 [1] = \uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1 [3];
  assign \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_COUT [2] = \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [1];
  assign \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_COUT [1] = \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [0];
  assign \uart_rx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_COUT [0] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign \uart_rx_inst.clk  = \uart_tx_inst.clk ;
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_10_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_11_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_12_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_13_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_14_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_1_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_2_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_3_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_4_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [15] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [14];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [14] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [13];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [13] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [12];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [12] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [11];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [11] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [10];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [10] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [9];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [9] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [8];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [8] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [7];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [7] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [6];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [6] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [5];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [5] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [4];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [4] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [3] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [2];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [2] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [1] = \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_5_D_MUX2_LUT5_O_S0_ALU_SUM_COUT [0] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_6_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_7_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_8_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_9_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [3];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0 [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.cycle_cnt_DFFC_Q_D_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.next_state_LUT2_F_I0 [2] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [1];
  assign \uart_rx_inst.next_state_LUT2_F_I0 [1] = \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [0];
  assign \uart_rx_inst.next_state_LUT2_F_I0 [0] = \uart_rx_inst.next_state_LUT2_F_I1 [0];
  assign \uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1 [4] = \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [3];
  assign \uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1 [2] = \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [2];
  assign \uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1 [1] = \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [1];
  assign \uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F_I1 [0] = \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0];
  assign \uart_rx_inst.rx_bits [5] = \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [7];
  assign \uart_rx_inst.rx_bits [4] = \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [5];
  assign \uart_rx_inst.rx_bits [2] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [6];
  assign \uart_rx_inst.rx_bits [1] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [7];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [6] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [5];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [4];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0] = \uart_rx_inst.rx_pin ;
  assign \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [4] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [6];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [2] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [2];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [1] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I3 [0] = \uart_rx_inst.rx_pin ;
  assign \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [3] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [1] = \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2];
  assign \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0 [0] = \uart_rx_inst.rx_pin ;
  assign \uart_rx_inst.rx_bits_DFFCE_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0] = \uart_rx_inst.rx_pin ;
  assign \uart_rx_inst.rx_d1_LUT4_I1_1_F [2] = \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0];
  assign \uart_rx_inst.rx_d1_LUT4_I1_1_F [1] = \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [2];
  assign \uart_rx_inst.rx_d1_LUT4_I1_1_F [0] = \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [1];
  assign \uart_rx_inst.rx_d1_LUT4_I1_1_F_MUX2_LUT5_S0_O [2] = \uart_rx_inst.state [0];
  assign \uart_rx_inst.rx_d1_LUT4_I1_2_F_MUX2_LUT5_I1_O [0] = \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [0];
  assign \uart_rx_inst.rx_data [6] = \uart_rx_inst.rx_data_LUT4_I3_I0 [3];
  assign \uart_rx_inst.rx_data [5] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [2];
  assign \uart_rx_inst.rx_data [4] = \uart_rx_inst.rx_data_LUT4_I0_I3 [0];
  assign \uart_rx_inst.rx_data [3] = \uart_rx_inst.rx_data_LUT4_I0_I2 [0];
  assign \uart_rx_inst.rx_data [1] = \uart_rx_inst.rx_data_LUT4_I2_I0 [2];
  assign \uart_rx_inst.rx_data [0] = \uart_rx_inst.rx_data_LUT4_I1_I0 [1];
  assign \uart_rx_inst.rx_data_LUT2_I1_F [2] = \uart_rx_inst.rx_data_LUT4_I3_F [4];
  assign \uart_rx_inst.rx_data_LUT2_I1_F [1] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1];
  assign \uart_rx_inst.rx_data_LUT2_I1_F [0] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2];
  assign \uart_rx_inst.rx_data_LUT4_I0_I2 [2] = \uart_rx_inst.rx_data_LUT4_I0_I3 [2];
  assign \uart_rx_inst.rx_data_LUT4_I0_I2 [1] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4];
  assign \uart_rx_inst.rx_data_LUT4_I0_I3 [1] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4];
  assign \uart_rx_inst.rx_data_LUT4_I1_I0 [3] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4];
  assign \uart_rx_inst.rx_data_LUT4_I2_I0 [3] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4];
  assign \uart_rx_inst.rx_data_LUT4_I2_I0 [1] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [3];
  assign \uart_rx_inst.rx_data_LUT4_I3_F [3] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0];
  assign \uart_rx_inst.rx_data_LUT4_I3_F [2] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2];
  assign \uart_rx_inst.rx_data_LUT4_I3_F [0] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1];
  assign \uart_rx_inst.rx_data_LUT4_I3_I0 [2] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [4];
  assign \uart_rx_inst.rx_data_LUT4_I3_I0 [1] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [4];
  assign \uart_rx_inst.rx_data_ready  = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [31] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [30];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [30] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [29];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [29] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [28];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [28] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [27];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [27] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [26];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [26] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [25];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [25] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [24];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [24] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [23];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [23] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [22];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [22] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [21];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [21] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [20];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [20] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [19];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [19] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [18];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [18] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [17];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [17] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [16];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [16] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [15];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [15] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [14];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [14] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [13];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [13] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [12];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [12] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [11];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [11] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [10];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [10] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [9];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [9] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [8];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [8] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [7];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [7] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [6];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [6] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [5];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [5] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [4];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [4] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [3];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [3] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [2];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [2] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [1];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [1] = \uart_rx_inst.rx_data_ready_ALU_I3_7_COUT [0];
  assign \uart_rx_inst.rx_data_ready_ALU_I0_COUT [0] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1 [2] = \uart_rx_inst.state [2];
  assign \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1 [1] = \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [3];
  assign \uart_rx_inst.rx_data_valid_DFFCE_Q_CE_LUT4_F_I1_LUT3_F_I1 [4] = \uart_rx_inst.state [2];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [30] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [31];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [29] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [30];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [28] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [29];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [27] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [28];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [26] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [27];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [25] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [26];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [24] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [25];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [23] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [24];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [22] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [23];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [21] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [22];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [20] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [21];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [19] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [20];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [18] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [19];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [17] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [18];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [16] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [17];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [15] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [16];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [14] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [15];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [13] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [14];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [12] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [13];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [11] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [12];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [10] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [11];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [9] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [10];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [8] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [9];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [7] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [8];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [6] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [7];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [5] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [6];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [4] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [5];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [3] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [4];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [2] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [3];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [1] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [2];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1 [0] = \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [1];
  assign \uart_rx_inst.rx_data_valid_LUT3_I0_1_F_LUT2_F_I1_ALU_COUT_SUM_ALU_SUM_COUT [0] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT [0];
  assign \uart_tx_inst.bit_cnt [1] = \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [2];
  assign \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_COUT [2] = \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [1];
  assign \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_COUT [1] = \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT [0];
  assign \uart_tx_inst.bit_cnt_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_COUT [0] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [0];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3 [0] = \uart_tx_inst.next_state_LUT4_F_I2_LUT2_I0_F [3];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [14] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [15];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [13] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [14];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [12] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [13];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [11] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [12];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [10] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [11];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [9] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [10];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [8] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [9];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [7] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [8];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [6] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [7];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [5] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [6];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [4] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [5];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [3] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [4];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [2] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [3];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [1] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [2];
  assign \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_9_COUT [0] = \uart_tx_inst.cycle_cnt_DFFC_Q_D_LUT4_F_I3_ALU_SUM_COUT [1];
  assign \uart_tx_inst.next_state_LUT4_F_1_I3 [2] = \uart_tx_inst.next_state_LUT4_F_I1 [1];
  assign \uart_tx_inst.next_state_LUT4_F_1_I3 [1] = \uart_tx_inst.next_state_LUT4_F_I1 [0];
  assign \uart_tx_inst.next_state_LUT4_F_1_I3 [0] = \uart_tx_inst.next_state_LUT4_F_I1 [2];
  assign \uart_tx_inst.next_state_LUT4_F_I1 [4] = \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3];
  assign \uart_tx_inst.next_state_LUT4_F_I2 [1] = \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2];
  assign \uart_tx_inst.state [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [2];
  assign \uart_tx_inst.state [1] = \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0 [3];
  assign \uart_tx_inst.state [0] = \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [3];
  assign \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM [4] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_SUM [3];
  assign \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM [3] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [3];
  assign \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM [2] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [0];
  assign \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM [1] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [1];
  assign \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM [0] = \uart_tx_inst.tx_data_ready_LUT2_I1_F_ALU_COUT_SUM_ALU_SUM_COUT_ALU_COUT_4_SUM [2];
  assign \uart_tx_inst.tx_pin  = \uart_tx_inst.tx_reg ;
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT3_F_I0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_LUT4_F_I0_LUT4_F_I0 [2];
endmodule
