(* ProofMycpu.v: mycpu over the SIE-agnostic v2 bundle (stage 8, first
   whole function on the free-stack-owning sie_cap accounting).

   The spec threads sconf γ + sie_cap end-to-end at EITHER SIE arm; the
   2-slot frame comes straight out of the capability: the prologue's
   c.addi sp,-16 goes through [wp_caddi_sp_push_s_sconf] (n -> n - 2,
   handing out the frame region [sp', sp0)), and the epilogue's
   c.addi sp,16 feeds the frame back via [wp_caddi_sp_pop_s_sconf]
   (n - 2 -> n).  Leaf-by-leaf (the old den blocks contain the
   sp-moves, which the sconf VCgen guard forbids); the instruction
   facts myi_XX are imported from CodeMycpu.v.

   INTERRUPTS OFF.  The contract (SpecMycpu.v) is stated at [b = false]
   because the [tp] read happens MID-function: see the comment there.  Every
   leaf is applied at [false] and each [wp_next false] obligation collapses
   with [rewrite wp_next_off] -- the hart never moves, so the proof reads as
   it did before the explicit-CPUID refactor.  The [c.mv a5,tp] read is
   [rget m2 tp_idx], i.e. THIS hart's id by [rget_tp] (HartTp.v); there is no
   special tp leaf. *)
From Stdlib Require Import ZArith Lia List.
From stdpp Require Import gmap bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.program_logic Require Import language lifting.
From iris.base_logic.lib Require Import ghost_var invariants gen_heap.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvLang RiscvPtsto.
Require Import RegFile WpMmodeLeafBase.
Require Import HartTp WpNext IntrDefs.
Require Import StackOwn CalleeSaved.
Require Import VcGen WpSconfAlu WpSconfMem WpSconfCtl.
Require Import RiscvExtras.
Require Import CodeMycpu.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import SpecMycpu.
Require Import KernelRvcDecode.
Require Import ProcGeom.
Require Import KernelConsts.
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import CtxIdDefs.
Import Defs.

(* [rget m k] at a NON-tp index is the plain map lookup ([rget_ne]) -- the
   one-line bridge from a leaf's [rget] to the register-map facts a
   whole-function proof already has.  Written name-free (durable-notes: an
   Ltac body cannot mention a hypothesis by literal name). *)
Local Ltac rgne :=
  rewrite rget_ne;
  [ | let H1 := fresh in let H2 := fresh in
      intro H1; injection H1 as H2; vm_compute in H2; congruence ].

Module MycpuProof : MYCPU.

Section ProofMycpu.
  Context `{!riscvGS Σ, !xv6G Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  Context {kt : ktier}.
  Lemma wp_mycpu_sconf
      (m0 : regfile) (n : nat) (p : mword 64)
    : wp_mycpu_sconf_body kt m0 n p.
  Proof using .
    cbv beta delta [wp_mycpu_sconf_body].
    intros ra_idx tp_idx a0_idx pcE ra0 ret_tgt Hn.
    (* THE tp READ, once: [tp] is pinned to the hart, so a read at index 4 is
       this hart's id at EVERY register map ([rget_tp]).  That is why the
       contract may name the entry map's [rget m0 tp_idx] for a value the
       [c.mv] reads out of [m2] four instructions later -- at [b = false] the
       hart cannot have moved in between. *)
    assert (Htp : forall mm : regfile, rget mm tp_idx = cid_word)
      by (intros mm; exact (rget_tp mm)).
    pose (sp0 := (m0 !!! Regidx csp_rs1 : mword 64)).
    (* the per-instruction register-map chain (private to the proof) *)
    set (s0_idx := (mword_of_int 8 : mword 5)).
    set (a5_idx := (mword_of_int 15 : mword 5)).
    set (imm_entry := (mword_of_int 48 : mword 6)).
    set (imm_dealloc := (mword_of_int 16 : mword 6)).
    set (nzimm_s0 := (mword_of_int 4 : mword 8)).
    set (imm_auipc := (mword_of_int KernelConsts.mycpu_cpus_auipc : mword 20)).
    set (imm_addi := (mword_of_int KernelConsts.mycpu_cpus_addi : mword 12)).
    set (shamt_slli := (mword_of_int 7 : mword 6)).
    set (imm_addiw := (mword_of_int 0 : mword 6)).
    set (sp' := add_vec (m0 !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 imm_entry))).
    set (s00 := m0 !!! Regidx s0_idx).
    set (m1 := <[Regidx csp_rs1 := regval_into_reg sp']> m0).
    set (m2 := <[Regidx s0_idx := regval_into_reg (add_vec (m1 !!! Regidx csp_rs1) (sign_extend' 64 (caddi4spn_imm nzimm_s0)))]> m1).
    set (m3 := <[Regidx a5_idx := regval_into_reg (add_vec zero_reg (rget m2 tp_idx))]> m2).
    set (m4 := <[Regidx a5_idx := regval_into_reg (sign_extend' 64 (subrange_vec_dec (add_vec (rget m3 a5_idx) (sign_extend' 64 (sign_extend' 12 imm_addiw))) 31 0))]> m3).
    set (m5 := <[Regidx a5_idx := regval_into_reg (shift_bits_left (rget m4 a5_idx) (subrange_vec_dec shamt_slli (Z.sub log2_xlen 1) 0))]> m4).
    set (m6 := <[Regidx a0_idx := regval_into_reg (add_vec (add_vec_int (mword_of_int KernelSyms.mycpu : mword 64) 14) (auipc_off imm_auipc))]> m5).
    set (m7 := <[Regidx a0_idx := regval_into_reg (add_vec (rget m6 a0_idx) (sign_extend' 64 imm_addi))]> m6).
    set (m8 := <[Regidx a0_idx := regval_into_reg (add_vec (rget m7 a0_idx) (rget m7 a5_idx))]> m7).
    set (m9 := <[Regidx ra_idx := regval_into_reg ra0]> m8).
    set (m10 := <[Regidx s0_idx := regval_into_reg s00]> m9).
    set (m11 := <[Regidx csp_rs1 := regval_into_reg (add_vec (m10 !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 imm_dealloc)))]> m10).
    iIntros "Hcg #Htext Hpc Hcont".
    (* the sp geometry: sp' = pa_stk sp0 2; frame slot addresses *)
    assert (Hcsp1 : m1 !!! Regidx csp_rs1 = sp') by (apply upd_eq).
    assert (Hpush : sp' = pa_stk (m0 !!! Regidx csp_rs1) 2).
    { unfold sp', pa_stk, add_vec_int, imm_entry.
      apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    assert (Hsp1 : m1 !!! Regidx csp_rs1 = pa_stk (m0 !!! Regidx csp_rs1) 2).
    { rewrite Hcsp1. exact Hpush. }
    (* ---- 0x00: c.addi sp,-16 -- the frame push ---- *)
    iApply (wp_caddi_sp_push_s_sconf pcE imm_entry m0 n 2 false Hn Hpush
              with "Hcg Hpc []").
    { iApply (myi_00 with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hframe Hpc".
    assert (Hpp02 : add_vec_int (pcE : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x02)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp02) in "Hpc".
    iDestruct (stack_own_2_elim (KTR := kt) with "Hframe") as (vr24 vs16) "[Hbra Hbs0]".
    (* the two frame cells at csdsp's own address spelling *)
    assert (Hpa1 : add_vec (m1 !!! Regidx csp_rs1) (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000"))) = pa_stk sp0 1).
    { rewrite Hcsp1. unfold sp', sp0, pa_stk, add_vec_int, imm_entry. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hpa2 : add_vec (m1 !!! Regidx csp_rs1) (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000"))) = pa_stk sp0 2).
    { rewrite Hcsp1. unfold sp', sp0, pa_stk, add_vec_int, imm_entry. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    iEval (rewrite -Hpa1) in "Hbra".
    iEval (rewrite -Hpa2) in "Hbs0".
    (* ---- 0x02: c.sdsp ra,8(sp) ---- *)
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.mycpu + 0x02)) (mword_of_int 1 : mword 6) ra_idx m1 (n - 2)%nat vr24 false
              with "Hcg Hpc [] Hbra").
    { iApply (myi_02 with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc Hbra".
    assert (Hpp04 : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x02) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x04)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp04) in "Hpc".
    (* ---- 0x04: c.sdsp s0,0(sp) ---- *)
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.mycpu + 0x04)) (mword_of_int 0 : mword 6) s0_idx m1 (n - 2)%nat vs16 false
              with "Hcg Hpc [] Hbs0").
    { iApply (myi_04 with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc Hbs0".
    assert (Hpp06 : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x04) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x06)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp06) in "Hpc".
    (* ---- 0x06: c.addi4spn s0,sp,4 ---- *)
    iApply (wp_caddi4spn_s_sconf (mword_of_int (KernelSyms.mycpu + 0x06)) (Cregidx (mword_of_int 0)) nzimm_s0 s0_idx m1 (n - 2)%nat false
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (myi_06 with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    assert (Hpp08 : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x06) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x08)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp08) in "Hpc".
    change (<[Regidx s0_idx := regval_into_reg (add_vec (m1 !!! Regidx csp_rs1) (sign_extend' 64 (caddi4spn_imm nzimm_s0)))]> m1) with m2.
    (* ---- 0x08: c.mv a5,tp -- THE tp READ.  The leaf's value is [rget m2
       tp_idx], which is this hart's id; nothing special is needed for it. ---- *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.mycpu + 0x08)) a5_idx tp_idx m2 (n - 2)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (myi_08 with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    assert (Hpp0a : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x08) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x0a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0a) in "Hpc".
    change (<[Regidx a5_idx := regval_into_reg (add_vec zero_reg (rget m2 tp_idx))]> m2) with m3.
    (* ---- 0x0a: c.addiw a5,0 ---- *)
    iApply (wp_caddiw_s_sconf (mword_of_int (KernelSyms.mycpu + 0x0a)) a5_idx imm_addiw m3 (n - 2)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (myi_0a with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    assert (Hpp0c : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x0a) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x0c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0c) in "Hpc".
    change (<[Regidx a5_idx := regval_into_reg (sign_extend' 64 (subrange_vec_dec (add_vec (rget m3 a5_idx) (sign_extend' 64 (sign_extend' 12 imm_addiw))) 31 0))]> m3) with m4.
    (* ---- 0x0c: c.slli a5,7 ---- *)
    iApply (wp_cslli_s_sconf (mword_of_int (KernelSyms.mycpu + 0x0c)) (Regidx a5_idx) a5_idx shamt_slli m4 (n - 2)%nat false
              eq_refl ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (myi_0c with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    assert (Hpp0e : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x0c) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x0e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0e) in "Hpc".
    change (<[Regidx a5_idx := regval_into_reg (shift_bits_left (rget m4 a5_idx) (subrange_vec_dec shamt_slli (Z.sub log2_xlen 1) 0))]> m4) with m5.
    (* ---- 0x0e: auipc a0,0x11 (pc respelled to the m6 chain's form) ---- *)
    assert (Hpc0e : (mword_of_int (KernelSyms.mycpu + 0x0e) : mword 64) = add_vec_int (mword_of_int KernelSyms.mycpu : mword 64) 14)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpc0e) in "Hpc".
    iApply (wp_auipc_s_sconf (add_vec_int (mword_of_int KernelSyms.mycpu : mword 64) 14) a0_idx imm_auipc m5 (n - 2)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iEval (rewrite -Hpc0e). iApply (myi_0e with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    assert (Hpp12 : add_vec_int (add_vec_int (mword_of_int KernelSyms.mycpu : mword 64) 14) 4 = mword_of_int (KernelSyms.mycpu + 0x12)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp12) in "Hpc".
    change (<[Regidx a0_idx := regval_into_reg (add_vec (add_vec_int (mword_of_int KernelSyms.mycpu : mword 64) 14) (auipc_off imm_auipc))]> m5) with m6.
    (* ---- 0x12: addi a0,a0,0xa86 ---- *)
    iApply (wp_addi4_s_sconf (mword_of_int (KernelSyms.mycpu + 0x12)) a0_idx a0_idx imm_addi m6 (n - 2)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (myi_12 with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    assert (Hpp16 : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x12) : mword 64) 4 = mword_of_int (KernelSyms.mycpu + 0x16)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp16) in "Hpc".
    change (<[Regidx a0_idx := regval_into_reg (add_vec (rget m6 a0_idx) (sign_extend' 64 imm_addi))]> m6) with m7.
    (* ---- 0x16: c.add a0,a5 ---- *)
    iApply (wp_cadd_s_sconf (mword_of_int (KernelSyms.mycpu + 0x16)) a0_idx a5_idx m7 (n - 2)%nat false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (myi_16 with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    assert (Hpp18 : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x16) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x18)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp18) in "Hpc".
    change (<[Regidx a0_idx := regval_into_reg (add_vec (rget m7 a0_idx) (rget m7 a5_idx))]> m7) with m8.
    (* ---- 0x18: c.ldsp ra,8(sp) ---- *)
    assert (Hm8sp : m8 !!! Regidx csp_rs1 = sp').
    { unfold m8, m7, m6, m5, m4, m3, m2;
      repeat (rewrite upd_ne; [| vm_compute; discriminate]);
      unfold m1; rewrite upd_eq; reflexivity. }
    assert (Hpa1' : add_vec (m8 !!! Regidx csp_rs1) (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000"))) = pa_stk sp0 1).
    { rewrite Hm8sp. rewrite -Hcsp1. exact Hpa1. }
    assert (Hpa2' : add_vec (m8 !!! Regidx csp_rs1) (zero_extend' 64 (concat_vec (mword_of_int 0 : mword 6) ('b"000"))) = pa_stk sp0 2).
    { rewrite Hm8sp. rewrite -Hcsp1. exact Hpa2. }
    (* the c.sdsp'd values are [rget m1 _] (the leaf reads at a VARIABLE
       index); neither ra nor s0 is tp, so [rgne] is the whole bridge. *)
    assert (Hra0v : rget m1 ra_idx = ra0)
      by (rgne; unfold m1; rewrite upd_ne; [reflexivity | vm_compute; discriminate]).
    assert (Hs00v : rget m1 s0_idx = s00)
      by (rgne; unfold m1; rewrite upd_ne; [reflexivity | vm_compute; discriminate]).
    iEval (rewrite Hpa1 -Hpa1' Hra0v) in "Hbra".
    iEval (rewrite Hpa2 -Hpa2' Hs00v) in "Hbs0".
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.mycpu + 0x18)) (mword_of_int 1 : mword 6) ra_idx m8 (n - 2)%nat ra0 false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] Hbra").
    { iApply (myi_18 with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc Hbra".
    assert (Hpp1a : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x18) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x1a)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1a) in "Hpc".
    change (<[Regidx ra_idx := regval_into_reg ra0]> m8) with m9.
    (* ---- 0x1a: c.ldsp s0,0(sp) ---- *)
    assert (Hm9sp : m9 !!! Regidx csp_rs1 = m8 !!! Regidx csp_rs1)
      by (unfold m9; rewrite upd_ne; [reflexivity | vm_compute; discriminate]).
    iEval (rewrite -Hm9sp) in "Hbs0".
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.mycpu + 0x1a)) (mword_of_int 0 : mword 6) s0_idx m9 (n - 2)%nat s00 false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] Hbs0").
    { iApply (myi_1a with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc Hbs0".
    assert (Hpp1c : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x1a) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x1c)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1c) in "Hpc".
    change (<[Regidx s0_idx := regval_into_reg s00]> m9) with m10.
    (* ---- 0x1c: c.addi sp,16 -- the frame pop ---- *)
    assert (Hm10sp : m10 !!! Regidx csp_rs1 = sp').
    { unfold m10, m9; repeat (rewrite upd_ne; [| vm_compute; discriminate]).
      exact Hcsp1. }
    assert (Hwv : add_vec (m10 !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 imm_dealloc)) = sp0).
    { rewrite Hm10sp. unfold sp', imm_dealloc, imm_entry, sp0. apply frame_cancel_16. }
    assert (Hpop : m10 !!! Regidx csp_rs1
                   = pa_stk (add_vec (m10 !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 imm_dealloc))) 2).
    { rewrite Hwv Hm10sp. exact Hpush. }
    iEval (rewrite Hpa1') in "Hbra".
    iEval (rewrite Hm9sp Hpa2') in "Hbs0".
    iDestruct (stack_own_2_intro (KTR := kt) sp0 with "Hbra Hbs0") as "Hframe".
    iEval (rewrite -Hwv) in "Hframe".
    iApply (wp_caddi_sp_pop_s_sconf (mword_of_int (KernelSyms.mycpu + 0x1c)) imm_dealloc m10
              (n - 2)%nat 2 false Hpop
              with "Hcg Hpc [] Hframe").
    { iApply (myi_1c with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    assert (Hnk : ((n - 2) + 2)%nat = n) by lia.
    iEval (rewrite Hnk) in "Hcg".
    assert (Hpp1e : add_vec_int (mword_of_int (KernelSyms.mycpu + 0x1c) : mword 64) 2 = mword_of_int (KernelSyms.mycpu + 0x1e)) by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1e) in "Hpc".
    change (<[Regidx csp_rs1 := regval_into_reg (add_vec (m10 !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 imm_dealloc)))]> m10) with m11.
    (* ---- 0x1e: c.ret ---- *)
    assert (Hm11ra : m11 !!! Regidx ra_idx = ra0).
    { unfold m11, m10; repeat (rewrite upd_ne; [| vm_compute; discriminate]).
      unfold m9. rewrite upd_eq. reflexivity. }
    iApply (wp_cret_s_sconf (mword_of_int (KernelSyms.mycpu + 0x1e)) ra_idx m11 n false
              ltac:(vm_compute; discriminate)
              with "Hcg Hpc []").
    { iApply (myi_1e with "Htext"). }
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    assert (Hra_final : ret_pc (rget m11 ra_idx) = ret_tgt)
      by (rgne; rewrite Hm11ra; reflexivity).
    iEval (rewrite Hra_final) in "Hpc".
    iApply ("Hcont" $! m11 with "Hcg Hpc [%]").
    split.
    - assert (Hm11w : m11 = apply_writes
        [ (csp_rs1, regval_into_reg (add_vec (m10 !!! Regidx csp_rs1) (sign_extend' 64 (sign_extend' 12 imm_dealloc))));
          (s0_idx,  regval_into_reg s00);
          (ra_idx,  regval_into_reg ra0);
          (a0_idx,  regval_into_reg (add_vec (rget m7 a0_idx) (rget m7 a5_idx)));
          (a0_idx,  regval_into_reg (add_vec (rget m6 a0_idx) (sign_extend' 64 imm_addi)));
          (a0_idx,  regval_into_reg (add_vec (add_vec_int (mword_of_int KernelSyms.mycpu : mword 64) 14) (auipc_off imm_auipc)));
          (a5_idx,  regval_into_reg (shift_bits_left (rget m4 a5_idx) (subrange_vec_dec shamt_slli (Z.sub log2_xlen 1) 0)));
          (a5_idx,  regval_into_reg (sign_extend' 64 (subrange_vec_dec (add_vec (rget m3 a5_idx) (sign_extend' 64 (sign_extend' 12 imm_addiw))) 31 0)));
          (a5_idx,  regval_into_reg (add_vec zero_reg (rget m2 tp_idx)));
          (s0_idx,  regval_into_reg (add_vec (m1 !!! Regidx csp_rs1) (sign_extend' 64 (caddi4spn_imm nzimm_s0))));
          (csp_rs1, regval_into_reg sp') ] m0) by reflexivity.
      rewrite Hm11w. apply callee_saved_apply_writes.
      repeat constructor.
      rewrite (outer_write_cons_eq (mword_of_int 2) csp_rs1);
        [ | vm_compute; reflexivity ].
      unfold regval_into_reg.
      rewrite Hm10sp.
      change (m0 !!! Regidx (mword_of_int 2)) with (m0 !!! Regidx csp_rs1).
      unfold sp', imm_dealloc, imm_entry.
      apply frame_cancel_16.
    - rewrite /m11 /m10 /m9 /m8 /m7 /m6 /m5 /m4 /m3 /m2 /m1 /s00 /ra0.
      repeat first [ rewrite upd_eq
                   | rewrite upd_ne; [| vm_compute; discriminate]
                   | rewrite Htp
                   | rgne ].
      unfold mycpu_ret, mycpu_a5. reflexivity.
  Qed.


  (* jal-callable form: writes ra := P+4, runs mycpu, returns to P+4.
     The capability count n rides through unchanged (the jal moves no
     sp), and callee_saved composes across the ra write. *)
  Lemma wp_call_mycpu_sconf_cs
      (P : mword 64) (jimm : mword 21)
      (m : regfile) (n : nat) (p : mword 64)
    : wp_call_mycpu_sconf_cs_body kt P jimm m n p.
  Proof using .
    cbv beta delta [wp_call_mycpu_sconf_cs_body].
    intros ra_idx m0 pcE ra0 ret_tgt Htarget Halpce Hn.
    iIntros "Hcg #Htext Hpc Hjal Hcont".
    iApply (wp_jal_s_sconf P (mword_of_int 1) jimm m n false
              ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(rewrite Htarget; exact Halpce)
              with "Hcg Hpc Hjal").
    iApply wp_next_off_intro.
    iIntros "Hcg Hpc".
    iEval (rewrite Htarget) in "Hpc".
    iApply (wp_mycpu_sconf m0 n p Hn
              with "Hcg Htext Hpc").
    iIntros (m') "Hcg Hpc %Hcs".
    iApply ("Hcont" $! m' with "Hcg Hpc [%]").
    destruct Hcs as [Hcs Ha0].
    split.
    - eapply callee_saved_trans; [ | exact Hcs ].
      assert (Hm0w : m0 = apply_writes
        [ ((mword_of_int 1 : mword 5), regval_into_reg (add_vec_int P 4)) ] m) by reflexivity.
      rewrite Hm0w. apply callee_saved_apply_writes. repeat constructor.
    - (* the jal's ra write does not move tp, and BOTH tp reads are this
         hart's id anyway ([rget_tp]) -- no register-map fact is needed. *)
      rewrite Ha0. f_equal.
  Qed.

End ProofMycpu.

End MycpuProof.
