CORE
main.sv
--bound 10
^EXIT=0$
^SIGNAL=0$
^\[Verilog::top.property.p0\] .* SUCCESS$
^\[Verilog::top.property.p1\] .* SUCCESS$
^\[Verilog::top.property.p2\] .* SUCCESS$
^\[Verilog::top.property.p3\] .* SUCCESS$
^\[Verilog::top.property.p4\] .* SUCCESS$
^\[Verilog::top.property.p5\] .* SUCCESS$
^\[Verilog::top.property.p6\] .* SUCCESS$
^\[Verilog::top.property.p7\] .* SUCCESS$
--
^warning: ignoring
