// Seed: 1013457
module module_0;
  logic id_1, id_2 = id_2.id_2;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
  parameter id_3 = -1;
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1,
    inout  logic id_2
);
  wire id_4 = id_2;
  module_0 modCall_1 ();
  if (-1) final id_2 = ("");
  else parameter id_5 = 1 * 1;
  logic id_6;
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_2 = 32'd57,
    parameter id_7 = 32'd95
) (
    output tri1 id_0,
    output logic id_1,
    output tri _id_2
    , id_21,
    input tri1 id_3,
    output wire id_4,
    output supply1 id_5,
    output uwire id_6,
    output wire _id_7,
    input wire id_8,
    input wor id_9[id_2 : id_7],
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    output wire id_13,
    input tri1 id_14,
    output tri id_15,
    output supply1 id_16,
    output logic id_17,
    input tri1 id_18,
    output uwire id_19
);
  wire id_22;
  wire id_23;
  assign id_21 = id_21;
  module_2 modCall_1 ();
  final begin : LABEL_0
    id_17 = -1;
    $signed(2);
    ;
    id_1 = -1;
  end
endmodule
