Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Jan 17 12:26:38 2019
| Host             : DESKTOP-0CQ9E4M running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.781        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.658        |
| Device Static (W)        | 0.122        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.5         |
| Junction Temperature (C) | 45.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        8 |       --- |             --- |
| Slice Logic              |     0.004 |     6477 |       --- |             --- |
|   LUT as Logic           |     0.003 |     2180 |     17600 |           12.39 |
|   CARRY4                 |    <0.001 |      172 |      4400 |            3.91 |
|   Register               |    <0.001 |     3127 |     35200 |            8.88 |
|   LUT as Distributed RAM |    <0.001 |       50 |      6000 |            0.83 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      105 |      6000 |            1.75 |
|   F7/F8 Muxes            |    <0.001 |        4 |     17600 |            0.02 |
|   Others                 |     0.000 |      388 |       --- |             --- |
| Signals                  |     0.005 |     4706 |       --- |             --- |
| Block RAM                |     0.001 |      2.5 |        60 |            4.17 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| I/O                      |     0.005 |       22 |       100 |           22.00 |
| PS7                      |     1.527 |        1 |       --- |             --- |
| Static Power             |     0.122 |          |           |                 |
| Total                    |     1.781 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.028 |       0.021 |      0.007 |
| Vccaux    |       1.800 |     0.067 |       0.059 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.722 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------------+-----------------+
| Clock                       | Domain                                                    | Constraint (ns) |
+-----------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1                  | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            40.0 |
| clk_out1_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0       |            40.0 |
| clk_out2_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0       |             8.0 |
| clkfbout_system_clk_wiz_0_0 | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0       |            10.0 |
+-----------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                    |     1.658 |
|   iic_0_scl_iobuf                                                                 |    <0.001 |
|   iic_0_sda_iobuf                                                                 |    <0.001 |
|   system_i                                                                        |     1.653 |
|     HDMI_FPGA_ML_0                                                                |     0.001 |
|       U0                                                                          |     0.001 |
|         Inst_DVITransmitter                                                       |     0.001 |
|           Inst_TMDSEncoder_blue                                                   |    <0.001 |
|           Inst_TMDSEncoder_green                                                  |    <0.001 |
|           Inst_TMDSEncoder_red                                                    |    <0.001 |
|           Inst_clk_serializer_10_1                                                |    <0.001 |
|           Inst_d0_serializer_10_1                                                 |    <0.001 |
|           Inst_d1_serializer_10_1                                                 |    <0.001 |
|           Inst_d2_serializer_10_1                                                 |    <0.001 |
|     OV_Sensor_ML_0                                                                |    <0.001 |
|       inst                                                                        |    <0.001 |
|         cmos_decode_u0                                                            |    <0.001 |
|         nolabel_line70                                                            |    <0.001 |
|     User_DMA_0                                                                    |     0.004 |
|       inst                                                                        |     0.004 |
|         User_DMA_v1_0_M_AXIS_MM2S_inst                                            |    <0.001 |
|           fifo_mm2s_inst                                                          |    <0.001 |
|             memory_reg_0_31_0_5                                                   |    <0.001 |
|             memory_reg_0_31_12_17                                                 |    <0.001 |
|             memory_reg_0_31_18_23                                                 |    <0.001 |
|             memory_reg_0_31_6_11                                                  |    <0.001 |
|         User_DMA_v1_0_M_AXI_FULL_mm2s_inst                                        |     0.001 |
|         User_DMA_v1_0_M_AXI_FULL_s2mm_inst                                        |     0.001 |
|         User_DMA_v1_0_S_AXIS_S2MM_inst                                            |    <0.001 |
|           fifo_s2mm_inst                                                          |    <0.001 |
|             memory_reg_0_31_0_5                                                   |    <0.001 |
|             memory_reg_0_31_12_17                                                 |    <0.001 |
|             memory_reg_0_31_18_23                                                 |    <0.001 |
|             memory_reg_0_31_24_29                                                 |    <0.001 |
|             memory_reg_0_31_30_31                                                 |    <0.001 |
|             memory_reg_0_31_6_11                                                  |    <0.001 |
|         User_DMA_v1_0_S_AXI_LITE_inst                                             |    <0.001 |
|     axi_gpio_0                                                                    |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|         gpio_core_1                                                               |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                             |    <0.001 |
|     axi_mem_intercon                                                              |     0.005 |
|       s00_couplers                                                                |     0.005 |
|         auto_pc                                                                   |     0.002 |
|           inst                                                                    |     0.002 |
|             gen_axi4_axi3.axi3_conv_inst                                          |     0.002 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                 |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                           |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_0                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                               |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 USE_BURSTS.cmd_queue                                              |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_4                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                           |    <0.001 |
|         auto_us                                                                   |     0.003 |
|           inst                                                                    |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |    <0.001 |
|               USE_READ.read_addr_inst                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|                 gen_id_queue.id_queue                                             |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                           |    <0.001 |
|                 gen_id_queue.id_queue                                             |    <0.001 |
|               si_register_slice_inst                                              |     0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|     clk_wiz_0                                                                     |     0.106 |
|       inst                                                                        |     0.106 |
|     processing_system7_0                                                          |     1.528 |
|       inst                                                                        |     1.528 |
|     processing_system7_0_axi_periph                                               |     0.004 |
|       s00_couplers                                                                |     0.004 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       xbar                                                                        |    <0.001 |
|         inst                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                |    <0.001 |
|             addr_arbiter_inst                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                          |    <0.001 |
|             reg_slice_r                                                           |    <0.001 |
|             splitter_ar                                                           |    <0.001 |
|             splitter_aw                                                           |    <0.001 |
|     rst_processing_system7_0_50M                                                  |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
|     v_axi4s_vid_out_0                                                             |     0.003 |
|       inst                                                                        |     0.003 |
|         COUPLER_INST                                                              |     0.003 |
|           generate_async_fifo.FIFO_INST                                           |     0.003 |
|             XPM_FIFO_ASYNC_INST                                                   |     0.003 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                |     0.003 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                     |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                      |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                  |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                     |    <0.001 |
|                 gen_fwft.rdpp1_inst                                               |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                   |     0.002 |
|                 rdp_inst                                                          |    <0.001 |
|                 rdpp1_inst                                                        |    <0.001 |
|                 rst_d1_inst                                                       |    <0.001 |
|                 wrp_inst                                                          |    <0.001 |
|                 wrpp1_inst                                                        |    <0.001 |
|                 wrpp2_inst                                                        |    <0.001 |
|                 xpm_fifo_rst_inst                                                 |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                         |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                 |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                 |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                         |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                 |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                 |    <0.001 |
|         FORMATTER_INST                                                            |    <0.001 |
|         SYNC_INST                                                                 |    <0.001 |
|     v_tc_0                                                                        |    <0.001 |
|       U0                                                                          |    <0.001 |
|         U_TC_TOP                                                                  |    <0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                  |    <0.001 |
|         U_VIDEO_CTRL                                                              |     0.000 |
|     v_vid_in_axi4s_0                                                              |    <0.001 |
|       inst                                                                        |    <0.001 |
|         COUPLER_INST                                                              |    <0.001 |
|           generate_async_fifo.FIFO_INST                                           |    <0.001 |
|             XPM_FIFO_ASYNC_INST                                                   |    <0.001 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                |    <0.001 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                     |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                         |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                     |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                   |    <0.001 |
|                 rdp_inst                                                          |    <0.001 |
|                 rdpp1_inst                                                        |    <0.001 |
|                 rst_d1_inst                                                       |    <0.001 |
|                 wrp_inst                                                          |    <0.001 |
|                 wrpp1_inst                                                        |    <0.001 |
|                 wrpp2_inst                                                        |    <0.001 |
|                 xpm_fifo_rst_inst                                                 |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                         |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                 |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                 |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                         |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                         |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                 |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                 |    <0.001 |
|         FORMATTER_INST                                                            |    <0.001 |
|     xlconcat_0                                                                    |     0.000 |
+-----------------------------------------------------------------------------------+-----------+


