
library ieee;
use ieee.std_logic_1164.all;

entity ShiftLeft2 is -- Shifts the input by 2 bits
port(
     x : in  STD_LOGIC_VECTOR(63 downto 0);
     y : out STD_LOGIC_VECTOR(63 downto 0) -- x << 2
);
end ShiftLeft2;

architecture behavioral of ShiftLeft2 is
     signal x : STD_LOGIC_VECTOR(63 downto 0);
     signal y : STD_LOGIC_VECTOR(63 downto 0);
begin
     y(63 downto 0) <= x (61 downto 0) & "00";
end behavioral;