<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>EDMA_performanceConfig_t_ Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">EDMA_performanceConfig_t_ Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>EDMA performance configuration.  
 <a href="struct_e_d_m_a__performance_config__t__.html#details">More...</a></p>

<p><code>#include &lt;drivers/edma/edma.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a915c2e2b2c2e0324120fb99d6e138720"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a915c2e2b2c2e0324120fb99d6e138720"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__performance_config__t__.html#a915c2e2b2c2e0324120fb99d6e138720">isConfigAllTransferControllers</a></td></tr>
<tr class="memdesc:a915c2e2b2c2e0324120fb99d6e138720"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set to true, configures all transfer controllers with specified configuration (<a class="el" href="struct_e_d_m_a__performance_config__t__.html#a3373716609911ac08772e2783e14671f">transferControllerId</a> is not relevant). <br /></td></tr>
<tr class="separator:a915c2e2b2c2e0324120fb99d6e138720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3373716609911ac08772e2783e14671f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3373716609911ac08772e2783e14671f"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__performance_config__t__.html#a3373716609911ac08772e2783e14671f">transferControllerId</a></td></tr>
<tr class="memdesc:a3373716609911ac08772e2783e14671f"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <a class="el" href="struct_e_d_m_a__performance_config__t__.html#a915c2e2b2c2e0324120fb99d6e138720">isConfigAllTransferControllers</a> is false, then configures the transfer controller of this Id. <br /></td></tr>
<tr class="separator:a3373716609911ac08772e2783e14671f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8ad6a1ce3466e760ec6fa196ef419c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe8ad6a1ce3466e760ec6fa196ef419c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__performance_config__t__.html#abe8ad6a1ce3466e760ec6fa196ef419c">transferControllerReadRate</a></td></tr>
<tr class="memdesc:abe8ad6a1ce3466e760ec6fa196ef419c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read rate is used to specify using <a class="el" href="group___e_d_m_a___r_e_a_d___r_a_t_e___d_e_f_i_n_e_s.html">Read Rate Definitions</a> the aggressiveness of read by the transfer controller, less cycles means more aggressive, see RDRATE in EDMA UG. <br /></td></tr>
<tr class="separator:abe8ad6a1ce3466e760ec6fa196ef419c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710a08a6e66114bb5de3b9873e8fd77a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a710a08a6e66114bb5de3b9873e8fd77a"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_d_m_a__performance_config__t__.html#a710a08a6e66114bb5de3b9873e8fd77a">queuePriority</a></td></tr>
<tr class="memdesc:a710a08a6e66114bb5de3b9873e8fd77a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Queue priority, the defines EDMA_TPCC_QUEPRI_PRIQ0_PRIORITYX can be used here, where X is in the range [0,7], Note: 0 is highest priority and 7 is lowest. Refer to QUEPRI in EDMA UG. <br /></td></tr>
<tr class="separator:a710a08a6e66114bb5de3b9873e8fd77a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>EDMA performance configuration. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/edma/<a class="el" href="edma_8h.html">edma.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
