INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_Projects/100_Days_of_Rtl/Day_17/Day_17.srcs/sim_1/new/SR_Latch_Nor_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_Latch_Nor_TB
