{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513247941180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513247941186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 08:39:01 2017 " "Processing started: Thu Dec 14 08:39:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513247941186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247941186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247941187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513247942139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/sopc_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_2/synthesis/sopc_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_2-rtl " "Found design unit 1: sopc_2-rtl" {  } { { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956541 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_2 " "Found entity 1: sopc_2" {  } { { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/sopc_2_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_2/synthesis/sopc_2_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_2_rst_controller-rtl " "Found design unit 1: sopc_2_rst_controller-rtl" {  } { { "sopc_2/synthesis/sopc_2_rst_controller.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956541 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_rst_controller " "Found entity 1: sopc_2_rst_controller" {  } { { "sopc_2/synthesis/sopc_2_rst_controller.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/sopc_2_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_2/synthesis/sopc_2_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_2_rst_controller_001-rtl " "Found design unit 1: sopc_2_rst_controller_001-rtl" {  } { { "sopc_2/synthesis/sopc_2_rst_controller_001.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956541 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_rst_controller_001 " "Found entity 1: sopc_2_rst_controller_001" {  } { { "sopc_2/synthesis/sopc_2_rst_controller_001.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_irq_mapper " "Found entity 1: sopc_2_irq_mapper" {  } { { "sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0 " "Found entity 1: sopc_2_mm_interconnect_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sopc_2_mm_interconnect_0_avalon_st_adapter" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: sopc_2_mm_interconnect_0_rsp_mux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956619 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_mux " "Found entity 1: sopc_2_mm_interconnect_0_rsp_mux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_demux_001 " "Found entity 1: sopc_2_mm_interconnect_0_rsp_demux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_rsp_demux " "Found entity 1: sopc_2_mm_interconnect_0_rsp_demux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_mux_001 " "Found entity 1: sopc_2_mm_interconnect_0_cmd_mux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_mux " "Found entity 1: sopc_2_mm_interconnect_0_cmd_mux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: sopc_2_mm_interconnect_0_cmd_demux_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_cmd_demux " "Found entity 1: sopc_2_mm_interconnect_0_cmd_demux" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_003_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_003_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_003 " "Found entity 2: sopc_2_mm_interconnect_0_router_003" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_002_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_002_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_002 " "Found entity 2: sopc_2_mm_interconnect_0_router_002" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_001_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_001_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router_001 " "Found entity 2: sopc_2_mm_interconnect_0_router_001" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sopc_2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sopc_2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sopc_2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_mm_interconnect_0_router_default_decode " "Found entity 1: sopc_2_mm_interconnect_0_router_default_decode" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_mm_interconnect_0_router " "Found entity 2: sopc_2_mm_interconnect_0_router" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_watchdog_timer " "Found entity 1: sopc_2_watchdog_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_watchdog_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956666 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1513247956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_uart_rs232 " "Found entity 1: sopc_2_uart_rs232" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_timestamp_timer " "Found entity 1: sopc_2_timestamp_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_timer_geral.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_timer_geral.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_timer_geral " "Found entity 1: sopc_2_timer_geral" {  } { { "sopc_2/synthesis/submodules/sopc_2_timer_geral.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_timer_geral.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sysid " "Found entity 1: sopc_2_sysid" {  } { { "sopc_2/synthesis/submodules/sopc_2_sysid.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sys_clk_timer " "Found entity 1: sopc_2_sys_clk_timer" {  } { { "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_sw " "Found entity 1: sopc_2_sw" {  } { { "sopc_2/synthesis/submodules/sopc_2_sw.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_spi " "Found entity 1: sopc_2_spi" {  } { { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_saida_c.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_saida_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_saida_C " "Found entity 1: sopc_2_saida_C" {  } { { "sopc_2/synthesis/submodules/sopc_2_saida_C.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_saida_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_motora.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_motora.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_motora " "Found entity 1: sopc_2_motora" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_memoria.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_memoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_memoria " "Found entity 1: sopc_2_memoria" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_memoria.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_jtag_uart_sim_scfifo_w " "Found entity 1: sopc_2_jtag_uart_sim_scfifo_w" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956697 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_jtag_uart_scfifo_w " "Found entity 2: sopc_2_jtag_uart_scfifo_w" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956697 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_jtag_uart_sim_scfifo_r " "Found entity 3: sopc_2_jtag_uart_sim_scfifo_r" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956697 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_jtag_uart_scfifo_r " "Found entity 4: sopc_2_jtag_uart_scfifo_r" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956697 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_jtag_uart " "Found entity 5: sopc_2_jtag_uart" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_hex_0 " "Found entity 1: sopc_2_hex_0" {  } { { "sopc_2/synthesis/submodules/sopc_2_hex_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_entrada_c.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_entrada_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_entrada_C " "Found entity 1: sopc_2_entrada_C" {  } { { "sopc_2/synthesis/submodules/sopc_2_entrada_C.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_entrada_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu " "Found entity 1: sopc_2_cpu" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_register_bank_a_module " "Found entity 1: sopc_2_cpu_cpu_register_bank_a_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "2 sopc_2_cpu_cpu_register_bank_b_module " "Found entity 2: sopc_2_cpu_cpu_register_bank_b_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "3 sopc_2_cpu_cpu_nios2_oci_debug " "Found entity 3: sopc_2_cpu_cpu_nios2_oci_debug" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "4 sopc_2_cpu_cpu_nios2_oci_break " "Found entity 4: sopc_2_cpu_cpu_nios2_oci_break" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "5 sopc_2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: sopc_2_cpu_cpu_nios2_oci_xbrk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "6 sopc_2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: sopc_2_cpu_cpu_nios2_oci_dbrk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "7 sopc_2_cpu_cpu_nios2_oci_itrace " "Found entity 7: sopc_2_cpu_cpu_nios2_oci_itrace" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "8 sopc_2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: sopc_2_cpu_cpu_nios2_oci_td_mode" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "9 sopc_2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: sopc_2_cpu_cpu_nios2_oci_dtrace" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "10 sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "11 sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "12 sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "13 sopc_2_cpu_cpu_nios2_oci_fifo " "Found entity 13: sopc_2_cpu_cpu_nios2_oci_fifo" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "14 sopc_2_cpu_cpu_nios2_oci_pib " "Found entity 14: sopc_2_cpu_cpu_nios2_oci_pib" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "15 sopc_2_cpu_cpu_nios2_oci_im " "Found entity 15: sopc_2_cpu_cpu_nios2_oci_im" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "16 sopc_2_cpu_cpu_nios2_performance_monitors " "Found entity 16: sopc_2_cpu_cpu_nios2_performance_monitors" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "17 sopc_2_cpu_cpu_nios2_avalon_reg " "Found entity 17: sopc_2_cpu_cpu_nios2_avalon_reg" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "18 sopc_2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: sopc_2_cpu_cpu_ociram_sp_ram_module" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "19 sopc_2_cpu_cpu_nios2_ocimem " "Found entity 19: sopc_2_cpu_cpu_nios2_ocimem" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "20 sopc_2_cpu_cpu_nios2_oci " "Found entity 20: sopc_2_cpu_cpu_nios2_oci" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""} { "Info" "ISGN_ENTITY_NAME" "21 sopc_2_cpu_cpu " "Found entity 21: sopc_2_cpu_cpu" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_sysclk " "Found entity 1: sopc_2_cpu_cpu_debug_slave_sysclk" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_tck " "Found entity 1: sopc_2_cpu_cpu_debug_slave_tck" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_debug_slave_wrapper " "Found entity 1: sopc_2_cpu_cpu_debug_slave_wrapper" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_cpu_cpu_test_bench " "Found entity 1: sopc_2_cpu_cpu_test_bench" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_botao " "Found entity 1: sopc_2_botao" {  } { { "sopc_2/synthesis/submodules/sopc_2_botao.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956728 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1513247956744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "sopc_2/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_adc_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_adc_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_adc_1 " "Found entity 1: sopc_2_adc_1" {  } { { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_porta_b.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_porta_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_PORTA_B " "Found entity 1: sopc_2_PORTA_B" {  } { { "sopc_2/synthesis/submodules/sopc_2_PORTA_B.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_PORTA_B.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_2/synthesis/submodules/sopc_2_porta_a.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_2/synthesis/submodules/sopc_2_porta_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 sopc_2_PORTA_A " "Found entity 1: sopc_2_PORTA_A" {  } { { "sopc_2/synthesis/submodules/sopc_2_PORTA_A.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_PORTA_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_basico2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sistema_basico2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_basico2 " "Found entity 1: sistema_basico2" {  } { { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_fio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_fio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-modulation " "Found design unit 1: PWM-modulation" {  } { { "controle_fio.vhd" "" { Text "C:/github/Ixtopor-FPGA/controle_fio.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "controle_fio.vhd" "" { Text "C:/github/Ixtopor-FPGA/controle_fio.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_linear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepper_linear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepper_linear-Behavioral " "Found design unit 1: stepper_linear-Behavioral" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepper_linear " "Found entity 1: stepper_linear" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_angular.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stepper_angular.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepper_angular-Behavioral " "Found design unit 1: stepper_angular-Behavioral" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956775 ""} { "Info" "ISGN_ENTITY_NAME" "1 stepper_angular " "Found entity 1: stepper_angular" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247956775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247956775 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sopc_2_spi.v(402) " "Verilog HDL or VHDL warning at sopc_2_spi.v(402): conditional expression evaluates to a constant" {  } { { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1513247956806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema_basico2 " "Elaborating entity \"sistema_basico2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513247957010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2 sopc_2:inst " "Elaborating entity \"sopc_2\" for hierarchy \"sopc_2:inst\"" {  } { { "sistema_basico2.bdf" "inst" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_PORTA_A sopc_2:inst\|sopc_2_PORTA_A:porta_a " "Elaborating entity \"sopc_2_PORTA_A\" for hierarchy \"sopc_2:inst\|sopc_2_PORTA_A:porta_a\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "porta_a" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_PORTA_B sopc_2:inst\|sopc_2_PORTA_B:porta_b " "Elaborating entity \"sopc_2_PORTA_B\" for hierarchy \"sopc_2:inst\|sopc_2_PORTA_B:porta_b\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "porta_b" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_adc_1 sopc_2:inst\|sopc_2_adc_1:adc_1 " "Elaborating entity \"sopc_2_adc_1\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "adc_1" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "ADC_CTRL" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborating entity \"altpll\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\"" {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll " "Instantiated megafunction \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MAX10_ADC_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MAX10_ADC_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957322 ""}  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247957322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/max10_adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC_PLL_altpll " "Found entity 1: MAX10_ADC_PLL_altpll" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/github/Ixtopor-FPGA/db/max10_adc_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247957369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247957369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC_PLL_altpll sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated " "Elaborating entity \"MAX10_ADC_PLL_altpll\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Lite_ADC_Core_modular_adc_0 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core " "Elaborating entity \"DE10_Lite_ADC_Core_modular_adc_0\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\"" {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "max10_adc_core" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\"" {  } { { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "control_internal" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957431 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(83) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513247957431 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957525 ""}  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247957525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247957806 ""}  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247957806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247957869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247957869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247957916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247957916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247957947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247957947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247957947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247958197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247958197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/github/Ixtopor-FPGA/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247958275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247958275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247958353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247958353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sequencer_internal" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sequencer.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "sample_store_internal" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247958635 ""}  } { { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247958635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247958713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247958713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_botao sopc_2:inst\|sopc_2_botao:botao " "Elaborating entity \"sopc_2_botao\" for hierarchy \"sopc_2:inst\|sopc_2_botao:botao\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "botao" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu sopc_2:inst\|sopc_2_cpu:cpu " "Elaborating entity \"sopc_2_cpu\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "cpu" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu " "Elaborating entity \"sopc_2_cpu_cpu\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu.v" "cpu" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_test_bench sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_test_bench:the_sopc_2_cpu_cpu_test_bench " "Elaborating entity \"sopc_2_cpu_cpu_test_bench\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_test_bench:the_sopc_2_cpu_cpu_test_bench\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_test_bench" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_register_bank_a_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a " "Elaborating entity \"sopc_2_cpu_cpu_register_bank_a_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_register_bank_a" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247958963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altsyncram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959041 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247959041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247959103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247959103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_a_module:sopc_2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_register_bank_b_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_b_module:sopc_2_cpu_cpu_register_bank_b " "Elaborating entity \"sopc_2_cpu_cpu_register_bank_b_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_register_bank_b_module:sopc_2_cpu_cpu_register_bank_b\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_register_bank_b" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_debug sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_debug\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_debug" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_break sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_break:the_sopc_2_cpu_cpu_nios2_oci_break " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_break\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_break:the_sopc_2_cpu_cpu_nios2_oci_break\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_break" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_xbrk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_xbrk:the_sopc_2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_xbrk:the_sopc_2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_xbrk" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_dbrk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dbrk:the_sopc_2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dbrk:the_sopc_2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_dbrk" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_itrace sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_itrace:the_sopc_2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_itrace:the_sopc_2_cpu_cpu_nios2_oci_itrace\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_itrace" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_dtrace sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_dtrace" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_td_mode sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\|sopc_2_cpu_cpu_nios2_oci_td_mode:sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_dtrace:the_sopc_2_cpu_cpu_nios2_oci_dtrace\|sopc_2_cpu_cpu_nios2_oci_td_mode:sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_fifo:the_sopc_2_cpu_cpu_nios2_oci_fifo\|sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_pib sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_pib:the_sopc_2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_pib\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_pib:the_sopc_2_cpu_cpu_nios2_oci_pib\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_pib" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_oci_im sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_im:the_sopc_2_cpu_cpu_nios2_oci_im " "Elaborating entity \"sopc_2_cpu_cpu_nios2_oci_im\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_im:the_sopc_2_cpu_cpu_nios2_oci_im\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_oci_im" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_avalon_reg sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_avalon_reg:the_sopc_2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"sopc_2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_avalon_reg:the_sopc_2_cpu_cpu_nios2_avalon_reg\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_avalon_reg" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_nios2_ocimem sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem " "Elaborating entity \"sopc_2_cpu_cpu_nios2_ocimem\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_nios2_ocimem" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_ociram_sp_ram_module sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"sopc_2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "sopc_2_cpu_cpu_ociram_sp_ram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_altsyncram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247959775 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247959775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247959822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247959822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_ocimem:the_sopc_2_cpu_cpu_nios2_ocimem\|sopc_2_cpu_cpu_ociram_sp_ram_module:sopc_2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_wrapper sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "the_sopc_2_cpu_cpu_debug_slave_wrapper" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_tck sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_tck:the_sopc_2_cpu_cpu_debug_slave_tck " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_tck\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_tck:the_sopc_2_cpu_cpu_debug_slave_tck\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "the_sopc_2_cpu_cpu_debug_slave_tck" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_cpu_cpu_debug_slave_sysclk sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_sysclk:the_sopc_2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"sopc_2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sopc_2_cpu_cpu_debug_slave_sysclk:the_sopc_2_cpu_cpu_debug_slave_sysclk\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "the_sopc_2_cpu_cpu_debug_slave_sysclk" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "sopc_2_cpu_cpu_debug_slave_phy" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247959994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960010 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247960010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960010 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_debug_slave_wrapper:the_sopc_2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:sopc_2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_entrada_C sopc_2:inst\|sopc_2_entrada_C:entrada_c " "Elaborating entity \"sopc_2_entrada_C\" for hierarchy \"sopc_2:inst\|sopc_2_entrada_C:entrada_c\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "entrada_c" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_hex_0 sopc_2:inst\|sopc_2_hex_0:hex_0 " "Elaborating entity \"sopc_2_hex_0\" for hierarchy \"sopc_2:inst\|sopc_2_hex_0:hex_0\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "hex_0" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart sopc_2:inst\|sopc_2_jtag_uart:jtag_uart " "Elaborating entity \"sopc_2_jtag_uart\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "jtag_uart" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart_scfifo_w sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w " "Elaborating entity \"sopc_2_jtag_uart_scfifo_w\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "the_sopc_2_jtag_uart_scfifo_w" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "wfifo" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247960697 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247960697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247960760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247960760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247960791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247960791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/github/Ixtopor-FPGA/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247960807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247960807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247960869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247960869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_w:the_sopc_2_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_jtag_uart_scfifo_r sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_r:the_sopc_2_jtag_uart_scfifo_r " "Elaborating entity \"sopc_2_jtag_uart_scfifo_r\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|sopc_2_jtag_uart_scfifo_r:the_sopc_2_jtag_uart_scfifo_r\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "the_sopc_2_jtag_uart_scfifo_r" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247960900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "sopc_2_jtag_uart_alt_jtag_atlantic" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961291 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247961291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"sopc_2:inst\|sopc_2_jtag_uart:jtag_uart\|alt_jtag_atlantic:sopc_2_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_memoria sopc_2:inst\|sopc_2_memoria:memoria " "Elaborating entity \"sopc_2_memoria\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "memoria" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "the_altsyncram" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram " "Instantiated megafunction \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sopc_2_memoria.hex " "Parameter \"init_file\" = \"sopc_2_memoria.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12500 " "Parameter \"maximum_depth\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12500 " "Parameter \"numwords_a\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247961447 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_memoria.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_memoria.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247961447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oif1 " "Found entity 1: altsyncram_oif1" {  } { { "db/altsyncram_oif1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_oif1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247961525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247961525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oif1 sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated " "Elaborating entity \"altsyncram_oif1\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247961525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247962041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247962041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_oif1.tdf" "decode3" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_oif1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247962119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247962119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"sopc_2:inst\|sopc_2_memoria:memoria\|altsyncram:the_altsyncram\|altsyncram_oif1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_oif1.tdf" "mux2" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_oif1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_motora sopc_2:inst\|sopc_2_motora:motora " "Elaborating entity \"sopc_2_motora\" for hierarchy \"sopc_2:inst\|sopc_2_motora:motora\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "motora" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_saida_C sopc_2:inst\|sopc_2_saida_C:saida_c " "Elaborating entity \"sopc_2_saida_C\" for hierarchy \"sopc_2:inst\|sopc_2_saida_C:saida_c\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "saida_c" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_spi sopc_2:inst\|sopc_2_spi:spi " "Elaborating entity \"sopc_2_spi\" for hierarchy \"sopc_2:inst\|sopc_2_spi:spi\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "spi" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sw sopc_2:inst\|sopc_2_sw:sw " "Elaborating entity \"sopc_2_sw\" for hierarchy \"sopc_2:inst\|sopc_2_sw:sw\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sw" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sys_clk_timer sopc_2:inst\|sopc_2_sys_clk_timer:sys_clk_timer " "Elaborating entity \"sopc_2_sys_clk_timer\" for hierarchy \"sopc_2:inst\|sopc_2_sys_clk_timer:sys_clk_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sys_clk_timer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_sysid sopc_2:inst\|sopc_2_sysid:sysid " "Elaborating entity \"sopc_2_sysid\" for hierarchy \"sopc_2:inst\|sopc_2_sysid:sysid\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "sysid" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_timer_geral sopc_2:inst\|sopc_2_timer_geral:timer_geral " "Elaborating entity \"sopc_2_timer_geral\" for hierarchy \"sopc_2:inst\|sopc_2_timer_geral:timer_geral\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "timer_geral" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_timestamp_timer sopc_2:inst\|sopc_2_timestamp_timer:timestamp_timer " "Elaborating entity \"sopc_2_timestamp_timer\" for hierarchy \"sopc_2:inst\|sopc_2_timestamp_timer:timestamp_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "timestamp_timer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_uart_rs232 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232 " "Elaborating entity \"sopc_2_uart_rs232\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "uart_rs232" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962494 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity sopc_2_uart_rs232.v(104) " "Verilog HDL or VHDL warning at sopc_2_uart_rs232.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513247962494 "|sistema_basico2|sopc_2:inst|sopc_2_uart_rs232:uart_rs232"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" "RS232_In_Deserializer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (13)" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1513247962541 "|sistema_basico2|sopc_2:inst|sopc_2_uart_rs232:uart_rs232|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513247962775 ""}  } { { "sopc_2/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513247962775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0e31 " "Found entity 1: scfifo_0e31" {  } { { "db/scfifo_0e31.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_0e31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247962822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247962822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0e31 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated " "Elaborating entity \"scfifo_0e31\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_j531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_j531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_j531 " "Found entity 1: a_dpfifo_j531" {  } { { "db/a_dpfifo_j531.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247962853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247962853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_j531 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo " "Elaborating entity \"a_dpfifo_j531\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\"" {  } { { "db/scfifo_0e31.tdf" "dpfifo" { Text "C:/github/Ixtopor-FPGA/db/scfifo_0e31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35b1 " "Found entity 1: altsyncram_35b1" {  } { { "db/altsyncram_35b1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_35b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247962916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247962916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35b1 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram " "Elaborating entity \"altsyncram_35b1\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|altsyncram_35b1:FIFOram\"" {  } { { "db/a_dpfifo_j531.tdf" "FIFOram" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a78 " "Found entity 1: cmpr_a78" {  } { { "db/cmpr_a78.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cmpr_a78.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247962978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247962978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:almost_full_comparer " "Elaborating entity \"cmpr_a78\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:almost_full_comparer\"" {  } { { "db/a_dpfifo_j531.tdf" "almost_full_comparer" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247962978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a78 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:three_comparison " "Elaborating entity \"cmpr_a78\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cmpr_a78:three_comparison\"" {  } { { "db/a_dpfifo_j531.tdf" "three_comparison" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247963010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lka " "Found entity 1: cntr_lka" {  } { { "db/cntr_lka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_lka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247963103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247963103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lka sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_lka:rd_ptr_msb " "Elaborating entity \"cntr_lka\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_lka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_j531.tdf" "rd_ptr_msb" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247963103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2l6 " "Found entity 1: cntr_2l6" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_2l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247963166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247963166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2l6 sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter " "Elaborating entity \"cntr_2l6\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\"" {  } { { "db/a_dpfifo_j531.tdf" "usedw_counter" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247963166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mka " "Found entity 1: cntr_mka" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247963228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247963228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mka sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr " "Elaborating entity \"cntr_mka\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\"" {  } { { "db/a_dpfifo_j531.tdf" "wr_ptr" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_j531.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247963228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" "RS232_Out_Serializer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_uart_rs232.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247963244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_watchdog_timer sopc_2:inst\|sopc_2_watchdog_timer:watchdog_timer " "Elaborating entity \"sopc_2_watchdog_timer\" for hierarchy \"sopc_2:inst\|sopc_2_watchdog_timer:watchdog_timer\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "watchdog_timer" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247963525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sopc_2_mm_interconnect_0\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "mm_interconnect_0" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247963557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_1_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_1_adc_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "adc_1_adc_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_rs232_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_rs232_avalon_rs232_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "uart_rs232_avalon_rs232_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoria_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "memoria_s1_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:porta_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:porta_a_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "porta_a_s1_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:saida_c_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:saida_c_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "saida_c_s1_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "spi_spi_control_port_translator" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247964992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_1_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_1_adc_slave_agent\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "adc_1_adc_slave_agent" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_1_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_1_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_1_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_1_adc_slave_agent_rsp_fifo\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "adc_1_adc_slave_agent_rsp_fifo" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 3941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router " "Elaborating entity \"sopc_2_mm_interconnect_0_router\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\|sopc_2_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router:router\|sopc_2_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_001_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\|sopc_2_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_001_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_001:router_001\|sopc_2_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_002 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_002\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_002" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_002_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\|sopc_2_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_002:router_002\|sopc_2_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_003 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sopc_2_mm_interconnect_0_router_003\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_003:router_003\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "router_003" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_router_003_default_decode sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_003:router_003\|sopc_2_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sopc_2_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_router_003:router_003\|sopc_2_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_demux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_demux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_demux" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_demux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_demux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_mux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_mux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_mux" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_cmd_mux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_cmd_mux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 7903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247965929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_demux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_demux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_demux" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 8363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_demux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_demux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 8386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_mux sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_mux\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_mux" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux.sv" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_rsp_mux_001 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"sopc_2_mm_interconnect_0_rsp_mux_001\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_avalon_st_adapter sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sopc_2_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0.v" 9066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sopc_2:inst\|sopc_2_mm_interconnect_0:mm_interconnect_0\|sopc_2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sopc_2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_irq_mapper sopc_2:inst\|sopc_2_irq_mapper:irq_mapper " "Elaborating entity \"sopc_2_irq_mapper\" for hierarchy \"sopc_2:inst\|sopc_2_irq_mapper:irq_mapper\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "irq_mapper" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_rst_controller sopc_2:inst\|sopc_2_rst_controller:rst_controller " "Elaborating entity \"sopc_2_rst_controller\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller:rst_controller\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "rst_controller" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "sopc_2/synthesis/sopc_2_rst_controller.vhd" "rst_controller" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_2_rst_controller_001 sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001 " "Elaborating entity \"sopc_2_rst_controller_001\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\"" {  } { { "sopc_2/synthesis/sopc_2.vhd" "rst_controller_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966789 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req sopc_2_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at sopc_2_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sopc_2/synthesis/sopc_2_rst_controller_001.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513247966789 "|sistema_basico2|sopc_2:inst|sopc_2_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "sopc_2/synthesis/sopc_2_rst_controller_001.vhd" "rst_controller_001" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_linear stepper_linear:inst_motory " "Elaborating entity \"stepper_linear\" for hierarchy \"stepper_linear:inst_motory\"" {  } { { "sistema_basico2.bdf" "inst_motory" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -296 280 480 -120 "inst_motory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966836 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signal_end_stop stepper_linear.vhd(35) " "VHDL Process Statement warning at stepper_linear.vhd(35): inferring latch(es) for signal or variable \"signal_end_stop\", which holds its previous value in one or more paths through the process" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513247966836 "|sistema_basico2|stepper_linear:inst_motory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signal_dir stepper_linear.vhd(35) " "VHDL Process Statement warning at stepper_linear.vhd(35): inferring latch(es) for signal or variable \"signal_dir\", which holds its previous value in one or more paths through the process" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513247966836 "|sistema_basico2|stepper_linear:inst_motory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_dir stepper_linear.vhd(35) " "Inferred latch for \"signal_dir\" at stepper_linear.vhd(35)" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247966836 "|sistema_basico2|stepper_linear:inst_motory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_end_stop stepper_linear.vhd(35) " "Inferred latch for \"signal_end_stop\" at stepper_linear.vhd(35)" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247966836 "|sistema_basico2|stepper_linear:inst_motory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_angular stepper_angular:inst_motora " "Elaborating entity \"stepper_angular\" for hierarchy \"stepper_angular:inst_motora\"" {  } { { "sistema_basico2.bdf" "inst_motora" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -312 752 952 -200 "inst_motora" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst_fio " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst_fio\"" {  } { { "sistema_basico2.bdf" "inst_fio" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -120 -256 -64 -40 "inst_fio" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513247966883 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk adc_pll 1 5 " "Port \"clk\" on the entity instantiation of \"adc_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "adc_pll" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1513247970273 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1513247971023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.14.08:39:37 Progress: Loading sldcde35d92/alt_sld_fab_wrapper_hw.tcl " "2017.12.14.08:39:37 Progress: Loading sldcde35d92/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247977070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247980601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247980820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247983970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247984142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247984330 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247984533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247984548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247984548 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1513247985314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcde35d92/alt_sld_fab.v" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247985611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247985611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247985720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247985720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247985720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247985720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247985798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247985798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247985892 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247985892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247985892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/github/Ixtopor-FPGA/db/ip/sldcde35d92/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513247985970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513247985970 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513247987861 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513247987861 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513247987861 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_v5s1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 120 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_sample_store.v" 188 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 287 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513247987861 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513247987861 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513247987861 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024205 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513248024205 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513248024205 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 104 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 957 0 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control.v" 121 0 0 } } { "sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v" 117 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 180 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248024424 "|sistema_basico2|sopc_2:inst|sopc_2_adc_1:adc_1|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513248024424 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513248024424 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_linear:inst_motorx\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_linear:inst_motorx\|Mult0\"" {  } { { "stepper_linear.vhd" "Mult0" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248029872 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_linear:inst_motory\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_linear:inst_motory\|Mult0\"" {  } { { "stepper_linear.vhd" "Mult0" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248029872 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_angular:inst_motora\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_angular:inst_motora\|Mult0\"" {  } { { "stepper_angular.vhd" "Mult0" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248029872 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_angular:inst_motorb\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_angular:inst_motorb\|Mult0\"" {  } { { "stepper_angular.vhd" "Mult0" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248029872 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_linear:inst_motorx\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_linear:inst_motorx\|Mult1\"" {  } { { "stepper_linear.vhd" "Mult1" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248029872 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_linear:inst_motory\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_linear:inst_motory\|Mult1\"" {  } { { "stepper_linear.vhd" "Mult1" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248029872 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_angular:inst_motora\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_angular:inst_motora\|Mult1\"" {  } { { "stepper_angular.vhd" "Mult1" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248029872 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "stepper_angular:inst_motorb\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"stepper_angular:inst_motorb\|Mult1\"" {  } { { "stepper_angular.vhd" "Mult1" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248029872 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1513248029872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper_linear:inst_motorx\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult0\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248029935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper_linear:inst_motorx\|lpm_mult:Mult0 " "Instantiated megafunction \"stepper_linear:inst_motorx\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248029935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248029935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248029935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248029935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248029935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248029935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248029935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248029935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248029935 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513248029935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7ms.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7ms.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7ms " "Found entity 1: mult_7ms" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513248030013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513248030013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248030122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Instantiated megafunction \"stepper_linear:inst_motorx\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030122 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513248030122 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248030185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248030216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248030263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513248030310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513248030310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248030341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248030372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/add_sub_erg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513248030419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513248030419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "stepper_linear:inst_motorx\|lpm_mult:Mult1\|altshift:external_latency_ffs stepper_linear:inst_motorx\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"stepper_linear:inst_motorx\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 63 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248030466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stepper_angular:inst_motora\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"stepper_angular:inst_motora\|lpm_mult:Mult1\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248030528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stepper_angular:inst_motora\|lpm_mult:Mult1 " "Instantiated megafunction \"stepper_angular:inst_motora\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1513248030528 ""}  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1513248030528 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stepper_angular:inst_motorb\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\] " "Synthesized away node \"stepper_angular:inst_motorb\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\]\"" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 40 -1 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -176 752 952 -64 "inst_motorb" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248030778 "|sistema_basico2|stepper_angular:inst_motorb|lpm_mult:Mult0|mult_7ms:auto_generated|le5a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stepper_angular:inst_motora\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\] " "Synthesized away node \"stepper_angular:inst_motora\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\]\"" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 40 -1 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -312 752 952 -200 "inst_motora" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248030778 "|sistema_basico2|stepper_angular:inst_motora|lpm_mult:Mult0|mult_7ms:auto_generated|le5a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stepper_linear:inst_motory\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\] " "Synthesized away node \"stepper_linear:inst_motory\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\]\"" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -296 280 480 -120 "inst_motory" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248030778 "|sistema_basico2|stepper_linear:inst_motory|lpm_mult:Mult0|mult_7ms:auto_generated|le5a[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stepper_linear:inst_motorx\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\] " "Synthesized away node \"stepper_linear:inst_motorx\|lpm_mult:Mult0\|mult_7ms:auto_generated\|le5a\[21\]\"" {  } { { "db/mult_7ms.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/mult_7ms.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 49 -1 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { -296 -256 -56 -120 "inst_motorx" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248030778 "|sistema_basico2|stepper_linear:inst_motorx|lpm_mult:Mult0|mult_7ms:auto_generated|le5a[21]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1513248030778 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1513248030778 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1513248031607 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "600 " "Ignored 600 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1513248031779 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "584 " "Ignored 584 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1513248031779 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1513248031779 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sopc_2/synthesis/submodules/sopc_2_hex_0.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_hex_0.v" 58 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 132 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 243 -1 0 } } { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_spi.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_spi.v" 253 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_timer_geral.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_timer_geral.v" 179 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 352 -1 0 } } { "sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2878 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3896 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3500 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_jtag_uart.v" 398 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_sys_clk_timer.v" 161 -1 0 } } { "sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_timestamp_timer.v" 167 -1 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 55 -1 0 } } { "sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_modular_adc_control_fsm.v" 737 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1513248031888 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1513248031888 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[15\] stepper_linear:inst_motorx\|distance\[15\]~_emulated stepper_linear:inst_motorx\|distance\[15\]~1 " "Register \"stepper_linear:inst_motorx\|distance\[15\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[15\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[15\]~1\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[14\] stepper_linear:inst_motorx\|distance\[14\]~_emulated stepper_linear:inst_motorx\|distance\[14\]~6 " "Register \"stepper_linear:inst_motorx\|distance\[14\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[14\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[14\]~6\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[13\] stepper_linear:inst_motorx\|distance\[13\]~_emulated stepper_linear:inst_motorx\|distance\[13\]~11 " "Register \"stepper_linear:inst_motorx\|distance\[13\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[13\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[13\]~11\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[12\] stepper_linear:inst_motorx\|distance\[12\]~_emulated stepper_linear:inst_motorx\|distance\[12\]~16 " "Register \"stepper_linear:inst_motorx\|distance\[12\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[12\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[12\]~16\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[11\] stepper_linear:inst_motorx\|distance\[11\]~_emulated stepper_linear:inst_motorx\|distance\[11\]~21 " "Register \"stepper_linear:inst_motorx\|distance\[11\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[11\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[11\]~21\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[10\] stepper_linear:inst_motorx\|distance\[10\]~_emulated stepper_linear:inst_motorx\|distance\[10\]~26 " "Register \"stepper_linear:inst_motorx\|distance\[10\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[10\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[10\]~26\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[9\] stepper_linear:inst_motorx\|distance\[9\]~_emulated stepper_linear:inst_motorx\|distance\[9\]~31 " "Register \"stepper_linear:inst_motorx\|distance\[9\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[9\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[9\]~31\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[8\] stepper_linear:inst_motorx\|distance\[8\]~_emulated stepper_linear:inst_motorx\|distance\[8\]~36 " "Register \"stepper_linear:inst_motorx\|distance\[8\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[8\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[8\]~36\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[7\] stepper_linear:inst_motorx\|distance\[7\]~_emulated stepper_linear:inst_motorx\|distance\[7\]~41 " "Register \"stepper_linear:inst_motorx\|distance\[7\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[7\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[7\]~41\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[6\] stepper_linear:inst_motorx\|distance\[6\]~_emulated stepper_linear:inst_motorx\|distance\[6\]~46 " "Register \"stepper_linear:inst_motorx\|distance\[6\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[6\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[6\]~46\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[5\] stepper_linear:inst_motorx\|distance\[5\]~_emulated stepper_linear:inst_motorx\|distance\[5\]~51 " "Register \"stepper_linear:inst_motorx\|distance\[5\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[5\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[5\]~51\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[4\] stepper_linear:inst_motorx\|distance\[4\]~_emulated stepper_linear:inst_motorx\|distance\[4\]~56 " "Register \"stepper_linear:inst_motorx\|distance\[4\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[4\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[4\]~56\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[3\] stepper_linear:inst_motorx\|distance\[3\]~_emulated stepper_linear:inst_motorx\|distance\[3\]~61 " "Register \"stepper_linear:inst_motorx\|distance\[3\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[3\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[3\]~61\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[2\] stepper_linear:inst_motorx\|distance\[2\]~_emulated stepper_linear:inst_motorx\|distance\[2\]~66 " "Register \"stepper_linear:inst_motorx\|distance\[2\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[2\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[2\]~66\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motorx\|distance\[1\] stepper_linear:inst_motorx\|distance\[1\]~_emulated stepper_linear:inst_motorx\|distance\[1\]~71 " "Register \"stepper_linear:inst_motorx\|distance\[1\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motorx\|distance\[1\]~_emulated\" and latch \"stepper_linear:inst_motorx\|distance\[1\]~71\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motorx|distance[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[15\] stepper_linear:inst_motory\|distance\[15\]~_emulated stepper_linear:inst_motory\|distance\[15\]~1 " "Register \"stepper_linear:inst_motory\|distance\[15\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[15\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[15\]~1\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[14\] stepper_linear:inst_motory\|distance\[14\]~_emulated stepper_linear:inst_motory\|distance\[14\]~6 " "Register \"stepper_linear:inst_motory\|distance\[14\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[14\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[14\]~6\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[13\] stepper_linear:inst_motory\|distance\[13\]~_emulated stepper_linear:inst_motory\|distance\[13\]~11 " "Register \"stepper_linear:inst_motory\|distance\[13\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[13\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[13\]~11\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[12\] stepper_linear:inst_motory\|distance\[12\]~_emulated stepper_linear:inst_motory\|distance\[12\]~16 " "Register \"stepper_linear:inst_motory\|distance\[12\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[12\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[12\]~16\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[11\] stepper_linear:inst_motory\|distance\[11\]~_emulated stepper_linear:inst_motory\|distance\[11\]~21 " "Register \"stepper_linear:inst_motory\|distance\[11\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[11\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[11\]~21\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[10\] stepper_linear:inst_motory\|distance\[10\]~_emulated stepper_linear:inst_motory\|distance\[10\]~26 " "Register \"stepper_linear:inst_motory\|distance\[10\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[10\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[10\]~26\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[9\] stepper_linear:inst_motory\|distance\[9\]~_emulated stepper_linear:inst_motory\|distance\[9\]~31 " "Register \"stepper_linear:inst_motory\|distance\[9\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[9\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[9\]~31\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[8\] stepper_linear:inst_motory\|distance\[8\]~_emulated stepper_linear:inst_motory\|distance\[8\]~36 " "Register \"stepper_linear:inst_motory\|distance\[8\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[8\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[8\]~36\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[7\] stepper_linear:inst_motory\|distance\[7\]~_emulated stepper_linear:inst_motory\|distance\[7\]~41 " "Register \"stepper_linear:inst_motory\|distance\[7\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[7\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[7\]~41\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[6\] stepper_linear:inst_motory\|distance\[6\]~_emulated stepper_linear:inst_motory\|distance\[6\]~46 " "Register \"stepper_linear:inst_motory\|distance\[6\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[6\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[6\]~46\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[5\] stepper_linear:inst_motory\|distance\[5\]~_emulated stepper_linear:inst_motory\|distance\[5\]~51 " "Register \"stepper_linear:inst_motory\|distance\[5\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[5\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[5\]~51\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[4\] stepper_linear:inst_motory\|distance\[4\]~_emulated stepper_linear:inst_motory\|distance\[4\]~56 " "Register \"stepper_linear:inst_motory\|distance\[4\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[4\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[4\]~56\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[3\] stepper_linear:inst_motory\|distance\[3\]~_emulated stepper_linear:inst_motory\|distance\[3\]~61 " "Register \"stepper_linear:inst_motory\|distance\[3\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[3\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[3\]~61\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[2\] stepper_linear:inst_motory\|distance\[2\]~_emulated stepper_linear:inst_motory\|distance\[2\]~66 " "Register \"stepper_linear:inst_motory\|distance\[2\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[2\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[2\]~66\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_linear:inst_motory\|distance\[1\] stepper_linear:inst_motory\|distance\[1\]~_emulated stepper_linear:inst_motory\|distance\[1\]~71 " "Register \"stepper_linear:inst_motory\|distance\[1\]\" is converted into an equivalent circuit using register \"stepper_linear:inst_motory\|distance\[1\]~_emulated\" and latch \"stepper_linear:inst_motory\|distance\[1\]~71\"" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_linear:inst_motory|distance[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[15\] stepper_angular:inst_motora\|distance\[15\]~_emulated stepper_angular:inst_motora\|distance\[15\]~1 " "Register \"stepper_angular:inst_motora\|distance\[15\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[15\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[15\]~1\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[14\] stepper_angular:inst_motora\|distance\[14\]~_emulated stepper_angular:inst_motora\|distance\[14\]~5 " "Register \"stepper_angular:inst_motora\|distance\[14\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[14\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[14\]~5\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[13\] stepper_angular:inst_motora\|distance\[13\]~_emulated stepper_angular:inst_motora\|distance\[13\]~9 " "Register \"stepper_angular:inst_motora\|distance\[13\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[13\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[13\]~9\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[12\] stepper_angular:inst_motora\|distance\[12\]~_emulated stepper_angular:inst_motora\|distance\[12\]~13 " "Register \"stepper_angular:inst_motora\|distance\[12\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[12\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[12\]~13\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[11\] stepper_angular:inst_motora\|distance\[11\]~_emulated stepper_angular:inst_motora\|distance\[11\]~17 " "Register \"stepper_angular:inst_motora\|distance\[11\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[11\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[11\]~17\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[10\] stepper_angular:inst_motora\|distance\[10\]~_emulated stepper_angular:inst_motora\|distance\[10\]~21 " "Register \"stepper_angular:inst_motora\|distance\[10\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[10\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[10\]~21\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[9\] stepper_angular:inst_motora\|distance\[9\]~_emulated stepper_angular:inst_motora\|distance\[9\]~25 " "Register \"stepper_angular:inst_motora\|distance\[9\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[9\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[9\]~25\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[8\] stepper_angular:inst_motora\|distance\[8\]~_emulated stepper_angular:inst_motora\|distance\[8\]~29 " "Register \"stepper_angular:inst_motora\|distance\[8\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[8\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[8\]~29\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[7\] stepper_angular:inst_motora\|distance\[7\]~_emulated stepper_angular:inst_motora\|distance\[7\]~33 " "Register \"stepper_angular:inst_motora\|distance\[7\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[7\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[7\]~33\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[6\] stepper_angular:inst_motora\|distance\[6\]~_emulated stepper_angular:inst_motora\|distance\[6\]~37 " "Register \"stepper_angular:inst_motora\|distance\[6\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[6\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[6\]~37\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[5\] stepper_angular:inst_motora\|distance\[5\]~_emulated stepper_angular:inst_motora\|distance\[5\]~41 " "Register \"stepper_angular:inst_motora\|distance\[5\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[5\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[5\]~41\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[4\] stepper_angular:inst_motora\|distance\[4\]~_emulated stepper_angular:inst_motora\|distance\[4\]~45 " "Register \"stepper_angular:inst_motora\|distance\[4\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[4\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[4\]~45\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[3\] stepper_angular:inst_motora\|distance\[3\]~_emulated stepper_angular:inst_motora\|distance\[3\]~49 " "Register \"stepper_angular:inst_motora\|distance\[3\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[3\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[3\]~49\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[2\] stepper_angular:inst_motora\|distance\[2\]~_emulated stepper_angular:inst_motora\|distance\[2\]~53 " "Register \"stepper_angular:inst_motora\|distance\[2\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[2\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[2\]~53\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motora\|distance\[1\] stepper_angular:inst_motora\|distance\[1\]~_emulated stepper_angular:inst_motora\|distance\[1\]~57 " "Register \"stepper_angular:inst_motora\|distance\[1\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motora\|distance\[1\]~_emulated\" and latch \"stepper_angular:inst_motora\|distance\[1\]~57\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motora|distance[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[15\] stepper_angular:inst_motorb\|distance\[15\]~_emulated stepper_angular:inst_motorb\|distance\[15\]~1 " "Register \"stepper_angular:inst_motorb\|distance\[15\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[15\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[15\]~1\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[14\] stepper_angular:inst_motorb\|distance\[14\]~_emulated stepper_angular:inst_motorb\|distance\[14\]~5 " "Register \"stepper_angular:inst_motorb\|distance\[14\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[14\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[14\]~5\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[13\] stepper_angular:inst_motorb\|distance\[13\]~_emulated stepper_angular:inst_motorb\|distance\[13\]~9 " "Register \"stepper_angular:inst_motorb\|distance\[13\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[13\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[13\]~9\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[12\] stepper_angular:inst_motorb\|distance\[12\]~_emulated stepper_angular:inst_motorb\|distance\[12\]~13 " "Register \"stepper_angular:inst_motorb\|distance\[12\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[12\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[12\]~13\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[11\] stepper_angular:inst_motorb\|distance\[11\]~_emulated stepper_angular:inst_motorb\|distance\[11\]~17 " "Register \"stepper_angular:inst_motorb\|distance\[11\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[11\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[11\]~17\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[10\] stepper_angular:inst_motorb\|distance\[10\]~_emulated stepper_angular:inst_motorb\|distance\[10\]~21 " "Register \"stepper_angular:inst_motorb\|distance\[10\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[10\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[10\]~21\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[9\] stepper_angular:inst_motorb\|distance\[9\]~_emulated stepper_angular:inst_motorb\|distance\[9\]~25 " "Register \"stepper_angular:inst_motorb\|distance\[9\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[9\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[9\]~25\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[8\] stepper_angular:inst_motorb\|distance\[8\]~_emulated stepper_angular:inst_motorb\|distance\[8\]~29 " "Register \"stepper_angular:inst_motorb\|distance\[8\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[8\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[8\]~29\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[7\] stepper_angular:inst_motorb\|distance\[7\]~_emulated stepper_angular:inst_motorb\|distance\[7\]~33 " "Register \"stepper_angular:inst_motorb\|distance\[7\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[7\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[7\]~33\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[6\] stepper_angular:inst_motorb\|distance\[6\]~_emulated stepper_angular:inst_motorb\|distance\[6\]~37 " "Register \"stepper_angular:inst_motorb\|distance\[6\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[6\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[6\]~37\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[5\] stepper_angular:inst_motorb\|distance\[5\]~_emulated stepper_angular:inst_motorb\|distance\[5\]~41 " "Register \"stepper_angular:inst_motorb\|distance\[5\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[5\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[5\]~41\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[4\] stepper_angular:inst_motorb\|distance\[4\]~_emulated stepper_angular:inst_motorb\|distance\[4\]~45 " "Register \"stepper_angular:inst_motorb\|distance\[4\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[4\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[4\]~45\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[3\] stepper_angular:inst_motorb\|distance\[3\]~_emulated stepper_angular:inst_motorb\|distance\[3\]~49 " "Register \"stepper_angular:inst_motorb\|distance\[3\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[3\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[3\]~49\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[2\] stepper_angular:inst_motorb\|distance\[2\]~_emulated stepper_angular:inst_motorb\|distance\[2\]~53 " "Register \"stepper_angular:inst_motorb\|distance\[2\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[2\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[2\]~53\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stepper_angular:inst_motorb\|distance\[1\] stepper_angular:inst_motorb\|distance\[1\]~_emulated stepper_angular:inst_motorb\|distance\[1\]~57 " "Register \"stepper_angular:inst_motorb\|distance\[1\]\" is converted into an equivalent circuit using register \"stepper_angular:inst_motorb\|distance\[1\]~_emulated\" and latch \"stepper_angular:inst_motorb\|distance\[1\]~57\"" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1513248031888 "|sistema_basico2|stepper_angular:inst_motorb|distance[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1513248031888 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248035747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "273 " "273 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513248039622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/Ixtopor-FPGA/output_files/sistema_basico2.map.smsg " "Generated suppressed messages file C:/github/Ixtopor-FPGA/output_files/sistema_basico2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513248040919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513248044294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513248044294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6103 " "Implemented 6103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513248045169 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513248045169 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1513248045169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5780 " "Implemented 5780 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513248045169 ""} { "Info" "ICUT_CUT_TM_RAMS" "204 " "Implemented 204 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1513248045169 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1513248045169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513248045169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "944 " "Peak virtual memory: 944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513248045326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 08:40:45 2017 " "Processing ended: Thu Dec 14 08:40:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513248045326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513248045326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513248045326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513248045326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513248047029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513248047044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 08:40:46 2017 " "Processing started: Thu Dec 14 08:40:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513248047044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513248047044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513248047044 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513248047216 ""}
{ "Info" "0" "" "Project  = sistema_basico2" {  } {  } 0 0 "Project  = sistema_basico2" 0 0 "Fitter" 0 0 1513248047216 ""}
{ "Info" "0" "" "Revision = sistema_basico2" {  } {  } 0 0 "Revision = sistema_basico2" 0 0 "Fitter" 0 0 1513248047216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513248047482 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sistema_basico2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"sistema_basico2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513248047544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513248047591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513248047591 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/github/Ixtopor-FPGA/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1513248047654 ""}  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/github/Ixtopor-FPGA/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1513248047654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513248047919 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513248047935 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513248048388 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513248048388 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513248048404 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1513248048404 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1513248048404 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1513248048404 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1513248048404 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513248048404 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513248048404 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513248048419 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1513248049029 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 112 " "No exact pin location assignment(s) for 15 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1513248049544 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "60 " "TimeQuest Timing Analyzer is analyzing 60 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1513248051029 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513248051029 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1513248051029 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513248051091 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513248051107 ""}
{ "Info" "ISTA_SDC_FOUND" "sistema_basico2.out.sdc " "Reading SDC File: 'sistema_basico2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1513248051138 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir\|datab " "Node \"inst_motory\|signal_dir\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248051154 ""} { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir\|combout " "Node \"inst_motory\|signal_dir\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248051154 ""} { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir~0\|datac " "Node \"inst_motory\|signal_dir~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248051154 ""} { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir~0\|combout " "Node \"inst_motory\|signal_dir~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248051154 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513248051154 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir\|datab " "Node \"inst_motorx\|signal_dir\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248051154 ""} { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir\|combout " "Node \"inst_motorx\|signal_dir\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248051154 ""} { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir~0\|datac " "Node \"inst_motorx\|signal_dir~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248051154 ""} { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir~0\|combout " "Node \"inst_motorx\|signal_dir~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248051154 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1513248051154 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmym " "Node: endmym was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motory\|distance\[15\]~1 endmym " "Latch stepper_linear:inst_motory\|distance\[15\]~1 is being clocked by endmym" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248051201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513248051201 "|sistema_basico2|endmym"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmxm " "Node: endmxm was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motorx\|distance\[9\]~31 endmxm " "Latch stepper_linear:inst_motorx\|distance\[9\]~31 is being clocked by endmxm" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248051201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513248051201 "|sistema_basico2|endmxm"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motora\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Latch stepper_angular:inst_motora\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248051201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513248051201 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motora|data_out[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motorb\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Latch stepper_angular:inst_motorb\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248051201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1513248051201 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motorb|data_out[13]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513248051216 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513248051216 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1513248051216 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513248051326 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1513248051326 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248051326 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248051326 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248051326 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1513248051326 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Rise) clock (Rise) 0.020 0.090 " "Hold clock transfer from clock (Rise) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1513248051326 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Fall) clock (Rise) 0.020 0.090 " "Hold clock transfer from clock (Fall) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1513248051326 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1513248051326 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1513248051326 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513248051326 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513248051326 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513248051326 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1513248051326 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1513248051326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_motora:motorx\|data_out\[13\] " "Destination node sopc_2:inst\|sopc_2_motora:motorx\|data_out\[13\]" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_motora:motory\|data_out\[13\] " "Destination node sopc_2:inst\|sopc_2_motora:motory\|data_out\[13\]" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Destination node sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\]" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 2076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Destination node sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\]" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 5022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513248051904 ""}  } { { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 112 8 176 128 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513248051904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513248051904 ""}  } { { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513248051904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\]  " "Automatically promoted node sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|process_0~1 " "Destination node stepper_angular:inst_motora\|process_0~1" {  } { { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[15\]~2 " "Destination node stepper_angular:inst_motora\|distance\[15\]~2" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[14\]~6 " "Destination node stepper_angular:inst_motora\|distance\[14\]~6" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[13\]~10 " "Destination node stepper_angular:inst_motora\|distance\[13\]~10" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[4\]~46 " "Destination node stepper_angular:inst_motora\|distance\[4\]~46" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[3\]~50 " "Destination node stepper_angular:inst_motora\|distance\[3\]~50" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[2\]~54 " "Destination node stepper_angular:inst_motora\|distance\[2\]~54" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[1\]~58 " "Destination node stepper_angular:inst_motora\|distance\[1\]~58" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[12\]~14 " "Destination node stepper_angular:inst_motora\|distance\[12\]~14" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[11\]~18 " "Destination node stepper_angular:inst_motora\|distance\[11\]~18" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513248051904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513248051904 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 2076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513248051904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\]  " "Automatically promoted node sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|process_0~1 " "Destination node stepper_angular:inst_motorb\|process_0~1" {  } { { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[15\]~2 " "Destination node stepper_angular:inst_motorb\|distance\[15\]~2" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[14\]~6 " "Destination node stepper_angular:inst_motorb\|distance\[14\]~6" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[13\]~10 " "Destination node stepper_angular:inst_motorb\|distance\[13\]~10" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[12\]~14 " "Destination node stepper_angular:inst_motorb\|distance\[12\]~14" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[11\]~18 " "Destination node stepper_angular:inst_motorb\|distance\[11\]~18" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[10\]~22 " "Destination node stepper_angular:inst_motorb\|distance\[10\]~22" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[4\]~46 " "Destination node stepper_angular:inst_motorb\|distance\[4\]~46" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[3\]~50 " "Destination node stepper_angular:inst_motorb\|distance\[3\]~50" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[2\]~54 " "Destination node stepper_angular:inst_motorb\|distance\[2\]~54" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513248051904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513248051904 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 5022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513248051904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stepper_linear:inst_motorx\|distance\[15\]~94  " "Automatically promoted node stepper_linear:inst_motorx\|distance\[15\]~94 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[15\]~2 " "Destination node stepper_linear:inst_motorx\|distance\[15\]~2" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[14\]~7 " "Destination node stepper_linear:inst_motorx\|distance\[14\]~7" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[13\]~12 " "Destination node stepper_linear:inst_motorx\|distance\[13\]~12" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[12\]~17 " "Destination node stepper_linear:inst_motorx\|distance\[12\]~17" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[11\]~22 " "Destination node stepper_linear:inst_motorx\|distance\[11\]~22" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[10\]~27 " "Destination node stepper_linear:inst_motorx\|distance\[10\]~27" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[9\]~32 " "Destination node stepper_linear:inst_motorx\|distance\[9\]~32" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[8\]~37 " "Destination node stepper_linear:inst_motorx\|distance\[8\]~37" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[7\]~42 " "Destination node stepper_linear:inst_motorx\|distance\[7\]~42" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[6\]~47 " "Destination node stepper_linear:inst_motorx\|distance\[6\]~47" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513248051904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513248051904 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 8376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513248051904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stepper_linear:inst_motory\|distance\[15\]~94  " "Automatically promoted node stepper_linear:inst_motory\|distance\[15\]~94 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[15\]~2 " "Destination node stepper_linear:inst_motory\|distance\[15\]~2" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[14\]~7 " "Destination node stepper_linear:inst_motory\|distance\[14\]~7" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[13\]~12 " "Destination node stepper_linear:inst_motory\|distance\[13\]~12" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[12\]~17 " "Destination node stepper_linear:inst_motory\|distance\[12\]~17" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[11\]~22 " "Destination node stepper_linear:inst_motory\|distance\[11\]~22" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[10\]~27 " "Destination node stepper_linear:inst_motory\|distance\[10\]~27" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[9\]~32 " "Destination node stepper_linear:inst_motory\|distance\[9\]~32" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[8\]~37 " "Destination node stepper_linear:inst_motory\|distance\[8\]~37" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[7\]~42 " "Destination node stepper_linear:inst_motory\|distance\[7\]~42" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[6\]~47 " "Destination node stepper_linear:inst_motory\|distance\[6\]~47" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513248051904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513248051904 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 8401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513248051904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 7067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|W_rf_wren " "Destination node sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|W_rf_wren" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 3467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 5304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513248051904 ""}  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513248051904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[6\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[5\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[4\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[3\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[2\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[1\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[0\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[6\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_2l6.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[5\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_2l6.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[4\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_2l6.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513248051904 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513248051904 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513248051904 ""}  } { { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513248051904 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513248051904 ""}  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 10367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513248051904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513248053310 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513248053326 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513248053326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513248053341 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513248053357 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513248053373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513248053373 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513248053404 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513248053982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1513248053998 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513248053998 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 10 5 0 " "Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 10 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1513248054060 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1513248054060 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1513248054060 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 16 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513248054060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513248054060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513248054060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 21 27 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 21 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513248054060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 16 32 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513248054060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513248054060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513248054060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 22 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513248054060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1513248054060 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1513248054060 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1513248054060 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/github/Ixtopor-FPGA/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1513248054279 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513248054919 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513248054951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513248057857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513248060748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513248060857 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513248080135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513248080135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513248082338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513248091837 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513248091837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513248096430 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513248096430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513248096430 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.08 " "Total time spent on timing analysis during the Fitter is 10.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513248096962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513248097040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513248102337 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513248102337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513248108399 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513248110931 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "entr\[4\] " "Pin entr\[4\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { entr[4] } } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 80 16 184 96 "entr" "" } } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1513248112946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/Ixtopor-FPGA/output_files/sistema_basico2.fit.smsg " "Generated suppressed messages file C:/github/Ixtopor-FPGA/output_files/sistema_basico2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513248113743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 26 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1455 " "Peak virtual memory: 1455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513248116509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 08:41:56 2017 " "Processing ended: Thu Dec 14 08:41:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513248116509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513248116509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513248116509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513248116509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513248117853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513248117853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 08:41:57 2017 " "Processing started: Thu Dec 14 08:41:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513248117853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513248117853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513248117853 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513248121743 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513248121900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513248123212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 08:42:03 2017 " "Processing ended: Thu Dec 14 08:42:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513248123212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513248123212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513248123212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513248123212 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513248124009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513248124790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513248124790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 08:42:04 2017 " "Processing started: Thu Dec 14 08:42:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513248124790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248124790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sistema_basico2 -c sistema_basico2 " "Command: quartus_sta sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248124790 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513248124931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248125587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248125665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248125665 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "60 " "TimeQuest Timing Analyzer is analyzing 60 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126165 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1513248126384 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126384 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126462 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126493 ""}
{ "Info" "ISTA_SDC_FOUND" "sistema_basico2.out.sdc " "Reading SDC File: 'sistema_basico2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126509 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir\|datad " "Node \"inst_motory\|signal_dir\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248126525 ""} { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir\|combout " "Node \"inst_motory\|signal_dir\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248126525 ""} { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir~0\|datad " "Node \"inst_motory\|signal_dir~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248126525 ""} { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir~0\|combout " "Node \"inst_motory\|signal_dir~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248126525 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126525 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir\|datad " "Node \"inst_motorx\|signal_dir\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248126525 ""} { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir\|combout " "Node \"inst_motorx\|signal_dir\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248126525 ""} { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir~0\|datad " "Node \"inst_motorx\|signal_dir~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248126525 ""} { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir~0\|combout " "Node \"inst_motorx\|signal_dir~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1513248126525 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126525 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmxm " "Node: endmxm was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motorx\|distance\[13\]~11 endmxm " "Latch stepper_linear:inst_motorx\|distance\[13\]~11 is being clocked by endmxm" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248126540 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126540 "|sistema_basico2|endmxm"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmym " "Node: endmym was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motory\|distance\[15\]~1 endmym " "Latch stepper_linear:inst_motory\|distance\[15\]~1 is being clocked by endmym" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248126540 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126540 "|sistema_basico2|endmym"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motora\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Latch stepper_angular:inst_motora\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248126540 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126540 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motora|data_out[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motorb\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Latch stepper_angular:inst_motorb\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248126540 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126540 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motorb|data_out[13]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513248126556 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513248126556 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126556 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513248126618 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126618 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248126618 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248126618 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248126618 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126618 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Rise) clock (Rise) 0.020 0.100 " "Hold clock transfer from clock (Rise) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1513248126618 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Fall) clock (Rise) 0.020 0.100 " "Hold clock transfer from clock (Fall) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1513248126618 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126618 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513248126618 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513248126665 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1513248126759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -886.160 " "Worst-case setup slack is -886.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -886.160          -11934.068 clock  " " -886.160          -11934.068 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.543               0.000 altera_reserved_tck  " "   45.543               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clock  " "    0.341               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.574 " "Worst-case recovery slack is 10.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.574               0.000 clock  " "   10.574               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.222               0.000 altera_reserved_tck  " "   48.222               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.104 " "Worst-case removal slack is 1.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.104               0.000 clock  " "    1.104               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.366               0.000 altera_reserved_tck  " "    1.366               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.508 " "Worst-case minimum pulse width slack is 4.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.508               0.000 clock  " "    4.508               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248126915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126915 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126915 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.837 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.837" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.962 ns " "Worst Case Available Settling Time: 26.962 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248126962 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248126962 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513248126962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248127009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmxm " "Node: endmxm was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motorx\|distance\[13\]~11 endmxm " "Latch stepper_linear:inst_motorx\|distance\[13\]~11 is being clocked by endmxm" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248133697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133697 "|sistema_basico2|endmxm"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmym " "Node: endmym was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motory\|distance\[15\]~1 endmym " "Latch stepper_linear:inst_motory\|distance\[15\]~1 is being clocked by endmym" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248133697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133697 "|sistema_basico2|endmym"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motora\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Latch stepper_angular:inst_motora\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248133697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133697 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motora|data_out[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motorb\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Latch stepper_angular:inst_motorb\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248133697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133697 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motorb|data_out[13]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513248133712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513248133712 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133712 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513248133712 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133712 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248133712 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248133712 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248133712 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133712 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Rise) clock (Rise) 0.020 0.100 " "Hold clock transfer from clock (Rise) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1513248133712 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Fall) clock (Rise) 0.020 0.100 " "Hold clock transfer from clock (Fall) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1513248133712 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -877.939 " "Worst-case setup slack is -877.939" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -877.939          -11572.985 clock  " " -877.939          -11572.985 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.856               0.000 altera_reserved_tck  " "   45.856               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clock  " "    0.306               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.085 " "Worst-case recovery slack is 11.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.085               0.000 clock  " "   11.085               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.384               0.000 altera_reserved_tck  " "   48.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.016 " "Worst-case removal slack is 1.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016               0.000 clock  " "    1.016               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226               0.000 altera_reserved_tck  " "    1.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.514 " "Worst-case minimum pulse width slack is 4.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.514               0.000 clock  " "    4.514               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.652               0.000 altera_reserved_tck  " "   49.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248133978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133978 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248133978 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.837 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.837" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 27.515 ns " "Worst Case Available Settling Time: 27.515 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134025 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134025 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513248134040 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmxm " "Node: endmxm was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motorx\|distance\[13\]~11 endmxm " "Latch stepper_linear:inst_motorx\|distance\[13\]~11 is being clocked by endmxm" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248134415 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134415 "|sistema_basico2|endmxm"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmym " "Node: endmym was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motory\|distance\[15\]~1 endmym " "Latch stepper_linear:inst_motory\|distance\[15\]~1 is being clocked by endmym" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248134415 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134415 "|sistema_basico2|endmym"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motora\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Latch stepper_angular:inst_motora\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248134415 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134415 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motora|data_out[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motorb\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Latch stepper_angular:inst_motorb\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1513248134415 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134415 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motorb|data_out[13]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513248134431 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1513248134431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134431 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1513248134431 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134431 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248134431 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248134431 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1513248134431 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134431 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Rise) clock (Rise) 0.020 0.100 " "Hold clock transfer from clock (Rise) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1513248134431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Fall) clock (Rise) 0.020 0.100 " "Hold clock transfer from clock (Fall) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1513248134431 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134431 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -837.556 " "Worst-case setup slack is -837.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -837.556          -10050.172 clock  " " -837.556          -10050.172 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.336               0.000 altera_reserved_tck  " "   48.336               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.055 " "Worst-case hold slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 clock  " "    0.055               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.687 " "Worst-case recovery slack is 13.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.687               0.000 clock  " "   13.687               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.453               0.000 altera_reserved_tck  " "   49.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.300 " "Worst-case removal slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clock  " "    0.300               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 altera_reserved_tck  " "    0.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.610 " "Worst-case minimum pulse width slack is 4.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.610               0.000 clock  " "    4.610               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.413               0.000 altera_reserved_tck  " "   49.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513248134618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134618 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134618 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.837 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.837" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.063 ns " "Worst Case Available Settling Time: 31.063 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1513248134650 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248134650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248136025 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248136025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513248136228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 08:42:16 2017 " "Processing ended: Thu Dec 14 08:42:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513248136228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513248136228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513248136228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248136228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513248137587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513248137587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 08:42:17 2017 " "Processing started: Thu Dec 14 08:42:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513248137587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513248137587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sistema_basico2 -c sistema_basico2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513248137603 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1513248139056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sistema_basico2.vho C:/github/Ixtopor-FPGA/simulation/modelsim/ simulation " "Generated file sistema_basico2.vho in folder \"C:/github/Ixtopor-FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513248140533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513248141553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 08:42:21 2017 " "Processing ended: Thu Dec 14 08:42:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513248141553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513248141553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513248141553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513248141553 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Quartus Prime Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513248142349 ""}
