// Seed: 1316320047
module module_0 (
    output uwire id_0,
    output wire  id_1,
    output wand  id_2,
    output tri1  id_3
);
  assign id_2 = id_5;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    output supply0 id_7,
    output uwire id_8
);
  assign id_7 = 1;
  module_0(
      id_3, id_8, id_4, id_8
  );
  wire id_10;
  initial
  `define pp_11 0
  wire id_12, id_13;
  wire id_14;
  assign id_12 = id_14;
  wire id_15;
endmodule
