
clock_avr.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000146e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b4  00800060  0000146e  00001502  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000048  00800114  00800114  000015b6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000015b6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000015e8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000198  00000000  00000000  00001624  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001edb  00000000  00000000  000017bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c4f  00000000  00000000  00003697  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001072  00000000  00000000  000042e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004c0  00000000  00000000  00005358  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007b4  00000000  00000000  00005818  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000162e  00000000  00000000  00005fcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000188  00000000  00000000  000075fa  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	83 c0       	rjmp	.+262    	; 0x108 <__ctors_end>
       2:	9d c0       	rjmp	.+314    	; 0x13e <__bad_interrupt>
       4:	9c c0       	rjmp	.+312    	; 0x13e <__bad_interrupt>
       6:	d8 c2       	rjmp	.+1456   	; 0x5b8 <__vector_3>
       8:	9a c0       	rjmp	.+308    	; 0x13e <__bad_interrupt>
       a:	99 c0       	rjmp	.+306    	; 0x13e <__bad_interrupt>
       c:	98 c0       	rjmp	.+304    	; 0x13e <__bad_interrupt>
       e:	97 c0       	rjmp	.+302    	; 0x13e <__bad_interrupt>
      10:	96 c0       	rjmp	.+300    	; 0x13e <__bad_interrupt>
      12:	95 c0       	rjmp	.+298    	; 0x13e <__bad_interrupt>
      14:	94 c0       	rjmp	.+296    	; 0x13e <__bad_interrupt>
      16:	42 c2       	rjmp	.+1156   	; 0x49c <__vector_11>
      18:	92 c0       	rjmp	.+292    	; 0x13e <__bad_interrupt>
      1a:	91 c0       	rjmp	.+290    	; 0x13e <__bad_interrupt>
      1c:	90 c0       	rjmp	.+288    	; 0x13e <__bad_interrupt>
      1e:	8f c0       	rjmp	.+286    	; 0x13e <__bad_interrupt>
      20:	8e c0       	rjmp	.+284    	; 0x13e <__bad_interrupt>
      22:	9c c1       	rjmp	.+824    	; 0x35c <__vector_17>
      24:	8c c0       	rjmp	.+280    	; 0x13e <__bad_interrupt>
      26:	29 c2       	rjmp	.+1106   	; 0x47a <__stack+0x1b>
      28:	2c c2       	rjmp	.+1112   	; 0x482 <__stack+0x23>
      2a:	2b c2       	rjmp	.+1110   	; 0x482 <__stack+0x23>
      2c:	2a c2       	rjmp	.+1108   	; 0x482 <__stack+0x23>
      2e:	29 c2       	rjmp	.+1106   	; 0x482 <__stack+0x23>
      30:	28 c2       	rjmp	.+1104   	; 0x482 <__stack+0x23>
      32:	27 c2       	rjmp	.+1102   	; 0x482 <__stack+0x23>
      34:	26 c2       	rjmp	.+1100   	; 0x482 <__stack+0x23>
      36:	ac c1       	rjmp	.+856    	; 0x390 <__vector_17+0x34>
      38:	24 c2       	rjmp	.+1096   	; 0x482 <__stack+0x23>
      3a:	23 c2       	rjmp	.+1094   	; 0x482 <__stack+0x23>
      3c:	22 c2       	rjmp	.+1092   	; 0x482 <__stack+0x23>
      3e:	21 c2       	rjmp	.+1090   	; 0x482 <__stack+0x23>
      40:	20 c2       	rjmp	.+1088   	; 0x482 <__stack+0x23>
      42:	1f c2       	rjmp	.+1086   	; 0x482 <__stack+0x23>
      44:	1e c2       	rjmp	.+1084   	; 0x482 <__stack+0x23>
      46:	a4 c1       	rjmp	.+840    	; 0x390 <__vector_17+0x34>
      48:	1c c2       	rjmp	.+1080   	; 0x482 <__stack+0x23>
      4a:	1b c2       	rjmp	.+1078   	; 0x482 <__stack+0x23>
      4c:	1a c2       	rjmp	.+1076   	; 0x482 <__stack+0x23>
      4e:	19 c2       	rjmp	.+1074   	; 0x482 <__stack+0x23>
      50:	18 c2       	rjmp	.+1072   	; 0x482 <__stack+0x23>
      52:	17 c2       	rjmp	.+1070   	; 0x482 <__stack+0x23>
      54:	16 c2       	rjmp	.+1068   	; 0x482 <__stack+0x23>
      56:	a2 c1       	rjmp	.+836    	; 0x39c <__vector_17+0x40>
      58:	14 c2       	rjmp	.+1064   	; 0x482 <__stack+0x23>
      5a:	13 c2       	rjmp	.+1062   	; 0x482 <__stack+0x23>
      5c:	12 c2       	rjmp	.+1060   	; 0x482 <__stack+0x23>
      5e:	11 c2       	rjmp	.+1058   	; 0x482 <__stack+0x23>
      60:	10 c2       	rjmp	.+1056   	; 0x482 <__stack+0x23>
      62:	0f c2       	rjmp	.+1054   	; 0x482 <__stack+0x23>
      64:	0e c2       	rjmp	.+1052   	; 0x482 <__stack+0x23>
      66:	fd c1       	rjmp	.+1018   	; 0x462 <__stack+0x3>
      68:	0c c2       	rjmp	.+1048   	; 0x482 <__stack+0x23>
      6a:	0b c2       	rjmp	.+1046   	; 0x482 <__stack+0x23>
      6c:	0a c2       	rjmp	.+1044   	; 0x482 <__stack+0x23>
      6e:	09 c2       	rjmp	.+1042   	; 0x482 <__stack+0x23>
      70:	08 c2       	rjmp	.+1040   	; 0x482 <__stack+0x23>
      72:	07 c2       	rjmp	.+1038   	; 0x482 <__stack+0x23>
      74:	06 c2       	rjmp	.+1036   	; 0x482 <__stack+0x23>
      76:	94 c1       	rjmp	.+808    	; 0x3a0 <__vector_17+0x44>
      78:	04 c2       	rjmp	.+1032   	; 0x482 <__stack+0x23>
      7a:	03 c2       	rjmp	.+1030   	; 0x482 <__stack+0x23>
      7c:	02 c2       	rjmp	.+1028   	; 0x482 <__stack+0x23>
      7e:	01 c2       	rjmp	.+1026   	; 0x482 <__stack+0x23>
      80:	00 c2       	rjmp	.+1024   	; 0x482 <__stack+0x23>
      82:	ff c1       	rjmp	.+1022   	; 0x482 <__stack+0x23>
      84:	fe c1       	rjmp	.+1020   	; 0x482 <__stack+0x23>
      86:	ed c1       	rjmp	.+986    	; 0x462 <__stack+0x3>
      88:	fc c1       	rjmp	.+1016   	; 0x482 <__stack+0x23>
      8a:	fb c1       	rjmp	.+1014   	; 0x482 <__stack+0x23>
      8c:	fa c1       	rjmp	.+1012   	; 0x482 <__stack+0x23>
      8e:	f9 c1       	rjmp	.+1010   	; 0x482 <__stack+0x23>
      90:	f8 c1       	rjmp	.+1008   	; 0x482 <__stack+0x23>
      92:	f7 c1       	rjmp	.+1006   	; 0x482 <__stack+0x23>
      94:	f6 c1       	rjmp	.+1004   	; 0x482 <__stack+0x23>
      96:	ea c1       	rjmp	.+980    	; 0x46c <__stack+0xd>
      98:	f4 c1       	rjmp	.+1000   	; 0x482 <__stack+0x23>
      9a:	f3 c1       	rjmp	.+998    	; 0x482 <__stack+0x23>
      9c:	f2 c1       	rjmp	.+996    	; 0x482 <__stack+0x23>
      9e:	f1 c1       	rjmp	.+994    	; 0x482 <__stack+0x23>
      a0:	f0 c1       	rjmp	.+992    	; 0x482 <__stack+0x23>
      a2:	ef c1       	rjmp	.+990    	; 0x482 <__stack+0x23>
      a4:	ee c1       	rjmp	.+988    	; 0x482 <__stack+0x23>
      a6:	a1 c1       	rjmp	.+834    	; 0x3ea <__vector_17+0x8e>
      a8:	ec c1       	rjmp	.+984    	; 0x482 <__stack+0x23>
      aa:	eb c1       	rjmp	.+982    	; 0x482 <__stack+0x23>
      ac:	ea c1       	rjmp	.+980    	; 0x482 <__stack+0x23>
      ae:	e9 c1       	rjmp	.+978    	; 0x482 <__stack+0x23>
      b0:	e8 c1       	rjmp	.+976    	; 0x482 <__stack+0x23>
      b2:	e7 c1       	rjmp	.+974    	; 0x482 <__stack+0x23>
      b4:	e6 c1       	rjmp	.+972    	; 0x482 <__stack+0x23>
      b6:	d5 c1       	rjmp	.+938    	; 0x462 <__stack+0x3>
      b8:	e4 c1       	rjmp	.+968    	; 0x482 <__stack+0x23>
      ba:	e3 c1       	rjmp	.+966    	; 0x482 <__stack+0x23>
      bc:	e2 c1       	rjmp	.+964    	; 0x482 <__stack+0x23>
      be:	e1 c1       	rjmp	.+962    	; 0x482 <__stack+0x23>
      c0:	e0 c1       	rjmp	.+960    	; 0x482 <__stack+0x23>
      c2:	df c1       	rjmp	.+958    	; 0x482 <__stack+0x23>
      c4:	de c1       	rjmp	.+956    	; 0x482 <__stack+0x23>
      c6:	a5 c1       	rjmp	.+842    	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
      c8:	dc c1       	rjmp	.+952    	; 0x482 <__stack+0x23>
      ca:	db c1       	rjmp	.+950    	; 0x482 <__stack+0x23>
      cc:	da c1       	rjmp	.+948    	; 0x482 <__stack+0x23>
      ce:	d9 c1       	rjmp	.+946    	; 0x482 <__stack+0x23>
      d0:	d8 c1       	rjmp	.+944    	; 0x482 <__stack+0x23>
      d2:	d7 c1       	rjmp	.+942    	; 0x482 <__stack+0x23>
      d4:	d6 c1       	rjmp	.+940    	; 0x482 <__stack+0x23>
      d6:	b8 c1       	rjmp	.+880    	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
      d8:	51 c2       	rjmp	.+1186   	; 0x57c <catod+0x10>
      da:	52 c2       	rjmp	.+1188   	; 0x580 <catod+0x14>
      dc:	54 c2       	rjmp	.+1192   	; 0x586 <catod+0x1a>
      de:	56 c2       	rjmp	.+1196   	; 0x58c <catod+0x20>
      e0:	58 c2       	rjmp	.+1200   	; 0x592 <catod+0x26>
      e2:	5a c2       	rjmp	.+1204   	; 0x598 <catod+0x2c>
      e4:	5c c2       	rjmp	.+1208   	; 0x59e <catod+0x32>
      e6:	5e c2       	rjmp	.+1212   	; 0x5a4 <catod+0x38>
      e8:	60 c2       	rjmp	.+1216   	; 0x5aa <catod+0x3e>
      ea:	62 c2       	rjmp	.+1220   	; 0x5b0 <catod+0x44>

000000ec <RDA5807M_ChannelSpacings>:
      ec:	64 00 c8 00 32 00 19 00                             d...2...

000000f4 <RDA5807M_BandHigherLimits>:
      f4:	30 2a 8c 23 30 2a b0 1d 64 19                       0*.#0*..d.

000000fe <RDA5807M_BandLowerLimits>:
      fe:	fc 21 b0 1d b0 1d 64 19 88 13                       .!....d...

00000108 <__ctors_end>:
     108:	11 24       	eor	r1, r1
     10a:	1f be       	out	0x3f, r1	; 63
     10c:	cf e5       	ldi	r28, 0x5F	; 95
     10e:	d4 e0       	ldi	r29, 0x04	; 4
     110:	de bf       	out	0x3e, r29	; 62
     112:	cd bf       	out	0x3d, r28	; 61

00000114 <__do_copy_data>:
     114:	11 e0       	ldi	r17, 0x01	; 1
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	ee e6       	ldi	r30, 0x6E	; 110
     11c:	f4 e1       	ldi	r31, 0x14	; 20
     11e:	02 c0       	rjmp	.+4      	; 0x124 <__do_copy_data+0x10>
     120:	05 90       	lpm	r0, Z+
     122:	0d 92       	st	X+, r0
     124:	a4 31       	cpi	r26, 0x14	; 20
     126:	b1 07       	cpc	r27, r17
     128:	d9 f7       	brne	.-10     	; 0x120 <__do_copy_data+0xc>

0000012a <__do_clear_bss>:
     12a:	21 e0       	ldi	r18, 0x01	; 1
     12c:	a4 e1       	ldi	r26, 0x14	; 20
     12e:	b1 e0       	ldi	r27, 0x01	; 1
     130:	01 c0       	rjmp	.+2      	; 0x134 <.do_clear_bss_start>

00000132 <.do_clear_bss_loop>:
     132:	1d 92       	st	X+, r1

00000134 <.do_clear_bss_start>:
     134:	ac 35       	cpi	r26, 0x5C	; 92
     136:	b2 07       	cpc	r27, r18
     138:	e1 f7       	brne	.-8      	; 0x132 <.do_clear_bss_loop>
     13a:	d6 d2       	rcall	.+1452   	; 0x6e8 <main>
     13c:	96 c9       	rjmp	.-3284   	; 0xfffff46a <__eeprom_end+0xff7ef46a>

0000013e <__bad_interrupt>:
     13e:	60 cf       	rjmp	.-320    	; 0x0 <__vectors>

00000140 <dec2bcd>:
	{
		// restore values
		rtc_write_byte(temp1, 0x11);
		rtc_write_byte(temp2, 0x12);
	}
}
     140:	9d ec       	ldi	r25, 0xCD	; 205
     142:	89 9f       	mul	r24, r25
     144:	91 2d       	mov	r25, r1
     146:	11 24       	eor	r1, r1
     148:	96 95       	lsr	r25
     14a:	96 95       	lsr	r25
     14c:	96 95       	lsr	r25
     14e:	39 2f       	mov	r19, r25
     150:	33 0f       	add	r19, r19
     152:	23 2f       	mov	r18, r19
     154:	22 0f       	add	r18, r18
     156:	22 0f       	add	r18, r18
     158:	23 0f       	add	r18, r19
     15a:	82 1b       	sub	r24, r18
     15c:	20 e1       	ldi	r18, 0x10	; 16
     15e:	92 9f       	mul	r25, r18
     160:	80 0d       	add	r24, r0
     162:	11 24       	eor	r1, r1
     164:	08 95       	ret

00000166 <bcd2dec>:
     166:	98 2f       	mov	r25, r24
     168:	92 95       	swap	r25
     16a:	9f 70       	andi	r25, 0x0F	; 15
     16c:	99 0f       	add	r25, r25
     16e:	29 2f       	mov	r18, r25
     170:	22 0f       	add	r18, r18
     172:	22 0f       	add	r18, r18
     174:	92 0f       	add	r25, r18
     176:	8f 70       	andi	r24, 0x0F	; 15
     178:	89 0f       	add	r24, r25
     17a:	08 95       	ret

0000017c <rtc_get_time_s>:

void rtc_get_time_s(uint8_t* hour, uint8_t* min, uint8_t* sec)
{
     17c:	8f 92       	push	r8
     17e:	9f 92       	push	r9
     180:	af 92       	push	r10
     182:	bf 92       	push	r11
     184:	cf 92       	push	r12
     186:	df 92       	push	r13
     188:	ef 92       	push	r14
     18a:	ff 92       	push	r15
     18c:	1f 93       	push	r17
     18e:	cf 93       	push	r28
     190:	df 93       	push	r29
     192:	cd b7       	in	r28, 0x3d	; 61
     194:	de b7       	in	r29, 0x3e	; 62
     196:	29 97       	sbiw	r28, 0x09	; 9
     198:	0f b6       	in	r0, 0x3f	; 63
     19a:	f8 94       	cli
     19c:	de bf       	out	0x3e, r29	; 62
     19e:	0f be       	out	0x3f, r0	; 63
     1a0:	cd bf       	out	0x3d, r28	; 61
     1a2:	6c 01       	movw	r12, r24
     1a4:	5b 01       	movw	r10, r22
     1a6:	4a 01       	movw	r8, r20
	uint8_t rtc[9];

	// read 7 bytes starting from register 0
	// sec, min, hour, day-of-week, date, month, year
	i2cMasterUploadBuf(0);
     1a8:	80 e0       	ldi	r24, 0x00	; 0
     1aa:	86 d0       	rcall	.+268    	; 0x2b8 <i2cMasterUploadBuf>
	i2cMasterReceive(RTC_ADDR, 7);
     1ac:	67 e0       	ldi	r22, 0x07	; 7
     1ae:	88 e6       	ldi	r24, 0x68	; 104
     1b0:	ab d0       	rcall	.+342    	; 0x308 <i2cMasterReceive>
     1b2:	ce 01       	movw	r24, r28
     1b4:	01 96       	adiw	r24, 0x01	; 1
     1b6:	7c 01       	movw	r14, r24
	for(uint8_t i=0;i<7;i++)
     1b8:	10 e0       	ldi	r17, 0x00	; 0
	i2cMasterDownloadBufIndex((uint8_t*)&rtc[i] , i);
     1ba:	61 2f       	mov	r22, r17
     1bc:	c7 01       	movw	r24, r14
     1be:	c1 d0       	rcall	.+386    	; 0x342 <i2cMasterDownloadBufIndex>

	// read 7 bytes starting from register 0
	// sec, min, hour, day-of-week, date, month, year
	i2cMasterUploadBuf(0);
	i2cMasterReceive(RTC_ADDR, 7);
	for(uint8_t i=0;i<7;i++)
     1c0:	1f 5f       	subi	r17, 0xFF	; 255
     1c2:	9f ef       	ldi	r25, 0xFF	; 255
     1c4:	e9 1a       	sub	r14, r25
     1c6:	f9 0a       	sbc	r15, r25
     1c8:	17 30       	cpi	r17, 0x07	; 7
     1ca:	b9 f7       	brne	.-18     	; 0x1ba <rtc_get_time_s+0x3e>
	i2cMasterDownloadBufIndex((uint8_t*)&rtc[i] , i);
	
	*sec =  bcd2dec(rtc[0]);
     1cc:	89 81       	ldd	r24, Y+1	; 0x01
     1ce:	cb df       	rcall	.-106    	; 0x166 <bcd2dec>
     1d0:	f4 01       	movw	r30, r8
     1d2:	80 83       	st	Z, r24
	//UART_Send_Char(sec);
	*min =  bcd2dec(rtc[1]);
     1d4:	8a 81       	ldd	r24, Y+2	; 0x02
     1d6:	c7 df       	rcall	.-114    	; 0x166 <bcd2dec>
     1d8:	f5 01       	movw	r30, r10
     1da:	80 83       	st	Z, r24
	*hour = bcd2dec(rtc[2]);
     1dc:	8b 81       	ldd	r24, Y+3	; 0x03
     1de:	c3 df       	rcall	.-122    	; 0x166 <bcd2dec>
     1e0:	f6 01       	movw	r30, r12
     1e2:	80 83       	st	Z, r24
}
     1e4:	29 96       	adiw	r28, 0x09	; 9
     1e6:	0f b6       	in	r0, 0x3f	; 63
     1e8:	f8 94       	cli
     1ea:	de bf       	out	0x3e, r29	; 62
     1ec:	0f be       	out	0x3f, r0	; 63
     1ee:	cd bf       	out	0x3d, r28	; 61
     1f0:	df 91       	pop	r29
     1f2:	cf 91       	pop	r28
     1f4:	1f 91       	pop	r17
     1f6:	ff 90       	pop	r15
     1f8:	ef 90       	pop	r14
     1fa:	df 90       	pop	r13
     1fc:	cf 90       	pop	r12
     1fe:	bf 90       	pop	r11
     200:	af 90       	pop	r10
     202:	9f 90       	pop	r9
     204:	8f 90       	pop	r8
     206:	08 95       	ret

00000208 <rtc_set_time_s>:

void rtc_set_time_s(uint8_t hour, uint8_t min, uint8_t sec)
{
     208:	1f 93       	push	r17
     20a:	cf 93       	push	r28
     20c:	df 93       	push	r29
     20e:	c8 2f       	mov	r28, r24
     210:	d6 2f       	mov	r29, r22
     212:	14 2f       	mov	r17, r20
	i2cMasterUploadBuf(0);
     214:	80 e0       	ldi	r24, 0x00	; 0
     216:	50 d0       	rcall	.+160    	; 0x2b8 <i2cMasterUploadBuf>

	// clock halt bit is 7th bit of seconds: this is always cleared to start the clock
	i2cMasterUploadBuf(dec2bcd(sec)); // seconds
     218:	81 2f       	mov	r24, r17
     21a:	92 df       	rcall	.-220    	; 0x140 <dec2bcd>
     21c:	4d d0       	rcall	.+154    	; 0x2b8 <i2cMasterUploadBuf>
	i2cMasterUploadBuf(dec2bcd(min)); // minutes
     21e:	8d 2f       	mov	r24, r29
     220:	8f df       	rcall	.-226    	; 0x140 <dec2bcd>
     222:	4a d0       	rcall	.+148    	; 0x2b8 <i2cMasterUploadBuf>
	i2cMasterUploadBuf(dec2bcd(hour)); // hours
     224:	8c 2f       	mov	r24, r28
     226:	8c df       	rcall	.-232    	; 0x140 <dec2bcd>
     228:	47 d0       	rcall	.+142    	; 0x2b8 <i2cMasterUploadBuf>
	i2cMasterSendBuf(RTC_ADDR);
     22a:	88 e6       	ldi	r24, 0x68	; 104
     22c:	58 d0       	rcall	.+176    	; 0x2de <i2cMasterSendBuf>
     22e:	df 91       	pop	r29
     230:	cf 91       	pop	r28
     232:	1f 91       	pop	r17
     234:	08 95       	ret

00000236 <i2cSetBitrate>:
void i2cSetBitrate (uint16_t bitrateKHz)							//	*
{																	//	*
uint8_t TWPS_i2c=0,k=1;												//	*
uint16hl_t bitrate;													//	*
// проверяем максимальную допустимую скорость							*
if (bitrateKHz>=bitrate_max) 										//	*
     236:	8b 31       	cpi	r24, 0x1B	; 27
     238:	91 05       	cpc	r25, r1
     23a:	30 f0       	brcs	.+12     	; 0x248 <i2cSetBitrate+0x12>
{																	//	*
// Вставляем максимально-допустимую скорость работы шины				*
TWSR&=~0b11;	// Обнуляем предделитель тактирования шины ТВИ			*
     23c:	81 b1       	in	r24, 0x01	; 1
     23e:	8c 7f       	andi	r24, 0xFC	; 252
     240:	81 b9       	out	0x01, r24	; 1
TWBR=10;		// Выставляем максимальную скорость работы шины			*
     242:	8a e0       	ldi	r24, 0x0A	; 10
     244:	80 b9       	out	0x00, r24	; 0
     246:	08 95       	ret
goto step1;															//	*
do {																//	*
TWPS_i2c++;															//	*
k=k*4;																//	*
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
     248:	9c 01       	movw	r18, r24
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	50 e0       	ldi	r21, 0x00	; 0
     24e:	68 ee       	ldi	r22, 0xE8	; 232
     250:	73 e0       	ldi	r23, 0x03	; 3
     252:	80 e0       	ldi	r24, 0x00	; 0
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	e1 d8       	rcall	.-3646   	; 0xfffff41a <__eeprom_end+0xff7ef41a>
     258:	20 51       	subi	r18, 0x10	; 16
     25a:	31 09       	sbc	r19, r1
     25c:	c9 01       	movw	r24, r18
     25e:	96 95       	lsr	r25
     260:	87 95       	ror	r24
     262:	28 2f       	mov	r18, r24
} while (bitrate.HL>=0x0100);										//	*
     264:	8f 3f       	cpi	r24, 0xFF	; 255
     266:	91 05       	cpc	r25, r1
     268:	99 f0       	breq	.+38     	; 0x290 <i2cSetBitrate+0x5a>
     26a:	90 f0       	brcs	.+36     	; 0x290 <i2cSetBitrate+0x5a>
     26c:	21 e0       	ldi	r18, 0x01	; 1
     26e:	30 e0       	ldi	r19, 0x00	; 0
return;																//	*
}																	//	*
bitrate.HL=(F_CPU/1000/bitrateKHz-16);								//	*
goto step1;															//	*
do {																//	*
TWPS_i2c++;															//	*
     270:	3f 5f       	subi	r19, 0xFF	; 255
k=k*4;																//	*
     272:	22 0f       	add	r18, r18
     274:	22 0f       	add	r18, r18
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
     276:	42 2f       	mov	r20, r18
     278:	50 e0       	ldi	r21, 0x00	; 0
     27a:	ba 01       	movw	r22, r20
     27c:	66 0f       	add	r22, r22
     27e:	77 1f       	adc	r23, r23
     280:	96 d8       	rcall	.-3796   	; 0xfffff3ae <__eeprom_end+0xff7ef3ae>
     282:	cb 01       	movw	r24, r22
} while (bitrate.HL>=0x0100);										//	*
     284:	6f 3f       	cpi	r22, 0xFF	; 255
     286:	71 05       	cpc	r23, r1
     288:	09 f0       	breq	.+2      	; 0x28c <i2cSetBitrate+0x56>
     28a:	90 f7       	brcc	.-28     	; 0x270 <i2cSetBitrate+0x3a>
     28c:	26 2f       	mov	r18, r22
     28e:	01 c0       	rjmp	.+2      	; 0x292 <i2cSetBitrate+0x5c>
}																	//	*
//----------------------------------------------------------------------*
//	Настройка частоты шины TWI											*
void i2cSetBitrate (uint16_t bitrateKHz)							//	*
{																	//	*
uint8_t TWPS_i2c=0,k=1;												//	*
     290:	30 e0       	ldi	r19, 0x00	; 0
TWPS_i2c++;															//	*
k=k*4;																//	*
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
} while (bitrate.HL>=0x0100);										//	*
TWSR=TWPS_i2c;														//	*
     292:	31 b9       	out	0x01, r19	; 1
TWBR=bitrate.L;														//	*
     294:	20 b9       	out	0x00, r18	; 0
     296:	08 95       	ret

00000298 <i2cInit>:
{																	//	*
#ifdef set_pull_up_i2c												//	*
//PORT_i2c|=(1<<SCL);													//	*
//PORT_i2c|=(1<<SDA);													//	*
#endif																//	*
i2cSetBitrate(bitrate_def);											//	*
     298:	8a e0       	ldi	r24, 0x0A	; 10
     29a:	90 e0       	ldi	r25, 0x00	; 0
     29c:	cc df       	rcall	.-104    	; 0x236 <i2cSetBitrate>
I2Cstate=I2C_IDLE;													//	*
     29e:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <I2Cstate>
TWCR=0;																//	*
     2a2:	16 be       	out	0x36, r1	; 54
#ifdef Slave_MODE													//	*
i2cSetDeviceAddr(i2cMyAddres, 0);									//	*
#endif																//	*
TWCR|=(1<<TWEN)|(1<<TWIE)|(1<TWINT);								//	*
     2a4:	86 b7       	in	r24, 0x36	; 54
     2a6:	85 60       	ori	r24, 0x05	; 5
     2a8:	86 bf       	out	0x36, r24	; 54
sei();																//	*
     2aa:	78 94       	sei
     2ac:	08 95       	ret

000002ae <i2cMasterBufReset>:
#ifdef Master_MODE
//______________________________________________________________________*
//	Сброс указателя Master-буфера										*
void i2cMasterBufReset(void)										//	*
{																	//	*
i2cMasterSendPlan=0;	// обнуляем счетчик байт для отправки 			*
     2ae:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <i2cMasterSendPlan>
i2cMasterReceivePlan=0; // обнуляем счетчик байт для приема				*
     2b2:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <__data_end>
     2b6:	08 95       	ret

000002b8 <i2cMasterUploadBuf>:
//----------------------------------------------------------------------*
//	Загрузка ДАННЫХ в Master-буфер для ОТПРАВКИ							*
//	Результат функции успешность загрузки данных в буфер				*
uint8_t i2cMasterUploadBuf(uint8_t data)							//	*
{																	//	*
if (i2cMasterSendPlan<Size_Master_Buf)								//	*
     2b8:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <i2cMasterSendPlan>
     2bc:	94 31       	cpi	r25, 0x14	; 20
     2be:	68 f4       	brcc	.+26     	; 0x2da <i2cMasterUploadBuf+0x22>
	{																//	*
	i2cMasterBuf[i2cMasterSendPlan]=data;							//	*
     2c0:	e0 91 15 01 	lds	r30, 0x0115	; 0x800115 <i2cMasterSendPlan>
     2c4:	f0 e0       	ldi	r31, 0x00	; 0
     2c6:	e9 5e       	subi	r30, 0xE9	; 233
     2c8:	fe 4f       	sbci	r31, 0xFE	; 254
     2ca:	80 83       	st	Z, r24
	i2cMasterSendPlan++;											//	*
     2cc:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <i2cMasterSendPlan>
     2d0:	8f 5f       	subi	r24, 0xFF	; 255
     2d2:	80 93 15 01 	sts	0x0115, r24	; 0x800115 <i2cMasterSendPlan>
	return 1;														//	*
     2d6:	81 e0       	ldi	r24, 0x01	; 1
     2d8:	08 95       	ret
	}																//	*
	else															//	*
	{																//	*
	// i2cMasterSendPlan == Size_Master_Buf								* 
	return 0;														//	*
     2da:	80 e0       	ldi	r24, 0x00	; 0
	}																//	*
}																	//	*
     2dc:	08 95       	ret

000002de <i2cMasterSendBuf>:
//----------------------------------------------------------------------*
//	Отправка данных из Master-буфера									*
//	Результат функции кол-во отправленных байт							*
uint8_t i2cMasterSendBuf(uint8_t deviceAdd)							//	*
{																	//	*
while(I2Cstate); 		// Ожидаем освобождения шины 					*
     2de:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <I2Cstate>
     2e2:	91 11       	cpse	r25, r1
     2e4:	fc cf       	rjmp	.-8      	; 0x2de <i2cMasterSendBuf>
I2Cstate=I2C_MASTER_TX; // Устанавливаем флаг  предачи мастером 		*
     2e6:	92 e0       	ldi	r25, 0x02	; 2
     2e8:	90 93 2c 01 	sts	0x012C, r25	; 0x80012c <I2Cstate>
i2cDeviceAddrRW=(deviceAdd<<1);	// Загружаем Slave АДРЕС+W				*
     2ec:	88 0f       	add	r24, r24
     2ee:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <i2cDeviceAddrRW>
i2cSendStartI();		// Посылаем команду старта передачи				*
     2f2:	85 ea       	ldi	r24, 0xA5	; 165
     2f4:	86 bf       	out	0x36, r24	; 54
while(I2Cstate); 		// Ожидаем освобождения шины 					*
     2f6:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <I2Cstate>
     2fa:	81 11       	cpse	r24, r1
     2fc:	fc cf       	rjmp	.-8      	; 0x2f6 <i2cMasterSendBuf+0x18>
i2cMasterSendPlan=0;	// Все байты отправлены							*
     2fe:	10 92 15 01 	sts	0x0115, r1	; 0x800115 <i2cMasterSendPlan>
return i2cCurrentIndex; // Кол-во успешно отправленных байт				*
     302:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <i2cCurrentIndex>
}																	//	*
     306:	08 95       	ret

00000308 <i2cMasterReceive>:
//	Чтение данных из Slave												*
//	Перед чтение происходит запись данных из Мастер-Буфера				*
//	Результат функции кол-во принятых байт								*
uint8_t i2cMasterReceive(uint8_t deviceAdd, uint8_t lenght)			//	*
{																	//	*
while(I2Cstate); 		// Ожидаем освобождения шины					*
     308:	90 91 2c 01 	lds	r25, 0x012C	; 0x80012c <I2Cstate>
     30c:	91 11       	cpse	r25, r1
     30e:	fc cf       	rjmp	.-8      	; 0x308 <i2cMasterReceive>
i2cMasterReceivePlan=lenght; // Планируется принять						*
     310:	60 93 14 01 	sts	0x0114, r22	; 0x800114 <__data_end>
// ПРоверяем требуется ли что-то передать из буфера Мастера				*
if (i2cMasterSendPlan) 												//	*
     314:	90 91 15 01 	lds	r25, 0x0115	; 0x800115 <i2cMasterSendPlan>
     318:	99 23       	and	r25, r25
     31a:	11 f0       	breq	.+4      	; 0x320 <i2cMasterReceive+0x18>
	{																//	*
	// В буфере что-то есть. Скорее всего это адрес						*
	i2cMasterSendBuf(deviceAdd);									//	*
     31c:	e0 df       	rcall	.-64     	; 0x2de <i2cMasterSendBuf>
     31e:	0e c0       	rjmp	.+28     	; 0x33c <i2cMasterReceive+0x34>
	}																//	*
	else															//	*
	{																//	*
	I2Cstate=I2C_MASTER_RX; // Устанавливаем флаг приема мастером		*
     320:	93 e0       	ldi	r25, 0x03	; 3
     322:	90 93 2c 01 	sts	0x012C, r25	; 0x80012c <I2Cstate>
	i2cDeviceAddrRW=(deviceAdd<<1)|(1);								//	*
     326:	88 0f       	add	r24, r24
     328:	81 60       	ori	r24, 0x01	; 1
     32a:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <i2cDeviceAddrRW>
	i2cSendStartI();												//	*
     32e:	85 ea       	ldi	r24, 0xA5	; 165
     330:	86 bf       	out	0x36, r24	; 54
	while(I2Cstate); 		// Ожидаем освобождения шины			//	*
     332:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <I2Cstate>
     336:	81 11       	cpse	r24, r1
     338:	fc cf       	rjmp	.-8      	; 0x332 <i2cMasterReceive+0x2a>
	i2cMasterBufReset();// Сброс Буфера мастера							*
     33a:	b9 df       	rcall	.-142    	; 0x2ae <i2cMasterBufReset>
	}																//	*
return i2cCurrentIndex;												//	*
     33c:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <i2cCurrentIndex>
}																	//	*
     340:	08 95       	ret

00000342 <i2cMasterDownloadBufIndex>:
//----------------------------------------------------------------------*
//	ИНДЕКНОЕ чтение ДАННЫХ из Master-буфер после ПРИЕМА					*
//	Результат функции успешность чтения данных из буфера				*
uint8_t i2cMasterDownloadBufIndex(uint8_t* result, uint8_t index)	//	*
{																	//	*
if (index<Size_Master_Buf) 											//	*
     342:	64 31       	cpi	r22, 0x14	; 20
     344:	48 f4       	brcc	.+18     	; 0x358 <i2cMasterDownloadBufIndex+0x16>
	{																//	*
	*result=i2cMasterBuf[index];									//	*
     346:	e6 2f       	mov	r30, r22
     348:	f0 e0       	ldi	r31, 0x00	; 0
     34a:	e9 5e       	subi	r30, 0xE9	; 233
     34c:	fe 4f       	sbci	r31, 0xFE	; 254
     34e:	20 81       	ld	r18, Z
     350:	fc 01       	movw	r30, r24
     352:	20 83       	st	Z, r18
	return 1;														//	*
     354:	81 e0       	ldi	r24, 0x01	; 1
     356:	08 95       	ret
	}																//	*
else																//	*
	{																//	*
	return 0;														//	*
     358:	80 e0       	ldi	r24, 0x00	; 0
	}																//	*
}																	//	*
     35a:	08 95       	ret

0000035c <__vector_17>:
//																		*
//		Обработчик прерываний шины TWI									*
//																		*
//***********************************************************************
ISR(TWI_vect)														//	*
{																	//	*
     35c:	1f 92       	push	r1
     35e:	0f 92       	push	r0
     360:	0f b6       	in	r0, 0x3f	; 63
     362:	0f 92       	push	r0
     364:	11 24       	eor	r1, r1
     366:	2f 93       	push	r18
     368:	3f 93       	push	r19
     36a:	8f 93       	push	r24
     36c:	9f 93       	push	r25
     36e:	af 93       	push	r26
     370:	bf 93       	push	r27
     372:	ef 93       	push	r30
     374:	ff 93       	push	r31
uint8_t status=(TWSR&TWSR_STATUS_MASK);	// считываем КОД прерывания		*
     376:	81 b1       	in	r24, 0x01	; 1
switch(status)				// Обрабатываем КОД прерывания				*
     378:	e8 2f       	mov	r30, r24
     37a:	e8 7f       	andi	r30, 0xF8	; 248
     37c:	8e 2f       	mov	r24, r30
     37e:	90 e0       	ldi	r25, 0x00	; 0
     380:	89 35       	cpi	r24, 0x59	; 89
     382:	91 05       	cpc	r25, r1
     384:	08 f0       	brcs	.+2      	; 0x388 <__vector_17+0x2c>
     386:	7d c0       	rjmp	.+250    	; 0x482 <__stack+0x23>
     388:	fc 01       	movw	r30, r24
     38a:	ed 5e       	subi	r30, 0xED	; 237
     38c:	ff 4f       	sbci	r31, 0xFF	; 255
     38e:	09 94       	ijmp
//																		*
#ifdef Master_MODE
//----------------------------------------------------------------------*
case TWI_START:	 	 // 0х08 состояние START отправленно				* 	
case TWI_Master_ReSTART:// 0х10 состояние повторный START отправленно	*
	i2cSendByteI(i2cDeviceAddrRW);// отправляем АДРЕС SLAVE				*
     390:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <i2cDeviceAddrRW>
     394:	83 b9       	out	0x03, r24	; 3
     396:	85 e8       	ldi	r24, 0x85	; 133
     398:	86 bf       	out	0x36, r24	; 54
break; 				// выход из прерывания								*
     39a:	73 c0       	rjmp	.+230    	; 0x482 <__stack+0x23>
//																		*
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*
//	Master передал SLAVE'у АДРЕС+W. Slave передал ГОТОВНОСТЬ К ПРИЕМУ 	*
//----------------------------------------------------------------------*
case TWI_MTX_ADR_ACK: // 0х18 Получено подтверждение адреса				*
	i2cCurrentIndex=0; // Обнуляем текущий индекс отправляемого байта	*
     39c:	10 92 2b 01 	sts	0x012B, r1	; 0x80012b <i2cCurrentIndex>
//======================================================================*
//	Master передал ДАННЫЕ, Slave готов к ПРИЕМУ СЛЕДУЮЩЕГО БАЙТА		*
//----------------------------------------------------------------------*
case TWI_MTX_DATA_ACK:// 0х28 Slave ГОТОВ к ПРИЕМУ ДАННЫХ				*
	// ПРОВЕРЯЕМ наличие байтов для ОТПРАВКИ							* 
	if (i2cCurrentIndex<i2cMasterSendPlan) 							//	*
     3a0:	90 91 2b 01 	lds	r25, 0x012B	; 0x80012b <i2cCurrentIndex>
     3a4:	80 91 15 01 	lds	r24, 0x0115	; 0x800115 <i2cMasterSendPlan>
     3a8:	98 17       	cp	r25, r24
     3aa:	70 f4       	brcc	.+28     	; 0x3c8 <__vector_17+0x6c>
	{																//	*
		i2cSendByteI(i2cMasterBuf[i2cCurrentIndex++]);// Загружаем БАЙТ	*
     3ac:	e0 91 2b 01 	lds	r30, 0x012B	; 0x80012b <i2cCurrentIndex>
     3b0:	81 e0       	ldi	r24, 0x01	; 1
     3b2:	8e 0f       	add	r24, r30
     3b4:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <i2cCurrentIndex>
     3b8:	f0 e0       	ldi	r31, 0x00	; 0
     3ba:	e9 5e       	subi	r30, 0xE9	; 233
     3bc:	fe 4f       	sbci	r31, 0xFE	; 254
     3be:	80 81       	ld	r24, Z
     3c0:	83 b9       	out	0x03, r24	; 3
     3c2:	85 e8       	ldi	r24, 0x85	; 133
     3c4:	86 bf       	out	0x36, r24	; 54
     3c6:	5d c0       	rjmp	.+186    	; 0x482 <__stack+0x23>
	}											  // и отправляем		*
	else															//	*
	{																//	*
		// все байт переданы											*
		// Теперь Проверяем необходимость приема данных					*
		if (!(i2cMasterReceivePlan))								//	*
     3c8:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__data_end>
     3cc:	81 11       	cpse	r24, r1
     3ce:	05 c0       	rjmp	.+10     	; 0x3da <__vector_17+0x7e>
		{															//	*
		// Принимать ничего не требуется								*
		#ifdef Slave_MODE											//	*
		i2cSendStopSlaveI();;// отправляем СТОП с дальнейшим приемом АДРЕС
		#else														//	*
		i2cSendStopI();		// отправляем СТОП							*
     3d0:	85 e9       	ldi	r24, 0x95	; 149
     3d2:	86 bf       	out	0x36, r24	; 54
		#endif														//	*
		I2Cstate=I2C_IDLE;	// флаг шины выставляем в ожидании			*
     3d4:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <I2Cstate>
     3d8:	54 c0       	rjmp	.+168    	; 0x482 <__stack+0x23>
		}															//	*
		else														//	*
		{															//	*
		// Нам необходимо принять байты									*
		i2cDeviceAddrRW|=1; // Редактируем адрес на чтение				*
     3da:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <i2cDeviceAddrRW>
     3de:	81 60       	ori	r24, 0x01	; 1
     3e0:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <i2cDeviceAddrRW>
		i2cSendStartI();	// Отправляем ПОВТОРНЫЙ СТАРТ				*
     3e4:	85 ea       	ldi	r24, 0xA5	; 165
     3e6:	86 bf       	out	0x36, r24	; 54
     3e8:	4c c0       	rjmp	.+152    	; 0x482 <__stack+0x23>
//======================================================================*
//	Master передал АДРЕС-ЧТЕНИЕ. Slave передал ГОТОВНОСТЬ К ПЕРЕДАЧИ 	*
//----------------------------------------------------------------------*
case TWI_MRX_ADR_ACK:  //0х40 Slave выдал ПОДТВЕРЖДЕНИЕ на				* 
					   //	  принятый АДРЕС+R							*
	i2cCurrentIndex=0;	// Текущий адрес принимаемого байта				*
     3ea:	10 92 2b 01 	sts	0x012B, r1	; 0x80012b <i2cCurrentIndex>
	// Проверяем что делать дальше										*
	switch(i2cMasterReceivePlan)									//	*
     3ee:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__data_end>
     3f2:	88 23       	and	r24, r24
     3f4:	19 f0       	breq	.+6      	; 0x3fc <__vector_17+0xa0>
     3f6:	81 30       	cpi	r24, 0x01	; 1
     3f8:	31 f0       	breq	.+12     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     3fa:	08 c0       	rjmp	.+16     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
	{																//	*
	case 0: 														//	*
			#ifdef Slave_MODE										//	*
			i2cSendStopSlaveI();	// отправляем СТОП с приемом АДРЕС	*
			#else													//	*
			i2cSendStopI();		// отправляем СТОП						*
     3fc:	85 e9       	ldi	r24, 0x95	; 149
     3fe:	86 bf       	out	0x36, r24	; 54
			#endif													//	*
			I2Cstate=I2C_IDLE;	// флаг шины выставляем в ожидании		*
     400:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <I2Cstate>
			break;													//	*
     404:	3e c0       	rjmp	.+124    	; 0x482 <__stack+0x23>
	case 1:	i2cSendNAskI();// Master запросит только 1 байт				*
     406:	85 e8       	ldi	r24, 0x85	; 133
     408:	86 bf       	out	0x36, r24	; 54
			break;													//	*
     40a:	3b c0       	rjmp	.+118    	; 0x482 <__stack+0x23>
	default: i2cSendAskI(); // Master запросит при приеме СЛЕДУЮЩИЙ БАЙТ*
     40c:	85 ec       	ldi	r24, 0xC5	; 197
     40e:	86 bf       	out	0x36, r24	; 54
			break;													//	*
     410:	38 c0       	rjmp	.+112    	; 0x482 <__stack+0x23>
break;  // выход из прерывания											*
//======================================================================*
//	Master принял ДАННЫЕ и отравил запрос SLAVE на ПЕРЕДАЧУ СЛЕД. БАЙТА	* 
//----------------------------------------------------------------------*
case TWI_MRX_DATA_ACK: //0х50 Мастер отправил запрос на СЛЕД. ПЕРЕДАЧ 	*
	i2cMasterBuf[i2cCurrentIndex++]=TWDR; // Копируем ДАННЫЕ			*
     412:	e0 91 2b 01 	lds	r30, 0x012B	; 0x80012b <i2cCurrentIndex>
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	8e 0f       	add	r24, r30
     41a:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <i2cCurrentIndex>
     41e:	f0 e0       	ldi	r31, 0x00	; 0
     420:	83 b1       	in	r24, 0x03	; 3
     422:	e9 5e       	subi	r30, 0xE9	; 233
     424:	fe 4f       	sbci	r31, 0xFE	; 254
     426:	80 83       	st	Z, r24
	// ПРоверка на принятие последнего БАЙТ ПОСЛЕДНИЙ					*
	if (i2cCurrentIndex<i2cMasterReceivePlan-1)						//	*
     428:	20 91 2b 01 	lds	r18, 0x012B	; 0x80012b <i2cCurrentIndex>
     42c:	80 91 14 01 	lds	r24, 0x0114	; 0x800114 <__data_end>
     430:	30 e0       	ldi	r19, 0x00	; 0
     432:	90 e0       	ldi	r25, 0x00	; 0
     434:	01 97       	sbiw	r24, 0x01	; 1
     436:	28 17       	cp	r18, r24
     438:	39 07       	cpc	r19, r25
     43a:	1c f4       	brge	.+6      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
	// Это не последний ПРИНИМАЕМЫЙ БАЙТ								*
	i2cSendAskI(); // Master запросит при приеме СЛЕДУЮЩИЙ БАЙТ			*
     43c:	85 ec       	ldi	r24, 0xC5	; 197
     43e:	86 bf       	out	0x36, r24	; 54
     440:	20 c0       	rjmp	.+64     	; 0x482 <__stack+0x23>
	else															//	*
	// Это последний принятый быйт									//	*
	i2cSendNAskI();// Master не отправит подтверждение на следующий БАЙТ*
     442:	85 e8       	ldi	r24, 0x85	; 133
     444:	86 bf       	out	0x36, r24	; 54
     446:	1d c0       	rjmp	.+58     	; 0x482 <__stack+0x23>
//----------------------------------------------------------------------*
case TWI_MRX_DATA_NACK: // 0х58 Получен последний байт данных 			*
						//      от ведомого устройства, 				*
						//		МАСТЕР НЕ отправил ПОДТВЕРЖДЕНИЕ 		*
						//												*
	i2cMasterBuf[i2cCurrentIndex++]=TWDR; // копируем последний			*
     448:	e0 91 2b 01 	lds	r30, 0x012B	; 0x80012b <i2cCurrentIndex>
     44c:	81 e0       	ldi	r24, 0x01	; 1
     44e:	8e 0f       	add	r24, r30
     450:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <i2cCurrentIndex>
     454:	f0 e0       	ldi	r31, 0x00	; 0
     456:	83 b1       	in	r24, 0x03	; 3
     458:	e9 5e       	subi	r30, 0xE9	; 233
     45a:	fe 4f       	sbci	r31, 0xFE	; 254
     45c:	80 83       	st	Z, r24
						//		байт в приемный буфер					*
	i2cMasterReceivePlan=0;	// Все данные переданны, Отправлять нечего	*
     45e:	10 92 14 01 	sts	0x0114, r1	; 0x800114 <__data_end>
//----------------------------------------------------------------------* 
case TWI_MTX_ADR_NACK: //0х20 Подтверждение АДРЕСа на ЗАПИСЬ Не Получено*
	#ifdef Slave_MODE												//	*
	i2cSendStopSlaveI();	// отправляем СТОП с приемом АДРЕС				*
	#else															//	*
	i2cSendStopI();		// отправляем СТОП								*
     462:	85 e9       	ldi	r24, 0x95	; 149
     464:	86 bf       	out	0x36, r24	; 54
	#endif															//	*
	I2Cstate=I2C_IDLE; // СОСТОЯНИЕ АВТОМАТА в ОЖИДАНИЕ					*
     466:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <I2Cstate>
break; // выход из прерывания											*
     46a:	0b c0       	rjmp	.+22     	; 0x482 <__stack+0x23>
//***********************************************************************
//***********************************************************************
//	Потеря арбитража													*
//----------------------------------------------------------------------* 
case TWI_MTX_ARB_LOST:												//	*
	TWCR=(1<<TWINT)|(1<<TWSTA)|(TWCR&TWCR_CMD_MASK);				//	*
     46c:	86 b7       	in	r24, 0x36	; 54
     46e:	8f 70       	andi	r24, 0x0F	; 15
     470:	80 6a       	ori	r24, 0xA0	; 160
     472:	86 bf       	out	0x36, r24	; 54
	I2Cstate=I2C_IDLE; // СОСТОЯНИЕ АВТОМАТА в ОЖИДАНИЕ					*
     474:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <I2Cstate>
break;  // выход из прерывания											*
     478:	04 c0       	rjmp	.+8      	; 0x482 <__stack+0x23>
case TWI_NO_STATE:  // 0xF8 неопределенное состояние; TWINT = “0”		*
break;																//	*
//----------------------------------------------------------------------*
case  TWI_BUS_ERROR:	// 	0x00 ошибка на шине из-за 					*
						//	некоректного расположения СТАРТ или СТОП	*
	i2cSendStopI();		//	ОТПРАВИЛИ СТОП								*
     47a:	85 e9       	ldi	r24, 0x95	; 149
     47c:	86 bf       	out	0x36, r24	; 54
	I2Cstate=I2C_IDLE;	// 	Состояние ФЛАГа автомата в ОЖИДАНИИ			*
     47e:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <I2Cstate>
break;																//	*
//***********************************************************************
}	//	Конец Case														*
}	//	конец прерывания TWI											*
     482:	ff 91       	pop	r31
     484:	ef 91       	pop	r30
     486:	bf 91       	pop	r27
     488:	af 91       	pop	r26
     48a:	9f 91       	pop	r25
     48c:	8f 91       	pop	r24
     48e:	3f 91       	pop	r19
     490:	2f 91       	pop	r18
     492:	0f 90       	pop	r0
     494:	0f be       	out	0x3f, r0	; 63
     496:	0f 90       	pop	r0
     498:	1f 90       	pop	r1
     49a:	18 95       	reti

0000049c <__vector_11>:
			break;
	}		
}

ISR(USART_RXC_vect)
{
     49c:	1f 92       	push	r1
     49e:	0f 92       	push	r0
     4a0:	0f b6       	in	r0, 0x3f	; 63
     4a2:	0f 92       	push	r0
     4a4:	11 24       	eor	r1, r1
     4a6:	8f 93       	push	r24
     4a8:	9f 93       	push	r25
     4aa:	ef 93       	push	r30
     4ac:	ff 93       	push	r31
	char bf= UDR;
     4ae:	9c b1       	in	r25, 0x0c	; 12
	buffer[IDX]=bf;
     4b0:	e0 91 47 01 	lds	r30, 0x0147	; 0x800147 <IDX>
     4b4:	f0 e0       	ldi	r31, 0x00	; 0
     4b6:	e7 5b       	subi	r30, 0xB7	; 183
     4b8:	fe 4f       	sbci	r31, 0xFE	; 254
     4ba:	90 83       	st	Z, r25
	IDX++;
     4bc:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <IDX>
     4c0:	8f 5f       	subi	r24, 0xFF	; 255
     4c2:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <IDX>
	if (bf == ';' || IDX >= LEN)
     4c6:	9b 33       	cpi	r25, 0x3B	; 59
     4c8:	21 f0       	breq	.+8      	; 0x4d2 <__vector_11+0x36>
     4ca:	80 91 47 01 	lds	r24, 0x0147	; 0x800147 <IDX>
     4ce:	80 31       	cpi	r24, 0x10	; 16
     4d0:	28 f0       	brcs	.+10     	; 0x4dc <__vector_11+0x40>
	{
		IDX=0;
     4d2:	10 92 47 01 	sts	0x0147, r1	; 0x800147 <IDX>
		done=1;
     4d6:	81 e0       	ldi	r24, 0x01	; 1
     4d8:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <done>
	}
}
     4dc:	ff 91       	pop	r31
     4de:	ef 91       	pop	r30
     4e0:	9f 91       	pop	r25
     4e2:	8f 91       	pop	r24
     4e4:	0f 90       	pop	r0
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	0f 90       	pop	r0
     4ea:	1f 90       	pop	r1
     4ec:	18 95       	reti

000004ee <counter_init>:
		OCR1AH = 0x30;
		OCR1AL = 0xD4;
		TCCR1B |= (1<<CS11);
#endif
		//счетчик ШИМ
		TCCR2 |= (1<<WGM21)|(1<<CS22);
     4ee:	85 b5       	in	r24, 0x25	; 37
     4f0:	8c 60       	ori	r24, 0x0C	; 12
     4f2:	85 bd       	out	0x25, r24	; 37
		TIMSK |= (1<<OCIE2);
     4f4:	89 b7       	in	r24, 0x39	; 57
     4f6:	80 68       	ori	r24, 0x80	; 128
     4f8:	89 bf       	out	0x39, r24	; 57
		OCR2 = 0x30;//частота динамической индюиации, чем больше число тем медленней
     4fa:	80 e3       	ldi	r24, 0x30	; 48
     4fc:	83 bd       	out	0x23, r24	; 35
     4fe:	08 95       	ret

00000500 <indicators_init>:
}
void indicators_init()
{
	DDRD |= (1<<7)|(1<<6)|(1<<5)|(1<<4)|(1<<2)|(1<<3); //настройка анодных и катодных выходов
     500:	81 b3       	in	r24, 0x11	; 17
     502:	8c 6f       	ori	r24, 0xFC	; 252
     504:	81 bb       	out	0x11, r24	; 17
	PORTD = 0;
     506:	12 ba       	out	0x12, r1	; 18
	DDRB = 0xFF; //весь порт на выход
     508:	8f ef       	ldi	r24, 0xFF	; 255
     50a:	87 bb       	out	0x17, r24	; 23
	PORTB = 0;
     50c:	18 ba       	out	0x18, r1	; 24
     50e:	08 95       	ret

00000510 <next_anod>:
}
void next_anod()
{
	PORTD &= ~(1<<(anod+3));
     510:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
     514:	32 b3       	in	r19, 0x12	; 18
     516:	2d 5f       	subi	r18, 0xFD	; 253
     518:	81 e0       	ldi	r24, 0x01	; 1
     51a:	90 e0       	ldi	r25, 0x00	; 0
     51c:	02 c0       	rjmp	.+4      	; 0x522 <next_anod+0x12>
     51e:	88 0f       	add	r24, r24
     520:	99 1f       	adc	r25, r25
     522:	2a 95       	dec	r18
     524:	e2 f7       	brpl	.-8      	; 0x51e <next_anod+0xe>
     526:	80 95       	com	r24
     528:	90 95       	com	r25
     52a:	83 23       	and	r24, r19
     52c:	82 bb       	out	0x12, r24	; 18
	PORTB = 0;
     52e:	18 ba       	out	0x18, r1	; 24
	//_delay_ms(100);
	PORTD &= ~((1<<2)|(1<<3));	
     530:	82 b3       	in	r24, 0x12	; 18
     532:	83 7f       	andi	r24, 0xF3	; 243
     534:	82 bb       	out	0x12, r24	; 18
	if(anod<4)
     536:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     53a:	84 30       	cpi	r24, 0x04	; 4
     53c:	30 f4       	brcc	.+12     	; 0x54a <next_anod+0x3a>
	{
		anod++;
     53e:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     542:	8f 5f       	subi	r24, 0xFF	; 255
     544:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_start>
     548:	03 c0       	rjmp	.+6      	; 0x550 <next_anod+0x40>
	}
	else
		anod = 1;	
     54a:	81 e0       	ldi	r24, 0x01	; 1
     54c:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_start>
	PORTD |= (1<<(anod+3));
     550:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
     554:	32 b3       	in	r19, 0x12	; 18
     556:	2d 5f       	subi	r18, 0xFD	; 253
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	02 c0       	rjmp	.+4      	; 0x562 <next_anod+0x52>
     55e:	88 0f       	add	r24, r24
     560:	99 1f       	adc	r25, r25
     562:	2a 95       	dec	r18
     564:	e2 f7       	brpl	.-8      	; 0x55e <next_anod+0x4e>
     566:	83 2b       	or	r24, r19
     568:	82 bb       	out	0x12, r24	; 18
     56a:	08 95       	ret

0000056c <catod>:
}
void catod(uint8_t number)
{
	switch(number)
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	8a 30       	cpi	r24, 0x0A	; 10
     570:	91 05       	cpc	r25, r1
     572:	00 f5       	brcc	.+64     	; 0x5b4 <catod+0x48>
     574:	fc 01       	movw	r30, r24
     576:	e4 59       	subi	r30, 0x94	; 148
     578:	ff 4f       	sbci	r31, 0xFF	; 255
     57a:	09 94       	ijmp
	{
		case 0:
			//PORTD &= ~(1<<3);
			PORTD |= (1<<3);
     57c:	93 9a       	sbi	0x12, 3	; 18
			break;
     57e:	08 95       	ret
		case 1:
			PORTB = 1;
     580:	81 e0       	ldi	r24, 0x01	; 1
     582:	88 bb       	out	0x18, r24	; 24
			break;
     584:	08 95       	ret
		case 2:
			PORTB = 2;
     586:	82 e0       	ldi	r24, 0x02	; 2
     588:	88 bb       	out	0x18, r24	; 24
			break;
     58a:	08 95       	ret
		case 3:
			PORTB = 4;
     58c:	84 e0       	ldi	r24, 0x04	; 4
     58e:	88 bb       	out	0x18, r24	; 24
			break;
     590:	08 95       	ret
		case 4:
			PORTB = 8;
     592:	88 e0       	ldi	r24, 0x08	; 8
     594:	88 bb       	out	0x18, r24	; 24
			break;
     596:	08 95       	ret
		case 5:
			PORTB = 16;
     598:	80 e1       	ldi	r24, 0x10	; 16
     59a:	88 bb       	out	0x18, r24	; 24
			break;
     59c:	08 95       	ret
		case 6:
			PORTB = 32;
     59e:	80 e2       	ldi	r24, 0x20	; 32
     5a0:	88 bb       	out	0x18, r24	; 24
			break;
     5a2:	08 95       	ret
		case 7:
			PORTB = 64;
     5a4:	80 e4       	ldi	r24, 0x40	; 64
     5a6:	88 bb       	out	0x18, r24	; 24
			break;
     5a8:	08 95       	ret
		case 8:
			PORTB = 128;
     5aa:	80 e8       	ldi	r24, 0x80	; 128
     5ac:	88 bb       	out	0x18, r24	; 24
			break;
     5ae:	08 95       	ret
		case 9:
			//PORTD &= ~(1<<2);
			PORTD |= (1<<2);
     5b0:	92 9a       	sbi	0x12, 2	; 18
			break;
     5b2:	08 95       	ret
		default:
			//PORTD &= ~(1<<3);
			//при ошибке выводить 0
			PORTD |= (1<<3);
     5b4:	93 9a       	sbi	0x12, 3	; 18
     5b6:	08 95       	ret

000005b8 <__vector_3>:
	}
}
#endif

ISR (TIMER2_COMP_vect)
{
     5b8:	1f 92       	push	r1
     5ba:	0f 92       	push	r0
     5bc:	0f b6       	in	r0, 0x3f	; 63
     5be:	0f 92       	push	r0
     5c0:	11 24       	eor	r1, r1
     5c2:	2f 93       	push	r18
     5c4:	3f 93       	push	r19
     5c6:	4f 93       	push	r20
     5c8:	5f 93       	push	r21
     5ca:	6f 93       	push	r22
     5cc:	7f 93       	push	r23
     5ce:	8f 93       	push	r24
     5d0:	9f 93       	push	r25
     5d2:	af 93       	push	r26
     5d4:	bf 93       	push	r27
     5d6:	ef 93       	push	r30
     5d8:	ff 93       	push	r31
	next_anod();
     5da:	9a df       	rcall	.-204    	; 0x510 <next_anod>
	switch(anod)
     5dc:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     5e0:	82 30       	cpi	r24, 0x02	; 2
     5e2:	f9 f0       	breq	.+62     	; 0x622 <__vector_3+0x6a>
     5e4:	18 f4       	brcc	.+6      	; 0x5ec <__vector_3+0x34>
     5e6:	81 30       	cpi	r24, 0x01	; 1
     5e8:	39 f0       	breq	.+14     	; 0x5f8 <__vector_3+0x40>
     5ea:	56 c0       	rjmp	.+172    	; 0x698 <__vector_3+0xe0>
     5ec:	83 30       	cpi	r24, 0x03	; 3
     5ee:	71 f1       	breq	.+92     	; 0x64c <__vector_3+0x94>
     5f0:	84 30       	cpi	r24, 0x04	; 4
     5f2:	09 f4       	brne	.+2      	; 0x5f6 <__vector_3+0x3e>
     5f4:	42 c0       	rjmp	.+132    	; 0x67a <__vector_3+0xc2>
     5f6:	50 c0       	rjmp	.+160    	; 0x698 <__vector_3+0xe0>
	{
		case 1:
			catod((display%60)%10);
     5f8:	60 91 30 01 	lds	r22, 0x0130	; 0x800130 <display>
     5fc:	70 91 31 01 	lds	r23, 0x0131	; 0x800131 <display+0x1>
     600:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <display+0x2>
     604:	90 91 33 01 	lds	r25, 0x0133	; 0x800133 <display+0x3>
     608:	2c e3       	ldi	r18, 0x3C	; 60
     60a:	30 e0       	ldi	r19, 0x00	; 0
     60c:	40 e0       	ldi	r20, 0x00	; 0
     60e:	50 e0       	ldi	r21, 0x00	; 0
     610:	e2 d6       	rcall	.+3524   	; 0x13d6 <__udivmodsi4>
     612:	2a e0       	ldi	r18, 0x0A	; 10
     614:	30 e0       	ldi	r19, 0x00	; 0
     616:	40 e0       	ldi	r20, 0x00	; 0
     618:	50 e0       	ldi	r21, 0x00	; 0
     61a:	dd d6       	rcall	.+3514   	; 0x13d6 <__udivmodsi4>
     61c:	86 2f       	mov	r24, r22
     61e:	a6 df       	rcall	.-180    	; 0x56c <catod>
			break;
     620:	3b c0       	rjmp	.+118    	; 0x698 <__vector_3+0xe0>
		case 2:
			catod((display%60)/10);
     622:	60 91 30 01 	lds	r22, 0x0130	; 0x800130 <display>
     626:	70 91 31 01 	lds	r23, 0x0131	; 0x800131 <display+0x1>
     62a:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <display+0x2>
     62e:	90 91 33 01 	lds	r25, 0x0133	; 0x800133 <display+0x3>
     632:	2c e3       	ldi	r18, 0x3C	; 60
     634:	30 e0       	ldi	r19, 0x00	; 0
     636:	40 e0       	ldi	r20, 0x00	; 0
     638:	50 e0       	ldi	r21, 0x00	; 0
     63a:	cd d6       	rcall	.+3482   	; 0x13d6 <__udivmodsi4>
     63c:	2a e0       	ldi	r18, 0x0A	; 10
     63e:	30 e0       	ldi	r19, 0x00	; 0
     640:	40 e0       	ldi	r20, 0x00	; 0
     642:	50 e0       	ldi	r21, 0x00	; 0
     644:	c8 d6       	rcall	.+3472   	; 0x13d6 <__udivmodsi4>
     646:	82 2f       	mov	r24, r18
     648:	91 df       	rcall	.-222    	; 0x56c <catod>
			break;
     64a:	26 c0       	rjmp	.+76     	; 0x698 <__vector_3+0xe0>
		case 3:
			catod((display/60)%10);
     64c:	60 91 30 01 	lds	r22, 0x0130	; 0x800130 <display>
     650:	70 91 31 01 	lds	r23, 0x0131	; 0x800131 <display+0x1>
     654:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <display+0x2>
     658:	90 91 33 01 	lds	r25, 0x0133	; 0x800133 <display+0x3>
     65c:	2c e3       	ldi	r18, 0x3C	; 60
     65e:	30 e0       	ldi	r19, 0x00	; 0
     660:	40 e0       	ldi	r20, 0x00	; 0
     662:	50 e0       	ldi	r21, 0x00	; 0
     664:	b8 d6       	rcall	.+3440   	; 0x13d6 <__udivmodsi4>
     666:	ca 01       	movw	r24, r20
     668:	b9 01       	movw	r22, r18
     66a:	2a e0       	ldi	r18, 0x0A	; 10
     66c:	30 e0       	ldi	r19, 0x00	; 0
     66e:	40 e0       	ldi	r20, 0x00	; 0
     670:	50 e0       	ldi	r21, 0x00	; 0
     672:	b1 d6       	rcall	.+3426   	; 0x13d6 <__udivmodsi4>
     674:	86 2f       	mov	r24, r22
     676:	7a df       	rcall	.-268    	; 0x56c <catod>
			break;
     678:	0f c0       	rjmp	.+30     	; 0x698 <__vector_3+0xe0>
		case 4:
			catod((display/60)/10);
     67a:	60 91 30 01 	lds	r22, 0x0130	; 0x800130 <display>
     67e:	70 91 31 01 	lds	r23, 0x0131	; 0x800131 <display+0x1>
     682:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <display+0x2>
     686:	90 91 33 01 	lds	r25, 0x0133	; 0x800133 <display+0x3>
     68a:	28 e5       	ldi	r18, 0x58	; 88
     68c:	32 e0       	ldi	r19, 0x02	; 2
     68e:	40 e0       	ldi	r20, 0x00	; 0
     690:	50 e0       	ldi	r21, 0x00	; 0
     692:	a1 d6       	rcall	.+3394   	; 0x13d6 <__udivmodsi4>
     694:	82 2f       	mov	r24, r18
     696:	6a df       	rcall	.-300    	; 0x56c <catod>
			break;
	}		
}
     698:	ff 91       	pop	r31
     69a:	ef 91       	pop	r30
     69c:	bf 91       	pop	r27
     69e:	af 91       	pop	r26
     6a0:	9f 91       	pop	r25
     6a2:	8f 91       	pop	r24
     6a4:	7f 91       	pop	r23
     6a6:	6f 91       	pop	r22
     6a8:	5f 91       	pop	r21
     6aa:	4f 91       	pop	r20
     6ac:	3f 91       	pop	r19
     6ae:	2f 91       	pop	r18
     6b0:	0f 90       	pop	r0
     6b2:	0f be       	out	0x3f, r0	; 63
     6b4:	0f 90       	pop	r0
     6b6:	1f 90       	pop	r1
     6b8:	18 95       	reti

000006ba <anti_catod>:
			break;
	}
}

void anti_catod()
{
     6ba:	cf 93       	push	r28
     6bc:	df 93       	push	r29
	cli();
     6be:	f8 94       	cli
     6c0:	d4 e0       	ldi	r29, 0x04	; 4
	for(uint8_t a=0;a<4;a++)
	{
		next_anod();
     6c2:	26 df       	rcall	.-436    	; 0x510 <next_anod>
		for(uint8_t i=0;i<10;i++)
     6c4:	c0 e0       	ldi	r28, 0x00	; 0
		{
			catod(i);
     6c6:	8c 2f       	mov	r24, r28
     6c8:	51 df       	rcall	.-350    	; 0x56c <catod>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6ca:	87 ea       	ldi	r24, 0xA7	; 167
     6cc:	91 e6       	ldi	r25, 0x61	; 97
     6ce:	01 97       	sbiw	r24, 0x01	; 1
     6d0:	f1 f7       	brne	.-4      	; 0x6ce <anti_catod+0x14>
     6d2:	00 c0       	rjmp	.+0      	; 0x6d4 <anti_catod+0x1a>
     6d4:	00 00       	nop
{
	cli();
	for(uint8_t a=0;a<4;a++)
	{
		next_anod();
		for(uint8_t i=0;i<10;i++)
     6d6:	cf 5f       	subi	r28, 0xFF	; 255
     6d8:	ca 30       	cpi	r28, 0x0A	; 10
     6da:	a9 f7       	brne	.-22     	; 0x6c6 <anti_catod+0xc>
     6dc:	d1 50       	subi	r29, 0x01	; 1
}

void anti_catod()
{
	cli();
	for(uint8_t a=0;a<4;a++)
     6de:	89 f7       	brne	.-30     	; 0x6c2 <anti_catod+0x8>
		{
			catod(i);
			_delay_ms(100);
		}
	}
	sei();
     6e0:	78 94       	sei
}
     6e2:	df 91       	pop	r29
     6e4:	cf 91       	pop	r28
     6e6:	08 95       	ret

000006e8 <main>:
int main(void)
{
	char* string;
	string = malloc(80);
		
	UART_Init();
     6e8:	47 d6       	rcall	.+3214   	; 0x1378 <UART_Init>
	UART_Send_Str("Starting...\n\r");
     6ea:	81 e6       	ldi	r24, 0x61	; 97
     6ec:	90 e0       	ldi	r25, 0x00	; 0
     6ee:	51 d6       	rcall	.+3234   	; 0x1392 <UART_Send_Str>
	i2cInit();
     6f0:	d3 dd       	rcall	.-1114   	; 0x298 <i2cInit>
	indicators_init();
     6f2:	06 df       	rcall	.-500    	; 0x500 <indicators_init>
	counter_init();
     6f4:	fc de       	rcall	.-520    	; 0x4ee <counter_init>
	UART_Send_Str("Only DS MODE!\n\r");
	rtc_init();
#endif

#ifdef ALL
	UART_Send_Str("ANY MODE!\n\r");
     6f6:	8f e6       	ldi	r24, 0x6F	; 111
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	4b d6       	rcall	.+3222   	; 0x1392 <UART_Send_Str>
	FM__init();
     6fc:	69 d1       	rcall	.+722    	; 0x9d0 <FM__init>
	uint16_t temp = SEEK_FOR_RDS();//сканирование FM диапазона и посик самой сильной станции с RDS
     6fe:	97 d3       	rcall	.+1838   	; 0xe2e <SEEK_FOR_RDS>
	FM_setFrequency(temp);//настройка модуля на найденную станцию
     700:	13 d3       	rcall	.+1574   	; 0xd28 <FM_setFrequency>
	
	old_time = FM_setTime(old_time); //получение времени с RDS
     702:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <old_time>
     706:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <old_time+0x1>
     70a:	67 d1       	rcall	.+718    	; 0x9da <FM_setTime>
     70c:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <old_time+0x1>
     710:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <old_time>
	rtc_get_time_s(&hour,&min,&sec);
     714:	4b e5       	ldi	r20, 0x5B	; 91
     716:	51 e0       	ldi	r21, 0x01	; 1
     718:	6a e5       	ldi	r22, 0x5A	; 90
     71a:	71 e0       	ldi	r23, 0x01	; 1
     71c:	89 e5       	ldi	r24, 0x59	; 89
     71e:	91 e0       	ldi	r25, 0x01	; 1
     720:	2d dd       	rcall	.-1446   	; 0x17c <rtc_get_time_s>
	if(old_time!=(hour*60 + min))
     722:	20 91 59 01 	lds	r18, 0x0159	; 0x800159 <hour>
     726:	80 91 5a 01 	lds	r24, 0x015A	; 0x80015a <min>
     72a:	90 e0       	ldi	r25, 0x00	; 0
     72c:	3c e3       	ldi	r19, 0x3C	; 60
     72e:	23 9f       	mul	r18, r19
     730:	80 0d       	add	r24, r0
     732:	91 1d       	adc	r25, r1
     734:	11 24       	eor	r1, r1
     736:	20 91 2e 01 	lds	r18, 0x012E	; 0x80012e <old_time>
     73a:	30 91 2f 01 	lds	r19, 0x012F	; 0x80012f <old_time+0x1>
     73e:	82 17       	cp	r24, r18
     740:	93 07       	cpc	r25, r19
     742:	49 f1       	breq	.+82     	; 0x796 <main+0xae>
	{
		UART_Send_Str("Calibrate time!");
     744:	8b e7       	ldi	r24, 0x7B	; 123
     746:	90 e0       	ldi	r25, 0x00	; 0
     748:	24 d6       	rcall	.+3144   	; 0x1392 <UART_Send_Str>
		rtc_set_time_s(old_time/60, old_time%60, 0);
     74a:	40 91 2e 01 	lds	r20, 0x012E	; 0x80012e <old_time>
     74e:	50 91 2f 01 	lds	r21, 0x012F	; 0x80012f <old_time+0x1>
     752:	9a 01       	movw	r18, r20
     754:	a9 e8       	ldi	r26, 0x89	; 137
     756:	b8 e8       	ldi	r27, 0x88	; 136
     758:	7c d6       	rcall	.+3320   	; 0x1452 <__umulhisi3>
     75a:	96 95       	lsr	r25
     75c:	87 95       	ror	r24
     75e:	92 95       	swap	r25
     760:	82 95       	swap	r24
     762:	8f 70       	andi	r24, 0x0F	; 15
     764:	89 27       	eor	r24, r25
     766:	9f 70       	andi	r25, 0x0F	; 15
     768:	89 27       	eor	r24, r25
     76a:	6c e3       	ldi	r22, 0x3C	; 60
     76c:	68 9f       	mul	r22, r24
     76e:	90 01       	movw	r18, r0
     770:	69 9f       	mul	r22, r25
     772:	30 0d       	add	r19, r0
     774:	11 24       	eor	r1, r1
     776:	fa 01       	movw	r30, r20
     778:	e2 1b       	sub	r30, r18
     77a:	f3 0b       	sbc	r31, r19
     77c:	9a 01       	movw	r18, r20
     77e:	69 d6       	rcall	.+3282   	; 0x1452 <__umulhisi3>
     780:	96 95       	lsr	r25
     782:	87 95       	ror	r24
     784:	92 95       	swap	r25
     786:	82 95       	swap	r24
     788:	8f 70       	andi	r24, 0x0F	; 15
     78a:	89 27       	eor	r24, r25
     78c:	9f 70       	andi	r25, 0x0F	; 15
     78e:	89 27       	eor	r24, r25
     790:	40 e0       	ldi	r20, 0x00	; 0
     792:	6e 2f       	mov	r22, r30
     794:	39 dd       	rcall	.-1422   	; 0x208 <rtc_set_time_s>
	}
#endif

	IDX=0;
     796:	10 92 47 01 	sts	0x0147, r1	; 0x800147 <IDX>
	done=0;
     79a:	10 92 48 01 	sts	0x0148, r1	; 0x800148 <done>
	sei();
     79e:	78 94       	sei
	
	UART_Send_Str("Init complite...\n\r");
     7a0:	8b e8       	ldi	r24, 0x8B	; 139
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	f6 d5       	rcall	.+3052   	; 0x1392 <UART_Send_Str>

	while(1)
	{
		if(done)
		{//при приеме времени с uart
			hour = (buffer[0]-48)*10+(buffer[1]-48);
     7a6:	c9 e4       	ldi	r28, 0x49	; 73
     7a8:	d1 e0       	ldi	r29, 0x01	; 1
#ifdef ALL
		rtc_get_time_s(&hour,&min,&sec);
		_delay_ms(50);
		if(sec != sec1)
		{
			display = hour*60 + min;
     7aa:	1c e3       	ldi	r17, 0x3C	; 60
	
	UART_Send_Str("Init complite...\n\r");

	while(1)
	{
		if(done)
     7ac:	80 91 48 01 	lds	r24, 0x0148	; 0x800148 <done>
     7b0:	88 23       	and	r24, r24
     7b2:	09 f4       	brne	.+2      	; 0x7b6 <main+0xce>
     7b4:	46 c0       	rjmp	.+140    	; 0x842 <main+0x15a>
		{//при приеме времени с uart
			hour = (buffer[0]-48)*10+(buffer[1]-48);
     7b6:	88 81       	ld	r24, Y
     7b8:	88 0f       	add	r24, r24
     7ba:	80 56       	subi	r24, 0x60	; 96
     7bc:	98 2f       	mov	r25, r24
     7be:	99 0f       	add	r25, r25
     7c0:	99 0f       	add	r25, r25
     7c2:	89 0f       	add	r24, r25
     7c4:	99 81       	ldd	r25, Y+1	; 0x01
     7c6:	90 53       	subi	r25, 0x30	; 48
     7c8:	89 0f       	add	r24, r25
     7ca:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <hour>
			min = (buffer[2]-48)*10+(buffer[3]-48);
     7ce:	9a 81       	ldd	r25, Y+2	; 0x02
     7d0:	99 0f       	add	r25, r25
     7d2:	90 56       	subi	r25, 0x60	; 96
     7d4:	29 2f       	mov	r18, r25
     7d6:	22 0f       	add	r18, r18
     7d8:	22 0f       	add	r18, r18
     7da:	92 0f       	add	r25, r18
     7dc:	2b 81       	ldd	r18, Y+3	; 0x03
     7de:	20 53       	subi	r18, 0x30	; 48
     7e0:	92 0f       	add	r25, r18
     7e2:	90 93 5a 01 	sts	0x015A, r25	; 0x80015a <min>
			sec = (buffer[4]-48)*10+(buffer[5]-48);
     7e6:	9c 81       	ldd	r25, Y+4	; 0x04
     7e8:	99 0f       	add	r25, r25
     7ea:	90 56       	subi	r25, 0x60	; 96
     7ec:	29 2f       	mov	r18, r25
     7ee:	22 0f       	add	r18, r18
     7f0:	22 0f       	add	r18, r18
     7f2:	92 0f       	add	r25, r18
     7f4:	2d 81       	ldd	r18, Y+5	; 0x05
     7f6:	20 53       	subi	r18, 0x30	; 48
     7f8:	92 0f       	add	r25, r18
     7fa:	90 93 5b 01 	sts	0x015B, r25	; 0x80015b <sec>
			if(hour>23)
     7fe:	88 31       	cpi	r24, 0x18	; 24
     800:	28 f0       	brcs	.+10     	; 0x80c <main+0x124>
			{
				hour = 0;
     802:	10 92 59 01 	sts	0x0159, r1	; 0x800159 <hour>
				UART_Send_Str("Bad hour!\n\r");
     806:	8e e9       	ldi	r24, 0x9E	; 158
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	c3 d5       	rcall	.+2950   	; 0x1392 <UART_Send_Str>
			}
			if((min>60)||(sec>60))
     80c:	80 91 5a 01 	lds	r24, 0x015A	; 0x80015a <min>
     810:	8d 33       	cpi	r24, 0x3D	; 61
     812:	20 f4       	brcc	.+8      	; 0x81c <main+0x134>
     814:	80 91 5b 01 	lds	r24, 0x015B	; 0x80015b <sec>
     818:	8d 33       	cpi	r24, 0x3D	; 61
     81a:	38 f0       	brcs	.+14     	; 0x82a <main+0x142>
			{
				min = 0;
     81c:	10 92 5a 01 	sts	0x015A, r1	; 0x80015a <min>
				sec = 0;
     820:	10 92 5b 01 	sts	0x015B, r1	; 0x80015b <sec>
				UART_Send_Str("Bad min or sec!\n\r");
     824:	8a ea       	ldi	r24, 0xAA	; 170
     826:	90 e0       	ldi	r25, 0x00	; 0
     828:	b4 d5       	rcall	.+2920   	; 0x1392 <UART_Send_Str>
			}
			done = 0;
     82a:	10 92 48 01 	sts	0x0148, r1	; 0x800148 <done>
			rtc_set_time_s(hour, min, sec);
     82e:	40 91 5b 01 	lds	r20, 0x015B	; 0x80015b <sec>
     832:	60 91 5a 01 	lds	r22, 0x015A	; 0x80015a <min>
     836:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <hour>
     83a:	e6 dc       	rcall	.-1588   	; 0x208 <rtc_set_time_s>
			UART_Send_Str("Time set!\n\r");
     83c:	8c eb       	ldi	r24, 0xBC	; 188
     83e:	90 e0       	ldi	r25, 0x00	; 0
     840:	a8 d5       	rcall	.+2896   	; 0x1392 <UART_Send_Str>
		}
		
#ifdef ALL
		rtc_get_time_s(&hour,&min,&sec);
     842:	4b e5       	ldi	r20, 0x5B	; 91
     844:	51 e0       	ldi	r21, 0x01	; 1
     846:	6a e5       	ldi	r22, 0x5A	; 90
     848:	71 e0       	ldi	r23, 0x01	; 1
     84a:	89 e5       	ldi	r24, 0x59	; 89
     84c:	91 e0       	ldi	r25, 0x01	; 1
     84e:	96 dc       	rcall	.-1748   	; 0x17c <rtc_get_time_s>
     850:	83 ed       	ldi	r24, 0xD3	; 211
     852:	90 e3       	ldi	r25, 0x30	; 48
     854:	01 97       	sbiw	r24, 0x01	; 1
     856:	f1 f7       	brne	.-4      	; 0x854 <main+0x16c>
     858:	00 c0       	rjmp	.+0      	; 0x85a <main+0x172>
     85a:	00 00       	nop
		_delay_ms(50);
		if(sec != sec1)
     85c:	80 91 5b 01 	lds	r24, 0x015B	; 0x80015b <sec>
     860:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <sec1>
     864:	89 17       	cp	r24, r25
     866:	09 f4       	brne	.+2      	; 0x86a <main+0x182>
     868:	a1 cf       	rjmp	.-190    	; 0x7ac <main+0xc4>
		{
			display = hour*60 + min;
     86a:	90 91 5a 01 	lds	r25, 0x015A	; 0x80015a <min>
     86e:	20 91 59 01 	lds	r18, 0x0159	; 0x800159 <hour>
     872:	49 2f       	mov	r20, r25
     874:	50 e0       	ldi	r21, 0x00	; 0
     876:	12 9f       	mul	r17, r18
     878:	40 0d       	add	r20, r0
     87a:	51 1d       	adc	r21, r1
     87c:	11 24       	eor	r1, r1
     87e:	05 2e       	mov	r0, r21
     880:	00 0c       	add	r0, r0
     882:	66 0b       	sbc	r22, r22
     884:	77 0b       	sbc	r23, r23
     886:	40 93 30 01 	sts	0x0130, r20	; 0x800130 <display>
     88a:	50 93 31 01 	sts	0x0131, r21	; 0x800131 <display+0x1>
     88e:	60 93 32 01 	sts	0x0132, r22	; 0x800132 <display+0x2>
     892:	70 93 33 01 	sts	0x0133, r23	; 0x800133 <display+0x3>
			UART_Send_Str(string);
			UART_Send_Str(":");
			itoa(sec, string, 10);
			UART_Send_Str(string);
			UART_Send_Str("\n\r");*/
			sec1 = sec;
     896:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <sec1>
			if (min == 30)
     89a:	9e 31       	cpi	r25, 0x1E	; 30
     89c:	09 f4       	brne	.+2      	; 0x8a0 <main+0x1b8>
			{
				anti_catod();
     89e:	0d df       	rcall	.-486    	; 0x6ba <anti_catod>
			}
			if((hour==2) && (min==45) && (sec==0))//время сверки времени RDS с микросхемой времени
     8a0:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <hour>
     8a4:	82 30       	cpi	r24, 0x02	; 2
     8a6:	09 f0       	breq	.+2      	; 0x8aa <main+0x1c2>
     8a8:	81 cf       	rjmp	.-254    	; 0x7ac <main+0xc4>
     8aa:	80 91 5a 01 	lds	r24, 0x015A	; 0x80015a <min>
     8ae:	8d 32       	cpi	r24, 0x2D	; 45
     8b0:	09 f0       	breq	.+2      	; 0x8b4 <main+0x1cc>
     8b2:	7c cf       	rjmp	.-264    	; 0x7ac <main+0xc4>
     8b4:	80 91 5b 01 	lds	r24, 0x015B	; 0x80015b <sec>
     8b8:	81 11       	cpse	r24, r1
     8ba:	78 cf       	rjmp	.-272    	; 0x7ac <main+0xc4>
			{
				old_time = FM_setTime(old_time); //получение времени с RDS
     8bc:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <old_time>
     8c0:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <old_time+0x1>
     8c4:	8a d0       	rcall	.+276    	; 0x9da <FM_setTime>
     8c6:	90 93 2f 01 	sts	0x012F, r25	; 0x80012f <old_time+0x1>
     8ca:	80 93 2e 01 	sts	0x012E, r24	; 0x80012e <old_time>
				rtc_get_time_s(&hour,&min,&sec);
     8ce:	4b e5       	ldi	r20, 0x5B	; 91
     8d0:	51 e0       	ldi	r21, 0x01	; 1
     8d2:	6a e5       	ldi	r22, 0x5A	; 90
     8d4:	71 e0       	ldi	r23, 0x01	; 1
     8d6:	89 e5       	ldi	r24, 0x59	; 89
     8d8:	91 e0       	ldi	r25, 0x01	; 1
     8da:	50 dc       	rcall	.-1888   	; 0x17c <rtc_get_time_s>
				UART_Send_Str(":");
				itoa(sec, string, 10);
				UART_Send_Str(string);
				UART_Send_Str("\n\r");*/
					
				if(old_time<1440)
     8dc:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <old_time>
     8e0:	90 91 2f 01 	lds	r25, 0x012F	; 0x80012f <old_time+0x1>
     8e4:	80 3a       	cpi	r24, 0xA0	; 160
     8e6:	25 e0       	ldi	r18, 0x05	; 5
     8e8:	92 07       	cpc	r25, r18
     8ea:	08 f0       	brcs	.+2      	; 0x8ee <main+0x206>
     8ec:	5f cf       	rjmp	.-322    	; 0x7ac <main+0xc4>
				{
					if(old_time!=(hour*60 + min))
     8ee:	40 91 59 01 	lds	r20, 0x0159	; 0x800159 <hour>
     8f2:	20 91 5a 01 	lds	r18, 0x015A	; 0x80015a <min>
     8f6:	30 e0       	ldi	r19, 0x00	; 0
     8f8:	14 9f       	mul	r17, r20
     8fa:	20 0d       	add	r18, r0
     8fc:	31 1d       	adc	r19, r1
     8fe:	11 24       	eor	r1, r1
     900:	82 17       	cp	r24, r18
     902:	93 07       	cpc	r25, r19
     904:	09 f4       	brne	.+2      	; 0x908 <main+0x220>
     906:	52 cf       	rjmp	.-348    	; 0x7ac <main+0xc4>
					{
						UART_Send_Str("Time is not correct!");
     908:	88 ec       	ldi	r24, 0xC8	; 200
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	42 d5       	rcall	.+2692   	; 0x1392 <UART_Send_Str>
						rtc_set_time_s(old_time/60, old_time%60, 0);
     90e:	40 91 2e 01 	lds	r20, 0x012E	; 0x80012e <old_time>
     912:	50 91 2f 01 	lds	r21, 0x012F	; 0x80012f <old_time+0x1>
     916:	9a 01       	movw	r18, r20
     918:	a9 e8       	ldi	r26, 0x89	; 137
     91a:	b8 e8       	ldi	r27, 0x88	; 136
     91c:	9a d5       	rcall	.+2868   	; 0x1452 <__umulhisi3>
     91e:	96 95       	lsr	r25
     920:	87 95       	ror	r24
     922:	92 95       	swap	r25
     924:	82 95       	swap	r24
     926:	8f 70       	andi	r24, 0x0F	; 15
     928:	89 27       	eor	r24, r25
     92a:	9f 70       	andi	r25, 0x0F	; 15
     92c:	89 27       	eor	r24, r25
     92e:	18 9f       	mul	r17, r24
     930:	90 01       	movw	r18, r0
     932:	19 9f       	mul	r17, r25
     934:	30 0d       	add	r19, r0
     936:	11 24       	eor	r1, r1
     938:	fa 01       	movw	r30, r20
     93a:	e2 1b       	sub	r30, r18
     93c:	f3 0b       	sbc	r31, r19
     93e:	9a 01       	movw	r18, r20
     940:	88 d5       	rcall	.+2832   	; 0x1452 <__umulhisi3>
     942:	96 95       	lsr	r25
     944:	87 95       	ror	r24
     946:	92 95       	swap	r25
     948:	82 95       	swap	r24
     94a:	8f 70       	andi	r24, 0x0F	; 15
     94c:	89 27       	eor	r24, r25
     94e:	9f 70       	andi	r25, 0x0F	; 15
     950:	89 27       	eor	r24, r25
     952:	40 e0       	ldi	r20, 0x00	; 0
     954:	6e 2f       	mov	r22, r30
     956:	58 dc       	rcall	.-1872   	; 0x208 <rtc_set_time_s>
     958:	29 cf       	rjmp	.-430    	; 0x7ac <main+0xc4>

0000095a <FM_setRegister>:

const int RDA5807M_BandLowerLimits[5] PROGMEM = {8700, 7600, 7600, 6500, 5000};
const int RDA5807M_BandHigherLimits[5] PROGMEM = {10800, 9100, 10800, 7600,	6500};
const int RDA5807M_ChannelSpacings[4] PROGMEM = {100, 200, 50, 25};
	
void FM_setRegister(uint8_t reg, uint16_t value) {
     95a:	cf 93       	push	r28
     95c:	df 93       	push	r29
     95e:	c6 2f       	mov	r28, r22
     960:	d7 2f       	mov	r29, r23
	i2cMasterUploadBuf(reg);
     962:	aa dc       	rcall	.-1708   	; 0x2b8 <i2cMasterUploadBuf>
	i2cMasterUploadBuf(value>>8);
     964:	8d 2f       	mov	r24, r29
     966:	a8 dc       	rcall	.-1712   	; 0x2b8 <i2cMasterUploadBuf>
	reg = (0x00FF & value);
	i2cMasterUploadBuf(reg);
     968:	8c 2f       	mov	r24, r28
     96a:	a6 dc       	rcall	.-1716   	; 0x2b8 <i2cMasterUploadBuf>
	i2cMasterSendBuf(RDA5807M_I2C_ADDR_W);
     96c:	81 e1       	ldi	r24, 0x11	; 17
     96e:	b7 dc       	rcall	.-1682   	; 0x2de <i2cMasterSendBuf>
}
     970:	df 91       	pop	r29
     972:	cf 91       	pop	r28
     974:	08 95       	ret

00000976 <FM_getRegister>:

uint16_t FM_getRegister(uint8_t reg) {
	uint16_t result;
	i2cMasterUploadBuf(reg);
     976:	a0 dc       	rcall	.-1728   	; 0x2b8 <i2cMasterUploadBuf>
	i2cMasterReceive(RDA5807M_I2C_ADDR_W, 2);
     978:	62 e0       	ldi	r22, 0x02	; 2
     97a:	81 e1       	ldi	r24, 0x11	; 17
     97c:	c5 dc       	rcall	.-1654   	; 0x308 <i2cMasterReceive>
	for(uint8_t i=0;i<2;i++)
	i2cMasterDownloadBufIndex((uint8_t*)&a[i] , i);
     97e:	60 e0       	ldi	r22, 0x00	; 0
     980:	85 e4       	ldi	r24, 0x45	; 69
     982:	91 e0       	ldi	r25, 0x01	; 1
     984:	de dc       	rcall	.-1604   	; 0x342 <i2cMasterDownloadBufIndex>
     986:	61 e0       	ldi	r22, 0x01	; 1
     988:	86 e4       	ldi	r24, 0x46	; 70
     98a:	91 e0       	ldi	r25, 0x01	; 1
     98c:	da dc       	rcall	.-1612   	; 0x342 <i2cMasterDownloadBufIndex>
	result = (uint16_t)a[0] << 8;
     98e:	e5 e4       	ldi	r30, 0x45	; 69
     990:	f1 e0       	ldi	r31, 0x01	; 1
     992:	80 81       	ld	r24, Z
     994:	90 e0       	ldi	r25, 0x00	; 0
     996:	98 2f       	mov	r25, r24
     998:	88 27       	eor	r24, r24
	result |= a[1];
     99a:	21 81       	ldd	r18, Z+1	; 0x01
	return result;
}
     99c:	82 2b       	or	r24, r18
     99e:	08 95       	ret

000009a0 <FM_updateRegister>:

void FM_updateRegister(uint8_t reg,uint16_t mask, uint16_t value) {
     9a0:	ff 92       	push	r15
     9a2:	0f 93       	push	r16
     9a4:	1f 93       	push	r17
     9a6:	cf 93       	push	r28
     9a8:	df 93       	push	r29
     9aa:	f8 2e       	mov	r15, r24
     9ac:	eb 01       	movw	r28, r22
     9ae:	8a 01       	movw	r16, r20
	FM_setRegister(reg, FM_getRegister(reg) & ~mask | value);
     9b0:	e2 df       	rcall	.-60     	; 0x976 <FM_getRegister>
     9b2:	c0 95       	com	r28
     9b4:	d0 95       	com	r29
     9b6:	8c 23       	and	r24, r28
     9b8:	9d 23       	and	r25, r29
     9ba:	bc 01       	movw	r22, r24
     9bc:	60 2b       	or	r22, r16
     9be:	71 2b       	or	r23, r17
     9c0:	8f 2d       	mov	r24, r15
     9c2:	cb df       	rcall	.-106    	; 0x95a <FM_setRegister>
}
     9c4:	df 91       	pop	r29
     9c6:	cf 91       	pop	r28
     9c8:	1f 91       	pop	r17
     9ca:	0f 91       	pop	r16
     9cc:	ff 90       	pop	r15
     9ce:	08 95       	ret

000009d0 <FM__init>:

void FM__init (void) {
	FM_setRegister(RDA5807M_REG_CONFIG, RDA5807M_FLG_DHIZ | RDA5807M_FLG_DMUTE | RDA5807M_FLG_BASS | RDA5807M_FLG_SEEKUP | RDA5807M_FLG_RDS | RDA5807M_FLG_NEW | RDA5807M_FLG_ENABLE);
     9d0:	6d e0       	ldi	r22, 0x0D	; 13
     9d2:	72 ed       	ldi	r23, 0xD2	; 210
     9d4:	82 e0       	ldi	r24, 0x02	; 2
     9d6:	c1 df       	rcall	.-126    	; 0x95a <FM_setRegister>
     9d8:	08 95       	ret

000009da <FM_setTime>:
}


uint16_t FM_setTime(uint16_t old_time) {
     9da:	3f 92       	push	r3
     9dc:	4f 92       	push	r4
     9de:	5f 92       	push	r5
     9e0:	6f 92       	push	r6
     9e2:	7f 92       	push	r7
     9e4:	8f 92       	push	r8
     9e6:	9f 92       	push	r9
     9e8:	af 92       	push	r10
     9ea:	bf 92       	push	r11
     9ec:	cf 92       	push	r12
     9ee:	df 92       	push	r13
     9f0:	ef 92       	push	r14
     9f2:	ff 92       	push	r15
     9f4:	0f 93       	push	r16
     9f6:	1f 93       	push	r17
     9f8:	cf 93       	push	r28
     9fa:	df 93       	push	r29
     9fc:	cd b7       	in	r28, 0x3d	; 61
     9fe:	de b7       	in	r29, 0x3e	; 62
     a00:	62 97       	sbiw	r28, 0x12	; 18
     a02:	0f b6       	in	r0, 0x3f	; 63
     a04:	f8 94       	cli
     a06:	de bf       	out	0x3e, r29	; 62
     a08:	0f be       	out	0x3f, r0	; 63
     a0a:	cd bf       	out	0x3d, r28	; 61
     a0c:	4c 01       	movw	r8, r24
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
     a0e:	e1 2c       	mov	r14, r1
     a10:	f1 2c       	mov	r15, r1
	
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
     a12:	a1 2c       	mov	r10, r1
     a14:	b1 2c       	mov	r11, r1
uint16_t FM_setTime(uint16_t old_time) {
	
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
     a16:	c1 2c       	mov	r12, r1
     a18:	d1 2c       	mov	r13, r1
			{
				UART_Send_Str("QTime: ");
				UART_Send_Char((mins/60)/10+0x30);
				UART_Send_Char((mins/60)%10+0x30);
				UART_Send_Str(":");
				UART_Send_Char((mins%60)/10+0x30);
     a1a:	0f 2e       	mov	r0, r31
     a1c:	fc e3       	ldi	r31, 0x3C	; 60
     a1e:	6f 2e       	mov	r6, r31
     a20:	f0 2d       	mov	r31, r0
				UART_Send_Char(0x0A);
				UART_Send_Char(0x0D);
				time_rds[h] = mins;
				old_time=mins;
				
				if((h == 2)&((((int)(time_rds[1] - time_rds[0]) == 1)&((int)(time_rds[2] - time_rds[1]) == 1))))
     a22:	77 24       	eor	r7, r7
     a24:	73 94       	inc	r7
     a26:	41 2c       	mov	r4, r1
				{
					mins -= 30 * (offset & 0x1F);
				}
				else
				{
					mins += 30 * (offset & 0x1F);
     a28:	0f 2e       	mov	r0, r31
     a2a:	fe e1       	ldi	r31, 0x1E	; 30
     a2c:	5f 2e       	mov	r5, r31
     a2e:	f0 2d       	mov	r31, r0
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
	{
		i2cMasterUploadBuf(0x0A);
     a30:	8a e0       	ldi	r24, 0x0A	; 10
     a32:	42 dc       	rcall	.-1916   	; 0x2b8 <i2cMasterUploadBuf>
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
     a34:	6c e0       	ldi	r22, 0x0C	; 12
     a36:	80 e1       	ldi	r24, 0x10	; 16
     a38:	67 dc       	rcall	.-1842   	; 0x308 <i2cMasterReceive>
     a3a:	07 e3       	ldi	r16, 0x37	; 55
     a3c:	11 e0       	ldi	r17, 0x01	; 1
		for(uint8_t i=0;i<12;i++)
     a3e:	31 2c       	mov	r3, r1
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
     a40:	63 2d       	mov	r22, r3
     a42:	c8 01       	movw	r24, r16
     a44:	7e dc       	rcall	.-1796   	; 0x342 <i2cMasterDownloadBufIndex>
	
	for(int h=0;h<3;h++)
	{
		i2cMasterUploadBuf(0x0A);
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
		for(uint8_t i=0;i<12;i++)
     a46:	33 94       	inc	r3
     a48:	0f 5f       	subi	r16, 0xFF	; 255
     a4a:	1f 4f       	sbci	r17, 0xFF	; 255
     a4c:	2c e0       	ldi	r18, 0x0C	; 12
     a4e:	32 12       	cpse	r3, r18
     a50:	f7 cf       	rjmp	.-18     	; 0xa40 <FM_setTime+0x66>
     a52:	fe 01       	movw	r30, r28
     a54:	37 96       	adiw	r30, 0x07	; 7
     a56:	20 e0       	ldi	r18, 0x00	; 0
     a58:	30 e0       	ldi	r19, 0x00	; 0
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
		
		for (uint8_t i = 0; i < 6; i++)
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
     a5a:	d9 01       	movw	r26, r18
     a5c:	a9 5c       	subi	r26, 0xC9	; 201
     a5e:	be 4f       	sbci	r27, 0xFE	; 254
     a60:	8c 91       	ld	r24, X
     a62:	d9 01       	movw	r26, r18
     a64:	a8 5c       	subi	r26, 0xC8	; 200
     a66:	be 4f       	sbci	r27, 0xFE	; 254
     a68:	4c 91       	ld	r20, X
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	98 2f       	mov	r25, r24
     a6e:	88 27       	eor	r24, r24
     a70:	84 0f       	add	r24, r20
     a72:	91 1d       	adc	r25, r1
     a74:	81 93       	st	Z+, r24
     a76:	91 93       	st	Z+, r25
     a78:	2e 5f       	subi	r18, 0xFE	; 254
     a7a:	3f 4f       	sbci	r19, 0xFF	; 255
		i2cMasterUploadBuf(0x0A);
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
		for(uint8_t i=0;i<12;i++)
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
		
		for (uint8_t i = 0; i < 6; i++)
     a7c:	2c 30       	cpi	r18, 0x0C	; 12
     a7e:	31 05       	cpc	r19, r1
     a80:	61 f7       	brne	.-40     	; 0xa5a <FM_setTime+0x80>
		uint16_t rdssynchro = RDS[0] & 0x1000;
		uint16_t rdsblockerror = RDS[1] & 0x000C;
		
		uint16_t rdsGroupType = 0x0A | ((block2 & 0xF000) >> 8) | ((block2 & 0x0800) >> 11);
		
		if (rdssynchro != 0x1000){  // RDS not synchronised or tuning changed, reset all the RDS info.
     a82:	8f 81       	ldd	r24, Y+7	; 0x07
     a84:	98 85       	ldd	r25, Y+8	; 0x08
     a86:	94 ff       	sbrs	r25, 4
     a88:	14 c1       	rjmp	.+552    	; 0xcb2 <FM_setTime+0x2d8>
		for (uint8_t i = 0; i < 6; i++)
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
		}
		uint16_t block1 = RDS[2];
		uint16_t block2 = RDS[3];
     a8a:	8d 85       	ldd	r24, Y+13	; 0x0d
     a8c:	9e 85       	ldd	r25, Y+14	; 0x0e
			
			rdsGroupType = 0;
			mins = 0;
		}
		
		switch (rdsGroupType) {
     a8e:	9c 01       	movw	r18, r24
     a90:	22 27       	eor	r18, r18
     a92:	30 7f       	andi	r19, 0xF0	; 240
     a94:	23 2f       	mov	r18, r19
     a96:	33 27       	eor	r19, r19
     a98:	88 27       	eor	r24, r24
     a9a:	98 70       	andi	r25, 0x08	; 8
     a9c:	89 2f       	mov	r24, r25
     a9e:	99 27       	eor	r25, r25
     aa0:	86 95       	lsr	r24
     aa2:	86 95       	lsr	r24
     aa4:	86 95       	lsr	r24
     aa6:	82 2b       	or	r24, r18
     aa8:	93 2b       	or	r25, r19
     aaa:	8a 60       	ori	r24, 0x0A	; 10
     aac:	8a 34       	cpi	r24, 0x4A	; 74
     aae:	91 05       	cpc	r25, r1
     ab0:	09 f0       	breq	.+2      	; 0xab4 <FM_setTime+0xda>
     ab2:	01 c1       	rjmp	.+514    	; 0xcb6 <FM_setTime+0x2dc>
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
		}
		uint16_t block1 = RDS[2];
		uint16_t block2 = RDS[3];
		uint16_t block3 = RDS[4];
     ab4:	4f 85       	ldd	r20, Y+15	; 0x0f
     ab6:	58 89       	ldd	r21, Y+16	; 0x10
		uint16_t block4 = RDS[5];	
     ab8:	29 89       	ldd	r18, Y+17	; 0x11
     aba:	3a 89       	ldd	r19, Y+18	; 0x12
		}
		
		switch (rdsGroupType) {
			case 0x4A:
			// РІСЂРµРјСЏ Рё РґР°С‚Р°
			if(rdsblockerror<3)
     abc:	89 85       	ldd	r24, Y+9	; 0x09
     abe:	9a 85       	ldd	r25, Y+10	; 0x0a
     ac0:	8c 70       	andi	r24, 0x0C	; 12
     ac2:	99 27       	eor	r25, r25
     ac4:	03 97       	sbiw	r24, 0x03	; 3
     ac6:	08 f0       	brcs	.+2      	; 0xaca <FM_setTime+0xf0>
     ac8:	41 c0       	rjmp	.+130    	; 0xb4c <FM_setTime+0x172>
			{ // limit RDS data errors as we have no correction code
				offset = (block4) & 0x003F; // 6 bits
				mins = (block4 >> 6) & 0x003F; // 6 bits
     aca:	c9 01       	movw	r24, r18
     acc:	00 24       	eor	r0, r0
     ace:	88 0f       	add	r24, r24
     ad0:	99 1f       	adc	r25, r25
     ad2:	00 1c       	adc	r0, r0
     ad4:	88 0f       	add	r24, r24
     ad6:	99 1f       	adc	r25, r25
     ad8:	00 1c       	adc	r0, r0
     ada:	89 2f       	mov	r24, r25
     adc:	90 2d       	mov	r25, r0
     ade:	8f 73       	andi	r24, 0x3F	; 63
     ae0:	99 27       	eor	r25, r25
				mins += 60 * (((block3 & 0x0001) << 4) | ((block4 >> 12) & 0x000F));
     ae2:	41 70       	andi	r20, 0x01	; 1
     ae4:	55 27       	eor	r21, r21
     ae6:	42 95       	swap	r20
     ae8:	52 95       	swap	r21
     aea:	50 7f       	andi	r21, 0xF0	; 240
     aec:	54 27       	eor	r21, r20
     aee:	40 7f       	andi	r20, 0xF0	; 240
     af0:	54 27       	eor	r21, r20
     af2:	b9 01       	movw	r22, r18
     af4:	67 2f       	mov	r22, r23
     af6:	77 27       	eor	r23, r23
     af8:	62 95       	swap	r22
     afa:	6f 70       	andi	r22, 0x0F	; 15
     afc:	46 2b       	or	r20, r22
     afe:	57 2b       	or	r21, r23
     b00:	64 9e       	mul	r6, r20
     b02:	60 01       	movw	r12, r0
     b04:	65 9e       	mul	r6, r21
     b06:	d0 0c       	add	r13, r0
     b08:	11 24       	eor	r1, r1
     b0a:	c8 0e       	add	r12, r24
     b0c:	d9 1e       	adc	r13, r25
				
				if (offset & 0x20)//Р·РЅР°Рє СЃРґРІРёРіР° С‡Р°СЃРѕРІРѕРіРѕ РїРѕСЏСЃР°, СЃРІРёРі Р·Р°РґР°РµС‚СЃСЏ РїРѕР»СѓС‡Р°СЃР°РјРё
     b0e:	25 ff       	sbrs	r18, 5
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <FM_setTime+0x14c>
				{
					mins -= 30 * (offset & 0x1F);
     b12:	2f 71       	andi	r18, 0x1F	; 31
     b14:	33 27       	eor	r19, r19
     b16:	52 9e       	mul	r5, r18
     b18:	c0 01       	movw	r24, r0
     b1a:	53 9e       	mul	r5, r19
     b1c:	90 0d       	add	r25, r0
     b1e:	11 24       	eor	r1, r1
     b20:	c8 1a       	sub	r12, r24
     b22:	d9 0a       	sbc	r13, r25
     b24:	09 c0       	rjmp	.+18     	; 0xb38 <FM_setTime+0x15e>
				}
				else
				{
					mins += 30 * (offset & 0x1F);
     b26:	2f 71       	andi	r18, 0x1F	; 31
     b28:	33 27       	eor	r19, r19
     b2a:	52 9e       	mul	r5, r18
     b2c:	c0 01       	movw	r24, r0
     b2e:	53 9e       	mul	r5, r19
     b30:	90 0d       	add	r25, r0
     b32:	11 24       	eor	r1, r1
     b34:	c8 0e       	add	r12, r24
     b36:	d9 1e       	adc	r13, r25
				}
				
				if(!((mins>480) & (mins<=1440)))
     b38:	c6 01       	movw	r24, r12
     b3a:	81 5e       	subi	r24, 0xE1	; 225
     b3c:	91 40       	sbci	r25, 0x01	; 1
     b3e:	80 3c       	cpi	r24, 0xC0	; 192
     b40:	93 40       	sbci	r25, 0x03	; 3
     b42:	20 f0       	brcs	.+8      	; 0xb4c <FM_setTime+0x172>
				{
					mins -= 1440;
     b44:	80 ea       	ldi	r24, 0xA0	; 160
     b46:	c8 1a       	sub	r12, r24
     b48:	85 e0       	ldi	r24, 0x05	; 5
     b4a:	d8 0a       	sbc	r13, r24
				}
			}

			if(old_time!=mins)
     b4c:	c8 14       	cp	r12, r8
     b4e:	d9 04       	cpc	r13, r9
     b50:	09 f4       	brne	.+2      	; 0xb54 <FM_setTime+0x17a>
     b52:	aa c0       	rjmp	.+340    	; 0xca8 <FM_setTime+0x2ce>
			{
				UART_Send_Str("QTime: ");
     b54:	8d ed       	ldi	r24, 0xDD	; 221
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	1c d4       	rcall	.+2104   	; 0x1392 <UART_Send_Str>
				UART_Send_Char((mins/60)/10+0x30);
     b5a:	96 01       	movw	r18, r12
     b5c:	36 95       	lsr	r19
     b5e:	27 95       	ror	r18
     b60:	36 95       	lsr	r19
     b62:	27 95       	ror	r18
     b64:	36 95       	lsr	r19
     b66:	27 95       	ror	r18
     b68:	af e4       	ldi	r26, 0x4F	; 79
     b6a:	bb e1       	ldi	r27, 0x1B	; 27
     b6c:	72 d4       	rcall	.+2276   	; 0x1452 <__umulhisi3>
     b6e:	96 95       	lsr	r25
     b70:	87 95       	ror	r24
     b72:	96 95       	lsr	r25
     b74:	87 95       	ror	r24
     b76:	96 95       	lsr	r25
     b78:	87 95       	ror	r24
     b7a:	80 5d       	subi	r24, 0xD0	; 208
     b7c:	06 d4       	rcall	.+2060   	; 0x138a <UART_Send_Char>
				UART_Send_Char((mins/60)%10+0x30);
     b7e:	96 01       	movw	r18, r12
     b80:	a9 e8       	ldi	r26, 0x89	; 137
     b82:	b8 e8       	ldi	r27, 0x88	; 136
     b84:	66 d4       	rcall	.+2252   	; 0x1452 <__umulhisi3>
     b86:	8c 01       	movw	r16, r24
     b88:	16 95       	lsr	r17
     b8a:	07 95       	ror	r16
     b8c:	12 95       	swap	r17
     b8e:	02 95       	swap	r16
     b90:	0f 70       	andi	r16, 0x0F	; 15
     b92:	01 27       	eor	r16, r17
     b94:	1f 70       	andi	r17, 0x0F	; 15
     b96:	01 27       	eor	r16, r17
     b98:	98 01       	movw	r18, r16
     b9a:	ad ec       	ldi	r26, 0xCD	; 205
     b9c:	bc ec       	ldi	r27, 0xCC	; 204
     b9e:	59 d4       	rcall	.+2226   	; 0x1452 <__umulhisi3>
     ba0:	96 95       	lsr	r25
     ba2:	87 95       	ror	r24
     ba4:	96 95       	lsr	r25
     ba6:	87 95       	ror	r24
     ba8:	96 95       	lsr	r25
     baa:	87 95       	ror	r24
     bac:	9c 01       	movw	r18, r24
     bae:	22 0f       	add	r18, r18
     bb0:	33 1f       	adc	r19, r19
     bb2:	88 0f       	add	r24, r24
     bb4:	99 1f       	adc	r25, r25
     bb6:	88 0f       	add	r24, r24
     bb8:	99 1f       	adc	r25, r25
     bba:	88 0f       	add	r24, r24
     bbc:	99 1f       	adc	r25, r25
     bbe:	82 0f       	add	r24, r18
     bc0:	93 1f       	adc	r25, r19
     bc2:	98 01       	movw	r18, r16
     bc4:	28 1b       	sub	r18, r24
     bc6:	39 0b       	sbc	r19, r25
     bc8:	c9 01       	movw	r24, r18
     bca:	80 5d       	subi	r24, 0xD0	; 208
     bcc:	de d3       	rcall	.+1980   	; 0x138a <UART_Send_Char>
				UART_Send_Str(":");
     bce:	85 ee       	ldi	r24, 0xE5	; 229
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	df d3       	rcall	.+1982   	; 0x1392 <UART_Send_Str>
				UART_Send_Char((mins%60)/10+0x30);
     bd4:	60 9e       	mul	r6, r16
     bd6:	c0 01       	movw	r24, r0
     bd8:	61 9e       	mul	r6, r17
     bda:	90 0d       	add	r25, r0
     bdc:	11 24       	eor	r1, r1
     bde:	46 01       	movw	r8, r12
     be0:	88 1a       	sub	r8, r24
     be2:	99 0a       	sbc	r9, r25
     be4:	94 01       	movw	r18, r8
     be6:	ad ec       	ldi	r26, 0xCD	; 205
     be8:	bc ec       	ldi	r27, 0xCC	; 204
     bea:	33 d4       	rcall	.+2150   	; 0x1452 <__umulhisi3>
     bec:	8c 01       	movw	r16, r24
     bee:	16 95       	lsr	r17
     bf0:	07 95       	ror	r16
     bf2:	16 95       	lsr	r17
     bf4:	07 95       	ror	r16
     bf6:	16 95       	lsr	r17
     bf8:	07 95       	ror	r16
     bfa:	80 e3       	ldi	r24, 0x30	; 48
     bfc:	80 0f       	add	r24, r16
     bfe:	c5 d3       	rcall	.+1930   	; 0x138a <UART_Send_Char>
				UART_Send_Char((mins%60)%10+0x30);
     c00:	c8 01       	movw	r24, r16
     c02:	88 0f       	add	r24, r24
     c04:	99 1f       	adc	r25, r25
     c06:	00 0f       	add	r16, r16
     c08:	11 1f       	adc	r17, r17
     c0a:	00 0f       	add	r16, r16
     c0c:	11 1f       	adc	r17, r17
     c0e:	00 0f       	add	r16, r16
     c10:	11 1f       	adc	r17, r17
     c12:	08 0f       	add	r16, r24
     c14:	19 1f       	adc	r17, r25
     c16:	c4 01       	movw	r24, r8
     c18:	80 1b       	sub	r24, r16
     c1a:	91 0b       	sbc	r25, r17
     c1c:	80 5d       	subi	r24, 0xD0	; 208
     c1e:	b5 d3       	rcall	.+1898   	; 0x138a <UART_Send_Char>
				UART_Send_Char(0x0A);
     c20:	8a e0       	ldi	r24, 0x0A	; 10
     c22:	b3 d3       	rcall	.+1894   	; 0x138a <UART_Send_Char>
				UART_Send_Char(0x0D);
     c24:	8d e0       	ldi	r24, 0x0D	; 13
     c26:	b1 d3       	rcall	.+1890   	; 0x138a <UART_Send_Char>
				time_rds[h] = mins;
     c28:	f7 01       	movw	r30, r14
     c2a:	ee 0f       	add	r30, r30
     c2c:	ff 1f       	adc	r31, r31
     c2e:	81 e0       	ldi	r24, 0x01	; 1
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	8c 0f       	add	r24, r28
     c34:	9d 1f       	adc	r25, r29
     c36:	e8 0f       	add	r30, r24
     c38:	f9 1f       	adc	r31, r25
     c3a:	d1 82       	std	Z+1, r13	; 0x01
     c3c:	c0 82       	st	Z, r12
				old_time=mins;
				
				if((h == 2)&((((int)(time_rds[1] - time_rds[0]) == 1)&((int)(time_rds[2] - time_rds[1]) == 1))))
     c3e:	4b 81       	ldd	r20, Y+3	; 0x03
     c40:	5c 81       	ldd	r21, Y+4	; 0x04
     c42:	89 81       	ldd	r24, Y+1	; 0x01
     c44:	9a 81       	ldd	r25, Y+2	; 0x02
     c46:	9a 01       	movw	r18, r20
     c48:	28 1b       	sub	r18, r24
     c4a:	39 0b       	sbc	r19, r25
     c4c:	97 2d       	mov	r25, r7
     c4e:	21 30       	cpi	r18, 0x01	; 1
     c50:	31 05       	cpc	r19, r1
     c52:	09 f0       	breq	.+2      	; 0xc56 <FM_setTime+0x27c>
     c54:	94 2d       	mov	r25, r4
     c56:	2d 81       	ldd	r18, Y+5	; 0x05
     c58:	3e 81       	ldd	r19, Y+6	; 0x06
     c5a:	24 1b       	sub	r18, r20
     c5c:	35 0b       	sbc	r19, r21
     c5e:	87 2d       	mov	r24, r7
     c60:	21 30       	cpi	r18, 0x01	; 1
     c62:	31 05       	cpc	r19, r1
     c64:	09 f0       	breq	.+2      	; 0xc68 <FM_setTime+0x28e>
     c66:	84 2d       	mov	r24, r4
     c68:	89 23       	and	r24, r25
     c6a:	41 f0       	breq	.+16     	; 0xc7c <FM_setTime+0x2a2>
     c6c:	87 2d       	mov	r24, r7
     c6e:	92 e0       	ldi	r25, 0x02	; 2
     c70:	e9 16       	cp	r14, r25
     c72:	f1 04       	cpc	r15, r1
     c74:	09 f0       	breq	.+2      	; 0xc78 <FM_setTime+0x29e>
     c76:	84 2d       	mov	r24, r4
     c78:	81 11       	cpse	r24, r1
     c7a:	2d c0       	rjmp	.+90     	; 0xcd6 <FM_setTime+0x2fc>
					bad_paket = 0;
					return mins;
				}
				else
				{
					if(h==2)
     c7c:	22 e0       	ldi	r18, 0x02	; 2
     c7e:	e2 16       	cp	r14, r18
     c80:	f1 04       	cpc	r15, r1
     c82:	e9 f4       	brne	.+58     	; 0xcbe <FM_setTime+0x2e4>
					{
						time_rds[0]=0;
     c84:	1a 82       	std	Y+2, r1	; 0x02
     c86:	19 82       	std	Y+1, r1	; 0x01
						time_rds[1]=0;
     c88:	1c 82       	std	Y+4, r1	; 0x04
     c8a:	1b 82       	std	Y+3, r1	; 0x03
						time_rds[2]=0;
     c8c:	1e 82       	std	Y+6, r1	; 0x06
     c8e:	1d 82       	std	Y+5, r1	; 0x05
						h=0;
						bad_paket++;
     c90:	3f ef       	ldi	r19, 0xFF	; 255
     c92:	a3 1a       	sub	r10, r19
     c94:	b3 0a       	sbc	r11, r19
						if(bad_paket == 10)
     c96:	8a e0       	ldi	r24, 0x0A	; 10
     c98:	a8 16       	cp	r10, r24
     c9a:	b1 04       	cpc	r11, r1
     c9c:	f9 f0       	breq	.+62     	; 0xcdc <FM_setTime+0x302>
     c9e:	46 01       	movw	r8, r12
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
     ca0:	ee 24       	eor	r14, r14
     ca2:	e3 94       	inc	r14
     ca4:	f1 2c       	mov	r15, r1
     ca6:	c4 ce       	rjmp	.-632    	; 0xa30 <FM_setTime+0x56>
							
					}
				}
			}
			else
				h--;			
     ca8:	91 e0       	ldi	r25, 0x01	; 1
     caa:	e9 1a       	sub	r14, r25
     cac:	f1 08       	sbc	r15, r1
     cae:	46 01       	movw	r8, r12
     cb0:	07 c0       	rjmp	.+14     	; 0xcc0 <FM_setTime+0x2e6>
		uint16_t rdsGroupType = 0x0A | ((block2 & 0xF000) >> 8) | ((block2 & 0x0800) >> 11);
		
		if (rdssynchro != 0x1000){  // RDS not synchronised or tuning changed, reset all the RDS info.
			
			rdsGroupType = 0;
			mins = 0;
     cb2:	c1 2c       	mov	r12, r1
     cb4:	d1 2c       	mov	r13, r1
			else
				h--;			
				break;

			default:
				h--;
     cb6:	21 e0       	ldi	r18, 0x01	; 1
     cb8:	e2 1a       	sub	r14, r18
     cba:	f1 08       	sbc	r15, r1
				break;
     cbc:	01 c0       	rjmp	.+2      	; 0xcc0 <FM_setTime+0x2e6>
     cbe:	46 01       	movw	r8, r12
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
     cc0:	3f ef       	ldi	r19, 0xFF	; 255
     cc2:	e3 1a       	sub	r14, r19
     cc4:	f3 0a       	sbc	r15, r19
     cc6:	83 e0       	ldi	r24, 0x03	; 3
     cc8:	e8 16       	cp	r14, r24
     cca:	f1 04       	cpc	r15, r1
     ccc:	0c f4       	brge	.+2      	; 0xcd0 <FM_setTime+0x2f6>
     cce:	b0 ce       	rjmp	.-672    	; 0xa30 <FM_setTime+0x56>
			default:
				h--;
				break;
		}
	}
	return 9999;
     cd0:	8f e0       	ldi	r24, 0x0F	; 15
     cd2:	97 e2       	ldi	r25, 0x27	; 39
     cd4:	05 c0       	rjmp	.+10     	; 0xce0 <FM_setTime+0x306>
     cd6:	8c 2d       	mov	r24, r12
     cd8:	9d 2d       	mov	r25, r13
     cda:	02 c0       	rjmp	.+4      	; 0xce0 <FM_setTime+0x306>
						h=0;
						bad_paket++;
						if(bad_paket == 10)
						{
							bad_paket = 0;
							return 3333;	
     cdc:	85 e0       	ldi	r24, 0x05	; 5
     cde:	9d e0       	ldi	r25, 0x0D	; 13
				h--;
				break;
		}
	}
	return 9999;
}
     ce0:	62 96       	adiw	r28, 0x12	; 18
     ce2:	0f b6       	in	r0, 0x3f	; 63
     ce4:	f8 94       	cli
     ce6:	de bf       	out	0x3e, r29	; 62
     ce8:	0f be       	out	0x3f, r0	; 63
     cea:	cd bf       	out	0x3d, r28	; 61
     cec:	df 91       	pop	r29
     cee:	cf 91       	pop	r28
     cf0:	1f 91       	pop	r17
     cf2:	0f 91       	pop	r16
     cf4:	ff 90       	pop	r15
     cf6:	ef 90       	pop	r14
     cf8:	df 90       	pop	r13
     cfa:	cf 90       	pop	r12
     cfc:	bf 90       	pop	r11
     cfe:	af 90       	pop	r10
     d00:	9f 90       	pop	r9
     d02:	8f 90       	pop	r8
     d04:	7f 90       	pop	r7
     d06:	6f 90       	pop	r6
     d08:	5f 90       	pop	r5
     d0a:	4f 90       	pop	r4
     d0c:	3f 90       	pop	r3
     d0e:	08 95       	ret

00000d10 <FM_getBandAndSpacing>:

uint16_t FM_getBandAndSpacing(void) {
	uint8_t band = FM_getRegister(RDA5807M_REG_TUNING) & (RDA5807M_BAND_MASK | RDA5807M_SPACE_MASK);
     d10:	83 e0       	ldi	r24, 0x03	; 3
     d12:	31 de       	rcall	.-926    	; 0x976 <FM_getRegister>
     d14:	28 2f       	mov	r18, r24
     d16:	2f 70       	andi	r18, 0x0F	; 15
	if (band & RDA5807M_BAND_MASK == BAND_EAST && !(FM_getRegister(RDA5807M_REG_BLEND) & RDA5807M_FLG_EASTBAND65M))
	// Lower band limit is 50MHz
	band = (band >> RDA5807M_BAND_SHIFT) + 1;
	else
	band >>= RDA5807M_BAND_SHIFT;
	return ((uint16_t)space<<8 | band);
     d18:	83 70       	andi	r24, 0x03	; 3
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	98 2f       	mov	r25, r24
     d1e:	88 27       	eor	r24, r24
     d20:	26 95       	lsr	r18
     d22:	26 95       	lsr	r18
}
     d24:	82 2b       	or	r24, r18
     d26:	08 95       	ret

00000d28 <FM_setFrequency>:

uint8_t FM_setFrequency(uint16_t frequency) {
     d28:	cf 93       	push	r28
     d2a:	df 93       	push	r29
     d2c:	ec 01       	movw	r28, r24
	uint16_t spaceandband = FM_getBandAndSpacing();
     d2e:	f0 df       	rcall	.-32     	; 0xd10 <FM_getBandAndSpacing>
	uint16_t origin = pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]);
     d30:	9c 01       	movw	r18, r24
     d32:	33 27       	eor	r19, r19
     d34:	f9 01       	movw	r30, r18
     d36:	ee 0f       	add	r30, r30
     d38:	ff 1f       	adc	r31, r31
     d3a:	e2 50       	subi	r30, 0x02	; 2
     d3c:	ff 4f       	sbci	r31, 0xFF	; 255
     d3e:	45 91       	lpm	r20, Z+
     d40:	54 91       	lpm	r21, Z
	// Check that specified frequency falls within our current band limits
	if (frequency < origin || frequency > pgm_read_word(&RDA5807M_BandHigherLimits[spaceandband & 0x00FF]))
     d42:	c4 17       	cp	r28, r20
     d44:	d5 07       	cpc	r29, r21
     d46:	08 f4       	brcc	.+2      	; 0xd4a <FM_setFrequency+0x22>
     d48:	38 c0       	rjmp	.+112    	; 0xdba <FM_setFrequency+0x92>
     d4a:	f9 01       	movw	r30, r18
     d4c:	ee 0f       	add	r30, r30
     d4e:	ff 1f       	adc	r31, r31
     d50:	ec 50       	subi	r30, 0x0C	; 12
     d52:	ff 4f       	sbci	r31, 0xFF	; 255
     d54:	25 91       	lpm	r18, Z+
     d56:	34 91       	lpm	r19, Z
     d58:	2c 17       	cp	r18, r28
     d5a:	3d 07       	cpc	r19, r29
     d5c:	80 f1       	brcs	.+96     	; 0xdbe <FM_setFrequency+0x96>
	return 1;
	// Adjust start offset
	frequency -= origin;
	uint8_t spacing = pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]);
     d5e:	e9 2f       	mov	r30, r25
     d60:	ff 27       	eor	r31, r31
     d62:	ee 0f       	add	r30, r30
     d64:	ff 1f       	adc	r31, r31
     d66:	e4 51       	subi	r30, 0x14	; 20
     d68:	ff 4f       	sbci	r31, 0xFF	; 255
     d6a:	e4 91       	lpm	r30, Z
	// Check that the given frequency can be tuned given current channel spacing
	if (frequency * 10 % spacing) return 1;
     d6c:	c4 1b       	sub	r28, r20
     d6e:	d5 0b       	sbc	r29, r21
     d70:	ce 01       	movw	r24, r28
     d72:	88 0f       	add	r24, r24
     d74:	99 1f       	adc	r25, r25
     d76:	cc 0f       	add	r28, r28
     d78:	dd 1f       	adc	r29, r29
     d7a:	cc 0f       	add	r28, r28
     d7c:	dd 1f       	adc	r29, r29
     d7e:	cc 0f       	add	r28, r28
     d80:	dd 1f       	adc	r29, r29
     d82:	c8 0f       	add	r28, r24
     d84:	d9 1f       	adc	r29, r25
     d86:	f0 e0       	ldi	r31, 0x00	; 0
     d88:	ce 01       	movw	r24, r28
     d8a:	bf 01       	movw	r22, r30
     d8c:	10 d3       	rcall	.+1568   	; 0x13ae <__udivmodhi4>
     d8e:	89 2b       	or	r24, r25
     d90:	c1 f4       	brne	.+48     	; 0xdc2 <FM_setFrequency+0x9a>
	// Attempt to tune to the requested frequency
	FM_updateRegister(RDA5807M_REG_TUNING, RDA5807M_CHAN_MASK | RDA5807M_FLG_TUNE,((frequency * 10 / spacing) << RDA5807M_CHAN_SHIFT) | RDA5807M_FLG_TUNE);
     d92:	ce 01       	movw	r24, r28
     d94:	bf 01       	movw	r22, r30
     d96:	0b d3       	rcall	.+1558   	; 0x13ae <__udivmodhi4>
     d98:	ab 01       	movw	r20, r22
     d9a:	00 24       	eor	r0, r0
     d9c:	56 95       	lsr	r21
     d9e:	47 95       	ror	r20
     da0:	07 94       	ror	r0
     da2:	56 95       	lsr	r21
     da4:	47 95       	ror	r20
     da6:	07 94       	ror	r0
     da8:	54 2f       	mov	r21, r20
     daa:	40 2d       	mov	r20, r0
     dac:	40 61       	ori	r20, 0x10	; 16
     dae:	60 ed       	ldi	r22, 0xD0	; 208
     db0:	7f ef       	ldi	r23, 0xFF	; 255
     db2:	83 e0       	ldi	r24, 0x03	; 3
     db4:	f5 dd       	rcall	.-1046   	; 0x9a0 <FM_updateRegister>
	return 0;
     db6:	80 e0       	ldi	r24, 0x00	; 0
     db8:	05 c0       	rjmp	.+10     	; 0xdc4 <FM_setFrequency+0x9c>
uint8_t FM_setFrequency(uint16_t frequency) {
	uint16_t spaceandband = FM_getBandAndSpacing();
	uint16_t origin = pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]);
	// Check that specified frequency falls within our current band limits
	if (frequency < origin || frequency > pgm_read_word(&RDA5807M_BandHigherLimits[spaceandband & 0x00FF]))
	return 1;
     dba:	81 e0       	ldi	r24, 0x01	; 1
     dbc:	03 c0       	rjmp	.+6      	; 0xdc4 <FM_setFrequency+0x9c>
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	01 c0       	rjmp	.+2      	; 0xdc4 <FM_setFrequency+0x9c>
	// Adjust start offset
	frequency -= origin;
	uint8_t spacing = pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]);
	// Check that the given frequency can be tuned given current channel spacing
	if (frequency * 10 % spacing) return 1;
     dc2:	81 e0       	ldi	r24, 0x01	; 1
	// Attempt to tune to the requested frequency
	FM_updateRegister(RDA5807M_REG_TUNING, RDA5807M_CHAN_MASK | RDA5807M_FLG_TUNE,((frequency * 10 / spacing) << RDA5807M_CHAN_SHIFT) | RDA5807M_FLG_TUNE);
	return 0;
}
     dc4:	df 91       	pop	r29
     dc6:	cf 91       	pop	r28
     dc8:	08 95       	ret

00000dca <FM_getFrequency>:

uint16_t FM_getFrequency(void) {
     dca:	0f 93       	push	r16
     dcc:	1f 93       	push	r17
     dce:	cf 93       	push	r28
     dd0:	df 93       	push	r29
	uint16_t spaceandband = FM_getBandAndSpacing();
     dd2:	9e df       	rcall	.-196    	; 0xd10 <FM_getBandAndSpacing>
     dd4:	ec 01       	movw	r28, r24
	return pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]) +
     dd6:	fc 01       	movw	r30, r24
     dd8:	ff 27       	eor	r31, r31
     dda:	ee 0f       	add	r30, r30
     ddc:	ff 1f       	adc	r31, r31
     dde:	e2 50       	subi	r30, 0x02	; 2
     de0:	ff 4f       	sbci	r31, 0xFF	; 255
     de2:	05 91       	lpm	r16, Z+
     de4:	14 91       	lpm	r17, Z
	(FM_getRegister(RDA5807M_REG_STATUS) & RDA5807M_READCHAN_MASK) *
     de6:	8a e0       	ldi	r24, 0x0A	; 10
     de8:	c6 dd       	rcall	.-1140   	; 0x976 <FM_getRegister>
	pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]) /	10;
     dea:	ed 2f       	mov	r30, r29
     dec:	ff 27       	eor	r31, r31
     dee:	ee 0f       	add	r30, r30
     df0:	ff 1f       	adc	r31, r31
     df2:	e4 51       	subi	r30, 0x14	; 20
     df4:	ff 4f       	sbci	r31, 0xFF	; 255
     df6:	e4 91       	lpm	r30, Z
	return 0;
}

uint16_t FM_getFrequency(void) {
	uint16_t spaceandband = FM_getBandAndSpacing();
	return pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]) +
     df8:	93 70       	andi	r25, 0x03	; 3
     dfa:	e8 9f       	mul	r30, r24
     dfc:	90 01       	movw	r18, r0
     dfe:	e9 9f       	mul	r30, r25
     e00:	30 0d       	add	r19, r0
     e02:	11 24       	eor	r1, r1
     e04:	ad ec       	ldi	r26, 0xCD	; 205
     e06:	bc ec       	ldi	r27, 0xCC	; 204
     e08:	24 d3       	rcall	.+1608   	; 0x1452 <__umulhisi3>
     e0a:	96 95       	lsr	r25
     e0c:	87 95       	ror	r24
     e0e:	96 95       	lsr	r25
     e10:	87 95       	ror	r24
     e12:	96 95       	lsr	r25
     e14:	87 95       	ror	r24
	(FM_getRegister(RDA5807M_REG_STATUS) & RDA5807M_READCHAN_MASK) *
	pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]) /	10;
}
     e16:	80 0f       	add	r24, r16
     e18:	91 1f       	adc	r25, r17
     e1a:	df 91       	pop	r29
     e1c:	cf 91       	pop	r28
     e1e:	1f 91       	pop	r17
     e20:	0f 91       	pop	r16
     e22:	08 95       	ret

00000e24 <FM_getRSSI>:

uint8_t FM_getRSSI(void) {
	return (FM_getRegister(RDA5807M_REG_RSSI) & RDA5807M_RSSI_MASK) >> RDA5807M_RSSI_SHIFT;
     e24:	8b e0       	ldi	r24, 0x0B	; 11
     e26:	a7 dd       	rcall	.-1202   	; 0x976 <FM_getRegister>
}
     e28:	89 2f       	mov	r24, r25
     e2a:	86 95       	lsr	r24
     e2c:	08 95       	ret

00000e2e <SEEK_FOR_RDS>:

struct max_station station = {0,0};
	
uint16_t SEEK_FOR_RDS()
{
     e2e:	2f 92       	push	r2
     e30:	3f 92       	push	r3
     e32:	4f 92       	push	r4
     e34:	5f 92       	push	r5
     e36:	6f 92       	push	r6
     e38:	7f 92       	push	r7
     e3a:	8f 92       	push	r8
     e3c:	9f 92       	push	r9
     e3e:	af 92       	push	r10
     e40:	bf 92       	push	r11
     e42:	cf 92       	push	r12
     e44:	df 92       	push	r13
     e46:	ef 92       	push	r14
     e48:	ff 92       	push	r15
     e4a:	0f 93       	push	r16
     e4c:	1f 93       	push	r17
     e4e:	cf 93       	push	r28
     e50:	df 93       	push	r29
     e52:	00 d0       	rcall	.+0      	; 0xe54 <SEEK_FOR_RDS+0x26>
     e54:	00 d0       	rcall	.+0      	; 0xe56 <SEEK_FOR_RDS+0x28>
     e56:	cd b7       	in	r28, 0x3d	; 61
     e58:	de b7       	in	r29, 0x3e	; 62
     e5a:	24 e1       	ldi	r18, 0x14	; 20
     e5c:	30 e0       	ldi	r19, 0x00	; 0
     e5e:	3a 83       	std	Y+2, r19	; 0x02
     e60:	29 83       	std	Y+1, r18	; 0x01
		uint16_t temp1 = tempw%100000;
		uint16_t temp2 = temp1;
		tempw = temp1/1000;
		UART_Send_Char(tempw/10 + 0x30);
		UART_Send_Char(tempw%10 + 0x30);
		temp1 = temp1 % 1000;
     e62:	0f 2e       	mov	r0, r31
     e64:	f8 ee       	ldi	r31, 0xE8	; 232
     e66:	ef 2e       	mov	r14, r31
     e68:	f3 e0       	ldi	r31, 0x03	; 3
     e6a:	ff 2e       	mov	r15, r31
     e6c:	f0 2d       	mov	r31, r0
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
		tempw = temp1 % 100;
     e6e:	0f 2e       	mov	r0, r31
     e70:	f4 e6       	ldi	r31, 0x64	; 100
     e72:	bf 2e       	mov	r11, r31
     e74:	f0 2d       	mov	r31, r0
	char grp, ver;
	uint8_t ending = 0;
	uint16_t iter = 0;
	while(ending==0)
	{
		FM_updateRegister(RDA5807M_REG_CONFIG,(RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE), (RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE));
     e76:	40 e8       	ldi	r20, 0x80	; 128
     e78:	53 e0       	ldi	r21, 0x03	; 3
     e7a:	60 e8       	ldi	r22, 0x80	; 128
     e7c:	73 e0       	ldi	r23, 0x03	; 3
     e7e:	82 e0       	ldi	r24, 0x02	; 2
     e80:	8f dd       	rcall	.-1250   	; 0x9a0 <FM_updateRegister>
     e82:	87 ea       	ldi	r24, 0xA7	; 167
     e84:	91 e6       	ldi	r25, 0x61	; 97
     e86:	01 97       	sbiw	r24, 0x01	; 1
     e88:	f1 f7       	brne	.-4      	; 0xe86 <SEEK_FOR_RDS+0x58>
     e8a:	00 c0       	rjmp	.+0      	; 0xe8c <SEEK_FOR_RDS+0x5e>
     e8c:	00 00       	nop
		tempw = 0;
		tempq = 0;
		while(!(((tempw&0x4000)>>14)&((tempq&0x0080)>>7)))
		{
			_delay_ms(100);
			tempw = FM_getRegister(0x0A); //РѕР¶РёРґР°РЅРёРµ Р·Р°РІРµСЂС€РµРЅРёСЏ РЅР°СЃС‚СЂРѕР№РєРё
     e8e:	8a e0       	ldi	r24, 0x0A	; 10
     e90:	72 dd       	rcall	.-1308   	; 0x976 <FM_getRegister>
     e92:	9c 83       	std	Y+4, r25	; 0x04
     e94:	8b 83       	std	Y+3, r24	; 0x03
			tempq = FM_getRegister(0x0B);
     e96:	8b e0       	ldi	r24, 0x0B	; 11
     e98:	6e dd       	rcall	.-1316   	; 0x976 <FM_getRegister>
	while(ending==0)
	{
		FM_updateRegister(RDA5807M_REG_CONFIG,(RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE), (RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE));
		tempw = 0;
		tempq = 0;
		while(!(((tempw&0x4000)>>14)&((tempq&0x0080)>>7)))
     e9a:	eb 81       	ldd	r30, Y+3	; 0x03
     e9c:	fc 81       	ldd	r31, Y+4	; 0x04
     e9e:	e4 e0       	ldi	r30, 0x04	; 4
     ea0:	fe 9f       	mul	r31, r30
     ea2:	e1 2d       	mov	r30, r1
     ea4:	ff 27       	eor	r31, r31
     ea6:	11 24       	eor	r1, r1
     ea8:	87 fb       	bst	r24, 7
     eaa:	00 27       	eor	r16, r16
     eac:	00 f9       	bld	r16, 0
     eae:	10 e0       	ldi	r17, 0x00	; 0
     eb0:	e0 23       	and	r30, r16
     eb2:	f1 23       	and	r31, r17
     eb4:	ef 2b       	or	r30, r31
     eb6:	29 f3       	breq	.-54     	; 0xe82 <SEEK_FOR_RDS+0x54>
		{
			_delay_ms(100);
			tempw = FM_getRegister(0x0A); //РѕР¶РёРґР°РЅРёРµ Р·Р°РІРµСЂС€РµРЅРёСЏ РЅР°СЃС‚СЂРѕР№РєРё
			tempq = FM_getRegister(0x0B);
		}
		UART_Send_Str("found! ");
     eb8:	87 ee       	ldi	r24, 0xE7	; 231
     eba:	90 e0       	ldi	r25, 0x00	; 0
     ebc:	6a d2       	rcall	.+1236   	; 0x1392 <UART_Send_Str>
		tempw = FM_getFrequency();
     ebe:	85 df       	rcall	.-246    	; 0xdca <FM_getFrequency>
			
		uint16_t temp1 = tempw%100000;
     ec0:	bc 01       	movw	r22, r24
     ec2:	80 e0       	ldi	r24, 0x00	; 0
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	20 ea       	ldi	r18, 0xA0	; 160
     ec8:	36 e8       	ldi	r19, 0x86	; 134
     eca:	41 e0       	ldi	r20, 0x01	; 1
     ecc:	50 e0       	ldi	r21, 0x00	; 0
     ece:	a5 d2       	rcall	.+1354   	; 0x141a <__divmodsi4>
     ed0:	2b 01       	movw	r4, r22
     ed2:	3c 01       	movw	r6, r24
		uint16_t temp2 = temp1;
		tempw = temp1/1000;
		UART_Send_Char(tempw/10 + 0x30);
     ed4:	9b 01       	movw	r18, r22
     ed6:	32 95       	swap	r19
     ed8:	22 95       	swap	r18
     eda:	2f 70       	andi	r18, 0x0F	; 15
     edc:	23 27       	eor	r18, r19
     ede:	3f 70       	andi	r19, 0x0F	; 15
     ee0:	23 27       	eor	r18, r19
     ee2:	a7 e4       	ldi	r26, 0x47	; 71
     ee4:	b3 e0       	ldi	r27, 0x03	; 3
     ee6:	b5 d2       	rcall	.+1386   	; 0x1452 <__umulhisi3>
     ee8:	96 95       	lsr	r25
     eea:	87 95       	ror	r24
     eec:	96 95       	lsr	r25
     eee:	87 95       	ror	r24
     ef0:	96 95       	lsr	r25
     ef2:	87 95       	ror	r24
     ef4:	80 5d       	subi	r24, 0xD0	; 208
     ef6:	49 d2       	rcall	.+1170   	; 0x138a <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
     ef8:	92 01       	movw	r18, r4
     efa:	36 95       	lsr	r19
     efc:	27 95       	ror	r18
     efe:	36 95       	lsr	r19
     f00:	27 95       	ror	r18
     f02:	36 95       	lsr	r19
     f04:	27 95       	ror	r18
     f06:	a5 ec       	ldi	r26, 0xC5	; 197
     f08:	b0 e2       	ldi	r27, 0x20	; 32
     f0a:	a3 d2       	rcall	.+1350   	; 0x1452 <__umulhisi3>
     f0c:	92 95       	swap	r25
     f0e:	82 95       	swap	r24
     f10:	8f 70       	andi	r24, 0x0F	; 15
     f12:	89 27       	eor	r24, r25
     f14:	9f 70       	andi	r25, 0x0F	; 15
     f16:	89 27       	eor	r24, r25
     f18:	9c 83       	std	Y+4, r25	; 0x04
     f1a:	8b 83       	std	Y+3, r24	; 0x03
     f1c:	9c 01       	movw	r18, r24
     f1e:	ad ec       	ldi	r26, 0xCD	; 205
     f20:	bc ec       	ldi	r27, 0xCC	; 204
     f22:	97 d2       	rcall	.+1326   	; 0x1452 <__umulhisi3>
     f24:	96 95       	lsr	r25
     f26:	87 95       	ror	r24
     f28:	96 95       	lsr	r25
     f2a:	87 95       	ror	r24
     f2c:	96 95       	lsr	r25
     f2e:	87 95       	ror	r24
     f30:	9c 01       	movw	r18, r24
     f32:	22 0f       	add	r18, r18
     f34:	33 1f       	adc	r19, r19
     f36:	88 0f       	add	r24, r24
     f38:	99 1f       	adc	r25, r25
     f3a:	88 0f       	add	r24, r24
     f3c:	99 1f       	adc	r25, r25
     f3e:	88 0f       	add	r24, r24
     f40:	99 1f       	adc	r25, r25
     f42:	82 0f       	add	r24, r18
     f44:	93 1f       	adc	r25, r19
     f46:	2b 81       	ldd	r18, Y+3	; 0x03
     f48:	3c 81       	ldd	r19, Y+4	; 0x04
     f4a:	28 1b       	sub	r18, r24
     f4c:	39 0b       	sbc	r19, r25
     f4e:	c9 01       	movw	r24, r18
     f50:	80 5d       	subi	r24, 0xD0	; 208
     f52:	1b d2       	rcall	.+1078   	; 0x138a <UART_Send_Char>
		temp1 = temp1 % 1000;
     f54:	eb 81       	ldd	r30, Y+3	; 0x03
     f56:	fc 81       	ldd	r31, Y+4	; 0x04
     f58:	ee 9d       	mul	r30, r14
     f5a:	c0 01       	movw	r24, r0
     f5c:	ef 9d       	mul	r30, r15
     f5e:	90 0d       	add	r25, r0
     f60:	fe 9d       	mul	r31, r14
     f62:	90 0d       	add	r25, r0
     f64:	11 24       	eor	r1, r1
     f66:	92 01       	movw	r18, r4
     f68:	28 1b       	sub	r18, r24
     f6a:	39 0b       	sbc	r19, r25
     f6c:	3c 83       	std	Y+4, r19	; 0x04
     f6e:	2b 83       	std	Y+3, r18	; 0x03
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
     f70:	36 95       	lsr	r19
     f72:	27 95       	ror	r18
     f74:	36 95       	lsr	r19
     f76:	27 95       	ror	r18
     f78:	ab e7       	ldi	r26, 0x7B	; 123
     f7a:	b4 e1       	ldi	r27, 0x14	; 20
     f7c:	6a d2       	rcall	.+1236   	; 0x1452 <__umulhisi3>
     f7e:	6c 01       	movw	r12, r24
     f80:	d6 94       	lsr	r13
     f82:	c7 94       	ror	r12
     f84:	80 e3       	ldi	r24, 0x30	; 48
     f86:	8c 0d       	add	r24, r12
     f88:	00 d2       	rcall	.+1024   	; 0x138a <UART_Send_Char>
		tempw = temp1 % 100;
     f8a:	bc 9c       	mul	r11, r12
     f8c:	c0 01       	movw	r24, r0
     f8e:	bd 9c       	mul	r11, r13
     f90:	90 0d       	add	r25, r0
     f92:	11 24       	eor	r1, r1
     f94:	eb 81       	ldd	r30, Y+3	; 0x03
     f96:	fc 81       	ldd	r31, Y+4	; 0x04
     f98:	e8 1b       	sub	r30, r24
     f9a:	f9 0b       	sbc	r31, r25
     f9c:	fc 83       	std	Y+4, r31	; 0x04
     f9e:	eb 83       	std	Y+3, r30	; 0x03
		UART_Send_Char(tempw/10 + 0x30);
     fa0:	9f 01       	movw	r18, r30
     fa2:	ad ec       	ldi	r26, 0xCD	; 205
     fa4:	bc ec       	ldi	r27, 0xCC	; 204
     fa6:	55 d2       	rcall	.+1194   	; 0x1452 <__umulhisi3>
     fa8:	6c 01       	movw	r12, r24
     faa:	d6 94       	lsr	r13
     fac:	c7 94       	ror	r12
     fae:	d6 94       	lsr	r13
     fb0:	c7 94       	ror	r12
     fb2:	d6 94       	lsr	r13
     fb4:	c7 94       	ror	r12
     fb6:	80 e3       	ldi	r24, 0x30	; 48
     fb8:	8c 0d       	add	r24, r12
     fba:	e7 d1       	rcall	.+974    	; 0x138a <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
     fbc:	c6 01       	movw	r24, r12
     fbe:	88 0f       	add	r24, r24
     fc0:	99 1f       	adc	r25, r25
     fc2:	cc 0c       	add	r12, r12
     fc4:	dd 1c       	adc	r13, r13
     fc6:	cc 0c       	add	r12, r12
     fc8:	dd 1c       	adc	r13, r13
     fca:	cc 0c       	add	r12, r12
     fcc:	dd 1c       	adc	r13, r13
     fce:	c8 0e       	add	r12, r24
     fd0:	d9 1e       	adc	r13, r25
     fd2:	8b 81       	ldd	r24, Y+3	; 0x03
     fd4:	9c 81       	ldd	r25, Y+4	; 0x04
     fd6:	8c 19       	sub	r24, r12
     fd8:	9d 09       	sbc	r25, r13
     fda:	80 5d       	subi	r24, 0xD0	; 208
     fdc:	d6 d1       	rcall	.+940    	; 0x138a <UART_Send_Char>
			
		UART_Send_Str(" MHz ");
     fde:	8f ee       	ldi	r24, 0xEF	; 239
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	d7 d1       	rcall	.+942    	; 0x1392 <UART_Send_Str>
			
		tempw = FM_getRSSI();
     fe4:	1f df       	rcall	.-450    	; 0xe24 <FM_getRSSI>
     fe6:	a8 2e       	mov	r10, r24
     fe8:	88 2e       	mov	r8, r24
     fea:	91 2c       	mov	r9, r1
		temp1 = tempw;
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
     fec:	94 01       	movw	r18, r8
     fee:	36 95       	lsr	r19
     ff0:	27 95       	ror	r18
     ff2:	36 95       	lsr	r19
     ff4:	27 95       	ror	r18
     ff6:	ab e7       	ldi	r26, 0x7B	; 123
     ff8:	b4 e1       	ldi	r27, 0x14	; 20
     ffa:	2b d2       	rcall	.+1110   	; 0x1452 <__umulhisi3>
     ffc:	96 95       	lsr	r25
     ffe:	87 95       	ror	r24
    1000:	9c 83       	std	Y+4, r25	; 0x04
    1002:	8b 83       	std	Y+3, r24	; 0x03
    1004:	8b 81       	ldd	r24, Y+3	; 0x03
    1006:	80 5d       	subi	r24, 0xD0	; 208
    1008:	c0 d1       	rcall	.+896    	; 0x138a <UART_Send_Char>
		tempw = temp1 % 100;
    100a:	2b 81       	ldd	r18, Y+3	; 0x03
    100c:	3c 81       	ldd	r19, Y+4	; 0x04
    100e:	b2 9e       	mul	r11, r18
    1010:	c0 01       	movw	r24, r0
    1012:	b3 9e       	mul	r11, r19
    1014:	90 0d       	add	r25, r0
    1016:	11 24       	eor	r1, r1
    1018:	64 01       	movw	r12, r8
    101a:	c8 1a       	sub	r12, r24
    101c:	d9 0a       	sbc	r13, r25
		UART_Send_Char(tempw/10 + 0x30);
    101e:	96 01       	movw	r18, r12
    1020:	ad ec       	ldi	r26, 0xCD	; 205
    1022:	bc ec       	ldi	r27, 0xCC	; 204
    1024:	16 d2       	rcall	.+1068   	; 0x1452 <__umulhisi3>
    1026:	96 95       	lsr	r25
    1028:	87 95       	ror	r24
    102a:	96 95       	lsr	r25
    102c:	87 95       	ror	r24
    102e:	96 95       	lsr	r25
    1030:	87 95       	ror	r24
    1032:	9c 83       	std	Y+4, r25	; 0x04
    1034:	8b 83       	std	Y+3, r24	; 0x03
    1036:	8b 81       	ldd	r24, Y+3	; 0x03
    1038:	80 5d       	subi	r24, 0xD0	; 208
    103a:	a7 d1       	rcall	.+846    	; 0x138a <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
    103c:	8b 81       	ldd	r24, Y+3	; 0x03
    103e:	9c 81       	ldd	r25, Y+4	; 0x04
    1040:	88 0f       	add	r24, r24
    1042:	99 1f       	adc	r25, r25
    1044:	eb 81       	ldd	r30, Y+3	; 0x03
    1046:	fc 81       	ldd	r31, Y+4	; 0x04
    1048:	ee 0f       	add	r30, r30
    104a:	ff 1f       	adc	r31, r31
    104c:	ee 0f       	add	r30, r30
    104e:	ff 1f       	adc	r31, r31
    1050:	ee 0f       	add	r30, r30
    1052:	ff 1f       	adc	r31, r31
    1054:	e8 0f       	add	r30, r24
    1056:	f9 1f       	adc	r31, r25
    1058:	c6 01       	movw	r24, r12
    105a:	8e 1b       	sub	r24, r30
    105c:	9f 0b       	sbc	r25, r31
    105e:	80 5d       	subi	r24, 0xD0	; 208
    1060:	94 d1       	rcall	.+808    	; 0x138a <UART_Send_Char>
		UART_Send_Str(" LEVEL \r\n");
    1062:	85 ef       	ldi	r24, 0xF5	; 245
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	95 d1       	rcall	.+810    	; 0x1392 <UART_Send_Str>
		
		tempw = FM_getRegister(0x0A);
    1068:	8a e0       	ldi	r24, 0x0A	; 10
    106a:	85 dc       	rcall	.-1782   	; 0x976 <FM_getRegister>
		if((tempw&0x8000)>>15)
    106c:	99 23       	and	r25, r25
    106e:	0c f0       	brlt	.+2      	; 0x1072 <SEEK_FOR_RDS+0x244>
    1070:	02 cf       	rjmp	.-508    	; 0xe76 <SEEK_FOR_RDS+0x48>
		{
			UART_Send_Str("RDS! \r\n");
    1072:	8f ef       	ldi	r24, 0xFF	; 255
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	8d d1       	rcall	.+794    	; 0x1392 <UART_Send_Str>
			iter++;
			if(temp1>station.rssi)
    1078:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <station+0x2>
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	88 15       	cp	r24, r8
    1080:	99 05       	cpc	r25, r9
    1082:	30 f4       	brcc	.+12     	; 0x1090 <SEEK_FOR_RDS+0x262>
			{
				station.rssi = temp1;
    1084:	a0 92 36 01 	sts	0x0136, r10	; 0x800136 <station+0x2>
				station.freq = temp2;
    1088:	e4 e3       	ldi	r30, 0x34	; 52
    108a:	f1 e0       	ldi	r31, 0x01	; 1
    108c:	51 82       	std	Z+1, r5	; 0x01
    108e:	40 82       	st	Z, r4
    1090:	29 81       	ldd	r18, Y+1	; 0x01
    1092:	3a 81       	ldd	r19, Y+2	; 0x02
    1094:	21 50       	subi	r18, 0x01	; 1
    1096:	31 09       	sbc	r19, r1
    1098:	3a 83       	std	Y+2, r19	; 0x02
    109a:	29 83       	std	Y+1, r18	; 0x01
			}
				
			if(iter == SEARCH_ITER)
    109c:	23 2b       	or	r18, r19
    109e:	09 f0       	breq	.+2      	; 0x10a2 <SEEK_FOR_RDS+0x274>
    10a0:	ea ce       	rjmp	.-556    	; 0xe76 <SEEK_FOR_RDS+0x48>
			{
				UART_Send_Str("\nSet: ");
    10a2:	87 e0       	ldi	r24, 0x07	; 7
    10a4:	91 e0       	ldi	r25, 0x01	; 1
    10a6:	75 d1       	rcall	.+746    	; 0x1392 <UART_Send_Str>
				UART_Send_Char(station.freq/10000 + 0x30);
    10a8:	e4 e3       	ldi	r30, 0x34	; 52
    10aa:	f1 e0       	ldi	r31, 0x01	; 1
    10ac:	20 81       	ld	r18, Z
    10ae:	31 81       	ldd	r19, Z+1	; 0x01
    10b0:	32 95       	swap	r19
    10b2:	22 95       	swap	r18
    10b4:	2f 70       	andi	r18, 0x0F	; 15
    10b6:	23 27       	eor	r18, r19
    10b8:	3f 70       	andi	r19, 0x0F	; 15
    10ba:	23 27       	eor	r18, r19
    10bc:	a7 e4       	ldi	r26, 0x47	; 71
    10be:	b3 e0       	ldi	r27, 0x03	; 3
    10c0:	c8 d1       	rcall	.+912    	; 0x1452 <__umulhisi3>
    10c2:	96 95       	lsr	r25
    10c4:	87 95       	ror	r24
    10c6:	96 95       	lsr	r25
    10c8:	87 95       	ror	r24
    10ca:	96 95       	lsr	r25
    10cc:	87 95       	ror	r24
    10ce:	80 5d       	subi	r24, 0xD0	; 208
    10d0:	5c d1       	rcall	.+696    	; 0x138a <UART_Send_Char>
				UART_Send_Char(((station.freq%10000)/1000) + 0x30);
    10d2:	e4 e3       	ldi	r30, 0x34	; 52
    10d4:	f1 e0       	ldi	r31, 0x01	; 1
    10d6:	40 81       	ld	r20, Z
    10d8:	51 81       	ldd	r21, Z+1	; 0x01
    10da:	9a 01       	movw	r18, r20
    10dc:	32 95       	swap	r19
    10de:	22 95       	swap	r18
    10e0:	2f 70       	andi	r18, 0x0F	; 15
    10e2:	23 27       	eor	r18, r19
    10e4:	3f 70       	andi	r19, 0x0F	; 15
    10e6:	23 27       	eor	r18, r19
    10e8:	a7 e4       	ldi	r26, 0x47	; 71
    10ea:	b3 e0       	ldi	r27, 0x03	; 3
    10ec:	b2 d1       	rcall	.+868    	; 0x1452 <__umulhisi3>
    10ee:	96 95       	lsr	r25
    10f0:	87 95       	ror	r24
    10f2:	96 95       	lsr	r25
    10f4:	87 95       	ror	r24
    10f6:	96 95       	lsr	r25
    10f8:	87 95       	ror	r24
    10fa:	0f 2e       	mov	r0, r31
    10fc:	f0 e1       	ldi	r31, 0x10	; 16
    10fe:	ef 2e       	mov	r14, r31
    1100:	f7 e2       	ldi	r31, 0x27	; 39
    1102:	ff 2e       	mov	r15, r31
    1104:	f0 2d       	mov	r31, r0
    1106:	8e 9d       	mul	r24, r14
    1108:	90 01       	movw	r18, r0
    110a:	8f 9d       	mul	r24, r15
    110c:	30 0d       	add	r19, r0
    110e:	9e 9d       	mul	r25, r14
    1110:	30 0d       	add	r19, r0
    1112:	11 24       	eor	r1, r1
    1114:	ca 01       	movw	r24, r20
    1116:	82 1b       	sub	r24, r18
    1118:	93 0b       	sbc	r25, r19
    111a:	9c 01       	movw	r18, r24
    111c:	36 95       	lsr	r19
    111e:	27 95       	ror	r18
    1120:	36 95       	lsr	r19
    1122:	27 95       	ror	r18
    1124:	36 95       	lsr	r19
    1126:	27 95       	ror	r18
    1128:	a5 ec       	ldi	r26, 0xC5	; 197
    112a:	b0 e2       	ldi	r27, 0x20	; 32
    112c:	92 d1       	rcall	.+804    	; 0x1452 <__umulhisi3>
    112e:	92 95       	swap	r25
    1130:	82 95       	swap	r24
    1132:	8f 70       	andi	r24, 0x0F	; 15
    1134:	89 27       	eor	r24, r25
    1136:	9f 70       	andi	r25, 0x0F	; 15
    1138:	89 27       	eor	r24, r25
    113a:	80 5d       	subi	r24, 0xD0	; 208
    113c:	26 d1       	rcall	.+588    	; 0x138a <UART_Send_Char>
				UART_Send_Char(((station.freq%10000)%1000)/100 + 0x30);
    113e:	e4 e3       	ldi	r30, 0x34	; 52
    1140:	f1 e0       	ldi	r31, 0x01	; 1
    1142:	40 81       	ld	r20, Z
    1144:	51 81       	ldd	r21, Z+1	; 0x01
    1146:	9a 01       	movw	r18, r20
    1148:	32 95       	swap	r19
    114a:	22 95       	swap	r18
    114c:	2f 70       	andi	r18, 0x0F	; 15
    114e:	23 27       	eor	r18, r19
    1150:	3f 70       	andi	r19, 0x0F	; 15
    1152:	23 27       	eor	r18, r19
    1154:	a7 e4       	ldi	r26, 0x47	; 71
    1156:	b3 e0       	ldi	r27, 0x03	; 3
    1158:	7c d1       	rcall	.+760    	; 0x1452 <__umulhisi3>
    115a:	96 95       	lsr	r25
    115c:	87 95       	ror	r24
    115e:	96 95       	lsr	r25
    1160:	87 95       	ror	r24
    1162:	96 95       	lsr	r25
    1164:	87 95       	ror	r24
    1166:	8e 9d       	mul	r24, r14
    1168:	90 01       	movw	r18, r0
    116a:	8f 9d       	mul	r24, r15
    116c:	30 0d       	add	r19, r0
    116e:	9e 9d       	mul	r25, r14
    1170:	30 0d       	add	r19, r0
    1172:	11 24       	eor	r1, r1
    1174:	42 1b       	sub	r20, r18
    1176:	53 0b       	sbc	r21, r19
    1178:	9a 01       	movw	r18, r20
    117a:	36 95       	lsr	r19
    117c:	27 95       	ror	r18
    117e:	36 95       	lsr	r19
    1180:	27 95       	ror	r18
    1182:	36 95       	lsr	r19
    1184:	27 95       	ror	r18
    1186:	a5 ec       	ldi	r26, 0xC5	; 197
    1188:	b0 e2       	ldi	r27, 0x20	; 32
    118a:	63 d1       	rcall	.+710    	; 0x1452 <__umulhisi3>
    118c:	92 95       	swap	r25
    118e:	82 95       	swap	r24
    1190:	8f 70       	andi	r24, 0x0F	; 15
    1192:	89 27       	eor	r24, r25
    1194:	9f 70       	andi	r25, 0x0F	; 15
    1196:	89 27       	eor	r24, r25
    1198:	08 ee       	ldi	r16, 0xE8	; 232
    119a:	13 e0       	ldi	r17, 0x03	; 3
    119c:	80 9f       	mul	r24, r16
    119e:	90 01       	movw	r18, r0
    11a0:	81 9f       	mul	r24, r17
    11a2:	30 0d       	add	r19, r0
    11a4:	90 9f       	mul	r25, r16
    11a6:	30 0d       	add	r19, r0
    11a8:	11 24       	eor	r1, r1
    11aa:	ca 01       	movw	r24, r20
    11ac:	82 1b       	sub	r24, r18
    11ae:	93 0b       	sbc	r25, r19
    11b0:	9c 01       	movw	r18, r24
    11b2:	36 95       	lsr	r19
    11b4:	27 95       	ror	r18
    11b6:	36 95       	lsr	r19
    11b8:	27 95       	ror	r18
    11ba:	ab e7       	ldi	r26, 0x7B	; 123
    11bc:	b4 e1       	ldi	r27, 0x14	; 20
    11be:	49 d1       	rcall	.+658    	; 0x1452 <__umulhisi3>
    11c0:	96 95       	lsr	r25
    11c2:	87 95       	ror	r24
    11c4:	80 5d       	subi	r24, 0xD0	; 208
    11c6:	e1 d0       	rcall	.+450    	; 0x138a <UART_Send_Char>
				UART_Send_Char((((station.freq%10000)%1000)%100)/10 + 0x30);
    11c8:	e4 e3       	ldi	r30, 0x34	; 52
    11ca:	f1 e0       	ldi	r31, 0x01	; 1
    11cc:	40 81       	ld	r20, Z
    11ce:	51 81       	ldd	r21, Z+1	; 0x01
    11d0:	9a 01       	movw	r18, r20
    11d2:	32 95       	swap	r19
    11d4:	22 95       	swap	r18
    11d6:	2f 70       	andi	r18, 0x0F	; 15
    11d8:	23 27       	eor	r18, r19
    11da:	3f 70       	andi	r19, 0x0F	; 15
    11dc:	23 27       	eor	r18, r19
    11de:	a7 e4       	ldi	r26, 0x47	; 71
    11e0:	b3 e0       	ldi	r27, 0x03	; 3
    11e2:	37 d1       	rcall	.+622    	; 0x1452 <__umulhisi3>
    11e4:	96 95       	lsr	r25
    11e6:	87 95       	ror	r24
    11e8:	96 95       	lsr	r25
    11ea:	87 95       	ror	r24
    11ec:	96 95       	lsr	r25
    11ee:	87 95       	ror	r24
    11f0:	8e 9d       	mul	r24, r14
    11f2:	90 01       	movw	r18, r0
    11f4:	8f 9d       	mul	r24, r15
    11f6:	30 0d       	add	r19, r0
    11f8:	9e 9d       	mul	r25, r14
    11fa:	30 0d       	add	r19, r0
    11fc:	11 24       	eor	r1, r1
    11fe:	42 1b       	sub	r20, r18
    1200:	53 0b       	sbc	r21, r19
    1202:	9a 01       	movw	r18, r20
    1204:	36 95       	lsr	r19
    1206:	27 95       	ror	r18
    1208:	36 95       	lsr	r19
    120a:	27 95       	ror	r18
    120c:	36 95       	lsr	r19
    120e:	27 95       	ror	r18
    1210:	a5 ec       	ldi	r26, 0xC5	; 197
    1212:	b0 e2       	ldi	r27, 0x20	; 32
    1214:	1e d1       	rcall	.+572    	; 0x1452 <__umulhisi3>
    1216:	92 95       	swap	r25
    1218:	82 95       	swap	r24
    121a:	8f 70       	andi	r24, 0x0F	; 15
    121c:	89 27       	eor	r24, r25
    121e:	9f 70       	andi	r25, 0x0F	; 15
    1220:	89 27       	eor	r24, r25
    1222:	80 9f       	mul	r24, r16
    1224:	90 01       	movw	r18, r0
    1226:	81 9f       	mul	r24, r17
    1228:	30 0d       	add	r19, r0
    122a:	90 9f       	mul	r25, r16
    122c:	30 0d       	add	r19, r0
    122e:	11 24       	eor	r1, r1
    1230:	42 1b       	sub	r20, r18
    1232:	53 0b       	sbc	r21, r19
    1234:	9a 01       	movw	r18, r20
    1236:	36 95       	lsr	r19
    1238:	27 95       	ror	r18
    123a:	36 95       	lsr	r19
    123c:	27 95       	ror	r18
    123e:	ab e7       	ldi	r26, 0x7B	; 123
    1240:	b4 e1       	ldi	r27, 0x14	; 20
    1242:	07 d1       	rcall	.+526    	; 0x1452 <__umulhisi3>
    1244:	96 95       	lsr	r25
    1246:	87 95       	ror	r24
    1248:	0f 2e       	mov	r0, r31
    124a:	f4 e6       	ldi	r31, 0x64	; 100
    124c:	df 2e       	mov	r13, r31
    124e:	f0 2d       	mov	r31, r0
    1250:	d8 9e       	mul	r13, r24
    1252:	90 01       	movw	r18, r0
    1254:	d9 9e       	mul	r13, r25
    1256:	30 0d       	add	r19, r0
    1258:	11 24       	eor	r1, r1
    125a:	ca 01       	movw	r24, r20
    125c:	82 1b       	sub	r24, r18
    125e:	93 0b       	sbc	r25, r19
    1260:	9c 01       	movw	r18, r24
    1262:	ad ec       	ldi	r26, 0xCD	; 205
    1264:	bc ec       	ldi	r27, 0xCC	; 204
    1266:	f5 d0       	rcall	.+490    	; 0x1452 <__umulhisi3>
    1268:	96 95       	lsr	r25
    126a:	87 95       	ror	r24
    126c:	96 95       	lsr	r25
    126e:	87 95       	ror	r24
    1270:	96 95       	lsr	r25
    1272:	87 95       	ror	r24
    1274:	80 5d       	subi	r24, 0xD0	; 208
    1276:	89 d0       	rcall	.+274    	; 0x138a <UART_Send_Char>
				UART_Send_Char((((station.freq%10000)%1000)%100)%10 + 0x30);
    1278:	e4 e3       	ldi	r30, 0x34	; 52
    127a:	f1 e0       	ldi	r31, 0x01	; 1
    127c:	40 81       	ld	r20, Z
    127e:	51 81       	ldd	r21, Z+1	; 0x01
    1280:	9a 01       	movw	r18, r20
    1282:	32 95       	swap	r19
    1284:	22 95       	swap	r18
    1286:	2f 70       	andi	r18, 0x0F	; 15
    1288:	23 27       	eor	r18, r19
    128a:	3f 70       	andi	r19, 0x0F	; 15
    128c:	23 27       	eor	r18, r19
    128e:	a7 e4       	ldi	r26, 0x47	; 71
    1290:	b3 e0       	ldi	r27, 0x03	; 3
    1292:	df d0       	rcall	.+446    	; 0x1452 <__umulhisi3>
    1294:	96 95       	lsr	r25
    1296:	87 95       	ror	r24
    1298:	96 95       	lsr	r25
    129a:	87 95       	ror	r24
    129c:	96 95       	lsr	r25
    129e:	87 95       	ror	r24
    12a0:	8e 9d       	mul	r24, r14
    12a2:	90 01       	movw	r18, r0
    12a4:	8f 9d       	mul	r24, r15
    12a6:	30 0d       	add	r19, r0
    12a8:	9e 9d       	mul	r25, r14
    12aa:	30 0d       	add	r19, r0
    12ac:	11 24       	eor	r1, r1
    12ae:	42 1b       	sub	r20, r18
    12b0:	53 0b       	sbc	r21, r19
    12b2:	9a 01       	movw	r18, r20
    12b4:	36 95       	lsr	r19
    12b6:	27 95       	ror	r18
    12b8:	36 95       	lsr	r19
    12ba:	27 95       	ror	r18
    12bc:	36 95       	lsr	r19
    12be:	27 95       	ror	r18
    12c0:	a5 ec       	ldi	r26, 0xC5	; 197
    12c2:	b0 e2       	ldi	r27, 0x20	; 32
    12c4:	c6 d0       	rcall	.+396    	; 0x1452 <__umulhisi3>
    12c6:	92 95       	swap	r25
    12c8:	82 95       	swap	r24
    12ca:	8f 70       	andi	r24, 0x0F	; 15
    12cc:	89 27       	eor	r24, r25
    12ce:	9f 70       	andi	r25, 0x0F	; 15
    12d0:	89 27       	eor	r24, r25
    12d2:	80 9f       	mul	r24, r16
    12d4:	90 01       	movw	r18, r0
    12d6:	81 9f       	mul	r24, r17
    12d8:	30 0d       	add	r19, r0
    12da:	90 9f       	mul	r25, r16
    12dc:	30 0d       	add	r19, r0
    12de:	11 24       	eor	r1, r1
    12e0:	42 1b       	sub	r20, r18
    12e2:	53 0b       	sbc	r21, r19
    12e4:	9a 01       	movw	r18, r20
    12e6:	36 95       	lsr	r19
    12e8:	27 95       	ror	r18
    12ea:	36 95       	lsr	r19
    12ec:	27 95       	ror	r18
    12ee:	ab e7       	ldi	r26, 0x7B	; 123
    12f0:	b4 e1       	ldi	r27, 0x14	; 20
    12f2:	af d0       	rcall	.+350    	; 0x1452 <__umulhisi3>
    12f4:	96 95       	lsr	r25
    12f6:	87 95       	ror	r24
    12f8:	d8 9e       	mul	r13, r24
    12fa:	90 01       	movw	r18, r0
    12fc:	d9 9e       	mul	r13, r25
    12fe:	30 0d       	add	r19, r0
    1300:	11 24       	eor	r1, r1
    1302:	42 1b       	sub	r20, r18
    1304:	53 0b       	sbc	r21, r19
    1306:	9a 01       	movw	r18, r20
    1308:	ad ec       	ldi	r26, 0xCD	; 205
    130a:	bc ec       	ldi	r27, 0xCC	; 204
    130c:	a2 d0       	rcall	.+324    	; 0x1452 <__umulhisi3>
    130e:	96 95       	lsr	r25
    1310:	87 95       	ror	r24
    1312:	96 95       	lsr	r25
    1314:	87 95       	ror	r24
    1316:	96 95       	lsr	r25
    1318:	87 95       	ror	r24
    131a:	9c 01       	movw	r18, r24
    131c:	22 0f       	add	r18, r18
    131e:	33 1f       	adc	r19, r19
    1320:	88 0f       	add	r24, r24
    1322:	99 1f       	adc	r25, r25
    1324:	88 0f       	add	r24, r24
    1326:	99 1f       	adc	r25, r25
    1328:	88 0f       	add	r24, r24
    132a:	99 1f       	adc	r25, r25
    132c:	82 0f       	add	r24, r18
    132e:	93 1f       	adc	r25, r19
    1330:	9a 01       	movw	r18, r20
    1332:	28 1b       	sub	r18, r24
    1334:	39 0b       	sbc	r19, r25
    1336:	c9 01       	movw	r24, r18
    1338:	80 5d       	subi	r24, 0xD0	; 208
    133a:	27 d0       	rcall	.+78     	; 0x138a <UART_Send_Char>
				UART_Send_Str(" MHz\n");
    133c:	8e e0       	ldi	r24, 0x0E	; 14
    133e:	91 e0       	ldi	r25, 0x01	; 1
    1340:	28 d0       	rcall	.+80     	; 0x1392 <UART_Send_Str>
			}
			
		}
	}
	return station.freq;
    1342:	e4 e3       	ldi	r30, 0x34	; 52
    1344:	f1 e0       	ldi	r31, 0x01	; 1
    1346:	80 81       	ld	r24, Z
    1348:	91 81       	ldd	r25, Z+1	; 0x01
    134a:	0f 90       	pop	r0
    134c:	0f 90       	pop	r0
    134e:	0f 90       	pop	r0
    1350:	0f 90       	pop	r0
    1352:	df 91       	pop	r29
    1354:	cf 91       	pop	r28
    1356:	1f 91       	pop	r17
    1358:	0f 91       	pop	r16
    135a:	ff 90       	pop	r15
    135c:	ef 90       	pop	r14
    135e:	df 90       	pop	r13
    1360:	cf 90       	pop	r12
    1362:	bf 90       	pop	r11
    1364:	af 90       	pop	r10
    1366:	9f 90       	pop	r9
    1368:	8f 90       	pop	r8
    136a:	7f 90       	pop	r7
    136c:	6f 90       	pop	r6
    136e:	5f 90       	pop	r5
    1370:	4f 90       	pop	r4
    1372:	3f 90       	pop	r3
    1374:	2f 90       	pop	r2
    1376:	08 95       	ret

00001378 <UART_Init>:
п»ї#include <avr/io.h>
#include "uart.h"

void UART_Init(void)
{
	UBRRL = MYUBRR;
    1378:	83 e3       	ldi	r24, 0x33	; 51
    137a:	89 b9       	out	0x09, r24	; 9
	UBRRH = MYUBRR>>8;
    137c:	10 bc       	out	0x20, r1	; 32
	UCSRB = (1<<RXEN)|(1<<TXEN)|(1<<RXCIE);
    137e:	88 e9       	ldi	r24, 0x98	; 152
    1380:	8a b9       	out	0x0a, r24	; 10
	UCSRC |=(1<< URSEL)|(1<< UCSZ0)|(1<< UCSZ1);
    1382:	80 b5       	in	r24, 0x20	; 32
    1384:	86 68       	ori	r24, 0x86	; 134
    1386:	80 bd       	out	0x20, r24	; 32
    1388:	08 95       	ret

0000138a <UART_Send_Char>:
}

void UART_Send_Char(unsigned char c)
{
	while (!(UCSRA&(1<<UDRE)));
    138a:	5d 9b       	sbis	0x0b, 5	; 11
    138c:	fe cf       	rjmp	.-4      	; 0x138a <UART_Send_Char>
	UDR = c;
    138e:	8c b9       	out	0x0c, r24	; 12
    1390:	08 95       	ret

00001392 <UART_Send_Str>:
}

void UART_Send_Str(unsigned char* str)
{
    1392:	cf 93       	push	r28
    1394:	df 93       	push	r29
    1396:	ec 01       	movw	r28, r24
	while (*str != 0) UART_Send_Char(*str++);
    1398:	88 81       	ld	r24, Y
    139a:	88 23       	and	r24, r24
    139c:	29 f0       	breq	.+10     	; 0x13a8 <UART_Send_Str+0x16>
    139e:	21 96       	adiw	r28, 0x01	; 1
    13a0:	f4 df       	rcall	.-24     	; 0x138a <UART_Send_Char>
    13a2:	89 91       	ld	r24, Y+
    13a4:	81 11       	cpse	r24, r1
    13a6:	fc cf       	rjmp	.-8      	; 0x13a0 <UART_Send_Str+0xe>
    13a8:	df 91       	pop	r29
    13aa:	cf 91       	pop	r28
    13ac:	08 95       	ret

000013ae <__udivmodhi4>:
    13ae:	aa 1b       	sub	r26, r26
    13b0:	bb 1b       	sub	r27, r27
    13b2:	51 e1       	ldi	r21, 0x11	; 17
    13b4:	07 c0       	rjmp	.+14     	; 0x13c4 <__udivmodhi4_ep>

000013b6 <__udivmodhi4_loop>:
    13b6:	aa 1f       	adc	r26, r26
    13b8:	bb 1f       	adc	r27, r27
    13ba:	a6 17       	cp	r26, r22
    13bc:	b7 07       	cpc	r27, r23
    13be:	10 f0       	brcs	.+4      	; 0x13c4 <__udivmodhi4_ep>
    13c0:	a6 1b       	sub	r26, r22
    13c2:	b7 0b       	sbc	r27, r23

000013c4 <__udivmodhi4_ep>:
    13c4:	88 1f       	adc	r24, r24
    13c6:	99 1f       	adc	r25, r25
    13c8:	5a 95       	dec	r21
    13ca:	a9 f7       	brne	.-22     	; 0x13b6 <__udivmodhi4_loop>
    13cc:	80 95       	com	r24
    13ce:	90 95       	com	r25
    13d0:	bc 01       	movw	r22, r24
    13d2:	cd 01       	movw	r24, r26
    13d4:	08 95       	ret

000013d6 <__udivmodsi4>:
    13d6:	a1 e2       	ldi	r26, 0x21	; 33
    13d8:	1a 2e       	mov	r1, r26
    13da:	aa 1b       	sub	r26, r26
    13dc:	bb 1b       	sub	r27, r27
    13de:	fd 01       	movw	r30, r26
    13e0:	0d c0       	rjmp	.+26     	; 0x13fc <__udivmodsi4_ep>

000013e2 <__udivmodsi4_loop>:
    13e2:	aa 1f       	adc	r26, r26
    13e4:	bb 1f       	adc	r27, r27
    13e6:	ee 1f       	adc	r30, r30
    13e8:	ff 1f       	adc	r31, r31
    13ea:	a2 17       	cp	r26, r18
    13ec:	b3 07       	cpc	r27, r19
    13ee:	e4 07       	cpc	r30, r20
    13f0:	f5 07       	cpc	r31, r21
    13f2:	20 f0       	brcs	.+8      	; 0x13fc <__udivmodsi4_ep>
    13f4:	a2 1b       	sub	r26, r18
    13f6:	b3 0b       	sbc	r27, r19
    13f8:	e4 0b       	sbc	r30, r20
    13fa:	f5 0b       	sbc	r31, r21

000013fc <__udivmodsi4_ep>:
    13fc:	66 1f       	adc	r22, r22
    13fe:	77 1f       	adc	r23, r23
    1400:	88 1f       	adc	r24, r24
    1402:	99 1f       	adc	r25, r25
    1404:	1a 94       	dec	r1
    1406:	69 f7       	brne	.-38     	; 0x13e2 <__udivmodsi4_loop>
    1408:	60 95       	com	r22
    140a:	70 95       	com	r23
    140c:	80 95       	com	r24
    140e:	90 95       	com	r25
    1410:	9b 01       	movw	r18, r22
    1412:	ac 01       	movw	r20, r24
    1414:	bd 01       	movw	r22, r26
    1416:	cf 01       	movw	r24, r30
    1418:	08 95       	ret

0000141a <__divmodsi4>:
    141a:	05 2e       	mov	r0, r21
    141c:	97 fb       	bst	r25, 7
    141e:	16 f4       	brtc	.+4      	; 0x1424 <__divmodsi4+0xa>
    1420:	00 94       	com	r0
    1422:	0f d0       	rcall	.+30     	; 0x1442 <__negsi2>
    1424:	57 fd       	sbrc	r21, 7
    1426:	05 d0       	rcall	.+10     	; 0x1432 <__divmodsi4_neg2>
    1428:	d6 df       	rcall	.-84     	; 0x13d6 <__udivmodsi4>
    142a:	07 fc       	sbrc	r0, 7
    142c:	02 d0       	rcall	.+4      	; 0x1432 <__divmodsi4_neg2>
    142e:	46 f4       	brtc	.+16     	; 0x1440 <__divmodsi4_exit>
    1430:	08 c0       	rjmp	.+16     	; 0x1442 <__negsi2>

00001432 <__divmodsi4_neg2>:
    1432:	50 95       	com	r21
    1434:	40 95       	com	r20
    1436:	30 95       	com	r19
    1438:	21 95       	neg	r18
    143a:	3f 4f       	sbci	r19, 0xFF	; 255
    143c:	4f 4f       	sbci	r20, 0xFF	; 255
    143e:	5f 4f       	sbci	r21, 0xFF	; 255

00001440 <__divmodsi4_exit>:
    1440:	08 95       	ret

00001442 <__negsi2>:
    1442:	90 95       	com	r25
    1444:	80 95       	com	r24
    1446:	70 95       	com	r23
    1448:	61 95       	neg	r22
    144a:	7f 4f       	sbci	r23, 0xFF	; 255
    144c:	8f 4f       	sbci	r24, 0xFF	; 255
    144e:	9f 4f       	sbci	r25, 0xFF	; 255
    1450:	08 95       	ret

00001452 <__umulhisi3>:
    1452:	a2 9f       	mul	r26, r18
    1454:	b0 01       	movw	r22, r0
    1456:	b3 9f       	mul	r27, r19
    1458:	c0 01       	movw	r24, r0
    145a:	a3 9f       	mul	r26, r19
    145c:	01 d0       	rcall	.+2      	; 0x1460 <__umulhisi3+0xe>
    145e:	b2 9f       	mul	r27, r18
    1460:	70 0d       	add	r23, r0
    1462:	81 1d       	adc	r24, r1
    1464:	11 24       	eor	r1, r1
    1466:	91 1d       	adc	r25, r1
    1468:	08 95       	ret

0000146a <_exit>:
    146a:	f8 94       	cli

0000146c <__stop_program>:
    146c:	ff cf       	rjmp	.-2      	; 0x146c <__stop_program>
