
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000172  00800200  0000182a  000018be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000182a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  00800372  00800372  00001a30  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a30  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000270  00000000  00000000  00001a8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002165  00000000  00000000  00001cfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000010f0  00000000  00000000  00003e61  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000161c  00000000  00000000  00004f51  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000584  00000000  00000000  00006570  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000733  00000000  00000000  00006af4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e98  00000000  00000000  00007227  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001b0  00000000  00000000  000080bf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	78 c1       	rjmp	.+752    	; 0x2fe <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	bc c4       	rjmp	.+2424   	; 0xa16 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	26 05       	cpc	r18, r6
      e6:	78 05       	cpc	r23, r8
      e8:	78 05       	cpc	r23, r8
      ea:	78 05       	cpc	r23, r8
      ec:	78 05       	cpc	r23, r8
      ee:	78 05       	cpc	r23, r8
      f0:	78 05       	cpc	r23, r8
      f2:	78 05       	cpc	r23, r8
      f4:	26 05       	cpc	r18, r6
      f6:	78 05       	cpc	r23, r8
      f8:	78 05       	cpc	r23, r8
      fa:	78 05       	cpc	r23, r8
      fc:	78 05       	cpc	r23, r8
      fe:	78 05       	cpc	r23, r8
     100:	78 05       	cpc	r23, r8
     102:	78 05       	cpc	r23, r8
     104:	28 05       	cpc	r18, r8
     106:	78 05       	cpc	r23, r8
     108:	78 05       	cpc	r23, r8
     10a:	78 05       	cpc	r23, r8
     10c:	78 05       	cpc	r23, r8
     10e:	78 05       	cpc	r23, r8
     110:	78 05       	cpc	r23, r8
     112:	78 05       	cpc	r23, r8
     114:	78 05       	cpc	r23, r8
     116:	78 05       	cpc	r23, r8
     118:	78 05       	cpc	r23, r8
     11a:	78 05       	cpc	r23, r8
     11c:	78 05       	cpc	r23, r8
     11e:	78 05       	cpc	r23, r8
     120:	78 05       	cpc	r23, r8
     122:	78 05       	cpc	r23, r8
     124:	28 05       	cpc	r18, r8
     126:	78 05       	cpc	r23, r8
     128:	78 05       	cpc	r23, r8
     12a:	78 05       	cpc	r23, r8
     12c:	78 05       	cpc	r23, r8
     12e:	78 05       	cpc	r23, r8
     130:	78 05       	cpc	r23, r8
     132:	78 05       	cpc	r23, r8
     134:	78 05       	cpc	r23, r8
     136:	78 05       	cpc	r23, r8
     138:	78 05       	cpc	r23, r8
     13a:	78 05       	cpc	r23, r8
     13c:	78 05       	cpc	r23, r8
     13e:	78 05       	cpc	r23, r8
     140:	78 05       	cpc	r23, r8
     142:	78 05       	cpc	r23, r8
     144:	74 05       	cpc	r23, r4
     146:	78 05       	cpc	r23, r8
     148:	78 05       	cpc	r23, r8
     14a:	78 05       	cpc	r23, r8
     14c:	78 05       	cpc	r23, r8
     14e:	78 05       	cpc	r23, r8
     150:	78 05       	cpc	r23, r8
     152:	78 05       	cpc	r23, r8
     154:	51 05       	cpc	r21, r1
     156:	78 05       	cpc	r23, r8
     158:	78 05       	cpc	r23, r8
     15a:	78 05       	cpc	r23, r8
     15c:	78 05       	cpc	r23, r8
     15e:	78 05       	cpc	r23, r8
     160:	78 05       	cpc	r23, r8
     162:	78 05       	cpc	r23, r8
     164:	78 05       	cpc	r23, r8
     166:	78 05       	cpc	r23, r8
     168:	78 05       	cpc	r23, r8
     16a:	78 05       	cpc	r23, r8
     16c:	78 05       	cpc	r23, r8
     16e:	78 05       	cpc	r23, r8
     170:	78 05       	cpc	r23, r8
     172:	78 05       	cpc	r23, r8
     174:	45 05       	cpc	r20, r5
     176:	78 05       	cpc	r23, r8
     178:	78 05       	cpc	r23, r8
     17a:	78 05       	cpc	r23, r8
     17c:	78 05       	cpc	r23, r8
     17e:	78 05       	cpc	r23, r8
     180:	78 05       	cpc	r23, r8
     182:	78 05       	cpc	r23, r8
     184:	63 05       	cpc	r22, r3

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea e2       	ldi	r30, 0x2A	; 42
     19e:	f8 e1       	ldi	r31, 0x18	; 24
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 37       	cpi	r26, 0x72	; 114
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a2 e7       	ldi	r26, 0x72	; 114
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 38       	cpi	r26, 0x8A	; 138
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	76 d1       	rcall	.+748    	; 0x4ae <main>
     1c2:	0c 94 13 0c 	jmp	0x1826	; 0x1826 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
	
	for (int i = 0; i < message->length; i++){
		MCP_write(MCP_TXB0SIDH + 5 + i, message->data[i] );
	}
	MCP_request_to_send(MCP_RTS_TX0);
}
     1c8:	40 e6       	ldi	r20, 0x60	; 96
     1ca:	60 e6       	ldi	r22, 0x60	; 96
     1cc:	80 e6       	ldi	r24, 0x60	; 96
     1ce:	11 d1       	rcall	.+546    	; 0x3f2 <MCP_bit_modify>
     1d0:	40 e6       	ldi	r20, 0x60	; 96
     1d2:	60 e6       	ldi	r22, 0x60	; 96
     1d4:	80 e7       	ldi	r24, 0x70	; 112
     1d6:	0d d1       	rcall	.+538    	; 0x3f2 <MCP_bit_modify>
     1d8:	44 e0       	ldi	r20, 0x04	; 4
     1da:	64 e0       	ldi	r22, 0x04	; 4
     1dc:	80 e6       	ldi	r24, 0x60	; 96
     1de:	09 d1       	rcall	.+530    	; 0x3f2 <MCP_bit_modify>
     1e0:	44 e0       	ldi	r20, 0x04	; 4
     1e2:	64 e0       	ldi	r22, 0x04	; 4
     1e4:	80 e7       	ldi	r24, 0x70	; 112
     1e6:	05 d1       	rcall	.+522    	; 0x3f2 <MCP_bit_modify>
     1e8:	40 e0       	ldi	r20, 0x00	; 0
     1ea:	60 ee       	ldi	r22, 0xE0	; 224
     1ec:	8f e0       	ldi	r24, 0x0F	; 15
     1ee:	01 d1       	rcall	.+514    	; 0x3f2 <MCP_bit_modify>
     1f0:	8e e0       	ldi	r24, 0x0E	; 14
     1f2:	cd d0       	rcall	.+410    	; 0x38e <MCP_read>
     1f4:	80 7e       	andi	r24, 0xE0	; 224
     1f6:	31 f0       	breq	.+12     	; 0x204 <CAN_init+0x3c>
     1f8:	8e e0       	ldi	r24, 0x0E	; 14
     1fa:	92 e0       	ldi	r25, 0x02	; 2
     1fc:	0b d7       	rcall	.+3606   	; 0x1014 <puts>
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	08 95       	ret
     204:	63 e0       	ldi	r22, 0x03	; 3
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	e1 d0       	rcall	.+450    	; 0x3cc <MCP_write>
     20a:	e9 e6       	ldi	r30, 0x69	; 105
     20c:	f0 e0       	ldi	r31, 0x00	; 0
     20e:	80 81       	ld	r24, Z
     210:	80 62       	ori	r24, 0x20	; 32
     212:	80 83       	st	Z, r24
     214:	ea 9a       	sbi	0x1d, 2	; 29
     216:	80 e0       	ldi	r24, 0x00	; 0
     218:	90 e0       	ldi	r25, 0x00	; 0
     21a:	08 95       	ret

0000021c <CAN_msg_receive>:

void CAN_msg_receive(can_msg *msg, uint8_t reg)
{
     21c:	cf 92       	push	r12
     21e:	df 92       	push	r13
     220:	ef 92       	push	r14
     222:	ff 92       	push	r15
     224:	0f 93       	push	r16
     226:	1f 93       	push	r17
     228:	cf 93       	push	r28
     22a:	df 93       	push	r29
     22c:	7c 01       	movw	r14, r24
     22e:	c6 2f       	mov	r28, r22

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
     230:	81 e0       	ldi	r24, 0x01	; 1
     232:	86 0f       	add	r24, r22
     234:	ac d0       	rcall	.+344    	; 0x38e <MCP_read>
     236:	d8 2f       	mov	r29, r24
     238:	82 e0       	ldi	r24, 0x02	; 2
     23a:	8c 0f       	add	r24, r28
     23c:	a8 d0       	rcall	.+336    	; 0x38e <MCP_read>
     23e:	48 2f       	mov	r20, r24
     240:	42 95       	swap	r20
     242:	46 95       	lsr	r20
     244:	47 70       	andi	r20, 0x07	; 7
     246:	2d 2f       	mov	r18, r29
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	c9 01       	movw	r24, r18
     24c:	88 0f       	add	r24, r24
     24e:	99 1f       	adc	r25, r25
     250:	88 0f       	add	r24, r24
     252:	99 1f       	adc	r25, r25
     254:	88 0f       	add	r24, r24
     256:	99 1f       	adc	r25, r25
     258:	84 2b       	or	r24, r20
     25a:	f7 01       	movw	r30, r14
     25c:	91 83       	std	Z+1, r25	; 0x01
     25e:	80 83       	st	Z, r24
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
     260:	85 e0       	ldi	r24, 0x05	; 5
     262:	8c 0f       	add	r24, r28
     264:	94 d0       	rcall	.+296    	; 0x38e <MCP_read>
     266:	8f 70       	andi	r24, 0x0F	; 15
     268:	f7 01       	movw	r30, r14
     26a:	82 83       	std	Z+2, r24	; 0x02
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     26c:	88 23       	and	r24, r24
     26e:	f1 f0       	breq	.+60     	; 0x2ac <CAN_msg_receive+0x90>
     270:	0f 2e       	mov	r0, r31
     272:	f6 e0       	ldi	r31, 0x06	; 6
     274:	df 2e       	mov	r13, r31
     276:	f0 2d       	mov	r31, r0
     278:	dc 0e       	add	r13, r28
     27a:	87 01       	movw	r16, r14
     27c:	0d 5f       	subi	r16, 0xFD	; 253
     27e:	1f 4f       	sbci	r17, 0xFF	; 255
     280:	0f 2e       	mov	r0, r31
     282:	fe e0       	ldi	r31, 0x0E	; 14
     284:	cf 2e       	mov	r12, r31
     286:	f0 2d       	mov	r31, r0
     288:	cc 0e       	add	r12, r28
{

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
     28a:	c0 e0       	ldi	r28, 0x00	; 0
     28c:	d0 e0       	ldi	r29, 0x00	; 0
	while( (i < msg->length) && (i < 8) ){
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
     28e:	8d 2d       	mov	r24, r13
     290:	7e d0       	rcall	.+252    	; 0x38e <MCP_read>
     292:	f8 01       	movw	r30, r16
     294:	81 93       	st	Z+, r24
     296:	8f 01       	movw	r16, r30
		i++;
     298:	21 96       	adiw	r28, 0x01	; 1

	msg->id = (MCP_read(reg + 1) << 3) | (MCP_read(reg + 2) >> 5); //RXBnSIDH and RXBnSIDL (id)
	msg->length = (MCP_read(reg + 5) & 0x0F ); // bit 0 to 3 are data length code bits. register + 5 is RXBnDLC (data length)
		
	int i = 0;
	while( (i < msg->length) && (i < 8) ){
     29a:	f7 01       	movw	r30, r14
     29c:	22 81       	ldd	r18, Z+2	; 0x02
     29e:	30 e0       	ldi	r19, 0x00	; 0
     2a0:	c2 17       	cp	r28, r18
     2a2:	d3 07       	cpc	r29, r19
     2a4:	1c f4       	brge	.+6      	; 0x2ac <CAN_msg_receive+0x90>
     2a6:	d3 94       	inc	r13
     2a8:	dc 10       	cpse	r13, r12
     2aa:	f1 cf       	rjmp	.-30     	; 0x28e <CAN_msg_receive+0x72>
		msg->data[i] = MCP_read(reg + 6 + i);	//RXBnDM (receive buffer)
		i++;
	}	
	
}
     2ac:	df 91       	pop	r29
     2ae:	cf 91       	pop	r28
     2b0:	1f 91       	pop	r17
     2b2:	0f 91       	pop	r16
     2b4:	ff 90       	pop	r15
     2b6:	ef 90       	pop	r14
     2b8:	df 90       	pop	r13
     2ba:	cf 90       	pop	r12
     2bc:	08 95       	ret

000002be <CAN_handle_interrupt>:

void CAN_handle_interrupt(can_msg *msg)
{
	//printf("EFLG: %x\n", MCP_read(MCP_EFLG));
	//printf("RXB0CTRL: %x\n", MCP_read(MCP_RXB0CTRL));
	switch(interrupt_flag){
     2be:	20 91 72 03 	lds	r18, 0x0372
     2c2:	21 30       	cpi	r18, 0x01	; 1
     2c4:	41 f0       	breq	.+16     	; 0x2d6 <CAN_handle_interrupt+0x18>
     2c6:	18 f0       	brcs	.+6      	; 0x2ce <CAN_handle_interrupt+0x10>
     2c8:	22 30       	cpi	r18, 0x02	; 2
     2ca:	69 f0       	breq	.+26     	; 0x2e6 <CAN_handle_interrupt+0x28>
     2cc:	14 c0       	rjmp	.+40     	; 0x2f6 <CAN_handle_interrupt+0x38>
		case no_flag:
		printf("no interrupt 1\n");
     2ce:	8b e3       	ldi	r24, 0x3B	; 59
     2d0:	92 e0       	ldi	r25, 0x02	; 2
     2d2:	a0 c6       	rjmp	.+3392   	; 0x1014 <puts>
			break;
     2d4:	08 95       	ret
		case RX0:
			CAN_msg_receive(msg, MCP_RXB0CTRL);
     2d6:	60 e6       	ldi	r22, 0x60	; 96
     2d8:	a1 df       	rcall	.-190    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2da:	10 92 72 03 	sts	0x0372, r1
			printf("interrupt handled 1\n");
     2de:	8a e4       	ldi	r24, 0x4A	; 74
     2e0:	92 e0       	ldi	r25, 0x02	; 2
     2e2:	98 c6       	rjmp	.+3376   	; 0x1014 <puts>
			break;
     2e4:	08 95       	ret
		case RX1:
			CAN_msg_receive(msg, MCP_RXB1CTRL);
     2e6:	60 e7       	ldi	r22, 0x70	; 112
     2e8:	99 df       	rcall	.-206    	; 0x21c <CAN_msg_receive>
			interrupt_flag = no_flag;
     2ea:	10 92 72 03 	sts	0x0372, r1
			printf("interrupt handled 2\n");
     2ee:	8e e5       	ldi	r24, 0x5E	; 94
     2f0:	92 e0       	ldi	r25, 0x02	; 2
     2f2:	90 c6       	rjmp	.+3360   	; 0x1014 <puts>
			break;
     2f4:	08 95       	ret
		default:
		printf("no interrupt 2\n");
     2f6:	82 e7       	ldi	r24, 0x72	; 114
     2f8:	92 e0       	ldi	r25, 0x02	; 2
     2fa:	8c c6       	rjmp	.+3352   	; 0x1014 <puts>
     2fc:	08 95       	ret

000002fe <__vector_3>:
	
}
#endif

#if defined(__AVR_ATmega2560__)
ISR(INT2_vect){
     2fe:	1f 92       	push	r1
     300:	0f 92       	push	r0
     302:	0f b6       	in	r0, 0x3f	; 63
     304:	0f 92       	push	r0
     306:	11 24       	eor	r1, r1
     308:	0b b6       	in	r0, 0x3b	; 59
     30a:	0f 92       	push	r0
     30c:	2f 93       	push	r18
     30e:	3f 93       	push	r19
     310:	4f 93       	push	r20
     312:	5f 93       	push	r21
     314:	6f 93       	push	r22
     316:	7f 93       	push	r23
     318:	8f 93       	push	r24
     31a:	9f 93       	push	r25
     31c:	af 93       	push	r26
     31e:	bf 93       	push	r27
     320:	ef 93       	push	r30
     322:	ff 93       	push	r31
	uint8_t interrupt = MCP_read(MCP_CANINTF);
     324:	8c e2       	ldi	r24, 0x2C	; 44
     326:	33 d0       	rcall	.+102    	; 0x38e <MCP_read>

	if (interrupt & MCP_RX0IF){
     328:	80 ff       	sbrs	r24, 0
     32a:	08 c0       	rjmp	.+16     	; 0x33c <__vector_3+0x3e>
		interrupt_flag = RX0;
     32c:	81 e0       	ldi	r24, 0x01	; 1
     32e:	80 93 72 03 	sts	0x0372, r24
		// clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     332:	40 e0       	ldi	r20, 0x00	; 0
     334:	61 e0       	ldi	r22, 0x01	; 1
     336:	8c e2       	ldi	r24, 0x2C	; 44
     338:	5c d0       	rcall	.+184    	; 0x3f2 <MCP_bit_modify>
     33a:	09 c0       	rjmp	.+18     	; 0x34e <__vector_3+0x50>
	}
	else if (interrupt & MCP_RX1IF){
     33c:	81 ff       	sbrs	r24, 1
     33e:	07 c0       	rjmp	.+14     	; 0x34e <__vector_3+0x50>
		interrupt_flag = RX1;
     340:	82 e0       	ldi	r24, 0x02	; 2
     342:	80 93 72 03 	sts	0x0372, r24
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     346:	40 e0       	ldi	r20, 0x00	; 0
     348:	62 e0       	ldi	r22, 0x02	; 2
     34a:	8c e2       	ldi	r24, 0x2C	; 44
     34c:	52 d0       	rcall	.+164    	; 0x3f2 <MCP_bit_modify>
	}
	
}
     34e:	ff 91       	pop	r31
     350:	ef 91       	pop	r30
     352:	bf 91       	pop	r27
     354:	af 91       	pop	r26
     356:	9f 91       	pop	r25
     358:	8f 91       	pop	r24
     35a:	7f 91       	pop	r23
     35c:	6f 91       	pop	r22
     35e:	5f 91       	pop	r21
     360:	4f 91       	pop	r20
     362:	3f 91       	pop	r19
     364:	2f 91       	pop	r18
     366:	0f 90       	pop	r0
     368:	0b be       	out	0x3b, r0	; 59
     36a:	0f 90       	pop	r0
     36c:	0f be       	out	0x3f, r0	; 63
     36e:	0f 90       	pop	r0
     370:	1f 90       	pop	r1
     372:	18 95       	reti

00000374 <MCP_reset>:
	SPI_transmit_receive(MCP_READ_STATUS);
	uint8_t status = SPI_transmit_receive(0);
	SPI_set_ss(1);
	
	return status;
}
     374:	80 e0       	ldi	r24, 0x00	; 0
     376:	90 e0       	ldi	r25, 0x00	; 0
     378:	67 d0       	rcall	.+206    	; 0x448 <SPI_set_ss>
     37a:	80 ec       	ldi	r24, 0xC0	; 192
     37c:	5b d0       	rcall	.+182    	; 0x434 <SPI_transmit_receive>
     37e:	82 e4       	ldi	r24, 0x42	; 66
     380:	8a 95       	dec	r24
     382:	f1 f7       	brne	.-4      	; 0x380 <MCP_reset+0xc>
     384:	00 c0       	rjmp	.+0      	; 0x386 <MCP_reset+0x12>
     386:	81 e0       	ldi	r24, 0x01	; 1
     388:	90 e0       	ldi	r25, 0x00	; 0
     38a:	5e c0       	rjmp	.+188    	; 0x448 <SPI_set_ss>
     38c:	08 95       	ret

0000038e <MCP_read>:
     38e:	cf 93       	push	r28
     390:	c8 2f       	mov	r28, r24
     392:	80 e0       	ldi	r24, 0x00	; 0
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	58 d0       	rcall	.+176    	; 0x448 <SPI_set_ss>
     398:	83 e0       	ldi	r24, 0x03	; 3
     39a:	4c d0       	rcall	.+152    	; 0x434 <SPI_transmit_receive>
     39c:	8c 2f       	mov	r24, r28
     39e:	4a d0       	rcall	.+148    	; 0x434 <SPI_transmit_receive>
     3a0:	80 e0       	ldi	r24, 0x00	; 0
     3a2:	48 d0       	rcall	.+144    	; 0x434 <SPI_transmit_receive>
     3a4:	c8 2f       	mov	r28, r24
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	90 e0       	ldi	r25, 0x00	; 0
     3aa:	4e d0       	rcall	.+156    	; 0x448 <SPI_set_ss>
     3ac:	8c 2f       	mov	r24, r28
     3ae:	cf 91       	pop	r28
     3b0:	08 95       	ret

000003b2 <MCP_init>:
     3b2:	e0 df       	rcall	.-64     	; 0x374 <MCP_reset>
     3b4:	8e e0       	ldi	r24, 0x0E	; 14
     3b6:	eb df       	rcall	.-42     	; 0x38e <MCP_read>
     3b8:	80 7e       	andi	r24, 0xE0	; 224
     3ba:	80 38       	cpi	r24, 0x80	; 128
     3bc:	29 f0       	breq	.+10     	; 0x3c8 <MCP_init+0x16>
     3be:	81 e8       	ldi	r24, 0x81	; 129
     3c0:	92 e0       	ldi	r25, 0x02	; 2
     3c2:	28 d6       	rcall	.+3152   	; 0x1014 <puts>
     3c4:	81 e0       	ldi	r24, 0x01	; 1
     3c6:	08 95       	ret
     3c8:	80 e0       	ldi	r24, 0x00	; 0
     3ca:	08 95       	ret

000003cc <MCP_write>:
     3cc:	cf 93       	push	r28
     3ce:	df 93       	push	r29
     3d0:	d8 2f       	mov	r29, r24
     3d2:	c6 2f       	mov	r28, r22
     3d4:	80 e0       	ldi	r24, 0x00	; 0
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	37 d0       	rcall	.+110    	; 0x448 <SPI_set_ss>
     3da:	82 e0       	ldi	r24, 0x02	; 2
     3dc:	2b d0       	rcall	.+86     	; 0x434 <SPI_transmit_receive>
     3de:	8d 2f       	mov	r24, r29
     3e0:	29 d0       	rcall	.+82     	; 0x434 <SPI_transmit_receive>
     3e2:	8c 2f       	mov	r24, r28
     3e4:	27 d0       	rcall	.+78     	; 0x434 <SPI_transmit_receive>
     3e6:	81 e0       	ldi	r24, 0x01	; 1
     3e8:	90 e0       	ldi	r25, 0x00	; 0
     3ea:	2e d0       	rcall	.+92     	; 0x448 <SPI_set_ss>
     3ec:	df 91       	pop	r29
     3ee:	cf 91       	pop	r28
     3f0:	08 95       	ret

000003f2 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     3f2:	1f 93       	push	r17
     3f4:	cf 93       	push	r28
     3f6:	df 93       	push	r29
     3f8:	18 2f       	mov	r17, r24
     3fa:	d6 2f       	mov	r29, r22
     3fc:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     3fe:	80 e0       	ldi	r24, 0x00	; 0
     400:	90 e0       	ldi	r25, 0x00	; 0
     402:	22 d0       	rcall	.+68     	; 0x448 <SPI_set_ss>
	SPI_transmit_receive(MCP_BITMOD);
     404:	85 e0       	ldi	r24, 0x05	; 5
     406:	16 d0       	rcall	.+44     	; 0x434 <SPI_transmit_receive>
	
	SPI_transmit_receive(address);
     408:	81 2f       	mov	r24, r17
     40a:	14 d0       	rcall	.+40     	; 0x434 <SPI_transmit_receive>
	SPI_transmit_receive(mask);
     40c:	8d 2f       	mov	r24, r29
     40e:	12 d0       	rcall	.+36     	; 0x434 <SPI_transmit_receive>
	SPI_transmit_receive(data);
     410:	8c 2f       	mov	r24, r28
     412:	10 d0       	rcall	.+32     	; 0x434 <SPI_transmit_receive>
	
	SPI_set_ss(1);
     414:	81 e0       	ldi	r24, 0x01	; 1
     416:	90 e0       	ldi	r25, 0x00	; 0
     418:	17 d0       	rcall	.+46     	; 0x448 <SPI_set_ss>
     41a:	df 91       	pop	r29
     41c:	cf 91       	pop	r28
     41e:	1f 91       	pop	r17
     420:	08 95       	ret

00000422 <SPI_init>:
	// Set MOSI, SCK and SS output
	#if defined(__AVR_ATmega162__)
	DDRB |= (1 << DDB5)|(1 << DDB7)|(1 << DDB4);
	#endif
	#if defined(__AVR_ATmega2560__)
	DDRB |= (1 << DDB2)|(1 << DDB1)|(1 << DDB0) | (1 << DDB7);
     422:	84 b1       	in	r24, 0x04	; 4
     424:	87 68       	ori	r24, 0x87	; 135
     426:	84 b9       	out	0x04, r24	; 4
	#endif
	
	// Enable SPI, Master, set clock rate
	SPCR = (1 << MSTR)|(1 << SPR0);
     428:	81 e1       	ldi	r24, 0x11	; 17
     42a:	8c bd       	out	0x2c, r24	; 44
	
	SPCR |= (1 << SPE);
     42c:	8c b5       	in	r24, 0x2c	; 44
     42e:	80 64       	ori	r24, 0x40	; 64
     430:	8c bd       	out	0x2c, r24	; 44
     432:	08 95       	ret

00000434 <SPI_transmit_receive>:
}

uint8_t SPI_transmit_receive(uint8_t data)
{
	// Start transmission (write to data register)
	SPDR = data;
     434:	8e bd       	out	0x2e, r24	; 46
	// Wait for transmission complete
	//printf("Hello from SPI transmit receive 1\n");
	while(!(SPSR & (1 << SPIF)));
     436:	0d b4       	in	r0, 0x2d	; 45
     438:	07 fe       	sbrs	r0, 7
     43a:	fd cf       	rjmp	.-6      	; 0x436 <SPI_transmit_receive+0x2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     43c:	82 e4       	ldi	r24, 0x42	; 66
     43e:	8a 95       	dec	r24
     440:	f1 f7       	brne	.-4      	; 0x43e <SPI_transmit_receive+0xa>
     442:	00 c0       	rjmp	.+0      	; 0x444 <SPI_transmit_receive+0x10>
	//printf("Hello from SPI transmit receive 2\n");
	
	_delay_us(200);
	return SPDR;
     444:	8e b5       	in	r24, 0x2e	; 46
	
}
     446:	08 95       	ret

00000448 <SPI_set_ss>:
		clear_bit(PORTB, PB4);
	}
	#endif
	
	#if defined(__AVR_ATmega2560__)
	if (val == 1){
     448:	81 30       	cpi	r24, 0x01	; 1
     44a:	91 05       	cpc	r25, r1
     44c:	11 f4       	brne	.+4      	; 0x452 <SPI_set_ss+0xa>
		set_bit(PORTB, PB7);
     44e:	2f 9a       	sbi	0x05, 7	; 5
     450:	08 95       	ret
	}
	else if (val == 0){
     452:	89 2b       	or	r24, r25
     454:	09 f4       	brne	.+2      	; 0x458 <SPI_set_ss+0x10>
		clear_bit(PORTB, PB7);
     456:	2f 98       	cbi	0x05, 7	; 5
     458:	08 95       	ret

0000045a <UART_Transmit>:

// transmit data
void UART_Transmit (unsigned char data)
{
	// Wait for empty transmit buffer
	while (!( UCSR0A & (1<<UDRE0))); 
     45a:	e0 ec       	ldi	r30, 0xC0	; 192
     45c:	f0 e0       	ldi	r31, 0x00	; 0
     45e:	90 81       	ld	r25, Z
     460:	95 ff       	sbrs	r25, 5
     462:	fd cf       	rjmp	.-6      	; 0x45e <UART_Transmit+0x4>
	
	// Put data into buffer, sends the data
	UDR0 = data;  
     464:	80 93 c6 00 	sts	0x00C6, r24
     468:	08 95       	ret

0000046a <UART_Recieve>:

// function to receive data
unsigned char UART_Recieve (void)
{
	//Wait for data to be received
	while(!(UCSR0A & (1<<RXC0)));  
     46a:	e0 ec       	ldi	r30, 0xC0	; 192
     46c:	f0 e0       	ldi	r31, 0x00	; 0
     46e:	80 81       	ld	r24, Z
     470:	88 23       	and	r24, r24
     472:	ec f7       	brge	.-6      	; 0x46e <UART_Recieve+0x4>
	
	//Get and return received data from buffer
	return UDR0;  
     474:	80 91 c6 00 	lds	r24, 0x00C6
     478:	08 95       	ret

0000047a <UART_Init>:

void UART_Init( unsigned int ubrr ){
	/* 
	Set baud rate
	 */
	UBRR0H |= (unsigned char)(ubrr>>8);
     47a:	e5 ec       	ldi	r30, 0xC5	; 197
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	20 81       	ld	r18, Z
     480:	92 2b       	or	r25, r18
     482:	90 83       	st	Z, r25
	UBRR0L |= (unsigned char)ubrr;
     484:	e4 ec       	ldi	r30, 0xC4	; 196
     486:	f0 e0       	ldi	r31, 0x00	; 0
     488:	90 81       	ld	r25, Z
     48a:	89 2b       	or	r24, r25
     48c:	80 83       	st	Z, r24
	/* 
	Enable receiver and transmitter
	 */
	UCSR0B |= (1<<RXEN0)|(1<<TXEN0);
     48e:	e1 ec       	ldi	r30, 0xC1	; 193
     490:	f0 e0       	ldi	r31, 0x00	; 0
     492:	80 81       	ld	r24, Z
     494:	88 61       	ori	r24, 0x18	; 24
     496:	80 83       	st	Z, r24
	 */
	#if defined(__AVR_ATmega162__)
	UCSR0C |= (1<<URSEL0)|(1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
	#endif
	#if defined(__AVR_ATmega2560__)
	UCSR0C |= (1<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     498:	e2 ec       	ldi	r30, 0xC2	; 194
     49a:	f0 e0       	ldi	r31, 0x00	; 0
     49c:	80 81       	ld	r24, Z
     49e:	8e 60       	ori	r24, 0x0E	; 14
     4a0:	80 83       	st	Z, r24
	#endif
	
	fdevopen(&UART_Transmit, &UART_Recieve);
     4a2:	65 e3       	ldi	r22, 0x35	; 53
     4a4:	72 e0       	ldi	r23, 0x02	; 2
     4a6:	8d e2       	ldi	r24, 0x2D	; 45
     4a8:	92 e0       	ldi	r25, 0x02	; 2
     4aa:	59 c5       	rjmp	.+2738   	; 0xf5e <fdevopen>
     4ac:	08 95       	ret

000004ae <main>:

#include <avr/io.h>
#include <util/delay.h>
#include <avr/interrupt.h>

int main( void ){
     4ae:	cf 93       	push	r28
     4b0:	df 93       	push	r29
     4b2:	cd b7       	in	r28, 0x3d	; 61
     4b4:	de b7       	in	r29, 0x3e	; 62
     4b6:	2b 97       	sbiw	r28, 0x0b	; 11
     4b8:	0f b6       	in	r0, 0x3f	; 63
     4ba:	f8 94       	cli
     4bc:	de bf       	out	0x3e, r29	; 62
     4be:	0f be       	out	0x3f, r0	; 63
     4c0:	cd bf       	out	0x3d, r28	; 61
	cli();
     4c2:	f8 94       	cli
	printf("Initializations\n");
     4c4:	82 eb       	ldi	r24, 0xB2	; 178
     4c6:	92 e0       	ldi	r25, 0x02	; 2
     4c8:	a5 d5       	rcall	.+2890   	; 0x1014 <puts>
	UART_Init( MYUBRR );
     4ca:	87 e6       	ldi	r24, 0x67	; 103
     4cc:	90 e0       	ldi	r25, 0x00	; 0
     4ce:	d5 df       	rcall	.-86     	; 0x47a <UART_Init>
	SPI_init();
     4d0:	a8 df       	rcall	.-176    	; 0x422 <SPI_init>
	MCP_init();
     4d2:	6f df       	rcall	.-290    	; 0x3b2 <MCP_init>
	CAN_init();
     4d4:	79 de       	rcall	.-782    	; 0x1c8 <CAN_init>
	COUNTER_init();
     4d6:	b4 d0       	rcall	.+360    	; 0x640 <COUNTER_init>
	ADC_init_2560();
     4d8:	ad d0       	rcall	.+346    	; 0x634 <ADC_init_2560>
	MOTOR_init();
     4da:	d5 d0       	rcall	.+426    	; 0x686 <MOTOR_init>
	printf("\n\n\nInit done\n");
     4dc:	82 ec       	ldi	r24, 0xC2	; 194
     4de:	92 e0       	ldi	r25, 0x02	; 2
     4e0:	99 d5       	rcall	.+2866   	; 0x1014 <puts>
	sei();
     4e2:	78 94       	sei
	
	MOTOR_find_limits();
     4e4:	40 d1       	rcall	.+640    	; 0x766 <MOTOR_find_limits>
				
		}
		y = MOTOR_read_scaled_encoder();
		
		u = CONTROLLER_run(y, reference);
		MOTOR_set_dir(y > reference);
     4e6:	99 24       	eor	r9, r9
     4e8:	93 94       	inc	r9
     4ea:	a1 2c       	mov	r10, r1
     4ec:	71 2c       	mov	r7, r1
     4ee:	81 2c       	mov	r8, r1
		printf("\t\t\t Reference: %d\n", reference);
     4f0:	0f 2e       	mov	r0, r31
     4f2:	ff ec       	ldi	r31, 0xCF	; 207
     4f4:	ef 2e       	mov	r14, r31
     4f6:	f2 e0       	ldi	r31, 0x02	; 2
     4f8:	ff 2e       	mov	r15, r31
     4fa:	f0 2d       	mov	r31, r0
		printf("\t\t\t Received data: %d\n", receive.data[1]);
     4fc:	02 ee       	ldi	r16, 0xE2	; 226
     4fe:	12 e0       	ldi	r17, 0x02	; 2
	uint8_t y;
	uint8_t u;
	uint8_t reference;
	
	while(1){
		CAN_handle_interrupt(&receive);
     500:	ce 01       	movw	r24, r28
     502:	01 96       	adiw	r24, 0x01	; 1
     504:	dc de       	rcall	.-584    	; 0x2be <CAN_handle_interrupt>
		
		msg_type = receive.data[0];
		switch(msg_type){
     506:	8c 81       	ldd	r24, Y+4	; 0x04
     508:	88 23       	and	r24, r24
     50a:	29 f0       	breq	.+10     	; 0x516 <main+0x68>
     50c:	83 30       	cpi	r24, 0x03	; 3
     50e:	31 f4       	brne	.+12     	; 0x51c <main+0x6e>
			case CAN_SLIDER_POS_R:
				//printf("\n\nReceived slider position: (%d) \n",receive.data[1]);
				SERVO_set_position(receive.data[1]);
     510:	8d 81       	ldd	r24, Y+5	; 0x05
     512:	f6 d1       	rcall	.+1004   	; 0x900 <SERVO_set_position>

				break;
     514:	03 c0       	rjmp	.+6      	; 0x51c <main+0x6e>
			case CAN_JOY_POS_X:
				//printf("\n\nReceived joystick pos (x): (%d) \n", receive.data[1]);
				//reference =(float)receive.data[1];
				//printf("\t\t\t Received data before: %d\n", receive.data[1]);
				//printf("\t\t\t Reference before: %d\n", reference);
				reference = CONTROLLER_set_reference(receive.data[1]);
     516:	8d 81       	ldd	r24, Y+5	; 0x05
     518:	26 d0       	rcall	.+76     	; 0x566 <CONTROLLER_set_reference>
     51a:	d8 2e       	mov	r13, r24
					//MOTOR_set_velocity((uint8_t)velocity);
				//}
				break;
				
		}
		y = MOTOR_read_scaled_encoder();
     51c:	63 d1       	rcall	.+710    	; 0x7e4 <MOTOR_read_scaled_encoder>
     51e:	c8 2e       	mov	r12, r24
		
		u = CONTROLLER_run(y, reference);
     520:	6d 2d       	mov	r22, r13
     522:	3e d0       	rcall	.+124    	; 0x5a0 <CONTROLLER_run>
     524:	b8 2e       	mov	r11, r24
		MOTOR_set_dir(y > reference);
     526:	89 2d       	mov	r24, r9
     528:	9a 2d       	mov	r25, r10
     52a:	dc 14       	cp	r13, r12
     52c:	10 f0       	brcs	.+4      	; 0x532 <main+0x84>
     52e:	87 2d       	mov	r24, r7
     530:	98 2d       	mov	r25, r8
     532:	ba d0       	rcall	.+372    	; 0x6a8 <MOTOR_set_dir>
		printf("\t\t\t Reference: %d\n", reference);
     534:	1f 92       	push	r1
     536:	df 92       	push	r13
     538:	ff 92       	push	r15
     53a:	ef 92       	push	r14
     53c:	5a d5       	rcall	.+2740   	; 0xff2 <printf>
		printf("\t\t\t Received data: %d\n", receive.data[1]);
     53e:	9d 81       	ldd	r25, Y+5	; 0x05
     540:	1f 92       	push	r1
     542:	9f 93       	push	r25
     544:	1f 93       	push	r17
     546:	0f 93       	push	r16
     548:	54 d5       	rcall	.+2728   	; 0xff2 <printf>
		MOTOR_set_velocity(u);		
     54a:	8b 2d       	mov	r24, r11
     54c:	be d0       	rcall	.+380    	; 0x6ca <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     54e:	8f e1       	ldi	r24, 0x1F	; 31
     550:	9e e4       	ldi	r25, 0x4E	; 78
     552:	01 97       	sbiw	r24, 0x01	; 1
     554:	f1 f7       	brne	.-4      	; 0x552 <main+0xa4>
     556:	00 c0       	rjmp	.+0      	; 0x558 <main+0xaa>
     558:	00 00       	nop
     55a:	0f b6       	in	r0, 0x3f	; 63
     55c:	f8 94       	cli
     55e:	de bf       	out	0x3e, r29	; 62
     560:	0f be       	out	0x3f, r0	; 63
     562:	cd bf       	out	0x3d, r28	; 61
     564:	cd cf       	rjmp	.-102    	; 0x500 <main+0x52>

00000566 <CONTROLLER_set_reference>:
float Ki = 0.5;

volatile uint16_t *timer = &TCNT1;

uint8_t CONTROLLER_set_reference(uint8_t reference)
{
     566:	cf 93       	push	r28
     568:	df 93       	push	r29
	//printf("\nReference: (%d)\n", reference);
	reference = abs(reference - 255); // 255 is rightmost position, 0 is leftmost position
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	8f 5f       	subi	r24, 0xFF	; 255
     56e:	91 09       	sbc	r25, r1
     570:	ec 01       	movw	r28, r24
     572:	99 23       	and	r25, r25
     574:	24 f4       	brge	.+8      	; 0x57e <CONTROLLER_set_reference+0x18>
     576:	cc 27       	eor	r28, r28
     578:	dd 27       	eor	r29, r29
     57a:	c8 1b       	sub	r28, r24
     57c:	d9 0b       	sbc	r29, r25
	printf("\n\nReference: (%d) \n", reference);
     57e:	ce 01       	movw	r24, r28
     580:	99 27       	eor	r25, r25
     582:	9f 93       	push	r25
     584:	8f 93       	push	r24
     586:	89 ef       	ldi	r24, 0xF9	; 249
     588:	92 e0       	ldi	r25, 0x02	; 2
     58a:	9f 93       	push	r25
     58c:	8f 93       	push	r24
     58e:	31 d5       	rcall	.+2658   	; 0xff2 <printf>
	return reference;
     590:	0f 90       	pop	r0
     592:	0f 90       	pop	r0
     594:	0f 90       	pop	r0
     596:	0f 90       	pop	r0
	
}
     598:	8c 2f       	mov	r24, r28
     59a:	df 91       	pop	r29
     59c:	cf 91       	pop	r28
     59e:	08 95       	ret

000005a0 <CONTROLLER_run>:

uint8_t CONTROLLER_run(uint8_t y, uint8_t reference)
{
     5a0:	cf 92       	push	r12
     5a2:	df 92       	push	r13
     5a4:	ef 92       	push	r14
     5a6:	ff 92       	push	r15
     5a8:	cf 93       	push	r28
     5aa:	df 93       	push	r29
	static float integral;
	uint8_t error;
	uint8_t u;
	float dt = (float)*timer/F_CPU;
     5ac:	e0 91 06 02 	lds	r30, 0x0206
     5b0:	f0 91 07 02 	lds	r31, 0x0207
     5b4:	c0 81       	ld	r28, Z
     5b6:	d1 81       	ldd	r29, Z+1	; 0x01
	*timer = 0;
     5b8:	11 82       	std	Z+1, r1	; 0x01
     5ba:	10 82       	st	Z, r1
	
	if (y < 0){ y = 0; }
	error = reference - y;
     5bc:	68 1b       	sub	r22, r24
	integral = integral + error*dt;
     5be:	70 e0       	ldi	r23, 0x00	; 0
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	af d3       	rcall	.+1886   	; 0xd24 <__floatsisf>
     5c6:	6b 01       	movw	r12, r22
     5c8:	7c 01       	movw	r14, r24
uint8_t CONTROLLER_run(uint8_t y, uint8_t reference)
{
	static float integral;
	uint8_t error;
	uint8_t u;
	float dt = (float)*timer/F_CPU;
     5ca:	be 01       	movw	r22, r28
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	a7 d3       	rcall	.+1870   	; 0xd20 <__floatunsisf>
     5d2:	20 e0       	ldi	r18, 0x00	; 0
     5d4:	34 e2       	ldi	r19, 0x24	; 36
     5d6:	44 e7       	ldi	r20, 0x74	; 116
     5d8:	5b e4       	ldi	r21, 0x4B	; 75
     5da:	09 d3       	rcall	.+1554   	; 0xbee <__divsf3>
     5dc:	9b 01       	movw	r18, r22
     5de:	ac 01       	movw	r20, r24
	*timer = 0;
	
	if (y < 0){ y = 0; }
	error = reference - y;
	integral = integral + error*dt;
     5e0:	c7 01       	movw	r24, r14
     5e2:	b6 01       	movw	r22, r12
     5e4:	53 d4       	rcall	.+2214   	; 0xe8c <__mulsf3>
     5e6:	9b 01       	movw	r18, r22
     5e8:	ac 01       	movw	r20, r24
     5ea:	60 91 73 03 	lds	r22, 0x0373
     5ee:	70 91 74 03 	lds	r23, 0x0374
     5f2:	80 91 75 03 	lds	r24, 0x0375
     5f6:	90 91 76 03 	lds	r25, 0x0376
     5fa:	91 d2       	rcall	.+1314   	; 0xb1e <__addsf3>
     5fc:	60 93 73 03 	sts	0x0373, r22
     600:	70 93 74 03 	sts	0x0374, r23
     604:	80 93 75 03 	sts	0x0375, r24
     608:	90 93 76 03 	sts	0x0376, r25
	u = Kp*error; + Ki*integral;
     60c:	20 91 08 02 	lds	r18, 0x0208
     610:	30 91 09 02 	lds	r19, 0x0209
     614:	40 91 0a 02 	lds	r20, 0x020A
     618:	50 91 0b 02 	lds	r21, 0x020B
     61c:	c7 01       	movw	r24, r14
     61e:	b6 01       	movw	r22, r12
     620:	35 d4       	rcall	.+2154   	; 0xe8c <__mulsf3>
     622:	52 d3       	rcall	.+1700   	; 0xcc8 <__fixunssfsi>
     624:	86 2f       	mov	r24, r22
	return u;
}
     626:	df 91       	pop	r29
     628:	cf 91       	pop	r28
     62a:	ff 90       	pop	r15
     62c:	ef 90       	pop	r14
     62e:	df 90       	pop	r13
     630:	cf 90       	pop	r12
     632:	08 95       	ret

00000634 <ADC_init_2560>:
#include <avr/io.h>

void ADC_init_2560()
{
	// Enable ADC and set prescaler to 128 (ADPS2:0 = 111)
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0);
     634:	ea e7       	ldi	r30, 0x7A	; 122
     636:	f0 e0       	ldi	r31, 0x00	; 0
     638:	80 81       	ld	r24, Z
     63a:	87 68       	ori	r24, 0x87	; 135
     63c:	80 83       	st	Z, r24
     63e:	08 95       	ret

00000640 <COUNTER_init>:
#include <avr/io.h>

void COUNTER_init()
{
	// Clear OC1A on compare match, set OC1A at BOTTOM (non-inverting)
	TCCR1A |= (1 << COM1A1) | (0 << COM1A0);
     640:	a0 e8       	ldi	r26, 0x80	; 128
     642:	b0 e0       	ldi	r27, 0x00	; 0
     644:	8c 91       	ld	r24, X
     646:	80 68       	ori	r24, 0x80	; 128
     648:	8c 93       	st	X, r24
	
	// Set to mode 14 (Fast PWM)
	TCCR1B |= (1 << WGM13) | (1 << WGM12);
     64a:	e1 e8       	ldi	r30, 0x81	; 129
     64c:	f0 e0       	ldi	r31, 0x00	; 0
     64e:	80 81       	ld	r24, Z
     650:	88 61       	ori	r24, 0x18	; 24
     652:	80 83       	st	Z, r24
	TCCR1A |= (1 << WGM11) | (0 << WGM10);
     654:	8c 91       	ld	r24, X
     656:	82 60       	ori	r24, 0x02	; 2
     658:	8c 93       	st	X, r24
	
	// Set prescaler to 1/8
	TCCR1B |= (0 << CS12) | (1 << CS11) | (1 << CS10);
     65a:	80 81       	ld	r24, Z
     65c:	83 60       	ori	r24, 0x03	; 3
     65e:	80 83       	st	Z, r24
	
	// Set TOP
	// frequency = 50 Hz
	// trekke fra 1?
	ICR1 = F_CPU/(64*50);
     660:	88 e8       	ldi	r24, 0x88	; 136
     662:	93 e1       	ldi	r25, 0x13	; 19
     664:	90 93 87 00 	sts	0x0087, r25
     668:	80 93 86 00 	sts	0x0086, r24
	
	// Set OC1A to output
	DDRB |= (1 << DDB5);
     66c:	25 9a       	sbi	0x04, 5	; 4
     66e:	08 95       	ret

00000670 <COUNTER_set_pulse_width>:
}

void COUNTER_set_pulse_width(float pulse_width_ms)
{
	OCR1A = F_CPU/64/1000 * pulse_width_ms;
     670:	20 e0       	ldi	r18, 0x00	; 0
     672:	30 e0       	ldi	r19, 0x00	; 0
     674:	4a e7       	ldi	r20, 0x7A	; 122
     676:	53 e4       	ldi	r21, 0x43	; 67
     678:	09 d4       	rcall	.+2066   	; 0xe8c <__mulsf3>
     67a:	26 d3       	rcall	.+1612   	; 0xcc8 <__fixunssfsi>
     67c:	70 93 89 00 	sts	0x0089, r23
     680:	60 93 88 00 	sts	0x0088, r22
     684:	08 95       	ret

00000686 <MOTOR_init>:
uint8_t max_velocity = 0x50;


void MOTOR_init()
{
	TWI_Master_Initialise();
     686:	81 d1       	rcall	.+770    	; 0x98a <TWI_Master_Initialise>
	// Set MJ1 pins as output
	// PH4 = EN, PH1 = DIR
	DDRH |= (1 << PH4) | (1 << PH1);
     688:	e1 e0       	ldi	r30, 0x01	; 1
     68a:	f1 e0       	ldi	r31, 0x01	; 1
     68c:	80 81       	ld	r24, Z
     68e:	82 61       	ori	r24, 0x12	; 18
     690:	80 83       	st	Z, r24
	
	// Enable motor and select direction in MJ1
	PORTH |= (1 << PH4) | (1 << PH1);
     692:	a2 e0       	ldi	r26, 0x02	; 2
     694:	b1 e0       	ldi	r27, 0x01	; 1
     696:	8c 91       	ld	r24, X
     698:	82 61       	ori	r24, 0x12	; 18
     69a:	8c 93       	st	X, r24
	
	//Setup encoder
	// Set MJ2 pins as input
	DDRK = 0x00;
     69c:	10 92 07 01 	sts	0x0107, r1
	
	// Set some MJ1 pins to output, PH3 = SEL, PH5 = !OE, PH6 = RST
	DDRH |= (1 << PH3) | (1 << PH5)| (1 << PH6);
     6a0:	80 81       	ld	r24, Z
     6a2:	88 66       	ori	r24, 0x68	; 104
     6a4:	80 83       	st	Z, r24
     6a6:	08 95       	ret

000006a8 <MOTOR_set_dir>:
}


void MOTOR_set_dir(int dir)
{
	if (dir == 1){
     6a8:	81 30       	cpi	r24, 0x01	; 1
     6aa:	91 05       	cpc	r25, r1
     6ac:	31 f4       	brne	.+12     	; 0x6ba <MOTOR_set_dir+0x12>
		// retning høyre
		PORTH |= (1 << PH1);
     6ae:	e2 e0       	ldi	r30, 0x02	; 2
     6b0:	f1 e0       	ldi	r31, 0x01	; 1
     6b2:	80 81       	ld	r24, Z
     6b4:	82 60       	ori	r24, 0x02	; 2
     6b6:	80 83       	st	Z, r24
     6b8:	08 95       	ret
	}
	else if (dir == 0){
     6ba:	89 2b       	or	r24, r25
     6bc:	29 f4       	brne	.+10     	; 0x6c8 <MOTOR_set_dir+0x20>
		// retning venstre 
		PORTH &= ~(1 << PH1);
     6be:	e2 e0       	ldi	r30, 0x02	; 2
     6c0:	f1 e0       	ldi	r31, 0x01	; 1
     6c2:	80 81       	ld	r24, Z
     6c4:	8d 7f       	andi	r24, 0xFD	; 253
     6c6:	80 83       	st	Z, r24
     6c8:	08 95       	ret

000006ca <MOTOR_set_velocity>:
		//perror("Invalid motor direction: ");
	//}
}

void MOTOR_set_velocity(uint8_t vel)
{
     6ca:	cf 93       	push	r28
     6cc:	df 93       	push	r29
     6ce:	1f 92       	push	r1
     6d0:	cd b7       	in	r28, 0x3d	; 61
     6d2:	de b7       	in	r29, 0x3e	; 62
	uint8_t velocity[1];
	if (vel < max_velocity){ velocity[0] = vel; }
     6d4:	90 91 0c 02 	lds	r25, 0x020C
     6d8:	89 17       	cp	r24, r25
     6da:	10 f4       	brcc	.+4      	; 0x6e0 <MOTOR_set_velocity+0x16>
     6dc:	89 83       	std	Y+1, r24	; 0x01
     6de:	01 c0       	rjmp	.+2      	; 0x6e2 <MOTOR_set_velocity+0x18>
	else{ velocity[0] = max_velocity; }
     6e0:	99 83       	std	Y+1, r25	; 0x01
	TWI_send_address_and_data(velocity, 1);
     6e2:	61 e0       	ldi	r22, 0x01	; 1
     6e4:	70 e0       	ldi	r23, 0x00	; 0
     6e6:	ce 01       	movw	r24, r28
     6e8:	01 96       	adiw	r24, 0x01	; 1
     6ea:	c2 d0       	rcall	.+388    	; 0x870 <TWI_send_address_and_data>
	
	if(!TWI_Transceiver_Busy() && !TWI_statusReg.lastTransOK){
     6ec:	58 d1       	rcall	.+688    	; 0x99e <TWI_Transceiver_Busy>
     6ee:	81 11       	cpse	r24, r1
     6f0:	09 c0       	rjmp	.+18     	; 0x704 <MOTOR_set_velocity+0x3a>
     6f2:	80 91 78 03 	lds	r24, 0x0378
     6f6:	80 fd       	sbrc	r24, 0
     6f8:	05 c0       	rjmp	.+10     	; 0x704 <MOTOR_set_velocity+0x3a>
		printf("TWI error\n");
     6fa:	8d e0       	ldi	r24, 0x0D	; 13
     6fc:	93 e0       	ldi	r25, 0x03	; 3
     6fe:	8a d4       	rcall	.+2324   	; 0x1014 <puts>
		TWI_act_on_failure_in_last_transmission( TWI_Get_State_Info() );
     700:	52 d1       	rcall	.+676    	; 0x9a6 <TWI_Get_State_Info>
     702:	a5 d0       	rcall	.+330    	; 0x84e <TWI_act_on_failure_in_last_transmission>
	}
}
     704:	0f 90       	pop	r0
     706:	df 91       	pop	r29
     708:	cf 91       	pop	r28
     70a:	08 95       	ret

0000070c <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder(void)
{	
     70c:	cf 93       	push	r28
     70e:	df 93       	push	r29
	// Set !OE low
	PORTH &= ~(1<<PH5);
     710:	e2 e0       	ldi	r30, 0x02	; 2
     712:	f1 e0       	ldi	r31, 0x01	; 1
     714:	80 81       	ld	r24, Z
     716:	8f 7d       	andi	r24, 0xDF	; 223
     718:	80 83       	st	Z, r24
	
	// Set SEL low to get high byte(0)
	PORTH &= ~(1<<PH3);
     71a:	80 81       	ld	r24, Z
     71c:	87 7f       	andi	r24, 0xF7	; 247
     71e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     720:	8a e6       	ldi	r24, 0x6A	; 106
     722:	8a 95       	dec	r24
     724:	f1 f7       	brne	.-4      	; 0x722 <MOTOR_read_encoder+0x16>
     726:	00 c0       	rjmp	.+0      	; 0x728 <MOTOR_read_encoder+0x1c>
	
	_delay_us(20);
	// Read MSB
	uint8_t encoder_value_MSB;
	encoder_value_MSB = PINK;
     728:	80 91 06 01 	lds	r24, 0x0106
	
	
	// Set SEL high to get low byte(1)
	PORTH |= (1<<PH3);
     72c:	90 81       	ld	r25, Z
     72e:	98 60       	ori	r25, 0x08	; 8
     730:	90 83       	st	Z, r25
     732:	9a e6       	ldi	r25, 0x6A	; 106
     734:	9a 95       	dec	r25
     736:	f1 f7       	brne	.-4      	; 0x734 <MOTOR_read_encoder+0x28>
     738:	00 c0       	rjmp	.+0      	; 0x73a <MOTOR_read_encoder+0x2e>
	_delay_us(20);
	
	// Read LSB
	uint8_t encoder_value_LSB;
	encoder_value_LSB = PINK;
     73a:	c0 91 06 01 	lds	r28, 0x0106

	// Set !OE high
	PORTH |= (1<<PH5);
     73e:	90 81       	ld	r25, Z
     740:	90 62       	ori	r25, 0x20	; 32
     742:	90 83       	st	Z, r25
	
	// Process received data
	int16_t total_encoder_value = encoder_value_MSB << 8 | encoder_value_LSB;
     744:	d0 e0       	ldi	r29, 0x00	; 0
     746:	d8 2b       	or	r29, r24
	printf("\tEncoder value: %x\n", total_encoder_value);
     748:	df 93       	push	r29
     74a:	cf 93       	push	r28
     74c:	87 e1       	ldi	r24, 0x17	; 23
     74e:	93 e0       	ldi	r25, 0x03	; 3
     750:	9f 93       	push	r25
     752:	8f 93       	push	r24
     754:	4e d4       	rcall	.+2204   	; 0xff2 <printf>
	
	return total_encoder_value;
     756:	0f 90       	pop	r0
     758:	0f 90       	pop	r0
     75a:	0f 90       	pop	r0
     75c:	0f 90       	pop	r0
	
}
     75e:	ce 01       	movw	r24, r28
     760:	df 91       	pop	r29
     762:	cf 91       	pop	r28
     764:	08 95       	ret

00000766 <MOTOR_find_limits>:
}

void MOTOR_find_limits( void ) 
{
	// *** Calibrate ***
	MOTOR_set_dir(1);
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	9e df       	rcall	.-196    	; 0x6a8 <MOTOR_set_dir>
	MOTOR_set_velocity(max_velocity);
     76c:	80 91 0c 02 	lds	r24, 0x020C
     770:	ac df       	rcall	.-168    	; 0x6ca <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     772:	2f ef       	ldi	r18, 0xFF	; 255
     774:	87 ea       	ldi	r24, 0xA7	; 167
     776:	91 e6       	ldi	r25, 0x61	; 97
     778:	21 50       	subi	r18, 0x01	; 1
     77a:	80 40       	sbci	r24, 0x00	; 0
     77c:	90 40       	sbci	r25, 0x00	; 0
     77e:	e1 f7       	brne	.-8      	; 0x778 <MOTOR_find_limits+0x12>
     780:	00 c0       	rjmp	.+0      	; 0x782 <MOTOR_find_limits+0x1c>
     782:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity((uint8_t)1);
     784:	81 e0       	ldi	r24, 0x01	; 1
     786:	a1 df       	rcall	.-190    	; 0x6ca <MOTOR_set_velocity>
	
	// Reset encoder
	PORTH &= ~(1 << PH6);
     788:	e2 e0       	ldi	r30, 0x02	; 2
     78a:	f1 e0       	ldi	r31, 0x01	; 1
     78c:	80 81       	ld	r24, Z
     78e:	8f 7b       	andi	r24, 0xBF	; 191
     790:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     792:	2a e6       	ldi	r18, 0x6A	; 106
     794:	2a 95       	dec	r18
     796:	f1 f7       	brne	.-4      	; 0x794 <MOTOR_find_limits+0x2e>
     798:	00 c0       	rjmp	.+0      	; 0x79a <MOTOR_find_limits+0x34>
	_delay_us(20);
	PORTH |= (1 << PH6);
     79a:	80 81       	ld	r24, Z
     79c:	80 64       	ori	r24, 0x40	; 64
     79e:	80 83       	st	Z, r24
	
	// Find max encoder value
	MOTOR_set_dir(0);
     7a0:	80 e0       	ldi	r24, 0x00	; 0
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	81 df       	rcall	.-254    	; 0x6a8 <MOTOR_set_dir>
	MOTOR_set_velocity(max_velocity);
     7a6:	80 91 0c 02 	lds	r24, 0x020C
     7aa:	8f df       	rcall	.-226    	; 0x6ca <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7ac:	8f ef       	ldi	r24, 0xFF	; 255
     7ae:	97 ea       	ldi	r25, 0xA7	; 167
     7b0:	21 e6       	ldi	r18, 0x61	; 97
     7b2:	81 50       	subi	r24, 0x01	; 1
     7b4:	90 40       	sbci	r25, 0x00	; 0
     7b6:	20 40       	sbci	r18, 0x00	; 0
     7b8:	e1 f7       	brne	.-8      	; 0x7b2 <MOTOR_find_limits+0x4c>
     7ba:	00 c0       	rjmp	.+0      	; 0x7bc <MOTOR_find_limits+0x56>
     7bc:	00 00       	nop
	_delay_ms(2000);
	MOTOR_set_velocity(0);
     7be:	80 e0       	ldi	r24, 0x00	; 0
     7c0:	84 df       	rcall	.-248    	; 0x6ca <MOTOR_set_velocity>
	MOTOR_max_encoder_value = MOTOR_read_encoder();
     7c2:	a4 df       	rcall	.-184    	; 0x70c <MOTOR_read_encoder>
     7c4:	80 93 7e 03 	sts	0x037E, r24
     7c8:	90 93 7f 03 	sts	0x037F, r25
	printf("Max encoder value: %d\n", MOTOR_max_encoder_value);
     7cc:	9f 93       	push	r25
     7ce:	8f 93       	push	r24
     7d0:	8b e2       	ldi	r24, 0x2B	; 43
     7d2:	93 e0       	ldi	r25, 0x03	; 3
     7d4:	9f 93       	push	r25
     7d6:	8f 93       	push	r24
     7d8:	0c d4       	rcall	.+2072   	; 0xff2 <printf>
     7da:	0f 90       	pop	r0
     7dc:	0f 90       	pop	r0
     7de:	0f 90       	pop	r0
     7e0:	0f 90       	pop	r0
     7e2:	08 95       	ret

000007e4 <MOTOR_read_scaled_encoder>:
	return total_encoder_value;
	
}

float MOTOR_read_scaled_encoder()
{
     7e4:	cf 92       	push	r12
     7e6:	df 92       	push	r13
     7e8:	ef 92       	push	r14
     7ea:	ff 92       	push	r15
	float encoder_value = (float)MOTOR_read_encoder()/MOTOR_max_encoder_value * 255; //Scaled between 0 and 255
     7ec:	8f df       	rcall	.-226    	; 0x70c <MOTOR_read_encoder>
     7ee:	bc 01       	movw	r22, r24
     7f0:	88 27       	eor	r24, r24
     7f2:	77 fd       	sbrc	r23, 7
     7f4:	80 95       	com	r24
     7f6:	98 2f       	mov	r25, r24
     7f8:	95 d2       	rcall	.+1322   	; 0xd24 <__floatsisf>
     7fa:	6b 01       	movw	r12, r22
     7fc:	7c 01       	movw	r14, r24
     7fe:	60 91 7e 03 	lds	r22, 0x037E
     802:	70 91 7f 03 	lds	r23, 0x037F
     806:	88 27       	eor	r24, r24
     808:	77 fd       	sbrc	r23, 7
     80a:	80 95       	com	r24
     80c:	98 2f       	mov	r25, r24
     80e:	8a d2       	rcall	.+1300   	; 0xd24 <__floatsisf>
     810:	9b 01       	movw	r18, r22
     812:	ac 01       	movw	r20, r24
     814:	c7 01       	movw	r24, r14
     816:	b6 01       	movw	r22, r12
     818:	ea d1       	rcall	.+980    	; 0xbee <__divsf3>
     81a:	20 e0       	ldi	r18, 0x00	; 0
     81c:	30 e0       	ldi	r19, 0x00	; 0
     81e:	4f e7       	ldi	r20, 0x7F	; 127
     820:	53 e4       	ldi	r21, 0x43	; 67
     822:	34 d3       	rcall	.+1640   	; 0xe8c <__mulsf3>
     824:	6b 01       	movw	r12, r22
     826:	7c 01       	movw	r14, r24
	//encoder_value = abs(encoder_value - 255.0); // 255 is rightmost position, 0 is leftmost position
	printf("\tScaled encoder value: %d\n", (int)encoder_value);
     828:	4a d2       	rcall	.+1172   	; 0xcbe <__fixsfsi>
     82a:	7f 93       	push	r23
     82c:	6f 93       	push	r22
     82e:	82 e4       	ldi	r24, 0x42	; 66
     830:	93 e0       	ldi	r25, 0x03	; 3
     832:	9f 93       	push	r25
     834:	8f 93       	push	r24
     836:	dd d3       	rcall	.+1978   	; 0xff2 <printf>
	return encoder_value;
     838:	0f 90       	pop	r0
     83a:	0f 90       	pop	r0
     83c:	0f 90       	pop	r0
     83e:	0f 90       	pop	r0
     840:	c7 01       	movw	r24, r14
     842:	b6 01       	movw	r22, r12
     844:	ff 90       	pop	r15
     846:	ef 90       	pop	r14
     848:	df 90       	pop	r13
     84a:	cf 90       	pop	r12
     84c:	08 95       	ret

0000084e <TWI_act_on_failure_in_last_transmission>:

#include "TWI_Master.h"
#include "twi_handler.h"

unsigned char TWI_act_on_failure_in_last_transmission( unsigned char TWIerrormsg )
{
     84e:	cf 93       	push	r28
     850:	c8 2f       	mov	r28, r24
	if (( TWIerrormsg == TWI_MTX_ADR_NACK ) | ( TWIerrormsg == TWI_MRX_ADR_NACK )){
     852:	81 e0       	ldi	r24, 0x01	; 1
     854:	c8 34       	cpi	r28, 0x48	; 72
     856:	09 f0       	breq	.+2      	; 0x85a <TWI_act_on_failure_in_last_transmission+0xc>
     858:	80 e0       	ldi	r24, 0x00	; 0
     85a:	81 11       	cpse	r24, r1
     85c:	05 c0       	rjmp	.+10     	; 0x868 <TWI_act_on_failure_in_last_transmission+0x1a>
     85e:	81 e0       	ldi	r24, 0x01	; 1
     860:	c0 32       	cpi	r28, 0x20	; 32
     862:	09 f0       	breq	.+2      	; 0x866 <TWI_act_on_failure_in_last_transmission+0x18>
     864:	80 e0       	ldi	r24, 0x00	; 0
     866:	81 11       	cpse	r24, r1
		TWI_Start_Transceiver();
     868:	c8 d0       	rcall	.+400    	; 0x9fa <TWI_Start_Transceiver>
	}
	return TWIerrormsg;
}
     86a:	8c 2f       	mov	r24, r28
     86c:	cf 91       	pop	r28
     86e:	08 95       	ret

00000870 <TWI_send_address_and_data>:

void TWI_send_address_and_data(uint8_t *message, int message_length)
{
     870:	ef 92       	push	r14
     872:	ff 92       	push	r15
     874:	0f 93       	push	r16
     876:	1f 93       	push	r17
     878:	cf 93       	push	r28
     87a:	df 93       	push	r29
     87c:	00 d0       	rcall	.+0      	; 0x87e <TWI_send_address_and_data+0xe>
     87e:	1f 92       	push	r1
     880:	cd b7       	in	r28, 0x3d	; 61
     882:	de b7       	in	r29, 0x3e	; 62
     884:	7c 01       	movw	r14, r24
     886:	8b 01       	movw	r16, r22
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
     888:	80 e5       	ldi	r24, 0x50	; 80
     88a:	89 83       	std	Y+1, r24	; 0x01
	message_buffer[1] = 0x00;
     88c:	1a 82       	std	Y+2, r1	; 0x02
	printf("Message to twi: ");
     88e:	2d e5       	ldi	r18, 0x5D	; 93
     890:	33 e0       	ldi	r19, 0x03	; 3
     892:	3f 93       	push	r19
     894:	2f 93       	push	r18
     896:	ad d3       	rcall	.+1882   	; 0xff2 <printf>
	for (int i = 0; i < message_length; i++){
     898:	0f 90       	pop	r0
     89a:	0f 90       	pop	r0
     89c:	10 16       	cp	r1, r16
     89e:	11 06       	cpc	r1, r17
     8a0:	fc f4       	brge	.+62     	; 0x8e0 <TWI_send_address_and_data+0x70>
		message_buffer[i+2] = message[i];
     8a2:	f7 01       	movw	r30, r14
     8a4:	80 81       	ld	r24, Z
     8a6:	8b 83       	std	Y+3, r24	; 0x03
		printf("%d ", message_buffer[i+2]);
     8a8:	1f 92       	push	r1
     8aa:	8f 93       	push	r24
     8ac:	8e e6       	ldi	r24, 0x6E	; 110
     8ae:	93 e0       	ldi	r25, 0x03	; 3
     8b0:	9f 93       	push	r25
     8b2:	8f 93       	push	r24
     8b4:	9e d3       	rcall	.+1852   	; 0xff2 <printf>
	uint8_t message_buffer[4];
	
	message_buffer[0] = TWI_target_slave_address;
	message_buffer[1] = 0x00;
	printf("Message to twi: ");
	for (int i = 0; i < message_length; i++){
     8b6:	0f 90       	pop	r0
     8b8:	0f 90       	pop	r0
     8ba:	0f 90       	pop	r0
     8bc:	0f 90       	pop	r0
     8be:	02 30       	cpi	r16, 0x02	; 2
     8c0:	11 05       	cpc	r17, r1
     8c2:	74 f0       	brlt	.+28     	; 0x8e0 <TWI_send_address_and_data+0x70>
		message_buffer[i+2] = message[i];
     8c4:	f7 01       	movw	r30, r14
     8c6:	81 81       	ldd	r24, Z+1	; 0x01
     8c8:	8c 83       	std	Y+4, r24	; 0x04
		printf("%d ", message_buffer[i+2]);
     8ca:	1f 92       	push	r1
     8cc:	8f 93       	push	r24
     8ce:	8e e6       	ldi	r24, 0x6E	; 110
     8d0:	93 e0       	ldi	r25, 0x03	; 3
     8d2:	9f 93       	push	r25
     8d4:	8f 93       	push	r24
     8d6:	8d d3       	rcall	.+1818   	; 0xff2 <printf>
     8d8:	0f 90       	pop	r0
     8da:	0f 90       	pop	r0
     8dc:	0f 90       	pop	r0
     8de:	0f 90       	pop	r0
	}
	TWI_Start_Transceiver_With_Data(message_buffer, message_length + 2);
     8e0:	62 e0       	ldi	r22, 0x02	; 2
     8e2:	60 0f       	add	r22, r16
     8e4:	ce 01       	movw	r24, r28
     8e6:	01 96       	adiw	r24, 0x01	; 1
     8e8:	66 d0       	rcall	.+204    	; 0x9b6 <TWI_Start_Transceiver_With_Data>
     8ea:	0f 90       	pop	r0
     8ec:	0f 90       	pop	r0
     8ee:	0f 90       	pop	r0
     8f0:	0f 90       	pop	r0
     8f2:	df 91       	pop	r29
     8f4:	cf 91       	pop	r28
     8f6:	1f 91       	pop	r17
     8f8:	0f 91       	pop	r16
     8fa:	ff 90       	pop	r15
     8fc:	ef 90       	pop	r14
     8fe:	08 95       	ret

00000900 <SERVO_set_position>:
#include "counter.h"
#include <stdlib.h>


void SERVO_set_position(uint8_t pos)
{
     900:	cf 92       	push	r12
     902:	df 92       	push	r13
     904:	ef 92       	push	r14
     906:	ff 92       	push	r15

	float pulse_width_ms;
	pulse_width_ms = (float)pos/255 * (MAX - MIN) + MIN; //Scaled between MIN and MAX
     908:	68 2f       	mov	r22, r24
     90a:	70 e0       	ldi	r23, 0x00	; 0
     90c:	80 e0       	ldi	r24, 0x00	; 0
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	07 d2       	rcall	.+1038   	; 0xd20 <__floatunsisf>
     912:	20 e0       	ldi	r18, 0x00	; 0
     914:	30 e0       	ldi	r19, 0x00	; 0
     916:	4f e7       	ldi	r20, 0x7F	; 127
     918:	53 e4       	ldi	r21, 0x43	; 67
     91a:	69 d1       	rcall	.+722    	; 0xbee <__divsf3>
     91c:	29 e9       	ldi	r18, 0x99	; 153
     91e:	39 e9       	ldi	r19, 0x99	; 153
     920:	49 e9       	ldi	r20, 0x99	; 153
     922:	5f e3       	ldi	r21, 0x3F	; 63
     924:	b3 d2       	rcall	.+1382   	; 0xe8c <__mulsf3>
     926:	26 e6       	ldi	r18, 0x66	; 102
     928:	36 e6       	ldi	r19, 0x66	; 102
     92a:	46 e6       	ldi	r20, 0x66	; 102
     92c:	5f e3       	ldi	r21, 0x3F	; 63
     92e:	f7 d0       	rcall	.+494    	; 0xb1e <__addsf3>
     930:	6b 01       	movw	r12, r22
     932:	7c 01       	movw	r14, r24
	
	if ( pulse_width_ms > MAX){ pulse_width_ms = MAX; }
     934:	26 e6       	ldi	r18, 0x66	; 102
     936:	36 e6       	ldi	r19, 0x66	; 102
     938:	46 e0       	ldi	r20, 0x06	; 6
     93a:	50 e4       	ldi	r21, 0x40	; 64
     93c:	a3 d2       	rcall	.+1350   	; 0xe84 <__gesf2>
     93e:	18 16       	cp	r1, r24
     940:	54 f0       	brlt	.+20     	; 0x956 <SERVO_set_position+0x56>
	else if ( pulse_width_ms < MIN ){ pulse_width_ms = MIN; }
     942:	26 e6       	ldi	r18, 0x66	; 102
     944:	36 e6       	ldi	r19, 0x66	; 102
     946:	46 e6       	ldi	r20, 0x66	; 102
     948:	5f e3       	ldi	r21, 0x3F	; 63
     94a:	c7 01       	movw	r24, r14
     94c:	b6 01       	movw	r22, r12
     94e:	4b d1       	rcall	.+662    	; 0xbe6 <__cmpsf2>
     950:	88 23       	and	r24, r24
     952:	5c f0       	brlt	.+22     	; 0x96a <SERVO_set_position+0x6a>
     954:	12 c0       	rjmp	.+36     	; 0x97a <SERVO_set_position+0x7a>
{

	float pulse_width_ms;
	pulse_width_ms = (float)pos/255 * (MAX - MIN) + MIN; //Scaled between MIN and MAX
	
	if ( pulse_width_ms > MAX){ pulse_width_ms = MAX; }
     956:	0f 2e       	mov	r0, r31
     958:	f6 e6       	ldi	r31, 0x66	; 102
     95a:	cf 2e       	mov	r12, r31
     95c:	dc 2c       	mov	r13, r12
     95e:	f6 e0       	ldi	r31, 0x06	; 6
     960:	ef 2e       	mov	r14, r31
     962:	f0 e4       	ldi	r31, 0x40	; 64
     964:	ff 2e       	mov	r15, r31
     966:	f0 2d       	mov	r31, r0
     968:	08 c0       	rjmp	.+16     	; 0x97a <SERVO_set_position+0x7a>
	else if ( pulse_width_ms < MIN ){ pulse_width_ms = MIN; }
     96a:	0f 2e       	mov	r0, r31
     96c:	f6 e6       	ldi	r31, 0x66	; 102
     96e:	cf 2e       	mov	r12, r31
     970:	dc 2c       	mov	r13, r12
     972:	ec 2c       	mov	r14, r12
     974:	ff e3       	ldi	r31, 0x3F	; 63
     976:	ff 2e       	mov	r15, r31
     978:	f0 2d       	mov	r31, r0
	COUNTER_set_pulse_width(pulse_width_ms);
     97a:	c7 01       	movw	r24, r14
     97c:	b6 01       	movw	r22, r12
     97e:	78 de       	rcall	.-784    	; 0x670 <COUNTER_set_pulse_width>
}
     980:	ff 90       	pop	r15
     982:	ef 90       	pop	r14
     984:	df 90       	pop	r13
     986:	cf 90       	pop	r12
     988:	08 95       	ret

0000098a <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     98a:	8c e0       	ldi	r24, 0x0C	; 12
     98c:	80 93 b8 00 	sts	0x00B8, r24
     990:	8f ef       	ldi	r24, 0xFF	; 255
     992:	80 93 bb 00 	sts	0x00BB, r24
     996:	84 e0       	ldi	r24, 0x04	; 4
     998:	80 93 bc 00 	sts	0x00BC, r24
     99c:	08 95       	ret

0000099e <TWI_Transceiver_Busy>:
     99e:	80 91 bc 00 	lds	r24, 0x00BC
     9a2:	81 70       	andi	r24, 0x01	; 1
     9a4:	08 95       	ret

000009a6 <TWI_Get_State_Info>:
     9a6:	ec eb       	ldi	r30, 0xBC	; 188
     9a8:	f0 e0       	ldi	r31, 0x00	; 0
     9aa:	80 81       	ld	r24, Z
     9ac:	80 fd       	sbrc	r24, 0
     9ae:	fd cf       	rjmp	.-6      	; 0x9aa <TWI_Get_State_Info+0x4>
     9b0:	80 91 0d 02 	lds	r24, 0x020D
     9b4:	08 95       	ret

000009b6 <TWI_Start_Transceiver_With_Data>:
     9b6:	ec eb       	ldi	r30, 0xBC	; 188
     9b8:	f0 e0       	ldi	r31, 0x00	; 0
     9ba:	20 81       	ld	r18, Z
     9bc:	20 fd       	sbrc	r18, 0
     9be:	fd cf       	rjmp	.-6      	; 0x9ba <TWI_Start_Transceiver_With_Data+0x4>
     9c0:	60 93 79 03 	sts	0x0379, r22
     9c4:	fc 01       	movw	r30, r24
     9c6:	20 81       	ld	r18, Z
     9c8:	20 93 7a 03 	sts	0x037A, r18
     9cc:	20 fd       	sbrc	r18, 0
     9ce:	0c c0       	rjmp	.+24     	; 0x9e8 <TWI_Start_Transceiver_With_Data+0x32>
     9d0:	62 30       	cpi	r22, 0x02	; 2
     9d2:	50 f0       	brcs	.+20     	; 0x9e8 <TWI_Start_Transceiver_With_Data+0x32>
     9d4:	dc 01       	movw	r26, r24
     9d6:	11 96       	adiw	r26, 0x01	; 1
     9d8:	eb e7       	ldi	r30, 0x7B	; 123
     9da:	f3 e0       	ldi	r31, 0x03	; 3
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	9d 91       	ld	r25, X+
     9e0:	91 93       	st	Z+, r25
     9e2:	8f 5f       	subi	r24, 0xFF	; 255
     9e4:	86 13       	cpse	r24, r22
     9e6:	fb cf       	rjmp	.-10     	; 0x9de <TWI_Start_Transceiver_With_Data+0x28>
     9e8:	10 92 78 03 	sts	0x0378, r1
     9ec:	88 ef       	ldi	r24, 0xF8	; 248
     9ee:	80 93 0d 02 	sts	0x020D, r24
     9f2:	85 ea       	ldi	r24, 0xA5	; 165
     9f4:	80 93 bc 00 	sts	0x00BC, r24
     9f8:	08 95       	ret

000009fa <TWI_Start_Transceiver>:
     9fa:	ec eb       	ldi	r30, 0xBC	; 188
     9fc:	f0 e0       	ldi	r31, 0x00	; 0
     9fe:	80 81       	ld	r24, Z
     a00:	80 fd       	sbrc	r24, 0
     a02:	fd cf       	rjmp	.-6      	; 0x9fe <TWI_Start_Transceiver+0x4>
     a04:	10 92 78 03 	sts	0x0378, r1
     a08:	88 ef       	ldi	r24, 0xF8	; 248
     a0a:	80 93 0d 02 	sts	0x020D, r24
     a0e:	85 ea       	ldi	r24, 0xA5	; 165
     a10:	80 93 bc 00 	sts	0x00BC, r24
     a14:	08 95       	ret

00000a16 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     a16:	1f 92       	push	r1
     a18:	0f 92       	push	r0
     a1a:	0f b6       	in	r0, 0x3f	; 63
     a1c:	0f 92       	push	r0
     a1e:	11 24       	eor	r1, r1
     a20:	0b b6       	in	r0, 0x3b	; 59
     a22:	0f 92       	push	r0
     a24:	2f 93       	push	r18
     a26:	3f 93       	push	r19
     a28:	8f 93       	push	r24
     a2a:	9f 93       	push	r25
     a2c:	af 93       	push	r26
     a2e:	bf 93       	push	r27
     a30:	ef 93       	push	r30
     a32:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     a34:	80 91 b9 00 	lds	r24, 0x00B9
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	fc 01       	movw	r30, r24
     a3c:	38 97       	sbiw	r30, 0x08	; 8
     a3e:	e1 35       	cpi	r30, 0x51	; 81
     a40:	f1 05       	cpc	r31, r1
     a42:	08 f0       	brcs	.+2      	; 0xa46 <__vector_39+0x30>
     a44:	55 c0       	rjmp	.+170    	; 0xaf0 <__vector_39+0xda>
     a46:	ee 58       	subi	r30, 0x8E	; 142
     a48:	ff 4f       	sbci	r31, 0xFF	; 255
     a4a:	83 c2       	rjmp	.+1286   	; 0xf52 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a4c:	10 92 77 03 	sts	0x0377, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     a50:	e0 91 77 03 	lds	r30, 0x0377
     a54:	80 91 79 03 	lds	r24, 0x0379
     a58:	e8 17       	cp	r30, r24
     a5a:	70 f4       	brcc	.+28     	; 0xa78 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8e 0f       	add	r24, r30
     a60:	80 93 77 03 	sts	0x0377, r24
     a64:	f0 e0       	ldi	r31, 0x00	; 0
     a66:	e6 58       	subi	r30, 0x86	; 134
     a68:	fc 4f       	sbci	r31, 0xFC	; 252
     a6a:	80 81       	ld	r24, Z
     a6c:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a70:	85 e8       	ldi	r24, 0x85	; 133
     a72:	80 93 bc 00 	sts	0x00BC, r24
     a76:	43 c0       	rjmp	.+134    	; 0xafe <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a78:	80 91 78 03 	lds	r24, 0x0378
     a7c:	81 60       	ori	r24, 0x01	; 1
     a7e:	80 93 78 03 	sts	0x0378, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a82:	84 e9       	ldi	r24, 0x94	; 148
     a84:	80 93 bc 00 	sts	0x00BC, r24
     a88:	3a c0       	rjmp	.+116    	; 0xafe <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a8a:	e0 91 77 03 	lds	r30, 0x0377
     a8e:	81 e0       	ldi	r24, 0x01	; 1
     a90:	8e 0f       	add	r24, r30
     a92:	80 93 77 03 	sts	0x0377, r24
     a96:	80 91 bb 00 	lds	r24, 0x00BB
     a9a:	f0 e0       	ldi	r31, 0x00	; 0
     a9c:	e6 58       	subi	r30, 0x86	; 134
     a9e:	fc 4f       	sbci	r31, 0xFC	; 252
     aa0:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     aa2:	20 91 77 03 	lds	r18, 0x0377
     aa6:	30 e0       	ldi	r19, 0x00	; 0
     aa8:	80 91 79 03 	lds	r24, 0x0379
     aac:	90 e0       	ldi	r25, 0x00	; 0
     aae:	01 97       	sbiw	r24, 0x01	; 1
     ab0:	28 17       	cp	r18, r24
     ab2:	39 07       	cpc	r19, r25
     ab4:	24 f4       	brge	.+8      	; 0xabe <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ab6:	85 ec       	ldi	r24, 0xC5	; 197
     ab8:	80 93 bc 00 	sts	0x00BC, r24
     abc:	20 c0       	rjmp	.+64     	; 0xafe <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     abe:	85 e8       	ldi	r24, 0x85	; 133
     ac0:	80 93 bc 00 	sts	0x00BC, r24
     ac4:	1c c0       	rjmp	.+56     	; 0xafe <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     ac6:	80 91 bb 00 	lds	r24, 0x00BB
     aca:	e0 91 77 03 	lds	r30, 0x0377
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	e6 58       	subi	r30, 0x86	; 134
     ad2:	fc 4f       	sbci	r31, 0xFC	; 252
     ad4:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ad6:	80 91 78 03 	lds	r24, 0x0378
     ada:	81 60       	ori	r24, 0x01	; 1
     adc:	80 93 78 03 	sts	0x0378, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ae0:	84 e9       	ldi	r24, 0x94	; 148
     ae2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     ae6:	0b c0       	rjmp	.+22     	; 0xafe <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ae8:	85 ea       	ldi	r24, 0xA5	; 165
     aea:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     aee:	07 c0       	rjmp	.+14     	; 0xafe <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     af0:	80 91 b9 00 	lds	r24, 0x00B9
     af4:	80 93 0d 02 	sts	0x020D, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     af8:	84 e0       	ldi	r24, 0x04	; 4
     afa:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     afe:	ff 91       	pop	r31
     b00:	ef 91       	pop	r30
     b02:	bf 91       	pop	r27
     b04:	af 91       	pop	r26
     b06:	9f 91       	pop	r25
     b08:	8f 91       	pop	r24
     b0a:	3f 91       	pop	r19
     b0c:	2f 91       	pop	r18
     b0e:	0f 90       	pop	r0
     b10:	0b be       	out	0x3b, r0	; 59
     b12:	0f 90       	pop	r0
     b14:	0f be       	out	0x3f, r0	; 63
     b16:	0f 90       	pop	r0
     b18:	1f 90       	pop	r1
     b1a:	18 95       	reti

00000b1c <__subsf3>:
     b1c:	50 58       	subi	r21, 0x80	; 128

00000b1e <__addsf3>:
     b1e:	bb 27       	eor	r27, r27
     b20:	aa 27       	eor	r26, r26
     b22:	0e d0       	rcall	.+28     	; 0xb40 <__addsf3x>
     b24:	75 c1       	rjmp	.+746    	; 0xe10 <__fp_round>
     b26:	66 d1       	rcall	.+716    	; 0xdf4 <__fp_pscA>
     b28:	30 f0       	brcs	.+12     	; 0xb36 <__addsf3+0x18>
     b2a:	6b d1       	rcall	.+726    	; 0xe02 <__fp_pscB>
     b2c:	20 f0       	brcs	.+8      	; 0xb36 <__addsf3+0x18>
     b2e:	31 f4       	brne	.+12     	; 0xb3c <__addsf3+0x1e>
     b30:	9f 3f       	cpi	r25, 0xFF	; 255
     b32:	11 f4       	brne	.+4      	; 0xb38 <__addsf3+0x1a>
     b34:	1e f4       	brtc	.+6      	; 0xb3c <__addsf3+0x1e>
     b36:	5b c1       	rjmp	.+694    	; 0xdee <__fp_nan>
     b38:	0e f4       	brtc	.+2      	; 0xb3c <__addsf3+0x1e>
     b3a:	e0 95       	com	r30
     b3c:	e7 fb       	bst	r30, 7
     b3e:	51 c1       	rjmp	.+674    	; 0xde2 <__fp_inf>

00000b40 <__addsf3x>:
     b40:	e9 2f       	mov	r30, r25
     b42:	77 d1       	rcall	.+750    	; 0xe32 <__fp_split3>
     b44:	80 f3       	brcs	.-32     	; 0xb26 <__addsf3+0x8>
     b46:	ba 17       	cp	r27, r26
     b48:	62 07       	cpc	r22, r18
     b4a:	73 07       	cpc	r23, r19
     b4c:	84 07       	cpc	r24, r20
     b4e:	95 07       	cpc	r25, r21
     b50:	18 f0       	brcs	.+6      	; 0xb58 <__addsf3x+0x18>
     b52:	71 f4       	brne	.+28     	; 0xb70 <__addsf3x+0x30>
     b54:	9e f5       	brtc	.+102    	; 0xbbc <__addsf3x+0x7c>
     b56:	8f c1       	rjmp	.+798    	; 0xe76 <__fp_zero>
     b58:	0e f4       	brtc	.+2      	; 0xb5c <__addsf3x+0x1c>
     b5a:	e0 95       	com	r30
     b5c:	0b 2e       	mov	r0, r27
     b5e:	ba 2f       	mov	r27, r26
     b60:	a0 2d       	mov	r26, r0
     b62:	0b 01       	movw	r0, r22
     b64:	b9 01       	movw	r22, r18
     b66:	90 01       	movw	r18, r0
     b68:	0c 01       	movw	r0, r24
     b6a:	ca 01       	movw	r24, r20
     b6c:	a0 01       	movw	r20, r0
     b6e:	11 24       	eor	r1, r1
     b70:	ff 27       	eor	r31, r31
     b72:	59 1b       	sub	r21, r25
     b74:	99 f0       	breq	.+38     	; 0xb9c <__addsf3x+0x5c>
     b76:	59 3f       	cpi	r21, 0xF9	; 249
     b78:	50 f4       	brcc	.+20     	; 0xb8e <__addsf3x+0x4e>
     b7a:	50 3e       	cpi	r21, 0xE0	; 224
     b7c:	68 f1       	brcs	.+90     	; 0xbd8 <__addsf3x+0x98>
     b7e:	1a 16       	cp	r1, r26
     b80:	f0 40       	sbci	r31, 0x00	; 0
     b82:	a2 2f       	mov	r26, r18
     b84:	23 2f       	mov	r18, r19
     b86:	34 2f       	mov	r19, r20
     b88:	44 27       	eor	r20, r20
     b8a:	58 5f       	subi	r21, 0xF8	; 248
     b8c:	f3 cf       	rjmp	.-26     	; 0xb74 <__addsf3x+0x34>
     b8e:	46 95       	lsr	r20
     b90:	37 95       	ror	r19
     b92:	27 95       	ror	r18
     b94:	a7 95       	ror	r26
     b96:	f0 40       	sbci	r31, 0x00	; 0
     b98:	53 95       	inc	r21
     b9a:	c9 f7       	brne	.-14     	; 0xb8e <__addsf3x+0x4e>
     b9c:	7e f4       	brtc	.+30     	; 0xbbc <__addsf3x+0x7c>
     b9e:	1f 16       	cp	r1, r31
     ba0:	ba 0b       	sbc	r27, r26
     ba2:	62 0b       	sbc	r22, r18
     ba4:	73 0b       	sbc	r23, r19
     ba6:	84 0b       	sbc	r24, r20
     ba8:	ba f0       	brmi	.+46     	; 0xbd8 <__addsf3x+0x98>
     baa:	91 50       	subi	r25, 0x01	; 1
     bac:	a1 f0       	breq	.+40     	; 0xbd6 <__addsf3x+0x96>
     bae:	ff 0f       	add	r31, r31
     bb0:	bb 1f       	adc	r27, r27
     bb2:	66 1f       	adc	r22, r22
     bb4:	77 1f       	adc	r23, r23
     bb6:	88 1f       	adc	r24, r24
     bb8:	c2 f7       	brpl	.-16     	; 0xbaa <__addsf3x+0x6a>
     bba:	0e c0       	rjmp	.+28     	; 0xbd8 <__addsf3x+0x98>
     bbc:	ba 0f       	add	r27, r26
     bbe:	62 1f       	adc	r22, r18
     bc0:	73 1f       	adc	r23, r19
     bc2:	84 1f       	adc	r24, r20
     bc4:	48 f4       	brcc	.+18     	; 0xbd8 <__addsf3x+0x98>
     bc6:	87 95       	ror	r24
     bc8:	77 95       	ror	r23
     bca:	67 95       	ror	r22
     bcc:	b7 95       	ror	r27
     bce:	f7 95       	ror	r31
     bd0:	9e 3f       	cpi	r25, 0xFE	; 254
     bd2:	08 f0       	brcs	.+2      	; 0xbd6 <__addsf3x+0x96>
     bd4:	b3 cf       	rjmp	.-154    	; 0xb3c <__addsf3+0x1e>
     bd6:	93 95       	inc	r25
     bd8:	88 0f       	add	r24, r24
     bda:	08 f0       	brcs	.+2      	; 0xbde <__addsf3x+0x9e>
     bdc:	99 27       	eor	r25, r25
     bde:	ee 0f       	add	r30, r30
     be0:	97 95       	ror	r25
     be2:	87 95       	ror	r24
     be4:	08 95       	ret

00000be6 <__cmpsf2>:
     be6:	d9 d0       	rcall	.+434    	; 0xd9a <__fp_cmp>
     be8:	08 f4       	brcc	.+2      	; 0xbec <__cmpsf2+0x6>
     bea:	81 e0       	ldi	r24, 0x01	; 1
     bec:	08 95       	ret

00000bee <__divsf3>:
     bee:	0c d0       	rcall	.+24     	; 0xc08 <__divsf3x>
     bf0:	0f c1       	rjmp	.+542    	; 0xe10 <__fp_round>
     bf2:	07 d1       	rcall	.+526    	; 0xe02 <__fp_pscB>
     bf4:	40 f0       	brcs	.+16     	; 0xc06 <__divsf3+0x18>
     bf6:	fe d0       	rcall	.+508    	; 0xdf4 <__fp_pscA>
     bf8:	30 f0       	brcs	.+12     	; 0xc06 <__divsf3+0x18>
     bfa:	21 f4       	brne	.+8      	; 0xc04 <__divsf3+0x16>
     bfc:	5f 3f       	cpi	r21, 0xFF	; 255
     bfe:	19 f0       	breq	.+6      	; 0xc06 <__divsf3+0x18>
     c00:	f0 c0       	rjmp	.+480    	; 0xde2 <__fp_inf>
     c02:	51 11       	cpse	r21, r1
     c04:	39 c1       	rjmp	.+626    	; 0xe78 <__fp_szero>
     c06:	f3 c0       	rjmp	.+486    	; 0xdee <__fp_nan>

00000c08 <__divsf3x>:
     c08:	14 d1       	rcall	.+552    	; 0xe32 <__fp_split3>
     c0a:	98 f3       	brcs	.-26     	; 0xbf2 <__divsf3+0x4>

00000c0c <__divsf3_pse>:
     c0c:	99 23       	and	r25, r25
     c0e:	c9 f3       	breq	.-14     	; 0xc02 <__divsf3+0x14>
     c10:	55 23       	and	r21, r21
     c12:	b1 f3       	breq	.-20     	; 0xc00 <__divsf3+0x12>
     c14:	95 1b       	sub	r25, r21
     c16:	55 0b       	sbc	r21, r21
     c18:	bb 27       	eor	r27, r27
     c1a:	aa 27       	eor	r26, r26
     c1c:	62 17       	cp	r22, r18
     c1e:	73 07       	cpc	r23, r19
     c20:	84 07       	cpc	r24, r20
     c22:	38 f0       	brcs	.+14     	; 0xc32 <__divsf3_pse+0x26>
     c24:	9f 5f       	subi	r25, 0xFF	; 255
     c26:	5f 4f       	sbci	r21, 0xFF	; 255
     c28:	22 0f       	add	r18, r18
     c2a:	33 1f       	adc	r19, r19
     c2c:	44 1f       	adc	r20, r20
     c2e:	aa 1f       	adc	r26, r26
     c30:	a9 f3       	breq	.-22     	; 0xc1c <__divsf3_pse+0x10>
     c32:	33 d0       	rcall	.+102    	; 0xc9a <__divsf3_pse+0x8e>
     c34:	0e 2e       	mov	r0, r30
     c36:	3a f0       	brmi	.+14     	; 0xc46 <__divsf3_pse+0x3a>
     c38:	e0 e8       	ldi	r30, 0x80	; 128
     c3a:	30 d0       	rcall	.+96     	; 0xc9c <__divsf3_pse+0x90>
     c3c:	91 50       	subi	r25, 0x01	; 1
     c3e:	50 40       	sbci	r21, 0x00	; 0
     c40:	e6 95       	lsr	r30
     c42:	00 1c       	adc	r0, r0
     c44:	ca f7       	brpl	.-14     	; 0xc38 <__divsf3_pse+0x2c>
     c46:	29 d0       	rcall	.+82     	; 0xc9a <__divsf3_pse+0x8e>
     c48:	fe 2f       	mov	r31, r30
     c4a:	27 d0       	rcall	.+78     	; 0xc9a <__divsf3_pse+0x8e>
     c4c:	66 0f       	add	r22, r22
     c4e:	77 1f       	adc	r23, r23
     c50:	88 1f       	adc	r24, r24
     c52:	bb 1f       	adc	r27, r27
     c54:	26 17       	cp	r18, r22
     c56:	37 07       	cpc	r19, r23
     c58:	48 07       	cpc	r20, r24
     c5a:	ab 07       	cpc	r26, r27
     c5c:	b0 e8       	ldi	r27, 0x80	; 128
     c5e:	09 f0       	breq	.+2      	; 0xc62 <__divsf3_pse+0x56>
     c60:	bb 0b       	sbc	r27, r27
     c62:	80 2d       	mov	r24, r0
     c64:	bf 01       	movw	r22, r30
     c66:	ff 27       	eor	r31, r31
     c68:	93 58       	subi	r25, 0x83	; 131
     c6a:	5f 4f       	sbci	r21, 0xFF	; 255
     c6c:	2a f0       	brmi	.+10     	; 0xc78 <__divsf3_pse+0x6c>
     c6e:	9e 3f       	cpi	r25, 0xFE	; 254
     c70:	51 05       	cpc	r21, r1
     c72:	68 f0       	brcs	.+26     	; 0xc8e <__divsf3_pse+0x82>
     c74:	b6 c0       	rjmp	.+364    	; 0xde2 <__fp_inf>
     c76:	00 c1       	rjmp	.+512    	; 0xe78 <__fp_szero>
     c78:	5f 3f       	cpi	r21, 0xFF	; 255
     c7a:	ec f3       	brlt	.-6      	; 0xc76 <__divsf3_pse+0x6a>
     c7c:	98 3e       	cpi	r25, 0xE8	; 232
     c7e:	dc f3       	brlt	.-10     	; 0xc76 <__divsf3_pse+0x6a>
     c80:	86 95       	lsr	r24
     c82:	77 95       	ror	r23
     c84:	67 95       	ror	r22
     c86:	b7 95       	ror	r27
     c88:	f7 95       	ror	r31
     c8a:	9f 5f       	subi	r25, 0xFF	; 255
     c8c:	c9 f7       	brne	.-14     	; 0xc80 <__divsf3_pse+0x74>
     c8e:	88 0f       	add	r24, r24
     c90:	91 1d       	adc	r25, r1
     c92:	96 95       	lsr	r25
     c94:	87 95       	ror	r24
     c96:	97 f9       	bld	r25, 7
     c98:	08 95       	ret
     c9a:	e1 e0       	ldi	r30, 0x01	; 1
     c9c:	66 0f       	add	r22, r22
     c9e:	77 1f       	adc	r23, r23
     ca0:	88 1f       	adc	r24, r24
     ca2:	bb 1f       	adc	r27, r27
     ca4:	62 17       	cp	r22, r18
     ca6:	73 07       	cpc	r23, r19
     ca8:	84 07       	cpc	r24, r20
     caa:	ba 07       	cpc	r27, r26
     cac:	20 f0       	brcs	.+8      	; 0xcb6 <__divsf3_pse+0xaa>
     cae:	62 1b       	sub	r22, r18
     cb0:	73 0b       	sbc	r23, r19
     cb2:	84 0b       	sbc	r24, r20
     cb4:	ba 0b       	sbc	r27, r26
     cb6:	ee 1f       	adc	r30, r30
     cb8:	88 f7       	brcc	.-30     	; 0xc9c <__divsf3_pse+0x90>
     cba:	e0 95       	com	r30
     cbc:	08 95       	ret

00000cbe <__fixsfsi>:
     cbe:	04 d0       	rcall	.+8      	; 0xcc8 <__fixunssfsi>
     cc0:	68 94       	set
     cc2:	b1 11       	cpse	r27, r1
     cc4:	d9 c0       	rjmp	.+434    	; 0xe78 <__fp_szero>
     cc6:	08 95       	ret

00000cc8 <__fixunssfsi>:
     cc8:	bc d0       	rcall	.+376    	; 0xe42 <__fp_splitA>
     cca:	88 f0       	brcs	.+34     	; 0xcee <__fixunssfsi+0x26>
     ccc:	9f 57       	subi	r25, 0x7F	; 127
     cce:	90 f0       	brcs	.+36     	; 0xcf4 <__fixunssfsi+0x2c>
     cd0:	b9 2f       	mov	r27, r25
     cd2:	99 27       	eor	r25, r25
     cd4:	b7 51       	subi	r27, 0x17	; 23
     cd6:	a0 f0       	brcs	.+40     	; 0xd00 <__fixunssfsi+0x38>
     cd8:	d1 f0       	breq	.+52     	; 0xd0e <__fixunssfsi+0x46>
     cda:	66 0f       	add	r22, r22
     cdc:	77 1f       	adc	r23, r23
     cde:	88 1f       	adc	r24, r24
     ce0:	99 1f       	adc	r25, r25
     ce2:	1a f0       	brmi	.+6      	; 0xcea <__fixunssfsi+0x22>
     ce4:	ba 95       	dec	r27
     ce6:	c9 f7       	brne	.-14     	; 0xcda <__fixunssfsi+0x12>
     ce8:	12 c0       	rjmp	.+36     	; 0xd0e <__fixunssfsi+0x46>
     cea:	b1 30       	cpi	r27, 0x01	; 1
     cec:	81 f0       	breq	.+32     	; 0xd0e <__fixunssfsi+0x46>
     cee:	c3 d0       	rcall	.+390    	; 0xe76 <__fp_zero>
     cf0:	b1 e0       	ldi	r27, 0x01	; 1
     cf2:	08 95       	ret
     cf4:	c0 c0       	rjmp	.+384    	; 0xe76 <__fp_zero>
     cf6:	67 2f       	mov	r22, r23
     cf8:	78 2f       	mov	r23, r24
     cfa:	88 27       	eor	r24, r24
     cfc:	b8 5f       	subi	r27, 0xF8	; 248
     cfe:	39 f0       	breq	.+14     	; 0xd0e <__fixunssfsi+0x46>
     d00:	b9 3f       	cpi	r27, 0xF9	; 249
     d02:	cc f3       	brlt	.-14     	; 0xcf6 <__fixunssfsi+0x2e>
     d04:	86 95       	lsr	r24
     d06:	77 95       	ror	r23
     d08:	67 95       	ror	r22
     d0a:	b3 95       	inc	r27
     d0c:	d9 f7       	brne	.-10     	; 0xd04 <__fixunssfsi+0x3c>
     d0e:	3e f4       	brtc	.+14     	; 0xd1e <__fixunssfsi+0x56>
     d10:	90 95       	com	r25
     d12:	80 95       	com	r24
     d14:	70 95       	com	r23
     d16:	61 95       	neg	r22
     d18:	7f 4f       	sbci	r23, 0xFF	; 255
     d1a:	8f 4f       	sbci	r24, 0xFF	; 255
     d1c:	9f 4f       	sbci	r25, 0xFF	; 255
     d1e:	08 95       	ret

00000d20 <__floatunsisf>:
     d20:	e8 94       	clt
     d22:	09 c0       	rjmp	.+18     	; 0xd36 <__floatsisf+0x12>

00000d24 <__floatsisf>:
     d24:	97 fb       	bst	r25, 7
     d26:	3e f4       	brtc	.+14     	; 0xd36 <__floatsisf+0x12>
     d28:	90 95       	com	r25
     d2a:	80 95       	com	r24
     d2c:	70 95       	com	r23
     d2e:	61 95       	neg	r22
     d30:	7f 4f       	sbci	r23, 0xFF	; 255
     d32:	8f 4f       	sbci	r24, 0xFF	; 255
     d34:	9f 4f       	sbci	r25, 0xFF	; 255
     d36:	99 23       	and	r25, r25
     d38:	a9 f0       	breq	.+42     	; 0xd64 <__floatsisf+0x40>
     d3a:	f9 2f       	mov	r31, r25
     d3c:	96 e9       	ldi	r25, 0x96	; 150
     d3e:	bb 27       	eor	r27, r27
     d40:	93 95       	inc	r25
     d42:	f6 95       	lsr	r31
     d44:	87 95       	ror	r24
     d46:	77 95       	ror	r23
     d48:	67 95       	ror	r22
     d4a:	b7 95       	ror	r27
     d4c:	f1 11       	cpse	r31, r1
     d4e:	f8 cf       	rjmp	.-16     	; 0xd40 <__floatsisf+0x1c>
     d50:	fa f4       	brpl	.+62     	; 0xd90 <__floatsisf+0x6c>
     d52:	bb 0f       	add	r27, r27
     d54:	11 f4       	brne	.+4      	; 0xd5a <__floatsisf+0x36>
     d56:	60 ff       	sbrs	r22, 0
     d58:	1b c0       	rjmp	.+54     	; 0xd90 <__floatsisf+0x6c>
     d5a:	6f 5f       	subi	r22, 0xFF	; 255
     d5c:	7f 4f       	sbci	r23, 0xFF	; 255
     d5e:	8f 4f       	sbci	r24, 0xFF	; 255
     d60:	9f 4f       	sbci	r25, 0xFF	; 255
     d62:	16 c0       	rjmp	.+44     	; 0xd90 <__floatsisf+0x6c>
     d64:	88 23       	and	r24, r24
     d66:	11 f0       	breq	.+4      	; 0xd6c <__floatsisf+0x48>
     d68:	96 e9       	ldi	r25, 0x96	; 150
     d6a:	11 c0       	rjmp	.+34     	; 0xd8e <__floatsisf+0x6a>
     d6c:	77 23       	and	r23, r23
     d6e:	21 f0       	breq	.+8      	; 0xd78 <__floatsisf+0x54>
     d70:	9e e8       	ldi	r25, 0x8E	; 142
     d72:	87 2f       	mov	r24, r23
     d74:	76 2f       	mov	r23, r22
     d76:	05 c0       	rjmp	.+10     	; 0xd82 <__floatsisf+0x5e>
     d78:	66 23       	and	r22, r22
     d7a:	71 f0       	breq	.+28     	; 0xd98 <__floatsisf+0x74>
     d7c:	96 e8       	ldi	r25, 0x86	; 134
     d7e:	86 2f       	mov	r24, r22
     d80:	70 e0       	ldi	r23, 0x00	; 0
     d82:	60 e0       	ldi	r22, 0x00	; 0
     d84:	2a f0       	brmi	.+10     	; 0xd90 <__floatsisf+0x6c>
     d86:	9a 95       	dec	r25
     d88:	66 0f       	add	r22, r22
     d8a:	77 1f       	adc	r23, r23
     d8c:	88 1f       	adc	r24, r24
     d8e:	da f7       	brpl	.-10     	; 0xd86 <__floatsisf+0x62>
     d90:	88 0f       	add	r24, r24
     d92:	96 95       	lsr	r25
     d94:	87 95       	ror	r24
     d96:	97 f9       	bld	r25, 7
     d98:	08 95       	ret

00000d9a <__fp_cmp>:
     d9a:	99 0f       	add	r25, r25
     d9c:	00 08       	sbc	r0, r0
     d9e:	55 0f       	add	r21, r21
     da0:	aa 0b       	sbc	r26, r26
     da2:	e0 e8       	ldi	r30, 0x80	; 128
     da4:	fe ef       	ldi	r31, 0xFE	; 254
     da6:	16 16       	cp	r1, r22
     da8:	17 06       	cpc	r1, r23
     daa:	e8 07       	cpc	r30, r24
     dac:	f9 07       	cpc	r31, r25
     dae:	c0 f0       	brcs	.+48     	; 0xde0 <__fp_cmp+0x46>
     db0:	12 16       	cp	r1, r18
     db2:	13 06       	cpc	r1, r19
     db4:	e4 07       	cpc	r30, r20
     db6:	f5 07       	cpc	r31, r21
     db8:	98 f0       	brcs	.+38     	; 0xde0 <__fp_cmp+0x46>
     dba:	62 1b       	sub	r22, r18
     dbc:	73 0b       	sbc	r23, r19
     dbe:	84 0b       	sbc	r24, r20
     dc0:	95 0b       	sbc	r25, r21
     dc2:	39 f4       	brne	.+14     	; 0xdd2 <__fp_cmp+0x38>
     dc4:	0a 26       	eor	r0, r26
     dc6:	61 f0       	breq	.+24     	; 0xde0 <__fp_cmp+0x46>
     dc8:	23 2b       	or	r18, r19
     dca:	24 2b       	or	r18, r20
     dcc:	25 2b       	or	r18, r21
     dce:	21 f4       	brne	.+8      	; 0xdd8 <__fp_cmp+0x3e>
     dd0:	08 95       	ret
     dd2:	0a 26       	eor	r0, r26
     dd4:	09 f4       	brne	.+2      	; 0xdd8 <__fp_cmp+0x3e>
     dd6:	a1 40       	sbci	r26, 0x01	; 1
     dd8:	a6 95       	lsr	r26
     dda:	8f ef       	ldi	r24, 0xFF	; 255
     ddc:	81 1d       	adc	r24, r1
     dde:	81 1d       	adc	r24, r1
     de0:	08 95       	ret

00000de2 <__fp_inf>:
     de2:	97 f9       	bld	r25, 7
     de4:	9f 67       	ori	r25, 0x7F	; 127
     de6:	80 e8       	ldi	r24, 0x80	; 128
     de8:	70 e0       	ldi	r23, 0x00	; 0
     dea:	60 e0       	ldi	r22, 0x00	; 0
     dec:	08 95       	ret

00000dee <__fp_nan>:
     dee:	9f ef       	ldi	r25, 0xFF	; 255
     df0:	80 ec       	ldi	r24, 0xC0	; 192
     df2:	08 95       	ret

00000df4 <__fp_pscA>:
     df4:	00 24       	eor	r0, r0
     df6:	0a 94       	dec	r0
     df8:	16 16       	cp	r1, r22
     dfa:	17 06       	cpc	r1, r23
     dfc:	18 06       	cpc	r1, r24
     dfe:	09 06       	cpc	r0, r25
     e00:	08 95       	ret

00000e02 <__fp_pscB>:
     e02:	00 24       	eor	r0, r0
     e04:	0a 94       	dec	r0
     e06:	12 16       	cp	r1, r18
     e08:	13 06       	cpc	r1, r19
     e0a:	14 06       	cpc	r1, r20
     e0c:	05 06       	cpc	r0, r21
     e0e:	08 95       	ret

00000e10 <__fp_round>:
     e10:	09 2e       	mov	r0, r25
     e12:	03 94       	inc	r0
     e14:	00 0c       	add	r0, r0
     e16:	11 f4       	brne	.+4      	; 0xe1c <__fp_round+0xc>
     e18:	88 23       	and	r24, r24
     e1a:	52 f0       	brmi	.+20     	; 0xe30 <__fp_round+0x20>
     e1c:	bb 0f       	add	r27, r27
     e1e:	40 f4       	brcc	.+16     	; 0xe30 <__fp_round+0x20>
     e20:	bf 2b       	or	r27, r31
     e22:	11 f4       	brne	.+4      	; 0xe28 <__fp_round+0x18>
     e24:	60 ff       	sbrs	r22, 0
     e26:	04 c0       	rjmp	.+8      	; 0xe30 <__fp_round+0x20>
     e28:	6f 5f       	subi	r22, 0xFF	; 255
     e2a:	7f 4f       	sbci	r23, 0xFF	; 255
     e2c:	8f 4f       	sbci	r24, 0xFF	; 255
     e2e:	9f 4f       	sbci	r25, 0xFF	; 255
     e30:	08 95       	ret

00000e32 <__fp_split3>:
     e32:	57 fd       	sbrc	r21, 7
     e34:	90 58       	subi	r25, 0x80	; 128
     e36:	44 0f       	add	r20, r20
     e38:	55 1f       	adc	r21, r21
     e3a:	59 f0       	breq	.+22     	; 0xe52 <__fp_splitA+0x10>
     e3c:	5f 3f       	cpi	r21, 0xFF	; 255
     e3e:	71 f0       	breq	.+28     	; 0xe5c <__fp_splitA+0x1a>
     e40:	47 95       	ror	r20

00000e42 <__fp_splitA>:
     e42:	88 0f       	add	r24, r24
     e44:	97 fb       	bst	r25, 7
     e46:	99 1f       	adc	r25, r25
     e48:	61 f0       	breq	.+24     	; 0xe62 <__fp_splitA+0x20>
     e4a:	9f 3f       	cpi	r25, 0xFF	; 255
     e4c:	79 f0       	breq	.+30     	; 0xe6c <__fp_splitA+0x2a>
     e4e:	87 95       	ror	r24
     e50:	08 95       	ret
     e52:	12 16       	cp	r1, r18
     e54:	13 06       	cpc	r1, r19
     e56:	14 06       	cpc	r1, r20
     e58:	55 1f       	adc	r21, r21
     e5a:	f2 cf       	rjmp	.-28     	; 0xe40 <__fp_split3+0xe>
     e5c:	46 95       	lsr	r20
     e5e:	f1 df       	rcall	.-30     	; 0xe42 <__fp_splitA>
     e60:	08 c0       	rjmp	.+16     	; 0xe72 <__fp_splitA+0x30>
     e62:	16 16       	cp	r1, r22
     e64:	17 06       	cpc	r1, r23
     e66:	18 06       	cpc	r1, r24
     e68:	99 1f       	adc	r25, r25
     e6a:	f1 cf       	rjmp	.-30     	; 0xe4e <__fp_splitA+0xc>
     e6c:	86 95       	lsr	r24
     e6e:	71 05       	cpc	r23, r1
     e70:	61 05       	cpc	r22, r1
     e72:	08 94       	sec
     e74:	08 95       	ret

00000e76 <__fp_zero>:
     e76:	e8 94       	clt

00000e78 <__fp_szero>:
     e78:	bb 27       	eor	r27, r27
     e7a:	66 27       	eor	r22, r22
     e7c:	77 27       	eor	r23, r23
     e7e:	cb 01       	movw	r24, r22
     e80:	97 f9       	bld	r25, 7
     e82:	08 95       	ret

00000e84 <__gesf2>:
     e84:	8a df       	rcall	.-236    	; 0xd9a <__fp_cmp>
     e86:	08 f4       	brcc	.+2      	; 0xe8a <__gesf2+0x6>
     e88:	8f ef       	ldi	r24, 0xFF	; 255
     e8a:	08 95       	ret

00000e8c <__mulsf3>:
     e8c:	0b d0       	rcall	.+22     	; 0xea4 <__mulsf3x>
     e8e:	c0 cf       	rjmp	.-128    	; 0xe10 <__fp_round>
     e90:	b1 df       	rcall	.-158    	; 0xdf4 <__fp_pscA>
     e92:	28 f0       	brcs	.+10     	; 0xe9e <__mulsf3+0x12>
     e94:	b6 df       	rcall	.-148    	; 0xe02 <__fp_pscB>
     e96:	18 f0       	brcs	.+6      	; 0xe9e <__mulsf3+0x12>
     e98:	95 23       	and	r25, r21
     e9a:	09 f0       	breq	.+2      	; 0xe9e <__mulsf3+0x12>
     e9c:	a2 cf       	rjmp	.-188    	; 0xde2 <__fp_inf>
     e9e:	a7 cf       	rjmp	.-178    	; 0xdee <__fp_nan>
     ea0:	11 24       	eor	r1, r1
     ea2:	ea cf       	rjmp	.-44     	; 0xe78 <__fp_szero>

00000ea4 <__mulsf3x>:
     ea4:	c6 df       	rcall	.-116    	; 0xe32 <__fp_split3>
     ea6:	a0 f3       	brcs	.-24     	; 0xe90 <__mulsf3+0x4>

00000ea8 <__mulsf3_pse>:
     ea8:	95 9f       	mul	r25, r21
     eaa:	d1 f3       	breq	.-12     	; 0xea0 <__mulsf3+0x14>
     eac:	95 0f       	add	r25, r21
     eae:	50 e0       	ldi	r21, 0x00	; 0
     eb0:	55 1f       	adc	r21, r21
     eb2:	62 9f       	mul	r22, r18
     eb4:	f0 01       	movw	r30, r0
     eb6:	72 9f       	mul	r23, r18
     eb8:	bb 27       	eor	r27, r27
     eba:	f0 0d       	add	r31, r0
     ebc:	b1 1d       	adc	r27, r1
     ebe:	63 9f       	mul	r22, r19
     ec0:	aa 27       	eor	r26, r26
     ec2:	f0 0d       	add	r31, r0
     ec4:	b1 1d       	adc	r27, r1
     ec6:	aa 1f       	adc	r26, r26
     ec8:	64 9f       	mul	r22, r20
     eca:	66 27       	eor	r22, r22
     ecc:	b0 0d       	add	r27, r0
     ece:	a1 1d       	adc	r26, r1
     ed0:	66 1f       	adc	r22, r22
     ed2:	82 9f       	mul	r24, r18
     ed4:	22 27       	eor	r18, r18
     ed6:	b0 0d       	add	r27, r0
     ed8:	a1 1d       	adc	r26, r1
     eda:	62 1f       	adc	r22, r18
     edc:	73 9f       	mul	r23, r19
     ede:	b0 0d       	add	r27, r0
     ee0:	a1 1d       	adc	r26, r1
     ee2:	62 1f       	adc	r22, r18
     ee4:	83 9f       	mul	r24, r19
     ee6:	a0 0d       	add	r26, r0
     ee8:	61 1d       	adc	r22, r1
     eea:	22 1f       	adc	r18, r18
     eec:	74 9f       	mul	r23, r20
     eee:	33 27       	eor	r19, r19
     ef0:	a0 0d       	add	r26, r0
     ef2:	61 1d       	adc	r22, r1
     ef4:	23 1f       	adc	r18, r19
     ef6:	84 9f       	mul	r24, r20
     ef8:	60 0d       	add	r22, r0
     efa:	21 1d       	adc	r18, r1
     efc:	82 2f       	mov	r24, r18
     efe:	76 2f       	mov	r23, r22
     f00:	6a 2f       	mov	r22, r26
     f02:	11 24       	eor	r1, r1
     f04:	9f 57       	subi	r25, 0x7F	; 127
     f06:	50 40       	sbci	r21, 0x00	; 0
     f08:	8a f0       	brmi	.+34     	; 0xf2c <__mulsf3_pse+0x84>
     f0a:	e1 f0       	breq	.+56     	; 0xf44 <__mulsf3_pse+0x9c>
     f0c:	88 23       	and	r24, r24
     f0e:	4a f0       	brmi	.+18     	; 0xf22 <__mulsf3_pse+0x7a>
     f10:	ee 0f       	add	r30, r30
     f12:	ff 1f       	adc	r31, r31
     f14:	bb 1f       	adc	r27, r27
     f16:	66 1f       	adc	r22, r22
     f18:	77 1f       	adc	r23, r23
     f1a:	88 1f       	adc	r24, r24
     f1c:	91 50       	subi	r25, 0x01	; 1
     f1e:	50 40       	sbci	r21, 0x00	; 0
     f20:	a9 f7       	brne	.-22     	; 0xf0c <__mulsf3_pse+0x64>
     f22:	9e 3f       	cpi	r25, 0xFE	; 254
     f24:	51 05       	cpc	r21, r1
     f26:	70 f0       	brcs	.+28     	; 0xf44 <__mulsf3_pse+0x9c>
     f28:	5c cf       	rjmp	.-328    	; 0xde2 <__fp_inf>
     f2a:	a6 cf       	rjmp	.-180    	; 0xe78 <__fp_szero>
     f2c:	5f 3f       	cpi	r21, 0xFF	; 255
     f2e:	ec f3       	brlt	.-6      	; 0xf2a <__mulsf3_pse+0x82>
     f30:	98 3e       	cpi	r25, 0xE8	; 232
     f32:	dc f3       	brlt	.-10     	; 0xf2a <__mulsf3_pse+0x82>
     f34:	86 95       	lsr	r24
     f36:	77 95       	ror	r23
     f38:	67 95       	ror	r22
     f3a:	b7 95       	ror	r27
     f3c:	f7 95       	ror	r31
     f3e:	e7 95       	ror	r30
     f40:	9f 5f       	subi	r25, 0xFF	; 255
     f42:	c1 f7       	brne	.-16     	; 0xf34 <__mulsf3_pse+0x8c>
     f44:	fe 2b       	or	r31, r30
     f46:	88 0f       	add	r24, r24
     f48:	91 1d       	adc	r25, r1
     f4a:	96 95       	lsr	r25
     f4c:	87 95       	ror	r24
     f4e:	97 f9       	bld	r25, 7
     f50:	08 95       	ret

00000f52 <__tablejump2__>:
     f52:	ee 0f       	add	r30, r30
     f54:	ff 1f       	adc	r31, r31

00000f56 <__tablejump__>:
     f56:	05 90       	lpm	r0, Z+
     f58:	f4 91       	lpm	r31, Z
     f5a:	e0 2d       	mov	r30, r0
     f5c:	19 94       	eijmp

00000f5e <fdevopen>:
     f5e:	0f 93       	push	r16
     f60:	1f 93       	push	r17
     f62:	cf 93       	push	r28
     f64:	df 93       	push	r29
     f66:	ec 01       	movw	r28, r24
     f68:	8b 01       	movw	r16, r22
     f6a:	00 97       	sbiw	r24, 0x00	; 0
     f6c:	31 f4       	brne	.+12     	; 0xf7a <fdevopen+0x1c>
     f6e:	61 15       	cp	r22, r1
     f70:	71 05       	cpc	r23, r1
     f72:	19 f4       	brne	.+6      	; 0xf7a <fdevopen+0x1c>
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	90 e0       	ldi	r25, 0x00	; 0
     f78:	37 c0       	rjmp	.+110    	; 0xfe8 <fdevopen+0x8a>
     f7a:	6e e0       	ldi	r22, 0x0E	; 14
     f7c:	70 e0       	ldi	r23, 0x00	; 0
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	63 d2       	rcall	.+1222   	; 0x144a <calloc>
     f84:	fc 01       	movw	r30, r24
     f86:	00 97       	sbiw	r24, 0x00	; 0
     f88:	a9 f3       	breq	.-22     	; 0xf74 <fdevopen+0x16>
     f8a:	80 e8       	ldi	r24, 0x80	; 128
     f8c:	83 83       	std	Z+3, r24	; 0x03
     f8e:	01 15       	cp	r16, r1
     f90:	11 05       	cpc	r17, r1
     f92:	71 f0       	breq	.+28     	; 0xfb0 <fdevopen+0x52>
     f94:	13 87       	std	Z+11, r17	; 0x0b
     f96:	02 87       	std	Z+10, r16	; 0x0a
     f98:	81 e8       	ldi	r24, 0x81	; 129
     f9a:	83 83       	std	Z+3, r24	; 0x03
     f9c:	80 91 80 03 	lds	r24, 0x0380
     fa0:	90 91 81 03 	lds	r25, 0x0381
     fa4:	89 2b       	or	r24, r25
     fa6:	21 f4       	brne	.+8      	; 0xfb0 <fdevopen+0x52>
     fa8:	f0 93 81 03 	sts	0x0381, r31
     fac:	e0 93 80 03 	sts	0x0380, r30
     fb0:	20 97       	sbiw	r28, 0x00	; 0
     fb2:	c9 f0       	breq	.+50     	; 0xfe6 <fdevopen+0x88>
     fb4:	d1 87       	std	Z+9, r29	; 0x09
     fb6:	c0 87       	std	Z+8, r28	; 0x08
     fb8:	83 81       	ldd	r24, Z+3	; 0x03
     fba:	82 60       	ori	r24, 0x02	; 2
     fbc:	83 83       	std	Z+3, r24	; 0x03
     fbe:	80 91 82 03 	lds	r24, 0x0382
     fc2:	90 91 83 03 	lds	r25, 0x0383
     fc6:	89 2b       	or	r24, r25
     fc8:	71 f4       	brne	.+28     	; 0xfe6 <fdevopen+0x88>
     fca:	f0 93 83 03 	sts	0x0383, r31
     fce:	e0 93 82 03 	sts	0x0382, r30
     fd2:	80 91 84 03 	lds	r24, 0x0384
     fd6:	90 91 85 03 	lds	r25, 0x0385
     fda:	89 2b       	or	r24, r25
     fdc:	21 f4       	brne	.+8      	; 0xfe6 <fdevopen+0x88>
     fde:	f0 93 85 03 	sts	0x0385, r31
     fe2:	e0 93 84 03 	sts	0x0384, r30
     fe6:	cf 01       	movw	r24, r30
     fe8:	df 91       	pop	r29
     fea:	cf 91       	pop	r28
     fec:	1f 91       	pop	r17
     fee:	0f 91       	pop	r16
     ff0:	08 95       	ret

00000ff2 <printf>:
     ff2:	cf 93       	push	r28
     ff4:	df 93       	push	r29
     ff6:	cd b7       	in	r28, 0x3d	; 61
     ff8:	de b7       	in	r29, 0x3e	; 62
     ffa:	fe 01       	movw	r30, r28
     ffc:	36 96       	adiw	r30, 0x06	; 6
     ffe:	61 91       	ld	r22, Z+
    1000:	71 91       	ld	r23, Z+
    1002:	af 01       	movw	r20, r30
    1004:	80 91 82 03 	lds	r24, 0x0382
    1008:	90 91 83 03 	lds	r25, 0x0383
    100c:	30 d0       	rcall	.+96     	; 0x106e <vfprintf>
    100e:	df 91       	pop	r29
    1010:	cf 91       	pop	r28
    1012:	08 95       	ret

00001014 <puts>:
    1014:	0f 93       	push	r16
    1016:	1f 93       	push	r17
    1018:	cf 93       	push	r28
    101a:	df 93       	push	r29
    101c:	e0 91 82 03 	lds	r30, 0x0382
    1020:	f0 91 83 03 	lds	r31, 0x0383
    1024:	23 81       	ldd	r18, Z+3	; 0x03
    1026:	21 ff       	sbrs	r18, 1
    1028:	1b c0       	rjmp	.+54     	; 0x1060 <puts+0x4c>
    102a:	ec 01       	movw	r28, r24
    102c:	00 e0       	ldi	r16, 0x00	; 0
    102e:	10 e0       	ldi	r17, 0x00	; 0
    1030:	89 91       	ld	r24, Y+
    1032:	60 91 82 03 	lds	r22, 0x0382
    1036:	70 91 83 03 	lds	r23, 0x0383
    103a:	db 01       	movw	r26, r22
    103c:	18 96       	adiw	r26, 0x08	; 8
    103e:	ed 91       	ld	r30, X+
    1040:	fc 91       	ld	r31, X
    1042:	19 97       	sbiw	r26, 0x09	; 9
    1044:	88 23       	and	r24, r24
    1046:	31 f0       	breq	.+12     	; 0x1054 <puts+0x40>
    1048:	19 95       	eicall
    104a:	89 2b       	or	r24, r25
    104c:	89 f3       	breq	.-30     	; 0x1030 <puts+0x1c>
    104e:	0f ef       	ldi	r16, 0xFF	; 255
    1050:	1f ef       	ldi	r17, 0xFF	; 255
    1052:	ee cf       	rjmp	.-36     	; 0x1030 <puts+0x1c>
    1054:	8a e0       	ldi	r24, 0x0A	; 10
    1056:	19 95       	eicall
    1058:	89 2b       	or	r24, r25
    105a:	11 f4       	brne	.+4      	; 0x1060 <puts+0x4c>
    105c:	c8 01       	movw	r24, r16
    105e:	02 c0       	rjmp	.+4      	; 0x1064 <puts+0x50>
    1060:	8f ef       	ldi	r24, 0xFF	; 255
    1062:	9f ef       	ldi	r25, 0xFF	; 255
    1064:	df 91       	pop	r29
    1066:	cf 91       	pop	r28
    1068:	1f 91       	pop	r17
    106a:	0f 91       	pop	r16
    106c:	08 95       	ret

0000106e <vfprintf>:
    106e:	2f 92       	push	r2
    1070:	3f 92       	push	r3
    1072:	4f 92       	push	r4
    1074:	5f 92       	push	r5
    1076:	6f 92       	push	r6
    1078:	7f 92       	push	r7
    107a:	8f 92       	push	r8
    107c:	9f 92       	push	r9
    107e:	af 92       	push	r10
    1080:	bf 92       	push	r11
    1082:	cf 92       	push	r12
    1084:	df 92       	push	r13
    1086:	ef 92       	push	r14
    1088:	ff 92       	push	r15
    108a:	0f 93       	push	r16
    108c:	1f 93       	push	r17
    108e:	cf 93       	push	r28
    1090:	df 93       	push	r29
    1092:	cd b7       	in	r28, 0x3d	; 61
    1094:	de b7       	in	r29, 0x3e	; 62
    1096:	2c 97       	sbiw	r28, 0x0c	; 12
    1098:	0f b6       	in	r0, 0x3f	; 63
    109a:	f8 94       	cli
    109c:	de bf       	out	0x3e, r29	; 62
    109e:	0f be       	out	0x3f, r0	; 63
    10a0:	cd bf       	out	0x3d, r28	; 61
    10a2:	7c 01       	movw	r14, r24
    10a4:	6b 01       	movw	r12, r22
    10a6:	8a 01       	movw	r16, r20
    10a8:	fc 01       	movw	r30, r24
    10aa:	17 82       	std	Z+7, r1	; 0x07
    10ac:	16 82       	std	Z+6, r1	; 0x06
    10ae:	83 81       	ldd	r24, Z+3	; 0x03
    10b0:	81 ff       	sbrs	r24, 1
    10b2:	b0 c1       	rjmp	.+864    	; 0x1414 <vfprintf+0x3a6>
    10b4:	ce 01       	movw	r24, r28
    10b6:	01 96       	adiw	r24, 0x01	; 1
    10b8:	4c 01       	movw	r8, r24
    10ba:	f7 01       	movw	r30, r14
    10bc:	93 81       	ldd	r25, Z+3	; 0x03
    10be:	f6 01       	movw	r30, r12
    10c0:	93 fd       	sbrc	r25, 3
    10c2:	85 91       	lpm	r24, Z+
    10c4:	93 ff       	sbrs	r25, 3
    10c6:	81 91       	ld	r24, Z+
    10c8:	6f 01       	movw	r12, r30
    10ca:	88 23       	and	r24, r24
    10cc:	09 f4       	brne	.+2      	; 0x10d0 <vfprintf+0x62>
    10ce:	9e c1       	rjmp	.+828    	; 0x140c <vfprintf+0x39e>
    10d0:	85 32       	cpi	r24, 0x25	; 37
    10d2:	39 f4       	brne	.+14     	; 0x10e2 <vfprintf+0x74>
    10d4:	93 fd       	sbrc	r25, 3
    10d6:	85 91       	lpm	r24, Z+
    10d8:	93 ff       	sbrs	r25, 3
    10da:	81 91       	ld	r24, Z+
    10dc:	6f 01       	movw	r12, r30
    10de:	85 32       	cpi	r24, 0x25	; 37
    10e0:	21 f4       	brne	.+8      	; 0x10ea <vfprintf+0x7c>
    10e2:	b7 01       	movw	r22, r14
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	0f d3       	rcall	.+1566   	; 0x1706 <fputc>
    10e8:	e8 cf       	rjmp	.-48     	; 0x10ba <vfprintf+0x4c>
    10ea:	51 2c       	mov	r5, r1
    10ec:	31 2c       	mov	r3, r1
    10ee:	20 e0       	ldi	r18, 0x00	; 0
    10f0:	20 32       	cpi	r18, 0x20	; 32
    10f2:	a0 f4       	brcc	.+40     	; 0x111c <vfprintf+0xae>
    10f4:	8b 32       	cpi	r24, 0x2B	; 43
    10f6:	69 f0       	breq	.+26     	; 0x1112 <vfprintf+0xa4>
    10f8:	30 f4       	brcc	.+12     	; 0x1106 <vfprintf+0x98>
    10fa:	80 32       	cpi	r24, 0x20	; 32
    10fc:	59 f0       	breq	.+22     	; 0x1114 <vfprintf+0xa6>
    10fe:	83 32       	cpi	r24, 0x23	; 35
    1100:	69 f4       	brne	.+26     	; 0x111c <vfprintf+0xae>
    1102:	20 61       	ori	r18, 0x10	; 16
    1104:	2c c0       	rjmp	.+88     	; 0x115e <vfprintf+0xf0>
    1106:	8d 32       	cpi	r24, 0x2D	; 45
    1108:	39 f0       	breq	.+14     	; 0x1118 <vfprintf+0xaa>
    110a:	80 33       	cpi	r24, 0x30	; 48
    110c:	39 f4       	brne	.+14     	; 0x111c <vfprintf+0xae>
    110e:	21 60       	ori	r18, 0x01	; 1
    1110:	26 c0       	rjmp	.+76     	; 0x115e <vfprintf+0xf0>
    1112:	22 60       	ori	r18, 0x02	; 2
    1114:	24 60       	ori	r18, 0x04	; 4
    1116:	23 c0       	rjmp	.+70     	; 0x115e <vfprintf+0xf0>
    1118:	28 60       	ori	r18, 0x08	; 8
    111a:	21 c0       	rjmp	.+66     	; 0x115e <vfprintf+0xf0>
    111c:	27 fd       	sbrc	r18, 7
    111e:	27 c0       	rjmp	.+78     	; 0x116e <vfprintf+0x100>
    1120:	30 ed       	ldi	r19, 0xD0	; 208
    1122:	38 0f       	add	r19, r24
    1124:	3a 30       	cpi	r19, 0x0A	; 10
    1126:	78 f4       	brcc	.+30     	; 0x1146 <vfprintf+0xd8>
    1128:	26 ff       	sbrs	r18, 6
    112a:	06 c0       	rjmp	.+12     	; 0x1138 <vfprintf+0xca>
    112c:	fa e0       	ldi	r31, 0x0A	; 10
    112e:	5f 9e       	mul	r5, r31
    1130:	30 0d       	add	r19, r0
    1132:	11 24       	eor	r1, r1
    1134:	53 2e       	mov	r5, r19
    1136:	13 c0       	rjmp	.+38     	; 0x115e <vfprintf+0xf0>
    1138:	8a e0       	ldi	r24, 0x0A	; 10
    113a:	38 9e       	mul	r3, r24
    113c:	30 0d       	add	r19, r0
    113e:	11 24       	eor	r1, r1
    1140:	33 2e       	mov	r3, r19
    1142:	20 62       	ori	r18, 0x20	; 32
    1144:	0c c0       	rjmp	.+24     	; 0x115e <vfprintf+0xf0>
    1146:	8e 32       	cpi	r24, 0x2E	; 46
    1148:	21 f4       	brne	.+8      	; 0x1152 <vfprintf+0xe4>
    114a:	26 fd       	sbrc	r18, 6
    114c:	5f c1       	rjmp	.+702    	; 0x140c <vfprintf+0x39e>
    114e:	20 64       	ori	r18, 0x40	; 64
    1150:	06 c0       	rjmp	.+12     	; 0x115e <vfprintf+0xf0>
    1152:	8c 36       	cpi	r24, 0x6C	; 108
    1154:	11 f4       	brne	.+4      	; 0x115a <vfprintf+0xec>
    1156:	20 68       	ori	r18, 0x80	; 128
    1158:	02 c0       	rjmp	.+4      	; 0x115e <vfprintf+0xf0>
    115a:	88 36       	cpi	r24, 0x68	; 104
    115c:	41 f4       	brne	.+16     	; 0x116e <vfprintf+0x100>
    115e:	f6 01       	movw	r30, r12
    1160:	93 fd       	sbrc	r25, 3
    1162:	85 91       	lpm	r24, Z+
    1164:	93 ff       	sbrs	r25, 3
    1166:	81 91       	ld	r24, Z+
    1168:	6f 01       	movw	r12, r30
    116a:	81 11       	cpse	r24, r1
    116c:	c1 cf       	rjmp	.-126    	; 0x10f0 <vfprintf+0x82>
    116e:	98 2f       	mov	r25, r24
    1170:	9f 7d       	andi	r25, 0xDF	; 223
    1172:	95 54       	subi	r25, 0x45	; 69
    1174:	93 30       	cpi	r25, 0x03	; 3
    1176:	28 f4       	brcc	.+10     	; 0x1182 <vfprintf+0x114>
    1178:	0c 5f       	subi	r16, 0xFC	; 252
    117a:	1f 4f       	sbci	r17, 0xFF	; 255
    117c:	ff e3       	ldi	r31, 0x3F	; 63
    117e:	f9 83       	std	Y+1, r31	; 0x01
    1180:	0d c0       	rjmp	.+26     	; 0x119c <vfprintf+0x12e>
    1182:	83 36       	cpi	r24, 0x63	; 99
    1184:	31 f0       	breq	.+12     	; 0x1192 <vfprintf+0x124>
    1186:	83 37       	cpi	r24, 0x73	; 115
    1188:	71 f0       	breq	.+28     	; 0x11a6 <vfprintf+0x138>
    118a:	83 35       	cpi	r24, 0x53	; 83
    118c:	09 f0       	breq	.+2      	; 0x1190 <vfprintf+0x122>
    118e:	57 c0       	rjmp	.+174    	; 0x123e <vfprintf+0x1d0>
    1190:	21 c0       	rjmp	.+66     	; 0x11d4 <vfprintf+0x166>
    1192:	f8 01       	movw	r30, r16
    1194:	80 81       	ld	r24, Z
    1196:	89 83       	std	Y+1, r24	; 0x01
    1198:	0e 5f       	subi	r16, 0xFE	; 254
    119a:	1f 4f       	sbci	r17, 0xFF	; 255
    119c:	44 24       	eor	r4, r4
    119e:	43 94       	inc	r4
    11a0:	51 2c       	mov	r5, r1
    11a2:	54 01       	movw	r10, r8
    11a4:	14 c0       	rjmp	.+40     	; 0x11ce <vfprintf+0x160>
    11a6:	38 01       	movw	r6, r16
    11a8:	f2 e0       	ldi	r31, 0x02	; 2
    11aa:	6f 0e       	add	r6, r31
    11ac:	71 1c       	adc	r7, r1
    11ae:	f8 01       	movw	r30, r16
    11b0:	a0 80       	ld	r10, Z
    11b2:	b1 80       	ldd	r11, Z+1	; 0x01
    11b4:	26 ff       	sbrs	r18, 6
    11b6:	03 c0       	rjmp	.+6      	; 0x11be <vfprintf+0x150>
    11b8:	65 2d       	mov	r22, r5
    11ba:	70 e0       	ldi	r23, 0x00	; 0
    11bc:	02 c0       	rjmp	.+4      	; 0x11c2 <vfprintf+0x154>
    11be:	6f ef       	ldi	r22, 0xFF	; 255
    11c0:	7f ef       	ldi	r23, 0xFF	; 255
    11c2:	c5 01       	movw	r24, r10
    11c4:	2c 87       	std	Y+12, r18	; 0x0c
    11c6:	94 d2       	rcall	.+1320   	; 0x16f0 <strnlen>
    11c8:	2c 01       	movw	r4, r24
    11ca:	83 01       	movw	r16, r6
    11cc:	2c 85       	ldd	r18, Y+12	; 0x0c
    11ce:	2f 77       	andi	r18, 0x7F	; 127
    11d0:	22 2e       	mov	r2, r18
    11d2:	16 c0       	rjmp	.+44     	; 0x1200 <vfprintf+0x192>
    11d4:	38 01       	movw	r6, r16
    11d6:	f2 e0       	ldi	r31, 0x02	; 2
    11d8:	6f 0e       	add	r6, r31
    11da:	71 1c       	adc	r7, r1
    11dc:	f8 01       	movw	r30, r16
    11de:	a0 80       	ld	r10, Z
    11e0:	b1 80       	ldd	r11, Z+1	; 0x01
    11e2:	26 ff       	sbrs	r18, 6
    11e4:	03 c0       	rjmp	.+6      	; 0x11ec <vfprintf+0x17e>
    11e6:	65 2d       	mov	r22, r5
    11e8:	70 e0       	ldi	r23, 0x00	; 0
    11ea:	02 c0       	rjmp	.+4      	; 0x11f0 <vfprintf+0x182>
    11ec:	6f ef       	ldi	r22, 0xFF	; 255
    11ee:	7f ef       	ldi	r23, 0xFF	; 255
    11f0:	c5 01       	movw	r24, r10
    11f2:	2c 87       	std	Y+12, r18	; 0x0c
    11f4:	6b d2       	rcall	.+1238   	; 0x16cc <strnlen_P>
    11f6:	2c 01       	movw	r4, r24
    11f8:	2c 85       	ldd	r18, Y+12	; 0x0c
    11fa:	20 68       	ori	r18, 0x80	; 128
    11fc:	22 2e       	mov	r2, r18
    11fe:	83 01       	movw	r16, r6
    1200:	23 fc       	sbrc	r2, 3
    1202:	19 c0       	rjmp	.+50     	; 0x1236 <vfprintf+0x1c8>
    1204:	83 2d       	mov	r24, r3
    1206:	90 e0       	ldi	r25, 0x00	; 0
    1208:	48 16       	cp	r4, r24
    120a:	59 06       	cpc	r5, r25
    120c:	a0 f4       	brcc	.+40     	; 0x1236 <vfprintf+0x1c8>
    120e:	b7 01       	movw	r22, r14
    1210:	80 e2       	ldi	r24, 0x20	; 32
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	78 d2       	rcall	.+1264   	; 0x1706 <fputc>
    1216:	3a 94       	dec	r3
    1218:	f5 cf       	rjmp	.-22     	; 0x1204 <vfprintf+0x196>
    121a:	f5 01       	movw	r30, r10
    121c:	27 fc       	sbrc	r2, 7
    121e:	85 91       	lpm	r24, Z+
    1220:	27 fe       	sbrs	r2, 7
    1222:	81 91       	ld	r24, Z+
    1224:	5f 01       	movw	r10, r30
    1226:	b7 01       	movw	r22, r14
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	6d d2       	rcall	.+1242   	; 0x1706 <fputc>
    122c:	31 10       	cpse	r3, r1
    122e:	3a 94       	dec	r3
    1230:	f1 e0       	ldi	r31, 0x01	; 1
    1232:	4f 1a       	sub	r4, r31
    1234:	51 08       	sbc	r5, r1
    1236:	41 14       	cp	r4, r1
    1238:	51 04       	cpc	r5, r1
    123a:	79 f7       	brne	.-34     	; 0x121a <vfprintf+0x1ac>
    123c:	de c0       	rjmp	.+444    	; 0x13fa <vfprintf+0x38c>
    123e:	84 36       	cpi	r24, 0x64	; 100
    1240:	11 f0       	breq	.+4      	; 0x1246 <vfprintf+0x1d8>
    1242:	89 36       	cpi	r24, 0x69	; 105
    1244:	31 f5       	brne	.+76     	; 0x1292 <vfprintf+0x224>
    1246:	f8 01       	movw	r30, r16
    1248:	27 ff       	sbrs	r18, 7
    124a:	07 c0       	rjmp	.+14     	; 0x125a <vfprintf+0x1ec>
    124c:	60 81       	ld	r22, Z
    124e:	71 81       	ldd	r23, Z+1	; 0x01
    1250:	82 81       	ldd	r24, Z+2	; 0x02
    1252:	93 81       	ldd	r25, Z+3	; 0x03
    1254:	0c 5f       	subi	r16, 0xFC	; 252
    1256:	1f 4f       	sbci	r17, 0xFF	; 255
    1258:	08 c0       	rjmp	.+16     	; 0x126a <vfprintf+0x1fc>
    125a:	60 81       	ld	r22, Z
    125c:	71 81       	ldd	r23, Z+1	; 0x01
    125e:	88 27       	eor	r24, r24
    1260:	77 fd       	sbrc	r23, 7
    1262:	80 95       	com	r24
    1264:	98 2f       	mov	r25, r24
    1266:	0e 5f       	subi	r16, 0xFE	; 254
    1268:	1f 4f       	sbci	r17, 0xFF	; 255
    126a:	2f 76       	andi	r18, 0x6F	; 111
    126c:	b2 2e       	mov	r11, r18
    126e:	97 ff       	sbrs	r25, 7
    1270:	09 c0       	rjmp	.+18     	; 0x1284 <vfprintf+0x216>
    1272:	90 95       	com	r25
    1274:	80 95       	com	r24
    1276:	70 95       	com	r23
    1278:	61 95       	neg	r22
    127a:	7f 4f       	sbci	r23, 0xFF	; 255
    127c:	8f 4f       	sbci	r24, 0xFF	; 255
    127e:	9f 4f       	sbci	r25, 0xFF	; 255
    1280:	20 68       	ori	r18, 0x80	; 128
    1282:	b2 2e       	mov	r11, r18
    1284:	2a e0       	ldi	r18, 0x0A	; 10
    1286:	30 e0       	ldi	r19, 0x00	; 0
    1288:	a4 01       	movw	r20, r8
    128a:	6f d2       	rcall	.+1246   	; 0x176a <__ultoa_invert>
    128c:	a8 2e       	mov	r10, r24
    128e:	a8 18       	sub	r10, r8
    1290:	43 c0       	rjmp	.+134    	; 0x1318 <vfprintf+0x2aa>
    1292:	85 37       	cpi	r24, 0x75	; 117
    1294:	29 f4       	brne	.+10     	; 0x12a0 <vfprintf+0x232>
    1296:	2f 7e       	andi	r18, 0xEF	; 239
    1298:	b2 2e       	mov	r11, r18
    129a:	2a e0       	ldi	r18, 0x0A	; 10
    129c:	30 e0       	ldi	r19, 0x00	; 0
    129e:	25 c0       	rjmp	.+74     	; 0x12ea <vfprintf+0x27c>
    12a0:	f2 2f       	mov	r31, r18
    12a2:	f9 7f       	andi	r31, 0xF9	; 249
    12a4:	bf 2e       	mov	r11, r31
    12a6:	8f 36       	cpi	r24, 0x6F	; 111
    12a8:	c1 f0       	breq	.+48     	; 0x12da <vfprintf+0x26c>
    12aa:	18 f4       	brcc	.+6      	; 0x12b2 <vfprintf+0x244>
    12ac:	88 35       	cpi	r24, 0x58	; 88
    12ae:	79 f0       	breq	.+30     	; 0x12ce <vfprintf+0x260>
    12b0:	ad c0       	rjmp	.+346    	; 0x140c <vfprintf+0x39e>
    12b2:	80 37       	cpi	r24, 0x70	; 112
    12b4:	19 f0       	breq	.+6      	; 0x12bc <vfprintf+0x24e>
    12b6:	88 37       	cpi	r24, 0x78	; 120
    12b8:	21 f0       	breq	.+8      	; 0x12c2 <vfprintf+0x254>
    12ba:	a8 c0       	rjmp	.+336    	; 0x140c <vfprintf+0x39e>
    12bc:	2f 2f       	mov	r18, r31
    12be:	20 61       	ori	r18, 0x10	; 16
    12c0:	b2 2e       	mov	r11, r18
    12c2:	b4 fe       	sbrs	r11, 4
    12c4:	0d c0       	rjmp	.+26     	; 0x12e0 <vfprintf+0x272>
    12c6:	8b 2d       	mov	r24, r11
    12c8:	84 60       	ori	r24, 0x04	; 4
    12ca:	b8 2e       	mov	r11, r24
    12cc:	09 c0       	rjmp	.+18     	; 0x12e0 <vfprintf+0x272>
    12ce:	24 ff       	sbrs	r18, 4
    12d0:	0a c0       	rjmp	.+20     	; 0x12e6 <vfprintf+0x278>
    12d2:	9f 2f       	mov	r25, r31
    12d4:	96 60       	ori	r25, 0x06	; 6
    12d6:	b9 2e       	mov	r11, r25
    12d8:	06 c0       	rjmp	.+12     	; 0x12e6 <vfprintf+0x278>
    12da:	28 e0       	ldi	r18, 0x08	; 8
    12dc:	30 e0       	ldi	r19, 0x00	; 0
    12de:	05 c0       	rjmp	.+10     	; 0x12ea <vfprintf+0x27c>
    12e0:	20 e1       	ldi	r18, 0x10	; 16
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	02 c0       	rjmp	.+4      	; 0x12ea <vfprintf+0x27c>
    12e6:	20 e1       	ldi	r18, 0x10	; 16
    12e8:	32 e0       	ldi	r19, 0x02	; 2
    12ea:	f8 01       	movw	r30, r16
    12ec:	b7 fe       	sbrs	r11, 7
    12ee:	07 c0       	rjmp	.+14     	; 0x12fe <vfprintf+0x290>
    12f0:	60 81       	ld	r22, Z
    12f2:	71 81       	ldd	r23, Z+1	; 0x01
    12f4:	82 81       	ldd	r24, Z+2	; 0x02
    12f6:	93 81       	ldd	r25, Z+3	; 0x03
    12f8:	0c 5f       	subi	r16, 0xFC	; 252
    12fa:	1f 4f       	sbci	r17, 0xFF	; 255
    12fc:	06 c0       	rjmp	.+12     	; 0x130a <vfprintf+0x29c>
    12fe:	60 81       	ld	r22, Z
    1300:	71 81       	ldd	r23, Z+1	; 0x01
    1302:	80 e0       	ldi	r24, 0x00	; 0
    1304:	90 e0       	ldi	r25, 0x00	; 0
    1306:	0e 5f       	subi	r16, 0xFE	; 254
    1308:	1f 4f       	sbci	r17, 0xFF	; 255
    130a:	a4 01       	movw	r20, r8
    130c:	2e d2       	rcall	.+1116   	; 0x176a <__ultoa_invert>
    130e:	a8 2e       	mov	r10, r24
    1310:	a8 18       	sub	r10, r8
    1312:	fb 2d       	mov	r31, r11
    1314:	ff 77       	andi	r31, 0x7F	; 127
    1316:	bf 2e       	mov	r11, r31
    1318:	b6 fe       	sbrs	r11, 6
    131a:	0b c0       	rjmp	.+22     	; 0x1332 <vfprintf+0x2c4>
    131c:	2b 2d       	mov	r18, r11
    131e:	2e 7f       	andi	r18, 0xFE	; 254
    1320:	a5 14       	cp	r10, r5
    1322:	50 f4       	brcc	.+20     	; 0x1338 <vfprintf+0x2ca>
    1324:	b4 fe       	sbrs	r11, 4
    1326:	0a c0       	rjmp	.+20     	; 0x133c <vfprintf+0x2ce>
    1328:	b2 fc       	sbrc	r11, 2
    132a:	08 c0       	rjmp	.+16     	; 0x133c <vfprintf+0x2ce>
    132c:	2b 2d       	mov	r18, r11
    132e:	2e 7e       	andi	r18, 0xEE	; 238
    1330:	05 c0       	rjmp	.+10     	; 0x133c <vfprintf+0x2ce>
    1332:	7a 2c       	mov	r7, r10
    1334:	2b 2d       	mov	r18, r11
    1336:	03 c0       	rjmp	.+6      	; 0x133e <vfprintf+0x2d0>
    1338:	7a 2c       	mov	r7, r10
    133a:	01 c0       	rjmp	.+2      	; 0x133e <vfprintf+0x2d0>
    133c:	75 2c       	mov	r7, r5
    133e:	24 ff       	sbrs	r18, 4
    1340:	0d c0       	rjmp	.+26     	; 0x135c <vfprintf+0x2ee>
    1342:	fe 01       	movw	r30, r28
    1344:	ea 0d       	add	r30, r10
    1346:	f1 1d       	adc	r31, r1
    1348:	80 81       	ld	r24, Z
    134a:	80 33       	cpi	r24, 0x30	; 48
    134c:	11 f4       	brne	.+4      	; 0x1352 <vfprintf+0x2e4>
    134e:	29 7e       	andi	r18, 0xE9	; 233
    1350:	09 c0       	rjmp	.+18     	; 0x1364 <vfprintf+0x2f6>
    1352:	22 ff       	sbrs	r18, 2
    1354:	06 c0       	rjmp	.+12     	; 0x1362 <vfprintf+0x2f4>
    1356:	73 94       	inc	r7
    1358:	73 94       	inc	r7
    135a:	04 c0       	rjmp	.+8      	; 0x1364 <vfprintf+0x2f6>
    135c:	82 2f       	mov	r24, r18
    135e:	86 78       	andi	r24, 0x86	; 134
    1360:	09 f0       	breq	.+2      	; 0x1364 <vfprintf+0x2f6>
    1362:	73 94       	inc	r7
    1364:	23 fd       	sbrc	r18, 3
    1366:	12 c0       	rjmp	.+36     	; 0x138c <vfprintf+0x31e>
    1368:	20 ff       	sbrs	r18, 0
    136a:	06 c0       	rjmp	.+12     	; 0x1378 <vfprintf+0x30a>
    136c:	5a 2c       	mov	r5, r10
    136e:	73 14       	cp	r7, r3
    1370:	18 f4       	brcc	.+6      	; 0x1378 <vfprintf+0x30a>
    1372:	53 0c       	add	r5, r3
    1374:	57 18       	sub	r5, r7
    1376:	73 2c       	mov	r7, r3
    1378:	73 14       	cp	r7, r3
    137a:	60 f4       	brcc	.+24     	; 0x1394 <vfprintf+0x326>
    137c:	b7 01       	movw	r22, r14
    137e:	80 e2       	ldi	r24, 0x20	; 32
    1380:	90 e0       	ldi	r25, 0x00	; 0
    1382:	2c 87       	std	Y+12, r18	; 0x0c
    1384:	c0 d1       	rcall	.+896    	; 0x1706 <fputc>
    1386:	73 94       	inc	r7
    1388:	2c 85       	ldd	r18, Y+12	; 0x0c
    138a:	f6 cf       	rjmp	.-20     	; 0x1378 <vfprintf+0x30a>
    138c:	73 14       	cp	r7, r3
    138e:	10 f4       	brcc	.+4      	; 0x1394 <vfprintf+0x326>
    1390:	37 18       	sub	r3, r7
    1392:	01 c0       	rjmp	.+2      	; 0x1396 <vfprintf+0x328>
    1394:	31 2c       	mov	r3, r1
    1396:	24 ff       	sbrs	r18, 4
    1398:	11 c0       	rjmp	.+34     	; 0x13bc <vfprintf+0x34e>
    139a:	b7 01       	movw	r22, r14
    139c:	80 e3       	ldi	r24, 0x30	; 48
    139e:	90 e0       	ldi	r25, 0x00	; 0
    13a0:	2c 87       	std	Y+12, r18	; 0x0c
    13a2:	b1 d1       	rcall	.+866    	; 0x1706 <fputc>
    13a4:	2c 85       	ldd	r18, Y+12	; 0x0c
    13a6:	22 ff       	sbrs	r18, 2
    13a8:	16 c0       	rjmp	.+44     	; 0x13d6 <vfprintf+0x368>
    13aa:	21 ff       	sbrs	r18, 1
    13ac:	03 c0       	rjmp	.+6      	; 0x13b4 <vfprintf+0x346>
    13ae:	88 e5       	ldi	r24, 0x58	; 88
    13b0:	90 e0       	ldi	r25, 0x00	; 0
    13b2:	02 c0       	rjmp	.+4      	; 0x13b8 <vfprintf+0x34a>
    13b4:	88 e7       	ldi	r24, 0x78	; 120
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	b7 01       	movw	r22, r14
    13ba:	0c c0       	rjmp	.+24     	; 0x13d4 <vfprintf+0x366>
    13bc:	82 2f       	mov	r24, r18
    13be:	86 78       	andi	r24, 0x86	; 134
    13c0:	51 f0       	breq	.+20     	; 0x13d6 <vfprintf+0x368>
    13c2:	21 fd       	sbrc	r18, 1
    13c4:	02 c0       	rjmp	.+4      	; 0x13ca <vfprintf+0x35c>
    13c6:	80 e2       	ldi	r24, 0x20	; 32
    13c8:	01 c0       	rjmp	.+2      	; 0x13cc <vfprintf+0x35e>
    13ca:	8b e2       	ldi	r24, 0x2B	; 43
    13cc:	27 fd       	sbrc	r18, 7
    13ce:	8d e2       	ldi	r24, 0x2D	; 45
    13d0:	b7 01       	movw	r22, r14
    13d2:	90 e0       	ldi	r25, 0x00	; 0
    13d4:	98 d1       	rcall	.+816    	; 0x1706 <fputc>
    13d6:	a5 14       	cp	r10, r5
    13d8:	30 f4       	brcc	.+12     	; 0x13e6 <vfprintf+0x378>
    13da:	b7 01       	movw	r22, r14
    13dc:	80 e3       	ldi	r24, 0x30	; 48
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	92 d1       	rcall	.+804    	; 0x1706 <fputc>
    13e2:	5a 94       	dec	r5
    13e4:	f8 cf       	rjmp	.-16     	; 0x13d6 <vfprintf+0x368>
    13e6:	aa 94       	dec	r10
    13e8:	f4 01       	movw	r30, r8
    13ea:	ea 0d       	add	r30, r10
    13ec:	f1 1d       	adc	r31, r1
    13ee:	80 81       	ld	r24, Z
    13f0:	b7 01       	movw	r22, r14
    13f2:	90 e0       	ldi	r25, 0x00	; 0
    13f4:	88 d1       	rcall	.+784    	; 0x1706 <fputc>
    13f6:	a1 10       	cpse	r10, r1
    13f8:	f6 cf       	rjmp	.-20     	; 0x13e6 <vfprintf+0x378>
    13fa:	33 20       	and	r3, r3
    13fc:	09 f4       	brne	.+2      	; 0x1400 <vfprintf+0x392>
    13fe:	5d ce       	rjmp	.-838    	; 0x10ba <vfprintf+0x4c>
    1400:	b7 01       	movw	r22, r14
    1402:	80 e2       	ldi	r24, 0x20	; 32
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	7f d1       	rcall	.+766    	; 0x1706 <fputc>
    1408:	3a 94       	dec	r3
    140a:	f7 cf       	rjmp	.-18     	; 0x13fa <vfprintf+0x38c>
    140c:	f7 01       	movw	r30, r14
    140e:	86 81       	ldd	r24, Z+6	; 0x06
    1410:	97 81       	ldd	r25, Z+7	; 0x07
    1412:	02 c0       	rjmp	.+4      	; 0x1418 <vfprintf+0x3aa>
    1414:	8f ef       	ldi	r24, 0xFF	; 255
    1416:	9f ef       	ldi	r25, 0xFF	; 255
    1418:	2c 96       	adiw	r28, 0x0c	; 12
    141a:	0f b6       	in	r0, 0x3f	; 63
    141c:	f8 94       	cli
    141e:	de bf       	out	0x3e, r29	; 62
    1420:	0f be       	out	0x3f, r0	; 63
    1422:	cd bf       	out	0x3d, r28	; 61
    1424:	df 91       	pop	r29
    1426:	cf 91       	pop	r28
    1428:	1f 91       	pop	r17
    142a:	0f 91       	pop	r16
    142c:	ff 90       	pop	r15
    142e:	ef 90       	pop	r14
    1430:	df 90       	pop	r13
    1432:	cf 90       	pop	r12
    1434:	bf 90       	pop	r11
    1436:	af 90       	pop	r10
    1438:	9f 90       	pop	r9
    143a:	8f 90       	pop	r8
    143c:	7f 90       	pop	r7
    143e:	6f 90       	pop	r6
    1440:	5f 90       	pop	r5
    1442:	4f 90       	pop	r4
    1444:	3f 90       	pop	r3
    1446:	2f 90       	pop	r2
    1448:	08 95       	ret

0000144a <calloc>:
    144a:	0f 93       	push	r16
    144c:	1f 93       	push	r17
    144e:	cf 93       	push	r28
    1450:	df 93       	push	r29
    1452:	86 9f       	mul	r24, r22
    1454:	80 01       	movw	r16, r0
    1456:	87 9f       	mul	r24, r23
    1458:	10 0d       	add	r17, r0
    145a:	96 9f       	mul	r25, r22
    145c:	10 0d       	add	r17, r0
    145e:	11 24       	eor	r1, r1
    1460:	c8 01       	movw	r24, r16
    1462:	0d d0       	rcall	.+26     	; 0x147e <malloc>
    1464:	ec 01       	movw	r28, r24
    1466:	00 97       	sbiw	r24, 0x00	; 0
    1468:	21 f0       	breq	.+8      	; 0x1472 <calloc+0x28>
    146a:	a8 01       	movw	r20, r16
    146c:	60 e0       	ldi	r22, 0x00	; 0
    146e:	70 e0       	ldi	r23, 0x00	; 0
    1470:	38 d1       	rcall	.+624    	; 0x16e2 <memset>
    1472:	ce 01       	movw	r24, r28
    1474:	df 91       	pop	r29
    1476:	cf 91       	pop	r28
    1478:	1f 91       	pop	r17
    147a:	0f 91       	pop	r16
    147c:	08 95       	ret

0000147e <malloc>:
    147e:	cf 93       	push	r28
    1480:	df 93       	push	r29
    1482:	82 30       	cpi	r24, 0x02	; 2
    1484:	91 05       	cpc	r25, r1
    1486:	10 f4       	brcc	.+4      	; 0x148c <malloc+0xe>
    1488:	82 e0       	ldi	r24, 0x02	; 2
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	e0 91 88 03 	lds	r30, 0x0388
    1490:	f0 91 89 03 	lds	r31, 0x0389
    1494:	20 e0       	ldi	r18, 0x00	; 0
    1496:	30 e0       	ldi	r19, 0x00	; 0
    1498:	a0 e0       	ldi	r26, 0x00	; 0
    149a:	b0 e0       	ldi	r27, 0x00	; 0
    149c:	30 97       	sbiw	r30, 0x00	; 0
    149e:	39 f1       	breq	.+78     	; 0x14ee <malloc+0x70>
    14a0:	40 81       	ld	r20, Z
    14a2:	51 81       	ldd	r21, Z+1	; 0x01
    14a4:	48 17       	cp	r20, r24
    14a6:	59 07       	cpc	r21, r25
    14a8:	b8 f0       	brcs	.+46     	; 0x14d8 <malloc+0x5a>
    14aa:	48 17       	cp	r20, r24
    14ac:	59 07       	cpc	r21, r25
    14ae:	71 f4       	brne	.+28     	; 0x14cc <malloc+0x4e>
    14b0:	82 81       	ldd	r24, Z+2	; 0x02
    14b2:	93 81       	ldd	r25, Z+3	; 0x03
    14b4:	10 97       	sbiw	r26, 0x00	; 0
    14b6:	29 f0       	breq	.+10     	; 0x14c2 <malloc+0x44>
    14b8:	13 96       	adiw	r26, 0x03	; 3
    14ba:	9c 93       	st	X, r25
    14bc:	8e 93       	st	-X, r24
    14be:	12 97       	sbiw	r26, 0x02	; 2
    14c0:	2c c0       	rjmp	.+88     	; 0x151a <malloc+0x9c>
    14c2:	90 93 89 03 	sts	0x0389, r25
    14c6:	80 93 88 03 	sts	0x0388, r24
    14ca:	27 c0       	rjmp	.+78     	; 0x151a <malloc+0x9c>
    14cc:	21 15       	cp	r18, r1
    14ce:	31 05       	cpc	r19, r1
    14d0:	31 f0       	breq	.+12     	; 0x14de <malloc+0x60>
    14d2:	42 17       	cp	r20, r18
    14d4:	53 07       	cpc	r21, r19
    14d6:	18 f0       	brcs	.+6      	; 0x14de <malloc+0x60>
    14d8:	a9 01       	movw	r20, r18
    14da:	db 01       	movw	r26, r22
    14dc:	01 c0       	rjmp	.+2      	; 0x14e0 <malloc+0x62>
    14de:	ef 01       	movw	r28, r30
    14e0:	9a 01       	movw	r18, r20
    14e2:	bd 01       	movw	r22, r26
    14e4:	df 01       	movw	r26, r30
    14e6:	02 80       	ldd	r0, Z+2	; 0x02
    14e8:	f3 81       	ldd	r31, Z+3	; 0x03
    14ea:	e0 2d       	mov	r30, r0
    14ec:	d7 cf       	rjmp	.-82     	; 0x149c <malloc+0x1e>
    14ee:	21 15       	cp	r18, r1
    14f0:	31 05       	cpc	r19, r1
    14f2:	f9 f0       	breq	.+62     	; 0x1532 <malloc+0xb4>
    14f4:	28 1b       	sub	r18, r24
    14f6:	39 0b       	sbc	r19, r25
    14f8:	24 30       	cpi	r18, 0x04	; 4
    14fa:	31 05       	cpc	r19, r1
    14fc:	80 f4       	brcc	.+32     	; 0x151e <malloc+0xa0>
    14fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1500:	9b 81       	ldd	r25, Y+3	; 0x03
    1502:	61 15       	cp	r22, r1
    1504:	71 05       	cpc	r23, r1
    1506:	21 f0       	breq	.+8      	; 0x1510 <malloc+0x92>
    1508:	fb 01       	movw	r30, r22
    150a:	93 83       	std	Z+3, r25	; 0x03
    150c:	82 83       	std	Z+2, r24	; 0x02
    150e:	04 c0       	rjmp	.+8      	; 0x1518 <malloc+0x9a>
    1510:	90 93 89 03 	sts	0x0389, r25
    1514:	80 93 88 03 	sts	0x0388, r24
    1518:	fe 01       	movw	r30, r28
    151a:	32 96       	adiw	r30, 0x02	; 2
    151c:	44 c0       	rjmp	.+136    	; 0x15a6 <malloc+0x128>
    151e:	fe 01       	movw	r30, r28
    1520:	e2 0f       	add	r30, r18
    1522:	f3 1f       	adc	r31, r19
    1524:	81 93       	st	Z+, r24
    1526:	91 93       	st	Z+, r25
    1528:	22 50       	subi	r18, 0x02	; 2
    152a:	31 09       	sbc	r19, r1
    152c:	39 83       	std	Y+1, r19	; 0x01
    152e:	28 83       	st	Y, r18
    1530:	3a c0       	rjmp	.+116    	; 0x15a6 <malloc+0x128>
    1532:	20 91 86 03 	lds	r18, 0x0386
    1536:	30 91 87 03 	lds	r19, 0x0387
    153a:	23 2b       	or	r18, r19
    153c:	41 f4       	brne	.+16     	; 0x154e <malloc+0xd0>
    153e:	20 91 02 02 	lds	r18, 0x0202
    1542:	30 91 03 02 	lds	r19, 0x0203
    1546:	30 93 87 03 	sts	0x0387, r19
    154a:	20 93 86 03 	sts	0x0386, r18
    154e:	20 91 00 02 	lds	r18, 0x0200
    1552:	30 91 01 02 	lds	r19, 0x0201
    1556:	21 15       	cp	r18, r1
    1558:	31 05       	cpc	r19, r1
    155a:	41 f4       	brne	.+16     	; 0x156c <malloc+0xee>
    155c:	2d b7       	in	r18, 0x3d	; 61
    155e:	3e b7       	in	r19, 0x3e	; 62
    1560:	40 91 04 02 	lds	r20, 0x0204
    1564:	50 91 05 02 	lds	r21, 0x0205
    1568:	24 1b       	sub	r18, r20
    156a:	35 0b       	sbc	r19, r21
    156c:	e0 91 86 03 	lds	r30, 0x0386
    1570:	f0 91 87 03 	lds	r31, 0x0387
    1574:	e2 17       	cp	r30, r18
    1576:	f3 07       	cpc	r31, r19
    1578:	a0 f4       	brcc	.+40     	; 0x15a2 <malloc+0x124>
    157a:	2e 1b       	sub	r18, r30
    157c:	3f 0b       	sbc	r19, r31
    157e:	28 17       	cp	r18, r24
    1580:	39 07       	cpc	r19, r25
    1582:	78 f0       	brcs	.+30     	; 0x15a2 <malloc+0x124>
    1584:	ac 01       	movw	r20, r24
    1586:	4e 5f       	subi	r20, 0xFE	; 254
    1588:	5f 4f       	sbci	r21, 0xFF	; 255
    158a:	24 17       	cp	r18, r20
    158c:	35 07       	cpc	r19, r21
    158e:	48 f0       	brcs	.+18     	; 0x15a2 <malloc+0x124>
    1590:	4e 0f       	add	r20, r30
    1592:	5f 1f       	adc	r21, r31
    1594:	50 93 87 03 	sts	0x0387, r21
    1598:	40 93 86 03 	sts	0x0386, r20
    159c:	81 93       	st	Z+, r24
    159e:	91 93       	st	Z+, r25
    15a0:	02 c0       	rjmp	.+4      	; 0x15a6 <malloc+0x128>
    15a2:	e0 e0       	ldi	r30, 0x00	; 0
    15a4:	f0 e0       	ldi	r31, 0x00	; 0
    15a6:	cf 01       	movw	r24, r30
    15a8:	df 91       	pop	r29
    15aa:	cf 91       	pop	r28
    15ac:	08 95       	ret

000015ae <free>:
    15ae:	cf 93       	push	r28
    15b0:	df 93       	push	r29
    15b2:	00 97       	sbiw	r24, 0x00	; 0
    15b4:	09 f4       	brne	.+2      	; 0x15b8 <free+0xa>
    15b6:	87 c0       	rjmp	.+270    	; 0x16c6 <free+0x118>
    15b8:	fc 01       	movw	r30, r24
    15ba:	32 97       	sbiw	r30, 0x02	; 2
    15bc:	13 82       	std	Z+3, r1	; 0x03
    15be:	12 82       	std	Z+2, r1	; 0x02
    15c0:	c0 91 88 03 	lds	r28, 0x0388
    15c4:	d0 91 89 03 	lds	r29, 0x0389
    15c8:	20 97       	sbiw	r28, 0x00	; 0
    15ca:	81 f4       	brne	.+32     	; 0x15ec <free+0x3e>
    15cc:	20 81       	ld	r18, Z
    15ce:	31 81       	ldd	r19, Z+1	; 0x01
    15d0:	28 0f       	add	r18, r24
    15d2:	39 1f       	adc	r19, r25
    15d4:	80 91 86 03 	lds	r24, 0x0386
    15d8:	90 91 87 03 	lds	r25, 0x0387
    15dc:	82 17       	cp	r24, r18
    15de:	93 07       	cpc	r25, r19
    15e0:	79 f5       	brne	.+94     	; 0x1640 <free+0x92>
    15e2:	f0 93 87 03 	sts	0x0387, r31
    15e6:	e0 93 86 03 	sts	0x0386, r30
    15ea:	6d c0       	rjmp	.+218    	; 0x16c6 <free+0x118>
    15ec:	de 01       	movw	r26, r28
    15ee:	20 e0       	ldi	r18, 0x00	; 0
    15f0:	30 e0       	ldi	r19, 0x00	; 0
    15f2:	ae 17       	cp	r26, r30
    15f4:	bf 07       	cpc	r27, r31
    15f6:	50 f4       	brcc	.+20     	; 0x160c <free+0x5e>
    15f8:	12 96       	adiw	r26, 0x02	; 2
    15fa:	4d 91       	ld	r20, X+
    15fc:	5c 91       	ld	r21, X
    15fe:	13 97       	sbiw	r26, 0x03	; 3
    1600:	9d 01       	movw	r18, r26
    1602:	41 15       	cp	r20, r1
    1604:	51 05       	cpc	r21, r1
    1606:	09 f1       	breq	.+66     	; 0x164a <free+0x9c>
    1608:	da 01       	movw	r26, r20
    160a:	f3 cf       	rjmp	.-26     	; 0x15f2 <free+0x44>
    160c:	b3 83       	std	Z+3, r27	; 0x03
    160e:	a2 83       	std	Z+2, r26	; 0x02
    1610:	40 81       	ld	r20, Z
    1612:	51 81       	ldd	r21, Z+1	; 0x01
    1614:	84 0f       	add	r24, r20
    1616:	95 1f       	adc	r25, r21
    1618:	8a 17       	cp	r24, r26
    161a:	9b 07       	cpc	r25, r27
    161c:	71 f4       	brne	.+28     	; 0x163a <free+0x8c>
    161e:	8d 91       	ld	r24, X+
    1620:	9c 91       	ld	r25, X
    1622:	11 97       	sbiw	r26, 0x01	; 1
    1624:	84 0f       	add	r24, r20
    1626:	95 1f       	adc	r25, r21
    1628:	02 96       	adiw	r24, 0x02	; 2
    162a:	91 83       	std	Z+1, r25	; 0x01
    162c:	80 83       	st	Z, r24
    162e:	12 96       	adiw	r26, 0x02	; 2
    1630:	8d 91       	ld	r24, X+
    1632:	9c 91       	ld	r25, X
    1634:	13 97       	sbiw	r26, 0x03	; 3
    1636:	93 83       	std	Z+3, r25	; 0x03
    1638:	82 83       	std	Z+2, r24	; 0x02
    163a:	21 15       	cp	r18, r1
    163c:	31 05       	cpc	r19, r1
    163e:	29 f4       	brne	.+10     	; 0x164a <free+0x9c>
    1640:	f0 93 89 03 	sts	0x0389, r31
    1644:	e0 93 88 03 	sts	0x0388, r30
    1648:	3e c0       	rjmp	.+124    	; 0x16c6 <free+0x118>
    164a:	d9 01       	movw	r26, r18
    164c:	13 96       	adiw	r26, 0x03	; 3
    164e:	fc 93       	st	X, r31
    1650:	ee 93       	st	-X, r30
    1652:	12 97       	sbiw	r26, 0x02	; 2
    1654:	4d 91       	ld	r20, X+
    1656:	5d 91       	ld	r21, X+
    1658:	a4 0f       	add	r26, r20
    165a:	b5 1f       	adc	r27, r21
    165c:	ea 17       	cp	r30, r26
    165e:	fb 07       	cpc	r31, r27
    1660:	79 f4       	brne	.+30     	; 0x1680 <free+0xd2>
    1662:	80 81       	ld	r24, Z
    1664:	91 81       	ldd	r25, Z+1	; 0x01
    1666:	84 0f       	add	r24, r20
    1668:	95 1f       	adc	r25, r21
    166a:	02 96       	adiw	r24, 0x02	; 2
    166c:	d9 01       	movw	r26, r18
    166e:	11 96       	adiw	r26, 0x01	; 1
    1670:	9c 93       	st	X, r25
    1672:	8e 93       	st	-X, r24
    1674:	82 81       	ldd	r24, Z+2	; 0x02
    1676:	93 81       	ldd	r25, Z+3	; 0x03
    1678:	13 96       	adiw	r26, 0x03	; 3
    167a:	9c 93       	st	X, r25
    167c:	8e 93       	st	-X, r24
    167e:	12 97       	sbiw	r26, 0x02	; 2
    1680:	e0 e0       	ldi	r30, 0x00	; 0
    1682:	f0 e0       	ldi	r31, 0x00	; 0
    1684:	8a 81       	ldd	r24, Y+2	; 0x02
    1686:	9b 81       	ldd	r25, Y+3	; 0x03
    1688:	00 97       	sbiw	r24, 0x00	; 0
    168a:	19 f0       	breq	.+6      	; 0x1692 <free+0xe4>
    168c:	fe 01       	movw	r30, r28
    168e:	ec 01       	movw	r28, r24
    1690:	f9 cf       	rjmp	.-14     	; 0x1684 <free+0xd6>
    1692:	ce 01       	movw	r24, r28
    1694:	02 96       	adiw	r24, 0x02	; 2
    1696:	28 81       	ld	r18, Y
    1698:	39 81       	ldd	r19, Y+1	; 0x01
    169a:	82 0f       	add	r24, r18
    169c:	93 1f       	adc	r25, r19
    169e:	20 91 86 03 	lds	r18, 0x0386
    16a2:	30 91 87 03 	lds	r19, 0x0387
    16a6:	28 17       	cp	r18, r24
    16a8:	39 07       	cpc	r19, r25
    16aa:	69 f4       	brne	.+26     	; 0x16c6 <free+0x118>
    16ac:	30 97       	sbiw	r30, 0x00	; 0
    16ae:	29 f4       	brne	.+10     	; 0x16ba <free+0x10c>
    16b0:	10 92 89 03 	sts	0x0389, r1
    16b4:	10 92 88 03 	sts	0x0388, r1
    16b8:	02 c0       	rjmp	.+4      	; 0x16be <free+0x110>
    16ba:	13 82       	std	Z+3, r1	; 0x03
    16bc:	12 82       	std	Z+2, r1	; 0x02
    16be:	d0 93 87 03 	sts	0x0387, r29
    16c2:	c0 93 86 03 	sts	0x0386, r28
    16c6:	df 91       	pop	r29
    16c8:	cf 91       	pop	r28
    16ca:	08 95       	ret

000016cc <strnlen_P>:
    16cc:	fc 01       	movw	r30, r24
    16ce:	05 90       	lpm	r0, Z+
    16d0:	61 50       	subi	r22, 0x01	; 1
    16d2:	70 40       	sbci	r23, 0x00	; 0
    16d4:	01 10       	cpse	r0, r1
    16d6:	d8 f7       	brcc	.-10     	; 0x16ce <strnlen_P+0x2>
    16d8:	80 95       	com	r24
    16da:	90 95       	com	r25
    16dc:	8e 0f       	add	r24, r30
    16de:	9f 1f       	adc	r25, r31
    16e0:	08 95       	ret

000016e2 <memset>:
    16e2:	dc 01       	movw	r26, r24
    16e4:	01 c0       	rjmp	.+2      	; 0x16e8 <memset+0x6>
    16e6:	6d 93       	st	X+, r22
    16e8:	41 50       	subi	r20, 0x01	; 1
    16ea:	50 40       	sbci	r21, 0x00	; 0
    16ec:	e0 f7       	brcc	.-8      	; 0x16e6 <memset+0x4>
    16ee:	08 95       	ret

000016f0 <strnlen>:
    16f0:	fc 01       	movw	r30, r24
    16f2:	61 50       	subi	r22, 0x01	; 1
    16f4:	70 40       	sbci	r23, 0x00	; 0
    16f6:	01 90       	ld	r0, Z+
    16f8:	01 10       	cpse	r0, r1
    16fa:	d8 f7       	brcc	.-10     	; 0x16f2 <strnlen+0x2>
    16fc:	80 95       	com	r24
    16fe:	90 95       	com	r25
    1700:	8e 0f       	add	r24, r30
    1702:	9f 1f       	adc	r25, r31
    1704:	08 95       	ret

00001706 <fputc>:
    1706:	0f 93       	push	r16
    1708:	1f 93       	push	r17
    170a:	cf 93       	push	r28
    170c:	df 93       	push	r29
    170e:	18 2f       	mov	r17, r24
    1710:	09 2f       	mov	r16, r25
    1712:	eb 01       	movw	r28, r22
    1714:	8b 81       	ldd	r24, Y+3	; 0x03
    1716:	81 fd       	sbrc	r24, 1
    1718:	03 c0       	rjmp	.+6      	; 0x1720 <fputc+0x1a>
    171a:	8f ef       	ldi	r24, 0xFF	; 255
    171c:	9f ef       	ldi	r25, 0xFF	; 255
    171e:	20 c0       	rjmp	.+64     	; 0x1760 <fputc+0x5a>
    1720:	82 ff       	sbrs	r24, 2
    1722:	10 c0       	rjmp	.+32     	; 0x1744 <fputc+0x3e>
    1724:	4e 81       	ldd	r20, Y+6	; 0x06
    1726:	5f 81       	ldd	r21, Y+7	; 0x07
    1728:	2c 81       	ldd	r18, Y+4	; 0x04
    172a:	3d 81       	ldd	r19, Y+5	; 0x05
    172c:	42 17       	cp	r20, r18
    172e:	53 07       	cpc	r21, r19
    1730:	7c f4       	brge	.+30     	; 0x1750 <fputc+0x4a>
    1732:	e8 81       	ld	r30, Y
    1734:	f9 81       	ldd	r31, Y+1	; 0x01
    1736:	9f 01       	movw	r18, r30
    1738:	2f 5f       	subi	r18, 0xFF	; 255
    173a:	3f 4f       	sbci	r19, 0xFF	; 255
    173c:	39 83       	std	Y+1, r19	; 0x01
    173e:	28 83       	st	Y, r18
    1740:	10 83       	st	Z, r17
    1742:	06 c0       	rjmp	.+12     	; 0x1750 <fputc+0x4a>
    1744:	e8 85       	ldd	r30, Y+8	; 0x08
    1746:	f9 85       	ldd	r31, Y+9	; 0x09
    1748:	81 2f       	mov	r24, r17
    174a:	19 95       	eicall
    174c:	89 2b       	or	r24, r25
    174e:	29 f7       	brne	.-54     	; 0x171a <fputc+0x14>
    1750:	2e 81       	ldd	r18, Y+6	; 0x06
    1752:	3f 81       	ldd	r19, Y+7	; 0x07
    1754:	2f 5f       	subi	r18, 0xFF	; 255
    1756:	3f 4f       	sbci	r19, 0xFF	; 255
    1758:	3f 83       	std	Y+7, r19	; 0x07
    175a:	2e 83       	std	Y+6, r18	; 0x06
    175c:	81 2f       	mov	r24, r17
    175e:	90 2f       	mov	r25, r16
    1760:	df 91       	pop	r29
    1762:	cf 91       	pop	r28
    1764:	1f 91       	pop	r17
    1766:	0f 91       	pop	r16
    1768:	08 95       	ret

0000176a <__ultoa_invert>:
    176a:	fa 01       	movw	r30, r20
    176c:	aa 27       	eor	r26, r26
    176e:	28 30       	cpi	r18, 0x08	; 8
    1770:	51 f1       	breq	.+84     	; 0x17c6 <__ultoa_invert+0x5c>
    1772:	20 31       	cpi	r18, 0x10	; 16
    1774:	81 f1       	breq	.+96     	; 0x17d6 <__ultoa_invert+0x6c>
    1776:	e8 94       	clt
    1778:	6f 93       	push	r22
    177a:	6e 7f       	andi	r22, 0xFE	; 254
    177c:	6e 5f       	subi	r22, 0xFE	; 254
    177e:	7f 4f       	sbci	r23, 0xFF	; 255
    1780:	8f 4f       	sbci	r24, 0xFF	; 255
    1782:	9f 4f       	sbci	r25, 0xFF	; 255
    1784:	af 4f       	sbci	r26, 0xFF	; 255
    1786:	b1 e0       	ldi	r27, 0x01	; 1
    1788:	3e d0       	rcall	.+124    	; 0x1806 <__ultoa_invert+0x9c>
    178a:	b4 e0       	ldi	r27, 0x04	; 4
    178c:	3c d0       	rcall	.+120    	; 0x1806 <__ultoa_invert+0x9c>
    178e:	67 0f       	add	r22, r23
    1790:	78 1f       	adc	r23, r24
    1792:	89 1f       	adc	r24, r25
    1794:	9a 1f       	adc	r25, r26
    1796:	a1 1d       	adc	r26, r1
    1798:	68 0f       	add	r22, r24
    179a:	79 1f       	adc	r23, r25
    179c:	8a 1f       	adc	r24, r26
    179e:	91 1d       	adc	r25, r1
    17a0:	a1 1d       	adc	r26, r1
    17a2:	6a 0f       	add	r22, r26
    17a4:	71 1d       	adc	r23, r1
    17a6:	81 1d       	adc	r24, r1
    17a8:	91 1d       	adc	r25, r1
    17aa:	a1 1d       	adc	r26, r1
    17ac:	20 d0       	rcall	.+64     	; 0x17ee <__ultoa_invert+0x84>
    17ae:	09 f4       	brne	.+2      	; 0x17b2 <__ultoa_invert+0x48>
    17b0:	68 94       	set
    17b2:	3f 91       	pop	r19
    17b4:	2a e0       	ldi	r18, 0x0A	; 10
    17b6:	26 9f       	mul	r18, r22
    17b8:	11 24       	eor	r1, r1
    17ba:	30 19       	sub	r19, r0
    17bc:	30 5d       	subi	r19, 0xD0	; 208
    17be:	31 93       	st	Z+, r19
    17c0:	de f6       	brtc	.-74     	; 0x1778 <__ultoa_invert+0xe>
    17c2:	cf 01       	movw	r24, r30
    17c4:	08 95       	ret
    17c6:	46 2f       	mov	r20, r22
    17c8:	47 70       	andi	r20, 0x07	; 7
    17ca:	40 5d       	subi	r20, 0xD0	; 208
    17cc:	41 93       	st	Z+, r20
    17ce:	b3 e0       	ldi	r27, 0x03	; 3
    17d0:	0f d0       	rcall	.+30     	; 0x17f0 <__ultoa_invert+0x86>
    17d2:	c9 f7       	brne	.-14     	; 0x17c6 <__ultoa_invert+0x5c>
    17d4:	f6 cf       	rjmp	.-20     	; 0x17c2 <__ultoa_invert+0x58>
    17d6:	46 2f       	mov	r20, r22
    17d8:	4f 70       	andi	r20, 0x0F	; 15
    17da:	40 5d       	subi	r20, 0xD0	; 208
    17dc:	4a 33       	cpi	r20, 0x3A	; 58
    17de:	18 f0       	brcs	.+6      	; 0x17e6 <__ultoa_invert+0x7c>
    17e0:	49 5d       	subi	r20, 0xD9	; 217
    17e2:	31 fd       	sbrc	r19, 1
    17e4:	40 52       	subi	r20, 0x20	; 32
    17e6:	41 93       	st	Z+, r20
    17e8:	02 d0       	rcall	.+4      	; 0x17ee <__ultoa_invert+0x84>
    17ea:	a9 f7       	brne	.-22     	; 0x17d6 <__ultoa_invert+0x6c>
    17ec:	ea cf       	rjmp	.-44     	; 0x17c2 <__ultoa_invert+0x58>
    17ee:	b4 e0       	ldi	r27, 0x04	; 4
    17f0:	a6 95       	lsr	r26
    17f2:	97 95       	ror	r25
    17f4:	87 95       	ror	r24
    17f6:	77 95       	ror	r23
    17f8:	67 95       	ror	r22
    17fa:	ba 95       	dec	r27
    17fc:	c9 f7       	brne	.-14     	; 0x17f0 <__ultoa_invert+0x86>
    17fe:	00 97       	sbiw	r24, 0x00	; 0
    1800:	61 05       	cpc	r22, r1
    1802:	71 05       	cpc	r23, r1
    1804:	08 95       	ret
    1806:	9b 01       	movw	r18, r22
    1808:	ac 01       	movw	r20, r24
    180a:	0a 2e       	mov	r0, r26
    180c:	06 94       	lsr	r0
    180e:	57 95       	ror	r21
    1810:	47 95       	ror	r20
    1812:	37 95       	ror	r19
    1814:	27 95       	ror	r18
    1816:	ba 95       	dec	r27
    1818:	c9 f7       	brne	.-14     	; 0x180c <__ultoa_invert+0xa2>
    181a:	62 0f       	add	r22, r18
    181c:	73 1f       	adc	r23, r19
    181e:	84 1f       	adc	r24, r20
    1820:	95 1f       	adc	r25, r21
    1822:	a0 1d       	adc	r26, r0
    1824:	08 95       	ret

00001826 <_exit>:
    1826:	f8 94       	cli

00001828 <__stop_program>:
    1828:	ff cf       	rjmp	.-2      	; 0x1828 <__stop_program>
