#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun 17 13:03:51 2020
# Process ID: 9016
# Current directory: C:/Users/smk62/Documents/vivado/Final/Final.runs/mcu_hash_0_0_synth_1
# Command line: vivado.exe -log mcu_hash_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mcu_hash_0_0.tcl
# Log file: C:/Users/smk62/Documents/vivado/Final/Final.runs/mcu_hash_0_0_synth_1/mcu_hash_0_0.vds
# Journal file: C:/Users/smk62/Documents/vivado/Final/Final.runs/mcu_hash_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mcu_hash_0_0.tcl -notrace
Command: synth_design -top mcu_hash_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4896 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 404.414 ; gain = 100.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mcu_hash_0_0' [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ip/mcu_hash_0_0/synth/mcu_hash_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hash' [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/91e5/sources_1/new/hash.v:24]
	Parameter m bound to: 1540483477 - type: integer 
	Parameter r bound to: 24 - type: integer 
WARNING: [Synth 8-5788] Register h_reg in module hash is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/91e5/sources_1/new/hash.v:41]
INFO: [Synth 8-256] done synthesizing module 'hash' (1#1) [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/91e5/sources_1/new/hash.v:24]
INFO: [Synth 8-256] done synthesizing module 'mcu_hash_0_0' (2#1) [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ip/mcu_hash_0_0/synth/mcu_hash_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 456.746 ; gain = 152.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 456.746 ; gain = 152.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 790.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 790.578 ; gain = 486.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 790.578 ; gain = 486.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 790.578 ; gain = 486.512
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/91e5/sources_1/new/hash.v:51]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/91e5/sources_1/new/hash.v:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 790.578 ; gain = 486.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                31x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hash 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                31x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/91e5/sources_1/new/hash.v:53]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ipshared/91e5/sources_1/new/hash.v:55]
DSP Report: Generating DSP inst/murmur_return5, operation Mode is: A*(B:0x6995).
DSP Report: operator inst/murmur_return5 is absorbed into DSP inst/murmur_return5.
DSP Report: operator inst/murmur_return5 is absorbed into DSP inst/murmur_return5.
DSP Report: Generating DSP inst/murmur_return5, operation Mode is: A*(B:0x1e995).
DSP Report: operator inst/murmur_return5 is absorbed into DSP inst/murmur_return5.
DSP Report: operator inst/murmur_return5 is absorbed into DSP inst/murmur_return5.
DSP Report: Generating DSP inst/murmur_return5, operation Mode is: (PCIN>>17)+A*(B:0x2de8).
DSP Report: operator inst/murmur_return5 is absorbed into DSP inst/murmur_return5.
DSP Report: operator inst/murmur_return5 is absorbed into DSP inst/murmur_return5.
DSP Report: Generating DSP inst/murmur_return3, operation Mode is: (A:0x1e995)*B.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: Generating DSP inst/murmur_return3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: Generating DSP inst/murmur_return3, operation Mode is: A*(B:0x1e995).
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: Generating DSP inst/murmur_return3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: Generating DSP inst/murmur_return3, operation Mode is: (A:0x1e995)*B.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: Generating DSP inst/murmur_return3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: Generating DSP inst/murmur_return3, operation Mode is: A*(B:0x1e995).
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: Generating DSP inst/murmur_return3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: operator inst/murmur_return3 is absorbed into DSP inst/murmur_return3.
DSP Report: Generating DSP inst/murmur_return0, operation Mode is: A*(B:0x6995).
DSP Report: operator inst/murmur_return0 is absorbed into DSP inst/murmur_return0.
DSP Report: operator inst/murmur_return0 is absorbed into DSP inst/murmur_return0.
DSP Report: Generating DSP inst/murmur_return0, operation Mode is: A*(B:0x1e995).
DSP Report: operator inst/murmur_return0 is absorbed into DSP inst/murmur_return0.
DSP Report: operator inst/murmur_return0 is absorbed into DSP inst/murmur_return0.
DSP Report: Generating DSP inst/murmur_return0, operation Mode is: (PCIN>>17)+A*(B:0x2de8).
DSP Report: operator inst/murmur_return0 is absorbed into DSP inst/murmur_return0.
DSP Report: operator inst/murmur_return0 is absorbed into DSP inst/murmur_return0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 790.578 ; gain = 486.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hash         | A*(B:0x6995)            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hash         | A*(B:0x1e995)           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hash         | (PCIN>>17)+A*(B:0x2de8) | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcu_hash_0_0 | (A:0x1e995)*B           | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcu_hash_0_0 | (PCIN>>17)+A*B          | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcu_hash_0_0 | A*(B:0x1e995)           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcu_hash_0_0 | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcu_hash_0_0 | (A:0x1e995)*B           | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcu_hash_0_0 | (PCIN>>17)+A*B          | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcu_hash_0_0 | A*(B:0x1e995)           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mcu_hash_0_0 | (PCIN>>17)+A*B          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hash         | A*(B:0x6995)            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hash         | A*(B:0x1e995)           | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hash         | (PCIN>>17)+A*(B:0x2de8) | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 850.160 ; gain = 546.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 850.531 ; gain = 546.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 870.422 ; gain = 566.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 870.422 ; gain = 566.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 870.422 ; gain = 566.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 870.422 ; gain = 566.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 870.422 ; gain = 566.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 870.422 ; gain = 566.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 870.422 ; gain = 566.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    16|
|2     |DSP48E1 |    12|
|3     |LUT2    |   162|
|4     |LUT3    |    32|
|5     |LUT4    |    19|
|6     |FDCE    |    32|
|7     |FDPE    |    32|
|8     |LDC     |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   337|
|2     |  inst   |hash   |   337|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 870.422 ; gain = 566.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 870.422 ; gain = 232.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 870.422 ; gain = 566.355
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 870.422 ; gain = 577.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/smk62/Documents/vivado/Final/Final.runs/mcu_hash_0_0_synth_1/mcu_hash_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/smk62/Documents/vivado/Final/Final.srcs/sources_1/bd/mcu/ip/mcu_hash_0_0/mcu_hash_0_0.xci
INFO: [Common 17-1381] The checkpoint 'C:/Users/smk62/Documents/vivado/Final/Final.runs/mcu_hash_0_0_synth_1/mcu_hash_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mcu_hash_0_0_utilization_synth.rpt -pb mcu_hash_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 870.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 13:04:59 2020...
