

================================================================
== Vitis HLS Report for 'fir_top_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Wed Oct  8 18:36:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lk_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      101|      101|  1.010 us|  1.010 us|  100|  100|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       99|       99|         2|          1|          1|    99|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/fir.cpp:40]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln40_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln40"   --->   Operation 6 'read' 'sext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln40_cast = sext i62 %sext_ln40_read"   --->   Operation 7 'sext' 'sext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_12, i32 0, i32 100, void @empty_9, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln40 = store i7 0, i7 %i" [../src/fir.cpp:40]   --->   Operation 9 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../src/fir.cpp:40]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%icmp_ln40 = icmp_eq  i7 %i_1, i7 99" [../src/fir.cpp:40]   --->   Operation 13 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.87ns)   --->   "%add_ln40 = add i7 %i_1, i7 1" [../src/fir.cpp:40]   --->   Operation 14 'add' 'add_ln40' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.split, void %VITIS_LOOP_46_2.exitStub" [../src/fir.cpp:40]   --->   Operation 15 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%switch_ln43 = switch i7 %i_1, void %arrayidx.case.98, i7 0, void %arrayidx.case.0, i7 1, void %arrayidx.case.1, i7 2, void %arrayidx.case.2, i7 3, void %arrayidx.case.3, i7 4, void %arrayidx.case.4, i7 5, void %arrayidx.case.5, i7 6, void %arrayidx.case.6, i7 7, void %arrayidx.case.7, i7 8, void %arrayidx.case.8, i7 9, void %arrayidx.case.9, i7 10, void %arrayidx.case.10, i7 11, void %arrayidx.case.11, i7 12, void %arrayidx.case.12, i7 13, void %arrayidx.case.13, i7 14, void %arrayidx.case.14, i7 15, void %arrayidx.case.15, i7 16, void %arrayidx.case.16, i7 17, void %arrayidx.case.17, i7 18, void %arrayidx.case.18, i7 19, void %arrayidx.case.19, i7 20, void %arrayidx.case.20, i7 21, void %arrayidx.case.21, i7 22, void %arrayidx.case.22, i7 23, void %arrayidx.case.23, i7 24, void %arrayidx.case.24, i7 25, void %arrayidx.case.25, i7 26, void %arrayidx.case.26, i7 27, void %arrayidx.case.27, i7 28, void %arrayidx.case.28, i7 29, void %arrayidx.case.29, i7 30, void %arrayidx.case.30, i7 31, void %arrayidx.case.31, i7 32, void %arrayidx.case.32, i7 33, void %arrayidx.case.33, i7 34, void %arrayidx.case.34, i7 35, void %arrayidx.case.35, i7 36, void %arrayidx.case.36, i7 37, void %arrayidx.case.37, i7 38, void %arrayidx.case.38, i7 39, void %arrayidx.case.39, i7 40, void %arrayidx.case.40, i7 41, void %arrayidx.case.41, i7 42, void %arrayidx.case.42, i7 43, void %arrayidx.case.43, i7 44, void %arrayidx.case.44, i7 45, void %arrayidx.case.45, i7 46, void %arrayidx.case.46, i7 47, void %arrayidx.case.47, i7 48, void %arrayidx.case.48, i7 49, void %arrayidx.case.49, i7 50, void %arrayidx.case.50, i7 51, void %arrayidx.case.51, i7 52, void %arrayidx.case.52, i7 53, void %arrayidx.case.53, i7 54, void %arrayidx.case.54, i7 55, void %arrayidx.case.55, i7 56, void %arrayidx.case.56, i7 57, void %arrayidx.case.57, i7 58, void %arrayidx.case.58, i7 59, void %arrayidx.case.59, i7 60, void %arrayidx.case.60, i7 61, void %arrayidx.case.61, i7 62, void %arrayidx.case.62, i7 63, void %arrayidx.case.63, i7 64, void %arrayidx.case.64, i7 65, void %arrayidx.case.65, i7 66, void %arrayidx.case.66, i7 67, void %arrayidx.case.67, i7 68, void %arrayidx.case.68, i7 69, void %arrayidx.case.69, i7 70, void %arrayidx.case.70, i7 71, void %arrayidx.case.71, i7 72, void %arrayidx.case.72, i7 73, void %arrayidx.case.73, i7 74, void %arrayidx.case.74, i7 75, void %arrayidx.case.75, i7 76, void %arrayidx.case.76, i7 77, void %arrayidx.case.77, i7 78, void %arrayidx.case.78, i7 79, void %arrayidx.case.79, i7 80, void %arrayidx.case.80, i7 81, void %arrayidx.case.81, i7 82, void %arrayidx.case.82, i7 83, void %arrayidx.case.83, i7 84, void %arrayidx.case.84, i7 85, void %arrayidx.case.85, i7 86, void %arrayidx.case.86, i7 87, void %arrayidx.case.87, i7 88, void %arrayidx.case.88, i7 89, void %arrayidx.case.89, i7 90, void %arrayidx.case.90, i7 91, void %arrayidx.case.91, i7 92, void %arrayidx.case.92, i7 93, void %arrayidx.case.93, i7 94, void %arrayidx.case.94, i7 95, void %arrayidx.case.95, i7 96, void %arrayidx.case.96, i7 97, void %arrayidx.case.97" [../src/fir.cpp:43]   --->   Operation 16 'switch' 'switch_ln43' <Predicate = (!icmp_ln40)> <Delay = 1.87>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %i" [../src/fir.cpp:40]   --->   Operation 17 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [../src/fir.cpp:40]   --->   Operation 18 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 222 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln40_cast" [../src/fir.cpp:40]   --->   Operation 19 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [../src/fir.cpp:42]   --->   Operation 20 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99" [../src/fir.cpp:40]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/fir.cpp:40]   --->   Operation 22 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../src/fir.cpp:43]   --->   Operation 23 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_97" [../src/fir.cpp:43]   --->   Operation 24 'store' 'store_ln43' <Predicate = (i_1 == 97)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 25 'br' 'br_ln43' <Predicate = (i_1 == 97)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_96" [../src/fir.cpp:43]   --->   Operation 26 'store' 'store_ln43' <Predicate = (i_1 == 96)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 27 'br' 'br_ln43' <Predicate = (i_1 == 96)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_95" [../src/fir.cpp:43]   --->   Operation 28 'store' 'store_ln43' <Predicate = (i_1 == 95)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 29 'br' 'br_ln43' <Predicate = (i_1 == 95)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_94" [../src/fir.cpp:43]   --->   Operation 30 'store' 'store_ln43' <Predicate = (i_1 == 94)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 31 'br' 'br_ln43' <Predicate = (i_1 == 94)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_93" [../src/fir.cpp:43]   --->   Operation 32 'store' 'store_ln43' <Predicate = (i_1 == 93)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 33 'br' 'br_ln43' <Predicate = (i_1 == 93)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_92" [../src/fir.cpp:43]   --->   Operation 34 'store' 'store_ln43' <Predicate = (i_1 == 92)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 35 'br' 'br_ln43' <Predicate = (i_1 == 92)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_91" [../src/fir.cpp:43]   --->   Operation 36 'store' 'store_ln43' <Predicate = (i_1 == 91)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 37 'br' 'br_ln43' <Predicate = (i_1 == 91)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_90" [../src/fir.cpp:43]   --->   Operation 38 'store' 'store_ln43' <Predicate = (i_1 == 90)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 39 'br' 'br_ln43' <Predicate = (i_1 == 90)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_89" [../src/fir.cpp:43]   --->   Operation 40 'store' 'store_ln43' <Predicate = (i_1 == 89)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 41 'br' 'br_ln43' <Predicate = (i_1 == 89)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_88" [../src/fir.cpp:43]   --->   Operation 42 'store' 'store_ln43' <Predicate = (i_1 == 88)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 43 'br' 'br_ln43' <Predicate = (i_1 == 88)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_87" [../src/fir.cpp:43]   --->   Operation 44 'store' 'store_ln43' <Predicate = (i_1 == 87)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 45 'br' 'br_ln43' <Predicate = (i_1 == 87)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_86" [../src/fir.cpp:43]   --->   Operation 46 'store' 'store_ln43' <Predicate = (i_1 == 86)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 47 'br' 'br_ln43' <Predicate = (i_1 == 86)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_85" [../src/fir.cpp:43]   --->   Operation 48 'store' 'store_ln43' <Predicate = (i_1 == 85)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 49 'br' 'br_ln43' <Predicate = (i_1 == 85)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_84" [../src/fir.cpp:43]   --->   Operation 50 'store' 'store_ln43' <Predicate = (i_1 == 84)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 51 'br' 'br_ln43' <Predicate = (i_1 == 84)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_83" [../src/fir.cpp:43]   --->   Operation 52 'store' 'store_ln43' <Predicate = (i_1 == 83)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 53 'br' 'br_ln43' <Predicate = (i_1 == 83)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_82" [../src/fir.cpp:43]   --->   Operation 54 'store' 'store_ln43' <Predicate = (i_1 == 82)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 55 'br' 'br_ln43' <Predicate = (i_1 == 82)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_81" [../src/fir.cpp:43]   --->   Operation 56 'store' 'store_ln43' <Predicate = (i_1 == 81)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 57 'br' 'br_ln43' <Predicate = (i_1 == 81)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_80" [../src/fir.cpp:43]   --->   Operation 58 'store' 'store_ln43' <Predicate = (i_1 == 80)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 59 'br' 'br_ln43' <Predicate = (i_1 == 80)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_79" [../src/fir.cpp:43]   --->   Operation 60 'store' 'store_ln43' <Predicate = (i_1 == 79)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 61 'br' 'br_ln43' <Predicate = (i_1 == 79)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_78" [../src/fir.cpp:43]   --->   Operation 62 'store' 'store_ln43' <Predicate = (i_1 == 78)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 63 'br' 'br_ln43' <Predicate = (i_1 == 78)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_77" [../src/fir.cpp:43]   --->   Operation 64 'store' 'store_ln43' <Predicate = (i_1 == 77)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 65 'br' 'br_ln43' <Predicate = (i_1 == 77)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_76" [../src/fir.cpp:43]   --->   Operation 66 'store' 'store_ln43' <Predicate = (i_1 == 76)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 67 'br' 'br_ln43' <Predicate = (i_1 == 76)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_75" [../src/fir.cpp:43]   --->   Operation 68 'store' 'store_ln43' <Predicate = (i_1 == 75)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 69 'br' 'br_ln43' <Predicate = (i_1 == 75)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_74" [../src/fir.cpp:43]   --->   Operation 70 'store' 'store_ln43' <Predicate = (i_1 == 74)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 71 'br' 'br_ln43' <Predicate = (i_1 == 74)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_73" [../src/fir.cpp:43]   --->   Operation 72 'store' 'store_ln43' <Predicate = (i_1 == 73)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 73 'br' 'br_ln43' <Predicate = (i_1 == 73)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_72" [../src/fir.cpp:43]   --->   Operation 74 'store' 'store_ln43' <Predicate = (i_1 == 72)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 75 'br' 'br_ln43' <Predicate = (i_1 == 72)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_71" [../src/fir.cpp:43]   --->   Operation 76 'store' 'store_ln43' <Predicate = (i_1 == 71)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 77 'br' 'br_ln43' <Predicate = (i_1 == 71)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_70" [../src/fir.cpp:43]   --->   Operation 78 'store' 'store_ln43' <Predicate = (i_1 == 70)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 79 'br' 'br_ln43' <Predicate = (i_1 == 70)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_69" [../src/fir.cpp:43]   --->   Operation 80 'store' 'store_ln43' <Predicate = (i_1 == 69)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 81 'br' 'br_ln43' <Predicate = (i_1 == 69)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_68" [../src/fir.cpp:43]   --->   Operation 82 'store' 'store_ln43' <Predicate = (i_1 == 68)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 83 'br' 'br_ln43' <Predicate = (i_1 == 68)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_67" [../src/fir.cpp:43]   --->   Operation 84 'store' 'store_ln43' <Predicate = (i_1 == 67)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 85 'br' 'br_ln43' <Predicate = (i_1 == 67)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_66" [../src/fir.cpp:43]   --->   Operation 86 'store' 'store_ln43' <Predicate = (i_1 == 66)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 87 'br' 'br_ln43' <Predicate = (i_1 == 66)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_65" [../src/fir.cpp:43]   --->   Operation 88 'store' 'store_ln43' <Predicate = (i_1 == 65)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 89 'br' 'br_ln43' <Predicate = (i_1 == 65)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_64" [../src/fir.cpp:43]   --->   Operation 90 'store' 'store_ln43' <Predicate = (i_1 == 64)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 91 'br' 'br_ln43' <Predicate = (i_1 == 64)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_63" [../src/fir.cpp:43]   --->   Operation 92 'store' 'store_ln43' <Predicate = (i_1 == 63)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 93 'br' 'br_ln43' <Predicate = (i_1 == 63)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_62" [../src/fir.cpp:43]   --->   Operation 94 'store' 'store_ln43' <Predicate = (i_1 == 62)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 95 'br' 'br_ln43' <Predicate = (i_1 == 62)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_61" [../src/fir.cpp:43]   --->   Operation 96 'store' 'store_ln43' <Predicate = (i_1 == 61)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 97 'br' 'br_ln43' <Predicate = (i_1 == 61)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_60" [../src/fir.cpp:43]   --->   Operation 98 'store' 'store_ln43' <Predicate = (i_1 == 60)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 99 'br' 'br_ln43' <Predicate = (i_1 == 60)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_59" [../src/fir.cpp:43]   --->   Operation 100 'store' 'store_ln43' <Predicate = (i_1 == 59)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 101 'br' 'br_ln43' <Predicate = (i_1 == 59)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_58" [../src/fir.cpp:43]   --->   Operation 102 'store' 'store_ln43' <Predicate = (i_1 == 58)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 103 'br' 'br_ln43' <Predicate = (i_1 == 58)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_57" [../src/fir.cpp:43]   --->   Operation 104 'store' 'store_ln43' <Predicate = (i_1 == 57)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 105 'br' 'br_ln43' <Predicate = (i_1 == 57)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_56" [../src/fir.cpp:43]   --->   Operation 106 'store' 'store_ln43' <Predicate = (i_1 == 56)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 107 'br' 'br_ln43' <Predicate = (i_1 == 56)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_55" [../src/fir.cpp:43]   --->   Operation 108 'store' 'store_ln43' <Predicate = (i_1 == 55)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 109 'br' 'br_ln43' <Predicate = (i_1 == 55)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_54" [../src/fir.cpp:43]   --->   Operation 110 'store' 'store_ln43' <Predicate = (i_1 == 54)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 111 'br' 'br_ln43' <Predicate = (i_1 == 54)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_53" [../src/fir.cpp:43]   --->   Operation 112 'store' 'store_ln43' <Predicate = (i_1 == 53)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 113 'br' 'br_ln43' <Predicate = (i_1 == 53)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_52" [../src/fir.cpp:43]   --->   Operation 114 'store' 'store_ln43' <Predicate = (i_1 == 52)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 115 'br' 'br_ln43' <Predicate = (i_1 == 52)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_51" [../src/fir.cpp:43]   --->   Operation 116 'store' 'store_ln43' <Predicate = (i_1 == 51)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 117 'br' 'br_ln43' <Predicate = (i_1 == 51)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_50" [../src/fir.cpp:43]   --->   Operation 118 'store' 'store_ln43' <Predicate = (i_1 == 50)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 119 'br' 'br_ln43' <Predicate = (i_1 == 50)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_49" [../src/fir.cpp:43]   --->   Operation 120 'store' 'store_ln43' <Predicate = (i_1 == 49)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 121 'br' 'br_ln43' <Predicate = (i_1 == 49)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_48" [../src/fir.cpp:43]   --->   Operation 122 'store' 'store_ln43' <Predicate = (i_1 == 48)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 123 'br' 'br_ln43' <Predicate = (i_1 == 48)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_47" [../src/fir.cpp:43]   --->   Operation 124 'store' 'store_ln43' <Predicate = (i_1 == 47)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 125 'br' 'br_ln43' <Predicate = (i_1 == 47)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_46" [../src/fir.cpp:43]   --->   Operation 126 'store' 'store_ln43' <Predicate = (i_1 == 46)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 127 'br' 'br_ln43' <Predicate = (i_1 == 46)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_45" [../src/fir.cpp:43]   --->   Operation 128 'store' 'store_ln43' <Predicate = (i_1 == 45)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 129 'br' 'br_ln43' <Predicate = (i_1 == 45)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_44" [../src/fir.cpp:43]   --->   Operation 130 'store' 'store_ln43' <Predicate = (i_1 == 44)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 131 'br' 'br_ln43' <Predicate = (i_1 == 44)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_43" [../src/fir.cpp:43]   --->   Operation 132 'store' 'store_ln43' <Predicate = (i_1 == 43)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 133 'br' 'br_ln43' <Predicate = (i_1 == 43)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_42" [../src/fir.cpp:43]   --->   Operation 134 'store' 'store_ln43' <Predicate = (i_1 == 42)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 135 'br' 'br_ln43' <Predicate = (i_1 == 42)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_41" [../src/fir.cpp:43]   --->   Operation 136 'store' 'store_ln43' <Predicate = (i_1 == 41)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 137 'br' 'br_ln43' <Predicate = (i_1 == 41)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_40" [../src/fir.cpp:43]   --->   Operation 138 'store' 'store_ln43' <Predicate = (i_1 == 40)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 139 'br' 'br_ln43' <Predicate = (i_1 == 40)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_39" [../src/fir.cpp:43]   --->   Operation 140 'store' 'store_ln43' <Predicate = (i_1 == 39)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 141 'br' 'br_ln43' <Predicate = (i_1 == 39)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_38" [../src/fir.cpp:43]   --->   Operation 142 'store' 'store_ln43' <Predicate = (i_1 == 38)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 143 'br' 'br_ln43' <Predicate = (i_1 == 38)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_37" [../src/fir.cpp:43]   --->   Operation 144 'store' 'store_ln43' <Predicate = (i_1 == 37)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 145 'br' 'br_ln43' <Predicate = (i_1 == 37)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_36" [../src/fir.cpp:43]   --->   Operation 146 'store' 'store_ln43' <Predicate = (i_1 == 36)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 147 'br' 'br_ln43' <Predicate = (i_1 == 36)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_35" [../src/fir.cpp:43]   --->   Operation 148 'store' 'store_ln43' <Predicate = (i_1 == 35)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 149 'br' 'br_ln43' <Predicate = (i_1 == 35)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_34" [../src/fir.cpp:43]   --->   Operation 150 'store' 'store_ln43' <Predicate = (i_1 == 34)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 151 'br' 'br_ln43' <Predicate = (i_1 == 34)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_33" [../src/fir.cpp:43]   --->   Operation 152 'store' 'store_ln43' <Predicate = (i_1 == 33)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 153 'br' 'br_ln43' <Predicate = (i_1 == 33)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_32" [../src/fir.cpp:43]   --->   Operation 154 'store' 'store_ln43' <Predicate = (i_1 == 32)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 155 'br' 'br_ln43' <Predicate = (i_1 == 32)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_31" [../src/fir.cpp:43]   --->   Operation 156 'store' 'store_ln43' <Predicate = (i_1 == 31)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 157 'br' 'br_ln43' <Predicate = (i_1 == 31)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_30" [../src/fir.cpp:43]   --->   Operation 158 'store' 'store_ln43' <Predicate = (i_1 == 30)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 159 'br' 'br_ln43' <Predicate = (i_1 == 30)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_29" [../src/fir.cpp:43]   --->   Operation 160 'store' 'store_ln43' <Predicate = (i_1 == 29)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 161 'br' 'br_ln43' <Predicate = (i_1 == 29)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_28" [../src/fir.cpp:43]   --->   Operation 162 'store' 'store_ln43' <Predicate = (i_1 == 28)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 163 'br' 'br_ln43' <Predicate = (i_1 == 28)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_27" [../src/fir.cpp:43]   --->   Operation 164 'store' 'store_ln43' <Predicate = (i_1 == 27)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 165 'br' 'br_ln43' <Predicate = (i_1 == 27)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_26" [../src/fir.cpp:43]   --->   Operation 166 'store' 'store_ln43' <Predicate = (i_1 == 26)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 167 'br' 'br_ln43' <Predicate = (i_1 == 26)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_25" [../src/fir.cpp:43]   --->   Operation 168 'store' 'store_ln43' <Predicate = (i_1 == 25)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 169 'br' 'br_ln43' <Predicate = (i_1 == 25)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_24" [../src/fir.cpp:43]   --->   Operation 170 'store' 'store_ln43' <Predicate = (i_1 == 24)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 171 'br' 'br_ln43' <Predicate = (i_1 == 24)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_23" [../src/fir.cpp:43]   --->   Operation 172 'store' 'store_ln43' <Predicate = (i_1 == 23)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 173 'br' 'br_ln43' <Predicate = (i_1 == 23)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_22" [../src/fir.cpp:43]   --->   Operation 174 'store' 'store_ln43' <Predicate = (i_1 == 22)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 175 'br' 'br_ln43' <Predicate = (i_1 == 22)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_21" [../src/fir.cpp:43]   --->   Operation 176 'store' 'store_ln43' <Predicate = (i_1 == 21)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 177 'br' 'br_ln43' <Predicate = (i_1 == 21)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_20" [../src/fir.cpp:43]   --->   Operation 178 'store' 'store_ln43' <Predicate = (i_1 == 20)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 179 'br' 'br_ln43' <Predicate = (i_1 == 20)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_19" [../src/fir.cpp:43]   --->   Operation 180 'store' 'store_ln43' <Predicate = (i_1 == 19)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 181 'br' 'br_ln43' <Predicate = (i_1 == 19)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_18" [../src/fir.cpp:43]   --->   Operation 182 'store' 'store_ln43' <Predicate = (i_1 == 18)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 183 'br' 'br_ln43' <Predicate = (i_1 == 18)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_17" [../src/fir.cpp:43]   --->   Operation 184 'store' 'store_ln43' <Predicate = (i_1 == 17)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 185 'br' 'br_ln43' <Predicate = (i_1 == 17)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_16" [../src/fir.cpp:43]   --->   Operation 186 'store' 'store_ln43' <Predicate = (i_1 == 16)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 187 'br' 'br_ln43' <Predicate = (i_1 == 16)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_15" [../src/fir.cpp:43]   --->   Operation 188 'store' 'store_ln43' <Predicate = (i_1 == 15)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 189 'br' 'br_ln43' <Predicate = (i_1 == 15)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_14" [../src/fir.cpp:43]   --->   Operation 190 'store' 'store_ln43' <Predicate = (i_1 == 14)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 191 'br' 'br_ln43' <Predicate = (i_1 == 14)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_13" [../src/fir.cpp:43]   --->   Operation 192 'store' 'store_ln43' <Predicate = (i_1 == 13)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 193 'br' 'br_ln43' <Predicate = (i_1 == 13)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_12" [../src/fir.cpp:43]   --->   Operation 194 'store' 'store_ln43' <Predicate = (i_1 == 12)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 195 'br' 'br_ln43' <Predicate = (i_1 == 12)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_11" [../src/fir.cpp:43]   --->   Operation 196 'store' 'store_ln43' <Predicate = (i_1 == 11)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 197 'br' 'br_ln43' <Predicate = (i_1 == 11)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_10" [../src/fir.cpp:43]   --->   Operation 198 'store' 'store_ln43' <Predicate = (i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 199 'br' 'br_ln43' <Predicate = (i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_9" [../src/fir.cpp:43]   --->   Operation 200 'store' 'store_ln43' <Predicate = (i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 201 'br' 'br_ln43' <Predicate = (i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_8" [../src/fir.cpp:43]   --->   Operation 202 'store' 'store_ln43' <Predicate = (i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 203 'br' 'br_ln43' <Predicate = (i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_7" [../src/fir.cpp:43]   --->   Operation 204 'store' 'store_ln43' <Predicate = (i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 205 'br' 'br_ln43' <Predicate = (i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_6" [../src/fir.cpp:43]   --->   Operation 206 'store' 'store_ln43' <Predicate = (i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 207 'br' 'br_ln43' <Predicate = (i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_5" [../src/fir.cpp:43]   --->   Operation 208 'store' 'store_ln43' <Predicate = (i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 209 'br' 'br_ln43' <Predicate = (i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_4" [../src/fir.cpp:43]   --->   Operation 210 'store' 'store_ln43' <Predicate = (i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 211 'br' 'br_ln43' <Predicate = (i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_3" [../src/fir.cpp:43]   --->   Operation 212 'store' 'store_ln43' <Predicate = (i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 213 'br' 'br_ln43' <Predicate = (i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_2" [../src/fir.cpp:43]   --->   Operation 214 'store' 'store_ln43' <Predicate = (i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 215 'br' 'br_ln43' <Predicate = (i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_1" [../src/fir.cpp:43]   --->   Operation 216 'store' 'store_ln43' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 217 'br' 'br_ln43' <Predicate = (i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_0" [../src/fir.cpp:43]   --->   Operation 218 'store' 'store_ln43' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 219 'br' 'br_ln43' <Predicate = (i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %gmem_addr_read, i32 %c_98" [../src/fir.cpp:43]   --->   Operation 220 'store' 'store_ln43' <Predicate = (i_1 == 127) | (i_1 == 126) | (i_1 == 125) | (i_1 == 124) | (i_1 == 123) | (i_1 == 122) | (i_1 == 121) | (i_1 == 120) | (i_1 == 119) | (i_1 == 118) | (i_1 == 117) | (i_1 == 116) | (i_1 == 115) | (i_1 == 114) | (i_1 == 113) | (i_1 == 112) | (i_1 == 111) | (i_1 == 110) | (i_1 == 109) | (i_1 == 108) | (i_1 == 107) | (i_1 == 106) | (i_1 == 105) | (i_1 == 104) | (i_1 == 103) | (i_1 == 102) | (i_1 == 101) | (i_1 == 100) | (i_1 == 99) | (i_1 == 98)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln43 = br void %arrayidx.exit" [../src/fir.cpp:43]   --->   Operation 221 'br' 'br_ln43' <Predicate = (i_1 == 127) | (i_1 == 126) | (i_1 == 125) | (i_1 == 124) | (i_1 == 123) | (i_1 == 122) | (i_1 == 121) | (i_1 == 120) | (i_1 == 119) | (i_1 == 118) | (i_1 == 117) | (i_1 == 116) | (i_1 == 115) | (i_1 == 114) | (i_1 == 113) | (i_1 == 112) | (i_1 == 111) | (i_1 == 110) | (i_1 == 109) | (i_1 == 108) | (i_1 == 107) | (i_1 == 106) | (i_1 == 105) | (i_1 == 104) | (i_1 == 103) | (i_1 == 102) | (i_1 == 101) | (i_1 == 100) | (i_1 == 99) | (i_1 == 98)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln40', ../src/fir.cpp:40) of constant 0 on local variable 'i', ../src/fir.cpp:40 [106]  (1.588 ns)
	'load' operation 7 bit ('i', ../src/fir.cpp:40) on local variable 'i', ../src/fir.cpp:40 [109]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln40', ../src/fir.cpp:40) [111]  (1.870 ns)
	'store' operation 0 bit ('store_ln40', ../src/fir.cpp:40) of variable 'add_ln40', ../src/fir.cpp:40 on local variable 'i', ../src/fir.cpp:40 [419]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', ../src/fir.cpp:40) [115]  (0.000 ns)
	bus read operation ('gmem_addr_read', ../src/fir.cpp:43) on port 'gmem' (../src/fir.cpp:43) [119]  (7.300 ns)
	'store' operation 0 bit ('store_ln43', ../src/fir.cpp:43) of variable 'gmem_addr_read', ../src/fir.cpp:43 on static variable 'c_81' [170]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
