
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 356.398 ; gain = 98.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Abdullah Data/Final Implemented Design/Vivado/top.vhd:21]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Abdullah Data/Final Implemented Design/Vivado/datapath.vhd:32]
	Parameter N bound to: 20 - type: integer 
	Parameter M bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'countern' [C:/Abdullah Data/Final Implemented Design/Vivado/counter.vhd:18]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'countern' (1#1) [C:/Abdullah Data/Final Implemented Design/Vivado/counter.vhd:18]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Abdullah Data/Final Implemented Design/Vivado/RAM.vhd:22]
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM' (2#1) [C:/Abdullah Data/Final Implemented Design/Vivado/RAM.vhd:22]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Abdullah Data/Final Implemented Design/Vivado/reg.vhd:18]
	Parameter N bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (3#1) [C:/Abdullah Data/Final Implemented Design/Vivado/reg.vhd:18]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized0' [C:/Abdullah Data/Final Implemented Design/Vivado/reg.vhd:18]
	Parameter N bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized0' (3#1) [C:/Abdullah Data/Final Implemented Design/Vivado/reg.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Abdullah Data/Final Implemented Design/Vivado/ROM.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'ROM' (4#1) [C:/Abdullah Data/Final Implemented Design/Vivado/ROM.vhd:10]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/Abdullah Data/Final Implemented Design/Vivado/divider.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'divider' (5#1) [C:/Abdullah Data/Final Implemented Design/Vivado/divider.vhd:19]
INFO: [Synth 8-638] synthesizing module 'ROM_128' [C:/Abdullah Data/Final Implemented Design/Vivado/ROM_128.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'ROM_128' (6#1) [C:/Abdullah Data/Final Implemented Design/Vivado/ROM_128.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'datapath' (7#1) [C:/Abdullah Data/Final Implemented Design/Vivado/datapath.vhd:32]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Abdullah Data/Final Implemented Design/Vivado/controller.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Abdullah Data/Final Implemented Design/Vivado/controller.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'controller' (8#1) [C:/Abdullah Data/Final Implemented Design/Vivado/controller.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'top' (9#1) [C:/Abdullah Data/Final Implemented Design/Vivado/top.vhd:21]
WARNING: [Synth 8-3331] design divider has unconnected port ina[19]
WARNING: [Synth 8-3331] design divider has unconnected port ina[18]
WARNING: [Synth 8-3331] design divider has unconnected port ina[17]
WARNING: [Synth 8-3331] design divider has unconnected port ina[16]
WARNING: [Synth 8-3331] design divider has unconnected port ina[15]
WARNING: [Synth 8-3331] design divider has unconnected port ina[14]
WARNING: [Synth 8-3331] design divider has unconnected port inb[19]
WARNING: [Synth 8-3331] design divider has unconnected port inb[18]
WARNING: [Synth 8-3331] design divider has unconnected port inb[17]
WARNING: [Synth 8-3331] design divider has unconnected port inb[16]
WARNING: [Synth 8-3331] design divider has unconnected port inb[15]
WARNING: [Synth 8-3331] design divider has unconnected port inb[14]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[39]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[38]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[37]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[36]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[35]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[34]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[33]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[32]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[31]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[30]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[29]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[28]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[27]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[26]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[25]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[24]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[23]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[22]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[21]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[20]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[19]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[18]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[17]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[16]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 464.945 ; gain = 207.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 464.945 ; gain = 207.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 464.945 ; gain = 207.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Abdullah Data/Final Implemented Design/Vivado/RSI_implementation/RSI_implementation.srcs/constrs_1/new/clk.xdc]
Finished Parsing XDC File [C:/Abdullah Data/Final Implemented Design/Vivado/RSI_implementation/RSI_implementation.srcs/constrs_1/new/clk.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 813.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 813.227 ; gain = 555.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 813.227 ; gain = 555.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 813.227 ; gain = 555.715
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EC" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Li" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_waiting |                             1000 |                               00
               s_loading |                             0100 |                               01
              s_counting |                             0010 |                               10
                  s_done |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:09 ; elapsed = 00:02:28 . Memory (MB): peak = 813.227 ; gain = 555.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               20 Bit    Registers := 6     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module countern 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 12    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 12    
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     20 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design divider has unconnected port ina[19]
WARNING: [Synth 8-3331] design divider has unconnected port ina[18]
WARNING: [Synth 8-3331] design divider has unconnected port ina[17]
WARNING: [Synth 8-3331] design divider has unconnected port ina[16]
WARNING: [Synth 8-3331] design divider has unconnected port ina[15]
WARNING: [Synth 8-3331] design divider has unconnected port ina[14]
WARNING: [Synth 8-3331] design divider has unconnected port inb[19]
WARNING: [Synth 8-3331] design divider has unconnected port inb[18]
WARNING: [Synth 8-3331] design divider has unconnected port inb[17]
WARNING: [Synth 8-3331] design divider has unconnected port inb[16]
WARNING: [Synth 8-3331] design divider has unconnected port inb[15]
WARNING: [Synth 8-3331] design divider has unconnected port inb[14]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[39]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[38]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[37]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[36]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[35]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[34]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[33]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[32]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[31]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[30]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[29]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[28]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[27]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[26]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[25]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[24]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[23]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[22]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[21]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[20]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[19]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[18]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[17]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[16]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[15]
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ee/output_reg[11]' (FDRE) to 'datapath_inst/reg_Ee/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ee/output_reg[12]' (FDRE) to 'datapath_inst/reg_Ee/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ee/output_reg[13]' (FDRE) to 'datapath_inst/reg_Ee/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ee/output_reg[14]' (FDRE) to 'datapath_inst/reg_Ee/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ee/output_reg[15]' (FDRE) to 'datapath_inst/reg_Ee/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ee/output_reg[16]' (FDRE) to 'datapath_inst/reg_Ee/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ee/output_reg[17]' (FDRE) to 'datapath_inst/reg_Ee/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ee/output_reg[18]' (FDRE) to 'datapath_inst/reg_Ee/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ee/output_reg[19]' (FDRE) to 'datapath_inst/reg_Ef/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ef/output_reg[11]' (FDRE) to 'datapath_inst/reg_Ef/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ef/output_reg[12]' (FDRE) to 'datapath_inst/reg_Ef/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ef/output_reg[13]' (FDRE) to 'datapath_inst/reg_Ef/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ef/output_reg[14]' (FDRE) to 'datapath_inst/reg_Ef/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ef/output_reg[15]' (FDRE) to 'datapath_inst/reg_Ef/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ef/output_reg[16]' (FDRE) to 'datapath_inst/reg_Ef/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ef/output_reg[17]' (FDRE) to 'datapath_inst/reg_Ef/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Ef/output_reg[18]' (FDRE) to 'datapath_inst/reg_Ef/output_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (datapath_inst/\reg_Ef/output_reg[19] )
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[7]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[8]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[9]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[10]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[11]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[12]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[13]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[14]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[15]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[16]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[17]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
INFO: [Synth 8-3886] merging instance 'datapath_inst/reg_Previous_rsi/output_reg[18]' (FDRE) to 'datapath_inst/reg_Previous_rsi/output_reg[19]'
WARNING: [Synth 8-3332] Sequential element (reg_Gain/output_reg[19]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Gain/output_reg[18]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Gain/output_reg[17]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Gain/output_reg[16]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Gain/output_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Loss/output_reg[19]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Loss/output_reg[18]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Loss/output_reg[17]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Loss/output_reg[16]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Loss/output_reg[15]) is unused and will be removed from module datapath.
WARNING: [Synth 8-3332] Sequential element (reg_Ef/output_reg[19]) is unused and will be removed from module datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:40 ; elapsed = 00:10:10 . Memory (MB): peak = 813.227 ; gain = 555.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ROM         | memory[0]  | 32768x11      | LUT            | 
|ROM_128     | memory[0]  | 4096x7        | LUT            | 
|ROM         | memory[0]  | 32768x11      | LUT            | 
|ROM         | memory[0]  | 32768x11      | LUT            | 
|ROM         | memory[0]  | 32768x11      | LUT            | 
|ROM         | memory[0]  | 32768x11      | LUT            | 
|ROM_128     | memory[0]  | 4096x7        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+----------------------+-----------+----------------------+------------------+
|Module Name   | RTL Object           | Inference | Size (Depth x Width) | Primitives       | 
+--------------+----------------------+-----------+----------------------+------------------+
|datapath_inst | RAM_A/ram_memory_reg | Implied   | 256 x 20             | RAM256X1S x 20   | 
+--------------+----------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:00 ; elapsed = 00:10:32 . Memory (MB): peak = 847.414 ; gain = 589.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:05 ; elapsed = 00:10:37 . Memory (MB): peak = 881.195 ; gain = 623.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------+----------------------+-----------+----------------------+------------------+
|Module Name   | RTL Object           | Inference | Size (Depth x Width) | Primitives       | 
+--------------+----------------------+-----------+----------------------+------------------+
|datapath_inst | RAM_A/ram_memory_reg | Implied   | 256 x 20             | RAM256X1S x 20   | 
+--------------+----------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:08 ; elapsed = 00:10:40 . Memory (MB): peak = 891.422 ; gain = 633.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:11 ; elapsed = 00:10:44 . Memory (MB): peak = 891.422 ; gain = 633.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:12 ; elapsed = 00:10:44 . Memory (MB): peak = 891.422 ; gain = 633.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:12 ; elapsed = 00:10:44 . Memory (MB): peak = 891.422 ; gain = 633.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:12 ; elapsed = 00:10:44 . Memory (MB): peak = 891.422 ; gain = 633.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:12 ; elapsed = 00:10:44 . Memory (MB): peak = 891.422 ; gain = 633.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:12 ; elapsed = 00:10:44 . Memory (MB): peak = 891.422 ; gain = 633.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |   105|
|3     |LUT1      |    35|
|4     |LUT2      |   196|
|5     |LUT3      |   193|
|6     |LUT4      |   130|
|7     |LUT5      |   458|
|8     |LUT6      |   972|
|9     |MUXF7     |   150|
|10    |MUXF8     |    27|
|11    |RAM256X1S |    20|
|12    |FDRE      |   121|
|13    |FDSE      |     1|
|14    |IBUF      |    32|
|15    |OBUF      |     3|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+----------------------+------+
|      |Instance             |Module                |Cells |
+------+---------------------+----------------------+------+
|1     |top                  |                      |  2444|
|2     |  controller_inst    |controller            |    19|
|3     |  datapath_inst      |datapath              |  2389|
|4     |    RAM_A            |RAM                   |    45|
|5     |    ROM_Average_Loss |ROM                   |   316|
|6     |    ROM_Average_gain |ROM_0                 |   320|
|7     |    ROM_Loss         |ROM_1                 |   339|
|8     |    ROM_RSI          |ROM_128               |   117|
|9     |    ROM_gain         |ROM_2                 |   357|
|10    |    couter_i         |countern              |   280|
|11    |    reg_EA           |\reg                  |    20|
|12    |    reg_EC           |reg__parameterized0   |    34|
|13    |    reg_ED           |reg__parameterized0_3 |   354|
|14    |    reg_Ee           |reg_4                 |    42|
|15    |    reg_Ef           |reg_5                 |    42|
|16    |    reg_Gain         |reg_6                 |    35|
|17    |    reg_Loss         |reg_7                 |    42|
|18    |    reg_Previous_rsi |reg_8                 |    46|
+------+---------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:12 ; elapsed = 00:10:44 . Memory (MB): peak = 891.422 ; gain = 633.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:35 ; elapsed = 00:10:19 . Memory (MB): peak = 891.422 ; gain = 285.629
Synthesis Optimization Complete : Time (s): cpu = 00:10:13 ; elapsed = 00:10:45 . Memory (MB): peak = 891.422 ; gain = 633.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:18 ; elapsed = 00:10:50 . Memory (MB): peak = 891.422 ; gain = 646.961
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Abdullah Data/Final Implemented Design/Vivado/RSI_implementation/RSI_implementation.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 891.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct  8 14:32:46 2022...
