

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_LOAD'
================================================================
* Date:           Wed Jun  5 16:24:55 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.889 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      256|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      174|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      174|      328|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_237_p2   |         +|   0|  0|  49|          42|          22|
    |add_ln13_2_fu_243_p2   |         +|   0|  0|  49|          42|          22|
    |add_ln13_fu_231_p2     |         +|   0|  0|  49|          42|          22|
    |add_ln24_1_fu_192_p2   |         +|   0|  0|  28|          21|           1|
    |i_fu_171_p2            |         +|   0|  0|  28|          21|           1|
    |icmp_ln24_1_fu_198_p2  |      icmp|   0|  0|  15|          21|           2|
    |icmp_ln24_fu_165_p2    |      icmp|   0|  0|  15|          21|          21|
    |select_ln24_fu_204_p3  |    select|   0|  0|  21|           1|          21|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 256|         212|         114|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_V_fu_78                |   9|          2|   21|         42|
    |phi_mul7_fu_70           |   9|          2|   42|         84|
    |phi_mul9_fu_66           |   9|          2|   42|         84|
    |phi_mul_fu_74            |   9|          2|   42|         84|
    |ret_fu_62                |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  171|        342|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_V_fu_78                |  21|   0|   21|          0|
    |phi_mul7_fu_70           |  42|   0|   42|          0|
    |phi_mul9_fu_66           |  42|   0|   42|          0|
    |phi_mul_fu_74            |  42|   0|   42|          0|
    |ret_fu_62                |  21|   0|   21|          0|
    |trunc_ln1559_reg_353     |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 174|   0|  174|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_LOAD|  return value|
|x_in_Addr_A      |  out|   32|        bram|                                 x_in|         array|
|x_in_EN_A        |  out|    1|        bram|                                 x_in|         array|
|x_in_WEN_A       |  out|    1|        bram|                                 x_in|         array|
|x_in_Din_A       |  out|    8|        bram|                                 x_in|         array|
|x_in_Dout_A      |   in|    8|        bram|                                 x_in|         array|
|x_x0_V_address0  |  out|   19|   ap_memory|                               x_x0_V|         array|
|x_x0_V_ce0       |  out|    1|   ap_memory|                               x_x0_V|         array|
|x_x0_V_we0       |  out|    1|   ap_memory|                               x_x0_V|         array|
|x_x0_V_d0        |  out|    8|   ap_memory|                               x_x0_V|         array|
|x_x1_V_address0  |  out|   19|   ap_memory|                               x_x1_V|         array|
|x_x1_V_ce0       |  out|    1|   ap_memory|                               x_x1_V|         array|
|x_x1_V_we0       |  out|    1|   ap_memory|                               x_x1_V|         array|
|x_x1_V_d0        |  out|    8|   ap_memory|                               x_x1_V|         array|
|x_x2_V_address0  |  out|   19|   ap_memory|                               x_x2_V|         array|
|x_x2_V_ce0       |  out|    1|   ap_memory|                               x_x2_V|         array|
|x_x2_V_we0       |  out|    1|   ap_memory|                               x_x2_V|         array|
|x_x2_V_d0        |  out|    8|   ap_memory|                               x_x2_V|         array|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 5 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul9 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul7 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 9 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %x_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %i_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul7"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul9"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %ret"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_V_1 = load i21 %i_V" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 20 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.90ns)   --->   "%icmp_ln24 = icmp_eq  i21 %i_V_1, i21 1228800" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 21 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.12ns)   --->   "%i = add i21 %i_V_1, i21 1" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split, void %.loopexit.loopexit6.exitStub" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 24 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_load = load i21 %ret"   --->   Operation 25 'load' 'ret_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i21 %i_V_1"   --->   Operation 26 'zext' 'zext_ln587' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%x_in_addr = getelementptr i8 %x_in, i64 0, i64 %zext_ln587" [../src/./write_mem_rnd.hpp:21]   --->   Operation 27 'getelementptr' 'x_in_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/./write_mem_rnd.hpp:21]   --->   Operation 28 'load' 'x_in_load' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i21 %ret_load"   --->   Operation 29 'trunc' 'trunc_ln1559' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.56ns)   --->   "%switch_ln13 = switch i2 %trunc_ln1559, void, i2 2, void, i2 1, void" [../src/./write_mem_rnd.hpp:13]   --->   Operation 30 'switch' 'switch_ln13' <Predicate = (!icmp_ln24)> <Delay = 0.56>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_load_1 = load i21 %ret" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 31 'load' 'ret_load_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.12ns)   --->   "%add_ln24_1 = add i21 %ret_load_1, i21 1" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 32 'add' 'add_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.90ns)   --->   "%icmp_ln24_1 = icmp_ult  i21 %add_ln24_1, i21 3" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 33 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns)   --->   "%select_ln24 = select i1 %icmp_ln24_1, i21 %add_ln24_1, i21 0" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 34 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln24 = store i21 %i, i21 %i_V" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 35 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln24 = store i21 %select_ln24, i21 %ret" [../src/interleave_manual_rnd.cpp:24]   --->   Operation 36 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul9_load = load i42 %phi_mul9" [../src/./write_mem_rnd.hpp:13]   --->   Operation 37 'load' 'phi_mul9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul7_load = load i42 %phi_mul7" [../src/./write_mem_rnd.hpp:13]   --->   Operation 38 'load' 'phi_mul7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul_load = load i42 %phi_mul" [../src/./write_mem_rnd.hpp:13]   --->   Operation 39 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 40 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 41 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (1.29ns)   --->   "%x_in_load = load i21 %x_in_addr" [../src/./write_mem_rnd.hpp:21]   --->   Operation 42 'load' 'x_in_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 43 [1/1] (1.20ns)   --->   "%add_ln13 = add i42 %phi_mul_load, i42 2796203" [../src/./write_mem_rnd.hpp:13]   --->   Operation 43 'add' 'add_ln13' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln13_1 = add i42 %phi_mul7_load, i42 2796203" [../src/./write_mem_rnd.hpp:13]   --->   Operation 44 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.20ns)   --->   "%add_ln13_2 = add i42 %phi_mul9_load, i42 2796203" [../src/./write_mem_rnd.hpp:13]   --->   Operation 45 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul7_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:13]   --->   Operation 46 'partselect' 'tmp_2' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i19 %tmp_2"   --->   Operation 47 'zext' 'zext_ln587_3' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_3" [../src/./write_mem_rnd.hpp:18]   --->   Operation 48 'getelementptr' 'x_x1_V_addr' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %x_in_load, i19 %x_x1_V_addr" [../src/./write_mem_rnd.hpp:18]   --->   Operation 49 'store' 'store_ln18' <Predicate = (trunc_ln1559 == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:19]   --->   Operation 50 'br' 'br_ln19' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul9_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:13]   --->   Operation 51 'partselect' 'tmp_1' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i19 %tmp_1"   --->   Operation 52 'zext' 'zext_ln587_2' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_2" [../src/./write_mem_rnd.hpp:21]   --->   Operation 53 'getelementptr' 'x_x2_V_addr' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln21 = store i8 %x_in_load, i19 %x_x2_V_addr" [../src/./write_mem_rnd.hpp:21]   --->   Operation 54 'store' 'store_ln21' <Predicate = (trunc_ln1559 == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:22]   --->   Operation 55 'br' 'br_ln22' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:13]   --->   Operation 56 'partselect' 'tmp' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i19 %tmp"   --->   Operation 57 'zext' 'zext_ln587_1' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587_1" [../src/./write_mem_rnd.hpp:15]   --->   Operation 58 'getelementptr' 'x_x0_V_addr' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %x_in_load, i19 %x_x0_V_addr" [../src/./write_mem_rnd.hpp:15]   --->   Operation 59 'store' 'store_ln15' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:16]   --->   Operation 60 'br' 'br_ln16' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln13 = store i42 %add_ln13, i42 %phi_mul" [../src/./write_mem_rnd.hpp:13]   --->   Operation 61 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln13 = store i42 %add_ln13_1, i42 %phi_mul7" [../src/./write_mem_rnd.hpp:13]   --->   Operation 62 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln13 = store i42 %add_ln13_2, i42 %phi_mul9" [../src/./write_mem_rnd.hpp:13]   --->   Operation 63 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret                (alloca           ) [ 0110]
phi_mul9           (alloca           ) [ 0111]
phi_mul7           (alloca           ) [ 0111]
phi_mul            (alloca           ) [ 0111]
i_V                (alloca           ) [ 0110]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specmemcore_ln0    (specmemcore      ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
i_V_1              (load             ) [ 0000]
icmp_ln24          (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
i                  (add              ) [ 0000]
br_ln24            (br               ) [ 0000]
ret_load           (load             ) [ 0000]
zext_ln587         (zext             ) [ 0000]
x_in_addr          (getelementptr    ) [ 0101]
trunc_ln1559       (trunc            ) [ 0101]
switch_ln13        (switch           ) [ 0000]
ret_load_1         (load             ) [ 0000]
add_ln24_1         (add              ) [ 0000]
icmp_ln24_1        (icmp             ) [ 0000]
select_ln24        (select           ) [ 0000]
store_ln24         (store            ) [ 0000]
store_ln24         (store            ) [ 0000]
phi_mul9_load      (load             ) [ 0000]
phi_mul7_load      (load             ) [ 0000]
phi_mul_load       (load             ) [ 0000]
specpipeline_ln321 (specpipeline     ) [ 0000]
specloopname_ln321 (specloopname     ) [ 0000]
x_in_load          (load             ) [ 0000]
add_ln13           (add              ) [ 0000]
add_ln13_1         (add              ) [ 0000]
add_ln13_2         (add              ) [ 0000]
tmp_2              (partselect       ) [ 0000]
zext_ln587_3       (zext             ) [ 0000]
x_x1_V_addr        (getelementptr    ) [ 0000]
store_ln18         (store            ) [ 0000]
br_ln19            (br               ) [ 0000]
tmp_1              (partselect       ) [ 0000]
zext_ln587_2       (zext             ) [ 0000]
x_x2_V_addr        (getelementptr    ) [ 0000]
store_ln21         (store            ) [ 0000]
br_ln22            (br               ) [ 0000]
tmp                (partselect       ) [ 0000]
zext_ln587_1       (zext             ) [ 0000]
x_x0_V_addr        (getelementptr    ) [ 0000]
store_ln15         (store            ) [ 0000]
br_ln16            (br               ) [ 0000]
store_ln13         (store            ) [ 0000]
store_ln13         (store            ) [ 0000]
store_ln13         (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_x0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_x1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="ret_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="phi_mul9_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul9/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="phi_mul7_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul7/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="phi_mul_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_V_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_in_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="21" slack="0"/>
<pin id="86" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_in_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="21" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_in_load/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="x_x1_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="19" slack="0"/>
<pin id="99" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln18_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="19" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="x_x2_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="19" slack="0"/>
<pin id="113" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln21_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="19" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="x_x0_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="19" slack="0"/>
<pin id="127" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln15_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="19" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="21" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="42" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="42" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="42" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="21" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_V_1_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="21" slack="1"/>
<pin id="164" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln24_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="21" slack="0"/>
<pin id="167" dir="0" index="1" bw="21" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="21" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="ret_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="21" slack="1"/>
<pin id="179" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln587_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="21" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln1559_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="21" slack="0"/>
<pin id="187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1559/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="ret_load_1_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="21" slack="1"/>
<pin id="191" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln24_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="21" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln24_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="21" slack="0"/>
<pin id="200" dir="0" index="1" bw="21" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln24_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="21" slack="0"/>
<pin id="207" dir="0" index="2" bw="21" slack="0"/>
<pin id="208" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln24_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="21" slack="0"/>
<pin id="214" dir="0" index="1" bw="21" slack="1"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln24_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="21" slack="0"/>
<pin id="219" dir="0" index="1" bw="21" slack="1"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="phi_mul9_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="42" slack="2"/>
<pin id="224" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul9_load/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="phi_mul7_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="42" slack="2"/>
<pin id="227" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul7_load/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="phi_mul_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="42" slack="2"/>
<pin id="230" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln13_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="42" slack="0"/>
<pin id="233" dir="0" index="1" bw="23" slack="0"/>
<pin id="234" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln13_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="42" slack="0"/>
<pin id="239" dir="0" index="1" bw="23" slack="0"/>
<pin id="240" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln13_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="42" slack="0"/>
<pin id="245" dir="0" index="1" bw="23" slack="0"/>
<pin id="246" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="19" slack="0"/>
<pin id="251" dir="0" index="1" bw="42" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="0" index="3" bw="7" slack="0"/>
<pin id="254" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln587_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="19" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_3/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="19" slack="0"/>
<pin id="266" dir="0" index="1" bw="42" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="7" slack="0"/>
<pin id="269" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln587_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="19" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="19" slack="0"/>
<pin id="281" dir="0" index="1" bw="42" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="0" index="3" bw="7" slack="0"/>
<pin id="284" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln587_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="19" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln13_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="42" slack="0"/>
<pin id="296" dir="0" index="1" bw="42" slack="2"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln13_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="42" slack="0"/>
<pin id="301" dir="0" index="1" bw="42" slack="2"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln13_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="42" slack="0"/>
<pin id="306" dir="0" index="1" bw="42" slack="2"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="309" class="1005" name="ret_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="21" slack="0"/>
<pin id="311" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="317" class="1005" name="phi_mul9_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="42" slack="0"/>
<pin id="319" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul9 "/>
</bind>
</comp>

<comp id="324" class="1005" name="phi_mul7_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="42" slack="0"/>
<pin id="326" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul7 "/>
</bind>
</comp>

<comp id="331" class="1005" name="phi_mul_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="42" slack="0"/>
<pin id="333" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_V_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="21" slack="0"/>
<pin id="340" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="348" class="1005" name="x_in_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="21" slack="1"/>
<pin id="350" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="x_in_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="trunc_ln1559_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="1"/>
<pin id="355" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln1559 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="89" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="89" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="89" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="162" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="162" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="188"><net_src comp="177" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="192" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="171" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="204" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="225" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="222" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="225" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="249" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="222" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="264" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="228" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="292"><net_src comp="279" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="298"><net_src comp="231" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="237" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="243" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="62" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="320"><net_src comp="66" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="327"><net_src comp="70" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="334"><net_src comp="74" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="341"><net_src comp="78" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="351"><net_src comp="82" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="356"><net_src comp="185" pin="1"/><net_sink comp="353" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_in | {}
	Port: x_x0_V | {3 }
	Port: x_x1_V | {3 }
	Port: x_x2_V | {3 }
 - Input state : 
	Port: interleave_manual_rnd_Pipeline_LOAD : x_in | {2 3 }
	Port: interleave_manual_rnd_Pipeline_LOAD : x_x0_V | {}
	Port: interleave_manual_rnd_Pipeline_LOAD : x_x1_V | {}
	Port: interleave_manual_rnd_Pipeline_LOAD : x_x2_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		zext_ln587 : 1
		x_in_addr : 2
		x_in_load : 3
		trunc_ln1559 : 1
		switch_ln13 : 2
		add_ln24_1 : 1
		icmp_ln24_1 : 2
		select_ln24 : 3
		store_ln24 : 2
		store_ln24 : 4
	State 3
		add_ln13 : 1
		add_ln13_1 : 1
		add_ln13_2 : 1
		tmp_2 : 1
		zext_ln587_3 : 2
		x_x1_V_addr : 3
		store_ln18 : 4
		tmp_1 : 1
		zext_ln587_2 : 2
		x_x2_V_addr : 3
		store_ln21 : 4
		tmp : 1
		zext_ln587_1 : 2
		x_x0_V_addr : 3
		store_ln15 : 4
		store_ln13 : 2
		store_ln13 : 2
		store_ln13 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_171      |    0    |    28   |
|          |  add_ln24_1_fu_192  |    0    |    28   |
|    add   |   add_ln13_fu_231   |    0    |    49   |
|          |  add_ln13_1_fu_237  |    0    |    49   |
|          |  add_ln13_2_fu_243  |    0    |    49   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln24_fu_165  |    0    |    15   |
|          |  icmp_ln24_1_fu_198 |    0    |    15   |
|----------|---------------------|---------|---------|
|  select  |  select_ln24_fu_204 |    0    |    21   |
|----------|---------------------|---------|---------|
|          |  zext_ln587_fu_180  |    0    |    0    |
|   zext   | zext_ln587_3_fu_259 |    0    |    0    |
|          | zext_ln587_2_fu_274 |    0    |    0    |
|          | zext_ln587_1_fu_289 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  | trunc_ln1559_fu_185 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_2_fu_249    |    0    |    0    |
|partselect|     tmp_1_fu_264    |    0    |    0    |
|          |      tmp_fu_279     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   254   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_V_reg_338    |   21   |
|  phi_mul7_reg_324  |   42   |
|  phi_mul9_reg_317  |   42   |
|   phi_mul_reg_331  |   42   |
|     ret_reg_309    |   21   |
|trunc_ln1559_reg_353|    2   |
|  x_in_addr_reg_348 |   21   |
+--------------------+--------+
|        Total       |   191  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |  21  |   42   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   254  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   191  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   191  |   263  |
+-----------+--------+--------+--------+
