<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4701" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4701{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4701{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4701{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4701{left:86px;bottom:998px;letter-spacing:-0.15px;}
#t5_4701{left:147px;bottom:998px;letter-spacing:-0.12px;}
#t6_4701{left:190px;bottom:998px;letter-spacing:-0.15px;}
#t7_4701{left:434px;bottom:998px;letter-spacing:-0.14px;}
#t8_4701{left:527px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t9_4701{left:527px;bottom:976px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ta_4701{left:190px;bottom:952px;}
#tb_4701{left:527px;bottom:952px;letter-spacing:-0.11px;word-spacing:0.09px;}
#tc_4701{left:190px;bottom:927px;}
#td_4701{left:527px;bottom:927px;letter-spacing:-0.12px;}
#te_4701{left:190px;bottom:903px;}
#tf_4701{left:527px;bottom:903px;letter-spacing:-0.12px;}
#tg_4701{left:190px;bottom:878px;letter-spacing:-0.13px;}
#th_4701{left:527px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ti_4701{left:190px;bottom:854px;letter-spacing:-0.21px;}
#tj_4701{left:527px;bottom:854px;letter-spacing:-0.12px;}
#tk_4701{left:86px;bottom:830px;letter-spacing:-0.18px;}
#tl_4701{left:143px;bottom:830px;letter-spacing:-0.17px;}
#tm_4701{left:190px;bottom:830px;letter-spacing:-0.14px;}
#tn_4701{left:434px;bottom:830px;letter-spacing:-0.14px;}
#to_4701{left:527px;bottom:830px;letter-spacing:-0.12px;}
#tp_4701{left:527px;bottom:808px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tq_4701{left:86px;bottom:784px;letter-spacing:-0.17px;}
#tr_4701{left:143px;bottom:784px;letter-spacing:-0.17px;}
#ts_4701{left:190px;bottom:784px;letter-spacing:-0.13px;}
#tt_4701{left:434px;bottom:784px;letter-spacing:-0.14px;}
#tu_4701{left:527px;bottom:784px;letter-spacing:-0.12px;}
#tv_4701{left:527px;bottom:762px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tw_4701{left:87px;bottom:738px;letter-spacing:-0.17px;}
#tx_4701{left:143px;bottom:738px;letter-spacing:-0.15px;}
#ty_4701{left:190px;bottom:738px;letter-spacing:-0.16px;}
#tz_4701{left:434px;bottom:738px;letter-spacing:-0.12px;}
#t10_4701{left:527px;bottom:738px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_4701{left:527px;bottom:716px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t12_4701{left:87px;bottom:692px;letter-spacing:-0.17px;}
#t13_4701{left:143px;bottom:692px;letter-spacing:-0.15px;}
#t14_4701{left:190px;bottom:692px;letter-spacing:-0.16px;}
#t15_4701{left:434px;bottom:692px;letter-spacing:-0.12px;}
#t16_4701{left:527px;bottom:692px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_4701{left:527px;bottom:671px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t18_4701{left:87px;bottom:646px;letter-spacing:-0.17px;}
#t19_4701{left:143px;bottom:646px;letter-spacing:-0.15px;}
#t1a_4701{left:190px;bottom:646px;letter-spacing:-0.16px;}
#t1b_4701{left:434px;bottom:646px;letter-spacing:-0.12px;}
#t1c_4701{left:527px;bottom:646px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_4701{left:527px;bottom:625px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1e_4701{left:87px;bottom:600px;letter-spacing:-0.17px;}
#t1f_4701{left:143px;bottom:600px;letter-spacing:-0.15px;}
#t1g_4701{left:190px;bottom:600px;letter-spacing:-0.16px;}
#t1h_4701{left:434px;bottom:600px;letter-spacing:-0.12px;}
#t1i_4701{left:527px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_4701{left:527px;bottom:579px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1k_4701{left:87px;bottom:554px;letter-spacing:-0.17px;}
#t1l_4701{left:143px;bottom:554px;letter-spacing:-0.17px;}
#t1m_4701{left:190px;bottom:554px;letter-spacing:-0.14px;}
#t1n_4701{left:434px;bottom:554px;letter-spacing:-0.14px;}
#t1o_4701{left:527px;bottom:554px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_4701{left:527px;bottom:538px;letter-spacing:-0.11px;}
#t1q_4701{left:87px;bottom:513px;letter-spacing:-0.17px;}
#t1r_4701{left:143px;bottom:513px;letter-spacing:-0.17px;}
#t1s_4701{left:190px;bottom:513px;letter-spacing:-0.14px;}
#t1t_4701{left:434px;bottom:513px;letter-spacing:-0.14px;}
#t1u_4701{left:527px;bottom:513px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_4701{left:527px;bottom:496px;letter-spacing:-0.11px;}
#t1w_4701{left:87px;bottom:472px;letter-spacing:-0.17px;}
#t1x_4701{left:143px;bottom:472px;letter-spacing:-0.17px;}
#t1y_4701{left:190px;bottom:472px;letter-spacing:-0.14px;}
#t1z_4701{left:434px;bottom:472px;letter-spacing:-0.14px;}
#t20_4701{left:527px;bottom:472px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_4701{left:527px;bottom:455px;letter-spacing:-0.11px;}
#t22_4701{left:87px;bottom:431px;letter-spacing:-0.17px;}
#t23_4701{left:143px;bottom:431px;letter-spacing:-0.17px;}
#t24_4701{left:190px;bottom:431px;letter-spacing:-0.14px;}
#t25_4701{left:434px;bottom:431px;letter-spacing:-0.14px;}
#t26_4701{left:527px;bottom:431px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_4701{left:527px;bottom:414px;letter-spacing:-0.11px;}
#t28_4701{left:87px;bottom:389px;letter-spacing:-0.16px;}
#t29_4701{left:143px;bottom:389px;letter-spacing:-0.14px;}
#t2a_4701{left:190px;bottom:389px;letter-spacing:-0.15px;}
#t2b_4701{left:434px;bottom:389px;letter-spacing:-0.14px;}
#t2c_4701{left:527px;bottom:389px;letter-spacing:-0.12px;}
#t2d_4701{left:527px;bottom:368px;letter-spacing:-0.12px;}
#t2e_4701{left:527px;bottom:351px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2f_4701{left:190px;bottom:327px;letter-spacing:-0.1px;}
#t2g_4701{left:527px;bottom:327px;letter-spacing:-0.13px;}
#t2h_4701{left:190px;bottom:302px;letter-spacing:-0.14px;}
#t2i_4701{left:434px;bottom:302px;letter-spacing:-0.14px;}
#t2j_4701{left:527px;bottom:302px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2k_4701{left:527px;bottom:281px;letter-spacing:-0.11px;}
#t2l_4701{left:527px;bottom:264px;letter-spacing:-0.11px;}
#t2m_4701{left:190px;bottom:240px;letter-spacing:-0.13px;}
#t2n_4701{left:527px;bottom:240px;letter-spacing:-0.13px;}
#t2o_4701{left:190px;bottom:215px;letter-spacing:-0.21px;}
#t2p_4701{left:434px;bottom:215px;letter-spacing:-0.13px;}
#t2q_4701{left:527px;bottom:215px;letter-spacing:-0.12px;}
#t2r_4701{left:527px;bottom:194px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t2s_4701{left:527px;bottom:177px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2t_4701{left:527px;bottom:160px;letter-spacing:-0.11px;}
#t2u_4701{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t2v_4701{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2w_4701{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2x_4701{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2y_4701{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2z_4701{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t30_4701{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t31_4701{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t32_4701{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4701{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4701{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4701{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4701{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4701{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4701" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4701Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4701" style="-webkit-user-select: none;"><object width="935" height="1210" data="4701/4701.svg" type="image/svg+xml" id="pdf4701" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4701" class="t s1_4701">Vol. 4 </span><span id="t2_4701" class="t s1_4701">2-179 </span>
<span id="t3_4701" class="t s2_4701">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4701" class="t s3_4701">3AH </span><span id="t5_4701" class="t s3_4701">58 </span><span id="t6_4701" class="t s3_4701">IA32_FEATURE_CONTROL </span><span id="t7_4701" class="t s3_4701">Thread </span><span id="t8_4701" class="t s3_4701">Control Features in Intel 64 Processor (R/W) </span>
<span id="t9_4701" class="t s3_4701">See Table 2-2. </span>
<span id="ta_4701" class="t s3_4701">0 </span><span id="tb_4701" class="t s3_4701">Lock (R/WL) </span>
<span id="tc_4701" class="t s3_4701">1 </span><span id="td_4701" class="t s3_4701">Enable VMX Inside SMX Operation (R/WL) </span>
<span id="te_4701" class="t s3_4701">2 </span><span id="tf_4701" class="t s3_4701">Enable VMX Outside SMX Operation (R/WL) </span>
<span id="tg_4701" class="t s3_4701">14:8 </span><span id="th_4701" class="t s3_4701">SENTER Local Functions Enables (R/WL) </span>
<span id="ti_4701" class="t s3_4701">15 </span><span id="tj_4701" class="t s3_4701">SENTER Global Functions Enable (R/WL) </span>
<span id="tk_4701" class="t s3_4701">79H </span><span id="tl_4701" class="t s3_4701">121 </span><span id="tm_4701" class="t s3_4701">IA32_BIOS_UPDT_TRIG </span><span id="tn_4701" class="t s3_4701">Core </span><span id="to_4701" class="t s3_4701">BIOS Update Trigger Register (W) </span>
<span id="tp_4701" class="t s3_4701">See Table 2-2. </span>
<span id="tq_4701" class="t s3_4701">8BH </span><span id="tr_4701" class="t s3_4701">139 </span><span id="ts_4701" class="t s3_4701">IA32_BIOS_SIGN_ID </span><span id="tt_4701" class="t s3_4701">Thread </span><span id="tu_4701" class="t s3_4701">BIOS Update Signature ID (R/W) </span>
<span id="tv_4701" class="t s3_4701">See Table 2-2. </span>
<span id="tw_4701" class="t s3_4701">C1H </span><span id="tx_4701" class="t s3_4701">193 </span><span id="ty_4701" class="t s3_4701">IA32_PMC0 </span><span id="tz_4701" class="t s3_4701">Thread </span><span id="t10_4701" class="t s3_4701">Performance Counter Register </span>
<span id="t11_4701" class="t s3_4701">See Table 2-2. </span>
<span id="t12_4701" class="t s3_4701">C2H </span><span id="t13_4701" class="t s3_4701">194 </span><span id="t14_4701" class="t s3_4701">IA32_PMC1 </span><span id="t15_4701" class="t s3_4701">Thread </span><span id="t16_4701" class="t s3_4701">Performance Counter Register </span>
<span id="t17_4701" class="t s3_4701">See Table 2-2. </span>
<span id="t18_4701" class="t s3_4701">C3H </span><span id="t19_4701" class="t s3_4701">195 </span><span id="t1a_4701" class="t s3_4701">IA32_PMC2 </span><span id="t1b_4701" class="t s3_4701">Thread </span><span id="t1c_4701" class="t s3_4701">Performance Counter Register </span>
<span id="t1d_4701" class="t s3_4701">See Table 2-2. </span>
<span id="t1e_4701" class="t s3_4701">C4H </span><span id="t1f_4701" class="t s3_4701">196 </span><span id="t1g_4701" class="t s3_4701">IA32_PMC3 </span><span id="t1h_4701" class="t s3_4701">Thread </span><span id="t1i_4701" class="t s3_4701">Performance Counter Register </span>
<span id="t1j_4701" class="t s3_4701">See Table 2-2. </span>
<span id="t1k_4701" class="t s3_4701">C5H </span><span id="t1l_4701" class="t s3_4701">197 </span><span id="t1m_4701" class="t s3_4701">IA32_PMC4 </span><span id="t1n_4701" class="t s3_4701">Core </span><span id="t1o_4701" class="t s3_4701">Performance Counter Register (if core not shared by </span>
<span id="t1p_4701" class="t s3_4701">threads) </span>
<span id="t1q_4701" class="t s3_4701">C6H </span><span id="t1r_4701" class="t s3_4701">198 </span><span id="t1s_4701" class="t s3_4701">IA32_PMC5 </span><span id="t1t_4701" class="t s3_4701">Core </span><span id="t1u_4701" class="t s3_4701">Performance Counter Register (if core not shared by </span>
<span id="t1v_4701" class="t s3_4701">threads) </span>
<span id="t1w_4701" class="t s3_4701">C7H </span><span id="t1x_4701" class="t s3_4701">199 </span><span id="t1y_4701" class="t s3_4701">IA32_PMC6 </span><span id="t1z_4701" class="t s3_4701">Core </span><span id="t20_4701" class="t s3_4701">Performance Counter Register (if core not shared by </span>
<span id="t21_4701" class="t s3_4701">threads) </span>
<span id="t22_4701" class="t s3_4701">C8H </span><span id="t23_4701" class="t s3_4701">200 </span><span id="t24_4701" class="t s3_4701">IA32_PMC7 </span><span id="t25_4701" class="t s3_4701">Core </span><span id="t26_4701" class="t s3_4701">Performance Counter Register (if core not shared by </span>
<span id="t27_4701" class="t s3_4701">threads) </span>
<span id="t28_4701" class="t s3_4701">CEH </span><span id="t29_4701" class="t s3_4701">206 </span><span id="t2a_4701" class="t s3_4701">MSR_PLATFORM_INFO </span><span id="t2b_4701" class="t s3_4701">Package </span><span id="t2c_4701" class="t s3_4701">Platform Information </span>
<span id="t2d_4701" class="t s3_4701">Contains power management and other model specific </span>
<span id="t2e_4701" class="t s3_4701">features enumeration. See http://biosbits.org. </span>
<span id="t2f_4701" class="t s3_4701">7:0 </span><span id="t2g_4701" class="t s3_4701">Reserved </span>
<span id="t2h_4701" class="t s3_4701">15:8 </span><span id="t2i_4701" class="t s3_4701">Package </span><span id="t2j_4701" class="t s3_4701">Maximum Non-Turbo Ratio (R/O) </span>
<span id="t2k_4701" class="t s3_4701">This is the ratio of the frequency that invariant TSC </span>
<span id="t2l_4701" class="t s3_4701">runs at. Frequency = ratio * 100 MHz. </span>
<span id="t2m_4701" class="t s3_4701">27:16 </span><span id="t2n_4701" class="t s3_4701">Reserved </span>
<span id="t2o_4701" class="t s3_4701">28 </span><span id="t2p_4701" class="t s3_4701">Package </span><span id="t2q_4701" class="t s3_4701">Programmable Ratio Limit for Turbo Mode (R/O) </span>
<span id="t2r_4701" class="t s3_4701">When set to 1, indicates that Programmable Ratio Limit </span>
<span id="t2s_4701" class="t s3_4701">for Turbo mode is enabled. When set to 0, indicates </span>
<span id="t2t_4701" class="t s3_4701">Programmable Ratio Limit for Turbo mode is disabled. </span>
<span id="t2u_4701" class="t s4_4701">Table 2-20. </span><span id="t2v_4701" class="t s4_4701">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t2w_4701" class="t s5_4701">Register </span>
<span id="t2x_4701" class="t s5_4701">Address </span><span id="t2y_4701" class="t s5_4701">Register Name / Bit Fields </span><span id="t2z_4701" class="t s5_4701">Scope </span><span id="t30_4701" class="t s5_4701">Bit Description </span>
<span id="t31_4701" class="t s5_4701">Hex </span><span id="t32_4701" class="t s5_4701">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
