# @name tdx_compliance_msr_tests
# @desc Verify tdx guest virt value
# @requires tdx
# @setup_requires
# @utility_requires

TDX_XS_FUNC_COMP_MSR_IA32_TSC_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_TSC_read
TDX_XS_FUNC_COMP_MSR_IA32_TSC_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_TSC_write
TDX_XS_FUNC_COMP_MSR_IA32_SPEC_CTRL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SPEC_CTRL_read
TDX_XS_FUNC_COMP_MSR_IA32_SPEC_CTRL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SPEC_CTRL_write
TDX_XS_FUNC_COMP_MSR_IA32_PRED_CMD_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PRED_CMD_read
TDX_XS_FUNC_COMP_MSR_IA32_PRED_CMD_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PRED_CMD_write
TDX_XS_FUNC_COMP_MSR_IA32_MKTME_PARTITIONING_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_MKTME_PARTITIONING_read
TDX_XS_FUNC_COMP_MSR_IA32_MKTME_PARTITIONING_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_MKTME_PARTITIONING_write
TDX_XS_FUNC_COMP_MSR_IA32_SGXLEPUBKEYHASH0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SGXLEPUBKEYHASH0_read
TDX_XS_FUNC_COMP_MSR_IA32_SGXLEPUBKEYHASH0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SGXLEPUBKEYHASH0_write
TDX_XS_FUNC_COMP_MSR_WBINVDP_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_WBINVDP_read
TDX_XS_FUNC_COMP_MSR_WBINVDP_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_WBINVDP_write
TDX_XS_FUNC_COMP_MSR_WBNOINVDP_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_WBNOINVDP_read
TDX_XS_FUNC_COMP_MSR_WBNOINVDP_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_WBNOINVDP_write
TDX_XS_FUNC_COMP_MSR_INTR_PENDING_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_INTR_PENDING_read
TDX_XS_FUNC_COMP_MSR_INTR_PENDING_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_INTR_PENDING_write
TDX_XS_FUNC_COMP_MSR_IA32_SMM_MONITOR_CTL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SMM_MONITOR_CTL_read
TDX_XS_FUNC_COMP_MSR_IA32_SMM_MONITOR_CTL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SMM_MONITOR_CTL_write
TDX_XS_FUNC_COMP_MSR_IA32_SMBASE_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SMBASE_read
TDX_XS_FUNC_COMP_MSR_IA32_SMBASE_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SMBASE_write
TDX_XS_FUNC_COMP_IA32_MISC_PACKAGE_CTLS_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_MISC_PACKAGE_CTLS_read
TDX_XS_FUNC_COMP_IA32_MISC_PACKAGE_CTLS_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_MISC_PACKAGE_CTLS_write
TDX_XS_FUNC_COMP_MSR_IA32_PERFCTR0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PERFCTR0_read
TDX_XS_FUNC_COMP_MSR_IA32_PERFCTR0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PERFCTR0_write
TDX_XS_FUNC_COMP_MSR_IA32_UMWAIT_CONTROL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_UMWAIT_CONTROL_read
TDX_XS_FUNC_COMP_MSR_IA32_UMWAIT_CONTROL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_UMWAIT_CONTROL_write

TDX_XS_FUNC_COMP_MSR_IA32_ARCH_CAPABILITIES_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_ARCH_CAPABILITIES_write
TDX_XS_FUNC_COMP_MSR_IA32_FLUSH_CMD_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_FLUSH_CMD_read
TDX_XS_FUNC_COMP_MSR_IA32_FLUSH_CMD_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_FLUSH_CMD_write
TDX_XS_FUNC_COMP_MSR_IA32_TSX_CTRL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_TSX_CTRL_read
TDX_XS_FUNC_COMP_MSR_IA32_TSX_CTRL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_TSX_CTRL_write
TDX_XS_FUNC_COMP_MSR_IA32_SYSENTER_CS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SYSENTER_CS_read
TDX_XS_FUNC_COMP_MSR_IA32_SYSENTER_CS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SYSENTER_CS_write
TDX_XS_FUNC_COMP_MSR_IA32_SYSENTER_ESP_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SYSENTER_ESP_read
TDX_XS_FUNC_COMP_MSR_IA32_SYSENTER_ESP_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SYSENTER_ESP_write
TDX_XS_FUNC_COMP_MSR_IA32_SYSENTER_EIP_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SYSENTER_EIP_read
TDX_XS_FUNC_COMP_MSR_IA32_SYSENTER_EIP_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_SYSENTER_EIP_write
TDX_XS_FUNC_COMP_MSR_P6_EVNTSEL0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_P6_EVNTSEL0_read
TDX_XS_FUNC_COMP_MSR_P6_EVNTSEL0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_P6_EVNTSEL0_write

TDX_XS_FUNC_COMP_MSR_IA32_MISC_ENABLE_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_MISC_ENABLE_write
TDX_XS_FUNC_COMP_MSR_OFFCORE_RSP_0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_OFFCORE_RSP_0_read
TDX_XS_FUNC_COMP_MSR_OFFCORE_RSP_0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_OFFCORE_RSP_0_write
TDX_XS_FUNC_COMP_MSR_IA32_XFD_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_XFD_read
TDX_XS_FUNC_COMP_MSR_IA32_XFD_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_XFD_write
TDX_XS_FUNC_COMP_MSR_IA32_XFD_ERR_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_XFD_ERR_read
TDX_XS_FUNC_COMP_MSR_IA32_XFD_ERR_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_XFD_ERR_write

TDX_XS_FUNC_COMP_IA32_PLATFORM_DCA_CAP_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_PLATFORM_DCA_CAP_read
TDX_XS_FUNC_COMP_IA32_PLATFORM_DCA_CAP_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_PLATFORM_DCA_CAP_write
TDX_XS_FUNC_COMP_IA32_CPU_DCA_CAP_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_CPU_DCA_CAP_read
TDX_XS_FUNC_COMP_IA32_CPU_DCA_CAP_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_CPU_DCA_CAP_write
TDX_XS_FUNC_COMP_IA32_DCA_0_CAP_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_DCA_0_CAP_read
TDX_XS_FUNC_COMP_IA32_DCA_0_CAP_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_DCA_0_CAP_write
TDX_XS_FUNC_COMP_MSR_SLAM_ENABLE_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_SLAM_ENABLE_read
TDX_XS_FUNC_COMP_MSR_SLAM_ENABLE_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_SLAM_ENABLE_write
TDX_XS_FUNC_COMP_MSR_IA32_CR_PAT_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_CR_PAT_read
TDX_XS_FUNC_COMP_MSR_IA32_CR_PAT_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_CR_PAT_write
TDX_XS_FUNC_COMP_MSR_CORE_PERF_FIXED_CTR0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_FIXED_CTR0_read
TDX_XS_FUNC_COMP_MSR_CORE_PERF_FIXED_CTR0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_FIXED_CTR0_write
TDX_XS_FUNC_COMP_MSR_PERF_METRICS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_PERF_METRICS_read
TDX_XS_FUNC_COMP_MSR_PERF_METRICS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_PERF_METRICS_write

TDX_XS_FUNC_COMP_MSR_IA32_PERF_CAPABILITIES_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PERF_CAPABILITIES_write
TDX_XS_FUNC_COMP_MSR_CORE_PERF_FIXED_CTR_CTRL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_FIXED_CTR_CTRL_read
TDX_XS_FUNC_COMP_MSR_CORE_PERF_FIXED_CTR_CTRL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_FIXED_CTR_CTRL_write
TDX_XS_FUNC_COMP_MSR_CORE_PERF_GLOBAL_STATUS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_GLOBAL_STATUS_read
TDX_XS_FUNC_COMP_MSR_CORE_PERF_GLOBAL_STATUS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_GLOBAL_STATUS_write
TDX_XS_FUNC_COMP_MSR_CORE_PERF_GLOBAL_CTRL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_GLOBAL_CTRL_read
TDX_XS_FUNC_COMP_MSR_CORE_PERF_GLOBAL_CTRL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_GLOBAL_CTRL_write
TDX_XS_FUNC_COMP_MSR_CORE_PERF_GLOBAL_OVF_CTRL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_GLOBAL_OVF_CTRL_read
TDX_XS_FUNC_COMP_MSR_CORE_PERF_GLOBAL_OVF_CTRL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_CORE_PERF_GLOBAL_OVF_CTRL_write
TDX_XS_FUNC_COMP_IA32_PERF_GLOBAL_STATUS_SET_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_PERF_GLOBAL_STATUS_SET_read
TDX_XS_FUNC_COMP_IA32_PERF_GLOBAL_STATUS_SET_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_PERF_GLOBAL_STATUS_SET_write
TDX_XS_FUNC_COMP_IA32_PERF_GLOBAL_INUSE_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_PERF_GLOBAL_INUSE_read
TDX_XS_FUNC_COMP_IA32_PERF_GLOBAL_INUSE_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_PERF_GLOBAL_INUSE_write
TDX_XS_FUNC_COMP_MSR_IA32_PEBS_ENABLE_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PEBS_ENABLE_read
TDX_XS_FUNC_COMP_MSR_IA32_PEBS_ENABLE_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PEBS_ENABLE_write
TDX_XS_FUNC_COMP_MSR_PEBS_DATA_CFG_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_PEBS_DATA_CFG_read
TDX_XS_FUNC_COMP_MSR_PEBS_DATA_CFG_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_PEBS_DATA_CFG_write
TDX_XS_FUNC_COMP_MSR_PEBS_LD_LAT_THRESHOLD_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_PEBS_LD_LAT_THRESHOLD_read
TDX_XS_FUNC_COMP_MSR_PEBS_LD_LAT_THRESHOLD_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_PEBS_LD_LAT_THRESHOLD_write
TDX_XS_FUNC_COMP_MSR_PEBS_FRONTEND_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_PEBS_FRONTEND_read
TDX_XS_FUNC_COMP_MSR_PEBS_FRONTEND_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_PEBS_FRONTEND_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_BASIC_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_BASIC_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_BASIC_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_BASIC_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_PINBASED_CTLS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_PINBASED_CTLS_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_PINBASED_CTLS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_PINBASED_CTLS_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_PROCBASED_CTLS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_PROCBASED_CTLS_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_PROCBASED_CTLS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_PROCBASED_CTLS_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_EXIT_CTLS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_EXIT_CTLS_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_EXIT_CTLS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_EXIT_CTLS_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_ENTRY_CTLS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_ENTRY_CTLS_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_ENTRY_CTLS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_ENTRY_CTLS_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_MISC_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_MISC_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_MISC_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_MISC_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_CR0_FIXED0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_CR0_FIXED0_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_CR0_FIXED0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_CR0_FIXED0_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_CR0_FIXED1_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_CR0_FIXED1_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_CR0_FIXED1_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_CR0_FIXED1_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_CR4_FIXED0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_CR4_FIXED0_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_CR4_FIXED0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_CR4_FIXED0_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_CR4_FIXED1_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_CR4_FIXED1_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_CR4_FIXED1_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_CR4_FIXED1_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_VMCS_ENUM_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_VMCS_ENUM_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_VMCS_ENUM_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_VMCS_ENUM_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_PROCBASED_CTLS2_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_PROCBASED_CTLS2_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_PROCBASED_CTLS2_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_PROCBASED_CTLS2_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_EPT_VPID_CAP_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_EPT_VPID_CAP_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_EPT_VPID_CAP_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_EPT_VPID_CAP_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_TRUE_PINBASED_CTLS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_TRUE_PINBASED_CTLS_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_TRUE_PINBASED_CTLS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_TRUE_PINBASED_CTLS_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_TRUE_PROCBASED_CTLS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_TRUE_PROCBASED_CTLS_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_TRUE_PROCBASED_CTLS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_TRUE_PROCBASED_CTLS_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_TRUE_EXIT_CTLS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_TRUE_EXIT_CTLS_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_TRUE_EXIT_CTLS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_TRUE_EXIT_CTLS_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_TRUE_ENTRY_CTLS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_TRUE_ENTRY_CTLS_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_TRUE_ENTRY_CTLS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_TRUE_ENTRY_CTLS_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_VMFUNC_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_VMFUNC_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_VMFUNC_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_VMFUNC_write
TDX_XS_FUNC_COMP_MSR_IA32_VMX_PROCBASED_CTLS3_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_PROCBASED_CTLS3_read
TDX_XS_FUNC_COMP_MSR_IA32_VMX_PROCBASED_CTLS3_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_VMX_PROCBASED_CTLS3_write
TDX_XS_FUNC_COMP_MSR_IA32_PMC0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PMC0_read
TDX_XS_FUNC_COMP_MSR_IA32_PMC0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PMC0_write
TDX_XS_FUNC_COMP_IA32_SGX_SVN_STATUS_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_SGX_SVN_STATUS_read
TDX_XS_FUNC_COMP_IA32_SGX_SVN_STATUS_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_SGX_SVN_STATUS_write
TDX_XS_FUNC_COMP_IA32_SE_SVN_EXPAN_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_SE_SVN_EXPAN_read
TDX_XS_FUNC_COMP_IA32_SE_SVN_EXPAN_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_SE_SVN_EXPAN_write

TDX_XS_FUNC_COMP_MSR_IA32_RTIT_OUTPUT_BASE_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_OUTPUT_BASE_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_OUTPUT_BASE_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_OUTPUT_BASE_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_OUTPUT_MASK_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_OUTPUT_MASK_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_OUTPUT_MASK_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_OUTPUT_MASK_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_CTL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_CTL_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_CTL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_CTL_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_STATUS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_STATUS_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_STATUS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_STATUS_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_CR3_MATCH_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_CR3_MATCH_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_CR3_MATCH_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_CR3_MATCH_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR0_A_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR0_A_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR0_A_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR0_A_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR0_B_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR0_B_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR0_B_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR0_B_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR1_A_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR1_A_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR1_A_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR1_A_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR1_B_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR1_B_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR1_B_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR1_B_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR2_A_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR2_A_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR2_A_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR2_A_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR2_B_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR2_B_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR2_B_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR2_B_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR3_A_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR3_A_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR3_A_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR3_A_write
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR3_B_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR3_B_read
TDX_XS_FUNC_COMP_MSR_IA32_RTIT_ADDR3_B_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_RTIT_ADDR3_B_write
TDX_XS_FUNC_COMP_MSR_IA32_DS_AREA_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_DS_AREA_read
TDX_XS_FUNC_COMP_MSR_IA32_DS_AREA_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_DS_AREA_write
TDX_XS_FUNC_COMP_MSR_IA32_U_CET_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_U_CET_read
TDX_XS_FUNC_COMP_MSR_IA32_U_CET_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_U_CET_write
TDX_XS_FUNC_COMP_MSR_IA32_S_CET_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_S_CET_read
TDX_XS_FUNC_COMP_MSR_IA32_S_CET_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_S_CET_write
TDX_XS_FUNC_COMP_MSR_IA32_PL0_SSP_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PL0_SSP_read
TDX_XS_FUNC_COMP_MSR_IA32_PL0_SSP_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PL0_SSP_write
TDX_XS_FUNC_COMP_MSR_IA32_PL1_SSP_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PL1_SSP_read
TDX_XS_FUNC_COMP_MSR_IA32_PL1_SSP_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PL1_SSP_write
TDX_XS_FUNC_COMP_MSR_IA32_PL2_SSP_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PL2_SSP_read
TDX_XS_FUNC_COMP_MSR_IA32_PL2_SSP_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PL2_SSP_write
TDX_XS_FUNC_COMP_MSR_IA32_PL3_SSP_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PL3_SSP_read
TDX_XS_FUNC_COMP_MSR_IA32_PL3_SSP_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PL3_SSP_write
TDX_XS_FUNC_COMP_MSR_IA32_INT_SSP_TAB_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_INT_SSP_TAB_read
TDX_XS_FUNC_COMP_MSR_IA32_INT_SSP_TAB_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_INT_SSP_TAB_write
#TDX_XS_FUNC_COMP_MSR_IA32_TSC_DEADLINE_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_TSC_DEADLINE_read
#TDX_XS_FUNC_COMP_MSR_IA32_TSC_DEADLINE_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_TSC_DEADLINE_write
TDX_XS_FUNC_COMP_IA32_PKRS_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_PKRS_read
TDX_XS_FUNC_COMP_IA32_PKRS_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_PKRS_write


TDX_XS_FUNC_COMP_IA32_TME_CAPABILITIES_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_TME_CAPABILITIES_read
TDX_XS_FUNC_COMP_IA32_TME_CAPABILITIES_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_TME_CAPABILITIES_write
TDX_XS_FUNC_COMP_IA32_TME_ACTIVATE_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_TME_ACTIVATE_read
TDX_XS_FUNC_COMP_IA32_TME_ACTIVATE_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_TME_ACTIVATE_write
TDX_XS_FUNC_COMP_IA32_TME_EXCLUDE_MASK_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_TME_EXCLUDE_MASK_read
TDX_XS_FUNC_COMP_IA32_TME_EXCLUDE_MASK_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_TME_EXCLUDE_MASK_write
TDX_XS_FUNC_COMP_IA32_TME_EXCLUDE_BASE_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_TME_EXCLUDE_BASE_read
TDX_XS_FUNC_COMP_IA32_TME_EXCLUDE_BASE_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_TME_EXCLUDE_BASE_write
TDX_XS_FUNC_COMP_IA32_UINT_RR_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_RR_read
TDX_XS_FUNC_COMP_IA32_UINT_RR_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_RR_write
TDX_XS_FUNC_COMP_IA32_UINT_HANDLER_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_HANDLER_read
TDX_XS_FUNC_COMP_IA32_UINT_HANDLER_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_HANDLER_write
TDX_XS_FUNC_COMP_IA32_UINT_STACKADJUST_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_STACKADJUST_read
TDX_XS_FUNC_COMP_IA32_UINT_STACKADJUST_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_STACKADJUST_write
TDX_XS_FUNC_COMP_IA32_UINT_MISC_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_MISC_read
TDX_XS_FUNC_COMP_IA32_UINT_MISC_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_MISC_write
TDX_XS_FUNC_COMP_IA32_UINT_PD_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_PD_read
TDX_XS_FUNC_COMP_IA32_UINT_PD_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_PD_write
TDX_XS_FUNC_COMP_IA32_UINT_TT_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_TT_read
TDX_XS_FUNC_COMP_IA32_UINT_TT_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_UINT_TT_write
TDX_XS_FUNC_COMP_IA32_DEBUG_INTERFACE_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_DEBUG_INTERFACE_read
TDX_XS_FUNC_COMP_IA32_DEBUG_INTERFACE_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_DEBUG_INTERFACE_write
TDX_XS_FUNC_COMP_MSR_IA32_BNDCFGS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_BNDCFGS_read
TDX_XS_FUNC_COMP_MSR_IA32_BNDCFGS_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_BNDCFGS_write
TDX_XS_FUNC_COMP_MSR_IA32_PASID_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PASID_read
TDX_XS_FUNC_COMP_MSR_IA32_PASID_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PASID_write
TDX_XS_FUNC_COMP_MSR_IA32_XSS_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_XSS_read

TDX_XS_FUNC_COMP_MSR_ARCH_LBR_INFO_0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_INFO_0_read
TDX_XS_FUNC_COMP_MSR_ARCH_LBR_INFO_0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_INFO_0_write
TDX_XS_FUNC_COMP_MSR_ARCH_LBR_CTL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_CTL_read
TDX_XS_FUNC_COMP_MSR_ARCH_LBR_CTL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_CTL_write
TDX_XS_FUNC_COMP_MSR_ARCH_LBR_DEPTH_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_DEPTH_read
TDX_XS_FUNC_COMP_MSR_ARCH_LBR_DEPTH_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_DEPTH_write
TDX_XS_FUNC_COMP_MSR_ARCH_LBR_FROM_0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_FROM_0_read
TDX_XS_FUNC_COMP_MSR_ARCH_LBR_FROM_0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_FROM_0_write
TDX_XS_FUNC_COMP_MSR_ARCH_LBR_TO_0_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_TO_0_read
TDX_XS_FUNC_COMP_MSR_ARCH_LBR_TO_0_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_ARCH_LBR_TO_0_write
TDX_XS_FUNC_COMP_IA32_UARCH_MISC_CTL_READ tdx_compliance_tests.sh -t TDX_COMP_IA32_UARCH_MISC_CTL_read
TDX_XS_FUNC_COMP_IA32_UARCH_MISC_CTL_WRITE tdx_compliance_tests.sh -t TDX_COMP_IA32_UARCH_MISC_CTL_write

TDX_XS_FUNC_COMP_MSR_EFER_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_EFER_read
TDX_XS_FUNC_COMP_MSR_STAR_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_STAR_read
TDX_XS_FUNC_COMP_MSR_LSTAR_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_LSTAR_read
TDX_XS_FUNC_COMP_MSR_CSTAR_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_CSTAR_read
TDX_XS_FUNC_COMP_MSR_SYSCALL_MASK_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_SYSCALL_MASK_read
TDX_XS_FUNC_COMP_MSR_FS_BASE_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_FS_BASE_read
TDX_XS_FUNC_COMP_MSR_GS_BASE_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_GS_BASE_read
TDX_XS_FUNC_COMP_MSR_KERNEL_GS_BASE_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_KERNEL_GS_BASE_read
TDX_XS_FUNC_COMP_MSR_TSC_AUX_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_TSC_AUX_read

TDX_XS_FUNC_COMP_MSR_IA32_PLATFORM_ID_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PLATFORM_ID_read
TDX_XS_FUNC_COMP_MSR_IA32_PLATFORM_ID_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_PLATFORM_ID_write
TDX_XS_FUNC_COMP_MSR_IA32_APICBASE_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_APICBASE_read
TDX_XS_FUNC_COMP_MSR_IA32_APICBASE_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_APICBASE_write
TDX_XS_FUNC_COMP_MSR_TEST_CTRL_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_TEST_CTRL_read
TDX_XS_FUNC_COMP_MSR_TEST_CTRL_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_TEST_CTRL_write
TDX_XS_FUNC_COMP_MSR_IA32_TSC_ADJUST_READ tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_TSC_ADJUST_read
TDX_XS_FUNC_COMP_MSR_IA32_TSC_ADJUST_WRITE tdx_compliance_tests.sh -t TDX_COMP_MSR_IA32_TSC_ADJUST_write
