
<dsp-builder xmlns="http://www.altera.com/ns/2011/dsp-builder">

  <design version="1.2">
    <param name="designGenerator">"DSP Builder"</param>
    <param name="designGeneratorVersion">"22.4 b "</param>
    <param name="fastSimGenerationEnabled">false</param>
    <param name="generateAbsoluteOutputPath">"/mnt/media/Drive_I/Projects/Annamalai/IN_Phipps_peak/Azure/IN-PhippsPeak_FPGA/src/dspba/mdl/ddc/../../rtl/ddc_model_rtl"</param>
    <param name="generateLanguage">SystemVerilog</param>
    <param name="generateOutputPath">"../../rtl/ddc_model_rtl"</param>
    <param name="generateSingleConduitInterface">true</param>
    <param name="generateSubPath">ddc_model</param>
    <param name="libWrapperDefaultInstanceCount">1</param>
    <param name="libWrapperFunctionName">""</param>
    <param name="libWrapperGenerationEnabled">false</param>
    <param name="libWrapperIsVariableLatency">false</param>
    <param name="libWrapperPackValidInData">false</param>
    <param name="libWrapperTarget">libWrapperTargetOCL</param>
    <param name="libWrapperType">libWrapperTypeStateful</param>
    <model name="ddc_model_DUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="generateHwTcl">true</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkHasDeviceBlock">true</param>
      <param name="simulinkPath">"ddc_model/DUT"</param>
      <param name="simulinkPortData">(((5 BW_Config_CC1 false ^4 8 0 1) (3 DDC_Ant_Data_In false true false true 32 27 4) (2 DDC_Chan_In false ^4 8 0 1) (6 DDC_Const_Data_In false true false true 32 27 4) (7 DDC_Const_Data_sel true false false false 1 0 1) (4 DDC_NCO_sync true false false false 1 0 4) (1 DDC_Valid_In true false false false 1 0 1)) ((3 "ddc_l1_cout " false ^4 8 0 1) (1 ddc_l1_dout false true false true 16 14 1) (2 ddc_l1_vout true false false false 1 0 1) (6 mixer_l1_cout false ^4 8 0 1) (4 mixer_l1_dout false true false true 16 14 4) (5 mixer_l1_vout true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthOutputMode">synthOutputHDLRoot</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <param name="synthTopLevel">true</param>
      <block name="DUT">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (4 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 In_v)">[/ddc_model_DUT/inputBlock/(1 DDC_Valid_In)]</param>
        <param name="(2 In_c)">[/ddc_model_DUT/inputBlock/(2 DDC_Chan_In)]</param>
        <param name="(3 In_d)">[/ddc_model_DUT/inputBlock/(3 DDC_Ant_Data_In)]</param>
        <param name="(4 sync)">[/ddc_model_DUT/inputBlock/(4 DDC_NCO_sync)]</param>
        <param name="(5 BW_config_CC1)">[/ddc_model_DUT/inputBlock/(5 BW_Config_CC1)]</param>
        <param name="(6 In_Const)">[/ddc_model_DUT/inputBlock/(6 DDC_Const_Data_In)]</param>
        <param name="(7 In_Sel)">[/ddc_model_DUT/inputBlock/(7 DDC_Const_Data_sel)]</param>
        <wire name="(1 q1)"/>
        <wire name="(2 q_v1)"/>
        <wire name="(3 q_c1)"/>
        <wire name="(4 mixer_l1_dout)"/>
        <wire name="(5 mixer_l1_vout)"/>
        <wire name="(6 mixer_l1_cout)"/>
      </block>
      <block name="RegField">
        <param name="AMMregisterDesc">Version_Output</param>
        <param name="AMMregisterInitValue">1</param>
        <param name="AMMregisterLSBit">0</param>
        <param name="AMMregisterMSBit">31</param>
        <param name="AMMregisterName">"DDC_LINEUP_param.reg_version.mem_offset"</param>
        <param name="AMMregisterOutType">(typeUFixed 32 0)</param>
        <param name="AMMregisterType">AMMregisterTypeInput</param>
        <param name="blockType">AMMregisterBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">808</param>
        <param name="simulinkExtraCacheKeys">((1 32 0 ^4))</param>
        <wire name="AMMregisterWireData"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (4 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4))</param>
        <wire name="(1 DDC_Valid_In)"/>
        <wire name="(2 DDC_Chan_In)"/>
        <wire name="(3 DDC_Ant_Data_In)"/>
        <wire name="(4 DDC_NCO_sync)"/>
        <wire name="(5 BW_Config_CC1)"/>
        <wire name="(6 DDC_Const_Data_In)"/>
        <wire name="(7 DDC_Const_Data_sel)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="metadataTuple">()</param>
        <param name="(1 ddc_l1_dout)">[/ddc_model_DUT/DUT/(1 q1)]</param>
        <param name="(2 ddc_l1_vout)">[/ddc_model_DUT/DUT/(2 q_v1)]</param>
        <param name="(3 &quot;ddc_l1_cout &quot;)">[/ddc_model_DUT/DUT/(3 q_c1)]</param>
        <param name="(4 mixer_l1_dout)">[/ddc_model_DUT/DUT/(4 mixer_l1_dout)]</param>
        <param name="(5 mixer_l1_vout)">[/ddc_model_DUT/DUT/(5 mixer_l1_vout)]</param>
        <param name="(6 mixer_l1_cout)">[/ddc_model_DUT/DUT/(6 mixer_l1_cout)]</param>
      </block>
      <block name="(pin (1 DDC_Valid_In))">
        <param name="0">[/ddc_model_DUT/inputBlock/(1 DDC_Valid_In)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (1 ddc_l1_dout))">
        <param name="0">[/ddc_model_DUT/DUT/(1 q1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeComplex (typeSFixed 2 14))</param>
      </block>
      <block name="(pin (2 DDC_Chan_In))">
        <param name="0">[/ddc_model_DUT/inputBlock/(2 DDC_Chan_In)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (2 ddc_l1_vout))">
        <param name="0">[/ddc_model_DUT/DUT/(2 q_v1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (3 DDC_Ant_Data_In))">
        <param name="0">[/ddc_model_DUT/inputBlock/(3 DDC_Ant_Data_In)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 5 27)))</param>
      </block>
      <block name="(pin (3 &quot;ddc_l1_cout &quot;))">
        <param name="0">[/ddc_model_DUT/DUT/(3 q_c1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (4 DDC_NCO_sync))">
        <param name="0">[/ddc_model_DUT/inputBlock/(4 DDC_NCO_sync)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeVector 4 (typeUFixed 1 0))</param>
      </block>
      <block name="(pin (4 mixer_l1_dout))">
        <param name="0">[/ddc_model_DUT/DUT/(4 mixer_l1_dout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 2 14)))</param>
      </block>
      <block name="(pin (5 BW_Config_CC1))">
        <param name="0">[/ddc_model_DUT/inputBlock/(5 BW_Config_CC1)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (5 mixer_l1_vout))">
        <param name="0">[/ddc_model_DUT/DUT/(5 mixer_l1_vout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
      <block name="(pin (6 DDC_Const_Data_In))">
        <param name="0">[/ddc_model_DUT/inputBlock/(6 DDC_Const_Data_In)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="typePinType">(typeVector 4 (typeComplex (typeSFixed 5 27)))</param>
      </block>
      <block name="(pin (6 mixer_l1_cout))">
        <param name="0">[/ddc_model_DUT/DUT/(6 mixer_l1_cout)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="metadataTuple">()</param>
        <param name="typePinType">(typeUFixed 8 0)</param>
      </block>
      <block name="(pin (7 DDC_Const_Data_sel))">
        <param name="0">[/ddc_model_DUT/inputBlock/(7 DDC_Const_Data_sel)]</param>
        <param name="blockType">typePinBlock</param>
        <param name="hasBooleanType">true</param>
        <param name="typePinType">(typeUFixed 1 0)</param>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (4 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT"</param>
      <param name="simulinkPortData">(((5 BW_config_CC1 false ^4 8 0 1) (6 In_Const false true false true 32 27 4) (7 In_Sel true false false false 1 0 1) (2 In_c false ^4 8 0 1) (3 In_d false true false true 32 27 4) (1 In_v true false false false 1 0 1) (4 sync true false false false 1 0 4)) ((6 mixer_l1_cout false ^4 8 0 1) (4 mixer_l1_dout false true false true 16 14 4) (5 mixer_l1_vout true false false false 1 0 1) (1 q1 false true false true 16 14 1) (3 q_c1 false ^4 8 0 1) (2 q_v1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="COMPLEX_MIXER1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT_COMPLEX_MIXER1]</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d0)">[/ddc_model_DUT_DUT/Const_sel/(1 din_a1)]</param>
        <param name="(2 v)">[/ddc_model_DUT_DUT/Const_sel/(2 vin_a1)]</param>
        <param name="(3 c)">[/ddc_model_DUT_DUT/Const_sel/(3 cin_a1)]</param>
        <param name="(4 sync)">[/ddc_model_DUT_DUT/inputBlock/(4 sync)]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="Chan_Filter_l1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT_Chan_Filter_l1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d)">[/ddc_model_DUT_DUT/fanout_chan_l1_d/0]</param>
        <param name="(2 v)">[/ddc_model_DUT_DUT/fanout_chan_l1_v/0]</param>
        <param name="(3 c)">[/ddc_model_DUT_DUT/fanout_chan_l1_c/0]</param>
        <param name="(4 BW_c1)">[/ddc_model_DUT_DUT/inputBlock/(5 BW_config_CC1)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="Const_sel">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT_Const_sel]</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din_d1)">[/ddc_model_DUT_DUT/inputBlock/(3 In_d)]</param>
        <param name="(2 din_d2)">[/ddc_model_DUT_DUT/inputBlock/(6 In_Const)]</param>
        <param name="(3 vin_d1)">[/ddc_model_DUT_DUT/inputBlock/(1 In_v)]</param>
        <param name="(4 cin_d1)">[/ddc_model_DUT_DUT/inputBlock/(2 In_c)]</param>
        <param name="(5 mux_sel)">[/ddc_model_DUT_DUT/inputBlock/(7 In_Sel)]</param>
        <wire name="(1 din_a1)"/>
        <wire name="(2 vin_a1)"/>
        <wire name="(3 cin_a1)"/>
      </block>
      <block name="&quot;DDC_l1 &quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ddc_model_DUT_DUT_DDC_l1 "]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d)">[/ddc_model_DUT_DUT/COMPLEX_MIXER1/(1 q0)]</param>
        <param name="(2 v)">[/ddc_model_DUT_DUT/COMPLEX_MIXER1/(2 qv)]</param>
        <param name="(3 c)">[/ddc_model_DUT_DUT/COMPLEX_MIXER1/(3 qc)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="enb_subsys1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT_enb_subsys1]</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (0 ^6))</param>
        <param name="(1 In_d)">[/ddc_model_DUT_DUT/inputBlock/(3 In_d)]</param>
        <param name="(unknownPort 0)">[/ddc_model_DUT_DUT/inputBlock/(1 In_v)]</param>
      </block>
      <block name="enb_subsys4">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT_enb_subsys4]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (0 ^6))</param>
        <param name="(1 In1)">[/ddc_model_DUT_DUT/fanout_chan_l1_d/0]</param>
        <param name="(unknownPort 0)">[/ddc_model_DUT_DUT/fanout_chan_l1_v/0]</param>
      </block>
      <block name="fanout_chan_l1_c">
        <param name="0">[/ddc_model_DUT_DUT/routing_reg_hb72chan_l1/(3 qc)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="fanout_chan_l1_d">
        <param name="0">[/ddc_model_DUT_DUT/routing_reg_hb72chan_l1/(1 q0)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 1))</param>
        <wire name="0"/>
      </block>
      <block name="fanout_chan_l1_v">
        <param name="0">[/ddc_model_DUT_DUT/routing_reg_hb72chan_l1/(2 qv)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (4 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4))</param>
        <wire name="(1 In_v)"/>
        <wire name="(2 In_c)"/>
        <wire name="(3 In_d)"/>
        <wire name="(4 sync)"/>
        <wire name="(5 BW_config_CC1)"/>
        <wire name="(6 In_Const)"/>
        <wire name="(7 In_Sel)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q1)">[/ddc_model_DUT_DUT/Chan_Filter_l1/(1 q)]</param>
        <param name="(2 q_v1)">[/ddc_model_DUT_DUT/Chan_Filter_l1/(2 qv)]</param>
        <param name="(3 q_c1)">[/ddc_model_DUT_DUT/Chan_Filter_l1/(3 qc)]</param>
        <param name="(4 mixer_l1_dout)">[/ddc_model_DUT_DUT/COMPLEX_MIXER1/(1 q0)]</param>
        <param name="(5 mixer_l1_vout)">[/ddc_model_DUT_DUT/COMPLEX_MIXER1/(2 qv)]</param>
        <param name="(6 mixer_l1_cout)">[/ddc_model_DUT_DUT/COMPLEX_MIXER1/(3 qc)]</param>
      </block>
      <block name="routing_reg_hb72chan_l1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d)">[/ddc_model_DUT_DUT/"DDC_l1 "/(1 q)]</param>
        <param name="(2 dv)">[/ddc_model_DUT_DUT/"DDC_l1 "/(2 qv)]</param>
        <param name="(3 dc)">[/ddc_model_DUT_DUT/"DDC_l1 "/(3 qc)]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT_COMPLEX_MIXER1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4) (4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/COMPLEX_MIXER1"</param>
      <param name="simulinkPortData">(((3 c false ^4 8 0 1) (1 d0 false true false true 32 27 4) (4 sync true false false false 1 0 4) (2 v true false false false 1 0 1)) ((1 q0 false true false true 16 14 4) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/delay_FIFO/fifoWireData]</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (4 32 27 0 1 0) (4 32 27 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="ComplexMixer">
        <param name="blockType">mixerBlock</param>
        <param name="mixerChannelCount">4</param>
        <param name="mixerFreqCount">4</param>
        <param name="mixerInputRate">0x1.eb851eb851eb8p+8</param>
        <param name="mixerPortCos">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Complex_NCO/ncoWireCos]</param>
        <param name="mixerPortQuadrature">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="mixerPortReal">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="mixerPortSin">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Complex_NCO/ncoWireSin]</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Complex_NCO/wireChannel]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Complex_NCO/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 0) (4 32 27 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (4 16 15 0 1 0) (4 16 15 0 1 0) (4 49 42 0 1 0) (4 49 42 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/COMPLEX_MIXER1/ComplexMixer"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 32 27 4) (2 in_2 false true false false 32 27 4) (3 in_3 true false false false 1 0 1) (4 in_4 false ^4 8 0 1) (5 in_5 false true false false 16 15 4) (6 in_6 false true false false 16 15 4)) ((1 out_1 false true false false 49 42 4) (2 out_2 false true false false 49 42 4) (3 out_3 true false false false 1 0 1) (4 out_4 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="mixerWireQuadrature"/>
        <wire name="mixerWireReal"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ComplexMixer_Scale">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/ComplexMixer/wireChannel]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/ComplexMixer/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Mux3/vectorConcatWireOut]</param>
        <param name="scalePortShift">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Const2/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((8 49 42 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (8 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (8 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/COMPLEX_MIXER1/ComplexMixer_Scale"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 49 42 8) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 8) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 8)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Complex_NCO">
        <param name="blockType">ncoBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">800</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="ncoAccumBitCount">32</param>
        <param name="ncoOutputRate">0x1.eb851eb851eb8p+8</param>
        <param name="ncoOutputType">(typeSFixed 1 15)</param>
        <param name="ncoPhaseData">((0x2.1a0aaaaaaaaaap+32 0x1.a0aaaaaaaaaabp+28 0x2.1a0aaaaaaaaaap+32 0x1.a0aaaaaaaaaabp+28))</param>
        <param name="ncoPortPhase">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Const1/primWireOut]</param>
        <param name="ncoPortSync">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/inputBlock/(4 sync)]</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/inputBlock/(3 c)]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4) (4 32 0 ^4) (4 1 0 ^4) (4 16 15 0 1 0) (4 16 15 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/COMPLEX_MIXER1/Complex_NCO"</param>
        <wire name="ncoWireCos"/>
        <wire name="ncoWireSin"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeVector 4 (typeUFixed 32 0))</param>
        <param name="constValue">(vectorRollTag 0 ^4)</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((4 32 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Demux1">
        <param name="blockType">vectorSplitBlock</param>
        <param name="simulinkExtraCacheKeys">((8 16 14 0 1 0) (4 16 14 0 1 0) (4 16 14 0 1 0))</param>
        <param name="vectorSplitPortIn">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/ComplexMixer_Scale/scaleWireData]</param>
        <wire name="0"/>
        <wire name="1"/>
      </block>
      <block name="Mux3">
        <param name="0">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/ComplexMixer/mixerWireReal]</param>
        <param name="1">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/ComplexMixer/mixerWireQuadrature]</param>
        <param name="blockType">vectorConcatBlock</param>
        <param name="simulinkExtraCacheKeys">((4 49 42 0 1 0) (4 49 42 0 1 0) (8 49 42 0 1 0))</param>
        <wire name="vectorConcatWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Demux1/1]</param>
        <param name="complexPackPortReal">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Demux1/0]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (4 16 14 0 1 0) (4 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="delay_FIFO">
        <param name="blockType">fifoBlock</param>
        <param name="fifoDepth">64</param>
        <param name="fifoHighThreshold">63</param>
        <param name="fifoLowThreshold">4</param>
        <param name="fifoPortData">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/inputBlock/(1 d0)]</param>
        <param name="fifoPortReadAck">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/Complex_NCO/wireValid]</param>
        <param name="fifoPortWriteEn">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/inputBlock/(2 v)]</param>
        <param name="fifoUseSclr">false</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="fifoWireData"/>
        <wire name="fifoWireValid"/>
        <wire name="fillWireHigh"/>
        <wire name="fillWireLow"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 1 0 ^4))</param>
        <wire name="(1 d0)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
        <wire name="(4 sync)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q0)">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 qv)">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/ComplexMixer_Scale/wireValid]</param>
        <param name="(3 qc)">[/ddc_model_DUT_DUT_COMPLEX_MIXER1/ComplexMixer_Scale/wireChannel]</param>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT_Chan_Filter_l1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1"</param>
      <param name="simulinkPortData">(((4 BW_c1 false ^4 8 0 1) (3 c false ^4 8 0 1) (1 d false true false true 16 14 1) (2 v true false false false 1 0 1)) ((1 q false true false true 16 14 1) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Chan_Filter">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d1)">[/ddc_model_DUT_DUT_Chan_Filter_l1/"Filter-Reconfig"/(1 d1)]</param>
        <param name="(2 v)">[/ddc_model_DUT_DUT_Chan_Filter_l1/"Filter-Reconfig"/(2 Out4)]</param>
        <param name="(3 c)">[/ddc_model_DUT_DUT_Chan_Filter_l1/"Filter-Reconfig"/(3 Out6)]</param>
        <param name="(4 bank)">[/ddc_model_DUT_DUT_Chan_Filter_l1/"Filter-Reconfig"/(4 CoefBankSel)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="&quot;Filter-Reconfig&quot;">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 In1)">[/ddc_model_DUT_DUT_Chan_Filter_l1/inputBlock/(1 d)]</param>
        <param name="(2 v)">[/ddc_model_DUT_DUT_Chan_Filter_l1/inputBlock/(2 v)]</param>
        <param name="(3 c)">[/ddc_model_DUT_DUT_Chan_Filter_l1/inputBlock/(3 c)]</param>
        <param name="(4 BWconfig_C1)">[/ddc_model_DUT_DUT_Chan_Filter_l1/inputBlock/(4 BW_c1)]</param>
        <wire name="(1 d1)"/>
        <wire name="(2 Out4)"/>
        <wire name="(3 Out6)"/>
        <wire name="(4 CoefBankSel)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
        <wire name="(4 BW_c1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/ddc_model_DUT_DUT_Chan_Filter_l1/Chan_Filter/(1 q)]</param>
        <param name="(2 qv)">[/ddc_model_DUT_DUT_Chan_Filter_l1/Chan_Filter/(2 qv)]</param>
        <param name="(3 qc)">[/ddc_model_DUT_DUT_Chan_Filter_l1/Chan_Filter/(3 qc)]</param>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter"</param>
      <param name="simulinkPortData">(((4 bank false ^4 1 0 1) (3 c false ^4 8 0 1) (1 d1 false true false true 16 14 1) (2 v true false false false 1 0 1)) ((1 q false true false true 16 14 1) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/inputBlock/(1 d1)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 16 14 0 1 0) (1 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="Const1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Const2">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_Scaleim/scaleWireData]</param>
        <param name="complexPackPortReal">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_Scale_re/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="chan_filter_Scale_re">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_re/wireChannel]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_re/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_re/firWireData]</param>
        <param name="scalePortShift">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/Const2/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 41 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/chan_filter_Scale_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 41 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="chan_filter_Scaleim">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_im/wireChannel]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_im/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_im/firWireData]</param>
        <param name="scalePortShift">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/Const1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 41 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/chan_filter_Scaleim"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 41 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="chan_filter_im">
        <param name="blockType">firBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">400</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0x5p-12 0x1p-12 -0x3.cp-12 -0x5.8p-12 -0x2.ap-12 0 -0x1.2p-12 -0x2.ap-12 -0x1p-12 0x1.2p-12 0 -0x2p-12 -0xCp-16 0x1.ap-12 0xAp-16 -0x1.ep-12 -0x1p-12 0x1.cp-12 0x1.4p-12 -0x1.ep-12 -0x1.8p-12 0x1.cp-12 0x1.cp-12 -0x1.cp-12 -0x2.2p-12 0x1.8p-12 0x2.6p-12 -0x1.6p-12 -0x2.cp-12 0x1.2p-12 0x3p-12 -0xEp-16 -0x3.6p-12 0xAp-16 0x3.ap-12 -0x4p-16 -0x3.ep-12 -0x2p-16 0x4p-12 0xAp-16 -0x4.2p-12 -0x1.2p-12 0x4.4p-12 0x1.ap-12 -0x4.6p-12 -0x2.4p-12 0x4.6p-12 0x2.ep-12 -0x4.4p-12 -0x3.8p-12 0x4.2p-12 0x4.2p-12 -0x3.ep-12 -0x4.cp-12 0x3.ap-12 0x5.6p-12 -0x3.2p-12 -0x6p-12 0x2.ap-12 0x6.ap-12 -0x2.2p-12 -0x7.4p-12 0x1.6p-12 0x7.cp-12 -0xAp-16 -0x8.4p-12 -0x4p-16 0x8.ap-12 0x1.2p-12 -0x8.ep-12 -0x2.4p-12 0x9.2p-12 0x3.4p-12 -0x9.2p-12 -0x4.8p-12 0x9.2p-12 0x5.ap-12 -0x9p-12 -0x6.ep-12 0x8.ap-12 0x8.4p-12 -0x8.4p-12 -0x9.8p-12 0x7.ap-12 0xA.cp-12 -0x6.cp-12 -0xC.2p-12 0x5.ep-12 0xD.4p-12 -0x4.cp-12 -0xE.8p-12 0x3.6p-12 0xF.ap-12 -0x1.ep-12 -0x1.0ap-8 0x2p-16 0x1.16p-8 0x1.cp-12 -0x1.22p-8 -0x3.cp-12 0x1.2cp-8 0x6p-12 -0x1.3p-8 -0x8.6p-12 0x1.32p-8 0xA.ep-12 -0x1.3p-8 -0xD.ap-12 0x1.2ap-8 0x1.06p-8 -0x1.2p-8 -0x1.34p-8 0x1.1p-8 0x1.64p-8 -0xF.ap-12 -0x1.94p-8 0xD.cp-12 0x1.c6p-8 -0xB.ap-12 -0x1.f8p-8 0x9p-12 0x2.2cp-8 -0x5.ep-12 -0x2.5ep-8 0x2.2p-12 0x2.8ep-8 0x2.2p-12 -0x2.cp-8 -0x7.2p-12 0x2.eep-8 0xC.ep-12 -0x3.1cp-8 -0x1.38p-8 0x3.48p-8 0x1.b4p-8 -0x3.7p-8 -0x2.46p-8 0x3.96p-8 0x2.f4p-8 -0x3.bap-8 -0x3.c8p-8 0x3.dap-8 0x4.dp-8 -0x3.f6p-8 -0x6.2ap-8 0x4.0ep-8 0x8.06p-8 -0x4.22p-8 -0xA.d4p-8 0x4.3p-8 0xF.b8p-8 -0x4.3cp-8 -0x1.adp-4 0x4.44p-8 0x5.15ep-4 0x7.bbap-4 0x5.15ep-4 0x4.44p-8 -0x1.adp-4 -0x4.3cp-8 0xF.b8p-8 0x4.3p-8 -0xA.d4p-8 -0x4.22p-8 0x8.06p-8 0x4.0ep-8 -0x6.2ap-8 -0x3.f6p-8 0x4.dp-8 0x3.dap-8 -0x3.c8p-8 -0x3.bap-8 0x2.f4p-8 0x3.96p-8 -0x2.46p-8 -0x3.7p-8 0x1.b4p-8 0x3.48p-8 -0x1.38p-8 -0x3.1cp-8 0xC.ep-12 0x2.eep-8 -0x7.2p-12 -0x2.cp-8 0x2.2p-12 0x2.8ep-8 0x2.2p-12 -0x2.5ep-8 -0x5.ep-12 0x2.2cp-8 0x9p-12 -0x1.f8p-8 -0xB.ap-12 0x1.c6p-8 0xD.cp-12 -0x1.94p-8 -0xF.ap-12 0x1.64p-8 0x1.1p-8 -0x1.34p-8 -0x1.2p-8 0x1.06p-8 0x1.2ap-8 -0xD.ap-12 -0x1.3p-8 0xA.ep-12 0x1.32p-8 -0x8.6p-12 -0x1.3p-8 0x6p-12 0x1.2cp-8 -0x3.cp-12 -0x1.22p-8 0x1.cp-12 0x1.16p-8 0x2p-16 -0x1.0ap-8 -0x1.ep-12 0xF.ap-12 0x3.6p-12 -0xE.8p-12 -0x4.cp-12 0xD.4p-12 0x5.ep-12 -0xC.2p-12 -0x6.cp-12 0xA.cp-12 0x7.ap-12 -0x9.8p-12 -0x8.4p-12 0x8.4p-12 0x8.ap-12 -0x6.ep-12 -0x9p-12 0x5.ap-12 0x9.2p-12 -0x4.8p-12 -0x9.2p-12 0x3.4p-12 0x9.2p-12 -0x2.4p-12 -0x8.ep-12 0x1.2p-12 0x8.ap-12 -0x4p-16 -0x8.4p-12 -0xAp-16 0x7.cp-12 0x1.6p-12 -0x7.4p-12 -0x2.2p-12 0x6.ap-12 0x2.ap-12 -0x6p-12 -0x3.2p-12 0x5.6p-12 0x3.ap-12 -0x4.cp-12 -0x3.ep-12 0x4.2p-12 0x4.2p-12 -0x3.8p-12 -0x4.4p-12 0x2.ep-12 0x4.6p-12 -0x2.4p-12 -0x4.6p-12 0x1.ap-12 0x4.4p-12 -0x1.2p-12 -0x4.2p-12 0xAp-16 0x4p-12 -0x2p-16 -0x3.ep-12 -0x4p-16 0x3.ap-12 0xAp-16 -0x3.6p-12 -0xEp-16 0x3p-12 0x1.2p-12 -0x2.cp-12 -0x1.6p-12 0x2.6p-12 0x1.8p-12 -0x2.2p-12 -0x1.cp-12 0x1.cp-12 0x1.cp-12 -0x1.8p-12 -0x1.ep-12 0x1.4p-12 0x1.cp-12 -0x1p-12 -0x1.ep-12 0xAp-16 0x1.ap-12 -0xCp-16 -0x2p-12 0 0x1.2p-12 -0x1p-12 -0x2.ap-12 -0x1.2p-12 0 -0x2.ap-12 -0x5.8p-12 -0x3.cp-12 0x1p-12 0x5p-12) (0x5.8p-12 0x7.cp-12 -0x3.4p-12 0xAp-16 0xCp-16 -0x1.8p-12 0x1.ap-12 -0x1.4p-12 0x8p-16 0x6p-16 -0x1.4p-12 0x1.ap-12 -0x1.ap-12 0x1p-12 0 -0x1.2p-12 0x1.ep-12 -0x2p-12 0x1.6p-12 -0x4p-16 -0x1p-12 0x2p-12 -0x2.6p-12 0x1.ep-12 -0xAp-16 -0xEp-16 0x2.4p-12 -0x2.cp-12 0x2.6p-12 -0x1.2p-12 -0xAp-16 0x2.6p-12 -0x3.4p-12 0x3p-12 -0x1.cp-12 -0x4p-16 0x2.6p-12 -0x3.ap-12 0x3.cp-12 -0x2.6p-12 0x4p-16 0x2.4p-12 -0x4p-12 0x4.6p-12 -0x3.4p-12 0xEp-16 0x2p-12 -0x4.4p-12 0x5.2p-12 -0x4.4p-12 0x1.ap-12 0x1.ap-12 -0x4.8p-12 0x5.ep-12 -0x5.4p-12 0x2.ap-12 0x1p-12 -0x4.8p-12 0x6.ap-12 -0x6.6p-12 0x3.ep-12 0x4p-16 -0x4.6p-12 0x7.4p-12 -0x7.ap-12 0x5.4p-12 -0xEp-16 -0x4.2p-12 0x7.cp-12 -0x8.cp-12 0x6.cp-12 -0x2.2p-12 -0x3.6p-12 0x8.2p-12 -0xAp-12 0x8.8p-12 -0x3.cp-12 -0x2.8p-12 0x8.4p-12 -0xB.4p-12 0xA.6p-12 -0x5.cp-12 -0x1.4p-12 0x8.2p-12 -0xC.6p-12 0xC.8p-12 -0x8p-12 0x8p-16 0x7.ap-12 -0xD.6p-12 0xE.ap-12 -0xA.ap-12 0x2.ap-12 0x6.cp-12 -0xE.2p-12 0x1.0ep-8 -0xD.ap-12 0x5.6p-12 0x5.6p-12 -0xE.ap-12 0x1.32p-8 -0x1.1p-8 0x8.ap-12 0x3.6p-12 -0xE.cp-12 0x1.58p-8 -0x1.4cp-8 0xC.ap-12 0xAp-16 -0xE.6p-12 0x1.7cp-8 -0x1.92p-8 0x1.18p-8 -0x3p-12 -0xD.6p-12 0x1.9ep-8 -0x1.dep-8 0x1.74p-8 -0x7.ep-12 -0xB.8p-12 0x1.cp-8 -0x2.36p-8 0x1.e8p-8 -0xE.4p-12 -0x8.8p-12 0x1.dep-8 -0x2.ap-8 0x2.7cp-8 -0x1.6cp-8 -0x3.ep-12 0x1.f8p-8 -0x3.22p-8 0x3.4p-8 -0x2.3p-8 0x3.4p-12 0x2.1p-8 -0x3.dp-8 0x4.5cp-8 -0x3.58p-8 0xF.4p-12 0x2.22p-8 -0x4.dep-8 0x6.3p-8 -0x5.62p-8 0x2.5ep-8 0x2.2ep-8 -0x6.e8p-8 0xA.18p-8 -0xA.26p-8 0x6.12p-8 0x2.38p-8 -0xD.bp-8 0x1.a6ap-4 -0x2.5fep-4 0x2.e14p-4 0xC.f06p-4 0x2.e14p-4 -0x2.5fep-4 0x1.a6ap-4 -0xD.bp-8 0x2.38p-8 0x6.12p-8 -0xA.26p-8 0xA.18p-8 -0x6.e8p-8 0x2.2ep-8 0x2.5ep-8 -0x5.62p-8 0x6.3p-8 -0x4.dep-8 0x2.22p-8 0xF.4p-12 -0x3.58p-8 0x4.5cp-8 -0x3.dp-8 0x2.1p-8 0x3.4p-12 -0x2.3p-8 0x3.4p-8 -0x3.22p-8 0x1.f8p-8 -0x3.ep-12 -0x1.6cp-8 0x2.7cp-8 -0x2.ap-8 0x1.dep-8 -0x8.8p-12 -0xE.4p-12 0x1.e8p-8 -0x2.36p-8 0x1.cp-8 -0xB.8p-12 -0x7.ep-12 0x1.74p-8 -0x1.dep-8 0x1.9ep-8 -0xD.6p-12 -0x3p-12 0x1.18p-8 -0x1.92p-8 0x1.7cp-8 -0xE.6p-12 0xAp-16 0xC.ap-12 -0x1.4cp-8 0x1.58p-8 -0xE.cp-12 0x3.6p-12 0x8.ap-12 -0x1.1p-8 0x1.32p-8 -0xE.ap-12 0x5.6p-12 0x5.6p-12 -0xD.ap-12 0x1.0ep-8 -0xE.2p-12 0x6.cp-12 0x2.ap-12 -0xA.ap-12 0xE.ap-12 -0xD.6p-12 0x7.ap-12 0x8p-16 -0x8p-12 0xC.8p-12 -0xC.6p-12 0x8.2p-12 -0x1.4p-12 -0x5.cp-12 0xA.6p-12 -0xB.4p-12 0x8.4p-12 -0x2.8p-12 -0x3.cp-12 0x8.8p-12 -0xAp-12 0x8.2p-12 -0x3.6p-12 -0x2.2p-12 0x6.cp-12 -0x8.cp-12 0x7.cp-12 -0x4.2p-12 -0xEp-16 0x5.4p-12 -0x7.ap-12 0x7.4p-12 -0x4.6p-12 0x4p-16 0x3.ep-12 -0x6.6p-12 0x6.ap-12 -0x4.8p-12 0x1p-12 0x2.ap-12 -0x5.4p-12 0x5.ep-12 -0x4.8p-12 0x1.ap-12 0x1.ap-12 -0x4.4p-12 0x5.2p-12 -0x4.4p-12 0x2p-12 0xEp-16 -0x3.4p-12 0x4.6p-12 -0x4p-12 0x2.4p-12 0x4p-16 -0x2.6p-12 0x3.cp-12 -0x3.ap-12 0x2.6p-12 -0x4p-16 -0x1.cp-12 0x3p-12 -0x3.4p-12 0x2.6p-12 -0xAp-16 -0x1.2p-12 0x2.6p-12 -0x2.cp-12 0x2.4p-12 -0xEp-16 -0xAp-16 0x1.ep-12 -0x2.6p-12 0x2p-12 -0x1p-12 -0x4p-16 0x1.6p-12 -0x2p-12 0x1.ep-12 -0x1.2p-12 0 0x1p-12 -0x1.ap-12 0x1.ap-12 -0x1.4p-12 0x6p-16 0x8p-16 -0x1.4p-12 0x1.ap-12 -0x1.8p-12 0xCp-16 0xAp-16 -0x3.4p-12 0x7.cp-12 0x5.8p-12))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x7.ae147ae147aep+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortBank">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_chan_re1/(4 q1)]</param>
        <param name="firPortData">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_chan_re1/(1 q0)]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_chan_re1/(3 qc)]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_chan_re1/(2 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 41 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/chan_filter_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 41 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="chan_filter_re">
        <param name="blockType">firBlock</param>
        <param name="busAccessMode">busAccessReadWrite</param>
        <param name="busBaseAddr">0</param>
        <param name="busUsePipelinedReads">true</param>
        <param name="firBandCount">1</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0x5p-12 0x1p-12 -0x3.cp-12 -0x5.8p-12 -0x2.ap-12 0 -0x1.2p-12 -0x2.ap-12 -0x1p-12 0x1.2p-12 0 -0x2p-12 -0xCp-16 0x1.ap-12 0xAp-16 -0x1.ep-12 -0x1p-12 0x1.cp-12 0x1.4p-12 -0x1.ep-12 -0x1.8p-12 0x1.cp-12 0x1.cp-12 -0x1.cp-12 -0x2.2p-12 0x1.8p-12 0x2.6p-12 -0x1.6p-12 -0x2.cp-12 0x1.2p-12 0x3p-12 -0xEp-16 -0x3.6p-12 0xAp-16 0x3.ap-12 -0x4p-16 -0x3.ep-12 -0x2p-16 0x4p-12 0xAp-16 -0x4.2p-12 -0x1.2p-12 0x4.4p-12 0x1.ap-12 -0x4.6p-12 -0x2.4p-12 0x4.6p-12 0x2.ep-12 -0x4.4p-12 -0x3.8p-12 0x4.2p-12 0x4.2p-12 -0x3.ep-12 -0x4.cp-12 0x3.ap-12 0x5.6p-12 -0x3.2p-12 -0x6p-12 0x2.ap-12 0x6.ap-12 -0x2.2p-12 -0x7.4p-12 0x1.6p-12 0x7.cp-12 -0xAp-16 -0x8.4p-12 -0x4p-16 0x8.ap-12 0x1.2p-12 -0x8.ep-12 -0x2.4p-12 0x9.2p-12 0x3.4p-12 -0x9.2p-12 -0x4.8p-12 0x9.2p-12 0x5.ap-12 -0x9p-12 -0x6.ep-12 0x8.ap-12 0x8.4p-12 -0x8.4p-12 -0x9.8p-12 0x7.ap-12 0xA.cp-12 -0x6.cp-12 -0xC.2p-12 0x5.ep-12 0xD.4p-12 -0x4.cp-12 -0xE.8p-12 0x3.6p-12 0xF.ap-12 -0x1.ep-12 -0x1.0ap-8 0x2p-16 0x1.16p-8 0x1.cp-12 -0x1.22p-8 -0x3.cp-12 0x1.2cp-8 0x6p-12 -0x1.3p-8 -0x8.6p-12 0x1.32p-8 0xA.ep-12 -0x1.3p-8 -0xD.ap-12 0x1.2ap-8 0x1.06p-8 -0x1.2p-8 -0x1.34p-8 0x1.1p-8 0x1.64p-8 -0xF.ap-12 -0x1.94p-8 0xD.cp-12 0x1.c6p-8 -0xB.ap-12 -0x1.f8p-8 0x9p-12 0x2.2cp-8 -0x5.ep-12 -0x2.5ep-8 0x2.2p-12 0x2.8ep-8 0x2.2p-12 -0x2.cp-8 -0x7.2p-12 0x2.eep-8 0xC.ep-12 -0x3.1cp-8 -0x1.38p-8 0x3.48p-8 0x1.b4p-8 -0x3.7p-8 -0x2.46p-8 0x3.96p-8 0x2.f4p-8 -0x3.bap-8 -0x3.c8p-8 0x3.dap-8 0x4.dp-8 -0x3.f6p-8 -0x6.2ap-8 0x4.0ep-8 0x8.06p-8 -0x4.22p-8 -0xA.d4p-8 0x4.3p-8 0xF.b8p-8 -0x4.3cp-8 -0x1.adp-4 0x4.44p-8 0x5.15ep-4 0x7.bbap-4 0x5.15ep-4 0x4.44p-8 -0x1.adp-4 -0x4.3cp-8 0xF.b8p-8 0x4.3p-8 -0xA.d4p-8 -0x4.22p-8 0x8.06p-8 0x4.0ep-8 -0x6.2ap-8 -0x3.f6p-8 0x4.dp-8 0x3.dap-8 -0x3.c8p-8 -0x3.bap-8 0x2.f4p-8 0x3.96p-8 -0x2.46p-8 -0x3.7p-8 0x1.b4p-8 0x3.48p-8 -0x1.38p-8 -0x3.1cp-8 0xC.ep-12 0x2.eep-8 -0x7.2p-12 -0x2.cp-8 0x2.2p-12 0x2.8ep-8 0x2.2p-12 -0x2.5ep-8 -0x5.ep-12 0x2.2cp-8 0x9p-12 -0x1.f8p-8 -0xB.ap-12 0x1.c6p-8 0xD.cp-12 -0x1.94p-8 -0xF.ap-12 0x1.64p-8 0x1.1p-8 -0x1.34p-8 -0x1.2p-8 0x1.06p-8 0x1.2ap-8 -0xD.ap-12 -0x1.3p-8 0xA.ep-12 0x1.32p-8 -0x8.6p-12 -0x1.3p-8 0x6p-12 0x1.2cp-8 -0x3.cp-12 -0x1.22p-8 0x1.cp-12 0x1.16p-8 0x2p-16 -0x1.0ap-8 -0x1.ep-12 0xF.ap-12 0x3.6p-12 -0xE.8p-12 -0x4.cp-12 0xD.4p-12 0x5.ep-12 -0xC.2p-12 -0x6.cp-12 0xA.cp-12 0x7.ap-12 -0x9.8p-12 -0x8.4p-12 0x8.4p-12 0x8.ap-12 -0x6.ep-12 -0x9p-12 0x5.ap-12 0x9.2p-12 -0x4.8p-12 -0x9.2p-12 0x3.4p-12 0x9.2p-12 -0x2.4p-12 -0x8.ep-12 0x1.2p-12 0x8.ap-12 -0x4p-16 -0x8.4p-12 -0xAp-16 0x7.cp-12 0x1.6p-12 -0x7.4p-12 -0x2.2p-12 0x6.ap-12 0x2.ap-12 -0x6p-12 -0x3.2p-12 0x5.6p-12 0x3.ap-12 -0x4.cp-12 -0x3.ep-12 0x4.2p-12 0x4.2p-12 -0x3.8p-12 -0x4.4p-12 0x2.ep-12 0x4.6p-12 -0x2.4p-12 -0x4.6p-12 0x1.ap-12 0x4.4p-12 -0x1.2p-12 -0x4.2p-12 0xAp-16 0x4p-12 -0x2p-16 -0x3.ep-12 -0x4p-16 0x3.ap-12 0xAp-16 -0x3.6p-12 -0xEp-16 0x3p-12 0x1.2p-12 -0x2.cp-12 -0x1.6p-12 0x2.6p-12 0x1.8p-12 -0x2.2p-12 -0x1.cp-12 0x1.cp-12 0x1.cp-12 -0x1.8p-12 -0x1.ep-12 0x1.4p-12 0x1.cp-12 -0x1p-12 -0x1.ep-12 0xAp-16 0x1.ap-12 -0xCp-16 -0x2p-12 0 0x1.2p-12 -0x1p-12 -0x2.ap-12 -0x1.2p-12 0 -0x2.ap-12 -0x5.8p-12 -0x3.cp-12 0x1p-12 0x5p-12) (0x5.8p-12 0x7.cp-12 -0x3.4p-12 0xAp-16 0xCp-16 -0x1.8p-12 0x1.ap-12 -0x1.4p-12 0x8p-16 0x6p-16 -0x1.4p-12 0x1.ap-12 -0x1.ap-12 0x1p-12 0 -0x1.2p-12 0x1.ep-12 -0x2p-12 0x1.6p-12 -0x4p-16 -0x1p-12 0x2p-12 -0x2.6p-12 0x1.ep-12 -0xAp-16 -0xEp-16 0x2.4p-12 -0x2.cp-12 0x2.6p-12 -0x1.2p-12 -0xAp-16 0x2.6p-12 -0x3.4p-12 0x3p-12 -0x1.cp-12 -0x4p-16 0x2.6p-12 -0x3.ap-12 0x3.cp-12 -0x2.6p-12 0x4p-16 0x2.4p-12 -0x4p-12 0x4.6p-12 -0x3.4p-12 0xEp-16 0x2p-12 -0x4.4p-12 0x5.2p-12 -0x4.4p-12 0x1.ap-12 0x1.ap-12 -0x4.8p-12 0x5.ep-12 -0x5.4p-12 0x2.ap-12 0x1p-12 -0x4.8p-12 0x6.ap-12 -0x6.6p-12 0x3.ep-12 0x4p-16 -0x4.6p-12 0x7.4p-12 -0x7.ap-12 0x5.4p-12 -0xEp-16 -0x4.2p-12 0x7.cp-12 -0x8.cp-12 0x6.cp-12 -0x2.2p-12 -0x3.6p-12 0x8.2p-12 -0xAp-12 0x8.8p-12 -0x3.cp-12 -0x2.8p-12 0x8.4p-12 -0xB.4p-12 0xA.6p-12 -0x5.cp-12 -0x1.4p-12 0x8.2p-12 -0xC.6p-12 0xC.8p-12 -0x8p-12 0x8p-16 0x7.ap-12 -0xD.6p-12 0xE.ap-12 -0xA.ap-12 0x2.ap-12 0x6.cp-12 -0xE.2p-12 0x1.0ep-8 -0xD.ap-12 0x5.6p-12 0x5.6p-12 -0xE.ap-12 0x1.32p-8 -0x1.1p-8 0x8.ap-12 0x3.6p-12 -0xE.cp-12 0x1.58p-8 -0x1.4cp-8 0xC.ap-12 0xAp-16 -0xE.6p-12 0x1.7cp-8 -0x1.92p-8 0x1.18p-8 -0x3p-12 -0xD.6p-12 0x1.9ep-8 -0x1.dep-8 0x1.74p-8 -0x7.ep-12 -0xB.8p-12 0x1.cp-8 -0x2.36p-8 0x1.e8p-8 -0xE.4p-12 -0x8.8p-12 0x1.dep-8 -0x2.ap-8 0x2.7cp-8 -0x1.6cp-8 -0x3.ep-12 0x1.f8p-8 -0x3.22p-8 0x3.4p-8 -0x2.3p-8 0x3.4p-12 0x2.1p-8 -0x3.dp-8 0x4.5cp-8 -0x3.58p-8 0xF.4p-12 0x2.22p-8 -0x4.dep-8 0x6.3p-8 -0x5.62p-8 0x2.5ep-8 0x2.2ep-8 -0x6.e8p-8 0xA.18p-8 -0xA.26p-8 0x6.12p-8 0x2.38p-8 -0xD.bp-8 0x1.a6ap-4 -0x2.5fep-4 0x2.e14p-4 0xC.f06p-4 0x2.e14p-4 -0x2.5fep-4 0x1.a6ap-4 -0xD.bp-8 0x2.38p-8 0x6.12p-8 -0xA.26p-8 0xA.18p-8 -0x6.e8p-8 0x2.2ep-8 0x2.5ep-8 -0x5.62p-8 0x6.3p-8 -0x4.dep-8 0x2.22p-8 0xF.4p-12 -0x3.58p-8 0x4.5cp-8 -0x3.dp-8 0x2.1p-8 0x3.4p-12 -0x2.3p-8 0x3.4p-8 -0x3.22p-8 0x1.f8p-8 -0x3.ep-12 -0x1.6cp-8 0x2.7cp-8 -0x2.ap-8 0x1.dep-8 -0x8.8p-12 -0xE.4p-12 0x1.e8p-8 -0x2.36p-8 0x1.cp-8 -0xB.8p-12 -0x7.ep-12 0x1.74p-8 -0x1.dep-8 0x1.9ep-8 -0xD.6p-12 -0x3p-12 0x1.18p-8 -0x1.92p-8 0x1.7cp-8 -0xE.6p-12 0xAp-16 0xC.ap-12 -0x1.4cp-8 0x1.58p-8 -0xE.cp-12 0x3.6p-12 0x8.ap-12 -0x1.1p-8 0x1.32p-8 -0xE.ap-12 0x5.6p-12 0x5.6p-12 -0xD.ap-12 0x1.0ep-8 -0xE.2p-12 0x6.cp-12 0x2.ap-12 -0xA.ap-12 0xE.ap-12 -0xD.6p-12 0x7.ap-12 0x8p-16 -0x8p-12 0xC.8p-12 -0xC.6p-12 0x8.2p-12 -0x1.4p-12 -0x5.cp-12 0xA.6p-12 -0xB.4p-12 0x8.4p-12 -0x2.8p-12 -0x3.cp-12 0x8.8p-12 -0xAp-12 0x8.2p-12 -0x3.6p-12 -0x2.2p-12 0x6.cp-12 -0x8.cp-12 0x7.cp-12 -0x4.2p-12 -0xEp-16 0x5.4p-12 -0x7.ap-12 0x7.4p-12 -0x4.6p-12 0x4p-16 0x3.ep-12 -0x6.6p-12 0x6.ap-12 -0x4.8p-12 0x1p-12 0x2.ap-12 -0x5.4p-12 0x5.ep-12 -0x4.8p-12 0x1.ap-12 0x1.ap-12 -0x4.4p-12 0x5.2p-12 -0x4.4p-12 0x2p-12 0xEp-16 -0x3.4p-12 0x4.6p-12 -0x4p-12 0x2.4p-12 0x4p-16 -0x2.6p-12 0x3.cp-12 -0x3.ap-12 0x2.6p-12 -0x4p-16 -0x1.cp-12 0x3p-12 -0x3.4p-12 0x2.6p-12 -0xAp-16 -0x1.2p-12 0x2.6p-12 -0x2.cp-12 0x2.4p-12 -0xEp-16 -0xAp-16 0x1.ep-12 -0x2.6p-12 0x2p-12 -0x1p-12 -0x4p-16 0x1.6p-12 -0x2p-12 0x1.ep-12 -0x1.2p-12 0 0x1p-12 -0x1.ap-12 0x1.ap-12 -0x1.4p-12 0x6p-16 0x8p-16 -0x1.4p-12 0x1.ap-12 -0x1.8p-12 0xCp-16 0xAp-16 -0x3.4p-12 0x7.cp-12 0x5.8p-12))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">1</param>
        <param name="firInputRate">0x7.ae147ae147aep+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19))</param>
        <param name="firPortBank">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_chan_re/(4 q1)]</param>
        <param name="firPortData">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_chan_re/(1 q0)]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_chan_re/(3 qc)]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_chan_re/(2 qv)]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 41 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/chan_filter_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 41 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 d1)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
        <wire name="(4 bank)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 qv)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_Scale_re/wireValid]</param>
        <param name="(3 qc)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/chan_filter_Scale_re/wireChannel]</param>
      </block>
      <block name="routing_reg_chan_re">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_maxfanout_re/0]</param>
        <param name="(2 dv)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_maxfanout_v_re/0]</param>
        <param name="(3 dc)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_maxfanout_c_re/0]</param>
        <param name="(4 CoefBank)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_maxfanout_c_re1/0]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
        <wire name="(4 q1)"/>
      </block>
      <block name="routing_reg_chan_re1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_maxfanout_im/0]</param>
        <param name="(2 dv)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_maxfanout_v_im/0]</param>
        <param name="(3 dc)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_maxfanout_c_im/0]</param>
        <param name="(4 CoefBank)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/routing_reg_maxfanout_c_re2/0]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
        <wire name="(4 q1)"/>
      </block>
      <block name="routing_reg_maxfanout_c_im">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/inputBlock/(3 c)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="routing_reg_maxfanout_c_re">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/inputBlock/(3 c)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="routing_reg_maxfanout_c_re1">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/inputBlock/(4 bank)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="routing_reg_maxfanout_c_re2">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/inputBlock/(4 bank)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="routing_reg_maxfanout_im">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0))</param>
        <wire name="0"/>
      </block>
      <block name="routing_reg_maxfanout_re">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0))</param>
        <wire name="0"/>
      </block>
      <block name="routing_reg_maxfanout_v_im">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/inputBlock/(2 v)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
      <block name="routing_reg_maxfanout_v_re">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter/inputBlock/(2 v)]</param>
        <param name="blockType">fanoutBlock</param>
        <param name="fanoutOutputCount">1</param>
        <param name="fanoutUninitialised">0</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 1 0 ^4))</param>
        <wire name="0"/>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/routing_reg_chan_re"</param>
      <param name="simulinkPortData">(((4 CoefBank false ^4 1 0 1) (1 d false true false false 16 14 1) (3 dc false ^4 8 0 1) (2 dv true false false false 1 0 1)) ((1 q0 false true false false 16 14 1) (4 q1 false ^4 1 0 1) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintGt</param>
      <param name="synthLConstraintPair">synthLConstraintChannelIO</param>
      <param name="synthLConstraintValue">2</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/inputBlock/(1 d)]</param>
        <param name="1">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/inputBlock/(4 CoefBank)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/inputBlock/(3 dc)]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/inputBlock/(2 dv)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/routing_reg_chan_re/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/ChannelIn/0]</param>
        <param name="1">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/ChannelIn/1]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/ChannelIn/wireChannel]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/routing_reg_chan_re/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 dv)"/>
        <wire name="(3 dc)"/>
        <wire name="(4 CoefBank)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 q0)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/ChannelOut/0]</param>
        <param name="(2 qv)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/ChannelOut/wireValid]</param>
        <param name="(3 qc)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/ChannelOut/wireChannel]</param>
        <param name="(4 q1)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re/ChannelOut/1]</param>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/routing_reg_chan_re1"</param>
      <param name="simulinkPortData">(((4 CoefBank false ^4 1 0 1) (1 d false true false false 16 14 1) (3 dc false ^4 8 0 1) (2 dv true false false false 1 0 1)) ((1 q0 false true false false 16 14 1) (4 q1 false ^4 1 0 1) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintGt</param>
      <param name="synthLConstraintPair">synthLConstraintChannelIO</param>
      <param name="synthLConstraintValue">2</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/inputBlock/(1 d)]</param>
        <param name="1">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/inputBlock/(4 CoefBank)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/inputBlock/(3 dc)]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/inputBlock/(2 dv)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/routing_reg_chan_re1/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/ChannelIn/0]</param>
        <param name="1">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/ChannelIn/1]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/ChannelIn/wireChannel]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Chan_Filter/routing_reg_chan_re1/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 dv)"/>
        <wire name="(3 dc)"/>
        <wire name="(4 CoefBank)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 q0)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/ChannelOut/0]</param>
        <param name="(2 qv)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/ChannelOut/wireValid]</param>
        <param name="(3 qc)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/ChannelOut/wireChannel]</param>
        <param name="(4 q1)">[/ddc_model_DUT_DUT_Chan_Filter_l1_Chan_Filter_routing_reg_chan_re1/ChannelOut/1]</param>
      </block>
    </model>
    <model name="&quot;ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Filter-Reconfig"</param>
      <param name="simulinkPortData">(((4 BWconfig_C1 false ^4 8 0 1) (1 In1 false true false true 16 14 1) (3 c false ^4 8 0 1) (2 v true false false false 1 0 1)) ((4 CoefBankSel false ^4 1 0 1) (2 Out4 true false false false 1 0 1) (3 Out6 false ^4 8 0 1) (1 d1 false true false true 16 14 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/inputBlock/(1 In1)]</param>
        <param name="1">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/inputBlock/(4 BWconfig_C1)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/inputBlock/(3 c)]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/inputBlock/(2 v)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Filter-Reconfig/ChannelIn"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/ChannelIn/0]</param>
        <param name="1">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/Lut_PostCast_primWireOut/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Chan_Filter_l1/Filter-Reconfig/ChannelOut"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Lut">
        <param name="blockType">lutBlock</param>
        <param name="lutData">(0 ^14 1 0 ^241)</param>
        <param name="lutPortAddr">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/ChannelIn/1]</param>
        <param name="simulinkExtraCacheKeys">((1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="Lut_PostCast_primWireOut">
        <param name="0">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/Lut/primWireOut]</param>
        <param name="blockType">castBlock</param>
        <param name="castMode">castModeConvert</param>
        <param name="castOutputType">(typeUFixed 1 0)</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 In1)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
        <wire name="(4 BWconfig_C1)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="(1 d1)">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/ChannelOut/0]</param>
        <param name="(2 Out4)">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/ChannelOut/wireValid]</param>
        <param name="(3 Out6)">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/ChannelOut/wireChannel]</param>
        <param name="(4 CoefBankSel)">[/"ddc_model_DUT_DUT_Chan_Filter_l1_Filter-Reconfig"/ChannelOut/1]</param>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT_Const_sel">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="resetMinimizationModelEnable">false</param>
      <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/Const_sel"</param>
      <param name="simulinkPortData">(((4 cin_d1 false ^4 8 0 1) (1 din_d1 false true false true 32 27 4) (2 din_d2 false true false true 32 27 4) (5 mux_sel true false false false 1 0 1) (3 vin_d1 true false false false 1 0 1)) ((3 cin_a1 false ^4 8 0 1) (1 din_a1 false true false true 32 27 4) (2 vin_a1 true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="Channel_In_HB_Bypass">
        <param name="0">[/ddc_model_DUT_DUT_Const_sel/inputBlock/(1 din_d1)]</param>
        <param name="1">[/ddc_model_DUT_DUT_Const_sel/inputBlock/(5 mux_sel)]</param>
        <param name="2">[/ddc_model_DUT_DUT_Const_sel/inputBlock/(2 din_d2)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Const_sel/inputBlock/(4 cin_d1)]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Const_sel/inputBlock/(3 vin_d1)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (4 32 27 0 1 1))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Const_sel/Channel_In_HB_Bypass"</param>
        <wire name="0"/>
        <wire name="1"/>
        <wire name="2"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Channel_out_HC_Bypass">
        <param name="0">[/ddc_model_DUT_DUT_Const_sel/Mux/primWireOut]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_Const_sel/Channel_In_HB_Bypass/wireChannel]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_Const_sel/Channel_In_HB_Bypass/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (4 32 27 0 1 1))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/Const_sel/Channel_out_HC_Bypass"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="Mux">
        <param name="0">[/ddc_model_DUT_DUT_Const_sel/Channel_In_HB_Bypass/0]</param>
        <param name="1">[/ddc_model_DUT_DUT_Const_sel/Channel_In_HB_Bypass/2]</param>
        <param name="blockType">muxBlock</param>
        <param name="muxPortSelect">[/ddc_model_DUT_DUT_Const_sel/Channel_In_HB_Bypass/1]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (4 32 27 0 1 1) (4 32 27 0 1 1) (4 32 27 0 1 1))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 din_d1)"/>
        <wire name="(2 din_d2)"/>
        <wire name="(3 vin_d1)"/>
        <wire name="(4 cin_d1)"/>
        <wire name="(5 mux_sel)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 din_a1)">[/ddc_model_DUT_DUT_Const_sel/Channel_out_HC_Bypass/0]</param>
        <param name="(2 vin_a1)">[/ddc_model_DUT_DUT_Const_sel/Channel_out_HC_Bypass/wireValid]</param>
        <param name="(3 cin_a1)">[/ddc_model_DUT_DUT_Const_sel/Channel_out_HC_Bypass/wireChannel]</param>
      </block>
    </model>
    <model name="&quot;ddc_model_DUT_DUT_DDC_l1 &quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 "</param>
      <param name="simulinkPortData">(((3 c false ^4 8 0 1) (1 d false true false true 16 14 4) (2 v true false false false 1 0 1)) ((1 q false true false true 16 14 1) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="HB1">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d)">[/"ddc_model_DUT_DUT_DDC_l1 "/routing_reg_hb62hb7/(1 q0)]</param>
        <param name="(2 v)">[/"ddc_model_DUT_DUT_DDC_l1 "/routing_reg_hb62hb7/(2 qv)]</param>
        <param name="(3 c)">[/"ddc_model_DUT_DUT_DDC_l1 "/routing_reg_hb62hb7/(3 qc)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="HB2">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d)">[/"ddc_model_DUT_DUT_DDC_l1 "/inputBlock/(1 d)]</param>
        <param name="(2 c)">[/"ddc_model_DUT_DUT_DDC_l1 "/inputBlock/(3 c)]</param>
        <param name="(3 v)">[/"ddc_model_DUT_DUT_DDC_l1 "/inputBlock/(2 v)]</param>
        <wire name="(1 q)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/"ddc_model_DUT_DUT_DDC_l1 "/HB1/(1 q)]</param>
        <param name="(2 qv)">[/"ddc_model_DUT_DUT_DDC_l1 "/HB1/(2 qv)]</param>
        <param name="(3 qc)">[/"ddc_model_DUT_DUT_DDC_l1 "/HB1/(3 qc)]</param>
      </block>
      <block name="routing_reg_hb62hb7">
        <param name="blockType">modelBlock</param>
        <param name="modelNode">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 d)">[/"ddc_model_DUT_DUT_DDC_l1 "/HB2/(1 q)]</param>
        <param name="(2 dv)">[/"ddc_model_DUT_DUT_DDC_l1 "/HB2/(2 qv)]</param>
        <param name="(3 dc)">[/"ddc_model_DUT_DUT_DDC_l1 "/HB2/(3 qc)]</param>
        <wire name="(1 q0)"/>
        <wire name="(2 qv)"/>
        <wire name="(3 qc)"/>
      </block>
    </model>
    <model name="&quot;ddc_model_DUT_DUT_DDC_l1 _HB1&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB1"</param>
      <param name="simulinkPortData">(((3 c false ^4 8 0 1) (1 d false true false true 16 14 2) (2 v true false false false 1 0 1)) ((1 q false true false true 16 14 1) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/inputBlock/(1 d)]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (2 16 14 0 1 0) (2 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="HB1_im">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x6p-16 0 0xCp-16 0 -0x1.ap-12 0 0x2.cp-12 0 -0x4.cp-12 0 0x7.6p-12 0 -0xB.6p-12 0 0x1.0ap-8 0 -0x1.7ep-8 0 0x2.14p-8 0 -0x2.dep-8 0 0x3.e4p-8 0 -0x5.4ap-8 0 0x7.3ap-8 0 -0xA.2cp-8 0 0xF.36p-8 0 -0x1.a82p-4 0 0x5.144p-4 0x8p-4 0x5.144p-4 0 -0x1.a82p-4 0 0xF.36p-8 0 -0xA.2cp-8 0 0x7.3ap-8 0 -0x5.4ap-8 0 0x3.e4p-8 0 -0x2.dep-8 0 0x2.14p-8 0 -0x1.7ep-8 0 0x1.0ap-8 0 -0xB.6p-12 0 0x7.6p-12 0 -0x4.cp-12 0 0x2.cp-12 0 -0x1.ap-12 0 0xCp-16 0 -0x6p-16))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0xF.5c28f5c28f5cp+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/inputBlock/(3 c)]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 39 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB1/HB1_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 2) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 39 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="HB1_re">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((-0x6p-16 0 0xCp-16 0 -0x1.ap-12 0 0x2.cp-12 0 -0x4.cp-12 0 0x7.6p-12 0 -0xB.6p-12 0 0x1.0ap-8 0 -0x1.7ep-8 0 0x2.14p-8 0 -0x2.dep-8 0 0x3.e4p-8 0 -0x5.4ap-8 0 0x7.3ap-8 0 -0xA.2cp-8 0 0xF.36p-8 0 -0x1.a82p-4 0 0x5.144p-4 0x8p-4 0x5.144p-4 0 -0x1.a82p-4 0 0xF.36p-8 0 -0xA.2cp-8 0 0x7.3ap-8 0 -0x5.4ap-8 0 0x3.e4p-8 0 -0x2.dep-8 0 0x2.14p-8 0 -0x1.7ep-8 0 0x1.0ap-8 0 -0xB.6p-12 0 0x7.6p-12 0 -0x4.cp-12 0 0x2.cp-12 0 -0x1.ap-12 0 0xCp-16 0 -0x6p-16))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0xF.5c28f5c28f5cp+4</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/inputBlock/(3 c)]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/inputBlock/(2 v)]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 39 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB1/HB1_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 2) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 39 29 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/scale_HB1_im/scaleWireData]</param>
        <param name="complexPackPortReal">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/scale_HB1_re/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 0) (1 16 14 0 1 0) (1 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 v)"/>
        <wire name="(3 c)"/>
      </block>
      <block name="nil">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nil1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 qv)">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/scale_HB1_re/wireValid]</param>
        <param name="(3 qc)">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/scale_HB1_re/wireChannel]</param>
      </block>
      <block name="scale_HB1_im">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/HB1_im/wireChannel]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/HB1_im/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/HB1_im/firWireData]</param>
        <param name="scalePortShift">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/nil1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 39 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB1/scale_HB1_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 39 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="scale_HB1_re">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/HB1_re/wireChannel]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/HB1_re/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/HB1_re/firWireData]</param>
        <param name="scalePortShift">[/"ddc_model_DUT_DUT_DDC_l1 _HB1"/nil/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((1 39 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (1 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB1/scale_HB1_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 39 29 1) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 1) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
    </model>
    <model name="&quot;ddc_model_DUT_DUT_DDC_l1 _HB2&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4) (2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB2"</param>
      <param name="simulinkPortData">(((2 c false ^4 8 0 1) (1 d false true false true 16 14 4) (3 v true false false false 1 0 1)) ((1 q false true false true 16 14 2) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">true</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="&quot;Complex to&#xA;Real-Imag&quot;">
        <param name="blockType">complexUnpackBlock</param>
        <param name="complexUnpackPortIn">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/inputBlock/(1 d)]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (4 16 14 0 1 0) (4 16 14 0 1 0))</param>
        <wire name="complexUnpackWireImag"/>
        <wire name="complexUnpackWireReal"/>
      </block>
      <block name="HB2_im">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0 0x3.2p-12 0 -0x1.78p-8 0 0x6.08p-8 0 -0x1.33cp-4 0 0x4.e76p-4 0x7.ffep-4 0x4.e76p-4 0 -0x1.33cp-4 0 0x6.08p-8 0 -0x1.78p-8 0 0x3.2p-12 0))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x1.eb851eb851eb8p+8</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/"Complex to
Real-Imag"/complexUnpackWireImag]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/inputBlock/(2 c)]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/inputBlock/(3 v)]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 37 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB2/HB2_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 37 29 2) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="HB2_re">
        <param name="blockType">firBlock</param>
        <param name="firBandCount">2</param>
        <param name="firChannelCount">4</param>
        <param name="firCoefSharing">auto</param>
        <param name="firCoefs">((0 0x3.2p-12 0 -0x1.78p-8 0 0x6.08p-8 0 -0x1.33cp-4 0 0x4.e76p-4 0x7.ffep-4 0x4.e76p-4 0 -0x1.33cp-4 0 0x6.08p-8 0 -0x1.78p-8 0 0x3.2p-12 0))</param>
        <param name="firCoefsType">(typeSFixed 1 15)</param>
        <param name="firDecimFactor">2</param>
        <param name="firInputRate">0x1.eb851eb851eb8p+8</param>
        <param name="firInterpFactor">1</param>
        <param name="firMM">((0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15))</param>
        <param name="firPortData">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/"Complex to
Real-Imag"/complexUnpackWireReal]</param>
        <param name="firShapeType">firShapeSymmetrical</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/inputBlock/(2 c)]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/inputBlock/(3 v)]</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 37 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB2/HB2_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 16 14 4) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1)) ((1 out_1 false true false false 37 29 2) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="firWireData"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="&quot;Real-Imag to&#xA;Complex&quot;">
        <param name="blockType">complexPackBlock</param>
        <param name="complexPackPortImag">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/scale_HB2_im/scaleWireData]</param>
        <param name="complexPackPortReal">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/scale_HB2_re/scaleWireData]</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 0) (2 16 14 0 1 0) (2 16 14 0 1 1))</param>
        <wire name="complexPackWireOut"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 16 14 0 1 1) (1 8 0 ^4) (1 1 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 c)"/>
        <wire name="(3 v)"/>
      </block>
      <block name="nil">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="nil1">
        <param name="blockType">constBlock</param>
        <param name="constType">(typeUFixed 1 0)</param>
        <param name="constValue">0</param>
        <param name="constWarnSaturation">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4))</param>
        <wire name="primWireOut"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q)">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/"Real-Imag to
Complex"/complexPackWireOut]</param>
        <param name="(2 qv)">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/scale_HB2_re/wireValid]</param>
        <param name="(3 qc)">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/scale_HB2_re/wireChannel]</param>
      </block>
      <block name="scale_HB2_im">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/HB2_im/wireChannel]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/HB2_im/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/HB2_im/firWireData]</param>
        <param name="scalePortShift">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/nil1/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((2 37 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (2 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB2/scale_HB2_im"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 37 29 2) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 2) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 2)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="scale_HB2_re">
        <param name="blockType">scaleBlock</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/HB2_re/wireChannel]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/HB2_re/wireValid]</param>
        <param name="scaleOutputType">(typeSFixed 2 14)</param>
        <param name="scalePortData">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/HB2_re/firWireData]</param>
        <param name="scalePortShift">[/"ddc_model_DUT_DUT_DDC_l1 _HB2"/nil/primWireOut]</param>
        <param name="scaleRoundingMode">roundingBiased</param>
        <param name="scaleSaturateMode">saturateNone</param>
        <param name="scaleShiftVector">(0)</param>
        <param name="simulinkExtraCacheKeys">((2 37 29 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (1 1 0 ^4) (2 16 14 0 1 0) (1 1 0 ^4) (1 8 0 ^4) (2 1 0 ^4))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /HB2/scale_HB2_re"</param>
        <param name="simulinkPortData">(((1 in_1 false true false false 37 29 2) (2 in_2 true false false false 1 0 1) (3 in_3 false ^4 8 0 1) (4 in_4 false ^4 1 0 1)) ((1 out_1 false true false false 16 14 2) (2 out_2 true false false false 1 0 1) (3 out_3 false ^4 8 0 1) (4 out_4 true false false false 1 0 2)))</param>
        <param name="synthSimulationMode">simulationModeStandard</param>
        <wire name="scaleWireData"/>
        <wire name="scaleWireOverflow"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
    </model>
    <model name="&quot;ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7&quot;">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /routing_reg_hb62hb7"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 14 2) (3 dc false ^4 8 0 1) (2 dv true false false false 1 0 1)) ((1 q0 false true false true 16 14 2) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintGt</param>
      <param name="synthLConstraintPair">synthLConstraintChannelIO</param>
      <param name="synthLConstraintValue">2</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"/inputBlock/(1 d)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"/inputBlock/(3 dc)]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"/inputBlock/(2 dv)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (2 16 14 0 1 1))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /routing_reg_hb62hb7/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"/ChannelIn/0]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"/ChannelIn/wireChannel]</param>
        <param name="portValid">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (2 16 14 0 1 1))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/DDC_l1 /routing_reg_hb62hb7/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 dv)"/>
        <wire name="(3 dc)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((2 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q0)">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"/ChannelOut/0]</param>
        <param name="(2 qv)">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"/ChannelOut/wireValid]</param>
        <param name="(3 qc)">[/"ddc_model_DUT_DUT_DDC_l1 _routing_reg_hb62hb7"/ChannelOut/wireChannel]</param>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT_enb_subsys1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (0 ^6))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/enb_subsys1"</param>
      <param name="simulinkPortData">(((1 In_d false true false true 32 27 4)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((4 32 27 0 1 1) (0 ^6))</param>
        <wire name="(1 In_d)"/>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT_enb_subsys4">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (0 ^6))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/enb_subsys4"</param>
      <param name="simulinkPortData">(((1 In1 false true false true 16 14 1)) ())</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthCircuitTimed">true</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (0 ^6))</param>
        <wire name="(1 In1)"/>
      </block>
    </model>
    <model name="ddc_model_DUT_DUT_routing_reg_hb72chan_l1">
      <param name="avalonMMInterfaceName">bus</param>
      <param name="inputDuringReset">"0"</param>
      <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
      <param name="simulinkPath">"ddc_model/DUT/DUT/routing_reg_hb72chan_l1"</param>
      <param name="simulinkPortData">(((1 d false true false true 16 14 1) (3 dc false ^4 8 0 1) (2 dv true false false false 1 0 1)) ((1 q0 false true false true 16 14 1) (3 qc false ^4 8 0 1) (2 qv true false false false 1 0 1)))</param>
      <param name="softwareModelGenerationCycleAccurate">false</param>
      <param name="softwareModelGenerationEnabled">false</param>
      <param name="synthATBBusMismatch">synthATBModeWarning</param>
      <param name="synthATBChannelMismatch">synthATBModeError</param>
      <param name="synthATBDDRMismatch">synthATBModeWarning</param>
      <param name="synthATBFloatThreshold">0</param>
      <param name="synthATBFloatZeroThreshold">0</param>
      <param name="synthATBGPIOMismatch">synthATBModeWarning</param>
      <param name="synthBusAddrWidth">14</param>
      <param name="synthBusClockMode">synthBusClockAsynch</param>
      <param name="synthBusDataWidth">32</param>
      <param name="synthBusEndianMode">synthBusEndianBig</param>
      <param name="synthBusFreq">100</param>
      <param name="synthClockFreq">0x1.eb851eb851eb8p+8</param>
      <param name="synthClockMargin">50</param>
      <param name="synthClockName">clk</param>
      <param name="synthDeviceCoreVoltage">""</param>
      <param name="synthDeviceFamily">"Agilex 7"</param>
      <param name="synthDeviceInitialiseMemories">true</param>
      <param name="synthDevicePart">AGFB014R24A3E3V</param>
      <param name="synthDeviceSpeedGrade">"3"</param>
      <param name="synthDeviceSubFamily">""</param>
      <param name="synthGenerateATB">true</param>
      <param name="synthLConstraintMode">synthLConstraintGt</param>
      <param name="synthLConstraintPair">synthLConstraintChannelIO</param>
      <param name="synthLConstraintValue">2</param>
      <param name="synthResetActiveMode">synthResetActiveHigh</param>
      <param name="synthResetName">areset</param>
      <param name="synthSimulationMode">simulationModeStandard</param>
      <block name="ChannelIn">
        <param name="0">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1/inputBlock/(1 d)]</param>
        <param name="blockType">channelInBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1/inputBlock/(3 dc)]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1/inputBlock/(2 dv)]</param>
        <param name="scheduleOrigin">true</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/routing_reg_hb72chan_l1/ChannelIn"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="ChannelOut">
        <param name="0">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1/ChannelIn/0]</param>
        <param name="blockType">channelOutBlock</param>
        <param name="portChannel">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1/ChannelIn/wireChannel]</param>
        <param name="portValid">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1/ChannelIn/wireValid]</param>
        <param name="simulinkExtraCacheKeys">((1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4) (1 16 14 0 1 1))</param>
        <param name="simulinkPath">"ddc_model/DUT/DUT/routing_reg_hb72chan_l1/ChannelOut"</param>
        <wire name="0"/>
        <wire name="wireChannel"/>
        <wire name="wireValid"/>
      </block>
      <block name="inputBlock">
        <param name="blockType">inputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <wire name="(1 d)"/>
        <wire name="(2 dv)"/>
        <wire name="(3 dc)"/>
      </block>
      <block name="outputBlock">
        <param name="blockType">outputBlock</param>
        <param name="simulinkExtraCacheKeys">((1 16 14 0 1 1) (1 1 0 ^4) (1 8 0 ^4))</param>
        <param name="(1 q0)">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1/ChannelOut/0]</param>
        <param name="(2 qv)">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1/ChannelOut/wireValid]</param>
        <param name="(3 qc)">[/ddc_model_DUT_DUT_routing_reg_hb72chan_l1/ChannelOut/wireChannel]</param>
      </block>
    </model>
  </design>

</dsp-builder>