Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov  8 17:04:34 2018
| Host         : pc-klas6-5.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hweval_montgomery_timing_summary_routed.rpt -rpx hweval_montgomery_timing_summary_routed.rpx
| Design       : hweval_montgomery
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.083        0.000                      0                24282        0.013        0.000                      0                24282        4.500        0.000                       0                  9814  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.083        0.000                      0                24282        0.013        0.000                      0                24282        4.500        0.000                       0                  9814  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[775]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 6.472ns (66.480%)  route 3.263ns (33.520%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.660     5.328    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  montgomery_instance/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  montgomery_instance/adder/a_reg[128]/Q
                         net (fo=4, routed)           0.436     6.282    montgomery_instance/adder/adder_result[128]
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.406    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.956    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  montgomery_instance/adder/a_reg[648]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.070    montgomery_instance/adder/a_reg[648]_i_3_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.298    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.412 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.412    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.974 r  montgomery_instance/adder/a_reg[672]_i_2/O[1]
                         net (fo=2, routed)           0.626     8.600    montgomery_instance/adder/a_reg[672]_i_2_n_6
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     9.416 r  montgomery_instance/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.416    montgomery_instance/adder/a_reg[673]_i_2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  montgomery_instance/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.533    montgomery_instance/adder/a_reg[677]_i_3_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  montgomery_instance/adder/a_reg[681]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    montgomery_instance/adder/a_reg[681]_i_3_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  montgomery_instance/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    montgomery_instance/adder/a_reg[685]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  montgomery_instance/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    montgomery_instance/adder/a_reg[689]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  montgomery_instance/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.001    montgomery_instance/adder/a_reg[693]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  montgomery_instance/adder/a_reg[697]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.118    montgomery_instance/adder/a_reg[697]_i_3_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  montgomery_instance/adder/a_reg[701]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.235    montgomery_instance/adder/a_reg[701]_i_2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  montgomery_instance/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.352    montgomery_instance/adder/a_reg[705]_i_2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  montgomery_instance/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.469    montgomery_instance/adder/a_reg[709]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  montgomery_instance/adder/a_reg[713]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.586    montgomery_instance/adder/a_reg[713]_i_3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  montgomery_instance/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.703    montgomery_instance/adder/a_reg[717]_i_2_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  montgomery_instance/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.820    montgomery_instance/adder/a_reg[721]_i_2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  montgomery_instance/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.937    montgomery_instance/adder/a_reg[725]_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  montgomery_instance/adder/a_reg[729]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.055    montgomery_instance/adder/a_reg[729]_i_3_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.172    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.289    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  montgomery_instance/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.406    montgomery_instance/adder/a_reg[741]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  montgomery_instance/adder/a_reg[745]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    montgomery_instance/adder/a_reg[745]_i_3_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.640    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.757    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.874 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.874    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  montgomery_instance/adder/a_reg[761]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[761]_i_3_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.108 r  montgomery_instance/adder/a_reg[765]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.108    montgomery_instance/adder/a_reg[765]_i_2_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.225 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.225    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.444 f  montgomery_instance/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.934    13.378    montgomery_instance/adder/p_5_in
    SLICE_X15Y59         LUT4 (Prop_lut4_I2_O)        0.295    13.673 f  montgomery_instance/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.267    14.940    montgomery_instance/adder/a[899]_i_5_n_0
    SLICE_X25Y54         LUT5 (Prop_lut5_I0_O)        0.124    15.064 r  montgomery_instance/adder/a[775]_i_1/O
                         net (fo=1, routed)           0.000    15.064    montgomery_instance/adder/a_mux[775]
    SLICE_X25Y54         FDRE                                         r  montgomery_instance/adder/a_reg[775]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.482    14.873    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X25Y54         FDRE                                         r  montgomery_instance/adder/a_reg[775]/C
                         clock pessimism              0.277    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X25Y54         FDRE (Setup_fdre_C_D)        0.032    15.147    montgomery_instance/adder/a_reg[775]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[802]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 6.472ns (66.573%)  route 3.250ns (33.427%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.660     5.328    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  montgomery_instance/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  montgomery_instance/adder/a_reg[128]/Q
                         net (fo=4, routed)           0.436     6.282    montgomery_instance/adder/adder_result[128]
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.406    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.956    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  montgomery_instance/adder/a_reg[648]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.070    montgomery_instance/adder/a_reg[648]_i_3_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.298    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.412 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.412    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.974 r  montgomery_instance/adder/a_reg[672]_i_2/O[1]
                         net (fo=2, routed)           0.626     8.600    montgomery_instance/adder/a_reg[672]_i_2_n_6
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     9.416 r  montgomery_instance/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.416    montgomery_instance/adder/a_reg[673]_i_2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  montgomery_instance/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.533    montgomery_instance/adder/a_reg[677]_i_3_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  montgomery_instance/adder/a_reg[681]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    montgomery_instance/adder/a_reg[681]_i_3_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  montgomery_instance/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    montgomery_instance/adder/a_reg[685]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  montgomery_instance/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    montgomery_instance/adder/a_reg[689]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  montgomery_instance/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.001    montgomery_instance/adder/a_reg[693]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  montgomery_instance/adder/a_reg[697]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.118    montgomery_instance/adder/a_reg[697]_i_3_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  montgomery_instance/adder/a_reg[701]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.235    montgomery_instance/adder/a_reg[701]_i_2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  montgomery_instance/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.352    montgomery_instance/adder/a_reg[705]_i_2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  montgomery_instance/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.469    montgomery_instance/adder/a_reg[709]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  montgomery_instance/adder/a_reg[713]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.586    montgomery_instance/adder/a_reg[713]_i_3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  montgomery_instance/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.703    montgomery_instance/adder/a_reg[717]_i_2_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  montgomery_instance/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.820    montgomery_instance/adder/a_reg[721]_i_2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  montgomery_instance/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.937    montgomery_instance/adder/a_reg[725]_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  montgomery_instance/adder/a_reg[729]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.055    montgomery_instance/adder/a_reg[729]_i_3_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.172    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.289    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  montgomery_instance/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.406    montgomery_instance/adder/a_reg[741]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  montgomery_instance/adder/a_reg[745]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    montgomery_instance/adder/a_reg[745]_i_3_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.640    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.757    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.874 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.874    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  montgomery_instance/adder/a_reg[761]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[761]_i_3_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.108 r  montgomery_instance/adder/a_reg[765]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.108    montgomery_instance/adder/a_reg[765]_i_2_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.225 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.225    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.444 f  montgomery_instance/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.934    13.378    montgomery_instance/adder/p_5_in
    SLICE_X15Y59         LUT4 (Prop_lut4_I2_O)        0.295    13.673 f  montgomery_instance/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.253    14.926    montgomery_instance/adder/a[899]_i_5_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124    15.050 r  montgomery_instance/adder/a[802]_i_1/O
                         net (fo=1, routed)           0.000    15.050    montgomery_instance/adder/a_mux[802]
    SLICE_X13Y49         FDRE                                         r  montgomery_instance/adder/a_reg[802]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.511    14.903    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  montgomery_instance/adder/a_reg[802]/C
                         clock pessimism              0.291    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.031    15.189    montgomery_instance/adder/a_reg[802]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[1017]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.628ns  (logic 6.155ns (63.926%)  route 3.473ns (36.074%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.672     5.340    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  montgomery_instance/adder/a_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  montgomery_instance/adder/a_reg[263]/Q
                         net (fo=4, routed)           0.887     6.684    montgomery_instance/adder/adder_result[263]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  montgomery_instance/adder/a[777]_i_4/O
                         net (fo=1, routed)           0.000     6.808    montgomery_instance/adder/a[777]_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.184 r  montgomery_instance/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[777]_i_2_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  montgomery_instance/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.301    montgomery_instance/adder/a_reg[781]_i_2_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  montgomery_instance/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.418    montgomery_instance/adder/a_reg[785]_i_2_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  montgomery_instance/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.535    montgomery_instance/adder/a_reg[789]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  montgomery_instance/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.652    montgomery_instance/adder/a_reg[793]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.769 r  montgomery_instance/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.769    montgomery_instance/adder/a_reg[797]_i_2_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.886 r  montgomery_instance/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.886    montgomery_instance/adder/a_reg[801]_i_2_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.003 r  montgomery_instance/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    montgomery_instance/adder/a_reg[805]_i_2_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.120 r  montgomery_instance/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.120    montgomery_instance/adder/a_reg[809]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  montgomery_instance/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    montgomery_instance/adder/a_reg[813]_i_2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.354 r  montgomery_instance/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.354    montgomery_instance/adder/a_reg[817]_i_2_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  montgomery_instance/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.471    montgomery_instance/adder/a_reg[821]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  montgomery_instance/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.588    montgomery_instance/adder/a_reg[825]_i_2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.705 r  montgomery_instance/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    montgomery_instance/adder/a_reg[829]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.822 r  montgomery_instance/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.822    montgomery_instance/adder/a_reg[833]_i_2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  montgomery_instance/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.939    montgomery_instance/adder/a_reg[837]_i_2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.056 r  montgomery_instance/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    montgomery_instance/adder/a_reg[841]_i_2_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.173 r  montgomery_instance/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.173    montgomery_instance/adder/a_reg[845]_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.290 r  montgomery_instance/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.290    montgomery_instance/adder/a_reg[849]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.407 r  montgomery_instance/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.407    montgomery_instance/adder/a_reg[853]_i_2_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.524 r  montgomery_instance/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.524    montgomery_instance/adder/a_reg[857]_i_2_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.641 r  montgomery_instance/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.641    montgomery_instance/adder/a_reg[861]_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.758 r  montgomery_instance/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.758    montgomery_instance/adder/a_reg[865]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.875 r  montgomery_instance/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.875    montgomery_instance/adder/a_reg[869]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.992 r  montgomery_instance/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.992    montgomery_instance/adder/a_reg[873]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.109 r  montgomery_instance/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.109    montgomery_instance/adder/a_reg[877]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  montgomery_instance/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    montgomery_instance/adder/a_reg[881]_i_2_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  montgomery_instance/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.343    montgomery_instance/adder/a_reg[885]_i_2_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  montgomery_instance/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    montgomery_instance/adder/a_reg[889]_i_2_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  montgomery_instance/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    montgomery_instance/adder/a_reg[893]_i_2_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.900 r  montgomery_instance/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.698    11.599    montgomery_instance/adder/a_reg[897]_i_2_n_6
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    12.437 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.437    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.659 r  montgomery_instance/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.816    13.475    montgomery_instance/adder/p_3_in
    SLICE_X23Y68         LUT6 (Prop_lut6_I4_O)        0.299    13.774 f  montgomery_instance/adder/a[1026]_i_5/O
                         net (fo=128, routed)         1.071    14.845    montgomery_instance/adder/a[1026]_i_5_n_0
    SLICE_X27Y72         LUT5 (Prop_lut5_I4_O)        0.124    14.969 r  montgomery_instance/adder/a[1017]_i_1/O
                         net (fo=1, routed)           0.000    14.969    montgomery_instance/adder/a_mux[1017]
    SLICE_X27Y72         FDRE                                         r  montgomery_instance/adder/a_reg[1017]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.472    14.863    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X27Y72         FDRE                                         r  montgomery_instance/adder/a_reg[1017]/C
                         clock pessimism              0.277    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X27Y72         FDRE (Setup_fdre_C_D)        0.032    15.137    montgomery_instance/adder/a_reg[1017]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[999]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 6.155ns (63.957%)  route 3.469ns (36.043%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.672     5.340    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  montgomery_instance/adder/a_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  montgomery_instance/adder/a_reg[263]/Q
                         net (fo=4, routed)           0.887     6.684    montgomery_instance/adder/adder_result[263]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  montgomery_instance/adder/a[777]_i_4/O
                         net (fo=1, routed)           0.000     6.808    montgomery_instance/adder/a[777]_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.184 r  montgomery_instance/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[777]_i_2_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  montgomery_instance/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.301    montgomery_instance/adder/a_reg[781]_i_2_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  montgomery_instance/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.418    montgomery_instance/adder/a_reg[785]_i_2_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  montgomery_instance/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.535    montgomery_instance/adder/a_reg[789]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  montgomery_instance/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.652    montgomery_instance/adder/a_reg[793]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.769 r  montgomery_instance/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.769    montgomery_instance/adder/a_reg[797]_i_2_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.886 r  montgomery_instance/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.886    montgomery_instance/adder/a_reg[801]_i_2_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.003 r  montgomery_instance/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    montgomery_instance/adder/a_reg[805]_i_2_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.120 r  montgomery_instance/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.120    montgomery_instance/adder/a_reg[809]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  montgomery_instance/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    montgomery_instance/adder/a_reg[813]_i_2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.354 r  montgomery_instance/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.354    montgomery_instance/adder/a_reg[817]_i_2_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  montgomery_instance/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.471    montgomery_instance/adder/a_reg[821]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  montgomery_instance/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.588    montgomery_instance/adder/a_reg[825]_i_2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.705 r  montgomery_instance/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    montgomery_instance/adder/a_reg[829]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.822 r  montgomery_instance/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.822    montgomery_instance/adder/a_reg[833]_i_2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  montgomery_instance/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.939    montgomery_instance/adder/a_reg[837]_i_2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.056 r  montgomery_instance/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    montgomery_instance/adder/a_reg[841]_i_2_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.173 r  montgomery_instance/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.173    montgomery_instance/adder/a_reg[845]_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.290 r  montgomery_instance/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.290    montgomery_instance/adder/a_reg[849]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.407 r  montgomery_instance/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.407    montgomery_instance/adder/a_reg[853]_i_2_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.524 r  montgomery_instance/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.524    montgomery_instance/adder/a_reg[857]_i_2_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.641 r  montgomery_instance/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.641    montgomery_instance/adder/a_reg[861]_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.758 r  montgomery_instance/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.758    montgomery_instance/adder/a_reg[865]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.875 r  montgomery_instance/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.875    montgomery_instance/adder/a_reg[869]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.992 r  montgomery_instance/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.992    montgomery_instance/adder/a_reg[873]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.109 r  montgomery_instance/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.109    montgomery_instance/adder/a_reg[877]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  montgomery_instance/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    montgomery_instance/adder/a_reg[881]_i_2_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  montgomery_instance/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.343    montgomery_instance/adder/a_reg[885]_i_2_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  montgomery_instance/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    montgomery_instance/adder/a_reg[889]_i_2_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  montgomery_instance/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    montgomery_instance/adder/a_reg[893]_i_2_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.900 r  montgomery_instance/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.698    11.599    montgomery_instance/adder/a_reg[897]_i_2_n_6
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    12.437 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.437    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.659 r  montgomery_instance/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.816    13.475    montgomery_instance/adder/p_3_in
    SLICE_X23Y68         LUT6 (Prop_lut6_I4_O)        0.299    13.774 f  montgomery_instance/adder/a[1026]_i_5/O
                         net (fo=128, routed)         1.066    14.840    montgomery_instance/adder/a[1026]_i_5_n_0
    SLICE_X26Y74         LUT5 (Prop_lut5_I3_O)        0.124    14.964 r  montgomery_instance/adder/a[999]_i_1/O
                         net (fo=1, routed)           0.000    14.964    montgomery_instance/adder/a_mux[999]
    SLICE_X26Y74         FDRE                                         r  montgomery_instance/adder/a_reg[999]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.469    14.860    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X26Y74         FDRE                                         r  montgomery_instance/adder/a_reg[999]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X26Y74         FDRE (Setup_fdre_C_D)        0.032    15.134    montgomery_instance/adder/a_reg[999]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.964    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[993]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 6.155ns (64.039%)  route 3.456ns (35.962%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.672     5.340    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  montgomery_instance/adder/a_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  montgomery_instance/adder/a_reg[263]/Q
                         net (fo=4, routed)           0.887     6.684    montgomery_instance/adder/adder_result[263]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  montgomery_instance/adder/a[777]_i_4/O
                         net (fo=1, routed)           0.000     6.808    montgomery_instance/adder/a[777]_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.184 r  montgomery_instance/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[777]_i_2_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  montgomery_instance/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.301    montgomery_instance/adder/a_reg[781]_i_2_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  montgomery_instance/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.418    montgomery_instance/adder/a_reg[785]_i_2_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  montgomery_instance/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.535    montgomery_instance/adder/a_reg[789]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  montgomery_instance/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.652    montgomery_instance/adder/a_reg[793]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.769 r  montgomery_instance/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.769    montgomery_instance/adder/a_reg[797]_i_2_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.886 r  montgomery_instance/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.886    montgomery_instance/adder/a_reg[801]_i_2_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.003 r  montgomery_instance/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    montgomery_instance/adder/a_reg[805]_i_2_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.120 r  montgomery_instance/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.120    montgomery_instance/adder/a_reg[809]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  montgomery_instance/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    montgomery_instance/adder/a_reg[813]_i_2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.354 r  montgomery_instance/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.354    montgomery_instance/adder/a_reg[817]_i_2_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  montgomery_instance/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.471    montgomery_instance/adder/a_reg[821]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  montgomery_instance/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.588    montgomery_instance/adder/a_reg[825]_i_2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.705 r  montgomery_instance/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    montgomery_instance/adder/a_reg[829]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.822 r  montgomery_instance/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.822    montgomery_instance/adder/a_reg[833]_i_2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  montgomery_instance/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.939    montgomery_instance/adder/a_reg[837]_i_2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.056 r  montgomery_instance/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    montgomery_instance/adder/a_reg[841]_i_2_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.173 r  montgomery_instance/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.173    montgomery_instance/adder/a_reg[845]_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.290 r  montgomery_instance/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.290    montgomery_instance/adder/a_reg[849]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.407 r  montgomery_instance/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.407    montgomery_instance/adder/a_reg[853]_i_2_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.524 r  montgomery_instance/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.524    montgomery_instance/adder/a_reg[857]_i_2_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.641 r  montgomery_instance/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.641    montgomery_instance/adder/a_reg[861]_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.758 r  montgomery_instance/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.758    montgomery_instance/adder/a_reg[865]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.875 r  montgomery_instance/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.875    montgomery_instance/adder/a_reg[869]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.992 r  montgomery_instance/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.992    montgomery_instance/adder/a_reg[873]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.109 r  montgomery_instance/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.109    montgomery_instance/adder/a_reg[877]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  montgomery_instance/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    montgomery_instance/adder/a_reg[881]_i_2_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  montgomery_instance/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.343    montgomery_instance/adder/a_reg[885]_i_2_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  montgomery_instance/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    montgomery_instance/adder/a_reg[889]_i_2_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  montgomery_instance/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    montgomery_instance/adder/a_reg[893]_i_2_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.900 r  montgomery_instance/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.698    11.599    montgomery_instance/adder/a_reg[897]_i_2_n_6
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    12.437 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.437    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.659 r  montgomery_instance/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.816    13.475    montgomery_instance/adder/p_3_in
    SLICE_X23Y68         LUT6 (Prop_lut6_I4_O)        0.299    13.774 f  montgomery_instance/adder/a[1026]_i_5/O
                         net (fo=128, routed)         1.054    14.828    montgomery_instance/adder/a[1026]_i_5_n_0
    SLICE_X22Y74         LUT5 (Prop_lut5_I4_O)        0.124    14.952 r  montgomery_instance/adder/a[993]_i_1/O
                         net (fo=1, routed)           0.000    14.952    montgomery_instance/adder/a_mux[993]
    SLICE_X22Y74         FDRE                                         r  montgomery_instance/adder/a_reg[993]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.465    14.856    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y74         FDRE                                         r  montgomery_instance/adder/a_reg[993]/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X22Y74         FDRE (Setup_fdre_C_D)        0.032    15.130    montgomery_instance/adder/a_reg[993]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.952    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[777]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 6.472ns (66.859%)  route 3.208ns (33.141%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.660     5.328    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  montgomery_instance/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  montgomery_instance/adder/a_reg[128]/Q
                         net (fo=4, routed)           0.436     6.282    montgomery_instance/adder/adder_result[128]
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.406    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.956    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  montgomery_instance/adder/a_reg[648]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.070    montgomery_instance/adder/a_reg[648]_i_3_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.298    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.412 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.412    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.974 r  montgomery_instance/adder/a_reg[672]_i_2/O[1]
                         net (fo=2, routed)           0.626     8.600    montgomery_instance/adder/a_reg[672]_i_2_n_6
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     9.416 r  montgomery_instance/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.416    montgomery_instance/adder/a_reg[673]_i_2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  montgomery_instance/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.533    montgomery_instance/adder/a_reg[677]_i_3_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  montgomery_instance/adder/a_reg[681]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    montgomery_instance/adder/a_reg[681]_i_3_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  montgomery_instance/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    montgomery_instance/adder/a_reg[685]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  montgomery_instance/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    montgomery_instance/adder/a_reg[689]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  montgomery_instance/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.001    montgomery_instance/adder/a_reg[693]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  montgomery_instance/adder/a_reg[697]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.118    montgomery_instance/adder/a_reg[697]_i_3_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  montgomery_instance/adder/a_reg[701]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.235    montgomery_instance/adder/a_reg[701]_i_2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  montgomery_instance/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.352    montgomery_instance/adder/a_reg[705]_i_2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  montgomery_instance/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.469    montgomery_instance/adder/a_reg[709]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  montgomery_instance/adder/a_reg[713]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.586    montgomery_instance/adder/a_reg[713]_i_3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  montgomery_instance/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.703    montgomery_instance/adder/a_reg[717]_i_2_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  montgomery_instance/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.820    montgomery_instance/adder/a_reg[721]_i_2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  montgomery_instance/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.937    montgomery_instance/adder/a_reg[725]_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  montgomery_instance/adder/a_reg[729]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.055    montgomery_instance/adder/a_reg[729]_i_3_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.172    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.289    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  montgomery_instance/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.406    montgomery_instance/adder/a_reg[741]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  montgomery_instance/adder/a_reg[745]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    montgomery_instance/adder/a_reg[745]_i_3_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.640    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.757    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.874 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.874    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  montgomery_instance/adder/a_reg[761]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[761]_i_3_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.108 r  montgomery_instance/adder/a_reg[765]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.108    montgomery_instance/adder/a_reg[765]_i_2_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.225 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.225    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.444 f  montgomery_instance/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.934    13.378    montgomery_instance/adder/p_5_in
    SLICE_X15Y59         LUT4 (Prop_lut4_I2_O)        0.295    13.673 f  montgomery_instance/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.211    14.884    montgomery_instance/adder/a[899]_i_5_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124    15.008 r  montgomery_instance/adder/a[777]_i_1/O
                         net (fo=1, routed)           0.000    15.008    montgomery_instance/adder/a_mux[777]
    SLICE_X13Y49         FDRE                                         r  montgomery_instance/adder/a_reg[777]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.511    14.903    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  montgomery_instance/adder/a_reg[777]/C
                         clock pessimism              0.291    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.029    15.187    montgomery_instance/adder/a_reg[777]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[263]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[1014]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 6.155ns (64.059%)  route 3.453ns (35.941%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.672     5.340    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  montgomery_instance/adder/a_reg[263]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  montgomery_instance/adder/a_reg[263]/Q
                         net (fo=4, routed)           0.887     6.684    montgomery_instance/adder/adder_result[263]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.124     6.808 r  montgomery_instance/adder/a[777]_i_4/O
                         net (fo=1, routed)           0.000     6.808    montgomery_instance/adder/a[777]_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.184 r  montgomery_instance/adder/a_reg[777]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[777]_i_2_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  montgomery_instance/adder/a_reg[781]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.301    montgomery_instance/adder/a_reg[781]_i_2_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  montgomery_instance/adder/a_reg[785]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.418    montgomery_instance/adder/a_reg[785]_i_2_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  montgomery_instance/adder/a_reg[789]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.535    montgomery_instance/adder/a_reg[789]_i_2_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  montgomery_instance/adder/a_reg[793]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.652    montgomery_instance/adder/a_reg[793]_i_2_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.769 r  montgomery_instance/adder/a_reg[797]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.769    montgomery_instance/adder/a_reg[797]_i_2_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.886 r  montgomery_instance/adder/a_reg[801]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.886    montgomery_instance/adder/a_reg[801]_i_2_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.003 r  montgomery_instance/adder/a_reg[805]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.003    montgomery_instance/adder/a_reg[805]_i_2_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.120 r  montgomery_instance/adder/a_reg[809]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.120    montgomery_instance/adder/a_reg[809]_i_2_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  montgomery_instance/adder/a_reg[813]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    montgomery_instance/adder/a_reg[813]_i_2_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.354 r  montgomery_instance/adder/a_reg[817]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.354    montgomery_instance/adder/a_reg[817]_i_2_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  montgomery_instance/adder/a_reg[821]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.471    montgomery_instance/adder/a_reg[821]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  montgomery_instance/adder/a_reg[825]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.588    montgomery_instance/adder/a_reg[825]_i_2_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.705 r  montgomery_instance/adder/a_reg[829]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.705    montgomery_instance/adder/a_reg[829]_i_2_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.822 r  montgomery_instance/adder/a_reg[833]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.822    montgomery_instance/adder/a_reg[833]_i_2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.939 r  montgomery_instance/adder/a_reg[837]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.939    montgomery_instance/adder/a_reg[837]_i_2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.056 r  montgomery_instance/adder/a_reg[841]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.056    montgomery_instance/adder/a_reg[841]_i_2_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.173 r  montgomery_instance/adder/a_reg[845]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.173    montgomery_instance/adder/a_reg[845]_i_2_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.290 r  montgomery_instance/adder/a_reg[849]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.290    montgomery_instance/adder/a_reg[849]_i_2_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.407 r  montgomery_instance/adder/a_reg[853]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.407    montgomery_instance/adder/a_reg[853]_i_2_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.524 r  montgomery_instance/adder/a_reg[857]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.524    montgomery_instance/adder/a_reg[857]_i_2_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.641 r  montgomery_instance/adder/a_reg[861]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.641    montgomery_instance/adder/a_reg[861]_i_2_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.758 r  montgomery_instance/adder/a_reg[865]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.758    montgomery_instance/adder/a_reg[865]_i_2_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.875 r  montgomery_instance/adder/a_reg[869]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.875    montgomery_instance/adder/a_reg[869]_i_2_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.992 r  montgomery_instance/adder/a_reg[873]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.992    montgomery_instance/adder/a_reg[873]_i_2_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.109 r  montgomery_instance/adder/a_reg[877]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.109    montgomery_instance/adder/a_reg[877]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.226 r  montgomery_instance/adder/a_reg[881]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.226    montgomery_instance/adder/a_reg[881]_i_2_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.343 r  montgomery_instance/adder/a_reg[885]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.343    montgomery_instance/adder/a_reg[885]_i_2_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.460 r  montgomery_instance/adder/a_reg[889]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.460    montgomery_instance/adder/a_reg[889]_i_2_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  montgomery_instance/adder/a_reg[893]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    montgomery_instance/adder/a_reg[893]_i_2_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.900 r  montgomery_instance/adder/a_reg[897]_i_2/O[1]
                         net (fo=2, routed)           0.698    11.599    montgomery_instance/adder/a_reg[897]_i_2_n_6
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    12.437 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.437    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.659 r  montgomery_instance/adder/a_reg[899]_i_3/O[0]
                         net (fo=4, routed)           0.816    13.475    montgomery_instance/adder/p_3_in
    SLICE_X23Y68         LUT6 (Prop_lut6_I4_O)        0.299    13.774 f  montgomery_instance/adder/a[1026]_i_5/O
                         net (fo=128, routed)         1.051    14.825    montgomery_instance/adder/a[1026]_i_5_n_0
    SLICE_X26Y71         LUT5 (Prop_lut5_I4_O)        0.124    14.949 r  montgomery_instance/adder/a[1014]_i_1/O
                         net (fo=1, routed)           0.000    14.949    montgomery_instance/adder/a_mux[1014]
    SLICE_X26Y71         FDRE                                         r  montgomery_instance/adder/a_reg[1014]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.474    14.865    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X26Y71         FDRE                                         r  montgomery_instance/adder/a_reg[1014]/C
                         clock pessimism              0.277    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X26Y71         FDRE (Setup_fdre_C_D)        0.029    15.136    montgomery_instance/adder/a_reg[1014]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[788]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 6.472ns (66.621%)  route 3.243ns (33.379%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.660     5.328    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  montgomery_instance/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  montgomery_instance/adder/a_reg[128]/Q
                         net (fo=4, routed)           0.436     6.282    montgomery_instance/adder/adder_result[128]
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.406    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.956    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  montgomery_instance/adder/a_reg[648]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.070    montgomery_instance/adder/a_reg[648]_i_3_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.298    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.412 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.412    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.974 r  montgomery_instance/adder/a_reg[672]_i_2/O[1]
                         net (fo=2, routed)           0.626     8.600    montgomery_instance/adder/a_reg[672]_i_2_n_6
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     9.416 r  montgomery_instance/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.416    montgomery_instance/adder/a_reg[673]_i_2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  montgomery_instance/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.533    montgomery_instance/adder/a_reg[677]_i_3_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  montgomery_instance/adder/a_reg[681]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    montgomery_instance/adder/a_reg[681]_i_3_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  montgomery_instance/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    montgomery_instance/adder/a_reg[685]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  montgomery_instance/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    montgomery_instance/adder/a_reg[689]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  montgomery_instance/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.001    montgomery_instance/adder/a_reg[693]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  montgomery_instance/adder/a_reg[697]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.118    montgomery_instance/adder/a_reg[697]_i_3_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  montgomery_instance/adder/a_reg[701]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.235    montgomery_instance/adder/a_reg[701]_i_2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  montgomery_instance/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.352    montgomery_instance/adder/a_reg[705]_i_2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  montgomery_instance/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.469    montgomery_instance/adder/a_reg[709]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  montgomery_instance/adder/a_reg[713]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.586    montgomery_instance/adder/a_reg[713]_i_3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  montgomery_instance/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.703    montgomery_instance/adder/a_reg[717]_i_2_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  montgomery_instance/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.820    montgomery_instance/adder/a_reg[721]_i_2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  montgomery_instance/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.937    montgomery_instance/adder/a_reg[725]_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  montgomery_instance/adder/a_reg[729]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.055    montgomery_instance/adder/a_reg[729]_i_3_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.172    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.289    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  montgomery_instance/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.406    montgomery_instance/adder/a_reg[741]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  montgomery_instance/adder/a_reg[745]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    montgomery_instance/adder/a_reg[745]_i_3_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.640    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.757    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.874 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.874    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  montgomery_instance/adder/a_reg[761]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[761]_i_3_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.108 r  montgomery_instance/adder/a_reg[765]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.108    montgomery_instance/adder/a_reg[765]_i_2_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.225 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.225    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.444 f  montgomery_instance/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.934    13.378    montgomery_instance/adder/p_5_in
    SLICE_X15Y59         LUT4 (Prop_lut4_I2_O)        0.295    13.673 f  montgomery_instance/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.246    14.919    montgomery_instance/adder/a[899]_i_5_n_0
    SLICE_X16Y48         LUT5 (Prop_lut5_I0_O)        0.124    15.043 r  montgomery_instance/adder/a[788]_i_1/O
                         net (fo=1, routed)           0.000    15.043    montgomery_instance/adder/a_mux[788]
    SLICE_X16Y48         FDRE                                         r  montgomery_instance/adder/a_reg[788]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.504    14.896    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X16Y48         FDRE                                         r  montgomery_instance/adder/a_reg[788]/C
                         clock pessimism              0.291    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.081    15.232    montgomery_instance/adder/a_reg[788]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[772]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.625ns  (logic 6.472ns (67.241%)  route 3.153ns (32.759%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.660     5.328    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  montgomery_instance/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  montgomery_instance/adder/a_reg[128]/Q
                         net (fo=4, routed)           0.436     6.282    montgomery_instance/adder/adder_result[128]
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.406    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.956    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  montgomery_instance/adder/a_reg[648]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.070    montgomery_instance/adder/a_reg[648]_i_3_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.298    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.412 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.412    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.974 r  montgomery_instance/adder/a_reg[672]_i_2/O[1]
                         net (fo=2, routed)           0.626     8.600    montgomery_instance/adder/a_reg[672]_i_2_n_6
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     9.416 r  montgomery_instance/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.416    montgomery_instance/adder/a_reg[673]_i_2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  montgomery_instance/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.533    montgomery_instance/adder/a_reg[677]_i_3_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  montgomery_instance/adder/a_reg[681]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    montgomery_instance/adder/a_reg[681]_i_3_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  montgomery_instance/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    montgomery_instance/adder/a_reg[685]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  montgomery_instance/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    montgomery_instance/adder/a_reg[689]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  montgomery_instance/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.001    montgomery_instance/adder/a_reg[693]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  montgomery_instance/adder/a_reg[697]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.118    montgomery_instance/adder/a_reg[697]_i_3_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  montgomery_instance/adder/a_reg[701]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.235    montgomery_instance/adder/a_reg[701]_i_2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  montgomery_instance/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.352    montgomery_instance/adder/a_reg[705]_i_2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  montgomery_instance/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.469    montgomery_instance/adder/a_reg[709]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  montgomery_instance/adder/a_reg[713]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.586    montgomery_instance/adder/a_reg[713]_i_3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  montgomery_instance/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.703    montgomery_instance/adder/a_reg[717]_i_2_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  montgomery_instance/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.820    montgomery_instance/adder/a_reg[721]_i_2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  montgomery_instance/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.937    montgomery_instance/adder/a_reg[725]_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  montgomery_instance/adder/a_reg[729]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.055    montgomery_instance/adder/a_reg[729]_i_3_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.172    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.289    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  montgomery_instance/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.406    montgomery_instance/adder/a_reg[741]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  montgomery_instance/adder/a_reg[745]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    montgomery_instance/adder/a_reg[745]_i_3_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.640    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.757    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.874 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.874    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  montgomery_instance/adder/a_reg[761]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[761]_i_3_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.108 r  montgomery_instance/adder/a_reg[765]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.108    montgomery_instance/adder/a_reg[765]_i_2_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.225 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.225    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.444 f  montgomery_instance/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.934    13.378    montgomery_instance/adder/p_5_in
    SLICE_X15Y59         LUT4 (Prop_lut4_I2_O)        0.295    13.673 f  montgomery_instance/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.156    14.829    montgomery_instance/adder/a[899]_i_5_n_0
    SLICE_X17Y67         LUT5 (Prop_lut5_I0_O)        0.124    14.953 r  montgomery_instance/adder/a[772]_i_1/O
                         net (fo=1, routed)           0.000    14.953    montgomery_instance/adder/a_mux[772]
    SLICE_X17Y67         FDRE                                         r  montgomery_instance/adder/a_reg[772]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.479    14.870    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X17Y67         FDRE                                         r  montgomery_instance/adder/a_reg[772]/C
                         clock pessimism              0.277    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X17Y67         FDRE (Setup_fdre_C_D)        0.032    15.144    montgomery_instance/adder/a_reg[772]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -14.953    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[798]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 6.472ns (67.199%)  route 3.159ns (32.801%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.660     5.328    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  montgomery_instance/adder/a_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.518     5.846 r  montgomery_instance/adder/a_reg[128]/Q
                         net (fo=4, routed)           0.436     6.282    montgomery_instance/adder/adder_result[128]
    SLICE_X31Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.406 r  montgomery_instance/adder/a[644]_i_6/O
                         net (fo=1, routed)           0.000     6.406    montgomery_instance/adder/a[644]_i_6_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.956 r  montgomery_instance/adder/a_reg[644]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.956    montgomery_instance/adder/a_reg[644]_i_2_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  montgomery_instance/adder/a_reg[648]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.070    montgomery_instance/adder/a_reg[648]_i_3_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.184 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.184    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.298 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.298    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.412 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.412    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.974 r  montgomery_instance/adder/a_reg[672]_i_2/O[1]
                         net (fo=2, routed)           0.626     8.600    montgomery_instance/adder/a_reg[672]_i_2_n_6
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816     9.416 r  montgomery_instance/adder/a_reg[673]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.416    montgomery_instance/adder/a_reg[673]_i_2_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.533 r  montgomery_instance/adder/a_reg[677]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.533    montgomery_instance/adder/a_reg[677]_i_3_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  montgomery_instance/adder/a_reg[681]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    montgomery_instance/adder/a_reg[681]_i_3_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  montgomery_instance/adder/a_reg[685]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    montgomery_instance/adder/a_reg[685]_i_2_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.884 r  montgomery_instance/adder/a_reg[689]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.884    montgomery_instance/adder/a_reg[689]_i_2_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.001 r  montgomery_instance/adder/a_reg[693]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.001    montgomery_instance/adder/a_reg[693]_i_2_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.118 r  montgomery_instance/adder/a_reg[697]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.118    montgomery_instance/adder/a_reg[697]_i_3_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.235 r  montgomery_instance/adder/a_reg[701]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.235    montgomery_instance/adder/a_reg[701]_i_2_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.352 r  montgomery_instance/adder/a_reg[705]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.352    montgomery_instance/adder/a_reg[705]_i_2_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.469 r  montgomery_instance/adder/a_reg[709]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.469    montgomery_instance/adder/a_reg[709]_i_3_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.586 r  montgomery_instance/adder/a_reg[713]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.586    montgomery_instance/adder/a_reg[713]_i_3_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.703 r  montgomery_instance/adder/a_reg[717]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.703    montgomery_instance/adder/a_reg[717]_i_2_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.820 r  montgomery_instance/adder/a_reg[721]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.820    montgomery_instance/adder/a_reg[721]_i_2_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.937 r  montgomery_instance/adder/a_reg[725]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.937    montgomery_instance/adder/a_reg[725]_i_2_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.054 r  montgomery_instance/adder/a_reg[729]_i_3/CO[3]
                         net (fo=1, routed)           0.001    11.055    montgomery_instance/adder/a_reg[729]_i_3_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.172 r  montgomery_instance/adder/a_reg[733]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.172    montgomery_instance/adder/a_reg[733]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.289 r  montgomery_instance/adder/a_reg[737]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.289    montgomery_instance/adder/a_reg[737]_i_2_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.406 r  montgomery_instance/adder/a_reg[741]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.406    montgomery_instance/adder/a_reg[741]_i_3_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.523 r  montgomery_instance/adder/a_reg[745]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.523    montgomery_instance/adder/a_reg[745]_i_3_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.640 r  montgomery_instance/adder/a_reg[749]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.640    montgomery_instance/adder/a_reg[749]_i_2_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.757 r  montgomery_instance/adder/a_reg[753]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.757    montgomery_instance/adder/a_reg[753]_i_2_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.874 r  montgomery_instance/adder/a_reg[757]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.874    montgomery_instance/adder/a_reg[757]_i_2_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.991 r  montgomery_instance/adder/a_reg[761]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.991    montgomery_instance/adder/a_reg[761]_i_3_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.108 r  montgomery_instance/adder/a_reg[765]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.108    montgomery_instance/adder/a_reg[765]_i_2_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.225 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.225    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.444 f  montgomery_instance/adder/a_reg[770]_i_3/O[0]
                         net (fo=6, routed)           0.934    13.378    montgomery_instance/adder/p_5_in
    SLICE_X15Y59         LUT4 (Prop_lut4_I2_O)        0.295    13.673 f  montgomery_instance/adder/a[899]_i_5/O
                         net (fo=129, routed)         1.163    14.835    montgomery_instance/adder/a[899]_i_5_n_0
    SLICE_X17Y51         LUT5 (Prop_lut5_I0_O)        0.124    14.959 r  montgomery_instance/adder/a[798]_i_1/O
                         net (fo=1, routed)           0.000    14.959    montgomery_instance/adder/a_mux[798]
    SLICE_X17Y51         FDRE                                         r  montgomery_instance/adder/a_reg[798]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        1.488    14.879    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X17Y51         FDRE                                         r  montgomery_instance/adder/a_reg[798]/C
                         clock pessimism              0.277    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X17Y51         FDRE (Setup_fdre_C_D)        0.032    15.153    montgomery_instance/adder/a_reg[798]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -14.959    
  -------------------------------------------------------------------
                         slack                                  0.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 in_a_reg[561]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/a_reg[561]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.185ns (48.124%)  route 0.199ns (51.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.554     1.466    clk_IBUF_BUFG
    SLICE_X21Y61         FDRE                                         r  in_a_reg[561]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  in_a_reg[561]/Q
                         net (fo=1, routed)           0.199     1.806    montgomery_instance/in_a[561]
    SLICE_X22Y61         LUT3 (Prop_lut3_I0_O)        0.044     1.850 r  montgomery_instance/a[561]_i_1__0/O
                         net (fo=1, routed)           0.000     1.850    montgomery_instance/a[561]_i_1__0_n_0
    SLICE_X22Y61         FDRE                                         r  montgomery_instance/a_reg[561]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.823     1.982    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y61         FDRE                                         r  montgomery_instance/a_reg[561]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X22Y61         FDRE (Hold_fdre_C_D)         0.107     1.837    montgomery_instance/a_reg[561]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 in_a_reg[789]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/a_reg[789]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.953%)  route 0.237ns (56.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.558     1.470    clk_IBUF_BUFG
    SLICE_X22Y36         FDRE                                         r  in_a_reg[789]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  in_a_reg[789]/Q
                         net (fo=1, routed)           0.237     1.848    montgomery_instance/in_a[789]
    SLICE_X20Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.893 r  montgomery_instance/a[789]_i_1__0/O
                         net (fo=1, routed)           0.000     1.893    montgomery_instance/a[789]_i_1__0_n_0
    SLICE_X20Y34         FDRE                                         r  montgomery_instance/a_reg[789]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.826     1.985    montgomery_instance/clk_IBUF_BUFG
    SLICE_X20Y34         FDRE                                         r  montgomery_instance/a_reg[789]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.121     1.854    montgomery_instance/a_reg[789]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 in_b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.407%)  route 0.178ns (54.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.561     1.473    clk_IBUF_BUFG
    SLICE_X20Y42         FDRE                                         r  in_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  in_b_reg[5]/Q
                         net (fo=2, routed)           0.178     1.799    montgomery_instance/in_b[5]
    SLICE_X22Y43         FDRE                                         r  montgomery_instance/b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.830     1.989    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  montgomery_instance/b_reg[5]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.022     1.759    montgomery_instance/b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/m3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.474%)  route 0.197ns (54.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.565     1.477    montgomery_instance/clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  montgomery_instance/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  montgomery_instance/c_reg[7]/Q
                         net (fo=5, routed)           0.197     1.837    montgomery_instance/result[5]
    SLICE_X24Y46         FDRE                                         r  montgomery_instance/m3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.830     1.989    montgomery_instance/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  montgomery_instance/m3_reg[7]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.060     1.797    montgomery_instance/m3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 in_b_reg[504]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.248%)  route 0.198ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.555     1.467    clk_IBUF_BUFG
    SLICE_X22Y90         FDRE                                         r  in_b_reg[504]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y90         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  in_b_reg[504]/Q
                         net (fo=2, routed)           0.198     1.793    montgomery_instance/in_b[504]
    SLICE_X21Y90         FDRE                                         r  montgomery_instance/b_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.826     1.985    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y90         FDRE                                         r  montgomery_instance/b_reg[504]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X21Y90         FDRE (Hold_fdre_C_D)         0.017     1.750    montgomery_instance/b_reg[504]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[529]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/m3_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.162%)  route 0.228ns (61.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.562     1.474    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  montgomery_instance/c_reg[529]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  montgomery_instance/c_reg[529]/Q
                         net (fo=5, routed)           0.228     1.843    montgomery_instance/result[527]
    SLICE_X24Y46         FDRE                                         r  montgomery_instance/m3_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.830     1.989    montgomery_instance/clk_IBUF_BUFG
    SLICE_X24Y46         FDRE                                         r  montgomery_instance/m3_reg[529]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.063     1.800    montgomery_instance/m3_reg[529]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 in_a_reg[786]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/a_reg[786]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.192ns (46.978%)  route 0.217ns (53.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.560     1.472    clk_IBUF_BUFG
    SLICE_X18Y33         FDRE                                         r  in_a_reg[786]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  in_a_reg[786]/Q
                         net (fo=1, routed)           0.217     1.829    montgomery_instance/in_a[786]
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.051     1.880 r  montgomery_instance/a[786]_i_1__0/O
                         net (fo=1, routed)           0.000     1.880    montgomery_instance/a[786]_i_1__0_n_0
    SLICE_X22Y32         FDRE                                         r  montgomery_instance/a_reg[786]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.822     1.981    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y32         FDRE                                         r  montgomery_instance/a_reg[786]/C
                         clock pessimism             -0.252     1.729    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.107     1.836    montgomery_instance/a_reg[786]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.691%)  route 0.233ns (62.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.562     1.474    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  montgomery_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  montgomery_instance/c_reg[2]/Q
                         net (fo=5, routed)           0.233     1.848    montgomery_instance/result[0]
    SLICE_X22Y42         FDRE                                         r  montgomery_instance/b3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.829     1.988    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  montgomery_instance/b3_reg[2]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.066     1.802    montgomery_instance/b3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 montgomery_instance/adder/b_reg[1021]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/b_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.239%)  route 0.216ns (53.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.552     1.464    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y86         FDRE                                         r  montgomery_instance/adder/b_reg[1021]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y86         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  montgomery_instance/adder/b_reg[1021]/Q
                         net (fo=1, routed)           0.216     1.821    montgomery_instance/adder/b_reg_n_0_[1021]
    SLICE_X22Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  montgomery_instance/adder/b[507]_i_1/O
                         net (fo=1, routed)           0.000     1.866    montgomery_instance/adder/b_mux[507]
    SLICE_X22Y87         FDRE                                         r  montgomery_instance/adder/b_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.821     1.980    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X22Y87         FDRE                                         r  montgomery_instance/adder/b_reg[507]/C
                         clock pessimism             -0.252     1.728    
    SLICE_X22Y87         FDRE (Hold_fdre_C_D)         0.092     1.820    montgomery_instance/adder/b_reg[507]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[509]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/m3_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.029%)  route 0.240ns (62.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.546     1.458    montgomery_instance/clk_IBUF_BUFG
    SLICE_X23Y78         FDRE                                         r  montgomery_instance/c_reg[509]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y78         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  montgomery_instance/c_reg[509]/Q
                         net (fo=5, routed)           0.240     1.839    montgomery_instance/result[507]
    SLICE_X21Y76         FDRE                                         r  montgomery_instance/m3_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9813, routed)        0.812     1.971    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y76         FDRE                                         r  montgomery_instance/m3_reg[509]/C
                         clock pessimism             -0.252     1.719    
    SLICE_X21Y76         FDRE (Hold_fdre_C_D)         0.070     1.789    montgomery_instance/m3_reg[509]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X22Y46    in_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y83    in_a_reg[1000]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y83    in_a_reg[1001]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y83    in_a_reg[1002]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y82    in_a_reg[1003]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y82    in_a_reg[1004]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y84    in_a_reg[1005]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y85    in_a_reg[1006]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y85    in_a_reg[1007]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67    montgomery_instance/b_reg[752]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    montgomery_instance/b_reg[753]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    montgomery_instance/b_reg[755]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    montgomery_instance/adder/b_reg[417]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     montgomery_instance/m3_reg[621]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     montgomery_instance/m3_reg[622]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     montgomery_instance/m3_reg[623]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     montgomery_instance/m3_reg[626]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     montgomery_instance/b_reg[861]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     montgomery_instance/b_reg[862]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y83    in_a_reg[1000]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y83    in_a_reg[1001]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y82    in_a_reg[1003]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X22Y82    in_a_reg[1004]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y84    in_a_reg[1005]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    in_a_reg[1006]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    in_a_reg[1007]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    in_a_reg[1008]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y25    in_b_reg[131]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y25    in_b_reg[131]/C



