#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Dec 29 09:01:41 2014
# Process ID: 2680
# Log file: C:/Users/Lenovo/Desktop/linangame7/linan_game/vivado.log
# Journal file: C:/Users/Lenovo/Desktop/linangame7/linan_game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Lenovo\Desktop\linangame7\linan_game\project_2.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
INFO: [Project 1-313] Project file moved from 'D:/linan_game6/linan_game' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 853.598 ; gain = 14.281
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 09:12:52 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 09:20:47 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 09:23:12 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 09:25:08 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 09:25:48 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-2680-stu49c818/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1551.992 ; gain = 410.863
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 729.453
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1780.664 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 09:27:30 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.2
  **** Build date : Jun 11 2014-13:29:07
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-109] Started Vivado Cse Server instance on port: 60001
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1803.324 ; gain = 14.551
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274505650A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274505650A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1889.781 ; gain = 75.512
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 09:37:01 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 09:37:01 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1889.781 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 09:40:55 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 09:41:08 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 09:41:08 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 09:42:29 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-2680-stu49c818/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1889.781 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1889.781 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1889.781 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 09:44:00 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1889.781 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 09:53:14 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 09:53:14 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 09:55:31 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 10:01:21 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 10:02:15 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274505650A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274505650A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1904.016 ; gain = 14.234
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:34]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 10:27:14 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:34]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 10:28:18 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:34]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 10:29:01 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 10:30:09 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-2680-stu49c818/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1904.016 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1904.016 ; gain = 0.000
startgroup
set_property package_pin U1 [get_ports {sorceb[0]}]
endgroup
set_property package_pin "" [get_ports [list  {sorceb[1]}]]
startgroup
set_property package_pin A9 [get_ports {sorceb[3]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {sorceb[0]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {sorceb[1]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {sorceb[2]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {sorceb[1]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {sorceb[3]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {sorceb[3]} {sorceb[2]} {sorceb[1]} {sorceb[0]}]]
startgroup
set_property package_pin U6 [get_ports {sorceg[0]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {sorceg[1]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {sorceg[2]}]
endgroup
startgroup
set_property package_pin V1 [get_ports {sorceg[3]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {sorceg[3]} {sorceg[2]} {sorceg[1]} {sorceg[0]}]]
save_constraints
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1904.016 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 10:33:36 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 10:35:10 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-2680-stu49c818/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1904.016 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1904.016 ; gain = 0.000
set_property package_pin "" [get_ports [list  init_sorce]]
startgroup
set_property package_pin R6 [get_ports rst]
endgroup
startgroup
set_property package_pin U8 [get_ports init_sorce]
endgroup
set_property iostandard LVCMOS33 [get_ports [list init_sorce]]
save_constraints
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1904.016 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 10:37:26 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
connect_hw_server -host localhost -port 60001 -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2286] Connecting to vcse_server host localhost port 60001
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274505650A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274505650A]
open_hw_target
INFO: [Labtools 27-147] vcse_server: TCF plugin connecting to hw_server...
INFO: [Labtools 27-147] vcse_server: TCF Plugin connection established with hw_server.
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1919.578 ; gain = 15.563
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 10:44:46 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 10:44:46 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1924.934 ; gain = 5.355
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 10:57:40 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-2680-stu49c818/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1924.934 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
WARNING: [Vivado 12-584] No ports matched 'sorceb[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'sorceb[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'sorceb[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'sorceb[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'sorceb[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'sorceb[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'sorceb[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'sorceb[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'sorceg[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'sorceg[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'sorceg[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'sorceg[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'sorceg[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'sorceg[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'sorceg[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'sorceg[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'init_sorce'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'init_sorce'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:111]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1924.934 ; gain = 0.000
startgroup
set_property package_pin A4 [get_ports {vga_r[3]}]
endgroup
set_property iostandard {} [get_ports [list {vga_r[3]}]]
set_property iostandard LVCMOS18 [get_ports [list {vga_r[3]} {vga_r[2]} {vga_r[1]} {vga_r[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {vga_r[3]} {vga_r[2]} {vga_r[1]} {vga_r[0]}]]
save_constraints
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1924.934 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 10:59:54 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1938.121 ; gain = 13.188
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 11:04:45 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1938.160 ; gain = 0.039
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 11:11:31 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:40]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 11:12:56 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-491] No black box instances found for design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'.
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'dcm_25m'. The XDC file c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'dcm_25m'. The XDC file c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
WARNING: [Vivado 12-584] No ports matched 'vga_b[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'vga_b[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'vga_b[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'vga_b[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'vga_g[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'vga_g[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'vga_g[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'vga_g[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'vga_r[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'vga_r[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'vga_r[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'vga_b[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'vga_b[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'vga_b[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'vga_b[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'vga_g[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'vga_g[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'vga_g[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'vga_g[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'vga_r[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'vga_r[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'vga_r[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'vga_r[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'hsync'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'vsync'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'rst1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'rst1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'clrn'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'clrn'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'down1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'left1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'left1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'down1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'right1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'right1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'up1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'up1'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'time_flag'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'time_flag'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'sorceb[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'sorceb[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'sorceb[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'sorceb[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'sorceb[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'sorceb[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'sorceb[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'sorceb[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'sorceg[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'sorceg[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'sorceg[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'sorceg[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'sorceg[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'sorceg[2]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'sorceg[1]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'sorceg[0]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'init_sorce'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'init_sorce'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'vga_r[3]'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:112]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 11:15:01 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-2680-stu49c818/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1938.160 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.160 ; gain = 0.000
startgroup
set_property package_pin V9 [get_ports sign]
endgroup
set_property iostandard LVCMOS33 [get_ports [list sign]]
save_constraints
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1938.160 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 11:16:30 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1949.297 ; gain = 11.137
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 11:21:01 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 11:21:01 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1949.297 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 11:26:12 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 11:26:12 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1950.891 ; gain = 1.594
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 11:30:09 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 11:30:09 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1950.891 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 11:38:23 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1953.352 ; gain = 2.461
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 11:44:52 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-2680-stu49c818/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1953.352 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1953.352 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1953.352 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 11:46:16 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1958.695 ; gain = 5.344
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 12:09:57 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 12:09:57 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1959.715 ; gain = 1.020
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 12:17:27 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-2680-stu49c818/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1959.715 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1959.715 ; gain = 0.000
set_property is_loc_fixed true [get_ports [list  {sorceb[0]}]]
set_property is_loc_fixed false [get_ports [list  {sorceb[0]}]]
set_property is_loc_fixed true [get_ports [list  {sorceb[1]}]]
startgroup
set_property package_pin P5 [get_ports {sorceb[0]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {sorceb[1]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {sorceb[2]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {sorceb[3]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {sorceb[3]} {sorceb[2]} {sorceb[1]} {sorceb[0]}]]
startgroup
set_property package_pin U6 [get_ports {sorceg[0]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {sorceg[1]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {sorceg[2]}]
endgroup
startgroup
set_property package_pin V1 [get_ports {sorceg[3]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {sorceg[3]} {sorceg[2]} {sorceg[1]} {sorceg[0]}]]
set_property iostandard LVCMOS33 [get_ports [list init_sorce]]
startgroup
set_property package_pin U8 [get_ports init_sorce]
endgroup
save_constraints
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1959.715 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 12:21:22 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1964.227 ; gain = 4.512
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 12:38:41 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 12:38:41 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1965.340 ; gain = 1.113
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 12:48:50 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 12:48:50 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1971.570 ; gain = 5.922
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 12:52:47 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
[Mon Dec 29 12:52:47 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 12:57:27 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 12:57:59 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 12:58:52 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1972.348 ; gain = 0.777
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 13:04:26 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 13:05:18 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 13:07:06 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp' for cell 'g1/u0/u0'
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, g1/u0/u0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'g1/u0/u0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Lenovo/Desktop/linangame7/linan_game/.Xil/Vivado-2680-stu49c818/dcp_2/dcm_25m.edf:297]
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc:56]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1972.348 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Finished Parsing XDC File [c:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m_board.xdc] for cell 'g1/u0/u0/inst'
Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
WARNING: [Vivado 12-584] No ports matched 'sign'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'sign'. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc:95]
Finished Parsing XDC File [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/constrs_1/new/xdc_.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/dcm_25m_synth_1/dcm_25m.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1972.348 ; gain = 0.000
startgroup
set_property package_pin V9 [get_ports sorce_clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list sorce_clk]]
save_constraints
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1972.348 ; gain = 0.000
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 13:08:35 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1981.742 ; gain = 9.395
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 13:14:11 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 13:15:18 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'netlist_1' is stale and will not be used when launching 'impl_1'
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
INFO: [Memdata 28-152] Did  not create MIG processor data. C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/ip/dcm_25m/dcm_25m.xci
[Mon Dec 29 13:16:08 2014] Launched impl_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
program_hw_devices: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1981.902 ; gain = 0.160
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/seg.v w ]
add_files C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/seg.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2154] Reading 3825880 bytes from file C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/impl_1/top_soccer.bit...
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file delete -force C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/seg.v
remove_files C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/seg.v
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v" into library work [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/vga_timing.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/debounce.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/keyboard.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/sources/top_flyinglogo.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/x7seg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/modcnt.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/count_time.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/game.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/imports/new/clock_top.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.srcs/sources_1/new/top_soccer.v]
[Mon Dec 29 13:50:05 2014] Launched synth_1...
Run output will be captured here: C:/Users/Lenovo/Desktop/linangame7/linan_game/project_2.runs/synth_1/runme.log
