INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/DataMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Mux_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Single_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMEM
INFO: [VRFC 10-311] analyzing module Single_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/instructionMEM.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/SignalClock_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Single_Clock_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
