module seven-segment(
	input logic [3:0]in,
	output logic [6:0]out
);
 
assign out[6] = ((~in[3])&(~in[2])&(~in[1]))|(in[3]&in[2]&(~in[1])&(~in[0]))|((~in[3])&in[2]&in[1]&in[0]);
assign out[5] = ((~in[3])&(~in[2])&in[0])|((~in[3])&(~in[2])&in[1])|((~in[3])&in[1]&in[0])|(in[3]&in[2]&(~in[1])&in[0]);
assign out[4] = ((~in[3])&in[0])|((~in[3])&in[2]&(~in[1]))|((~in[2])&(~in[1])&in[0]);
assign out[3] = ((~in[3])&(~in[2])&(~in[1])&in[0])|((~in[3])&in[2]&(~in[1])&(~in[0]))|(in[2]&in[1]&in[0])|(in[3]&(~in[2])&in[1]&(~in[0]));
assign out[2] = (in[3]&in[2]&(~in[0]))|(in[3]&in[2]&in[1])|((~in[3])&(~in[2])&in[1]&(~in[0]));
assign out[1] = (in[3]&in[2]&(~in[0]))|((~in[3])&in[2]&(~in[1])&in[0])|(in[3]&in[1]&in[0])|(in[2]&in[1]&(~in[0]));
assign out[0] = ((~in[3])&(~in[2])&(~in[1])&in[0])|((~in[3])&in[2]&(~in[1])&(~in[0]))|(in[3]&in[2]&(~in[1])&in[0])|(in[3]&(~in[2])&in[1]&in[0]);

endmodule
