
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.5.6
// timestamp : Mon Sep 20 15:10:19 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fmul.cgf \
 \
//                  -- xlen 64  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmul.d instruction of the RISC-V FD extension for the fmul_b3 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64IFD")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*D.*);def TEST_CASE_1=True;",d_fmul_b3)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==f30, rs2==f8, rd==f2, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe97d52f73d2ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f30; op2:f8; dest:f2; op1val:0x7fee97d52f73d2ed; op2val:0x0; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f2, f30, f8, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_1:
// rs1 == rd != rs2, rs1==f12, rs2==f0, rd==f12, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x57607a04a69c2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f12; op2:f0; dest:f12; op1val:0x7fe57607a04a69c2; op2val:0x0; valaddr_reg:x16; val_offset:16; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f12, f0, 0x4, 0, x16, 16, x17, x15, 16, x18)

inst_2:
// rs2 == rd != rs1, rs1==f22, rs2==f13, rd==f13, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x57607a04a69c2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f22; op2:f13; dest:f13; op1val:0x7fe57607a04a69c2; op2val:0x0; valaddr_reg:x16; val_offset:32; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f13, f22, f13, 0x3, 0, x16, 32, x17, x15, 32, x18)

inst_3:
// rs1 == rs2 == rd, rs1==f1, rs2==f1, rd==f1, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x57607a04a69c2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f1; op2:f1; dest:f1; op1val:0x7fe57607a04a69c2; op2val:0x7fe57607a04a69c2; valaddr_reg:x16; val_offset:48; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f1, f1, f1, 0x2, 0, x16, 48, x17, x15, 48, x18)

inst_4:
// rs1 == rs2 != rd, rs1==f29, rs2==f29, rd==f3, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x57607a04a69c2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f29; op2:f29; dest:f3; op1val:0x7fe57607a04a69c2; op2val:0x7fe57607a04a69c2; valaddr_reg:x16; val_offset:64; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f3, f29, f29, 0x1, 0, x16, 64, x17, x15, 64, x18)

inst_5:
// rs1==f27, rs2==f15, rd==f17, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x57607a04a69c2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f27; op2:f15; dest:f17; op1val:0x7fe57607a04a69c2; op2val:0x0; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f17, f27, f15, 0x0, 0, x16, 80, x17, x15, 80, x18)

inst_6:
// rs1==f16, rs2==f26, rd==f28, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2a9ac14416973 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f16; op2:f26; dest:f28; op1val:0x7fd2a9ac14416973; op2val:0x0; valaddr_reg:x16; val_offset:96; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f28, f16, f26, 0x4, 0, x16, 96, x17, x15, 96, x18)

inst_7:
// rs1==f11, rs2==f24, rd==f27, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2a9ac14416973 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f11; op2:f24; dest:f27; op1val:0x7fd2a9ac14416973; op2val:0x0; valaddr_reg:x16; val_offset:112; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f27, f11, f24, 0x3, 0, x16, 112, x17, x15, 112, x18)

inst_8:
// rs1==f0, rs2==f9, rd==f19, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2a9ac14416973 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f0; op2:f9; dest:f19; op1val:0x7fd2a9ac14416973; op2val:0x0; valaddr_reg:x16; val_offset:128; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f19, f0, f9, 0x2, 0, x16, 128, x17, x15, 128, x18)

inst_9:
// rs1==f20, rs2==f14, rd==f0, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2a9ac14416973 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f20; op2:f14; dest:f0; op1val:0x7fd2a9ac14416973; op2val:0x0; valaddr_reg:x16; val_offset:144; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f0, f20, f14, 0x1, 0, x16, 144, x17, x15, 144, x18)

inst_10:
// rs1==f5, rs2==f4, rd==f20, fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2a9ac14416973 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f5; op2:f4; dest:f20; op1val:0x7fd2a9ac14416973; op2val:0x0; valaddr_reg:x16; val_offset:160; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f20, f5, f4, 0x0, 0, x16, 160, x17, x15, 160, x18)

inst_11:
// rs1==f23, rs2==f30, rd==f24, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81cf3ffe0cb08 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f23; op2:f30; dest:f24; op1val:0x7fe81cf3ffe0cb08; op2val:0x0; valaddr_reg:x16; val_offset:176; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f24, f23, f30, 0x4, 0, x16, 176, x17, x15, 176, x18)

inst_12:
// rs1==f18, rs2==f2, rd==f15, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81cf3ffe0cb08 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f18; op2:f2; dest:f15; op1val:0x7fe81cf3ffe0cb08; op2val:0x0; valaddr_reg:x16; val_offset:192; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f15, f18, f2, 0x3, 0, x16, 192, x17, x15, 192, x18)

inst_13:
// rs1==f25, rs2==f28, rd==f10, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81cf3ffe0cb08 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f25; op2:f28; dest:f10; op1val:0x7fe81cf3ffe0cb08; op2val:0x0; valaddr_reg:x16; val_offset:208; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f10, f25, f28, 0x2, 0, x16, 208, x17, x15, 208, x18)

inst_14:
// rs1==f10, rs2==f19, rd==f26, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81cf3ffe0cb08 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f19; dest:f26; op1val:0x7fe81cf3ffe0cb08; op2val:0x0; valaddr_reg:x16; val_offset:224; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f26, f10, f19, 0x1, 0, x16, 224, x17, x15, 224, x18)

inst_15:
// rs1==f14, rs2==f3, rd==f7, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81cf3ffe0cb08 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f14; op2:f3; dest:f7; op1val:0x7fe81cf3ffe0cb08; op2val:0x0; valaddr_reg:x16; val_offset:240; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f7, f14, f3, 0x0, 0, x16, 240, x17, x15, 240, x18)

inst_16:
// rs1==f13, rs2==f5, rd==f9, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbd16386d16a8d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f13; op2:f5; dest:f9; op1val:0x7febd16386d16a8d; op2val:0x0; valaddr_reg:x16; val_offset:256; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f9, f13, f5, 0x4, 0, x16, 256, x17, x15, 256, x18)

inst_17:
// rs1==f24, rs2==f23, rd==f6, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbd16386d16a8d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f24; op2:f23; dest:f6; op1val:0x7febd16386d16a8d; op2val:0x0; valaddr_reg:x16; val_offset:272; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f6, f24, f23, 0x3, 0, x16, 272, x17, x15, 272, x18)

inst_18:
// rs1==f31, rs2==f20, rd==f30, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbd16386d16a8d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f31; op2:f20; dest:f30; op1val:0x7febd16386d16a8d; op2val:0x0; valaddr_reg:x16; val_offset:288; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f30, f31, f20, 0x2, 0, x16, 288, x17, x15, 288, x18)

inst_19:
// rs1==f7, rs2==f12, rd==f21, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbd16386d16a8d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f7; op2:f12; dest:f21; op1val:0x7febd16386d16a8d; op2val:0x0; valaddr_reg:x16; val_offset:304; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f21, f7, f12, 0x1, 0, x16, 304, x17, x15, 304, x18)

inst_20:
// rs1==f17, rs2==f16, rd==f25, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbd16386d16a8d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f17; op2:f16; dest:f25; op1val:0x7febd16386d16a8d; op2val:0x0; valaddr_reg:x16; val_offset:320; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f25, f17, f16, 0x0, 0, x16, 320, x17, x15, 320, x18)

inst_21:
// rs1==f26, rs2==f21, rd==f31, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7c30cfd9902ca and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f26; op2:f21; dest:f31; op1val:0x7fe7c30cfd9902ca; op2val:0x0; valaddr_reg:x16; val_offset:336; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f31, f26, f21, 0x4, 0, x16, 336, x17, x15, 336, x18)

inst_22:
// rs1==f4, rs2==f31, rd==f23, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7c30cfd9902ca and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f4; op2:f31; dest:f23; op1val:0x7fe7c30cfd9902ca; op2val:0x0; valaddr_reg:x16; val_offset:352; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f23, f4, f31, 0x3, 0, x16, 352, x17, x15, 352, x18)

inst_23:
// rs1==f28, rs2==f17, rd==f29, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7c30cfd9902ca and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f28; op2:f17; dest:f29; op1val:0x7fe7c30cfd9902ca; op2val:0x0; valaddr_reg:x16; val_offset:368; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f29, f28, f17, 0x2, 0, x16, 368, x17, x15, 368, x18)

inst_24:
// rs1==f15, rs2==f6, rd==f4, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7c30cfd9902ca and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f15; op2:f6; dest:f4; op1val:0x7fe7c30cfd9902ca; op2val:0x0; valaddr_reg:x16; val_offset:384; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f4, f15, f6, 0x1, 0, x16, 384, x17, x15, 384, x18)

inst_25:
// rs1==f19, rs2==f11, rd==f8, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7c30cfd9902ca and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f19; op2:f11; dest:f8; op1val:0x7fe7c30cfd9902ca; op2val:0x0; valaddr_reg:x16; val_offset:400; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f8, f19, f11, 0x0, 0, x16, 400, x17, x15, 400, x18)

inst_26:
// rs1==f2, rs2==f10, rd==f11, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61457deedafab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f2; op2:f10; dest:f11; op1val:0x7fe61457deedafab; op2val:0x0; valaddr_reg:x16; val_offset:416; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f11, f2, f10, 0x4, 0, x16, 416, x17, x15, 416, x18)

inst_27:
// rs1==f8, rs2==f27, rd==f18, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61457deedafab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f8; op2:f27; dest:f18; op1val:0x7fe61457deedafab; op2val:0x0; valaddr_reg:x16; val_offset:432; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f18, f8, f27, 0x3, 0, x16, 432, x17, x15, 432, x18)

inst_28:
// rs1==f9, rs2==f25, rd==f5, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61457deedafab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f9; op2:f25; dest:f5; op1val:0x7fe61457deedafab; op2val:0x0; valaddr_reg:x16; val_offset:448; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f5, f9, f25, 0x2, 0, x16, 448, x17, x15, 448, x18)

inst_29:
// rs1==f3, rs2==f18, rd==f22, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61457deedafab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f3; op2:f18; dest:f22; op1val:0x7fe61457deedafab; op2val:0x0; valaddr_reg:x16; val_offset:464; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f22, f3, f18, 0x1, 0, x16, 464, x17, x15, 464, x18)

inst_30:
// rs1==f6, rs2==f7, rd==f16, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x61457deedafab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f6; op2:f7; dest:f16; op1val:0x7fe61457deedafab; op2val:0x0; valaddr_reg:x16; val_offset:480; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f16, f6, f7, 0x0, 0, x16, 480, x17, x15, 480, x18)

inst_31:
// rs1==f21, rs2==f22, rd==f14, fs1 == 0 and fe1 == 0x7fe and fm1 == 0xda12f6661613e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f21; op2:f22; dest:f14; op1val:0x7feda12f6661613e; op2val:0x0; valaddr_reg:x16; val_offset:496; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f14, f21, f22, 0x4, 0, x16, 496, x17, x15, 496, x18)

inst_32:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xda12f6661613e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feda12f6661613e; op2val:0x0; valaddr_reg:x16; val_offset:512; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 512, x17, x15, 512, x18)

inst_33:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xda12f6661613e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feda12f6661613e; op2val:0x0; valaddr_reg:x16; val_offset:528; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 528, x17, x15, 528, x18)

inst_34:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xda12f6661613e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feda12f6661613e; op2val:0x0; valaddr_reg:x16; val_offset:544; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 544, x17, x15, 544, x18)

inst_35:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xda12f6661613e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feda12f6661613e; op2val:0x0; valaddr_reg:x16; val_offset:560; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 560, x17, x15, 560, x18)

inst_36:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5e77a2a3ef6e5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5e77a2a3ef6e5; op2val:0x8000; valaddr_reg:x16; val_offset:576; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 576, x17, x15, 576, x18)

inst_37:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5e77a2a3ef6e5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5e77a2a3ef6e5; op2val:0x8000; valaddr_reg:x16; val_offset:592; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 592, x17, x15, 592, x18)

inst_38:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5e77a2a3ef6e5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5e77a2a3ef6e5; op2val:0x8000; valaddr_reg:x16; val_offset:608; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 608, x17, x15, 608, x18)

inst_39:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5e77a2a3ef6e5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5e77a2a3ef6e5; op2val:0x8000; valaddr_reg:x16; val_offset:624; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 624, x17, x15, 624, x18)

inst_40:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x5e77a2a3ef6e5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd5e77a2a3ef6e5; op2val:0x8000; valaddr_reg:x16; val_offset:640; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 640, x17, x15, 640, x18)

inst_41:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x99ddc9e77cb45 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd99ddc9e77cb45; op2val:0x8000; valaddr_reg:x16; val_offset:656; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 656, x17, x15, 656, x18)

inst_42:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x99ddc9e77cb45 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd99ddc9e77cb45; op2val:0x8000; valaddr_reg:x16; val_offset:672; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 672, x17, x15, 672, x18)

inst_43:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x99ddc9e77cb45 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd99ddc9e77cb45; op2val:0x8000; valaddr_reg:x16; val_offset:688; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 688, x17, x15, 688, x18)

inst_44:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x99ddc9e77cb45 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd99ddc9e77cb45; op2val:0x8000; valaddr_reg:x16; val_offset:704; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 704, x17, x15, 704, x18)

inst_45:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x99ddc9e77cb45 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd99ddc9e77cb45; op2val:0x8000; valaddr_reg:x16; val_offset:720; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 720, x17, x15, 720, x18)

inst_46:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9df87aa33d06d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9df87aa33d06d; op2val:0x8000; valaddr_reg:x16; val_offset:736; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 736, x17, x15, 736, x18)

inst_47:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9df87aa33d06d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9df87aa33d06d; op2val:0x8000; valaddr_reg:x16; val_offset:752; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 752, x17, x15, 752, x18)

inst_48:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9df87aa33d06d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9df87aa33d06d; op2val:0x8000; valaddr_reg:x16; val_offset:768; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 768, x17, x15, 768, x18)

inst_49:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9df87aa33d06d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9df87aa33d06d; op2val:0x8000; valaddr_reg:x16; val_offset:784; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 784, x17, x15, 784, x18)

inst_50:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9df87aa33d06d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9df87aa33d06d; op2val:0x8000; valaddr_reg:x16; val_offset:800; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 800, x17, x15, 800, x18)

inst_51:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97170988aa151 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97170988aa151; op2val:0x8000; valaddr_reg:x16; val_offset:816; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 816, x17, x15, 816, x18)

inst_52:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97170988aa151 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97170988aa151; op2val:0x8000; valaddr_reg:x16; val_offset:832; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 832, x17, x15, 832, x18)

inst_53:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97170988aa151 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97170988aa151; op2val:0x8000; valaddr_reg:x16; val_offset:848; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 848, x17, x15, 848, x18)

inst_54:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97170988aa151 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97170988aa151; op2val:0x8000; valaddr_reg:x16; val_offset:864; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 864, x17, x15, 864, x18)

inst_55:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x97170988aa151 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe97170988aa151; op2val:0x8000; valaddr_reg:x16; val_offset:880; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 880, x17, x15, 880, x18)

inst_56:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7ec25e17b909b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7ec25e17b909b; op2val:0x8000; valaddr_reg:x16; val_offset:896; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 896, x17, x15, 896, x18)

inst_57:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7ec25e17b909b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7ec25e17b909b; op2val:0x8000; valaddr_reg:x16; val_offset:912; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 912, x17, x15, 912, x18)

inst_58:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7ec25e17b909b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7ec25e17b909b; op2val:0x8000; valaddr_reg:x16; val_offset:928; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 928, x17, x15, 928, x18)

inst_59:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7ec25e17b909b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7ec25e17b909b; op2val:0x8000; valaddr_reg:x16; val_offset:944; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 944, x17, x15, 944, x18)

inst_60:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7ec25e17b909b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7ec25e17b909b; op2val:0x8000; valaddr_reg:x16; val_offset:960; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 960, x17, x15, 960, x18)

inst_61:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x8430ccc09885b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc8430ccc09885b; op2val:0x8000; valaddr_reg:x16; val_offset:976; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 976, x17, x15, 976, x18)

inst_62:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x8430ccc09885b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc8430ccc09885b; op2val:0x8000; valaddr_reg:x16; val_offset:992; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 992, x17, x15, 992, x18)

inst_63:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x8430ccc09885b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc8430ccc09885b; op2val:0x8000; valaddr_reg:x16; val_offset:1008; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1008, x17, x15, 1008, x18)

inst_64:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x8430ccc09885b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc8430ccc09885b; op2val:0x8000; valaddr_reg:x16; val_offset:1024; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1024, x17, x15, 1024, x18)

inst_65:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x8430ccc09885b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc8430ccc09885b; op2val:0x8000; valaddr_reg:x16; val_offset:1040; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1040, x17, x15, 1040, x18)

inst_66:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x97c657c682e1f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb97c657c682e1f; op2val:0x8000; valaddr_reg:x16; val_offset:1056; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1056, x17, x15, 1056, x18)

inst_67:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x97c657c682e1f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb97c657c682e1f; op2val:0x8000; valaddr_reg:x16; val_offset:1072; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1072, x17, x15, 1072, x18)

inst_68:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x97c657c682e1f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb97c657c682e1f; op2val:0x8000; valaddr_reg:x16; val_offset:1088; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1088, x17, x15, 1088, x18)

inst_69:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x97c657c682e1f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb97c657c682e1f; op2val:0x8000; valaddr_reg:x16; val_offset:1104; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1104, x17, x15, 1104, x18)

inst_70:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x97c657c682e1f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb97c657c682e1f; op2val:0x8000; valaddr_reg:x16; val_offset:1120; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1120, x17, x15, 1120, x18)

inst_71:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdbfa105179648 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedbfa105179648; op2val:0x0; valaddr_reg:x16; val_offset:1136; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1136, x17, x15, 1136, x18)

inst_72:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdbfa105179648 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedbfa105179648; op2val:0x0; valaddr_reg:x16; val_offset:1152; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1152, x17, x15, 1152, x18)

inst_73:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdbfa105179648 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedbfa105179648; op2val:0x0; valaddr_reg:x16; val_offset:1168; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1168, x17, x15, 1168, x18)

inst_74:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdbfa105179648 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedbfa105179648; op2val:0x0; valaddr_reg:x16; val_offset:1184; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1184, x17, x15, 1184, x18)

inst_75:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdbfa105179648 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedbfa105179648; op2val:0x0; valaddr_reg:x16; val_offset:1200; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1200, x17, x15, 1200, x18)

inst_76:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49ab9fed0221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49ab9fed0221; op2val:0x0; valaddr_reg:x16; val_offset:1216; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1216, x17, x15, 1216, x18)

inst_77:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49ab9fed0221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49ab9fed0221; op2val:0x0; valaddr_reg:x16; val_offset:1232; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1232, x17, x15, 1232, x18)

inst_78:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49ab9fed0221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49ab9fed0221; op2val:0x0; valaddr_reg:x16; val_offset:1248; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1248, x17, x15, 1248, x18)

inst_79:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49ab9fed0221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49ab9fed0221; op2val:0x0; valaddr_reg:x16; val_offset:1264; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1264, x17, x15, 1264, x18)

inst_80:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49ab9fed0221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49ab9fed0221; op2val:0x0; valaddr_reg:x16; val_offset:1280; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1280, x17, x15, 1280, x18)

inst_81:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca057fc89126a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca057fc89126a; op2val:0x0; valaddr_reg:x16; val_offset:1296; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1296, x17, x15, 1296, x18)

inst_82:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca057fc89126a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca057fc89126a; op2val:0x0; valaddr_reg:x16; val_offset:1312; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1312, x17, x15, 1312, x18)

inst_83:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca057fc89126a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca057fc89126a; op2val:0x0; valaddr_reg:x16; val_offset:1328; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1328, x17, x15, 1328, x18)

inst_84:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca057fc89126a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca057fc89126a; op2val:0x0; valaddr_reg:x16; val_offset:1344; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1344, x17, x15, 1344, x18)

inst_85:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca057fc89126a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca057fc89126a; op2val:0x0; valaddr_reg:x16; val_offset:1360; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1360, x17, x15, 1360, x18)

inst_86:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49dffef48af1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49dffef48af1; op2val:0x0; valaddr_reg:x16; val_offset:1376; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1376, x17, x15, 1376, x18)

inst_87:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49dffef48af1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49dffef48af1; op2val:0x0; valaddr_reg:x16; val_offset:1392; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1392, x17, x15, 1392, x18)

inst_88:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49dffef48af1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49dffef48af1; op2val:0x0; valaddr_reg:x16; val_offset:1408; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1408, x17, x15, 1408, x18)

inst_89:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49dffef48af1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49dffef48af1; op2val:0x0; valaddr_reg:x16; val_offset:1424; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1424, x17, x15, 1424, x18)

inst_90:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc49dffef48af1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc49dffef48af1; op2val:0x0; valaddr_reg:x16; val_offset:1440; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1440, x17, x15, 1440, x18)

inst_91:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd45b79ae6cf69 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd45b79ae6cf69; op2val:0x0; valaddr_reg:x16; val_offset:1456; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1456, x17, x15, 1456, x18)

inst_92:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd45b79ae6cf69 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd45b79ae6cf69; op2val:0x0; valaddr_reg:x16; val_offset:1472; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1472, x17, x15, 1472, x18)

inst_93:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd45b79ae6cf69 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd45b79ae6cf69; op2val:0x0; valaddr_reg:x16; val_offset:1488; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1488, x17, x15, 1488, x18)

inst_94:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd45b79ae6cf69 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd45b79ae6cf69; op2val:0x0; valaddr_reg:x16; val_offset:1504; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1504, x17, x15, 1504, x18)

inst_95:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd45b79ae6cf69 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd45b79ae6cf69; op2val:0x0; valaddr_reg:x16; val_offset:1520; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1520, x17, x15, 1520, x18)

inst_96:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x46086cad941b7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd46086cad941b7; op2val:0x0; valaddr_reg:x16; val_offset:1536; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1536, x17, x15, 1536, x18)

inst_97:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x46086cad941b7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd46086cad941b7; op2val:0x0; valaddr_reg:x16; val_offset:1552; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1552, x17, x15, 1552, x18)

inst_98:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x46086cad941b7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd46086cad941b7; op2val:0x0; valaddr_reg:x16; val_offset:1568; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1568, x17, x15, 1568, x18)

inst_99:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x46086cad941b7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd46086cad941b7; op2val:0x0; valaddr_reg:x16; val_offset:1584; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1584, x17, x15, 1584, x18)

inst_100:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x46086cad941b7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd46086cad941b7; op2val:0x0; valaddr_reg:x16; val_offset:1600; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1600, x17, x15, 1600, x18)

inst_101:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8450b36da4f99 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8450b36da4f99; op2val:0x0; valaddr_reg:x16; val_offset:1616; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1616, x17, x15, 1616, x18)

inst_102:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8450b36da4f99 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8450b36da4f99; op2val:0x0; valaddr_reg:x16; val_offset:1632; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1632, x17, x15, 1632, x18)

inst_103:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8450b36da4f99 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8450b36da4f99; op2val:0x0; valaddr_reg:x16; val_offset:1648; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1648, x17, x15, 1648, x18)

inst_104:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8450b36da4f99 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8450b36da4f99; op2val:0x0; valaddr_reg:x16; val_offset:1664; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1664, x17, x15, 1664, x18)

inst_105:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8450b36da4f99 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8450b36da4f99; op2val:0x0; valaddr_reg:x16; val_offset:1680; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1680, x17, x15, 1680, x18)

inst_106:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xca9ced59cb15f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbca9ced59cb15f; op2val:0x8000; valaddr_reg:x16; val_offset:1696; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1696, x17, x15, 1696, x18)

inst_107:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xca9ced59cb15f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbca9ced59cb15f; op2val:0x8000; valaddr_reg:x16; val_offset:1712; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1712, x17, x15, 1712, x18)

inst_108:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xca9ced59cb15f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbca9ced59cb15f; op2val:0x8000; valaddr_reg:x16; val_offset:1728; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1728, x17, x15, 1728, x18)

inst_109:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xca9ced59cb15f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbca9ced59cb15f; op2val:0x8000; valaddr_reg:x16; val_offset:1744; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1744, x17, x15, 1744, x18)

inst_110:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xca9ced59cb15f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbca9ced59cb15f; op2val:0x8000; valaddr_reg:x16; val_offset:1760; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1760, x17, x15, 1760, x18)

inst_111:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1c256e07d7b03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1c256e07d7b03; op2val:0x8000; valaddr_reg:x16; val_offset:1776; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1776, x17, x15, 1776, x18)

inst_112:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1c256e07d7b03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1c256e07d7b03; op2val:0x8000; valaddr_reg:x16; val_offset:1792; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1792, x17, x15, 1792, x18)

inst_113:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1c256e07d7b03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1c256e07d7b03; op2val:0x8000; valaddr_reg:x16; val_offset:1808; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1808, x17, x15, 1808, x18)

inst_114:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1c256e07d7b03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1c256e07d7b03; op2val:0x8000; valaddr_reg:x16; val_offset:1824; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1824, x17, x15, 1824, x18)

inst_115:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x1c256e07d7b03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd1c256e07d7b03; op2val:0x8000; valaddr_reg:x16; val_offset:1840; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1840, x17, x15, 1840, x18)

inst_116:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd484e5c7d8c61 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd484e5c7d8c61; op2val:0x8000; valaddr_reg:x16; val_offset:1856; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1856, x17, x15, 1856, x18)

inst_117:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd484e5c7d8c61 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd484e5c7d8c61; op2val:0x8000; valaddr_reg:x16; val_offset:1872; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1872, x17, x15, 1872, x18)

inst_118:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd484e5c7d8c61 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd484e5c7d8c61; op2val:0x8000; valaddr_reg:x16; val_offset:1888; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1888, x17, x15, 1888, x18)

inst_119:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd484e5c7d8c61 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd484e5c7d8c61; op2val:0x8000; valaddr_reg:x16; val_offset:1904; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1904, x17, x15, 1904, x18)

inst_120:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd484e5c7d8c61 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd484e5c7d8c61; op2val:0x8000; valaddr_reg:x16; val_offset:1920; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1920, x17, x15, 1920, x18)

inst_121:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3b7922853e8a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3b7922853e8a7; op2val:0x8000; valaddr_reg:x16; val_offset:1936; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1936, x17, x15, 1936, x18)

inst_122:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3b7922853e8a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3b7922853e8a7; op2val:0x8000; valaddr_reg:x16; val_offset:1952; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1952, x17, x15, 1952, x18)

inst_123:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3b7922853e8a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3b7922853e8a7; op2val:0x8000; valaddr_reg:x16; val_offset:1968; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1968, x17, x15, 1968, x18)

inst_124:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3b7922853e8a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3b7922853e8a7; op2val:0x8000; valaddr_reg:x16; val_offset:1984; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1984, x17, x15, 1984, x18)

inst_125:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3b7922853e8a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3b7922853e8a7; op2val:0x8000; valaddr_reg:x16; val_offset:2000; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 2000, x17, x15, 2000, x18)

inst_126:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9881bee04c84c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9881bee04c84c; op2val:0x8000; valaddr_reg:x16; val_offset:2016; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_2)

inst_127:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9881bee04c84c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9881bee04c84c; op2val:0x8000; valaddr_reg:x16; val_offset:0; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 0, x17, x15, 0, x18)

inst_128:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9881bee04c84c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9881bee04c84c; op2val:0x8000; valaddr_reg:x16; val_offset:16; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 16, x17, x15, 16, x18)

inst_129:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9881bee04c84c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9881bee04c84c; op2val:0x8000; valaddr_reg:x16; val_offset:32; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 32, x17, x15, 32, x18)

inst_130:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9881bee04c84c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9881bee04c84c; op2val:0x8000; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 48, x17, x15, 48, x18)

inst_131:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0f993cf648277 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0f993cf648277; op2val:0x8000; valaddr_reg:x16; val_offset:64; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 64, x17, x15, 64, x18)

inst_132:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0f993cf648277 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0f993cf648277; op2val:0x8000; valaddr_reg:x16; val_offset:80; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 80, x17, x15, 80, x18)

inst_133:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0f993cf648277 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0f993cf648277; op2val:0x8000; valaddr_reg:x16; val_offset:96; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 96, x17, x15, 96, x18)

inst_134:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0f993cf648277 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0f993cf648277; op2val:0x8000; valaddr_reg:x16; val_offset:112; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 112, x17, x15, 112, x18)

inst_135:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0f993cf648277 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0f993cf648277; op2val:0x8000; valaddr_reg:x16; val_offset:128; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 128, x17, x15, 128, x18)

inst_136:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4441c90d7aacb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4441c90d7aacb; op2val:0x8000; valaddr_reg:x16; val_offset:144; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 144, x17, x15, 144, x18)

inst_137:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4441c90d7aacb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4441c90d7aacb; op2val:0x8000; valaddr_reg:x16; val_offset:160; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 160, x17, x15, 160, x18)

inst_138:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4441c90d7aacb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4441c90d7aacb; op2val:0x8000; valaddr_reg:x16; val_offset:176; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 176, x17, x15, 176, x18)

inst_139:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4441c90d7aacb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4441c90d7aacb; op2val:0x8000; valaddr_reg:x16; val_offset:192; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 192, x17, x15, 192, x18)

inst_140:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4441c90d7aacb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4441c90d7aacb; op2val:0x8000; valaddr_reg:x16; val_offset:208; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 208, x17, x15, 208, x18)

inst_141:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae70dafae96a3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae70dafae96a3; op2val:0x0; valaddr_reg:x16; val_offset:224; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 224, x17, x15, 224, x18)

inst_142:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae70dafae96a3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae70dafae96a3; op2val:0x0; valaddr_reg:x16; val_offset:240; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 240, x17, x15, 240, x18)

inst_143:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae70dafae96a3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae70dafae96a3; op2val:0x0; valaddr_reg:x16; val_offset:256; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 256, x17, x15, 256, x18)

inst_144:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae70dafae96a3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae70dafae96a3; op2val:0x0; valaddr_reg:x16; val_offset:272; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 272, x17, x15, 272, x18)

inst_145:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae70dafae96a3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae70dafae96a3; op2val:0x0; valaddr_reg:x16; val_offset:288; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 288, x17, x15, 288, x18)

inst_146:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e8baea923265 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e8baea923265; op2val:0x0; valaddr_reg:x16; val_offset:304; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 304, x17, x15, 304, x18)

inst_147:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e8baea923265 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e8baea923265; op2val:0x0; valaddr_reg:x16; val_offset:320; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 320, x17, x15, 320, x18)

inst_148:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e8baea923265 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e8baea923265; op2val:0x0; valaddr_reg:x16; val_offset:336; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 336, x17, x15, 336, x18)

inst_149:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e8baea923265 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e8baea923265; op2val:0x0; valaddr_reg:x16; val_offset:352; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 352, x17, x15, 352, x18)

inst_150:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e8baea923265 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e8baea923265; op2val:0x0; valaddr_reg:x16; val_offset:368; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 368, x17, x15, 368, x18)

inst_151:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4ae8eafcb29d2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4ae8eafcb29d2; op2val:0x0; valaddr_reg:x16; val_offset:384; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 384, x17, x15, 384, x18)

inst_152:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4ae8eafcb29d2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4ae8eafcb29d2; op2val:0x0; valaddr_reg:x16; val_offset:400; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 400, x17, x15, 400, x18)

inst_153:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4ae8eafcb29d2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4ae8eafcb29d2; op2val:0x0; valaddr_reg:x16; val_offset:416; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 416, x17, x15, 416, x18)

inst_154:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4ae8eafcb29d2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4ae8eafcb29d2; op2val:0x0; valaddr_reg:x16; val_offset:432; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 432, x17, x15, 432, x18)

inst_155:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4ae8eafcb29d2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4ae8eafcb29d2; op2val:0x0; valaddr_reg:x16; val_offset:448; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 448, x17, x15, 448, x18)

inst_156:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa613e194097b8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea613e194097b8; op2val:0x0; valaddr_reg:x16; val_offset:464; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 464, x17, x15, 464, x18)

inst_157:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa613e194097b8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea613e194097b8; op2val:0x0; valaddr_reg:x16; val_offset:480; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 480, x17, x15, 480, x18)

inst_158:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa613e194097b8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea613e194097b8; op2val:0x0; valaddr_reg:x16; val_offset:496; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 496, x17, x15, 496, x18)

inst_159:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa613e194097b8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea613e194097b8; op2val:0x0; valaddr_reg:x16; val_offset:512; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 512, x17, x15, 512, x18)

inst_160:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa613e194097b8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea613e194097b8; op2val:0x0; valaddr_reg:x16; val_offset:528; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 528, x17, x15, 528, x18)

inst_161:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd453f7d35f923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed453f7d35f923; op2val:0x0; valaddr_reg:x16; val_offset:544; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 544, x17, x15, 544, x18)

inst_162:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd453f7d35f923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed453f7d35f923; op2val:0x0; valaddr_reg:x16; val_offset:560; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 560, x17, x15, 560, x18)

inst_163:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd453f7d35f923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed453f7d35f923; op2val:0x0; valaddr_reg:x16; val_offset:576; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 576, x17, x15, 576, x18)

inst_164:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd453f7d35f923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed453f7d35f923; op2val:0x0; valaddr_reg:x16; val_offset:592; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 592, x17, x15, 592, x18)

inst_165:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd453f7d35f923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed453f7d35f923; op2val:0x0; valaddr_reg:x16; val_offset:608; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 608, x17, x15, 608, x18)

inst_166:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xef65bcd845b83 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdef65bcd845b83; op2val:0x0; valaddr_reg:x16; val_offset:624; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 624, x17, x15, 624, x18)

inst_167:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xef65bcd845b83 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdef65bcd845b83; op2val:0x0; valaddr_reg:x16; val_offset:640; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 640, x17, x15, 640, x18)

inst_168:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xef65bcd845b83 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdef65bcd845b83; op2val:0x0; valaddr_reg:x16; val_offset:656; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 656, x17, x15, 656, x18)

inst_169:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xef65bcd845b83 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdef65bcd845b83; op2val:0x0; valaddr_reg:x16; val_offset:672; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 672, x17, x15, 672, x18)

inst_170:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xef65bcd845b83 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdef65bcd845b83; op2val:0x0; valaddr_reg:x16; val_offset:688; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 688, x17, x15, 688, x18)

inst_171:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3bd530bfc7921 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3bd530bfc7921; op2val:0x0; valaddr_reg:x16; val_offset:704; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 704, x17, x15, 704, x18)

inst_172:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3bd530bfc7921 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3bd530bfc7921; op2val:0x0; valaddr_reg:x16; val_offset:720; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 720, x17, x15, 720, x18)

inst_173:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3bd530bfc7921 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3bd530bfc7921; op2val:0x0; valaddr_reg:x16; val_offset:736; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 736, x17, x15, 736, x18)

inst_174:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3bd530bfc7921 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3bd530bfc7921; op2val:0x0; valaddr_reg:x16; val_offset:752; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 752, x17, x15, 752, x18)

inst_175:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3bd530bfc7921 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3bd530bfc7921; op2val:0x0; valaddr_reg:x16; val_offset:768; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 768, x17, x15, 768, x18)

inst_176:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc56d7d1a2a465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc56d7d1a2a465; op2val:0x8000; valaddr_reg:x16; val_offset:784; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 784, x17, x15, 784, x18)

inst_177:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc56d7d1a2a465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc56d7d1a2a465; op2val:0x8000; valaddr_reg:x16; val_offset:800; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 800, x17, x15, 800, x18)

inst_178:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc56d7d1a2a465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc56d7d1a2a465; op2val:0x8000; valaddr_reg:x16; val_offset:816; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 816, x17, x15, 816, x18)

inst_179:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc56d7d1a2a465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc56d7d1a2a465; op2val:0x8000; valaddr_reg:x16; val_offset:832; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 832, x17, x15, 832, x18)

inst_180:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc56d7d1a2a465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc56d7d1a2a465; op2val:0x8000; valaddr_reg:x16; val_offset:848; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 848, x17, x15, 848, x18)

inst_181:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1374a8f666f47 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1374a8f666f47; op2val:0x8000; valaddr_reg:x16; val_offset:864; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 864, x17, x15, 864, x18)

inst_182:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1374a8f666f47 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1374a8f666f47; op2val:0x8000; valaddr_reg:x16; val_offset:880; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 880, x17, x15, 880, x18)

inst_183:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1374a8f666f47 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1374a8f666f47; op2val:0x8000; valaddr_reg:x16; val_offset:896; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 896, x17, x15, 896, x18)

inst_184:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1374a8f666f47 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1374a8f666f47; op2val:0x8000; valaddr_reg:x16; val_offset:912; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 912, x17, x15, 912, x18)

inst_185:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x1374a8f666f47 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe1374a8f666f47; op2val:0x8000; valaddr_reg:x16; val_offset:928; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 928, x17, x15, 928, x18)

inst_186:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef0f52001dd13 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef0f52001dd13; op2val:0x8000; valaddr_reg:x16; val_offset:944; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 944, x17, x15, 944, x18)

inst_187:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef0f52001dd13 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef0f52001dd13; op2val:0x8000; valaddr_reg:x16; val_offset:960; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 960, x17, x15, 960, x18)

inst_188:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef0f52001dd13 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef0f52001dd13; op2val:0x8000; valaddr_reg:x16; val_offset:976; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 976, x17, x15, 976, x18)

inst_189:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef0f52001dd13 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef0f52001dd13; op2val:0x8000; valaddr_reg:x16; val_offset:992; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 992, x17, x15, 992, x18)

inst_190:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xef0f52001dd13 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feef0f52001dd13; op2val:0x8000; valaddr_reg:x16; val_offset:1008; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1008, x17, x15, 1008, x18)

inst_191:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x54cb8485c10ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f854cb8485c10ff; op2val:0x8000; valaddr_reg:x16; val_offset:1024; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1024, x17, x15, 1024, x18)

inst_192:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x54cb8485c10ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f854cb8485c10ff; op2val:0x8000; valaddr_reg:x16; val_offset:1040; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1040, x17, x15, 1040, x18)

inst_193:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x54cb8485c10ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f854cb8485c10ff; op2val:0x8000; valaddr_reg:x16; val_offset:1056; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1056, x17, x15, 1056, x18)

inst_194:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x54cb8485c10ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f854cb8485c10ff; op2val:0x8000; valaddr_reg:x16; val_offset:1072; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1072, x17, x15, 1072, x18)

inst_195:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x54cb8485c10ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f854cb8485c10ff; op2val:0x8000; valaddr_reg:x16; val_offset:1088; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1088, x17, x15, 1088, x18)

inst_196:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdbcef6d67c99b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddbcef6d67c99b; op2val:0x8000; valaddr_reg:x16; val_offset:1104; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1104, x17, x15, 1104, x18)

inst_197:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdbcef6d67c99b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddbcef6d67c99b; op2val:0x8000; valaddr_reg:x16; val_offset:1120; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1120, x17, x15, 1120, x18)

inst_198:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdbcef6d67c99b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddbcef6d67c99b; op2val:0x8000; valaddr_reg:x16; val_offset:1136; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1136, x17, x15, 1136, x18)

inst_199:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdbcef6d67c99b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddbcef6d67c99b; op2val:0x8000; valaddr_reg:x16; val_offset:1152; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1152, x17, x15, 1152, x18)

inst_200:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdbcef6d67c99b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddbcef6d67c99b; op2val:0x8000; valaddr_reg:x16; val_offset:1168; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1168, x17, x15, 1168, x18)

inst_201:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x4cf1937fde173 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc4cf1937fde173; op2val:0x8000; valaddr_reg:x16; val_offset:1184; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1184, x17, x15, 1184, x18)

inst_202:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x4cf1937fde173 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc4cf1937fde173; op2val:0x8000; valaddr_reg:x16; val_offset:1200; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1200, x17, x15, 1200, x18)

inst_203:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x4cf1937fde173 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc4cf1937fde173; op2val:0x8000; valaddr_reg:x16; val_offset:1216; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1216, x17, x15, 1216, x18)

inst_204:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x4cf1937fde173 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc4cf1937fde173; op2val:0x8000; valaddr_reg:x16; val_offset:1232; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1232, x17, x15, 1232, x18)

inst_205:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x4cf1937fde173 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc4cf1937fde173; op2val:0x8000; valaddr_reg:x16; val_offset:1248; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1248, x17, x15, 1248, x18)

inst_206:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xba615dee0d545 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feba615dee0d545; op2val:0x8000; valaddr_reg:x16; val_offset:1264; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1264, x17, x15, 1264, x18)

inst_207:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xba615dee0d545 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feba615dee0d545; op2val:0x8000; valaddr_reg:x16; val_offset:1280; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1280, x17, x15, 1280, x18)

inst_208:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xba615dee0d545 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feba615dee0d545; op2val:0x8000; valaddr_reg:x16; val_offset:1296; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1296, x17, x15, 1296, x18)

inst_209:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xba615dee0d545 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feba615dee0d545; op2val:0x8000; valaddr_reg:x16; val_offset:1312; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1312, x17, x15, 1312, x18)

inst_210:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xba615dee0d545 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feba615dee0d545; op2val:0x8000; valaddr_reg:x16; val_offset:1328; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1328, x17, x15, 1328, x18)

inst_211:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5998b4e80229c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5998b4e80229c; op2val:0x8000; valaddr_reg:x16; val_offset:1344; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1344, x17, x15, 1344, x18)

inst_212:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5998b4e80229c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5998b4e80229c; op2val:0x8000; valaddr_reg:x16; val_offset:1360; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1360, x17, x15, 1360, x18)

inst_213:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5998b4e80229c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5998b4e80229c; op2val:0x8000; valaddr_reg:x16; val_offset:1376; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1376, x17, x15, 1376, x18)

inst_214:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5998b4e80229c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5998b4e80229c; op2val:0x8000; valaddr_reg:x16; val_offset:1392; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1392, x17, x15, 1392, x18)

inst_215:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x5998b4e80229c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe5998b4e80229c; op2val:0x8000; valaddr_reg:x16; val_offset:1408; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1408, x17, x15, 1408, x18)

inst_216:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9199ba7fdacbd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9199ba7fdacbd; op2val:0x8000; valaddr_reg:x16; val_offset:1424; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1424, x17, x15, 1424, x18)

inst_217:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9199ba7fdacbd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9199ba7fdacbd; op2val:0x8000; valaddr_reg:x16; val_offset:1440; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1440, x17, x15, 1440, x18)

inst_218:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9199ba7fdacbd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9199ba7fdacbd; op2val:0x8000; valaddr_reg:x16; val_offset:1456; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1456, x17, x15, 1456, x18)

inst_219:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9199ba7fdacbd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9199ba7fdacbd; op2val:0x8000; valaddr_reg:x16; val_offset:1472; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1472, x17, x15, 1472, x18)

inst_220:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9199ba7fdacbd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9199ba7fdacbd; op2val:0x8000; valaddr_reg:x16; val_offset:1488; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1488, x17, x15, 1488, x18)

inst_221:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x63bca2c276bab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc63bca2c276bab; op2val:0x8000; valaddr_reg:x16; val_offset:1504; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1504, x17, x15, 1504, x18)

inst_222:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x63bca2c276bab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc63bca2c276bab; op2val:0x8000; valaddr_reg:x16; val_offset:1520; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1520, x17, x15, 1520, x18)

inst_223:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x63bca2c276bab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc63bca2c276bab; op2val:0x8000; valaddr_reg:x16; val_offset:1536; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1536, x17, x15, 1536, x18)

inst_224:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x63bca2c276bab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc63bca2c276bab; op2val:0x8000; valaddr_reg:x16; val_offset:1552; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1552, x17, x15, 1552, x18)

inst_225:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x63bca2c276bab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc63bca2c276bab; op2val:0x8000; valaddr_reg:x16; val_offset:1568; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1568, x17, x15, 1568, x18)

inst_226:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x46e55f3a1a8bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb46e55f3a1a8bf; op2val:0x8000; valaddr_reg:x16; val_offset:1584; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1584, x17, x15, 1584, x18)

inst_227:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x46e55f3a1a8bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb46e55f3a1a8bf; op2val:0x8000; valaddr_reg:x16; val_offset:1600; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1600, x17, x15, 1600, x18)

inst_228:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x46e55f3a1a8bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb46e55f3a1a8bf; op2val:0x8000; valaddr_reg:x16; val_offset:1616; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1616, x17, x15, 1616, x18)

inst_229:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x46e55f3a1a8bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb46e55f3a1a8bf; op2val:0x8000; valaddr_reg:x16; val_offset:1632; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1632, x17, x15, 1632, x18)

inst_230:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x46e55f3a1a8bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb46e55f3a1a8bf; op2val:0x8000; valaddr_reg:x16; val_offset:1648; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1648, x17, x15, 1648, x18)

inst_231:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x017c339d75e4d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe017c339d75e4d; op2val:0x8000; valaddr_reg:x16; val_offset:1664; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1664, x17, x15, 1664, x18)

inst_232:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x017c339d75e4d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe017c339d75e4d; op2val:0x8000; valaddr_reg:x16; val_offset:1680; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1680, x17, x15, 1680, x18)

inst_233:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x017c339d75e4d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe017c339d75e4d; op2val:0x8000; valaddr_reg:x16; val_offset:1696; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1696, x17, x15, 1696, x18)

inst_234:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x017c339d75e4d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe017c339d75e4d; op2val:0x8000; valaddr_reg:x16; val_offset:1712; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1712, x17, x15, 1712, x18)

inst_235:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x017c339d75e4d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe017c339d75e4d; op2val:0x8000; valaddr_reg:x16; val_offset:1728; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1728, x17, x15, 1728, x18)

inst_236:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x56ed923aca873 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd56ed923aca873; op2val:0x8000; valaddr_reg:x16; val_offset:1744; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1744, x17, x15, 1744, x18)

inst_237:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x56ed923aca873 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd56ed923aca873; op2val:0x8000; valaddr_reg:x16; val_offset:1760; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1760, x17, x15, 1760, x18)

inst_238:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x56ed923aca873 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd56ed923aca873; op2val:0x8000; valaddr_reg:x16; val_offset:1776; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1776, x17, x15, 1776, x18)

inst_239:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x56ed923aca873 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd56ed923aca873; op2val:0x8000; valaddr_reg:x16; val_offset:1792; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1792, x17, x15, 1792, x18)

inst_240:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x56ed923aca873 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd56ed923aca873; op2val:0x8000; valaddr_reg:x16; val_offset:1808; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1808, x17, x15, 1808, x18)

inst_241:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0a3f5766442d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0a3f5766442d; op2val:0x8000; valaddr_reg:x16; val_offset:1824; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1824, x17, x15, 1824, x18)

inst_242:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0a3f5766442d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0a3f5766442d; op2val:0x8000; valaddr_reg:x16; val_offset:1840; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1840, x17, x15, 1840, x18)

inst_243:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0a3f5766442d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0a3f5766442d; op2val:0x8000; valaddr_reg:x16; val_offset:1856; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1856, x17, x15, 1856, x18)

inst_244:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0a3f5766442d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0a3f5766442d; op2val:0x8000; valaddr_reg:x16; val_offset:1872; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1872, x17, x15, 1872, x18)

inst_245:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf0a3f5766442d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf0a3f5766442d; op2val:0x8000; valaddr_reg:x16; val_offset:1888; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1888, x17, x15, 1888, x18)

inst_246:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x511a1344303ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe511a1344303ed; op2val:0x0; valaddr_reg:x16; val_offset:1904; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1904, x17, x15, 1904, x18)

inst_247:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x511a1344303ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe511a1344303ed; op2val:0x0; valaddr_reg:x16; val_offset:1920; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1920, x17, x15, 1920, x18)

inst_248:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x511a1344303ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe511a1344303ed; op2val:0x0; valaddr_reg:x16; val_offset:1936; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1936, x17, x15, 1936, x18)

inst_249:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x511a1344303ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe511a1344303ed; op2val:0x0; valaddr_reg:x16; val_offset:1952; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1952, x17, x15, 1952, x18)

inst_250:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x511a1344303ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe511a1344303ed; op2val:0x0; valaddr_reg:x16; val_offset:1968; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1968, x17, x15, 1968, x18)

inst_251:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf112c2c43eca3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf112c2c43eca3; op2val:0x0; valaddr_reg:x16; val_offset:1984; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1984, x17, x15, 1984, x18)

inst_252:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf112c2c43eca3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf112c2c43eca3; op2val:0x0; valaddr_reg:x16; val_offset:2000; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 2000, x17, x15, 2000, x18)

inst_253:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf112c2c43eca3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf112c2c43eca3; op2val:0x0; valaddr_reg:x16; val_offset:2016; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_3)

inst_254:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf112c2c43eca3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf112c2c43eca3; op2val:0x0; valaddr_reg:x16; val_offset:0; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 0, x17, x15, 0, x18)

inst_255:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf112c2c43eca3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf112c2c43eca3; op2val:0x0; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 16, x17, x15, 16, x18)

inst_256:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2a4aeeb35257f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2a4aeeb35257f; op2val:0x0; valaddr_reg:x16; val_offset:32; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 32, x17, x15, 32, x18)

inst_257:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2a4aeeb35257f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2a4aeeb35257f; op2val:0x0; valaddr_reg:x16; val_offset:48; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 48, x17, x15, 48, x18)

inst_258:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2a4aeeb35257f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2a4aeeb35257f; op2val:0x0; valaddr_reg:x16; val_offset:64; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 64, x17, x15, 64, x18)

inst_259:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2a4aeeb35257f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2a4aeeb35257f; op2val:0x0; valaddr_reg:x16; val_offset:80; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 80, x17, x15, 80, x18)

inst_260:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2a4aeeb35257f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2a4aeeb35257f; op2val:0x0; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 96, x17, x15, 96, x18)

inst_261:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa3d5b9f8ee473 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca3d5b9f8ee473; op2val:0x0; valaddr_reg:x16; val_offset:112; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 112, x17, x15, 112, x18)

inst_262:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa3d5b9f8ee473 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca3d5b9f8ee473; op2val:0x0; valaddr_reg:x16; val_offset:128; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 128, x17, x15, 128, x18)

inst_263:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa3d5b9f8ee473 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca3d5b9f8ee473; op2val:0x0; valaddr_reg:x16; val_offset:144; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 144, x17, x15, 144, x18)

inst_264:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa3d5b9f8ee473 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca3d5b9f8ee473; op2val:0x0; valaddr_reg:x16; val_offset:160; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 160, x17, x15, 160, x18)

inst_265:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xa3d5b9f8ee473 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fca3d5b9f8ee473; op2val:0x0; valaddr_reg:x16; val_offset:176; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 176, x17, x15, 176, x18)

inst_266:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x21d7278b1bb7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe21d7278b1bb7f; op2val:0x0; valaddr_reg:x16; val_offset:192; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 192, x17, x15, 192, x18)

inst_267:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x21d7278b1bb7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe21d7278b1bb7f; op2val:0x0; valaddr_reg:x16; val_offset:208; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 208, x17, x15, 208, x18)

inst_268:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x21d7278b1bb7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe21d7278b1bb7f; op2val:0x0; valaddr_reg:x16; val_offset:224; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 224, x17, x15, 224, x18)

inst_269:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x21d7278b1bb7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe21d7278b1bb7f; op2val:0x0; valaddr_reg:x16; val_offset:240; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 240, x17, x15, 240, x18)

inst_270:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x21d7278b1bb7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe21d7278b1bb7f; op2val:0x0; valaddr_reg:x16; val_offset:256; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 256, x17, x15, 256, x18)

inst_271:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbcd2d33db4049 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbcd2d33db4049; op2val:0x0; valaddr_reg:x16; val_offset:272; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 272, x17, x15, 272, x18)

inst_272:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbcd2d33db4049 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbcd2d33db4049; op2val:0x0; valaddr_reg:x16; val_offset:288; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 288, x17, x15, 288, x18)

inst_273:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbcd2d33db4049 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbcd2d33db4049; op2val:0x0; valaddr_reg:x16; val_offset:304; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 304, x17, x15, 304, x18)

inst_274:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbcd2d33db4049 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbcd2d33db4049; op2val:0x0; valaddr_reg:x16; val_offset:320; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 320, x17, x15, 320, x18)

inst_275:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbcd2d33db4049 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbcd2d33db4049; op2val:0x0; valaddr_reg:x16; val_offset:336; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 336, x17, x15, 336, x18)

inst_276:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1a5d3a022c06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1a5d3a022c06b; op2val:0x0; valaddr_reg:x16; val_offset:352; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 352, x17, x15, 352, x18)

inst_277:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1a5d3a022c06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1a5d3a022c06b; op2val:0x0; valaddr_reg:x16; val_offset:368; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 368, x17, x15, 368, x18)

inst_278:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1a5d3a022c06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1a5d3a022c06b; op2val:0x0; valaddr_reg:x16; val_offset:384; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 384, x17, x15, 384, x18)

inst_279:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1a5d3a022c06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1a5d3a022c06b; op2val:0x0; valaddr_reg:x16; val_offset:400; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 400, x17, x15, 400, x18)

inst_280:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1a5d3a022c06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1a5d3a022c06b; op2val:0x0; valaddr_reg:x16; val_offset:416; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 416, x17, x15, 416, x18)

inst_281:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x882e3a7d63c53 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc882e3a7d63c53; op2val:0x0; valaddr_reg:x16; val_offset:432; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 432, x17, x15, 432, x18)

inst_282:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x882e3a7d63c53 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc882e3a7d63c53; op2val:0x0; valaddr_reg:x16; val_offset:448; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 448, x17, x15, 448, x18)

inst_283:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x882e3a7d63c53 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc882e3a7d63c53; op2val:0x0; valaddr_reg:x16; val_offset:464; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 464, x17, x15, 464, x18)

inst_284:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x882e3a7d63c53 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc882e3a7d63c53; op2val:0x0; valaddr_reg:x16; val_offset:480; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 480, x17, x15, 480, x18)

inst_285:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x882e3a7d63c53 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc882e3a7d63c53; op2val:0x0; valaddr_reg:x16; val_offset:496; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 496, x17, x15, 496, x18)

inst_286:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d0dc57af801d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d0dc57af801d; op2val:0x0; valaddr_reg:x16; val_offset:512; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 512, x17, x15, 512, x18)

inst_287:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d0dc57af801d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d0dc57af801d; op2val:0x0; valaddr_reg:x16; val_offset:528; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 528, x17, x15, 528, x18)

inst_288:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d0dc57af801d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d0dc57af801d; op2val:0x0; valaddr_reg:x16; val_offset:544; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 544, x17, x15, 544, x18)

inst_289:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d0dc57af801d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d0dc57af801d; op2val:0x0; valaddr_reg:x16; val_offset:560; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 560, x17, x15, 560, x18)

inst_290:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d0dc57af801d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d0dc57af801d; op2val:0x0; valaddr_reg:x16; val_offset:576; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 576, x17, x15, 576, x18)

inst_291:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x88b452334d482 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe88b452334d482; op2val:0x0; valaddr_reg:x16; val_offset:592; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 592, x17, x15, 592, x18)

inst_292:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x88b452334d482 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe88b452334d482; op2val:0x0; valaddr_reg:x16; val_offset:608; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 608, x17, x15, 608, x18)

inst_293:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x88b452334d482 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe88b452334d482; op2val:0x0; valaddr_reg:x16; val_offset:624; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 624, x17, x15, 624, x18)

inst_294:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x88b452334d482 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe88b452334d482; op2val:0x0; valaddr_reg:x16; val_offset:640; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 640, x17, x15, 640, x18)

inst_295:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x88b452334d482 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe88b452334d482; op2val:0x0; valaddr_reg:x16; val_offset:656; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 656, x17, x15, 656, x18)

inst_296:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9b7932c7ac007 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9b7932c7ac007; op2val:0x0; valaddr_reg:x16; val_offset:672; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 672, x17, x15, 672, x18)

inst_297:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9b7932c7ac007 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9b7932c7ac007; op2val:0x0; valaddr_reg:x16; val_offset:688; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 688, x17, x15, 688, x18)

inst_298:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9b7932c7ac007 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9b7932c7ac007; op2val:0x0; valaddr_reg:x16; val_offset:704; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 704, x17, x15, 704, x18)

inst_299:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9b7932c7ac007 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9b7932c7ac007; op2val:0x0; valaddr_reg:x16; val_offset:720; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 720, x17, x15, 720, x18)

inst_300:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9b7932c7ac007 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9b7932c7ac007; op2val:0x0; valaddr_reg:x16; val_offset:736; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 736, x17, x15, 736, x18)

inst_301:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcf86800dcabd2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecf86800dcabd2; op2val:0x0; valaddr_reg:x16; val_offset:752; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 752, x17, x15, 752, x18)

inst_302:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcf86800dcabd2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecf86800dcabd2; op2val:0x0; valaddr_reg:x16; val_offset:768; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 768, x17, x15, 768, x18)

inst_303:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcf86800dcabd2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecf86800dcabd2; op2val:0x0; valaddr_reg:x16; val_offset:784; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 784, x17, x15, 784, x18)

inst_304:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcf86800dcabd2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecf86800dcabd2; op2val:0x0; valaddr_reg:x16; val_offset:800; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 800, x17, x15, 800, x18)

inst_305:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcf86800dcabd2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecf86800dcabd2; op2val:0x0; valaddr_reg:x16; val_offset:816; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 816, x17, x15, 816, x18)

inst_306:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x757c41e46ee0f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe757c41e46ee0f; op2val:0x0; valaddr_reg:x16; val_offset:832; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 832, x17, x15, 832, x18)

inst_307:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x757c41e46ee0f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe757c41e46ee0f; op2val:0x0; valaddr_reg:x16; val_offset:848; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 848, x17, x15, 848, x18)

inst_308:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x757c41e46ee0f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe757c41e46ee0f; op2val:0x0; valaddr_reg:x16; val_offset:864; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 864, x17, x15, 864, x18)

inst_309:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x757c41e46ee0f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe757c41e46ee0f; op2val:0x0; valaddr_reg:x16; val_offset:880; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 880, x17, x15, 880, x18)

inst_310:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x757c41e46ee0f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe757c41e46ee0f; op2val:0x0; valaddr_reg:x16; val_offset:896; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 896, x17, x15, 896, x18)

inst_311:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x18c773392efff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f918c773392efff; op2val:0x0; valaddr_reg:x16; val_offset:912; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 912, x17, x15, 912, x18)

inst_312:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x18c773392efff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f918c773392efff; op2val:0x0; valaddr_reg:x16; val_offset:928; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 928, x17, x15, 928, x18)

inst_313:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x18c773392efff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f918c773392efff; op2val:0x0; valaddr_reg:x16; val_offset:944; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 944, x17, x15, 944, x18)

inst_314:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x18c773392efff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f918c773392efff; op2val:0x0; valaddr_reg:x16; val_offset:960; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 960, x17, x15, 960, x18)

inst_315:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x18c773392efff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f918c773392efff; op2val:0x0; valaddr_reg:x16; val_offset:976; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 976, x17, x15, 976, x18)

inst_316:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4cd7f20b5a02a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4cd7f20b5a02a; op2val:0x8000; valaddr_reg:x16; val_offset:992; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 992, x17, x15, 992, x18)

inst_317:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4cd7f20b5a02a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4cd7f20b5a02a; op2val:0x8000; valaddr_reg:x16; val_offset:1008; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1008, x17, x15, 1008, x18)

inst_318:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4cd7f20b5a02a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4cd7f20b5a02a; op2val:0x8000; valaddr_reg:x16; val_offset:1024; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1024, x17, x15, 1024, x18)

inst_319:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4cd7f20b5a02a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4cd7f20b5a02a; op2val:0x8000; valaddr_reg:x16; val_offset:1040; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1040, x17, x15, 1040, x18)

inst_320:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4cd7f20b5a02a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4cd7f20b5a02a; op2val:0x8000; valaddr_reg:x16; val_offset:1056; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1056, x17, x15, 1056, x18)

inst_321:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c53c0ba0796d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c53c0ba0796d; op2val:0x8000; valaddr_reg:x16; val_offset:1072; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1072, x17, x15, 1072, x18)

inst_322:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c53c0ba0796d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c53c0ba0796d; op2val:0x8000; valaddr_reg:x16; val_offset:1088; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1088, x17, x15, 1088, x18)

inst_323:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c53c0ba0796d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c53c0ba0796d; op2val:0x8000; valaddr_reg:x16; val_offset:1104; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1104, x17, x15, 1104, x18)

inst_324:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c53c0ba0796d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c53c0ba0796d; op2val:0x8000; valaddr_reg:x16; val_offset:1120; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1120, x17, x15, 1120, x18)

inst_325:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6c53c0ba0796d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6c53c0ba0796d; op2val:0x8000; valaddr_reg:x16; val_offset:1136; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1136, x17, x15, 1136, x18)

inst_326:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x7c4c7501c707f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f87c4c7501c707f; op2val:0x8000; valaddr_reg:x16; val_offset:1152; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1152, x17, x15, 1152, x18)

inst_327:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x7c4c7501c707f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f87c4c7501c707f; op2val:0x8000; valaddr_reg:x16; val_offset:1168; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1168, x17, x15, 1168, x18)

inst_328:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x7c4c7501c707f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f87c4c7501c707f; op2val:0x8000; valaddr_reg:x16; val_offset:1184; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1184, x17, x15, 1184, x18)

inst_329:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x7c4c7501c707f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f87c4c7501c707f; op2val:0x8000; valaddr_reg:x16; val_offset:1200; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1200, x17, x15, 1200, x18)

inst_330:
// fs1 == 0 and fe1 == 0x7f8 and fm1 == 0x7c4c7501c707f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f87c4c7501c707f; op2val:0x8000; valaddr_reg:x16; val_offset:1216; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1216, x17, x15, 1216, x18)

inst_331:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf45805f86144b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef45805f86144b; op2val:0x8000; valaddr_reg:x16; val_offset:1232; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1232, x17, x15, 1232, x18)

inst_332:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf45805f86144b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef45805f86144b; op2val:0x8000; valaddr_reg:x16; val_offset:1248; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1248, x17, x15, 1248, x18)

inst_333:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf45805f86144b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef45805f86144b; op2val:0x8000; valaddr_reg:x16; val_offset:1264; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1264, x17, x15, 1264, x18)

inst_334:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf45805f86144b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef45805f86144b; op2val:0x8000; valaddr_reg:x16; val_offset:1280; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1280, x17, x15, 1280, x18)

inst_335:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf45805f86144b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef45805f86144b; op2val:0x8000; valaddr_reg:x16; val_offset:1296; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1296, x17, x15, 1296, x18)

inst_336:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9c63a6687c333 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9c63a6687c333; op2val:0x8000; valaddr_reg:x16; val_offset:1312; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1312, x17, x15, 1312, x18)

inst_337:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9c63a6687c333 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9c63a6687c333; op2val:0x8000; valaddr_reg:x16; val_offset:1328; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1328, x17, x15, 1328, x18)

inst_338:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9c63a6687c333 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9c63a6687c333; op2val:0x8000; valaddr_reg:x16; val_offset:1344; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1344, x17, x15, 1344, x18)

inst_339:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9c63a6687c333 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9c63a6687c333; op2val:0x8000; valaddr_reg:x16; val_offset:1360; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1360, x17, x15, 1360, x18)

inst_340:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x9c63a6687c333 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd9c63a6687c333; op2val:0x8000; valaddr_reg:x16; val_offset:1376; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1376, x17, x15, 1376, x18)

inst_341:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xcccc36886926f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fccccc36886926f; op2val:0x8000; valaddr_reg:x16; val_offset:1392; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1392, x17, x15, 1392, x18)

inst_342:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xcccc36886926f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fccccc36886926f; op2val:0x8000; valaddr_reg:x16; val_offset:1408; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1408, x17, x15, 1408, x18)

inst_343:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xcccc36886926f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fccccc36886926f; op2val:0x8000; valaddr_reg:x16; val_offset:1424; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1424, x17, x15, 1424, x18)

inst_344:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xcccc36886926f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fccccc36886926f; op2val:0x8000; valaddr_reg:x16; val_offset:1440; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1440, x17, x15, 1440, x18)

inst_345:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xcccc36886926f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fccccc36886926f; op2val:0x8000; valaddr_reg:x16; val_offset:1456; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1456, x17, x15, 1456, x18)

inst_346:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x85f1993475a32 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe85f1993475a32; op2val:0x8000; valaddr_reg:x16; val_offset:1472; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1472, x17, x15, 1472, x18)

inst_347:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x85f1993475a32 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe85f1993475a32; op2val:0x8000; valaddr_reg:x16; val_offset:1488; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1488, x17, x15, 1488, x18)

inst_348:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x85f1993475a32 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe85f1993475a32; op2val:0x8000; valaddr_reg:x16; val_offset:1504; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1504, x17, x15, 1504, x18)

inst_349:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x85f1993475a32 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe85f1993475a32; op2val:0x8000; valaddr_reg:x16; val_offset:1520; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1520, x17, x15, 1520, x18)

inst_350:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x85f1993475a32 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe85f1993475a32; op2val:0x8000; valaddr_reg:x16; val_offset:1536; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1536, x17, x15, 1536, x18)

inst_351:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7dc0f47a5db15 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7dc0f47a5db15; op2val:0x8000; valaddr_reg:x16; val_offset:1552; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1552, x17, x15, 1552, x18)

inst_352:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7dc0f47a5db15 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7dc0f47a5db15; op2val:0x8000; valaddr_reg:x16; val_offset:1568; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1568, x17, x15, 1568, x18)

inst_353:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7dc0f47a5db15 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7dc0f47a5db15; op2val:0x8000; valaddr_reg:x16; val_offset:1584; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1584, x17, x15, 1584, x18)

inst_354:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7dc0f47a5db15 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7dc0f47a5db15; op2val:0x8000; valaddr_reg:x16; val_offset:1600; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1600, x17, x15, 1600, x18)

inst_355:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7dc0f47a5db15 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7dc0f47a5db15; op2val:0x8000; valaddr_reg:x16; val_offset:1616; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1616, x17, x15, 1616, x18)

inst_356:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec884da30b843 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec884da30b843; op2val:0x8000; valaddr_reg:x16; val_offset:1632; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1632, x17, x15, 1632, x18)

inst_357:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec884da30b843 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec884da30b843; op2val:0x8000; valaddr_reg:x16; val_offset:1648; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1648, x17, x15, 1648, x18)

inst_358:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec884da30b843 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec884da30b843; op2val:0x8000; valaddr_reg:x16; val_offset:1664; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1664, x17, x15, 1664, x18)

inst_359:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec884da30b843 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec884da30b843; op2val:0x8000; valaddr_reg:x16; val_offset:1680; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1680, x17, x15, 1680, x18)

inst_360:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec884da30b843 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec884da30b843; op2val:0x8000; valaddr_reg:x16; val_offset:1696; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1696, x17, x15, 1696, x18)

inst_361:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x692935e977a8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe692935e977a8f; op2val:0x8000; valaddr_reg:x16; val_offset:1712; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1712, x17, x15, 1712, x18)

inst_362:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x692935e977a8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe692935e977a8f; op2val:0x8000; valaddr_reg:x16; val_offset:1728; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1728, x17, x15, 1728, x18)

inst_363:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x692935e977a8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe692935e977a8f; op2val:0x8000; valaddr_reg:x16; val_offset:1744; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1744, x17, x15, 1744, x18)

inst_364:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x692935e977a8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe692935e977a8f; op2val:0x8000; valaddr_reg:x16; val_offset:1760; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1760, x17, x15, 1760, x18)

inst_365:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x692935e977a8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe692935e977a8f; op2val:0x8000; valaddr_reg:x16; val_offset:1776; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1776, x17, x15, 1776, x18)

inst_366:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6bc16c6eccc22 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6bc16c6eccc22; op2val:0x8000; valaddr_reg:x16; val_offset:1792; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1792, x17, x15, 1792, x18)

inst_367:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6bc16c6eccc22 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6bc16c6eccc22; op2val:0x8000; valaddr_reg:x16; val_offset:1808; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1808, x17, x15, 1808, x18)

inst_368:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6bc16c6eccc22 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6bc16c6eccc22; op2val:0x8000; valaddr_reg:x16; val_offset:1824; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1824, x17, x15, 1824, x18)

inst_369:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6bc16c6eccc22 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6bc16c6eccc22; op2val:0x8000; valaddr_reg:x16; val_offset:1840; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1840, x17, x15, 1840, x18)

inst_370:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6bc16c6eccc22 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6bc16c6eccc22; op2val:0x8000; valaddr_reg:x16; val_offset:1856; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1856, x17, x15, 1856, x18)

inst_371:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xee098e2310cc3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdee098e2310cc3; op2val:0x8000; valaddr_reg:x16; val_offset:1872; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1872, x17, x15, 1872, x18)

inst_372:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xee098e2310cc3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdee098e2310cc3; op2val:0x8000; valaddr_reg:x16; val_offset:1888; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1888, x17, x15, 1888, x18)

inst_373:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xee098e2310cc3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdee098e2310cc3; op2val:0x8000; valaddr_reg:x16; val_offset:1904; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1904, x17, x15, 1904, x18)

inst_374:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xee098e2310cc3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdee098e2310cc3; op2val:0x8000; valaddr_reg:x16; val_offset:1920; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1920, x17, x15, 1920, x18)

inst_375:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xee098e2310cc3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdee098e2310cc3; op2val:0x8000; valaddr_reg:x16; val_offset:1936; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1936, x17, x15, 1936, x18)

inst_376:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x71826564923e3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc71826564923e3; op2val:0x8000; valaddr_reg:x16; val_offset:1952; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1952, x17, x15, 1952, x18)

inst_377:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x71826564923e3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc71826564923e3; op2val:0x8000; valaddr_reg:x16; val_offset:1968; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1968, x17, x15, 1968, x18)

inst_378:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x71826564923e3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc71826564923e3; op2val:0x8000; valaddr_reg:x16; val_offset:1984; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1984, x17, x15, 1984, x18)

inst_379:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x71826564923e3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc71826564923e3; op2val:0x8000; valaddr_reg:x16; val_offset:2000; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 2000, x17, x15, 2000, x18)

inst_380:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x71826564923e3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc71826564923e3; op2val:0x8000; valaddr_reg:x16; val_offset:2016; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_4)

inst_381:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x30b95bd887309 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe30b95bd887309; op2val:0x8000; valaddr_reg:x16; val_offset:0; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 0, x17, x15, 0, x18)

inst_382:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x30b95bd887309 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe30b95bd887309; op2val:0x8000; valaddr_reg:x16; val_offset:16; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 16, x17, x15, 16, x18)

inst_383:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x30b95bd887309 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe30b95bd887309; op2val:0x8000; valaddr_reg:x16; val_offset:32; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 32, x17, x15, 32, x18)

inst_384:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x30b95bd887309 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe30b95bd887309; op2val:0x8000; valaddr_reg:x16; val_offset:48; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 48, x17, x15, 48, x18)

inst_385:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x30b95bd887309 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe30b95bd887309; op2val:0x8000; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 64, x17, x15, 64, x18)

inst_386:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc3c58b5c03e1d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc3c58b5c03e1d; op2val:0x0; valaddr_reg:x16; val_offset:80; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 80, x17, x15, 80, x18)

inst_387:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc3c58b5c03e1d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc3c58b5c03e1d; op2val:0x0; valaddr_reg:x16; val_offset:96; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 96, x17, x15, 96, x18)

inst_388:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc3c58b5c03e1d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc3c58b5c03e1d; op2val:0x0; valaddr_reg:x16; val_offset:112; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 112, x17, x15, 112, x18)

inst_389:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc3c58b5c03e1d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc3c58b5c03e1d; op2val:0x0; valaddr_reg:x16; val_offset:128; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 128, x17, x15, 128, x18)

inst_390:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc3c58b5c03e1d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc3c58b5c03e1d; op2val:0x0; valaddr_reg:x16; val_offset:144; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 144, x17, x15, 144, x18)

inst_391:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2599faeea6b2c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2599faeea6b2c; op2val:0x0; valaddr_reg:x16; val_offset:160; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 160, x17, x15, 160, x18)

inst_392:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2599faeea6b2c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2599faeea6b2c; op2val:0x0; valaddr_reg:x16; val_offset:176; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 176, x17, x15, 176, x18)

inst_393:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2599faeea6b2c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2599faeea6b2c; op2val:0x0; valaddr_reg:x16; val_offset:192; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 192, x17, x15, 192, x18)

inst_394:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2599faeea6b2c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2599faeea6b2c; op2val:0x0; valaddr_reg:x16; val_offset:208; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 208, x17, x15, 208, x18)

inst_395:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2599faeea6b2c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2599faeea6b2c; op2val:0x0; valaddr_reg:x16; val_offset:224; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 224, x17, x15, 224, x18)

inst_396:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfd8213d6f2891 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefd8213d6f2891; op2val:0x0; valaddr_reg:x16; val_offset:240; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 240, x17, x15, 240, x18)

inst_397:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfd8213d6f2891 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefd8213d6f2891; op2val:0x0; valaddr_reg:x16; val_offset:256; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 256, x17, x15, 256, x18)

inst_398:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfd8213d6f2891 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefd8213d6f2891; op2val:0x0; valaddr_reg:x16; val_offset:272; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 272, x17, x15, 272, x18)

inst_399:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfd8213d6f2891 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefd8213d6f2891; op2val:0x0; valaddr_reg:x16; val_offset:288; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 288, x17, x15, 288, x18)

inst_400:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfd8213d6f2891 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefd8213d6f2891; op2val:0x0; valaddr_reg:x16; val_offset:304; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 304, x17, x15, 304, x18)

inst_401:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x680debcf012e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe680debcf012e2; op2val:0x0; valaddr_reg:x16; val_offset:320; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 320, x17, x15, 320, x18)

inst_402:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x680debcf012e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe680debcf012e2; op2val:0x0; valaddr_reg:x16; val_offset:336; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 336, x17, x15, 336, x18)

inst_403:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x680debcf012e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe680debcf012e2; op2val:0x0; valaddr_reg:x16; val_offset:352; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 352, x17, x15, 352, x18)

inst_404:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x680debcf012e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe680debcf012e2; op2val:0x0; valaddr_reg:x16; val_offset:368; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 368, x17, x15, 368, x18)

inst_405:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x680debcf012e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe680debcf012e2; op2val:0x0; valaddr_reg:x16; val_offset:384; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 384, x17, x15, 384, x18)

inst_406:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca2fe4ca14a9a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca2fe4ca14a9a; op2val:0x0; valaddr_reg:x16; val_offset:400; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 400, x17, x15, 400, x18)

inst_407:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca2fe4ca14a9a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca2fe4ca14a9a; op2val:0x0; valaddr_reg:x16; val_offset:416; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 416, x17, x15, 416, x18)

inst_408:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca2fe4ca14a9a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca2fe4ca14a9a; op2val:0x0; valaddr_reg:x16; val_offset:432; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 432, x17, x15, 432, x18)

inst_409:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca2fe4ca14a9a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca2fe4ca14a9a; op2val:0x0; valaddr_reg:x16; val_offset:448; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 448, x17, x15, 448, x18)

inst_410:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca2fe4ca14a9a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca2fe4ca14a9a; op2val:0x0; valaddr_reg:x16; val_offset:464; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 464, x17, x15, 464, x18)

inst_411:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6e444c20e8184 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6e444c20e8184; op2val:0x0; valaddr_reg:x16; val_offset:480; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 480, x17, x15, 480, x18)

inst_412:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6e444c20e8184 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6e444c20e8184; op2val:0x0; valaddr_reg:x16; val_offset:496; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 496, x17, x15, 496, x18)

inst_413:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6e444c20e8184 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6e444c20e8184; op2val:0x0; valaddr_reg:x16; val_offset:512; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 512, x17, x15, 512, x18)

inst_414:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6e444c20e8184 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6e444c20e8184; op2val:0x0; valaddr_reg:x16; val_offset:528; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 528, x17, x15, 528, x18)

inst_415:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6e444c20e8184 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6e444c20e8184; op2val:0x0; valaddr_reg:x16; val_offset:544; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 544, x17, x15, 544, x18)

inst_416:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x89d942a85e30f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb89d942a85e30f; op2val:0x0; valaddr_reg:x16; val_offset:560; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 560, x17, x15, 560, x18)

inst_417:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x89d942a85e30f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb89d942a85e30f; op2val:0x0; valaddr_reg:x16; val_offset:576; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 576, x17, x15, 576, x18)

inst_418:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x89d942a85e30f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb89d942a85e30f; op2val:0x0; valaddr_reg:x16; val_offset:592; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 592, x17, x15, 592, x18)

inst_419:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x89d942a85e30f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb89d942a85e30f; op2val:0x0; valaddr_reg:x16; val_offset:608; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 608, x17, x15, 608, x18)

inst_420:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x89d942a85e30f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb89d942a85e30f; op2val:0x0; valaddr_reg:x16; val_offset:624; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 624, x17, x15, 624, x18)

inst_421:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe65e5e3e01c84 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee65e5e3e01c84; op2val:0x0; valaddr_reg:x16; val_offset:640; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 640, x17, x15, 640, x18)

inst_422:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe65e5e3e01c84 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee65e5e3e01c84; op2val:0x0; valaddr_reg:x16; val_offset:656; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 656, x17, x15, 656, x18)

inst_423:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe65e5e3e01c84 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee65e5e3e01c84; op2val:0x0; valaddr_reg:x16; val_offset:672; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 672, x17, x15, 672, x18)

inst_424:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe65e5e3e01c84 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee65e5e3e01c84; op2val:0x0; valaddr_reg:x16; val_offset:688; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 688, x17, x15, 688, x18)

inst_425:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe65e5e3e01c84 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee65e5e3e01c84; op2val:0x0; valaddr_reg:x16; val_offset:704; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 704, x17, x15, 704, x18)

inst_426:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcb0a304fe19bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcb0a304fe19bf; op2val:0x0; valaddr_reg:x16; val_offset:720; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 720, x17, x15, 720, x18)

inst_427:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcb0a304fe19bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcb0a304fe19bf; op2val:0x0; valaddr_reg:x16; val_offset:736; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 736, x17, x15, 736, x18)

inst_428:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcb0a304fe19bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcb0a304fe19bf; op2val:0x0; valaddr_reg:x16; val_offset:752; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 752, x17, x15, 752, x18)

inst_429:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcb0a304fe19bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcb0a304fe19bf; op2val:0x0; valaddr_reg:x16; val_offset:768; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 768, x17, x15, 768, x18)

inst_430:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcb0a304fe19bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcb0a304fe19bf; op2val:0x0; valaddr_reg:x16; val_offset:784; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 784, x17, x15, 784, x18)

inst_431:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc160cd96157af and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc160cd96157af; op2val:0x0; valaddr_reg:x16; val_offset:800; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 800, x17, x15, 800, x18)

inst_432:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc160cd96157af and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc160cd96157af; op2val:0x0; valaddr_reg:x16; val_offset:816; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 816, x17, x15, 816, x18)

inst_433:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc160cd96157af and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc160cd96157af; op2val:0x0; valaddr_reg:x16; val_offset:832; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 832, x17, x15, 832, x18)

inst_434:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc160cd96157af and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc160cd96157af; op2val:0x0; valaddr_reg:x16; val_offset:848; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 848, x17, x15, 848, x18)

inst_435:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc160cd96157af and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc160cd96157af; op2val:0x0; valaddr_reg:x16; val_offset:864; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 864, x17, x15, 864, x18)

inst_436:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x576a3a38a667e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe576a3a38a667e; op2val:0x0; valaddr_reg:x16; val_offset:880; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 880, x17, x15, 880, x18)

inst_437:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x576a3a38a667e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe576a3a38a667e; op2val:0x0; valaddr_reg:x16; val_offset:896; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 896, x17, x15, 896, x18)

inst_438:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x576a3a38a667e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe576a3a38a667e; op2val:0x0; valaddr_reg:x16; val_offset:912; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 912, x17, x15, 912, x18)

inst_439:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x576a3a38a667e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe576a3a38a667e; op2val:0x0; valaddr_reg:x16; val_offset:928; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 928, x17, x15, 928, x18)

inst_440:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x576a3a38a667e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe576a3a38a667e; op2val:0x0; valaddr_reg:x16; val_offset:944; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 944, x17, x15, 944, x18)

inst_441:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f7ee631fefc5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f7ee631fefc5; op2val:0x0; valaddr_reg:x16; val_offset:960; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 960, x17, x15, 960, x18)

inst_442:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f7ee631fefc5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f7ee631fefc5; op2val:0x0; valaddr_reg:x16; val_offset:976; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 976, x17, x15, 976, x18)

inst_443:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f7ee631fefc5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f7ee631fefc5; op2val:0x0; valaddr_reg:x16; val_offset:992; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 992, x17, x15, 992, x18)

inst_444:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f7ee631fefc5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f7ee631fefc5; op2val:0x0; valaddr_reg:x16; val_offset:1008; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1008, x17, x15, 1008, x18)

inst_445:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2f7ee631fefc5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2f7ee631fefc5; op2val:0x0; valaddr_reg:x16; val_offset:1024; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1024, x17, x15, 1024, x18)

inst_446:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4bd16a0267938 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4bd16a0267938; op2val:0x0; valaddr_reg:x16; val_offset:1040; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1040, x17, x15, 1040, x18)

inst_447:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4bd16a0267938 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4bd16a0267938; op2val:0x0; valaddr_reg:x16; val_offset:1056; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1056, x17, x15, 1056, x18)

inst_448:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4bd16a0267938 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4bd16a0267938; op2val:0x0; valaddr_reg:x16; val_offset:1072; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1072, x17, x15, 1072, x18)

inst_449:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4bd16a0267938 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4bd16a0267938; op2val:0x0; valaddr_reg:x16; val_offset:1088; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1088, x17, x15, 1088, x18)

inst_450:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4bd16a0267938 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4bd16a0267938; op2val:0x0; valaddr_reg:x16; val_offset:1104; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1104, x17, x15, 1104, x18)

inst_451:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca7f05ab9b50e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca7f05ab9b50e; op2val:0x0; valaddr_reg:x16; val_offset:1120; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1120, x17, x15, 1120, x18)

inst_452:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca7f05ab9b50e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca7f05ab9b50e; op2val:0x0; valaddr_reg:x16; val_offset:1136; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1136, x17, x15, 1136, x18)

inst_453:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca7f05ab9b50e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca7f05ab9b50e; op2val:0x0; valaddr_reg:x16; val_offset:1152; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1152, x17, x15, 1152, x18)

inst_454:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca7f05ab9b50e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca7f05ab9b50e; op2val:0x0; valaddr_reg:x16; val_offset:1168; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1168, x17, x15, 1168, x18)

inst_455:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xca7f05ab9b50e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feca7f05ab9b50e; op2val:0x0; valaddr_reg:x16; val_offset:1184; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1184, x17, x15, 1184, x18)

inst_456:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x11c62f98de3bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb11c62f98de3bf; op2val:0x8000; valaddr_reg:x16; val_offset:1200; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1200, x17, x15, 1200, x18)

inst_457:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x11c62f98de3bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb11c62f98de3bf; op2val:0x8000; valaddr_reg:x16; val_offset:1216; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1216, x17, x15, 1216, x18)

inst_458:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x11c62f98de3bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb11c62f98de3bf; op2val:0x8000; valaddr_reg:x16; val_offset:1232; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1232, x17, x15, 1232, x18)

inst_459:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x11c62f98de3bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb11c62f98de3bf; op2val:0x8000; valaddr_reg:x16; val_offset:1248; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1248, x17, x15, 1248, x18)

inst_460:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x11c62f98de3bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb11c62f98de3bf; op2val:0x8000; valaddr_reg:x16; val_offset:1264; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1264, x17, x15, 1264, x18)

inst_461:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2c08bdce69f77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2c08bdce69f77; op2val:0x8000; valaddr_reg:x16; val_offset:1280; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1280, x17, x15, 1280, x18)

inst_462:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2c08bdce69f77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2c08bdce69f77; op2val:0x8000; valaddr_reg:x16; val_offset:1296; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1296, x17, x15, 1296, x18)

inst_463:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2c08bdce69f77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2c08bdce69f77; op2val:0x8000; valaddr_reg:x16; val_offset:1312; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1312, x17, x15, 1312, x18)

inst_464:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2c08bdce69f77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2c08bdce69f77; op2val:0x8000; valaddr_reg:x16; val_offset:1328; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1328, x17, x15, 1328, x18)

inst_465:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x2c08bdce69f77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc2c08bdce69f77; op2val:0x8000; valaddr_reg:x16; val_offset:1344; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1344, x17, x15, 1344, x18)

inst_466:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6c9a44168b923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6c9a44168b923; op2val:0x8000; valaddr_reg:x16; val_offset:1360; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1360, x17, x15, 1360, x18)

inst_467:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6c9a44168b923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6c9a44168b923; op2val:0x8000; valaddr_reg:x16; val_offset:1376; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1376, x17, x15, 1376, x18)

inst_468:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6c9a44168b923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6c9a44168b923; op2val:0x8000; valaddr_reg:x16; val_offset:1392; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1392, x17, x15, 1392, x18)

inst_469:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6c9a44168b923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6c9a44168b923; op2val:0x8000; valaddr_reg:x16; val_offset:1408; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1408, x17, x15, 1408, x18)

inst_470:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6c9a44168b923 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6c9a44168b923; op2val:0x8000; valaddr_reg:x16; val_offset:1424; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1424, x17, x15, 1424, x18)

inst_471:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa2bda964d91ae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea2bda964d91ae; op2val:0x8000; valaddr_reg:x16; val_offset:1440; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1440, x17, x15, 1440, x18)

inst_472:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa2bda964d91ae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea2bda964d91ae; op2val:0x8000; valaddr_reg:x16; val_offset:1456; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1456, x17, x15, 1456, x18)

inst_473:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa2bda964d91ae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea2bda964d91ae; op2val:0x8000; valaddr_reg:x16; val_offset:1472; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1472, x17, x15, 1472, x18)

inst_474:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa2bda964d91ae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea2bda964d91ae; op2val:0x8000; valaddr_reg:x16; val_offset:1488; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1488, x17, x15, 1488, x18)

inst_475:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa2bda964d91ae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea2bda964d91ae; op2val:0x8000; valaddr_reg:x16; val_offset:1504; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1504, x17, x15, 1504, x18)

inst_476:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd65025c565597 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed65025c565597; op2val:0x8000; valaddr_reg:x16; val_offset:1520; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1520, x17, x15, 1520, x18)

inst_477:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd65025c565597 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed65025c565597; op2val:0x8000; valaddr_reg:x16; val_offset:1536; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1536, x17, x15, 1536, x18)

inst_478:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd65025c565597 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed65025c565597; op2val:0x8000; valaddr_reg:x16; val_offset:1552; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1552, x17, x15, 1552, x18)

inst_479:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd65025c565597 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed65025c565597; op2val:0x8000; valaddr_reg:x16; val_offset:1568; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1568, x17, x15, 1568, x18)

inst_480:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd65025c565597 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed65025c565597; op2val:0x8000; valaddr_reg:x16; val_offset:1584; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1584, x17, x15, 1584, x18)

inst_481:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb5eae2d90a071 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb5eae2d90a071; op2val:0x8000; valaddr_reg:x16; val_offset:1600; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1600, x17, x15, 1600, x18)

inst_482:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb5eae2d90a071 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb5eae2d90a071; op2val:0x8000; valaddr_reg:x16; val_offset:1616; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1616, x17, x15, 1616, x18)

inst_483:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb5eae2d90a071 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb5eae2d90a071; op2val:0x8000; valaddr_reg:x16; val_offset:1632; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1632, x17, x15, 1632, x18)

inst_484:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb5eae2d90a071 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb5eae2d90a071; op2val:0x8000; valaddr_reg:x16; val_offset:1648; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1648, x17, x15, 1648, x18)

inst_485:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb5eae2d90a071 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb5eae2d90a071; op2val:0x8000; valaddr_reg:x16; val_offset:1664; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1664, x17, x15, 1664, x18)

inst_486:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf4853a4c5bef9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf4853a4c5bef9; op2val:0x8000; valaddr_reg:x16; val_offset:1680; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1680, x17, x15, 1680, x18)

inst_487:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf4853a4c5bef9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf4853a4c5bef9; op2val:0x8000; valaddr_reg:x16; val_offset:1696; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1696, x17, x15, 1696, x18)

inst_488:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf4853a4c5bef9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf4853a4c5bef9; op2val:0x8000; valaddr_reg:x16; val_offset:1712; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1712, x17, x15, 1712, x18)

inst_489:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf4853a4c5bef9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf4853a4c5bef9; op2val:0x8000; valaddr_reg:x16; val_offset:1728; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1728, x17, x15, 1728, x18)

inst_490:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf4853a4c5bef9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf4853a4c5bef9; op2val:0x8000; valaddr_reg:x16; val_offset:1744; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1744, x17, x15, 1744, x18)

inst_491:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2fe2d0b2849b1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2fe2d0b2849b1; op2val:0x8000; valaddr_reg:x16; val_offset:1760; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1760, x17, x15, 1760, x18)

inst_492:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2fe2d0b2849b1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2fe2d0b2849b1; op2val:0x8000; valaddr_reg:x16; val_offset:1776; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1776, x17, x15, 1776, x18)

inst_493:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2fe2d0b2849b1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2fe2d0b2849b1; op2val:0x8000; valaddr_reg:x16; val_offset:1792; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1792, x17, x15, 1792, x18)

inst_494:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2fe2d0b2849b1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2fe2d0b2849b1; op2val:0x8000; valaddr_reg:x16; val_offset:1808; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1808, x17, x15, 1808, x18)

inst_495:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x2fe2d0b2849b1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd2fe2d0b2849b1; op2val:0x8000; valaddr_reg:x16; val_offset:1824; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1824, x17, x15, 1824, x18)

inst_496:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd3629df7eeb5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd3629df7eeb5; op2val:0x8000; valaddr_reg:x16; val_offset:1840; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1840, x17, x15, 1840, x18)

inst_497:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd3629df7eeb5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd3629df7eeb5; op2val:0x8000; valaddr_reg:x16; val_offset:1856; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1856, x17, x15, 1856, x18)

inst_498:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd3629df7eeb5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd3629df7eeb5; op2val:0x8000; valaddr_reg:x16; val_offset:1872; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1872, x17, x15, 1872, x18)

inst_499:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd3629df7eeb5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd3629df7eeb5; op2val:0x8000; valaddr_reg:x16; val_offset:1888; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1888, x17, x15, 1888, x18)

inst_500:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xdd3629df7eeb5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fedd3629df7eeb5; op2val:0x8000; valaddr_reg:x16; val_offset:1904; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1904, x17, x15, 1904, x18)

inst_501:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe8ce066e96229 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee8ce066e96229; op2val:0x8000; valaddr_reg:x16; val_offset:1920; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1920, x17, x15, 1920, x18)

inst_502:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe8ce066e96229 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee8ce066e96229; op2val:0x8000; valaddr_reg:x16; val_offset:1936; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1936, x17, x15, 1936, x18)

inst_503:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe8ce066e96229 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee8ce066e96229; op2val:0x8000; valaddr_reg:x16; val_offset:1952; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1952, x17, x15, 1952, x18)

inst_504:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe8ce066e96229 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee8ce066e96229; op2val:0x8000; valaddr_reg:x16; val_offset:1968; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1968, x17, x15, 1968, x18)

inst_505:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe8ce066e96229 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee8ce066e96229; op2val:0x8000; valaddr_reg:x16; val_offset:1984; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1984, x17, x15, 1984, x18)

inst_506:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d77af376928b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d77af376928b; op2val:0x8000; valaddr_reg:x16; val_offset:2000; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 2000, x17, x15, 2000, x18)

inst_507:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d77af376928b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d77af376928b; op2val:0x8000; valaddr_reg:x16; val_offset:2016; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_5)

inst_508:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d77af376928b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d77af376928b; op2val:0x8000; valaddr_reg:x16; val_offset:0; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 0, x17, x15, 0, x18)

inst_509:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d77af376928b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d77af376928b; op2val:0x8000; valaddr_reg:x16; val_offset:16; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 16, x17, x15, 16, x18)

inst_510:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d77af376928b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d77af376928b; op2val:0x8000; valaddr_reg:x16; val_offset:32; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 32, x17, x15, 32, x18)

inst_511:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98f219d7fe90f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98f219d7fe90f; op2val:0x8000; valaddr_reg:x16; val_offset:48; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 48, x17, x15, 48, x18)

inst_512:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98f219d7fe90f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98f219d7fe90f; op2val:0x8000; valaddr_reg:x16; val_offset:64; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 64, x17, x15, 64, x18)

inst_513:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98f219d7fe90f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98f219d7fe90f; op2val:0x8000; valaddr_reg:x16; val_offset:80; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 80, x17, x15, 80, x18)

inst_514:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98f219d7fe90f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98f219d7fe90f; op2val:0x8000; valaddr_reg:x16; val_offset:96; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 96, x17, x15, 96, x18)

inst_515:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x98f219d7fe90f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe98f219d7fe90f; op2val:0x8000; valaddr_reg:x16; val_offset:112; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 112, x17, x15, 112, x18)

inst_516:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6e2aa97ad4287 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6e2aa97ad4287; op2val:0x8000; valaddr_reg:x16; val_offset:128; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 128, x17, x15, 128, x18)

inst_517:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6e2aa97ad4287 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6e2aa97ad4287; op2val:0x8000; valaddr_reg:x16; val_offset:144; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 144, x17, x15, 144, x18)

inst_518:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6e2aa97ad4287 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6e2aa97ad4287; op2val:0x8000; valaddr_reg:x16; val_offset:160; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 160, x17, x15, 160, x18)

inst_519:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6e2aa97ad4287 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6e2aa97ad4287; op2val:0x8000; valaddr_reg:x16; val_offset:176; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 176, x17, x15, 176, x18)

inst_520:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6e2aa97ad4287 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6e2aa97ad4287; op2val:0x8000; valaddr_reg:x16; val_offset:192; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 192, x17, x15, 192, x18)

inst_521:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7270fced2be29 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7270fced2be29; op2val:0x8000; valaddr_reg:x16; val_offset:208; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 208, x17, x15, 208, x18)

inst_522:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7270fced2be29 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7270fced2be29; op2val:0x8000; valaddr_reg:x16; val_offset:224; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 224, x17, x15, 224, x18)

inst_523:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7270fced2be29 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7270fced2be29; op2val:0x8000; valaddr_reg:x16; val_offset:240; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 240, x17, x15, 240, x18)

inst_524:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7270fced2be29 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7270fced2be29; op2val:0x8000; valaddr_reg:x16; val_offset:256; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 256, x17, x15, 256, x18)

inst_525:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7270fced2be29 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7270fced2be29; op2val:0x8000; valaddr_reg:x16; val_offset:272; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 272, x17, x15, 272, x18)

inst_526:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x517d601e1a9d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe517d601e1a9d8; op2val:0x0; valaddr_reg:x16; val_offset:288; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 288, x17, x15, 288, x18)

inst_527:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x517d601e1a9d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe517d601e1a9d8; op2val:0x0; valaddr_reg:x16; val_offset:304; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 304, x17, x15, 304, x18)

inst_528:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x517d601e1a9d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe517d601e1a9d8; op2val:0x0; valaddr_reg:x16; val_offset:320; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 320, x17, x15, 320, x18)

inst_529:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x517d601e1a9d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe517d601e1a9d8; op2val:0x0; valaddr_reg:x16; val_offset:336; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 336, x17, x15, 336, x18)

inst_530:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x517d601e1a9d8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe517d601e1a9d8; op2val:0x0; valaddr_reg:x16; val_offset:352; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 352, x17, x15, 352, x18)

inst_531:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x62a35ac6bee41 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe62a35ac6bee41; op2val:0x0; valaddr_reg:x16; val_offset:368; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 368, x17, x15, 368, x18)

inst_532:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x62a35ac6bee41 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe62a35ac6bee41; op2val:0x0; valaddr_reg:x16; val_offset:384; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 384, x17, x15, 384, x18)

inst_533:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x62a35ac6bee41 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe62a35ac6bee41; op2val:0x0; valaddr_reg:x16; val_offset:400; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 400, x17, x15, 400, x18)

inst_534:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x62a35ac6bee41 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe62a35ac6bee41; op2val:0x0; valaddr_reg:x16; val_offset:416; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 416, x17, x15, 416, x18)

inst_535:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x62a35ac6bee41 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe62a35ac6bee41; op2val:0x0; valaddr_reg:x16; val_offset:432; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 432, x17, x15, 432, x18)

inst_536:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48300cd907da9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48300cd907da9; op2val:0x0; valaddr_reg:x16; val_offset:448; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 448, x17, x15, 448, x18)

inst_537:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48300cd907da9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48300cd907da9; op2val:0x0; valaddr_reg:x16; val_offset:464; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 464, x17, x15, 464, x18)

inst_538:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48300cd907da9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48300cd907da9; op2val:0x0; valaddr_reg:x16; val_offset:480; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 480, x17, x15, 480, x18)

inst_539:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48300cd907da9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48300cd907da9; op2val:0x0; valaddr_reg:x16; val_offset:496; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 496, x17, x15, 496, x18)

inst_540:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x48300cd907da9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe48300cd907da9; op2val:0x0; valaddr_reg:x16; val_offset:512; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 512, x17, x15, 512, x18)

inst_541:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x49c59b3bab527 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb49c59b3bab527; op2val:0x0; valaddr_reg:x16; val_offset:528; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 528, x17, x15, 528, x18)

inst_542:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x49c59b3bab527 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb49c59b3bab527; op2val:0x0; valaddr_reg:x16; val_offset:544; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 544, x17, x15, 544, x18)

inst_543:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x49c59b3bab527 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb49c59b3bab527; op2val:0x0; valaddr_reg:x16; val_offset:560; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 560, x17, x15, 560, x18)

inst_544:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x49c59b3bab527 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb49c59b3bab527; op2val:0x0; valaddr_reg:x16; val_offset:576; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 576, x17, x15, 576, x18)

inst_545:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x49c59b3bab527 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb49c59b3bab527; op2val:0x0; valaddr_reg:x16; val_offset:592; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 592, x17, x15, 592, x18)

inst_546:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xf29a9c82218e7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbf29a9c82218e7; op2val:0x0; valaddr_reg:x16; val_offset:608; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 608, x17, x15, 608, x18)

inst_547:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xf29a9c82218e7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbf29a9c82218e7; op2val:0x0; valaddr_reg:x16; val_offset:624; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 624, x17, x15, 624, x18)

inst_548:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xf29a9c82218e7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbf29a9c82218e7; op2val:0x0; valaddr_reg:x16; val_offset:640; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 640, x17, x15, 640, x18)

inst_549:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xf29a9c82218e7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbf29a9c82218e7; op2val:0x0; valaddr_reg:x16; val_offset:656; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 656, x17, x15, 656, x18)

inst_550:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xf29a9c82218e7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbf29a9c82218e7; op2val:0x0; valaddr_reg:x16; val_offset:672; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 672, x17, x15, 672, x18)

inst_551:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81d54dd6137b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe81d54dd6137b5; op2val:0x0; valaddr_reg:x16; val_offset:688; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 688, x17, x15, 688, x18)

inst_552:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81d54dd6137b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe81d54dd6137b5; op2val:0x0; valaddr_reg:x16; val_offset:704; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 704, x17, x15, 704, x18)

inst_553:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81d54dd6137b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe81d54dd6137b5; op2val:0x0; valaddr_reg:x16; val_offset:720; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 720, x17, x15, 720, x18)

inst_554:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81d54dd6137b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe81d54dd6137b5; op2val:0x0; valaddr_reg:x16; val_offset:736; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 736, x17, x15, 736, x18)

inst_555:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x81d54dd6137b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe81d54dd6137b5; op2val:0x0; valaddr_reg:x16; val_offset:752; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 752, x17, x15, 752, x18)

inst_556:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x912f07dba36b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd912f07dba36b5; op2val:0x0; valaddr_reg:x16; val_offset:768; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 768, x17, x15, 768, x18)

inst_557:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x912f07dba36b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd912f07dba36b5; op2val:0x0; valaddr_reg:x16; val_offset:784; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 784, x17, x15, 784, x18)

inst_558:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x912f07dba36b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd912f07dba36b5; op2val:0x0; valaddr_reg:x16; val_offset:800; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 800, x17, x15, 800, x18)

inst_559:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x912f07dba36b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd912f07dba36b5; op2val:0x0; valaddr_reg:x16; val_offset:816; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 816, x17, x15, 816, x18)

inst_560:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x912f07dba36b5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd912f07dba36b5; op2val:0x0; valaddr_reg:x16; val_offset:832; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 832, x17, x15, 832, x18)

inst_561:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x89f3951da2feb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc89f3951da2feb; op2val:0x0; valaddr_reg:x16; val_offset:848; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 848, x17, x15, 848, x18)

inst_562:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x89f3951da2feb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc89f3951da2feb; op2val:0x0; valaddr_reg:x16; val_offset:864; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 864, x17, x15, 864, x18)

inst_563:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x89f3951da2feb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc89f3951da2feb; op2val:0x0; valaddr_reg:x16; val_offset:880; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 880, x17, x15, 880, x18)

inst_564:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x89f3951da2feb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc89f3951da2feb; op2val:0x0; valaddr_reg:x16; val_offset:896; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 896, x17, x15, 896, x18)

inst_565:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x89f3951da2feb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc89f3951da2feb; op2val:0x0; valaddr_reg:x16; val_offset:912; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 912, x17, x15, 912, x18)

inst_566:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x398aa070366df and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb398aa070366df; op2val:0x0; valaddr_reg:x16; val_offset:928; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 928, x17, x15, 928, x18)

inst_567:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x398aa070366df and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb398aa070366df; op2val:0x0; valaddr_reg:x16; val_offset:944; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 944, x17, x15, 944, x18)

inst_568:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x398aa070366df and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb398aa070366df; op2val:0x0; valaddr_reg:x16; val_offset:960; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 960, x17, x15, 960, x18)

inst_569:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x398aa070366df and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb398aa070366df; op2val:0x0; valaddr_reg:x16; val_offset:976; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 976, x17, x15, 976, x18)

inst_570:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x398aa070366df and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb398aa070366df; op2val:0x0; valaddr_reg:x16; val_offset:992; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 992, x17, x15, 992, x18)

inst_571:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7dda0ca725279 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7dda0ca725279; op2val:0x0; valaddr_reg:x16; val_offset:1008; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1008, x17, x15, 1008, x18)

inst_572:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7dda0ca725279 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7dda0ca725279; op2val:0x0; valaddr_reg:x16; val_offset:1024; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1024, x17, x15, 1024, x18)

inst_573:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7dda0ca725279 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7dda0ca725279; op2val:0x0; valaddr_reg:x16; val_offset:1040; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1040, x17, x15, 1040, x18)

inst_574:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7dda0ca725279 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7dda0ca725279; op2val:0x0; valaddr_reg:x16; val_offset:1056; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1056, x17, x15, 1056, x18)

inst_575:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x7dda0ca725279 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd7dda0ca725279; op2val:0x0; valaddr_reg:x16; val_offset:1072; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1072, x17, x15, 1072, x18)

inst_576:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2e3db402ba61f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2e3db402ba61f; op2val:0x0; valaddr_reg:x16; val_offset:1088; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1088, x17, x15, 1088, x18)

inst_577:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2e3db402ba61f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2e3db402ba61f; op2val:0x0; valaddr_reg:x16; val_offset:1104; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1104, x17, x15, 1104, x18)

inst_578:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2e3db402ba61f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2e3db402ba61f; op2val:0x0; valaddr_reg:x16; val_offset:1120; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1120, x17, x15, 1120, x18)

inst_579:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2e3db402ba61f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2e3db402ba61f; op2val:0x0; valaddr_reg:x16; val_offset:1136; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1136, x17, x15, 1136, x18)

inst_580:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x2e3db402ba61f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb2e3db402ba61f; op2val:0x0; valaddr_reg:x16; val_offset:1152; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1152, x17, x15, 1152, x18)

inst_581:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaa7d58e3b9047 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaa7d58e3b9047; op2val:0x0; valaddr_reg:x16; val_offset:1168; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1168, x17, x15, 1168, x18)

inst_582:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaa7d58e3b9047 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaa7d58e3b9047; op2val:0x0; valaddr_reg:x16; val_offset:1184; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1184, x17, x15, 1184, x18)

inst_583:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaa7d58e3b9047 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaa7d58e3b9047; op2val:0x0; valaddr_reg:x16; val_offset:1200; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1200, x17, x15, 1200, x18)

inst_584:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaa7d58e3b9047 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaa7d58e3b9047; op2val:0x0; valaddr_reg:x16; val_offset:1216; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1216, x17, x15, 1216, x18)

inst_585:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaa7d58e3b9047 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaa7d58e3b9047; op2val:0x0; valaddr_reg:x16; val_offset:1232; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1232, x17, x15, 1232, x18)

inst_586:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa487d2d192e03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda487d2d192e03; op2val:0x0; valaddr_reg:x16; val_offset:1248; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1248, x17, x15, 1248, x18)

inst_587:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa487d2d192e03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda487d2d192e03; op2val:0x0; valaddr_reg:x16; val_offset:1264; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1264, x17, x15, 1264, x18)

inst_588:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa487d2d192e03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda487d2d192e03; op2val:0x0; valaddr_reg:x16; val_offset:1280; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1280, x17, x15, 1280, x18)

inst_589:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa487d2d192e03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda487d2d192e03; op2val:0x0; valaddr_reg:x16; val_offset:1296; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1296, x17, x15, 1296, x18)

inst_590:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa487d2d192e03 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda487d2d192e03; op2val:0x0; valaddr_reg:x16; val_offset:1312; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1312, x17, x15, 1312, x18)

inst_591:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x0197267f1985f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f90197267f1985f; op2val:0x0; valaddr_reg:x16; val_offset:1328; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1328, x17, x15, 1328, x18)

inst_592:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x0197267f1985f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f90197267f1985f; op2val:0x0; valaddr_reg:x16; val_offset:1344; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1344, x17, x15, 1344, x18)

inst_593:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x0197267f1985f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f90197267f1985f; op2val:0x0; valaddr_reg:x16; val_offset:1360; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1360, x17, x15, 1360, x18)

inst_594:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x0197267f1985f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f90197267f1985f; op2val:0x0; valaddr_reg:x16; val_offset:1376; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1376, x17, x15, 1376, x18)

inst_595:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x0197267f1985f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f90197267f1985f; op2val:0x0; valaddr_reg:x16; val_offset:1392; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1392, x17, x15, 1392, x18)

inst_596:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae64a7b19f21e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae64a7b19f21e; op2val:0x8000; valaddr_reg:x16; val_offset:1408; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1408, x17, x15, 1408, x18)

inst_597:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae64a7b19f21e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae64a7b19f21e; op2val:0x8000; valaddr_reg:x16; val_offset:1424; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1424, x17, x15, 1424, x18)

inst_598:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae64a7b19f21e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae64a7b19f21e; op2val:0x8000; valaddr_reg:x16; val_offset:1440; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1440, x17, x15, 1440, x18)

inst_599:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae64a7b19f21e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae64a7b19f21e; op2val:0x8000; valaddr_reg:x16; val_offset:1456; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1456, x17, x15, 1456, x18)

inst_600:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xae64a7b19f21e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feae64a7b19f21e; op2val:0x8000; valaddr_reg:x16; val_offset:1472; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1472, x17, x15, 1472, x18)

inst_601:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9e5bea35c4b97 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9e5bea35c4b97; op2val:0x8000; valaddr_reg:x16; val_offset:1488; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1488, x17, x15, 1488, x18)

inst_602:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9e5bea35c4b97 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9e5bea35c4b97; op2val:0x8000; valaddr_reg:x16; val_offset:1504; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1504, x17, x15, 1504, x18)

inst_603:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9e5bea35c4b97 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9e5bea35c4b97; op2val:0x8000; valaddr_reg:x16; val_offset:1520; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1520, x17, x15, 1520, x18)

inst_604:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9e5bea35c4b97 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9e5bea35c4b97; op2val:0x8000; valaddr_reg:x16; val_offset:1536; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1536, x17, x15, 1536, x18)

inst_605:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x9e5bea35c4b97 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb9e5bea35c4b97; op2val:0x8000; valaddr_reg:x16; val_offset:1552; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1552, x17, x15, 1552, x18)

inst_606:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x3832e6fea9a3f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f93832e6fea9a3f; op2val:0x8000; valaddr_reg:x16; val_offset:1568; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1568, x17, x15, 1568, x18)

inst_607:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x3832e6fea9a3f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f93832e6fea9a3f; op2val:0x8000; valaddr_reg:x16; val_offset:1584; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1584, x17, x15, 1584, x18)

inst_608:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x3832e6fea9a3f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f93832e6fea9a3f; op2val:0x8000; valaddr_reg:x16; val_offset:1600; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1600, x17, x15, 1600, x18)

inst_609:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x3832e6fea9a3f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f93832e6fea9a3f; op2val:0x8000; valaddr_reg:x16; val_offset:1616; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1616, x17, x15, 1616, x18)

inst_610:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x3832e6fea9a3f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f93832e6fea9a3f; op2val:0x8000; valaddr_reg:x16; val_offset:1632; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1632, x17, x15, 1632, x18)

inst_611:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf79012fbad378 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef79012fbad378; op2val:0x8000; valaddr_reg:x16; val_offset:1648; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1648, x17, x15, 1648, x18)

inst_612:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf79012fbad378 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef79012fbad378; op2val:0x8000; valaddr_reg:x16; val_offset:1664; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1664, x17, x15, 1664, x18)

inst_613:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf79012fbad378 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef79012fbad378; op2val:0x8000; valaddr_reg:x16; val_offset:1680; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1680, x17, x15, 1680, x18)

inst_614:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf79012fbad378 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef79012fbad378; op2val:0x8000; valaddr_reg:x16; val_offset:1696; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1696, x17, x15, 1696, x18)

inst_615:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xf79012fbad378 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fef79012fbad378; op2val:0x8000; valaddr_reg:x16; val_offset:1712; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1712, x17, x15, 1712, x18)

inst_616:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3894cf9774745 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3894cf9774745; op2val:0x8000; valaddr_reg:x16; val_offset:1728; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1728, x17, x15, 1728, x18)

inst_617:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3894cf9774745 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3894cf9774745; op2val:0x8000; valaddr_reg:x16; val_offset:1744; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1744, x17, x15, 1744, x18)

inst_618:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3894cf9774745 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3894cf9774745; op2val:0x8000; valaddr_reg:x16; val_offset:1760; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1760, x17, x15, 1760, x18)

inst_619:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3894cf9774745 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3894cf9774745; op2val:0x8000; valaddr_reg:x16; val_offset:1776; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1776, x17, x15, 1776, x18)

inst_620:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3894cf9774745 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3894cf9774745; op2val:0x8000; valaddr_reg:x16; val_offset:1792; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1792, x17, x15, 1792, x18)

inst_621:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x09d5da3d7b9db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe09d5da3d7b9db; op2val:0x8000; valaddr_reg:x16; val_offset:1808; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1808, x17, x15, 1808, x18)

inst_622:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x09d5da3d7b9db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe09d5da3d7b9db; op2val:0x8000; valaddr_reg:x16; val_offset:1824; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1824, x17, x15, 1824, x18)

inst_623:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x09d5da3d7b9db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe09d5da3d7b9db; op2val:0x8000; valaddr_reg:x16; val_offset:1840; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1840, x17, x15, 1840, x18)

inst_624:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x09d5da3d7b9db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe09d5da3d7b9db; op2val:0x8000; valaddr_reg:x16; val_offset:1856; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1856, x17, x15, 1856, x18)

inst_625:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x09d5da3d7b9db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe09d5da3d7b9db; op2val:0x8000; valaddr_reg:x16; val_offset:1872; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1872, x17, x15, 1872, x18)

inst_626:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9af59f9eb5168 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9af59f9eb5168; op2val:0x8000; valaddr_reg:x16; val_offset:1888; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1888, x17, x15, 1888, x18)

inst_627:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9af59f9eb5168 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9af59f9eb5168; op2val:0x8000; valaddr_reg:x16; val_offset:1904; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1904, x17, x15, 1904, x18)

inst_628:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9af59f9eb5168 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9af59f9eb5168; op2val:0x8000; valaddr_reg:x16; val_offset:1920; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1920, x17, x15, 1920, x18)

inst_629:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9af59f9eb5168 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9af59f9eb5168; op2val:0x8000; valaddr_reg:x16; val_offset:1936; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1936, x17, x15, 1936, x18)

inst_630:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x9af59f9eb5168 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe9af59f9eb5168; op2val:0x8000; valaddr_reg:x16; val_offset:1952; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1952, x17, x15, 1952, x18)

inst_631:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x73261febad82f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc73261febad82f; op2val:0x0; valaddr_reg:x16; val_offset:1968; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1968, x17, x15, 1968, x18)

inst_632:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x73261febad82f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc73261febad82f; op2val:0x0; valaddr_reg:x16; val_offset:1984; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1984, x17, x15, 1984, x18)

inst_633:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x73261febad82f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc73261febad82f; op2val:0x0; valaddr_reg:x16; val_offset:2000; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 2000, x17, x15, 2000, x18)

inst_634:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x73261febad82f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc73261febad82f; op2val:0x0; valaddr_reg:x16; val_offset:2016; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_6)

inst_635:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x73261febad82f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc73261febad82f; op2val:0x0; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_636:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xac0c7cf6e58fb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdac0c7cf6e58fb; op2val:0x0; valaddr_reg:x16; val_offset:16; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 16, x17, x15, 16, x18)

inst_637:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xac0c7cf6e58fb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdac0c7cf6e58fb; op2val:0x0; valaddr_reg:x16; val_offset:32; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 32, x17, x15, 32, x18)

inst_638:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xac0c7cf6e58fb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdac0c7cf6e58fb; op2val:0x0; valaddr_reg:x16; val_offset:48; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 48, x17, x15, 48, x18)

inst_639:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xac0c7cf6e58fb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdac0c7cf6e58fb; op2val:0x0; valaddr_reg:x16; val_offset:64; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 64, x17, x15, 64, x18)

inst_640:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xac0c7cf6e58fb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdac0c7cf6e58fb; op2val:0x0; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 80, x17, x15, 80, x18)

inst_641:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2982d565d88fc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2982d565d88fc; op2val:0x0; valaddr_reg:x16; val_offset:96; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 96, x17, x15, 96, x18)

inst_642:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2982d565d88fc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2982d565d88fc; op2val:0x0; valaddr_reg:x16; val_offset:112; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 112, x17, x15, 112, x18)

inst_643:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2982d565d88fc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2982d565d88fc; op2val:0x0; valaddr_reg:x16; val_offset:128; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 128, x17, x15, 128, x18)

inst_644:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2982d565d88fc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2982d565d88fc; op2val:0x0; valaddr_reg:x16; val_offset:144; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 144, x17, x15, 144, x18)

inst_645:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2982d565d88fc and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2982d565d88fc; op2val:0x0; valaddr_reg:x16; val_offset:160; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 160, x17, x15, 160, x18)

inst_646:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbc24bb367a06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbc24bb367a06b; op2val:0x0; valaddr_reg:x16; val_offset:176; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 176, x17, x15, 176, x18)

inst_647:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbc24bb367a06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbc24bb367a06b; op2val:0x0; valaddr_reg:x16; val_offset:192; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 192, x17, x15, 192, x18)

inst_648:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbc24bb367a06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbc24bb367a06b; op2val:0x0; valaddr_reg:x16; val_offset:208; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 208, x17, x15, 208, x18)

inst_649:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbc24bb367a06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbc24bb367a06b; op2val:0x0; valaddr_reg:x16; val_offset:224; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 224, x17, x15, 224, x18)

inst_650:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xbc24bb367a06b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdbc24bb367a06b; op2val:0x0; valaddr_reg:x16; val_offset:240; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 240, x17, x15, 240, x18)

inst_651:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed1da04d72f12 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed1da04d72f12; op2val:0x0; valaddr_reg:x16; val_offset:256; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 256, x17, x15, 256, x18)

inst_652:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed1da04d72f12 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed1da04d72f12; op2val:0x0; valaddr_reg:x16; val_offset:272; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 272, x17, x15, 272, x18)

inst_653:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed1da04d72f12 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed1da04d72f12; op2val:0x0; valaddr_reg:x16; val_offset:288; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 288, x17, x15, 288, x18)

inst_654:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed1da04d72f12 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed1da04d72f12; op2val:0x0; valaddr_reg:x16; val_offset:304; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 304, x17, x15, 304, x18)

inst_655:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xed1da04d72f12 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feed1da04d72f12; op2val:0x0; valaddr_reg:x16; val_offset:320; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 320, x17, x15, 320, x18)

inst_656:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb318d9af479ef and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb318d9af479ef; op2val:0x0; valaddr_reg:x16; val_offset:336; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 336, x17, x15, 336, x18)

inst_657:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb318d9af479ef and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb318d9af479ef; op2val:0x0; valaddr_reg:x16; val_offset:352; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 352, x17, x15, 352, x18)

inst_658:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb318d9af479ef and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb318d9af479ef; op2val:0x0; valaddr_reg:x16; val_offset:368; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 368, x17, x15, 368, x18)

inst_659:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb318d9af479ef and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb318d9af479ef; op2val:0x0; valaddr_reg:x16; val_offset:384; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 384, x17, x15, 384, x18)

inst_660:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xb318d9af479ef and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcb318d9af479ef; op2val:0x0; valaddr_reg:x16; val_offset:400; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 400, x17, x15, 400, x18)

inst_661:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3d28d4c48c5b3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3d28d4c48c5b3; op2val:0x0; valaddr_reg:x16; val_offset:416; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 416, x17, x15, 416, x18)

inst_662:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3d28d4c48c5b3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3d28d4c48c5b3; op2val:0x0; valaddr_reg:x16; val_offset:432; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 432, x17, x15, 432, x18)

inst_663:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3d28d4c48c5b3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3d28d4c48c5b3; op2val:0x0; valaddr_reg:x16; val_offset:448; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 448, x17, x15, 448, x18)

inst_664:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3d28d4c48c5b3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3d28d4c48c5b3; op2val:0x0; valaddr_reg:x16; val_offset:464; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 464, x17, x15, 464, x18)

inst_665:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3d28d4c48c5b3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3d28d4c48c5b3; op2val:0x0; valaddr_reg:x16; val_offset:480; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 480, x17, x15, 480, x18)

inst_666:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0a9df4ead8eb3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0a9df4ead8eb3; op2val:0x8000; valaddr_reg:x16; val_offset:496; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 496, x17, x15, 496, x18)

inst_667:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0a9df4ead8eb3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0a9df4ead8eb3; op2val:0x8000; valaddr_reg:x16; val_offset:512; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 512, x17, x15, 512, x18)

inst_668:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0a9df4ead8eb3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0a9df4ead8eb3; op2val:0x8000; valaddr_reg:x16; val_offset:528; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 528, x17, x15, 528, x18)

inst_669:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0a9df4ead8eb3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0a9df4ead8eb3; op2val:0x8000; valaddr_reg:x16; val_offset:544; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 544, x17, x15, 544, x18)

inst_670:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0a9df4ead8eb3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0a9df4ead8eb3; op2val:0x8000; valaddr_reg:x16; val_offset:560; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 560, x17, x15, 560, x18)

inst_671:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xda2a011aeffab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcda2a011aeffab; op2val:0x8000; valaddr_reg:x16; val_offset:576; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 576, x17, x15, 576, x18)

inst_672:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xda2a011aeffab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcda2a011aeffab; op2val:0x8000; valaddr_reg:x16; val_offset:592; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 592, x17, x15, 592, x18)

inst_673:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xda2a011aeffab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcda2a011aeffab; op2val:0x8000; valaddr_reg:x16; val_offset:608; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 608, x17, x15, 608, x18)

inst_674:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xda2a011aeffab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcda2a011aeffab; op2val:0x8000; valaddr_reg:x16; val_offset:624; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 624, x17, x15, 624, x18)

inst_675:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xda2a011aeffab and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcda2a011aeffab; op2val:0x8000; valaddr_reg:x16; val_offset:640; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 640, x17, x15, 640, x18)

inst_676:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x98abaa0a23757 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb98abaa0a23757; op2val:0x8000; valaddr_reg:x16; val_offset:656; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 656, x17, x15, 656, x18)

inst_677:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x98abaa0a23757 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb98abaa0a23757; op2val:0x8000; valaddr_reg:x16; val_offset:672; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 672, x17, x15, 672, x18)

inst_678:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x98abaa0a23757 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb98abaa0a23757; op2val:0x8000; valaddr_reg:x16; val_offset:688; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 688, x17, x15, 688, x18)

inst_679:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x98abaa0a23757 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb98abaa0a23757; op2val:0x8000; valaddr_reg:x16; val_offset:704; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 704, x17, x15, 704, x18)

inst_680:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x98abaa0a23757 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb98abaa0a23757; op2val:0x8000; valaddr_reg:x16; val_offset:720; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 720, x17, x15, 720, x18)

inst_681:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7291f0459edd6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7291f0459edd6; op2val:0x8000; valaddr_reg:x16; val_offset:736; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 736, x17, x15, 736, x18)

inst_682:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7291f0459edd6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7291f0459edd6; op2val:0x8000; valaddr_reg:x16; val_offset:752; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 752, x17, x15, 752, x18)

inst_683:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7291f0459edd6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7291f0459edd6; op2val:0x8000; valaddr_reg:x16; val_offset:768; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 768, x17, x15, 768, x18)

inst_684:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7291f0459edd6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7291f0459edd6; op2val:0x8000; valaddr_reg:x16; val_offset:784; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 784, x17, x15, 784, x18)

inst_685:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7291f0459edd6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7291f0459edd6; op2val:0x8000; valaddr_reg:x16; val_offset:800; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 800, x17, x15, 800, x18)

inst_686:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa2892d94829ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda2892d94829ad; op2val:0x8000; valaddr_reg:x16; val_offset:816; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 816, x17, x15, 816, x18)

inst_687:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa2892d94829ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda2892d94829ad; op2val:0x8000; valaddr_reg:x16; val_offset:832; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 832, x17, x15, 832, x18)

inst_688:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa2892d94829ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda2892d94829ad; op2val:0x8000; valaddr_reg:x16; val_offset:848; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 848, x17, x15, 848, x18)

inst_689:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa2892d94829ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda2892d94829ad; op2val:0x8000; valaddr_reg:x16; val_offset:864; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 864, x17, x15, 864, x18)

inst_690:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xa2892d94829ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fda2892d94829ad; op2val:0x8000; valaddr_reg:x16; val_offset:880; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 880, x17, x15, 880, x18)

inst_691:
// fs1 == 0 and fe1 == 0x7f7 and fm1 == 0x3c3264d5f00ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f73c3264d5f00ff; op2val:0x8000; valaddr_reg:x16; val_offset:896; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 896, x17, x15, 896, x18)

inst_692:
// fs1 == 0 and fe1 == 0x7f7 and fm1 == 0x3c3264d5f00ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f73c3264d5f00ff; op2val:0x8000; valaddr_reg:x16; val_offset:912; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 912, x17, x15, 912, x18)

inst_693:
// fs1 == 0 and fe1 == 0x7f7 and fm1 == 0x3c3264d5f00ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f73c3264d5f00ff; op2val:0x8000; valaddr_reg:x16; val_offset:928; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 928, x17, x15, 928, x18)

inst_694:
// fs1 == 0 and fe1 == 0x7f7 and fm1 == 0x3c3264d5f00ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f73c3264d5f00ff; op2val:0x8000; valaddr_reg:x16; val_offset:944; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 944, x17, x15, 944, x18)

inst_695:
// fs1 == 0 and fe1 == 0x7f7 and fm1 == 0x3c3264d5f00ff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f73c3264d5f00ff; op2val:0x8000; valaddr_reg:x16; val_offset:960; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 960, x17, x15, 960, x18)

inst_696:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb12b5923ada87 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb12b5923ada87; op2val:0x8000; valaddr_reg:x16; val_offset:976; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 976, x17, x15, 976, x18)

inst_697:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb12b5923ada87 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb12b5923ada87; op2val:0x8000; valaddr_reg:x16; val_offset:992; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 992, x17, x15, 992, x18)

inst_698:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb12b5923ada87 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb12b5923ada87; op2val:0x8000; valaddr_reg:x16; val_offset:1008; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1008, x17, x15, 1008, x18)

inst_699:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb12b5923ada87 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb12b5923ada87; op2val:0x8000; valaddr_reg:x16; val_offset:1024; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1024, x17, x15, 1024, x18)

inst_700:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb12b5923ada87 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb12b5923ada87; op2val:0x8000; valaddr_reg:x16; val_offset:1040; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1040, x17, x15, 1040, x18)

inst_701:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6b435c9707703 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6b435c9707703; op2val:0x0; valaddr_reg:x16; val_offset:1056; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1056, x17, x15, 1056, x18)

inst_702:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6b435c9707703 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6b435c9707703; op2val:0x0; valaddr_reg:x16; val_offset:1072; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1072, x17, x15, 1072, x18)

inst_703:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6b435c9707703 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6b435c9707703; op2val:0x0; valaddr_reg:x16; val_offset:1088; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1088, x17, x15, 1088, x18)

inst_704:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6b435c9707703 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6b435c9707703; op2val:0x0; valaddr_reg:x16; val_offset:1104; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1104, x17, x15, 1104, x18)

inst_705:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x6b435c9707703 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe6b435c9707703; op2val:0x0; valaddr_reg:x16; val_offset:1120; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1120, x17, x15, 1120, x18)

inst_706:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f926e32a94e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f926e32a94e1; op2val:0x0; valaddr_reg:x16; val_offset:1136; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1136, x17, x15, 1136, x18)

inst_707:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f926e32a94e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f926e32a94e1; op2val:0x0; valaddr_reg:x16; val_offset:1152; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1152, x17, x15, 1152, x18)

inst_708:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f926e32a94e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f926e32a94e1; op2val:0x0; valaddr_reg:x16; val_offset:1168; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1168, x17, x15, 1168, x18)

inst_709:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f926e32a94e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f926e32a94e1; op2val:0x0; valaddr_reg:x16; val_offset:1184; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1184, x17, x15, 1184, x18)

inst_710:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f926e32a94e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f926e32a94e1; op2val:0x0; valaddr_reg:x16; val_offset:1200; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1200, x17, x15, 1200, x18)

inst_711:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x00ccac0a4b811 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd00ccac0a4b811; op2val:0x0; valaddr_reg:x16; val_offset:1216; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1216, x17, x15, 1216, x18)

inst_712:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x00ccac0a4b811 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd00ccac0a4b811; op2val:0x0; valaddr_reg:x16; val_offset:1232; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1232, x17, x15, 1232, x18)

inst_713:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x00ccac0a4b811 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd00ccac0a4b811; op2val:0x0; valaddr_reg:x16; val_offset:1248; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1248, x17, x15, 1248, x18)

inst_714:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x00ccac0a4b811 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd00ccac0a4b811; op2val:0x0; valaddr_reg:x16; val_offset:1264; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1264, x17, x15, 1264, x18)

inst_715:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x00ccac0a4b811 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd00ccac0a4b811; op2val:0x0; valaddr_reg:x16; val_offset:1280; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1280, x17, x15, 1280, x18)

inst_716:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdc1b3eb6c004b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdc1b3eb6c004b; op2val:0x0; valaddr_reg:x16; val_offset:1296; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1296, x17, x15, 1296, x18)

inst_717:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdc1b3eb6c004b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdc1b3eb6c004b; op2val:0x0; valaddr_reg:x16; val_offset:1312; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1312, x17, x15, 1312, x18)

inst_718:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdc1b3eb6c004b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdc1b3eb6c004b; op2val:0x0; valaddr_reg:x16; val_offset:1328; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1328, x17, x15, 1328, x18)

inst_719:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdc1b3eb6c004b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdc1b3eb6c004b; op2val:0x0; valaddr_reg:x16; val_offset:1344; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1344, x17, x15, 1344, x18)

inst_720:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xdc1b3eb6c004b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcdc1b3eb6c004b; op2val:0x0; valaddr_reg:x16; val_offset:1360; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1360, x17, x15, 1360, x18)

inst_721:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xde465442027aa and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fede465442027aa; op2val:0x0; valaddr_reg:x16; val_offset:1376; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1376, x17, x15, 1376, x18)

inst_722:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xde465442027aa and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fede465442027aa; op2val:0x0; valaddr_reg:x16; val_offset:1392; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1392, x17, x15, 1392, x18)

inst_723:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xde465442027aa and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fede465442027aa; op2val:0x0; valaddr_reg:x16; val_offset:1408; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1408, x17, x15, 1408, x18)

inst_724:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xde465442027aa and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fede465442027aa; op2val:0x0; valaddr_reg:x16; val_offset:1424; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1424, x17, x15, 1424, x18)

inst_725:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xde465442027aa and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fede465442027aa; op2val:0x0; valaddr_reg:x16; val_offset:1440; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1440, x17, x15, 1440, x18)

inst_726:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x043a8c3aa6439 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe043a8c3aa6439; op2val:0x0; valaddr_reg:x16; val_offset:1456; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1456, x17, x15, 1456, x18)

inst_727:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x043a8c3aa6439 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe043a8c3aa6439; op2val:0x0; valaddr_reg:x16; val_offset:1472; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1472, x17, x15, 1472, x18)

inst_728:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x043a8c3aa6439 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe043a8c3aa6439; op2val:0x0; valaddr_reg:x16; val_offset:1488; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1488, x17, x15, 1488, x18)

inst_729:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x043a8c3aa6439 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe043a8c3aa6439; op2val:0x0; valaddr_reg:x16; val_offset:1504; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1504, x17, x15, 1504, x18)

inst_730:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x043a8c3aa6439 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe043a8c3aa6439; op2val:0x0; valaddr_reg:x16; val_offset:1520; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1520, x17, x15, 1520, x18)

inst_731:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x88b104e822b8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb88b104e822b8f; op2val:0x0; valaddr_reg:x16; val_offset:1536; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1536, x17, x15, 1536, x18)

inst_732:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x88b104e822b8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb88b104e822b8f; op2val:0x0; valaddr_reg:x16; val_offset:1552; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1552, x17, x15, 1552, x18)

inst_733:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x88b104e822b8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb88b104e822b8f; op2val:0x0; valaddr_reg:x16; val_offset:1568; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1568, x17, x15, 1568, x18)

inst_734:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x88b104e822b8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb88b104e822b8f; op2val:0x0; valaddr_reg:x16; val_offset:1584; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1584, x17, x15, 1584, x18)

inst_735:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x88b104e822b8f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb88b104e822b8f; op2val:0x0; valaddr_reg:x16; val_offset:1600; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1600, x17, x15, 1600, x18)

inst_736:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x12e48c86dcddf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa12e48c86dcddf; op2val:0x8000; valaddr_reg:x16; val_offset:1616; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1616, x17, x15, 1616, x18)

inst_737:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x12e48c86dcddf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa12e48c86dcddf; op2val:0x8000; valaddr_reg:x16; val_offset:1632; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1632, x17, x15, 1632, x18)

inst_738:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x12e48c86dcddf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa12e48c86dcddf; op2val:0x8000; valaddr_reg:x16; val_offset:1648; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1648, x17, x15, 1648, x18)

inst_739:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x12e48c86dcddf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa12e48c86dcddf; op2val:0x8000; valaddr_reg:x16; val_offset:1664; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1664, x17, x15, 1664, x18)

inst_740:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x12e48c86dcddf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa12e48c86dcddf; op2val:0x8000; valaddr_reg:x16; val_offset:1680; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1680, x17, x15, 1680, x18)

inst_741:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1fe2d6aba9e77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1fe2d6aba9e77; op2val:0x8000; valaddr_reg:x16; val_offset:1696; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1696, x17, x15, 1696, x18)

inst_742:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1fe2d6aba9e77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1fe2d6aba9e77; op2val:0x8000; valaddr_reg:x16; val_offset:1712; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1712, x17, x15, 1712, x18)

inst_743:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1fe2d6aba9e77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1fe2d6aba9e77; op2val:0x8000; valaddr_reg:x16; val_offset:1728; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1728, x17, x15, 1728, x18)

inst_744:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1fe2d6aba9e77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1fe2d6aba9e77; op2val:0x8000; valaddr_reg:x16; val_offset:1744; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1744, x17, x15, 1744, x18)

inst_745:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x1fe2d6aba9e77 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc1fe2d6aba9e77; op2val:0x8000; valaddr_reg:x16; val_offset:1760; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1760, x17, x15, 1760, x18)

inst_746:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x2774cd9885b7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f92774cd9885b7f; op2val:0x8000; valaddr_reg:x16; val_offset:1776; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1776, x17, x15, 1776, x18)

inst_747:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x2774cd9885b7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f92774cd9885b7f; op2val:0x8000; valaddr_reg:x16; val_offset:1792; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1792, x17, x15, 1792, x18)

inst_748:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x2774cd9885b7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f92774cd9885b7f; op2val:0x8000; valaddr_reg:x16; val_offset:1808; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1808, x17, x15, 1808, x18)

inst_749:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x2774cd9885b7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f92774cd9885b7f; op2val:0x8000; valaddr_reg:x16; val_offset:1824; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1824, x17, x15, 1824, x18)

inst_750:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x2774cd9885b7f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f92774cd9885b7f; op2val:0x8000; valaddr_reg:x16; val_offset:1840; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1840, x17, x15, 1840, x18)

inst_751:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x364fd8fe1fae1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe364fd8fe1fae1; op2val:0x8000; valaddr_reg:x16; val_offset:1856; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1856, x17, x15, 1856, x18)

inst_752:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x364fd8fe1fae1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe364fd8fe1fae1; op2val:0x8000; valaddr_reg:x16; val_offset:1872; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1872, x17, x15, 1872, x18)

inst_753:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x364fd8fe1fae1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe364fd8fe1fae1; op2val:0x8000; valaddr_reg:x16; val_offset:1888; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1888, x17, x15, 1888, x18)

inst_754:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x364fd8fe1fae1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe364fd8fe1fae1; op2val:0x8000; valaddr_reg:x16; val_offset:1904; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1904, x17, x15, 1904, x18)

inst_755:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x364fd8fe1fae1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe364fd8fe1fae1; op2val:0x8000; valaddr_reg:x16; val_offset:1920; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1920, x17, x15, 1920, x18)

inst_756:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb61e2d5d3c7a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb61e2d5d3c7a; op2val:0x8000; valaddr_reg:x16; val_offset:1936; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1936, x17, x15, 1936, x18)

inst_757:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb61e2d5d3c7a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb61e2d5d3c7a; op2val:0x8000; valaddr_reg:x16; val_offset:1952; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1952, x17, x15, 1952, x18)

inst_758:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb61e2d5d3c7a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb61e2d5d3c7a; op2val:0x8000; valaddr_reg:x16; val_offset:1968; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1968, x17, x15, 1968, x18)

inst_759:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb61e2d5d3c7a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb61e2d5d3c7a; op2val:0x8000; valaddr_reg:x16; val_offset:1984; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1984, x17, x15, 1984, x18)

inst_760:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xeb61e2d5d3c7a and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feeb61e2d5d3c7a; op2val:0x8000; valaddr_reg:x16; val_offset:2000; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 2000, x17, x15, 2000, x18)

inst_761:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x07943814fd4f4 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe07943814fd4f4; op2val:0x8000; valaddr_reg:x16; val_offset:2016; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_7)

inst_762:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x07943814fd4f4 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe07943814fd4f4; op2val:0x8000; valaddr_reg:x16; val_offset:0; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 0, x17, x15, 0, x18)

inst_763:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x07943814fd4f4 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe07943814fd4f4; op2val:0x8000; valaddr_reg:x16; val_offset:16; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 16, x17, x15, 16, x18)

inst_764:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x07943814fd4f4 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe07943814fd4f4; op2val:0x8000; valaddr_reg:x16; val_offset:32; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 32, x17, x15, 32, x18)

inst_765:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x07943814fd4f4 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe07943814fd4f4; op2val:0x8000; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 48, x17, x15, 48, x18)

inst_766:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2b7f5031fce17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2b7f5031fce17; op2val:0x8000; valaddr_reg:x16; val_offset:64; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 64, x17, x15, 64, x18)

inst_767:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2b7f5031fce17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2b7f5031fce17; op2val:0x8000; valaddr_reg:x16; val_offset:80; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 80, x17, x15, 80, x18)

inst_768:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2b7f5031fce17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2b7f5031fce17; op2val:0x8000; valaddr_reg:x16; val_offset:96; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 96, x17, x15, 96, x18)

inst_769:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2b7f5031fce17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2b7f5031fce17; op2val:0x8000; valaddr_reg:x16; val_offset:112; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 112, x17, x15, 112, x18)

inst_770:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x2b7f5031fce17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe2b7f5031fce17; op2val:0x8000; valaddr_reg:x16; val_offset:128; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 128, x17, x15, 128, x18)

inst_771:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbfe0f0fcad936 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febfe0f0fcad936; op2val:0x8000; valaddr_reg:x16; val_offset:144; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 144, x17, x15, 144, x18)

inst_772:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbfe0f0fcad936 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febfe0f0fcad936; op2val:0x8000; valaddr_reg:x16; val_offset:160; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 160, x17, x15, 160, x18)

inst_773:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbfe0f0fcad936 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febfe0f0fcad936; op2val:0x8000; valaddr_reg:x16; val_offset:176; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 176, x17, x15, 176, x18)

inst_774:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbfe0f0fcad936 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febfe0f0fcad936; op2val:0x8000; valaddr_reg:x16; val_offset:192; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 192, x17, x15, 192, x18)

inst_775:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xbfe0f0fcad936 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7febfe0f0fcad936; op2val:0x8000; valaddr_reg:x16; val_offset:208; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 208, x17, x15, 208, x18)

inst_776:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa1fe3e0c64717 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba1fe3e0c64717; op2val:0x8000; valaddr_reg:x16; val_offset:224; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 224, x17, x15, 224, x18)

inst_777:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa1fe3e0c64717 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba1fe3e0c64717; op2val:0x8000; valaddr_reg:x16; val_offset:240; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 240, x17, x15, 240, x18)

inst_778:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa1fe3e0c64717 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba1fe3e0c64717; op2val:0x8000; valaddr_reg:x16; val_offset:256; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 256, x17, x15, 256, x18)

inst_779:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa1fe3e0c64717 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba1fe3e0c64717; op2val:0x8000; valaddr_reg:x16; val_offset:272; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 272, x17, x15, 272, x18)

inst_780:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xa1fe3e0c64717 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fba1fe3e0c64717; op2val:0x8000; valaddr_reg:x16; val_offset:288; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 288, x17, x15, 288, x18)

inst_781:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x52581cebfe497 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe52581cebfe497; op2val:0x8000; valaddr_reg:x16; val_offset:304; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 304, x17, x15, 304, x18)

inst_782:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x52581cebfe497 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe52581cebfe497; op2val:0x8000; valaddr_reg:x16; val_offset:320; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 320, x17, x15, 320, x18)

inst_783:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x52581cebfe497 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe52581cebfe497; op2val:0x8000; valaddr_reg:x16; val_offset:336; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 336, x17, x15, 336, x18)

inst_784:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x52581cebfe497 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe52581cebfe497; op2val:0x8000; valaddr_reg:x16; val_offset:352; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 352, x17, x15, 352, x18)

inst_785:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x52581cebfe497 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe52581cebfe497; op2val:0x8000; valaddr_reg:x16; val_offset:368; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 368, x17, x15, 368, x18)

inst_786:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xe4204ffab96f7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fde4204ffab96f7; op2val:0x8000; valaddr_reg:x16; val_offset:384; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 384, x17, x15, 384, x18)

inst_787:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xe4204ffab96f7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fde4204ffab96f7; op2val:0x8000; valaddr_reg:x16; val_offset:400; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 400, x17, x15, 400, x18)

inst_788:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xe4204ffab96f7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fde4204ffab96f7; op2val:0x8000; valaddr_reg:x16; val_offset:416; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 416, x17, x15, 416, x18)

inst_789:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xe4204ffab96f7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fde4204ffab96f7; op2val:0x8000; valaddr_reg:x16; val_offset:432; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 432, x17, x15, 432, x18)

inst_790:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xe4204ffab96f7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fde4204ffab96f7; op2val:0x8000; valaddr_reg:x16; val_offset:448; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 448, x17, x15, 448, x18)

inst_791:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb9927e27c836d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb9927e27c836d; op2val:0x8000; valaddr_reg:x16; val_offset:464; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 464, x17, x15, 464, x18)

inst_792:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb9927e27c836d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb9927e27c836d; op2val:0x8000; valaddr_reg:x16; val_offset:480; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 480, x17, x15, 480, x18)

inst_793:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb9927e27c836d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb9927e27c836d; op2val:0x8000; valaddr_reg:x16; val_offset:496; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 496, x17, x15, 496, x18)

inst_794:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb9927e27c836d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb9927e27c836d; op2val:0x8000; valaddr_reg:x16; val_offset:512; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 512, x17, x15, 512, x18)

inst_795:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb9927e27c836d and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb9927e27c836d; op2val:0x8000; valaddr_reg:x16; val_offset:528; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 528, x17, x15, 528, x18)

inst_796:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcdd59610e46da and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecdd59610e46da; op2val:0x8000; valaddr_reg:x16; val_offset:544; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 544, x17, x15, 544, x18)

inst_797:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcdd59610e46da and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecdd59610e46da; op2val:0x8000; valaddr_reg:x16; val_offset:560; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 560, x17, x15, 560, x18)

inst_798:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcdd59610e46da and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecdd59610e46da; op2val:0x8000; valaddr_reg:x16; val_offset:576; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 576, x17, x15, 576, x18)

inst_799:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcdd59610e46da and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecdd59610e46da; op2val:0x8000; valaddr_reg:x16; val_offset:592; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 592, x17, x15, 592, x18)

inst_800:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcdd59610e46da and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecdd59610e46da; op2val:0x8000; valaddr_reg:x16; val_offset:608; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 608, x17, x15, 608, x18)

inst_801:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x882d3626badfd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe882d3626badfd; op2val:0x8000; valaddr_reg:x16; val_offset:624; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 624, x17, x15, 624, x18)

inst_802:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x882d3626badfd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe882d3626badfd; op2val:0x8000; valaddr_reg:x16; val_offset:640; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 640, x17, x15, 640, x18)

inst_803:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x882d3626badfd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe882d3626badfd; op2val:0x8000; valaddr_reg:x16; val_offset:656; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 656, x17, x15, 656, x18)

inst_804:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x882d3626badfd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe882d3626badfd; op2val:0x8000; valaddr_reg:x16; val_offset:672; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 672, x17, x15, 672, x18)

inst_805:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x882d3626badfd and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe882d3626badfd; op2val:0x8000; valaddr_reg:x16; val_offset:688; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 688, x17, x15, 688, x18)

inst_806:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xf8ce1a7792dff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9f8ce1a7792dff; op2val:0x0; valaddr_reg:x16; val_offset:704; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 704, x17, x15, 704, x18)

inst_807:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xf8ce1a7792dff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9f8ce1a7792dff; op2val:0x0; valaddr_reg:x16; val_offset:720; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 720, x17, x15, 720, x18)

inst_808:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xf8ce1a7792dff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9f8ce1a7792dff; op2val:0x0; valaddr_reg:x16; val_offset:736; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 736, x17, x15, 736, x18)

inst_809:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xf8ce1a7792dff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9f8ce1a7792dff; op2val:0x0; valaddr_reg:x16; val_offset:752; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 752, x17, x15, 752, x18)

inst_810:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0xf8ce1a7792dff and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f9f8ce1a7792dff; op2val:0x0; valaddr_reg:x16; val_offset:768; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 768, x17, x15, 768, x18)

inst_811:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcf5192927214f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcf5192927214f; op2val:0x0; valaddr_reg:x16; val_offset:784; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 784, x17, x15, 784, x18)

inst_812:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcf5192927214f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcf5192927214f; op2val:0x0; valaddr_reg:x16; val_offset:800; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 800, x17, x15, 800, x18)

inst_813:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcf5192927214f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcf5192927214f; op2val:0x0; valaddr_reg:x16; val_offset:816; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 816, x17, x15, 816, x18)

inst_814:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcf5192927214f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcf5192927214f; op2val:0x0; valaddr_reg:x16; val_offset:832; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 832, x17, x15, 832, x18)

inst_815:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xcf5192927214f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbcf5192927214f; op2val:0x0; valaddr_reg:x16; val_offset:848; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 848, x17, x15, 848, x18)

inst_816:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3b00ab682d289 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3b00ab682d289; op2val:0x0; valaddr_reg:x16; val_offset:864; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 864, x17, x15, 864, x18)

inst_817:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3b00ab682d289 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3b00ab682d289; op2val:0x0; valaddr_reg:x16; val_offset:880; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 880, x17, x15, 880, x18)

inst_818:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3b00ab682d289 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3b00ab682d289; op2val:0x0; valaddr_reg:x16; val_offset:896; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 896, x17, x15, 896, x18)

inst_819:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3b00ab682d289 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3b00ab682d289; op2val:0x0; valaddr_reg:x16; val_offset:912; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 912, x17, x15, 912, x18)

inst_820:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3b00ab682d289 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3b00ab682d289; op2val:0x0; valaddr_reg:x16; val_offset:928; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 928, x17, x15, 928, x18)

inst_821:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x291d98044bfbf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa291d98044bfbf; op2val:0x0; valaddr_reg:x16; val_offset:944; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 944, x17, x15, 944, x18)

inst_822:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x291d98044bfbf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa291d98044bfbf; op2val:0x0; valaddr_reg:x16; val_offset:960; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 960, x17, x15, 960, x18)

inst_823:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x291d98044bfbf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa291d98044bfbf; op2val:0x0; valaddr_reg:x16; val_offset:976; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 976, x17, x15, 976, x18)

inst_824:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x291d98044bfbf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa291d98044bfbf; op2val:0x0; valaddr_reg:x16; val_offset:992; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 992, x17, x15, 992, x18)

inst_825:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x291d98044bfbf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa291d98044bfbf; op2val:0x0; valaddr_reg:x16; val_offset:1008; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1008, x17, x15, 1008, x18)

inst_826:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfae17b8fdc65b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefae17b8fdc65b; op2val:0x0; valaddr_reg:x16; val_offset:1024; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1024, x17, x15, 1024, x18)

inst_827:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfae17b8fdc65b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefae17b8fdc65b; op2val:0x0; valaddr_reg:x16; val_offset:1040; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1040, x17, x15, 1040, x18)

inst_828:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfae17b8fdc65b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefae17b8fdc65b; op2val:0x0; valaddr_reg:x16; val_offset:1056; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1056, x17, x15, 1056, x18)

inst_829:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfae17b8fdc65b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefae17b8fdc65b; op2val:0x0; valaddr_reg:x16; val_offset:1072; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1072, x17, x15, 1072, x18)

inst_830:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xfae17b8fdc65b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fefae17b8fdc65b; op2val:0x0; valaddr_reg:x16; val_offset:1088; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1088, x17, x15, 1088, x18)

inst_831:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8ad1c84b735e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8ad1c84b735e1; op2val:0x0; valaddr_reg:x16; val_offset:1104; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1104, x17, x15, 1104, x18)

inst_832:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8ad1c84b735e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8ad1c84b735e1; op2val:0x0; valaddr_reg:x16; val_offset:1120; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1120, x17, x15, 1120, x18)

inst_833:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8ad1c84b735e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8ad1c84b735e1; op2val:0x0; valaddr_reg:x16; val_offset:1136; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1136, x17, x15, 1136, x18)

inst_834:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8ad1c84b735e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8ad1c84b735e1; op2val:0x0; valaddr_reg:x16; val_offset:1152; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1152, x17, x15, 1152, x18)

inst_835:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8ad1c84b735e1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8ad1c84b735e1; op2val:0x0; valaddr_reg:x16; val_offset:1168; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1168, x17, x15, 1168, x18)

inst_836:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x784c0d85e9517 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc784c0d85e9517; op2val:0x0; valaddr_reg:x16; val_offset:1184; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1184, x17, x15, 1184, x18)

inst_837:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x784c0d85e9517 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc784c0d85e9517; op2val:0x0; valaddr_reg:x16; val_offset:1200; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1200, x17, x15, 1200, x18)

inst_838:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x784c0d85e9517 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc784c0d85e9517; op2val:0x0; valaddr_reg:x16; val_offset:1216; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1216, x17, x15, 1216, x18)

inst_839:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x784c0d85e9517 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc784c0d85e9517; op2val:0x0; valaddr_reg:x16; val_offset:1232; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1232, x17, x15, 1232, x18)

inst_840:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x784c0d85e9517 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc784c0d85e9517; op2val:0x0; valaddr_reg:x16; val_offset:1248; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1248, x17, x15, 1248, x18)

inst_841:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa06ffc7be6dae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea06ffc7be6dae; op2val:0x8000; valaddr_reg:x16; val_offset:1264; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1264, x17, x15, 1264, x18)

inst_842:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa06ffc7be6dae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea06ffc7be6dae; op2val:0x8000; valaddr_reg:x16; val_offset:1280; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1280, x17, x15, 1280, x18)

inst_843:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa06ffc7be6dae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea06ffc7be6dae; op2val:0x8000; valaddr_reg:x16; val_offset:1296; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1296, x17, x15, 1296, x18)

inst_844:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa06ffc7be6dae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea06ffc7be6dae; op2val:0x8000; valaddr_reg:x16; val_offset:1312; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1312, x17, x15, 1312, x18)

inst_845:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa06ffc7be6dae and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea06ffc7be6dae; op2val:0x8000; valaddr_reg:x16; val_offset:1328; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1328, x17, x15, 1328, x18)

inst_846:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x5a7002fc1a6bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f95a7002fc1a6bf; op2val:0x8000; valaddr_reg:x16; val_offset:1344; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1344, x17, x15, 1344, x18)

inst_847:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x5a7002fc1a6bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f95a7002fc1a6bf; op2val:0x8000; valaddr_reg:x16; val_offset:1360; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1360, x17, x15, 1360, x18)

inst_848:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x5a7002fc1a6bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f95a7002fc1a6bf; op2val:0x8000; valaddr_reg:x16; val_offset:1376; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1376, x17, x15, 1376, x18)

inst_849:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x5a7002fc1a6bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f95a7002fc1a6bf; op2val:0x8000; valaddr_reg:x16; val_offset:1392; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1392, x17, x15, 1392, x18)

inst_850:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x5a7002fc1a6bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f95a7002fc1a6bf; op2val:0x8000; valaddr_reg:x16; val_offset:1408; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1408, x17, x15, 1408, x18)

inst_851:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x9f3f7053b60bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f99f3f7053b60bf; op2val:0x8000; valaddr_reg:x16; val_offset:1424; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1424, x17, x15, 1424, x18)

inst_852:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x9f3f7053b60bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f99f3f7053b60bf; op2val:0x8000; valaddr_reg:x16; val_offset:1440; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1440, x17, x15, 1440, x18)

inst_853:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x9f3f7053b60bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f99f3f7053b60bf; op2val:0x8000; valaddr_reg:x16; val_offset:1456; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1456, x17, x15, 1456, x18)

inst_854:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x9f3f7053b60bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f99f3f7053b60bf; op2val:0x8000; valaddr_reg:x16; val_offset:1472; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1472, x17, x15, 1472, x18)

inst_855:
// fs1 == 0 and fe1 == 0x7f9 and fm1 == 0x9f3f7053b60bf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7f99f3f7053b60bf; op2val:0x8000; valaddr_reg:x16; val_offset:1488; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1488, x17, x15, 1488, x18)

inst_856:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5392483afe847 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5392483afe847; op2val:0x8000; valaddr_reg:x16; val_offset:1504; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1504, x17, x15, 1504, x18)

inst_857:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5392483afe847 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5392483afe847; op2val:0x8000; valaddr_reg:x16; val_offset:1520; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1520, x17, x15, 1520, x18)

inst_858:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5392483afe847 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5392483afe847; op2val:0x8000; valaddr_reg:x16; val_offset:1536; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1536, x17, x15, 1536, x18)

inst_859:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5392483afe847 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5392483afe847; op2val:0x8000; valaddr_reg:x16; val_offset:1552; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1552, x17, x15, 1552, x18)

inst_860:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0x5392483afe847 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fb5392483afe847; op2val:0x8000; valaddr_reg:x16; val_offset:1568; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1568, x17, x15, 1568, x18)

inst_861:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6003243fdf57b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6003243fdf57b; op2val:0x8000; valaddr_reg:x16; val_offset:1584; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1584, x17, x15, 1584, x18)

inst_862:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6003243fdf57b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6003243fdf57b; op2val:0x8000; valaddr_reg:x16; val_offset:1600; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1600, x17, x15, 1600, x18)

inst_863:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6003243fdf57b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6003243fdf57b; op2val:0x8000; valaddr_reg:x16; val_offset:1616; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1616, x17, x15, 1616, x18)

inst_864:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6003243fdf57b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6003243fdf57b; op2val:0x8000; valaddr_reg:x16; val_offset:1632; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1632, x17, x15, 1632, x18)

inst_865:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0x6003243fdf57b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fc6003243fdf57b; op2val:0x8000; valaddr_reg:x16; val_offset:1648; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1648, x17, x15, 1648, x18)

inst_866:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x051aac3a28d5f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa051aac3a28d5f; op2val:0x8000; valaddr_reg:x16; val_offset:1664; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1664, x17, x15, 1664, x18)

inst_867:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x051aac3a28d5f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa051aac3a28d5f; op2val:0x8000; valaddr_reg:x16; val_offset:1680; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1680, x17, x15, 1680, x18)

inst_868:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x051aac3a28d5f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa051aac3a28d5f; op2val:0x8000; valaddr_reg:x16; val_offset:1696; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1696, x17, x15, 1696, x18)

inst_869:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x051aac3a28d5f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa051aac3a28d5f; op2val:0x8000; valaddr_reg:x16; val_offset:1712; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1712, x17, x15, 1712, x18)

inst_870:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x051aac3a28d5f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa051aac3a28d5f; op2val:0x8000; valaddr_reg:x16; val_offset:1728; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1728, x17, x15, 1728, x18)

inst_871:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb11152f2f09c5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb11152f2f09c5; op2val:0x8000; valaddr_reg:x16; val_offset:1744; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1744, x17, x15, 1744, x18)

inst_872:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb11152f2f09c5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb11152f2f09c5; op2val:0x8000; valaddr_reg:x16; val_offset:1760; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1760, x17, x15, 1760, x18)

inst_873:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb11152f2f09c5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb11152f2f09c5; op2val:0x8000; valaddr_reg:x16; val_offset:1776; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1776, x17, x15, 1776, x18)

inst_874:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb11152f2f09c5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb11152f2f09c5; op2val:0x8000; valaddr_reg:x16; val_offset:1792; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1792, x17, x15, 1792, x18)

inst_875:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb11152f2f09c5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb11152f2f09c5; op2val:0x8000; valaddr_reg:x16; val_offset:1808; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1808, x17, x15, 1808, x18)

inst_876:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaf0f94f18e857 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaf0f94f18e857; op2val:0x0; valaddr_reg:x16; val_offset:1824; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1824, x17, x15, 1824, x18)

inst_877:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaf0f94f18e857 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaf0f94f18e857; op2val:0x0; valaddr_reg:x16; val_offset:1840; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1840, x17, x15, 1840, x18)

inst_878:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaf0f94f18e857 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaf0f94f18e857; op2val:0x0; valaddr_reg:x16; val_offset:1856; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1856, x17, x15, 1856, x18)

inst_879:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaf0f94f18e857 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaf0f94f18e857; op2val:0x0; valaddr_reg:x16; val_offset:1872; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1872, x17, x15, 1872, x18)

inst_880:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xaf0f94f18e857 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcaf0f94f18e857; op2val:0x0; valaddr_reg:x16; val_offset:1888; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1888, x17, x15, 1888, x18)

inst_881:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb5380491038ac and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb5380491038ac; op2val:0x0; valaddr_reg:x16; val_offset:1904; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1904, x17, x15, 1904, x18)

inst_882:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb5380491038ac and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb5380491038ac; op2val:0x0; valaddr_reg:x16; val_offset:1920; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1920, x17, x15, 1920, x18)

inst_883:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb5380491038ac and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb5380491038ac; op2val:0x0; valaddr_reg:x16; val_offset:1936; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1936, x17, x15, 1936, x18)

inst_884:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb5380491038ac and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb5380491038ac; op2val:0x0; valaddr_reg:x16; val_offset:1952; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1952, x17, x15, 1952, x18)

inst_885:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xb5380491038ac and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feb5380491038ac; op2val:0x0; valaddr_reg:x16; val_offset:1968; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1968, x17, x15, 1968, x18)

inst_886:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb343f5823cc17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb343f5823cc17; op2val:0x0; valaddr_reg:x16; val_offset:1984; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1984, x17, x15, 1984, x18)

inst_887:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb343f5823cc17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb343f5823cc17; op2val:0x0; valaddr_reg:x16; val_offset:2000; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 2000, x17, x15, 2000, x18)

inst_888:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb343f5823cc17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb343f5823cc17; op2val:0x0; valaddr_reg:x16; val_offset:2016; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_8)

inst_889:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb343f5823cc17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb343f5823cc17; op2val:0x0; valaddr_reg:x16; val_offset:0; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 0, x17, x15, 0, x18)

inst_890:
// fs1 == 0 and fe1 == 0x7fb and fm1 == 0xb343f5823cc17 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fbb343f5823cc17; op2val:0x0; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 16, x17, x15, 16, x18)

inst_891:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd01c53aeb6daf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd01c53aeb6daf; op2val:0x0; valaddr_reg:x16; val_offset:32; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 32, x17, x15, 32, x18)

inst_892:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd01c53aeb6daf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd01c53aeb6daf; op2val:0x0; valaddr_reg:x16; val_offset:48; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 48, x17, x15, 48, x18)

inst_893:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd01c53aeb6daf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd01c53aeb6daf; op2val:0x0; valaddr_reg:x16; val_offset:64; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 64, x17, x15, 64, x18)

inst_894:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd01c53aeb6daf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd01c53aeb6daf; op2val:0x0; valaddr_reg:x16; val_offset:80; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 80, x17, x15, 80, x18)

inst_895:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xd01c53aeb6daf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcd01c53aeb6daf; op2val:0x0; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 96, x17, x15, 96, x18)

inst_896:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e4a35c32157e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e4a35c32157e; op2val:0x0; valaddr_reg:x16; val_offset:112; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 112, x17, x15, 112, x18)

inst_897:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e4a35c32157e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e4a35c32157e; op2val:0x0; valaddr_reg:x16; val_offset:128; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 128, x17, x15, 128, x18)

inst_898:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e4a35c32157e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e4a35c32157e; op2val:0x0; valaddr_reg:x16; val_offset:144; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 144, x17, x15, 144, x18)

inst_899:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e4a35c32157e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e4a35c32157e; op2val:0x0; valaddr_reg:x16; val_offset:160; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 160, x17, x15, 160, x18)

inst_900:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4e4a35c32157e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4e4a35c32157e; op2val:0x0; valaddr_reg:x16; val_offset:176; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 176, x17, x15, 176, x18)

inst_901:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d542946cb465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d542946cb465; op2val:0x0; valaddr_reg:x16; val_offset:192; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 192, x17, x15, 192, x18)

inst_902:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d542946cb465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d542946cb465; op2val:0x0; valaddr_reg:x16; val_offset:208; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 208, x17, x15, 208, x18)

inst_903:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d542946cb465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d542946cb465; op2val:0x0; valaddr_reg:x16; val_offset:224; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 224, x17, x15, 224, x18)

inst_904:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d542946cb465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d542946cb465; op2val:0x0; valaddr_reg:x16; val_offset:240; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 240, x17, x15, 240, x18)

inst_905:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x7d542946cb465 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe7d542946cb465; op2val:0x0; valaddr_reg:x16; val_offset:256; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 256, x17, x15, 256, x18)

inst_906:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0b7f9b429ef3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0b7f9b429ef3; op2val:0x0; valaddr_reg:x16; val_offset:272; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 272, x17, x15, 272, x18)

inst_907:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0b7f9b429ef3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0b7f9b429ef3; op2val:0x0; valaddr_reg:x16; val_offset:288; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 288, x17, x15, 288, x18)

inst_908:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0b7f9b429ef3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0b7f9b429ef3; op2val:0x0; valaddr_reg:x16; val_offset:304; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 304, x17, x15, 304, x18)

inst_909:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0b7f9b429ef3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0b7f9b429ef3; op2val:0x0; valaddr_reg:x16; val_offset:320; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 320, x17, x15, 320, x18)

inst_910:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0b7f9b429ef3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0b7f9b429ef3; op2val:0x0; valaddr_reg:x16; val_offset:336; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 336, x17, x15, 336, x18)

inst_911:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa40b77d5da767 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea40b77d5da767; op2val:0x8000; valaddr_reg:x16; val_offset:352; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 352, x17, x15, 352, x18)

inst_912:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa40b77d5da767 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea40b77d5da767; op2val:0x8000; valaddr_reg:x16; val_offset:368; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 368, x17, x15, 368, x18)

inst_913:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa40b77d5da767 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea40b77d5da767; op2val:0x8000; valaddr_reg:x16; val_offset:384; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 384, x17, x15, 384, x18)

inst_914:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa40b77d5da767 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea40b77d5da767; op2val:0x8000; valaddr_reg:x16; val_offset:400; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 400, x17, x15, 400, x18)

inst_915:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xa40b77d5da767 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fea40b77d5da767; op2val:0x8000; valaddr_reg:x16; val_offset:416; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 416, x17, x15, 416, x18)

inst_916:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f1c99f873d3c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f1c99f873d3c; op2val:0x8000; valaddr_reg:x16; val_offset:432; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 432, x17, x15, 432, x18)

inst_917:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f1c99f873d3c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f1c99f873d3c; op2val:0x8000; valaddr_reg:x16; val_offset:448; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 448, x17, x15, 448, x18)

inst_918:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f1c99f873d3c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f1c99f873d3c; op2val:0x8000; valaddr_reg:x16; val_offset:464; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 464, x17, x15, 464, x18)

inst_919:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f1c99f873d3c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f1c99f873d3c; op2val:0x8000; valaddr_reg:x16; val_offset:480; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 480, x17, x15, 480, x18)

inst_920:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x3f1c99f873d3c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe3f1c99f873d3c; op2val:0x8000; valaddr_reg:x16; val_offset:496; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 496, x17, x15, 496, x18)

inst_921:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0616a9d776586 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0616a9d776586; op2val:0x8000; valaddr_reg:x16; val_offset:512; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 512, x17, x15, 512, x18)

inst_922:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0616a9d776586 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0616a9d776586; op2val:0x8000; valaddr_reg:x16; val_offset:528; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 528, x17, x15, 528, x18)

inst_923:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0616a9d776586 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0616a9d776586; op2val:0x8000; valaddr_reg:x16; val_offset:544; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 544, x17, x15, 544, x18)

inst_924:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0616a9d776586 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0616a9d776586; op2val:0x8000; valaddr_reg:x16; val_offset:560; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 560, x17, x15, 560, x18)

inst_925:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0616a9d776586 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0616a9d776586; op2val:0x8000; valaddr_reg:x16; val_offset:576; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 576, x17, x15, 576, x18)

inst_926:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3f541e5d8f1c1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3f541e5d8f1c1; op2val:0x8000; valaddr_reg:x16; val_offset:592; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 592, x17, x15, 592, x18)

inst_927:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3f541e5d8f1c1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3f541e5d8f1c1; op2val:0x8000; valaddr_reg:x16; val_offset:608; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 608, x17, x15, 608, x18)

inst_928:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3f541e5d8f1c1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3f541e5d8f1c1; op2val:0x8000; valaddr_reg:x16; val_offset:624; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 624, x17, x15, 624, x18)

inst_929:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3f541e5d8f1c1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3f541e5d8f1c1; op2val:0x8000; valaddr_reg:x16; val_offset:640; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 640, x17, x15, 640, x18)

inst_930:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x3f541e5d8f1c1 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd3f541e5d8f1c1; op2val:0x8000; valaddr_reg:x16; val_offset:656; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 656, x17, x15, 656, x18)

inst_931:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d8630276966c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d8630276966c; op2val:0x8000; valaddr_reg:x16; val_offset:672; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 672, x17, x15, 672, x18)

inst_932:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d8630276966c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d8630276966c; op2val:0x8000; valaddr_reg:x16; val_offset:688; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 688, x17, x15, 688, x18)

inst_933:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d8630276966c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d8630276966c; op2val:0x8000; valaddr_reg:x16; val_offset:704; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 704, x17, x15, 704, x18)

inst_934:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d8630276966c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d8630276966c; op2val:0x8000; valaddr_reg:x16; val_offset:720; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 720, x17, x15, 720, x18)

inst_935:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x4d8630276966c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe4d8630276966c; op2val:0x8000; valaddr_reg:x16; val_offset:736; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 736, x17, x15, 736, x18)

inst_936:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x022ce6a3fae64 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe022ce6a3fae64; op2val:0x8000; valaddr_reg:x16; val_offset:752; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 752, x17, x15, 752, x18)

inst_937:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x022ce6a3fae64 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe022ce6a3fae64; op2val:0x8000; valaddr_reg:x16; val_offset:768; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 768, x17, x15, 768, x18)

inst_938:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x022ce6a3fae64 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe022ce6a3fae64; op2val:0x8000; valaddr_reg:x16; val_offset:784; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 784, x17, x15, 784, x18)

inst_939:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x022ce6a3fae64 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe022ce6a3fae64; op2val:0x8000; valaddr_reg:x16; val_offset:800; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 800, x17, x15, 800, x18)

inst_940:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x022ce6a3fae64 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe022ce6a3fae64; op2val:0x8000; valaddr_reg:x16; val_offset:816; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 816, x17, x15, 816, x18)

inst_941:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea2b5073270ea and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea2b5073270ea; op2val:0x8000; valaddr_reg:x16; val_offset:832; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 832, x17, x15, 832, x18)

inst_942:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea2b5073270ea and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea2b5073270ea; op2val:0x8000; valaddr_reg:x16; val_offset:848; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 848, x17, x15, 848, x18)

inst_943:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea2b5073270ea and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea2b5073270ea; op2val:0x8000; valaddr_reg:x16; val_offset:864; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 864, x17, x15, 864, x18)

inst_944:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea2b5073270ea and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea2b5073270ea; op2val:0x8000; valaddr_reg:x16; val_offset:880; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 880, x17, x15, 880, x18)

inst_945:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xea2b5073270ea and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feea2b5073270ea; op2val:0x8000; valaddr_reg:x16; val_offset:896; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 896, x17, x15, 896, x18)

inst_946:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd2a01d9eb47d0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed2a01d9eb47d0; op2val:0x0; valaddr_reg:x16; val_offset:912; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 912, x17, x15, 912, x18)

inst_947:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd2a01d9eb47d0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed2a01d9eb47d0; op2val:0x0; valaddr_reg:x16; val_offset:928; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 928, x17, x15, 928, x18)

inst_948:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd2a01d9eb47d0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed2a01d9eb47d0; op2val:0x0; valaddr_reg:x16; val_offset:944; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 944, x17, x15, 944, x18)

inst_949:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd2a01d9eb47d0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed2a01d9eb47d0; op2val:0x0; valaddr_reg:x16; val_offset:960; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 960, x17, x15, 960, x18)

inst_950:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd2a01d9eb47d0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed2a01d9eb47d0; op2val:0x0; valaddr_reg:x16; val_offset:976; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 976, x17, x15, 976, x18)

inst_951:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0dd93a77236c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0dd93a77236c; op2val:0x0; valaddr_reg:x16; val_offset:992; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 992, x17, x15, 992, x18)

inst_952:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0dd93a77236c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0dd93a77236c; op2val:0x0; valaddr_reg:x16; val_offset:1008; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1008, x17, x15, 1008, x18)

inst_953:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0dd93a77236c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0dd93a77236c; op2val:0x0; valaddr_reg:x16; val_offset:1024; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1024, x17, x15, 1024, x18)

inst_954:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0dd93a77236c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0dd93a77236c; op2val:0x0; valaddr_reg:x16; val_offset:1040; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1040, x17, x15, 1040, x18)

inst_955:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xd0dd93a77236c and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fed0dd93a77236c; op2val:0x0; valaddr_reg:x16; val_offset:1056; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1056, x17, x15, 1056, x18)

inst_956:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x662e40f571128 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe662e40f571128; op2val:0x0; valaddr_reg:x16; val_offset:1072; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1072, x17, x15, 1072, x18)

inst_957:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x662e40f571128 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe662e40f571128; op2val:0x0; valaddr_reg:x16; val_offset:1088; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1088, x17, x15, 1088, x18)

inst_958:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x662e40f571128 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe662e40f571128; op2val:0x0; valaddr_reg:x16; val_offset:1104; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1104, x17, x15, 1104, x18)

inst_959:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x662e40f571128 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe662e40f571128; op2val:0x0; valaddr_reg:x16; val_offset:1120; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1120, x17, x15, 1120, x18)

inst_960:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x662e40f571128 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe662e40f571128; op2val:0x0; valaddr_reg:x16; val_offset:1136; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1136, x17, x15, 1136, x18)

inst_961:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc644d9f0caeeb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc644d9f0caeeb; op2val:0x0; valaddr_reg:x16; val_offset:1152; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1152, x17, x15, 1152, x18)

inst_962:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc644d9f0caeeb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc644d9f0caeeb; op2val:0x0; valaddr_reg:x16; val_offset:1168; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1168, x17, x15, 1168, x18)

inst_963:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc644d9f0caeeb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc644d9f0caeeb; op2val:0x0; valaddr_reg:x16; val_offset:1184; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1184, x17, x15, 1184, x18)

inst_964:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc644d9f0caeeb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc644d9f0caeeb; op2val:0x0; valaddr_reg:x16; val_offset:1200; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1200, x17, x15, 1200, x18)

inst_965:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xc644d9f0caeeb and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fcc644d9f0caeeb; op2val:0x0; valaddr_reg:x16; val_offset:1216; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1216, x17, x15, 1216, x18)

inst_966:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x72925e5d38221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe72925e5d38221; op2val:0x0; valaddr_reg:x16; val_offset:1232; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1232, x17, x15, 1232, x18)

inst_967:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x72925e5d38221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe72925e5d38221; op2val:0x0; valaddr_reg:x16; val_offset:1248; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1248, x17, x15, 1248, x18)

inst_968:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x72925e5d38221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe72925e5d38221; op2val:0x0; valaddr_reg:x16; val_offset:1264; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1264, x17, x15, 1264, x18)

inst_969:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x72925e5d38221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe72925e5d38221; op2val:0x0; valaddr_reg:x16; val_offset:1280; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1280, x17, x15, 1280, x18)

inst_970:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x72925e5d38221 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe72925e5d38221; op2val:0x0; valaddr_reg:x16; val_offset:1296; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1296, x17, x15, 1296, x18)

inst_971:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x22aa3d2e74e72 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe22aa3d2e74e72; op2val:0x0; valaddr_reg:x16; val_offset:1312; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1312, x17, x15, 1312, x18)

inst_972:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x22aa3d2e74e72 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe22aa3d2e74e72; op2val:0x0; valaddr_reg:x16; val_offset:1328; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1328, x17, x15, 1328, x18)

inst_973:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x22aa3d2e74e72 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe22aa3d2e74e72; op2val:0x0; valaddr_reg:x16; val_offset:1344; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1344, x17, x15, 1344, x18)

inst_974:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x22aa3d2e74e72 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe22aa3d2e74e72; op2val:0x0; valaddr_reg:x16; val_offset:1360; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1360, x17, x15, 1360, x18)

inst_975:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x22aa3d2e74e72 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe22aa3d2e74e72; op2val:0x0; valaddr_reg:x16; val_offset:1376; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1376, x17, x15, 1376, x18)

inst_976:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca58e39cda56 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca58e39cda56; op2val:0x0; valaddr_reg:x16; val_offset:1392; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1392, x17, x15, 1392, x18)

inst_977:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca58e39cda56 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca58e39cda56; op2val:0x0; valaddr_reg:x16; val_offset:1408; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1408, x17, x15, 1408, x18)

inst_978:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca58e39cda56 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca58e39cda56; op2val:0x0; valaddr_reg:x16; val_offset:1424; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1424, x17, x15, 1424, x18)

inst_979:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca58e39cda56 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca58e39cda56; op2val:0x0; valaddr_reg:x16; val_offset:1440; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1440, x17, x15, 1440, x18)

inst_980:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xcca58e39cda56 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fecca58e39cda56; op2val:0x0; valaddr_reg:x16; val_offset:1456; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1456, x17, x15, 1456, x18)

inst_981:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a6b1b54b21cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a6b1b54b21cf; op2val:0x0; valaddr_reg:x16; val_offset:1472; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1472, x17, x15, 1472, x18)

inst_982:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a6b1b54b21cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a6b1b54b21cf; op2val:0x0; valaddr_reg:x16; val_offset:1488; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1488, x17, x15, 1488, x18)

inst_983:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a6b1b54b21cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a6b1b54b21cf; op2val:0x0; valaddr_reg:x16; val_offset:1504; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1504, x17, x15, 1504, x18)

inst_984:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a6b1b54b21cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a6b1b54b21cf; op2val:0x0; valaddr_reg:x16; val_offset:1520; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1520, x17, x15, 1520, x18)

inst_985:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a6b1b54b21cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a6b1b54b21cf; op2val:0x0; valaddr_reg:x16; val_offset:1536; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1536, x17, x15, 1536, x18)

inst_986:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x006e3d60fc2f8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe006e3d60fc2f8; op2val:0x0; valaddr_reg:x16; val_offset:1552; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1552, x17, x15, 1552, x18)

inst_987:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x006e3d60fc2f8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe006e3d60fc2f8; op2val:0x0; valaddr_reg:x16; val_offset:1568; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1568, x17, x15, 1568, x18)

inst_988:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x006e3d60fc2f8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe006e3d60fc2f8; op2val:0x0; valaddr_reg:x16; val_offset:1584; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1584, x17, x15, 1584, x18)

inst_989:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x006e3d60fc2f8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe006e3d60fc2f8; op2val:0x0; valaddr_reg:x16; val_offset:1600; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1600, x17, x15, 1600, x18)

inst_990:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x006e3d60fc2f8 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe006e3d60fc2f8; op2val:0x0; valaddr_reg:x16; val_offset:1616; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1616, x17, x15, 1616, x18)

inst_991:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf5c635a3b99f3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf5c635a3b99f3; op2val:0x0; valaddr_reg:x16; val_offset:1632; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1632, x17, x15, 1632, x18)

inst_992:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf5c635a3b99f3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf5c635a3b99f3; op2val:0x0; valaddr_reg:x16; val_offset:1648; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1648, x17, x15, 1648, x18)

inst_993:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf5c635a3b99f3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf5c635a3b99f3; op2val:0x0; valaddr_reg:x16; val_offset:1664; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1664, x17, x15, 1664, x18)

inst_994:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf5c635a3b99f3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf5c635a3b99f3; op2val:0x0; valaddr_reg:x16; val_offset:1680; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1680, x17, x15, 1680, x18)

inst_995:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xf5c635a3b99f3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdf5c635a3b99f3; op2val:0x0; valaddr_reg:x16; val_offset:1696; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1696, x17, x15, 1696, x18)

inst_996:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd87aff53d41f5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd87aff53d41f5; op2val:0x0; valaddr_reg:x16; val_offset:1712; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1712, x17, x15, 1712, x18)

inst_997:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd87aff53d41f5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd87aff53d41f5; op2val:0x0; valaddr_reg:x16; val_offset:1728; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1728, x17, x15, 1728, x18)

inst_998:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd87aff53d41f5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd87aff53d41f5; op2val:0x0; valaddr_reg:x16; val_offset:1744; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1744, x17, x15, 1744, x18)

inst_999:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd87aff53d41f5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd87aff53d41f5; op2val:0x0; valaddr_reg:x16; val_offset:1760; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1760, x17, x15, 1760, x18)

inst_1000:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xd87aff53d41f5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdd87aff53d41f5; op2val:0x0; valaddr_reg:x16; val_offset:1776; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1776, x17, x15, 1776, x18)

inst_1001:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x820cd259975cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe820cd259975cf; op2val:0x0; valaddr_reg:x16; val_offset:1792; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1792, x17, x15, 1792, x18)

inst_1002:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x820cd259975cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe820cd259975cf; op2val:0x0; valaddr_reg:x16; val_offset:1808; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1808, x17, x15, 1808, x18)

inst_1003:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x820cd259975cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe820cd259975cf; op2val:0x0; valaddr_reg:x16; val_offset:1824; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1824, x17, x15, 1824, x18)

inst_1004:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x820cd259975cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe820cd259975cf; op2val:0x0; valaddr_reg:x16; val_offset:1840; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1840, x17, x15, 1840, x18)

inst_1005:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x820cd259975cf and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe820cd259975cf; op2val:0x0; valaddr_reg:x16; val_offset:1856; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1856, x17, x15, 1856, x18)

inst_1006:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec7e479c877a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec7e479c877a7; op2val:0x0; valaddr_reg:x16; val_offset:1872; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1872, x17, x15, 1872, x18)

inst_1007:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec7e479c877a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec7e479c877a7; op2val:0x0; valaddr_reg:x16; val_offset:1888; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1888, x17, x15, 1888, x18)

inst_1008:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec7e479c877a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec7e479c877a7; op2val:0x0; valaddr_reg:x16; val_offset:1904; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1904, x17, x15, 1904, x18)

inst_1009:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec7e479c877a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec7e479c877a7; op2val:0x0; valaddr_reg:x16; val_offset:1920; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1920, x17, x15, 1920, x18)

inst_1010:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xec7e479c877a7 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feec7e479c877a7; op2val:0x0; valaddr_reg:x16; val_offset:1936; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1936, x17, x15, 1936, x18)

inst_1011:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a47222e524ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a47222e524ad; op2val:0x0; valaddr_reg:x16; val_offset:1952; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1952, x17, x15, 1952, x18)

inst_1012:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a47222e524ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a47222e524ad; op2val:0x0; valaddr_reg:x16; val_offset:1968; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1968, x17, x15, 1968, x18)

inst_1013:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a47222e524ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a47222e524ad; op2val:0x0; valaddr_reg:x16; val_offset:1984; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1984, x17, x15, 1984, x18)

inst_1014:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a47222e524ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a47222e524ad; op2val:0x0; valaddr_reg:x16; val_offset:2000; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 2000, x17, x15, 2000, x18)

inst_1015:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x6a47222e524ad and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd6a47222e524ad; op2val:0x0; valaddr_reg:x16; val_offset:2016; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_9)

inst_1016:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8698ed174ff65 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8698ed174ff65; op2val:0x8000; valaddr_reg:x16; val_offset:0; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 0, x17, x15, 0, x18)

inst_1017:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8698ed174ff65 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8698ed174ff65; op2val:0x8000; valaddr_reg:x16; val_offset:16; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 16, x17, x15, 16, x18)

inst_1018:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8698ed174ff65 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8698ed174ff65; op2val:0x8000; valaddr_reg:x16; val_offset:32; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 32, x17, x15, 32, x18)

inst_1019:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8698ed174ff65 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8698ed174ff65; op2val:0x8000; valaddr_reg:x16; val_offset:48; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 48, x17, x15, 48, x18)

inst_1020:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x8698ed174ff65 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe8698ed174ff65; op2val:0x8000; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 64, x17, x15, 64, x18)

inst_1021:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x78037fa19f977 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe78037fa19f977; op2val:0x8000; valaddr_reg:x16; val_offset:80; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 80, x17, x15, 80, x18)

inst_1022:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x78037fa19f977 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe78037fa19f977; op2val:0x8000; valaddr_reg:x16; val_offset:96; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 96, x17, x15, 96, x18)

inst_1023:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x78037fa19f977 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe78037fa19f977; op2val:0x8000; valaddr_reg:x16; val_offset:112; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 112, x17, x15, 112, x18)

inst_1024:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x78037fa19f977 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe78037fa19f977; op2val:0x8000; valaddr_reg:x16; val_offset:128; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 128, x17, x15, 128, x18)

inst_1025:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x78037fa19f977 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe78037fa19f977; op2val:0x8000; valaddr_reg:x16; val_offset:144; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 144, x17, x15, 144, x18)

inst_1026:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc982355c85538 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec982355c85538; op2val:0x8000; valaddr_reg:x16; val_offset:160; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 160, x17, x15, 160, x18)

inst_1027:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc982355c85538 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec982355c85538; op2val:0x8000; valaddr_reg:x16; val_offset:176; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 176, x17, x15, 176, x18)

inst_1028:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc982355c85538 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec982355c85538; op2val:0x8000; valaddr_reg:x16; val_offset:192; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 192, x17, x15, 192, x18)

inst_1029:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc982355c85538 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec982355c85538; op2val:0x8000; valaddr_reg:x16; val_offset:208; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 208, x17, x15, 208, x18)

inst_1030:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xc982355c85538 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fec982355c85538; op2val:0x8000; valaddr_reg:x16; val_offset:224; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 224, x17, x15, 224, x18)

inst_1031:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59556723d53e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59556723d53e2; op2val:0x8000; valaddr_reg:x16; val_offset:240; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 240, x17, x15, 240, x18)

inst_1032:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59556723d53e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59556723d53e2; op2val:0x8000; valaddr_reg:x16; val_offset:256; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 256, x17, x15, 256, x18)

inst_1033:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59556723d53e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59556723d53e2; op2val:0x8000; valaddr_reg:x16; val_offset:272; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 272, x17, x15, 272, x18)

inst_1034:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59556723d53e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59556723d53e2; op2val:0x8000; valaddr_reg:x16; val_offset:288; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 288, x17, x15, 288, x18)

inst_1035:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x59556723d53e2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe59556723d53e2; op2val:0x8000; valaddr_reg:x16; val_offset:304; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 304, x17, x15, 304, x18)

inst_1036:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x053c0f57052f0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe053c0f57052f0; op2val:0x8000; valaddr_reg:x16; val_offset:320; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 320, x17, x15, 320, x18)

inst_1037:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x053c0f57052f0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe053c0f57052f0; op2val:0x8000; valaddr_reg:x16; val_offset:336; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 336, x17, x15, 336, x18)

inst_1038:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x053c0f57052f0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe053c0f57052f0; op2val:0x8000; valaddr_reg:x16; val_offset:352; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 352, x17, x15, 352, x18)

inst_1039:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x053c0f57052f0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe053c0f57052f0; op2val:0x8000; valaddr_reg:x16; val_offset:368; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 368, x17, x15, 368, x18)

inst_1040:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x053c0f57052f0 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe053c0f57052f0; op2val:0x8000; valaddr_reg:x16; val_offset:384; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 384, x17, x15, 384, x18)

inst_1041:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4cf244963827f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4cf244963827f; op2val:0x8000; valaddr_reg:x16; val_offset:400; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 400, x17, x15, 400, x18)

inst_1042:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4cf244963827f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4cf244963827f; op2val:0x8000; valaddr_reg:x16; val_offset:416; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 416, x17, x15, 416, x18)

inst_1043:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4cf244963827f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4cf244963827f; op2val:0x8000; valaddr_reg:x16; val_offset:432; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 432, x17, x15, 432, x18)

inst_1044:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4cf244963827f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4cf244963827f; op2val:0x8000; valaddr_reg:x16; val_offset:448; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 448, x17, x15, 448, x18)

inst_1045:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x4cf244963827f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd4cf244963827f; op2val:0x8000; valaddr_reg:x16; val_offset:464; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 464, x17, x15, 464, x18)

inst_1046:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe394ab3b08c6b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce394ab3b08c6b; op2val:0x8000; valaddr_reg:x16; val_offset:480; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 480, x17, x15, 480, x18)

inst_1047:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe394ab3b08c6b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce394ab3b08c6b; op2val:0x8000; valaddr_reg:x16; val_offset:496; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 496, x17, x15, 496, x18)

inst_1048:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe394ab3b08c6b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce394ab3b08c6b; op2val:0x8000; valaddr_reg:x16; val_offset:512; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 512, x17, x15, 512, x18)

inst_1049:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe394ab3b08c6b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce394ab3b08c6b; op2val:0x8000; valaddr_reg:x16; val_offset:528; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 528, x17, x15, 528, x18)

inst_1050:
// fs1 == 0 and fe1 == 0x7fc and fm1 == 0xe394ab3b08c6b and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fce394ab3b08c6b; op2val:0x8000; valaddr_reg:x16; val_offset:544; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 544, x17, x15, 544, x18)

inst_1051:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d2f778a86fa6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d2f778a86fa6; op2val:0x8000; valaddr_reg:x16; val_offset:560; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 560, x17, x15, 560, x18)

inst_1052:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d2f778a86fa6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d2f778a86fa6; op2val:0x8000; valaddr_reg:x16; val_offset:576; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 576, x17, x15, 576, x18)

inst_1053:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d2f778a86fa6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d2f778a86fa6; op2val:0x8000; valaddr_reg:x16; val_offset:592; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 592, x17, x15, 592, x18)

inst_1054:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d2f778a86fa6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d2f778a86fa6; op2val:0x8000; valaddr_reg:x16; val_offset:608; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 608, x17, x15, 608, x18)

inst_1055:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0d2f778a86fa6 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0d2f778a86fa6; op2val:0x8000; valaddr_reg:x16; val_offset:624; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 624, x17, x15, 624, x18)

inst_1056:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8522a1b638e23 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8522a1b638e23; op2val:0x8000; valaddr_reg:x16; val_offset:640; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 640, x17, x15, 640, x18)

inst_1057:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8522a1b638e23 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8522a1b638e23; op2val:0x8000; valaddr_reg:x16; val_offset:656; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 656, x17, x15, 656, x18)

inst_1058:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8522a1b638e23 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8522a1b638e23; op2val:0x8000; valaddr_reg:x16; val_offset:672; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 672, x17, x15, 672, x18)

inst_1059:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8522a1b638e23 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8522a1b638e23; op2val:0x8000; valaddr_reg:x16; val_offset:688; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 688, x17, x15, 688, x18)

inst_1060:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0x8522a1b638e23 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fd8522a1b638e23; op2val:0x8000; valaddr_reg:x16; val_offset:704; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 704, x17, x15, 704, x18)

inst_1061:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdc0d22f746bf5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddc0d22f746bf5; op2val:0x8000; valaddr_reg:x16; val_offset:720; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 720, x17, x15, 720, x18)

inst_1062:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdc0d22f746bf5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddc0d22f746bf5; op2val:0x8000; valaddr_reg:x16; val_offset:736; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 736, x17, x15, 736, x18)

inst_1063:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdc0d22f746bf5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddc0d22f746bf5; op2val:0x8000; valaddr_reg:x16; val_offset:752; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 752, x17, x15, 752, x18)

inst_1064:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdc0d22f746bf5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddc0d22f746bf5; op2val:0x8000; valaddr_reg:x16; val_offset:768; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 768, x17, x15, 768, x18)

inst_1065:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xdc0d22f746bf5 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fddc0d22f746bf5; op2val:0x8000; valaddr_reg:x16; val_offset:784; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 784, x17, x15, 784, x18)

inst_1066:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x264ac77bf010f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa264ac77bf010f; op2val:0x8000; valaddr_reg:x16; val_offset:800; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 800, x17, x15, 800, x18)

inst_1067:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x264ac77bf010f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa264ac77bf010f; op2val:0x8000; valaddr_reg:x16; val_offset:816; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 816, x17, x15, 816, x18)

inst_1068:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x264ac77bf010f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa264ac77bf010f; op2val:0x8000; valaddr_reg:x16; val_offset:832; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 832, x17, x15, 832, x18)

inst_1069:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x264ac77bf010f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa264ac77bf010f; op2val:0x8000; valaddr_reg:x16; val_offset:848; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 848, x17, x15, 848, x18)

inst_1070:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0x264ac77bf010f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fa264ac77bf010f; op2val:0x8000; valaddr_reg:x16; val_offset:864; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 864, x17, x15, 864, x18)

inst_1071:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc787db4043bd9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc787db4043bd9; op2val:0x8000; valaddr_reg:x16; val_offset:880; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 880, x17, x15, 880, x18)

inst_1072:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc787db4043bd9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc787db4043bd9; op2val:0x8000; valaddr_reg:x16; val_offset:896; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 896, x17, x15, 896, x18)

inst_1073:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc787db4043bd9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc787db4043bd9; op2val:0x8000; valaddr_reg:x16; val_offset:912; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 912, x17, x15, 912, x18)

inst_1074:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc787db4043bd9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc787db4043bd9; op2val:0x8000; valaddr_reg:x16; val_offset:928; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 928, x17, x15, 928, x18)

inst_1075:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xc787db4043bd9 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdc787db4043bd9; op2val:0x8000; valaddr_reg:x16; val_offset:944; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 944, x17, x15, 944, x18)

inst_1076:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe61729d7cfd5e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee61729d7cfd5e; op2val:0x8000; valaddr_reg:x16; val_offset:960; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 960, x17, x15, 960, x18)

inst_1077:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe61729d7cfd5e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee61729d7cfd5e; op2val:0x8000; valaddr_reg:x16; val_offset:976; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 976, x17, x15, 976, x18)

inst_1078:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe61729d7cfd5e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee61729d7cfd5e; op2val:0x8000; valaddr_reg:x16; val_offset:992; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 992, x17, x15, 992, x18)

inst_1079:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe61729d7cfd5e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee61729d7cfd5e; op2val:0x8000; valaddr_reg:x16; val_offset:1008; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1008, x17, x15, 1008, x18)

inst_1080:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe61729d7cfd5e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee61729d7cfd5e; op2val:0x8000; valaddr_reg:x16; val_offset:1024; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1024, x17, x15, 1024, x18)

inst_1081:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x722ea3b70e3d3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe722ea3b70e3d3; op2val:0x8000; valaddr_reg:x16; val_offset:1040; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1040, x17, x15, 1040, x18)

inst_1082:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x722ea3b70e3d3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe722ea3b70e3d3; op2val:0x8000; valaddr_reg:x16; val_offset:1056; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1056, x17, x15, 1056, x18)

inst_1083:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x722ea3b70e3d3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe722ea3b70e3d3; op2val:0x8000; valaddr_reg:x16; val_offset:1072; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1072, x17, x15, 1072, x18)

inst_1084:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x722ea3b70e3d3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe722ea3b70e3d3; op2val:0x8000; valaddr_reg:x16; val_offset:1088; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1088, x17, x15, 1088, x18)

inst_1085:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x722ea3b70e3d3 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe722ea3b70e3d3; op2val:0x8000; valaddr_reg:x16; val_offset:1104; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1104, x17, x15, 1104, x18)

inst_1086:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb9017651b96db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb9017651b96db; op2val:0x0; valaddr_reg:x16; val_offset:1120; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1120, x17, x15, 1120, x18)

inst_1087:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb9017651b96db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb9017651b96db; op2val:0x0; valaddr_reg:x16; val_offset:1136; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1136, x17, x15, 1136, x18)

inst_1088:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb9017651b96db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb9017651b96db; op2val:0x0; valaddr_reg:x16; val_offset:1152; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1152, x17, x15, 1152, x18)

inst_1089:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb9017651b96db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb9017651b96db; op2val:0x0; valaddr_reg:x16; val_offset:1168; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1168, x17, x15, 1168, x18)

inst_1090:
// fs1 == 0 and fe1 == 0x7fd and fm1 == 0xb9017651b96db and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fdb9017651b96db; op2val:0x0; valaddr_reg:x16; val_offset:1184; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1184, x17, x15, 1184, x18)

inst_1091:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x299392ab99898 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe299392ab99898; op2val:0x0; valaddr_reg:x16; val_offset:1200; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1200, x17, x15, 1200, x18)

inst_1092:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x299392ab99898 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe299392ab99898; op2val:0x0; valaddr_reg:x16; val_offset:1216; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1216, x17, x15, 1216, x18)

inst_1093:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x299392ab99898 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe299392ab99898; op2val:0x0; valaddr_reg:x16; val_offset:1232; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1232, x17, x15, 1232, x18)

inst_1094:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x299392ab99898 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe299392ab99898; op2val:0x0; valaddr_reg:x16; val_offset:1248; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1248, x17, x15, 1248, x18)

inst_1095:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x299392ab99898 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe299392ab99898; op2val:0x0; valaddr_reg:x16; val_offset:1264; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1264, x17, x15, 1264, x18)

inst_1096:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x363e504d94fe2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe363e504d94fe2; op2val:0x0; valaddr_reg:x16; val_offset:1280; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1280, x17, x15, 1280, x18)

inst_1097:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x363e504d94fe2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe363e504d94fe2; op2val:0x0; valaddr_reg:x16; val_offset:1296; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1296, x17, x15, 1296, x18)

inst_1098:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x363e504d94fe2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe363e504d94fe2; op2val:0x0; valaddr_reg:x16; val_offset:1312; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1312, x17, x15, 1312, x18)

inst_1099:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x363e504d94fe2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe363e504d94fe2; op2val:0x0; valaddr_reg:x16; val_offset:1328; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1328, x17, x15, 1328, x18)

inst_1100:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x363e504d94fe2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe363e504d94fe2; op2val:0x0; valaddr_reg:x16; val_offset:1344; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1344, x17, x15, 1344, x18)

inst_1101:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x56e6e736a538e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe56e6e736a538e; op2val:0x0; valaddr_reg:x16; val_offset:1360; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1360, x17, x15, 1360, x18)

inst_1102:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x56e6e736a538e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe56e6e736a538e; op2val:0x0; valaddr_reg:x16; val_offset:1376; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1376, x17, x15, 1376, x18)

inst_1103:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x56e6e736a538e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe56e6e736a538e; op2val:0x0; valaddr_reg:x16; val_offset:1392; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1392, x17, x15, 1392, x18)

inst_1104:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x56e6e736a538e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe56e6e736a538e; op2val:0x0; valaddr_reg:x16; val_offset:1408; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1408, x17, x15, 1408, x18)

inst_1105:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x56e6e736a538e and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe56e6e736a538e; op2val:0x0; valaddr_reg:x16; val_offset:1424; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1424, x17, x15, 1424, x18)

inst_1106:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabc6824ad2440 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabc6824ad2440; op2val:0x0; valaddr_reg:x16; val_offset:1440; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1440, x17, x15, 1440, x18)

inst_1107:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabc6824ad2440 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabc6824ad2440; op2val:0x0; valaddr_reg:x16; val_offset:1456; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1456, x17, x15, 1456, x18)

inst_1108:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabc6824ad2440 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabc6824ad2440; op2val:0x0; valaddr_reg:x16; val_offset:1472; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1472, x17, x15, 1472, x18)

inst_1109:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabc6824ad2440 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabc6824ad2440; op2val:0x0; valaddr_reg:x16; val_offset:1488; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1488, x17, x15, 1488, x18)

inst_1110:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xabc6824ad2440 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7feabc6824ad2440; op2val:0x0; valaddr_reg:x16; val_offset:1504; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1504, x17, x15, 1504, x18)

inst_1111:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcf44d05dc866f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facf44d05dc866f; op2val:0x0; valaddr_reg:x16; val_offset:1520; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1520, x17, x15, 1520, x18)

inst_1112:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcf44d05dc866f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facf44d05dc866f; op2val:0x0; valaddr_reg:x16; val_offset:1536; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1536, x17, x15, 1536, x18)

inst_1113:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcf44d05dc866f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facf44d05dc866f; op2val:0x0; valaddr_reg:x16; val_offset:1552; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1552, x17, x15, 1552, x18)

inst_1114:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcf44d05dc866f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facf44d05dc866f; op2val:0x0; valaddr_reg:x16; val_offset:1568; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1568, x17, x15, 1568, x18)

inst_1115:
// fs1 == 0 and fe1 == 0x7fa and fm1 == 0xcf44d05dc866f and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7facf44d05dc866f; op2val:0x0; valaddr_reg:x16; val_offset:1584; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1584, x17, x15, 1584, x18)

inst_1116:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe97d52f73d2ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee97d52f73d2ed; op2val:0x0; valaddr_reg:x16; val_offset:1600; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1600, x17, x15, 1600, x18)

inst_1117:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe97d52f73d2ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 3  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee97d52f73d2ed; op2val:0x0; valaddr_reg:x16; val_offset:1616; rmval:0x3; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x3, 0, x16, 1616, x17, x15, 1616, x18)

inst_1118:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe97d52f73d2ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee97d52f73d2ed; op2val:0x0; valaddr_reg:x16; val_offset:1632; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1632, x17, x15, 1632, x18)

inst_1119:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0xe97d52f73d2ed and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fee97d52f73d2ed; op2val:0x0; valaddr_reg:x16; val_offset:1648; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1648, x17, x15, 1648, x18)

inst_1120:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x57607a04a69c2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 4  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe57607a04a69c2; op2val:0x0; valaddr_reg:x16; val_offset:1664; rmval:0x4; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x4, 0, x16, 1664, x17, x15, 1664, x18)

inst_1121:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x57607a04a69c2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 2  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe57607a04a69c2; op2val:0x0; valaddr_reg:x16; val_offset:1680; rmval:0x2; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x2, 0, x16, 1680, x17, x15, 1680, x18)

inst_1122:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x57607a04a69c2 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 1  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe57607a04a69c2; op2val:0x0; valaddr_reg:x16; val_offset:1696; rmval:0x1; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x1, 0, x16, 1696, x17, x15, 1696, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_fp:
.dword 0x7fee97d52f73d2ed
.dword 0x0
.dword 0x7fe57607a04a69c2
.dword 0x0
.dword 0x7fe57607a04a69c2
.dword 0x0
.dword 0x7fe57607a04a69c2
.dword 0x7fe57607a04a69c2
.dword 0x7fe57607a04a69c2
.dword 0x7fe57607a04a69c2
.dword 0x7fe57607a04a69c2
.dword 0x0
.dword 0x7fd2a9ac14416973
.dword 0x0
.dword 0x7fd2a9ac14416973
.dword 0x0
.dword 0x7fd2a9ac14416973
.dword 0x0
.dword 0x7fd2a9ac14416973
.dword 0x0
.dword 0x7fd2a9ac14416973
.dword 0x0
.dword 0x7fe81cf3ffe0cb08
.dword 0x0
.dword 0x7fe81cf3ffe0cb08
.dword 0x0
.dword 0x7fe81cf3ffe0cb08
.dword 0x0
.dword 0x7fe81cf3ffe0cb08
.dword 0x0
.dword 0x7fe81cf3ffe0cb08
.dword 0x0
.dword 0x7febd16386d16a8d
.dword 0x0
.dword 0x7febd16386d16a8d
.dword 0x0
.dword 0x7febd16386d16a8d
.dword 0x0
.dword 0x7febd16386d16a8d
.dword 0x0
.dword 0x7febd16386d16a8d
.dword 0x0
.dword 0x7fe7c30cfd9902ca
.dword 0x0
.dword 0x7fe7c30cfd9902ca
.dword 0x0
.dword 0x7fe7c30cfd9902ca
.dword 0x0
.dword 0x7fe7c30cfd9902ca
.dword 0x0
.dword 0x7fe7c30cfd9902ca
.dword 0x0
.dword 0x7fe61457deedafab
.dword 0x0
.dword 0x7fe61457deedafab
.dword 0x0
.dword 0x7fe61457deedafab
.dword 0x0
.dword 0x7fe61457deedafab
.dword 0x0
.dword 0x7fe61457deedafab
.dword 0x0
.dword 0x7feda12f6661613e
.dword 0x0
.dword 0x7feda12f6661613e
.dword 0x0
.dword 0x7feda12f6661613e
.dword 0x0
.dword 0x7feda12f6661613e
.dword 0x0
.dword 0x7feda12f6661613e
.dword 0x0
.dword 0x7fd5e77a2a3ef6e5
.dword 0x8000
.dword 0x7fd5e77a2a3ef6e5
.dword 0x8000
.dword 0x7fd5e77a2a3ef6e5
.dword 0x8000
.dword 0x7fd5e77a2a3ef6e5
.dword 0x8000
.dword 0x7fd5e77a2a3ef6e5
.dword 0x8000
.dword 0x7fd99ddc9e77cb45
.dword 0x8000
.dword 0x7fd99ddc9e77cb45
.dword 0x8000
.dword 0x7fd99ddc9e77cb45
.dword 0x8000
.dword 0x7fd99ddc9e77cb45
.dword 0x8000
.dword 0x7fd99ddc9e77cb45
.dword 0x8000
.dword 0x7fe9df87aa33d06d
.dword 0x8000
.dword 0x7fe9df87aa33d06d
.dword 0x8000
.dword 0x7fe9df87aa33d06d
.dword 0x8000
.dword 0x7fe9df87aa33d06d
.dword 0x8000
.dword 0x7fe9df87aa33d06d
.dword 0x8000
.dword 0x7fe97170988aa151
.dword 0x8000
.dword 0x7fe97170988aa151
.dword 0x8000
.dword 0x7fe97170988aa151
.dword 0x8000
.dword 0x7fe97170988aa151
.dword 0x8000
.dword 0x7fe97170988aa151
.dword 0x8000
.dword 0x7fd7ec25e17b909b
.dword 0x8000
.dword 0x7fd7ec25e17b909b
.dword 0x8000
.dword 0x7fd7ec25e17b909b
.dword 0x8000
.dword 0x7fd7ec25e17b909b
.dword 0x8000
.dword 0x7fd7ec25e17b909b
.dword 0x8000
.dword 0x7fc8430ccc09885b
.dword 0x8000
.dword 0x7fc8430ccc09885b
.dword 0x8000
.dword 0x7fc8430ccc09885b
.dword 0x8000
.dword 0x7fc8430ccc09885b
.dword 0x8000
.dword 0x7fc8430ccc09885b
.dword 0x8000
.dword 0x7fb97c657c682e1f
.dword 0x8000
.dword 0x7fb97c657c682e1f
.dword 0x8000
.dword 0x7fb97c657c682e1f
.dword 0x8000
.dword 0x7fb97c657c682e1f
.dword 0x8000
.dword 0x7fb97c657c682e1f
.dword 0x8000
.dword 0x7fedbfa105179648
.dword 0x0
.dword 0x7fedbfa105179648
.dword 0x0
.dword 0x7fedbfa105179648
.dword 0x0
.dword 0x7fedbfa105179648
.dword 0x0
.dword 0x7fedbfa105179648
.dword 0x0
.dword 0x7fdc49ab9fed0221
.dword 0x0
.dword 0x7fdc49ab9fed0221
.dword 0x0
.dword 0x7fdc49ab9fed0221
.dword 0x0
.dword 0x7fdc49ab9fed0221
.dword 0x0
.dword 0x7fdc49ab9fed0221
.dword 0x0
.dword 0x7feca057fc89126a
.dword 0x0
.dword 0x7feca057fc89126a
.dword 0x0
.dword 0x7feca057fc89126a
.dword 0x0
.dword 0x7feca057fc89126a
.dword 0x0
.dword 0x7feca057fc89126a
.dword 0x0
.dword 0x7fdc49dffef48af1
.dword 0x0
.dword 0x7fdc49dffef48af1
.dword 0x0
.dword 0x7fdc49dffef48af1
.dword 0x0
.dword 0x7fdc49dffef48af1
.dword 0x0
.dword 0x7fdc49dffef48af1
.dword 0x0
.dword 0x7fdd45b79ae6cf69
.dword 0x0
.dword 0x7fdd45b79ae6cf69
.dword 0x0
.dword 0x7fdd45b79ae6cf69
.dword 0x0
.dword 0x7fdd45b79ae6cf69
.dword 0x0
.dword 0x7fdd45b79ae6cf69
.dword 0x0
.dword 0x7fd46086cad941b7
.dword 0x0
.dword 0x7fd46086cad941b7
.dword 0x0
.dword 0x7fd46086cad941b7
.dword 0x0
.dword 0x7fd46086cad941b7
.dword 0x0
.dword 0x7fd46086cad941b7
.dword 0x0
.dword 0x7fd8450b36da4f99
.dword 0x0
.dword 0x7fd8450b36da4f99
.dword 0x0
.dword 0x7fd8450b36da4f99
.dword 0x0
.dword 0x7fd8450b36da4f99
.dword 0x0
.dword 0x7fd8450b36da4f99
.dword 0x0
.dword 0x7fbca9ced59cb15f
.dword 0x8000
.dword 0x7fbca9ced59cb15f
.dword 0x8000
.dword 0x7fbca9ced59cb15f
.dword 0x8000
.dword 0x7fbca9ced59cb15f
.dword 0x8000
.dword 0x7fbca9ced59cb15f
.dword 0x8000
.dword 0x7fd1c256e07d7b03
.dword 0x8000
.dword 0x7fd1c256e07d7b03
.dword 0x8000
.dword 0x7fd1c256e07d7b03
.dword 0x8000
.dword 0x7fd1c256e07d7b03
.dword 0x8000
.dword 0x7fd1c256e07d7b03
.dword 0x8000
.dword 0x7fdd484e5c7d8c61
.dword 0x8000
.dword 0x7fdd484e5c7d8c61
.dword 0x8000
.dword 0x7fdd484e5c7d8c61
.dword 0x8000
.dword 0x7fdd484e5c7d8c61
.dword 0x8000
.dword 0x7fdd484e5c7d8c61
.dword 0x8000
.dword 0x7fd3b7922853e8a7
.dword 0x8000
.dword 0x7fd3b7922853e8a7
.dword 0x8000
.dword 0x7fd3b7922853e8a7
.dword 0x8000
.dword 0x7fd3b7922853e8a7
.dword 0x8000
.dword 0x7fd3b7922853e8a7
.dword 0x8000
.dword 0x7fe9881bee04c84c
.dword 0x8000
.dword 0x7fe9881bee04c84c
.dword 0x8000
.dword 0x7fe9881bee04c84c
.dword 0x8000
.dword 0x7fe9881bee04c84c
.dword 0x8000
.dword 0x7fe9881bee04c84c
.dword 0x8000
.dword 0x7fe0f993cf648277
.dword 0x8000
.dword 0x7fe0f993cf648277
.dword 0x8000
.dword 0x7fe0f993cf648277
.dword 0x8000
.dword 0x7fe0f993cf648277
.dword 0x8000
.dword 0x7fe0f993cf648277
.dword 0x8000
.dword 0x7fe4441c90d7aacb
.dword 0x8000
.dword 0x7fe4441c90d7aacb
.dword 0x8000
.dword 0x7fe4441c90d7aacb
.dword 0x8000
.dword 0x7fe4441c90d7aacb
.dword 0x8000
.dword 0x7fe4441c90d7aacb
.dword 0x8000
.dword 0x7feae70dafae96a3
.dword 0x0
.dword 0x7feae70dafae96a3
.dword 0x0
.dword 0x7feae70dafae96a3
.dword 0x0
.dword 0x7feae70dafae96a3
.dword 0x0
.dword 0x7feae70dafae96a3
.dword 0x0
.dword 0x7fe4e8baea923265
.dword 0x0
.dword 0x7fe4e8baea923265
.dword 0x0
.dword 0x7fe4e8baea923265
.dword 0x0
.dword 0x7fe4e8baea923265
.dword 0x0
.dword 0x7fe4e8baea923265
.dword 0x0
.dword 0x7fe4ae8eafcb29d2
.dword 0x0
.dword 0x7fe4ae8eafcb29d2
.dword 0x0
.dword 0x7fe4ae8eafcb29d2
.dword 0x0
.dword 0x7fe4ae8eafcb29d2
.dword 0x0
.dword 0x7fe4ae8eafcb29d2
.dword 0x0
.dword 0x7fea613e194097b8
.dword 0x0
.dword 0x7fea613e194097b8
.dword 0x0
.dword 0x7fea613e194097b8
.dword 0x0
.dword 0x7fea613e194097b8
.dword 0x0
.dword 0x7fea613e194097b8
.dword 0x0
.dword 0x7fed453f7d35f923
.dword 0x0
.dword 0x7fed453f7d35f923
.dword 0x0
.dword 0x7fed453f7d35f923
.dword 0x0
.dword 0x7fed453f7d35f923
.dword 0x0
.dword 0x7fed453f7d35f923
.dword 0x0
.dword 0x7fdef65bcd845b83
.dword 0x0
.dword 0x7fdef65bcd845b83
.dword 0x0
.dword 0x7fdef65bcd845b83
.dword 0x0
.dword 0x7fdef65bcd845b83
.dword 0x0
.dword 0x7fdef65bcd845b83
.dword 0x0
.dword 0x7fd3bd530bfc7921
.dword 0x0
.dword 0x7fd3bd530bfc7921
.dword 0x0
.dword 0x7fd3bd530bfc7921
.dword 0x0
.dword 0x7fd3bd530bfc7921
.dword 0x0
.dword 0x7fd3bd530bfc7921
.dword 0x0
.dword 0x7fdc56d7d1a2a465
.dword 0x8000
.dword 0x7fdc56d7d1a2a465
.dword 0x8000
.dword 0x7fdc56d7d1a2a465
.dword 0x8000
.dword 0x7fdc56d7d1a2a465
.dword 0x8000
.dword 0x7fdc56d7d1a2a465
.dword 0x8000
.dword 0x7fe1374a8f666f47
.dword 0x8000
.dword 0x7fe1374a8f666f47
.dword 0x8000
.dword 0x7fe1374a8f666f47
.dword 0x8000
.dword 0x7fe1374a8f666f47
.dword 0x8000
.dword 0x7fe1374a8f666f47
.dword 0x8000
.dword 0x7feef0f52001dd13
.dword 0x8000
.dword 0x7feef0f52001dd13
.dword 0x8000
.dword 0x7feef0f52001dd13
.dword 0x8000
.dword 0x7feef0f52001dd13
.dword 0x8000
.dword 0x7feef0f52001dd13
.dword 0x8000
.dword 0x7f854cb8485c10ff
.dword 0x8000
.dword 0x7f854cb8485c10ff
.dword 0x8000
.dword 0x7f854cb8485c10ff
.dword 0x8000
.dword 0x7f854cb8485c10ff
.dword 0x8000
.dword 0x7f854cb8485c10ff
.dword 0x8000
.dword 0x7fddbcef6d67c99b
.dword 0x8000
.dword 0x7fddbcef6d67c99b
.dword 0x8000
.dword 0x7fddbcef6d67c99b
.dword 0x8000
.dword 0x7fddbcef6d67c99b
.dword 0x8000
.dword 0x7fddbcef6d67c99b
.dword 0x8000
.dword 0x7fc4cf1937fde173
.dword 0x8000
.dword 0x7fc4cf1937fde173
.dword 0x8000
.dword 0x7fc4cf1937fde173
.dword 0x8000
.dword 0x7fc4cf1937fde173
.dword 0x8000
.dword 0x7fc4cf1937fde173
.dword 0x8000
.dword 0x7feba615dee0d545
.dword 0x8000
.dword 0x7feba615dee0d545
.dword 0x8000
.dword 0x7feba615dee0d545
.dword 0x8000
.dword 0x7feba615dee0d545
.dword 0x8000
.dword 0x7feba615dee0d545
.dword 0x8000
.dword 0x7fe5998b4e80229c
.dword 0x8000
.dword 0x7fe5998b4e80229c
.dword 0x8000
.dword 0x7fe5998b4e80229c
.dword 0x8000
.dword 0x7fe5998b4e80229c
.dword 0x8000
.dword 0x7fe5998b4e80229c
.dword 0x8000
.dword 0x7fe9199ba7fdacbd
.dword 0x8000
.dword 0x7fe9199ba7fdacbd
.dword 0x8000
.dword 0x7fe9199ba7fdacbd
.dword 0x8000
.dword 0x7fe9199ba7fdacbd
.dword 0x8000
.dword 0x7fe9199ba7fdacbd
.dword 0x8000
.dword 0x7fc63bca2c276bab
.dword 0x8000
.dword 0x7fc63bca2c276bab
.dword 0x8000
.dword 0x7fc63bca2c276bab
.dword 0x8000
.dword 0x7fc63bca2c276bab
.dword 0x8000
.dword 0x7fc63bca2c276bab
.dword 0x8000
.dword 0x7fb46e55f3a1a8bf
.dword 0x8000
.dword 0x7fb46e55f3a1a8bf
.dword 0x8000
.dword 0x7fb46e55f3a1a8bf
.dword 0x8000
.dword 0x7fb46e55f3a1a8bf
.dword 0x8000
.dword 0x7fb46e55f3a1a8bf
.dword 0x8000
.dword 0x7fe017c339d75e4d
.dword 0x8000
.dword 0x7fe017c339d75e4d
.dword 0x8000
.dword 0x7fe017c339d75e4d
.dword 0x8000
.dword 0x7fe017c339d75e4d
.dword 0x8000
.dword 0x7fe017c339d75e4d
.dword 0x8000
.dword 0x7fd56ed923aca873
.dword 0x8000
.dword 0x7fd56ed923aca873
.dword 0x8000
.dword 0x7fd56ed923aca873
.dword 0x8000
.dword 0x7fd56ed923aca873
.dword 0x8000
.dword 0x7fd56ed923aca873
.dword 0x8000
.dword 0x7fdf0a3f5766442d
.dword 0x8000
.dword 0x7fdf0a3f5766442d
.dword 0x8000
.dword 0x7fdf0a3f5766442d
.dword 0x8000
.dword 0x7fdf0a3f5766442d
.dword 0x8000
.dword 0x7fdf0a3f5766442d
.dword 0x8000
.dword 0x7fe511a1344303ed
.dword 0x0
.dword 0x7fe511a1344303ed
.dword 0x0
.dword 0x7fe511a1344303ed
.dword 0x0
.dword 0x7fe511a1344303ed
.dword 0x0
.dword 0x7fe511a1344303ed
.dword 0x0
.dword 0x7fdf112c2c43eca3
.dword 0x0
.dword 0x7fdf112c2c43eca3
.dword 0x0
.dword 0x7fdf112c2c43eca3
.dword 0x0
.dword 0x7fdf112c2c43eca3
.dword 0x0
.dword 0x7fdf112c2c43eca3
.dword 0x0
.dword 0x7fb2a4aeeb35257f
.dword 0x0
.dword 0x7fb2a4aeeb35257f
.dword 0x0
.dword 0x7fb2a4aeeb35257f
.dword 0x0
.dword 0x7fb2a4aeeb35257f
.dword 0x0
.dword 0x7fb2a4aeeb35257f
.dword 0x0
.dword 0x7fca3d5b9f8ee473
.dword 0x0
.dword 0x7fca3d5b9f8ee473
.dword 0x0
.dword 0x7fca3d5b9f8ee473
.dword 0x0
.dword 0x7fca3d5b9f8ee473
.dword 0x0
.dword 0x7fca3d5b9f8ee473
.dword 0x0
.dword 0x7fe21d7278b1bb7f
.dword 0x0
.dword 0x7fe21d7278b1bb7f
.dword 0x0
.dword 0x7fe21d7278b1bb7f
.dword 0x0
.dword 0x7fe21d7278b1bb7f
.dword 0x0
.dword 0x7fe21d7278b1bb7f
.dword 0x0
.dword 0x7fdbcd2d33db4049
.dword 0x0
.dword 0x7fdbcd2d33db4049
.dword 0x0
.dword 0x7fdbcd2d33db4049
.dword 0x0
.dword 0x7fdbcd2d33db4049
.dword 0x0
.dword 0x7fdbcd2d33db4049
.dword 0x0
.dword 0x7fc1a5d3a022c06b
.dword 0x0
.dword 0x7fc1a5d3a022c06b
.dword 0x0
.dword 0x7fc1a5d3a022c06b
.dword 0x0
.dword 0x7fc1a5d3a022c06b
.dword 0x0
.dword 0x7fc1a5d3a022c06b
.dword 0x0
.dword 0x7fc882e3a7d63c53
.dword 0x0
.dword 0x7fc882e3a7d63c53
.dword 0x0
.dword 0x7fc882e3a7d63c53
.dword 0x0
.dword 0x7fc882e3a7d63c53
.dword 0x0
.dword 0x7fc882e3a7d63c53
.dword 0x0
.dword 0x7fe7d0dc57af801d
.dword 0x0
.dword 0x7fe7d0dc57af801d
.dword 0x0
.dword 0x7fe7d0dc57af801d
.dword 0x0
.dword 0x7fe7d0dc57af801d
.dword 0x0
.dword 0x7fe7d0dc57af801d
.dword 0x0
.dword 0x7fe88b452334d482
.dword 0x0
.dword 0x7fe88b452334d482
.dword 0x0
.dword 0x7fe88b452334d482
.dword 0x0
.dword 0x7fe88b452334d482
.dword 0x0
.dword 0x7fe88b452334d482
.dword 0x0
.dword 0x7fb9b7932c7ac007
.dword 0x0
.dword 0x7fb9b7932c7ac007
.dword 0x0
.dword 0x7fb9b7932c7ac007
.dword 0x0
.dword 0x7fb9b7932c7ac007
.dword 0x0
.dword 0x7fb9b7932c7ac007
.dword 0x0
.dword 0x7fecf86800dcabd2
.dword 0x0
.dword 0x7fecf86800dcabd2
.dword 0x0
.dword 0x7fecf86800dcabd2
.dword 0x0
.dword 0x7fecf86800dcabd2
.dword 0x0
.dword 0x7fecf86800dcabd2
.dword 0x0
.dword 0x7fe757c41e46ee0f
.dword 0x0
.dword 0x7fe757c41e46ee0f
.dword 0x0
.dword 0x7fe757c41e46ee0f
.dword 0x0
.dword 0x7fe757c41e46ee0f
.dword 0x0
.dword 0x7fe757c41e46ee0f
.dword 0x0
.dword 0x7f918c773392efff
.dword 0x0
.dword 0x7f918c773392efff
.dword 0x0
.dword 0x7f918c773392efff
.dword 0x0
.dword 0x7f918c773392efff
.dword 0x0
.dword 0x7f918c773392efff
.dword 0x0
.dword 0x7fe4cd7f20b5a02a
.dword 0x8000
.dword 0x7fe4cd7f20b5a02a
.dword 0x8000
.dword 0x7fe4cd7f20b5a02a
.dword 0x8000
.dword 0x7fe4cd7f20b5a02a
.dword 0x8000
.dword 0x7fe4cd7f20b5a02a
.dword 0x8000
.dword 0x7fe6c53c0ba0796d
.dword 0x8000
.dword 0x7fe6c53c0ba0796d
.dword 0x8000
.dword 0x7fe6c53c0ba0796d
.dword 0x8000
.dword 0x7fe6c53c0ba0796d
.dword 0x8000
.dword 0x7fe6c53c0ba0796d
.dword 0x8000
.dword 0x7f87c4c7501c707f
.dword 0x8000
.dword 0x7f87c4c7501c707f
.dword 0x8000
.dword 0x7f87c4c7501c707f
.dword 0x8000
.dword 0x7f87c4c7501c707f
.dword 0x8000
.dword 0x7f87c4c7501c707f
.dword 0x8000
.dword 0x7fef45805f86144b
.dword 0x8000
.dword 0x7fef45805f86144b
.dword 0x8000
.dword 0x7fef45805f86144b
.dword 0x8000
.dword 0x7fef45805f86144b
.dword 0x8000
.dword 0x7fef45805f86144b
.dword 0x8000
.dword 0x7fd9c63a6687c333
.dword 0x8000
.dword 0x7fd9c63a6687c333
.dword 0x8000
.dword 0x7fd9c63a6687c333
.dword 0x8000
.dword 0x7fd9c63a6687c333
.dword 0x8000
.dword 0x7fd9c63a6687c333
.dword 0x8000
.dword 0x7fccccc36886926f
.dword 0x8000
.dword 0x7fccccc36886926f
.dword 0x8000
.dword 0x7fccccc36886926f
.dword 0x8000
.dword 0x7fccccc36886926f
.dword 0x8000
.dword 0x7fccccc36886926f
.dword 0x8000
.dword 0x7fe85f1993475a32
.dword 0x8000
.dword 0x7fe85f1993475a32
.dword 0x8000
.dword 0x7fe85f1993475a32
.dword 0x8000
.dword 0x7fe85f1993475a32
.dword 0x8000
.dword 0x7fe85f1993475a32
.dword 0x8000
.dword 0x7fe7dc0f47a5db15
.dword 0x8000
.dword 0x7fe7dc0f47a5db15
.dword 0x8000
.dword 0x7fe7dc0f47a5db15
.dword 0x8000
.dword 0x7fe7dc0f47a5db15
.dword 0x8000
.dword 0x7fe7dc0f47a5db15
.dword 0x8000
.dword 0x7feec884da30b843
.dword 0x8000
.dword 0x7feec884da30b843
.dword 0x8000
.dword 0x7feec884da30b843
.dword 0x8000
.dword 0x7feec884da30b843
.dword 0x8000
.dword 0x7feec884da30b843
.dword 0x8000
.dword 0x7fe692935e977a8f
.dword 0x8000
.dword 0x7fe692935e977a8f
.dword 0x8000
.dword 0x7fe692935e977a8f
.dword 0x8000
.dword 0x7fe692935e977a8f
.dword 0x8000
.dword 0x7fe692935e977a8f
.dword 0x8000
.dword 0x7fe6bc16c6eccc22
.dword 0x8000
.dword 0x7fe6bc16c6eccc22
.dword 0x8000
.dword 0x7fe6bc16c6eccc22
.dword 0x8000
.dword 0x7fe6bc16c6eccc22
.dword 0x8000
.dword 0x7fe6bc16c6eccc22
.dword 0x8000
.dword 0x7fdee098e2310cc3
.dword 0x8000
.dword 0x7fdee098e2310cc3
.dword 0x8000
.dword 0x7fdee098e2310cc3
.dword 0x8000
.dword 0x7fdee098e2310cc3
.dword 0x8000
.dword 0x7fdee098e2310cc3
.dword 0x8000
.dword 0x7fc71826564923e3
.dword 0x8000
.dword 0x7fc71826564923e3
.dword 0x8000
.dword 0x7fc71826564923e3
.dword 0x8000
.dword 0x7fc71826564923e3
.dword 0x8000
.dword 0x7fc71826564923e3
.dword 0x8000
.dword 0x7fe30b95bd887309
.dword 0x8000
.dword 0x7fe30b95bd887309
.dword 0x8000
.dword 0x7fe30b95bd887309
.dword 0x8000
.dword 0x7fe30b95bd887309
.dword 0x8000
.dword 0x7fe30b95bd887309
.dword 0x8000
.dword 0x7fdc3c58b5c03e1d
.dword 0x0
.dword 0x7fdc3c58b5c03e1d
.dword 0x0
.dword 0x7fdc3c58b5c03e1d
.dword 0x0
.dword 0x7fdc3c58b5c03e1d
.dword 0x0
.dword 0x7fdc3c58b5c03e1d
.dword 0x0
.dword 0x7fe2599faeea6b2c
.dword 0x0
.dword 0x7fe2599faeea6b2c
.dword 0x0
.dword 0x7fe2599faeea6b2c
.dword 0x0
.dword 0x7fe2599faeea6b2c
.dword 0x0
.dword 0x7fe2599faeea6b2c
.dword 0x0
.dword 0x7fefd8213d6f2891
.dword 0x0
.dword 0x7fefd8213d6f2891
.dword 0x0
.dword 0x7fefd8213d6f2891
.dword 0x0
.dword 0x7fefd8213d6f2891
.dword 0x0
.dword 0x7fefd8213d6f2891
.dword 0x0
.dword 0x7fe680debcf012e2
.dword 0x0
.dword 0x7fe680debcf012e2
.dword 0x0
.dword 0x7fe680debcf012e2
.dword 0x0
.dword 0x7fe680debcf012e2
.dword 0x0
.dword 0x7fe680debcf012e2
.dword 0x0
.dword 0x7feca2fe4ca14a9a
.dword 0x0
.dword 0x7feca2fe4ca14a9a
.dword 0x0
.dword 0x7feca2fe4ca14a9a
.dword 0x0
.dword 0x7feca2fe4ca14a9a
.dword 0x0
.dword 0x7feca2fe4ca14a9a
.dword 0x0
.dword 0x7fe6e444c20e8184
.dword 0x0
.dword 0x7fe6e444c20e8184
.dword 0x0
.dword 0x7fe6e444c20e8184
.dword 0x0
.dword 0x7fe6e444c20e8184
.dword 0x0
.dword 0x7fe6e444c20e8184
.dword 0x0
.dword 0x7fb89d942a85e30f
.dword 0x0
.dword 0x7fb89d942a85e30f
.dword 0x0
.dword 0x7fb89d942a85e30f
.dword 0x0
.dword 0x7fb89d942a85e30f
.dword 0x0
.dword 0x7fb89d942a85e30f
.dword 0x0
.dword 0x7fee65e5e3e01c84
.dword 0x0
.dword 0x7fee65e5e3e01c84
.dword 0x0
.dword 0x7fee65e5e3e01c84
.dword 0x0
.dword 0x7fee65e5e3e01c84
.dword 0x0
.dword 0x7fee65e5e3e01c84
.dword 0x0
.dword 0x7fbcb0a304fe19bf
.dword 0x0
.dword 0x7fbcb0a304fe19bf
.dword 0x0
.dword 0x7fbcb0a304fe19bf
.dword 0x0
.dword 0x7fbcb0a304fe19bf
.dword 0x0
.dword 0x7fbcb0a304fe19bf
.dword 0x0
.dword 0x7fdc160cd96157af
.dword 0x0
.dword 0x7fdc160cd96157af
.dword 0x0
.dword 0x7fdc160cd96157af
.dword 0x0
.dword 0x7fdc160cd96157af
.dword 0x0
.dword 0x7fdc160cd96157af
.dword 0x0
.dword 0x7fe576a3a38a667e
.dword 0x0
.dword 0x7fe576a3a38a667e
.dword 0x0
.dword 0x7fe576a3a38a667e
.dword 0x0
.dword 0x7fe576a3a38a667e
.dword 0x0
.dword 0x7fe576a3a38a667e
.dword 0x0
.dword 0x7fd2f7ee631fefc5
.dword 0x0
.dword 0x7fd2f7ee631fefc5
.dword 0x0
.dword 0x7fd2f7ee631fefc5
.dword 0x0
.dword 0x7fd2f7ee631fefc5
.dword 0x0
.dword 0x7fd2f7ee631fefc5
.dword 0x0
.dword 0x7fe4bd16a0267938
.dword 0x0
.dword 0x7fe4bd16a0267938
.dword 0x0
.dword 0x7fe4bd16a0267938
.dword 0x0
.dword 0x7fe4bd16a0267938
.dword 0x0
.dword 0x7fe4bd16a0267938
.dword 0x0
.dword 0x7feca7f05ab9b50e
.dword 0x0
.dword 0x7feca7f05ab9b50e
.dword 0x0
.dword 0x7feca7f05ab9b50e
.dword 0x0
.dword 0x7feca7f05ab9b50e
.dword 0x0
.dword 0x7feca7f05ab9b50e
.dword 0x0
.dword 0x7fb11c62f98de3bf
.dword 0x8000
.dword 0x7fb11c62f98de3bf
.dword 0x8000
.dword 0x7fb11c62f98de3bf
.dword 0x8000
.dword 0x7fb11c62f98de3bf
.dword 0x8000
.dword 0x7fb11c62f98de3bf
.dword 0x8000
.dword 0x7fc2c08bdce69f77
.dword 0x8000
.dword 0x7fc2c08bdce69f77
.dword 0x8000
.dword 0x7fc2c08bdce69f77
.dword 0x8000
.dword 0x7fc2c08bdce69f77
.dword 0x8000
.dword 0x7fc2c08bdce69f77
.dword 0x8000
.dword 0x7fd6c9a44168b923
.dword 0x8000
.dword 0x7fd6c9a44168b923
.dword 0x8000
.dword 0x7fd6c9a44168b923
.dword 0x8000
.dword 0x7fd6c9a44168b923
.dword 0x8000
.dword 0x7fd6c9a44168b923
.dword 0x8000
.dword 0x7fea2bda964d91ae
.dword 0x8000
.dword 0x7fea2bda964d91ae
.dword 0x8000
.dword 0x7fea2bda964d91ae
.dword 0x8000
.dword 0x7fea2bda964d91ae
.dword 0x8000
.dword 0x7fea2bda964d91ae
.dword 0x8000
.dword 0x7fed65025c565597
.dword 0x8000
.dword 0x7fed65025c565597
.dword 0x8000
.dword 0x7fed65025c565597
.dword 0x8000
.dword 0x7fed65025c565597
.dword 0x8000
.dword 0x7fed65025c565597
.dword 0x8000
.dword 0x7fdb5eae2d90a071
.dword 0x8000
.dword 0x7fdb5eae2d90a071
.dword 0x8000
.dword 0x7fdb5eae2d90a071
.dword 0x8000
.dword 0x7fdb5eae2d90a071
.dword 0x8000
.dword 0x7fdb5eae2d90a071
.dword 0x8000
.dword 0x7fdf4853a4c5bef9
.dword 0x8000
.dword 0x7fdf4853a4c5bef9
.dword 0x8000
.dword 0x7fdf4853a4c5bef9
.dword 0x8000
.dword 0x7fdf4853a4c5bef9
.dword 0x8000
.dword 0x7fdf4853a4c5bef9
.dword 0x8000
.dword 0x7fd2fe2d0b2849b1
.dword 0x8000
.dword 0x7fd2fe2d0b2849b1
.dword 0x8000
.dword 0x7fd2fe2d0b2849b1
.dword 0x8000
.dword 0x7fd2fe2d0b2849b1
.dword 0x8000
.dword 0x7fd2fe2d0b2849b1
.dword 0x8000
.dword 0x7fedd3629df7eeb5
.dword 0x8000
.dword 0x7fedd3629df7eeb5
.dword 0x8000
.dword 0x7fedd3629df7eeb5
.dword 0x8000
.dword 0x7fedd3629df7eeb5
.dword 0x8000
.dword 0x7fedd3629df7eeb5
.dword 0x8000
.dword 0x7fee8ce066e96229
.dword 0x8000
.dword 0x7fee8ce066e96229
.dword 0x8000
.dword 0x7fee8ce066e96229
.dword 0x8000
.dword 0x7fee8ce066e96229
.dword 0x8000
.dword 0x7fee8ce066e96229
.dword 0x8000
.dword 0x7fe0d77af376928b
.dword 0x8000
.dword 0x7fe0d77af376928b
.dword 0x8000
.dword 0x7fe0d77af376928b
.dword 0x8000
.dword 0x7fe0d77af376928b
.dword 0x8000
.dword 0x7fe0d77af376928b
.dword 0x8000
.dword 0x7fe98f219d7fe90f
.dword 0x8000
.dword 0x7fe98f219d7fe90f
.dword 0x8000
.dword 0x7fe98f219d7fe90f
.dword 0x8000
.dword 0x7fe98f219d7fe90f
.dword 0x8000
.dword 0x7fe98f219d7fe90f
.dword 0x8000
.dword 0x7fd6e2aa97ad4287
.dword 0x8000
.dword 0x7fd6e2aa97ad4287
.dword 0x8000
.dword 0x7fd6e2aa97ad4287
.dword 0x8000
.dword 0x7fd6e2aa97ad4287
.dword 0x8000
.dword 0x7fd6e2aa97ad4287
.dword 0x8000
.dword 0x7fe7270fced2be29
.dword 0x8000
.dword 0x7fe7270fced2be29
.dword 0x8000
.dword 0x7fe7270fced2be29
.dword 0x8000
.dword 0x7fe7270fced2be29
.dword 0x8000
.dword 0x7fe7270fced2be29
.dword 0x8000
.dword 0x7fe517d601e1a9d8
.dword 0x0
.dword 0x7fe517d601e1a9d8
.dword 0x0
.dword 0x7fe517d601e1a9d8
.dword 0x0
.dword 0x7fe517d601e1a9d8
.dword 0x0
.dword 0x7fe517d601e1a9d8
.dword 0x0
.dword 0x7fe62a35ac6bee41
.dword 0x0
.dword 0x7fe62a35ac6bee41
.dword 0x0
.dword 0x7fe62a35ac6bee41
.dword 0x0
.dword 0x7fe62a35ac6bee41
.dword 0x0
.dword 0x7fe62a35ac6bee41
.dword 0x0
.dword 0x7fe48300cd907da9
.dword 0x0
.dword 0x7fe48300cd907da9
.dword 0x0
.dword 0x7fe48300cd907da9
.dword 0x0
.dword 0x7fe48300cd907da9
.dword 0x0
.dword 0x7fe48300cd907da9
.dword 0x0
.dword 0x7fb49c59b3bab527
.dword 0x0
.dword 0x7fb49c59b3bab527
.dword 0x0
.dword 0x7fb49c59b3bab527
.dword 0x0
.dword 0x7fb49c59b3bab527
.dword 0x0
.dword 0x7fb49c59b3bab527
.dword 0x0
.dword 0x7fbf29a9c82218e7
.dword 0x0
.dword 0x7fbf29a9c82218e7
.dword 0x0
.dword 0x7fbf29a9c82218e7
.dword 0x0
.dword 0x7fbf29a9c82218e7
.dword 0x0
.dword 0x7fbf29a9c82218e7
.dword 0x0
.dword 0x7fe81d54dd6137b5
.dword 0x0
.dword 0x7fe81d54dd6137b5
.dword 0x0
.dword 0x7fe81d54dd6137b5
.dword 0x0
.dword 0x7fe81d54dd6137b5
.dword 0x0
.dword 0x7fe81d54dd6137b5
.dword 0x0
.dword 0x7fd912f07dba36b5
.dword 0x0
.dword 0x7fd912f07dba36b5
.dword 0x0
.dword 0x7fd912f07dba36b5
.dword 0x0
.dword 0x7fd912f07dba36b5
.dword 0x0
.dword 0x7fd912f07dba36b5
.dword 0x0
.dword 0x7fc89f3951da2feb
.dword 0x0
.dword 0x7fc89f3951da2feb
.dword 0x0
.dword 0x7fc89f3951da2feb
.dword 0x0
.dword 0x7fc89f3951da2feb
.dword 0x0
.dword 0x7fc89f3951da2feb
.dword 0x0
.dword 0x7fb398aa070366df
.dword 0x0
.dword 0x7fb398aa070366df
.dword 0x0
.dword 0x7fb398aa070366df
.dword 0x0
.dword 0x7fb398aa070366df
.dword 0x0
.dword 0x7fb398aa070366df
.dword 0x0
.dword 0x7fd7dda0ca725279
.dword 0x0
.dword 0x7fd7dda0ca725279
.dword 0x0
.dword 0x7fd7dda0ca725279
.dword 0x0
.dword 0x7fd7dda0ca725279
.dword 0x0
.dword 0x7fd7dda0ca725279
.dword 0x0
.dword 0x7fb2e3db402ba61f
.dword 0x0
.dword 0x7fb2e3db402ba61f
.dword 0x0
.dword 0x7fb2e3db402ba61f
.dword 0x0
.dword 0x7fb2e3db402ba61f
.dword 0x0
.dword 0x7fb2e3db402ba61f
.dword 0x0
.dword 0x7fcaa7d58e3b9047
.dword 0x0
.dword 0x7fcaa7d58e3b9047
.dword 0x0
.dword 0x7fcaa7d58e3b9047
.dword 0x0
.dword 0x7fcaa7d58e3b9047
.dword 0x0
.dword 0x7fcaa7d58e3b9047
.dword 0x0
.dword 0x7fda487d2d192e03
.dword 0x0
.dword 0x7fda487d2d192e03
.dword 0x0
.dword 0x7fda487d2d192e03
.dword 0x0
.dword 0x7fda487d2d192e03
.dword 0x0
.dword 0x7fda487d2d192e03
.dword 0x0
.dword 0x7f90197267f1985f
.dword 0x0
.dword 0x7f90197267f1985f
.dword 0x0
.dword 0x7f90197267f1985f
.dword 0x0
.dword 0x7f90197267f1985f
.dword 0x0
.dword 0x7f90197267f1985f
.dword 0x0
.dword 0x7feae64a7b19f21e
.dword 0x8000
.dword 0x7feae64a7b19f21e
.dword 0x8000
.dword 0x7feae64a7b19f21e
.dword 0x8000
.dword 0x7feae64a7b19f21e
.dword 0x8000
.dword 0x7feae64a7b19f21e
.dword 0x8000
.dword 0x7fb9e5bea35c4b97
.dword 0x8000
.dword 0x7fb9e5bea35c4b97
.dword 0x8000
.dword 0x7fb9e5bea35c4b97
.dword 0x8000
.dword 0x7fb9e5bea35c4b97
.dword 0x8000
.dword 0x7fb9e5bea35c4b97
.dword 0x8000
.dword 0x7f93832e6fea9a3f
.dword 0x8000
.dword 0x7f93832e6fea9a3f
.dword 0x8000
.dword 0x7f93832e6fea9a3f
.dword 0x8000
.dword 0x7f93832e6fea9a3f
.dword 0x8000
.dword 0x7f93832e6fea9a3f
.dword 0x8000
.dword 0x7fef79012fbad378
.dword 0x8000
.dword 0x7fef79012fbad378
.dword 0x8000
.dword 0x7fef79012fbad378
.dword 0x8000
.dword 0x7fef79012fbad378
.dword 0x8000
.dword 0x7fef79012fbad378
.dword 0x8000
.dword 0x7fe3894cf9774745
.dword 0x8000
.dword 0x7fe3894cf9774745
.dword 0x8000
.dword 0x7fe3894cf9774745
.dword 0x8000
.dword 0x7fe3894cf9774745
.dword 0x8000
.dword 0x7fe3894cf9774745
.dword 0x8000
.dword 0x7fe09d5da3d7b9db
.dword 0x8000
.dword 0x7fe09d5da3d7b9db
.dword 0x8000
.dword 0x7fe09d5da3d7b9db
.dword 0x8000
.dword 0x7fe09d5da3d7b9db
.dword 0x8000
.dword 0x7fe09d5da3d7b9db
.dword 0x8000
.dword 0x7fe9af59f9eb5168
.dword 0x8000
.dword 0x7fe9af59f9eb5168
.dword 0x8000
.dword 0x7fe9af59f9eb5168
.dword 0x8000
.dword 0x7fe9af59f9eb5168
.dword 0x8000
.dword 0x7fe9af59f9eb5168
.dword 0x8000
.dword 0x7fc73261febad82f
.dword 0x0
.dword 0x7fc73261febad82f
.dword 0x0
.dword 0x7fc73261febad82f
.dword 0x0
.dword 0x7fc73261febad82f
.dword 0x0
.dword 0x7fc73261febad82f
.dword 0x0
.dword 0x7fdac0c7cf6e58fb
.dword 0x0
.dword 0x7fdac0c7cf6e58fb
.dword 0x0
.dword 0x7fdac0c7cf6e58fb
.dword 0x0
.dword 0x7fdac0c7cf6e58fb
.dword 0x0
.dword 0x7fdac0c7cf6e58fb
.dword 0x0
.dword 0x7fe2982d565d88fc
.dword 0x0
.dword 0x7fe2982d565d88fc
.dword 0x0
.dword 0x7fe2982d565d88fc
.dword 0x0
.dword 0x7fe2982d565d88fc
.dword 0x0
.dword 0x7fe2982d565d88fc
.dword 0x0
.dword 0x7fdbc24bb367a06b
.dword 0x0
.dword 0x7fdbc24bb367a06b
.dword 0x0
.dword 0x7fdbc24bb367a06b
.dword 0x0
.dword 0x7fdbc24bb367a06b
.dword 0x0
.dword 0x7fdbc24bb367a06b
.dword 0x0
.dword 0x7feed1da04d72f12
.dword 0x0
.dword 0x7feed1da04d72f12
.dword 0x0
.dword 0x7feed1da04d72f12
.dword 0x0
.dword 0x7feed1da04d72f12
.dword 0x0
.dword 0x7feed1da04d72f12
.dword 0x0
.dword 0x7fcb318d9af479ef
.dword 0x0
.dword 0x7fcb318d9af479ef
.dword 0x0
.dword 0x7fcb318d9af479ef
.dword 0x0
.dword 0x7fcb318d9af479ef
.dword 0x0
.dword 0x7fcb318d9af479ef
.dword 0x0
.dword 0x7fd3d28d4c48c5b3
.dword 0x0
.dword 0x7fd3d28d4c48c5b3
.dword 0x0
.dword 0x7fd3d28d4c48c5b3
.dword 0x0
.dword 0x7fd3d28d4c48c5b3
.dword 0x0
.dword 0x7fd3d28d4c48c5b3
.dword 0x0
.dword 0x7fe0a9df4ead8eb3
.dword 0x8000
.dword 0x7fe0a9df4ead8eb3
.dword 0x8000
.dword 0x7fe0a9df4ead8eb3
.dword 0x8000
.dword 0x7fe0a9df4ead8eb3
.dword 0x8000
.dword 0x7fe0a9df4ead8eb3
.dword 0x8000
.dword 0x7fcda2a011aeffab
.dword 0x8000
.dword 0x7fcda2a011aeffab
.dword 0x8000
.dword 0x7fcda2a011aeffab
.dword 0x8000
.dword 0x7fcda2a011aeffab
.dword 0x8000
.dword 0x7fcda2a011aeffab
.dword 0x8000
.dword 0x7fb98abaa0a23757
.dword 0x8000
.dword 0x7fb98abaa0a23757
.dword 0x8000
.dword 0x7fb98abaa0a23757
.dword 0x8000
.dword 0x7fb98abaa0a23757
.dword 0x8000
.dword 0x7fb98abaa0a23757
.dword 0x8000
.dword 0x7fe7291f0459edd6
.dword 0x8000
.dword 0x7fe7291f0459edd6
.dword 0x8000
.dword 0x7fe7291f0459edd6
.dword 0x8000
.dword 0x7fe7291f0459edd6
.dword 0x8000
.dword 0x7fe7291f0459edd6
.dword 0x8000
.dword 0x7fda2892d94829ad
.dword 0x8000
.dword 0x7fda2892d94829ad
.dword 0x8000
.dword 0x7fda2892d94829ad
.dword 0x8000
.dword 0x7fda2892d94829ad
.dword 0x8000
.dword 0x7fda2892d94829ad
.dword 0x8000
.dword 0x7f73c3264d5f00ff
.dword 0x8000
.dword 0x7f73c3264d5f00ff
.dword 0x8000
.dword 0x7f73c3264d5f00ff
.dword 0x8000
.dword 0x7f73c3264d5f00ff
.dword 0x8000
.dword 0x7f73c3264d5f00ff
.dword 0x8000
.dword 0x7fdb12b5923ada87
.dword 0x8000
.dword 0x7fdb12b5923ada87
.dword 0x8000
.dword 0x7fdb12b5923ada87
.dword 0x8000
.dword 0x7fdb12b5923ada87
.dword 0x8000
.dword 0x7fdb12b5923ada87
.dword 0x8000
.dword 0x7fe6b435c9707703
.dword 0x0
.dword 0x7fe6b435c9707703
.dword 0x0
.dword 0x7fe6b435c9707703
.dword 0x0
.dword 0x7fe6b435c9707703
.dword 0x0
.dword 0x7fe6b435c9707703
.dword 0x0
.dword 0x7fe3f926e32a94e1
.dword 0x0
.dword 0x7fe3f926e32a94e1
.dword 0x0
.dword 0x7fe3f926e32a94e1
.dword 0x0
.dword 0x7fe3f926e32a94e1
.dword 0x0
.dword 0x7fe3f926e32a94e1
.dword 0x0
.dword 0x7fd00ccac0a4b811
.dword 0x0
.dword 0x7fd00ccac0a4b811
.dword 0x0
.dword 0x7fd00ccac0a4b811
.dword 0x0
.dword 0x7fd00ccac0a4b811
.dword 0x0
.dword 0x7fd00ccac0a4b811
.dword 0x0
.dword 0x7fcdc1b3eb6c004b
.dword 0x0
.dword 0x7fcdc1b3eb6c004b
.dword 0x0
.dword 0x7fcdc1b3eb6c004b
.dword 0x0
.dword 0x7fcdc1b3eb6c004b
.dword 0x0
.dword 0x7fcdc1b3eb6c004b
.dword 0x0
.dword 0x7fede465442027aa
.dword 0x0
.dword 0x7fede465442027aa
.dword 0x0
.dword 0x7fede465442027aa
.dword 0x0
.dword 0x7fede465442027aa
.dword 0x0
.dword 0x7fede465442027aa
.dword 0x0
.dword 0x7fe043a8c3aa6439
.dword 0x0
.dword 0x7fe043a8c3aa6439
.dword 0x0
.dword 0x7fe043a8c3aa6439
.dword 0x0
.dword 0x7fe043a8c3aa6439
.dword 0x0
.dword 0x7fe043a8c3aa6439
.dword 0x0
.dword 0x7fb88b104e822b8f
.dword 0x0
.dword 0x7fb88b104e822b8f
.dword 0x0
.dword 0x7fb88b104e822b8f
.dword 0x0
.dword 0x7fb88b104e822b8f
.dword 0x0
.dword 0x7fb88b104e822b8f
.dword 0x0
.dword 0x7fa12e48c86dcddf
.dword 0x8000
.dword 0x7fa12e48c86dcddf
.dword 0x8000
.dword 0x7fa12e48c86dcddf
.dword 0x8000
.dword 0x7fa12e48c86dcddf
.dword 0x8000
.dword 0x7fa12e48c86dcddf
.dword 0x8000
.dword 0x7fc1fe2d6aba9e77
.dword 0x8000
.dword 0x7fc1fe2d6aba9e77
.dword 0x8000
.dword 0x7fc1fe2d6aba9e77
.dword 0x8000
.dword 0x7fc1fe2d6aba9e77
.dword 0x8000
.dword 0x7fc1fe2d6aba9e77
.dword 0x8000
.dword 0x7f92774cd9885b7f
.dword 0x8000
.dword 0x7f92774cd9885b7f
.dword 0x8000
.dword 0x7f92774cd9885b7f
.dword 0x8000
.dword 0x7f92774cd9885b7f
.dword 0x8000
.dword 0x7f92774cd9885b7f
.dword 0x8000
.dword 0x7fe364fd8fe1fae1
.dword 0x8000
.dword 0x7fe364fd8fe1fae1
.dword 0x8000
.dword 0x7fe364fd8fe1fae1
.dword 0x8000
.dword 0x7fe364fd8fe1fae1
.dword 0x8000
.dword 0x7fe364fd8fe1fae1
.dword 0x8000
.dword 0x7feeb61e2d5d3c7a
.dword 0x8000
.dword 0x7feeb61e2d5d3c7a
.dword 0x8000
.dword 0x7feeb61e2d5d3c7a
.dword 0x8000
.dword 0x7feeb61e2d5d3c7a
.dword 0x8000
.dword 0x7feeb61e2d5d3c7a
.dword 0x8000
.dword 0x7fe07943814fd4f4
.dword 0x8000
.dword 0x7fe07943814fd4f4
.dword 0x8000
.dword 0x7fe07943814fd4f4
.dword 0x8000
.dword 0x7fe07943814fd4f4
.dword 0x8000
.dword 0x7fe07943814fd4f4
.dword 0x8000
.dword 0x7fe2b7f5031fce17
.dword 0x8000
.dword 0x7fe2b7f5031fce17
.dword 0x8000
.dword 0x7fe2b7f5031fce17
.dword 0x8000
.dword 0x7fe2b7f5031fce17
.dword 0x8000
.dword 0x7fe2b7f5031fce17
.dword 0x8000
.dword 0x7febfe0f0fcad936
.dword 0x8000
.dword 0x7febfe0f0fcad936
.dword 0x8000
.dword 0x7febfe0f0fcad936
.dword 0x8000
.dword 0x7febfe0f0fcad936
.dword 0x8000
.dword 0x7febfe0f0fcad936
.dword 0x8000
.dword 0x7fba1fe3e0c64717
.dword 0x8000
.dword 0x7fba1fe3e0c64717
.dword 0x8000
.dword 0x7fba1fe3e0c64717
.dword 0x8000
.dword 0x7fba1fe3e0c64717
.dword 0x8000
.dword 0x7fba1fe3e0c64717
.dword 0x8000
.dword 0x7fe52581cebfe497
.dword 0x8000
.dword 0x7fe52581cebfe497
.dword 0x8000
.dword 0x7fe52581cebfe497
.dword 0x8000
.dword 0x7fe52581cebfe497
.dword 0x8000
.dword 0x7fe52581cebfe497
.dword 0x8000
.dword 0x7fde4204ffab96f7
.dword 0x8000
.dword 0x7fde4204ffab96f7
.dword 0x8000
.dword 0x7fde4204ffab96f7
.dword 0x8000
.dword 0x7fde4204ffab96f7
.dword 0x8000
.dword 0x7fde4204ffab96f7
.dword 0x8000
.dword 0x7feb9927e27c836d
.dword 0x8000
.dword 0x7feb9927e27c836d
.dword 0x8000
.dword 0x7feb9927e27c836d
.dword 0x8000
.dword 0x7feb9927e27c836d
.dword 0x8000
.dword 0x7feb9927e27c836d
.dword 0x8000
.dword 0x7fecdd59610e46da
.dword 0x8000
.dword 0x7fecdd59610e46da
.dword 0x8000
.dword 0x7fecdd59610e46da
.dword 0x8000
.dword 0x7fecdd59610e46da
.dword 0x8000
.dword 0x7fecdd59610e46da
.dword 0x8000
.dword 0x7fe882d3626badfd
.dword 0x8000
.dword 0x7fe882d3626badfd
.dword 0x8000
.dword 0x7fe882d3626badfd
.dword 0x8000
.dword 0x7fe882d3626badfd
.dword 0x8000
.dword 0x7fe882d3626badfd
.dword 0x8000
.dword 0x7f9f8ce1a7792dff
.dword 0x0
.dword 0x7f9f8ce1a7792dff
.dword 0x0
.dword 0x7f9f8ce1a7792dff
.dword 0x0
.dword 0x7f9f8ce1a7792dff
.dword 0x0
.dword 0x7f9f8ce1a7792dff
.dword 0x0
.dword 0x7fbcf5192927214f
.dword 0x0
.dword 0x7fbcf5192927214f
.dword 0x0
.dword 0x7fbcf5192927214f
.dword 0x0
.dword 0x7fbcf5192927214f
.dword 0x0
.dword 0x7fbcf5192927214f
.dword 0x0
.dword 0x7fe3b00ab682d289
.dword 0x0
.dword 0x7fe3b00ab682d289
.dword 0x0
.dword 0x7fe3b00ab682d289
.dword 0x0
.dword 0x7fe3b00ab682d289
.dword 0x0
.dword 0x7fe3b00ab682d289
.dword 0x0
.dword 0x7fa291d98044bfbf
.dword 0x0
.dword 0x7fa291d98044bfbf
.dword 0x0
.dword 0x7fa291d98044bfbf
.dword 0x0
.dword 0x7fa291d98044bfbf
.dword 0x0
.dword 0x7fa291d98044bfbf
.dword 0x0
.dword 0x7fefae17b8fdc65b
.dword 0x0
.dword 0x7fefae17b8fdc65b
.dword 0x0
.dword 0x7fefae17b8fdc65b
.dword 0x0
.dword 0x7fefae17b8fdc65b
.dword 0x0
.dword 0x7fefae17b8fdc65b
.dword 0x0
.dword 0x7fd8ad1c84b735e1
.dword 0x0
.dword 0x7fd8ad1c84b735e1
.dword 0x0
.dword 0x7fd8ad1c84b735e1
.dword 0x0
.dword 0x7fd8ad1c84b735e1
.dword 0x0
.dword 0x7fd8ad1c84b735e1
.dword 0x0
.dword 0x7fc784c0d85e9517
.dword 0x0
.dword 0x7fc784c0d85e9517
.dword 0x0
.dword 0x7fc784c0d85e9517
.dword 0x0
.dword 0x7fc784c0d85e9517
.dword 0x0
.dword 0x7fc784c0d85e9517
.dword 0x0
.dword 0x7fea06ffc7be6dae
.dword 0x8000
.dword 0x7fea06ffc7be6dae
.dword 0x8000
.dword 0x7fea06ffc7be6dae
.dword 0x8000
.dword 0x7fea06ffc7be6dae
.dword 0x8000
.dword 0x7fea06ffc7be6dae
.dword 0x8000
.dword 0x7f95a7002fc1a6bf
.dword 0x8000
.dword 0x7f95a7002fc1a6bf
.dword 0x8000
.dword 0x7f95a7002fc1a6bf
.dword 0x8000
.dword 0x7f95a7002fc1a6bf
.dword 0x8000
.dword 0x7f95a7002fc1a6bf
.dword 0x8000
.dword 0x7f99f3f7053b60bf
.dword 0x8000
.dword 0x7f99f3f7053b60bf
.dword 0x8000
.dword 0x7f99f3f7053b60bf
.dword 0x8000
.dword 0x7f99f3f7053b60bf
.dword 0x8000
.dword 0x7f99f3f7053b60bf
.dword 0x8000
.dword 0x7fb5392483afe847
.dword 0x8000
.dword 0x7fb5392483afe847
.dword 0x8000
.dword 0x7fb5392483afe847
.dword 0x8000
.dword 0x7fb5392483afe847
.dword 0x8000
.dword 0x7fb5392483afe847
.dword 0x8000
.dword 0x7fc6003243fdf57b
.dword 0x8000
.dword 0x7fc6003243fdf57b
.dword 0x8000
.dword 0x7fc6003243fdf57b
.dword 0x8000
.dword 0x7fc6003243fdf57b
.dword 0x8000
.dword 0x7fc6003243fdf57b
.dword 0x8000
.dword 0x7fa051aac3a28d5f
.dword 0x8000
.dword 0x7fa051aac3a28d5f
.dword 0x8000
.dword 0x7fa051aac3a28d5f
.dword 0x8000
.dword 0x7fa051aac3a28d5f
.dword 0x8000
.dword 0x7fa051aac3a28d5f
.dword 0x8000
.dword 0x7fdb11152f2f09c5
.dword 0x8000
.dword 0x7fdb11152f2f09c5
.dword 0x8000
.dword 0x7fdb11152f2f09c5
.dword 0x8000
.dword 0x7fdb11152f2f09c5
.dword 0x8000
.dword 0x7fdb11152f2f09c5
.dword 0x8000
.dword 0x7fcaf0f94f18e857
.dword 0x0
.dword 0x7fcaf0f94f18e857
.dword 0x0
.dword 0x7fcaf0f94f18e857
.dword 0x0
.dword 0x7fcaf0f94f18e857
.dword 0x0
.dword 0x7fcaf0f94f18e857
.dword 0x0
.dword 0x7feb5380491038ac
.dword 0x0
.dword 0x7feb5380491038ac
.dword 0x0
.dword 0x7feb5380491038ac
.dword 0x0
.dword 0x7feb5380491038ac
.dword 0x0
.dword 0x7feb5380491038ac
.dword 0x0
.dword 0x7fbb343f5823cc17
.dword 0x0
.dword 0x7fbb343f5823cc17
.dword 0x0
.dword 0x7fbb343f5823cc17
.dword 0x0
.dword 0x7fbb343f5823cc17
.dword 0x0
.dword 0x7fbb343f5823cc17
.dword 0x0
.dword 0x7fcd01c53aeb6daf
.dword 0x0
.dword 0x7fcd01c53aeb6daf
.dword 0x0
.dword 0x7fcd01c53aeb6daf
.dword 0x0
.dword 0x7fcd01c53aeb6daf
.dword 0x0
.dword 0x7fcd01c53aeb6daf
.dword 0x0
.dword 0x7fe4e4a35c32157e
.dword 0x0
.dword 0x7fe4e4a35c32157e
.dword 0x0
.dword 0x7fe4e4a35c32157e
.dword 0x0
.dword 0x7fe4e4a35c32157e
.dword 0x0
.dword 0x7fe4e4a35c32157e
.dword 0x0
.dword 0x7fe7d542946cb465
.dword 0x0
.dword 0x7fe7d542946cb465
.dword 0x0
.dword 0x7fe7d542946cb465
.dword 0x0
.dword 0x7fe7d542946cb465
.dword 0x0
.dword 0x7fe7d542946cb465
.dword 0x0
.dword 0x7fed0b7f9b429ef3
.dword 0x0
.dword 0x7fed0b7f9b429ef3
.dword 0x0
.dword 0x7fed0b7f9b429ef3
.dword 0x0
.dword 0x7fed0b7f9b429ef3
.dword 0x0
.dword 0x7fed0b7f9b429ef3
.dword 0x0
.dword 0x7fea40b77d5da767
.dword 0x8000
.dword 0x7fea40b77d5da767
.dword 0x8000
.dword 0x7fea40b77d5da767
.dword 0x8000
.dword 0x7fea40b77d5da767
.dword 0x8000
.dword 0x7fea40b77d5da767
.dword 0x8000
.dword 0x7fe3f1c99f873d3c
.dword 0x8000
.dword 0x7fe3f1c99f873d3c
.dword 0x8000
.dword 0x7fe3f1c99f873d3c
.dword 0x8000
.dword 0x7fe3f1c99f873d3c
.dword 0x8000
.dword 0x7fe3f1c99f873d3c
.dword 0x8000
.dword 0x7fe0616a9d776586
.dword 0x8000
.dword 0x7fe0616a9d776586
.dword 0x8000
.dword 0x7fe0616a9d776586
.dword 0x8000
.dword 0x7fe0616a9d776586
.dword 0x8000
.dword 0x7fe0616a9d776586
.dword 0x8000
.dword 0x7fd3f541e5d8f1c1
.dword 0x8000
.dword 0x7fd3f541e5d8f1c1
.dword 0x8000
.dword 0x7fd3f541e5d8f1c1
.dword 0x8000
.dword 0x7fd3f541e5d8f1c1
.dword 0x8000
.dword 0x7fd3f541e5d8f1c1
.dword 0x8000
.dword 0x7fe4d8630276966c
.dword 0x8000
.dword 0x7fe4d8630276966c
.dword 0x8000
.dword 0x7fe4d8630276966c
.dword 0x8000
.dword 0x7fe4d8630276966c
.dword 0x8000
.dword 0x7fe4d8630276966c
.dword 0x8000
.dword 0x7fe022ce6a3fae64
.dword 0x8000
.dword 0x7fe022ce6a3fae64
.dword 0x8000
.dword 0x7fe022ce6a3fae64
.dword 0x8000
.dword 0x7fe022ce6a3fae64
.dword 0x8000
.dword 0x7fe022ce6a3fae64
.dword 0x8000
.dword 0x7feea2b5073270ea
.dword 0x8000
.dword 0x7feea2b5073270ea
.dword 0x8000
.dword 0x7feea2b5073270ea
.dword 0x8000
.dword 0x7feea2b5073270ea
.dword 0x8000
.dword 0x7feea2b5073270ea
.dword 0x8000
.dword 0x7fed2a01d9eb47d0
.dword 0x0
.dword 0x7fed2a01d9eb47d0
.dword 0x0
.dword 0x7fed2a01d9eb47d0
.dword 0x0
.dword 0x7fed2a01d9eb47d0
.dword 0x0
.dword 0x7fed2a01d9eb47d0
.dword 0x0
.dword 0x7fed0dd93a77236c
.dword 0x0
.dword 0x7fed0dd93a77236c
.dword 0x0
.dword 0x7fed0dd93a77236c
.dword 0x0
.dword 0x7fed0dd93a77236c
.dword 0x0
.dword 0x7fed0dd93a77236c
.dword 0x0
.dword 0x7fe662e40f571128
.dword 0x0
.dword 0x7fe662e40f571128
.dword 0x0
.dword 0x7fe662e40f571128
.dword 0x0
.dword 0x7fe662e40f571128
.dword 0x0
.dword 0x7fe662e40f571128
.dword 0x0
.dword 0x7fcc644d9f0caeeb
.dword 0x0
.dword 0x7fcc644d9f0caeeb
.dword 0x0
.dword 0x7fcc644d9f0caeeb
.dword 0x0
.dword 0x7fcc644d9f0caeeb
.dword 0x0
.dword 0x7fcc644d9f0caeeb
.dword 0x0
.dword 0x7fe72925e5d38221
.dword 0x0
.dword 0x7fe72925e5d38221
.dword 0x0
.dword 0x7fe72925e5d38221
.dword 0x0
.dword 0x7fe72925e5d38221
.dword 0x0
.dword 0x7fe72925e5d38221
.dword 0x0
.dword 0x7fe22aa3d2e74e72
.dword 0x0
.dword 0x7fe22aa3d2e74e72
.dword 0x0
.dword 0x7fe22aa3d2e74e72
.dword 0x0
.dword 0x7fe22aa3d2e74e72
.dword 0x0
.dword 0x7fe22aa3d2e74e72
.dword 0x0
.dword 0x7fecca58e39cda56
.dword 0x0
.dword 0x7fecca58e39cda56
.dword 0x0
.dword 0x7fecca58e39cda56
.dword 0x0
.dword 0x7fecca58e39cda56
.dword 0x0
.dword 0x7fecca58e39cda56
.dword 0x0
.dword 0x7fd6a6b1b54b21cf
.dword 0x0
.dword 0x7fd6a6b1b54b21cf
.dword 0x0
.dword 0x7fd6a6b1b54b21cf
.dword 0x0
.dword 0x7fd6a6b1b54b21cf
.dword 0x0
.dword 0x7fd6a6b1b54b21cf
.dword 0x0
.dword 0x7fe006e3d60fc2f8
.dword 0x0
.dword 0x7fe006e3d60fc2f8
.dword 0x0
.dword 0x7fe006e3d60fc2f8
.dword 0x0
.dword 0x7fe006e3d60fc2f8
.dword 0x0
.dword 0x7fe006e3d60fc2f8
.dword 0x0
.dword 0x7fdf5c635a3b99f3
.dword 0x0
.dword 0x7fdf5c635a3b99f3
.dword 0x0
.dword 0x7fdf5c635a3b99f3
.dword 0x0
.dword 0x7fdf5c635a3b99f3
.dword 0x0
.dword 0x7fdf5c635a3b99f3
.dword 0x0
.dword 0x7fdd87aff53d41f5
.dword 0x0
.dword 0x7fdd87aff53d41f5
.dword 0x0
.dword 0x7fdd87aff53d41f5
.dword 0x0
.dword 0x7fdd87aff53d41f5
.dword 0x0
.dword 0x7fdd87aff53d41f5
.dword 0x0
.dword 0x7fe820cd259975cf
.dword 0x0
.dword 0x7fe820cd259975cf
.dword 0x0
.dword 0x7fe820cd259975cf
.dword 0x0
.dword 0x7fe820cd259975cf
.dword 0x0
.dword 0x7fe820cd259975cf
.dword 0x0
.dword 0x7feec7e479c877a7
.dword 0x0
.dword 0x7feec7e479c877a7
.dword 0x0
.dword 0x7feec7e479c877a7
.dword 0x0
.dword 0x7feec7e479c877a7
.dword 0x0
.dword 0x7feec7e479c877a7
.dword 0x0
.dword 0x7fd6a47222e524ad
.dword 0x0
.dword 0x7fd6a47222e524ad
.dword 0x0
.dword 0x7fd6a47222e524ad
.dword 0x0
.dword 0x7fd6a47222e524ad
.dword 0x0
.dword 0x7fd6a47222e524ad
.dword 0x0
.dword 0x7fe8698ed174ff65
.dword 0x8000
.dword 0x7fe8698ed174ff65
.dword 0x8000
.dword 0x7fe8698ed174ff65
.dword 0x8000
.dword 0x7fe8698ed174ff65
.dword 0x8000
.dword 0x7fe8698ed174ff65
.dword 0x8000
.dword 0x7fe78037fa19f977
.dword 0x8000
.dword 0x7fe78037fa19f977
.dword 0x8000
.dword 0x7fe78037fa19f977
.dword 0x8000
.dword 0x7fe78037fa19f977
.dword 0x8000
.dword 0x7fe78037fa19f977
.dword 0x8000
.dword 0x7fec982355c85538
.dword 0x8000
.dword 0x7fec982355c85538
.dword 0x8000
.dword 0x7fec982355c85538
.dword 0x8000
.dword 0x7fec982355c85538
.dword 0x8000
.dword 0x7fec982355c85538
.dword 0x8000
.dword 0x7fe59556723d53e2
.dword 0x8000
.dword 0x7fe59556723d53e2
.dword 0x8000
.dword 0x7fe59556723d53e2
.dword 0x8000
.dword 0x7fe59556723d53e2
.dword 0x8000
.dword 0x7fe59556723d53e2
.dword 0x8000
.dword 0x7fe053c0f57052f0
.dword 0x8000
.dword 0x7fe053c0f57052f0
.dword 0x8000
.dword 0x7fe053c0f57052f0
.dword 0x8000
.dword 0x7fe053c0f57052f0
.dword 0x8000
.dword 0x7fe053c0f57052f0
.dword 0x8000
.dword 0x7fd4cf244963827f
.dword 0x8000
.dword 0x7fd4cf244963827f
.dword 0x8000
.dword 0x7fd4cf244963827f
.dword 0x8000
.dword 0x7fd4cf244963827f
.dword 0x8000
.dword 0x7fd4cf244963827f
.dword 0x8000
.dword 0x7fce394ab3b08c6b
.dword 0x8000
.dword 0x7fce394ab3b08c6b
.dword 0x8000
.dword 0x7fce394ab3b08c6b
.dword 0x8000
.dword 0x7fce394ab3b08c6b
.dword 0x8000
.dword 0x7fce394ab3b08c6b
.dword 0x8000
.dword 0x7fe0d2f778a86fa6
.dword 0x8000
.dword 0x7fe0d2f778a86fa6
.dword 0x8000
.dword 0x7fe0d2f778a86fa6
.dword 0x8000
.dword 0x7fe0d2f778a86fa6
.dword 0x8000
.dword 0x7fe0d2f778a86fa6
.dword 0x8000
.dword 0x7fd8522a1b638e23
.dword 0x8000
.dword 0x7fd8522a1b638e23
.dword 0x8000
.dword 0x7fd8522a1b638e23
.dword 0x8000
.dword 0x7fd8522a1b638e23
.dword 0x8000
.dword 0x7fd8522a1b638e23
.dword 0x8000
.dword 0x7fddc0d22f746bf5
.dword 0x8000
.dword 0x7fddc0d22f746bf5
.dword 0x8000
.dword 0x7fddc0d22f746bf5
.dword 0x8000
.dword 0x7fddc0d22f746bf5
.dword 0x8000
.dword 0x7fddc0d22f746bf5
.dword 0x8000
.dword 0x7fa264ac77bf010f
.dword 0x8000
.dword 0x7fa264ac77bf010f
.dword 0x8000
.dword 0x7fa264ac77bf010f
.dword 0x8000
.dword 0x7fa264ac77bf010f
.dword 0x8000
.dword 0x7fa264ac77bf010f
.dword 0x8000
.dword 0x7fdc787db4043bd9
.dword 0x8000
.dword 0x7fdc787db4043bd9
.dword 0x8000
.dword 0x7fdc787db4043bd9
.dword 0x8000
.dword 0x7fdc787db4043bd9
.dword 0x8000
.dword 0x7fdc787db4043bd9
.dword 0x8000
.dword 0x7fee61729d7cfd5e
.dword 0x8000
.dword 0x7fee61729d7cfd5e
.dword 0x8000
.dword 0x7fee61729d7cfd5e
.dword 0x8000
.dword 0x7fee61729d7cfd5e
.dword 0x8000
.dword 0x7fee61729d7cfd5e
.dword 0x8000
.dword 0x7fe722ea3b70e3d3
.dword 0x8000
.dword 0x7fe722ea3b70e3d3
.dword 0x8000
.dword 0x7fe722ea3b70e3d3
.dword 0x8000
.dword 0x7fe722ea3b70e3d3
.dword 0x8000
.dword 0x7fe722ea3b70e3d3
.dword 0x8000
.dword 0x7fdb9017651b96db
.dword 0x0
.dword 0x7fdb9017651b96db
.dword 0x0
.dword 0x7fdb9017651b96db
.dword 0x0
.dword 0x7fdb9017651b96db
.dword 0x0
.dword 0x7fdb9017651b96db
.dword 0x0
.dword 0x7fe299392ab99898
.dword 0x0
.dword 0x7fe299392ab99898
.dword 0x0
.dword 0x7fe299392ab99898
.dword 0x0
.dword 0x7fe299392ab99898
.dword 0x0
.dword 0x7fe299392ab99898
.dword 0x0
.dword 0x7fe363e504d94fe2
.dword 0x0
.dword 0x7fe363e504d94fe2
.dword 0x0
.dword 0x7fe363e504d94fe2
.dword 0x0
.dword 0x7fe363e504d94fe2
.dword 0x0
.dword 0x7fe363e504d94fe2
.dword 0x0
.dword 0x7fe56e6e736a538e
.dword 0x0
.dword 0x7fe56e6e736a538e
.dword 0x0
.dword 0x7fe56e6e736a538e
.dword 0x0
.dword 0x7fe56e6e736a538e
.dword 0x0
.dword 0x7fe56e6e736a538e
.dword 0x0
.dword 0x7feabc6824ad2440
.dword 0x0
.dword 0x7feabc6824ad2440
.dword 0x0
.dword 0x7feabc6824ad2440
.dword 0x0
.dword 0x7feabc6824ad2440
.dword 0x0
.dword 0x7feabc6824ad2440
.dword 0x0
.dword 0x7facf44d05dc866f
.dword 0x0
.dword 0x7facf44d05dc866f
.dword 0x0
.dword 0x7facf44d05dc866f
.dword 0x0
.dword 0x7facf44d05dc866f
.dword 0x0
.dword 0x7facf44d05dc866f
.dword 0x0
.dword 0x7fee97d52f73d2ed
.dword 0x0
.dword 0x7fee97d52f73d2ed
.dword 0x0
.dword 0x7fee97d52f73d2ed
.dword 0x0
.dword 0x7fee97d52f73d2ed
.dword 0x0
.dword 0x7fe57607a04a69c2
.dword 0x0
.dword 0x7fe57607a04a69c2
.dword 0x0
.dword 0x7fe57607a04a69c2
.dword 0x0
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_2:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_3:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_4:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_5:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_6:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_7:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_8:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_9:
    .fill 214*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
