{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 03 17:31:44 2011 " "Info: Processing started: Thu Mar 03 17:31:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE3_dsp_design_top -c DE3_dsp_design_top " "Info: Command: quartus_sta DE3_dsp_design_top -c DE3_dsp_design_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE3_dsp_design_top.sdc " "Info: Reading SDC File: 'DE3_dsp_design_top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "OSC1_50 port " "Warning: OSC1_50 could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "create_clock -name \{OSC1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{OSC1_50\}\] -add " "Warning: Ignored assignment: create_clock -name \{OSC1_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{OSC1_50\}\] -add" { { "Warning" "WSTA_EMPTY_COLLECTION" "<targets> " "Warning: Argument <targets> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning: Overwriting existing clock: altera_reserved_tck" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 270.00 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[7\] port " "Warning: db\[7\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[7\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[7\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[7\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[7\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[7\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[7\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[6\] port " "Warning: db\[6\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[6\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[6\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[6\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[6\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[6\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[6\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[5\] port " "Warning: db\[5\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[5\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[5\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[5\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[5\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[5\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[5\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[4\] port " "Warning: db\[4\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[4\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[4\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[4\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[4\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[4\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[4\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[3\] port " "Warning: db\[3\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[3\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[3\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[3\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[3\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[3\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[3\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[2\] port " "Warning: db\[2\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[2\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[2\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[2\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[2\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[2\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[2\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[1\] port " "Warning: db\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[1\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[1\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[1\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[1\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[1\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[1\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[0\] port " "Warning: db\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[0\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[0\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[0\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[0\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[0\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[0\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[13\] port " "Warning: da\[13\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[13\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[13\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[13\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[13\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[13\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[13\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[12\] port " "Warning: da\[12\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[12\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[12\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[12\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[12\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[12\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[12\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[11\] port " "Warning: da\[11\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[11\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[11\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[11\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[11\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[11\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[11\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[10\] port " "Warning: da\[10\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[10\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[10\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[10\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[10\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[10\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[10\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[9\] port " "Warning: da\[9\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[9\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[9\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[9\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[9\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[9\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[9\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[8\] port " "Warning: da\[8\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[8\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[8\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[8\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[8\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[8\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[8\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[7\] port " "Warning: da\[7\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[7\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[7\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[7\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[7\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[7\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[7\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[6\] port " "Warning: da\[6\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[6\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[6\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[6\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[6\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[6\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[6\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[5\] port " "Warning: da\[5\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[5\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[5\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[5\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[5\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[5\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[5\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[4\] port " "Warning: da\[4\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[4\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[4\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[4\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[4\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[4\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[4\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[3\] port " "Warning: da\[3\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[3\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[3\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[3\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[3\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[3\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[3\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[2\] port " "Warning: da\[2\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[2\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[2\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[2\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[2\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[2\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[2\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[1\] port " "Warning: da\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[1\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[1\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[1\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[1\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[1\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[1\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "da\[0\] port " "Warning: da\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[0\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{da\[0\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{da\[0\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{da\[0\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{da\[0\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{da\[0\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[13\] port " "Warning: db\[13\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[13\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[13\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[13\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[13\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[13\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[13\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[12\] port " "Warning: db\[12\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[12\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[12\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[12\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[12\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[12\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[12\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[11\] port " "Warning: db\[11\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[11\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[11\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[11\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[11\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[11\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[11\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[10\] port " "Warning: db\[10\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[10\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[10\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[10\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[10\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[10\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[10\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[9\] port " "Warning: db\[9\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[9\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[9\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[9\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[9\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[9\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[9\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "db\[8\] port " "Warning: db\[8\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[8\]\}\] " "Warning: Ignored assignment: set_output_delay -add_delay -rise -max -clock \[get_clocks \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] 5.000 \[get_ports \{db\[8\]\}\]" { { "Warning" "WSTA_COLLECTION_MANAGER_EMPTY_COLLECTION" "Positional argument <targets> \[get_ports \{db\[8\]\}\] " "Warning: Positional argument <targets> with value \[get_ports \{db\[8\]\}\] contains zero elements" {  } {  } 0 0 "%1!s! with value %2!s! contains zero elements" 0 0 "" 0 -1} { "Warning" "WSTA_IO_ASSIGNMENT_ENTIRE_OBJECT_LIST_INVALID_TYPE" "\[get_ports \{db\[8\]\}\] output " "Warning: Positional argument: object_list targets with value \[get_ports \{db\[8\]\}\] contains no output ports" {  } {  } 0 0 "Positional argument: object_list targets with value %1!s! contains no %2!s! ports" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "Button\[0\] port " "Warning: Button\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "Button\[1\] port " "Warning: Button\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[0\] port " "Warning: LEDB\[0\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[1\] port " "Warning: LEDB\[1\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[2\] port " "Warning: LEDB\[2\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[3\] port " "Warning: LEDB\[3\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[4\] port " "Warning: LEDB\[4\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[5\] port " "Warning: LEDB\[5\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[6\] port " "Warning: LEDB\[6\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1} { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "LEDB\[7\] port " "Warning: LEDB\[7\] could not be matched with a port" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -to \[get_ports \{LEDB\[0\] LEDB\[1\] LEDB\[2\] LEDB\[3\] LEDB\[4\] LEDB\[5\] LEDB\[6\] LEDB\[7\]\}\] " "Warning: Ignored assignment: set_false_path -to \[get_ports \{LEDB\[0\] LEDB\[1\] LEDB\[2\] LEDB\[3\] LEDB\[4\] LEDB\[5\] LEDB\[6\] LEDB\[7\]\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<to> " "Warning: Argument <to> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "altera_au* cell " "Warning: altera_au* could not be matched with a cell" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -to \[get_cells \{altera_au*\}\] " "Warning: Ignored assignment: set_false_path -to \[get_cells \{altera_au*\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<to> " "Warning: Argument <to> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTERS_COULD_NOT_BE_MATCHED" "" "Warning: At least one of the filters had some problems and could not be matched" { { "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "altera_auto* cell " "Warning: altera_auto* could not be matched with a cell" {  } {  } 0 0 "%1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "At least one of the filters had some problems and could not be matched" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT" "set_false_path -from \[get_clocks \{altera_reserved_tck\}\] -to \[get_cells \{altera_auto*\}\] " "Warning: Ignored assignment: set_false_path -from \[get_clocks \{altera_reserved_tck\}\] -to \[get_cells \{altera_auto*\}\]" { { "Warning" "WSTA_EMPTY_COLLECTION" "<to> " "Warning: Argument <to> is an empty collection" {  } {  } 0 0 "Argument %1!s! is an empty collection" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignment: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK3 " "Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK2 " "Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[0\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[0\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[0\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[0\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[0\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[0\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[10\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[10\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[10\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[10\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[10\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[10\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[11\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[11\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[11\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[11\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[11\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[11\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[12\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[12\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[12\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[12\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[12\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[12\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[13\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[13\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[13\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[13\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[13\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[13\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[1\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[1\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[1\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[1\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[1\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[1\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[2\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[2\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[2\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[2\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[2\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[2\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[3\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[3\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[3\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[3\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[3\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[3\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[4\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[4\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[4\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[4\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[4\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[4\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[5\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[5\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[5\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[5\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[5\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[5\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[6\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[6\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[6\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[6\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[6\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[6\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[7\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[7\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[7\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[7\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[7\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[7\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[8\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[8\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[8\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[8\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[8\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[8\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[9\] ada_dco fall max " "Warning: For set_input_delay/set_output_delay, port ADA_D\[9\] relative to clock ada_dco does not have delay for flag (fall, max)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[9\] ada_dco fall min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[9\] relative to clock ada_dco does not have delay for flag (fall, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "ADA_D\[9\] ada_dco rise min " "Warning: For set_input_delay/set_output_delay, port ADA_D\[9\] relative to clock ada_dco does not have delay for flag (rise, min)" {  } {  } 0 0 "For set_input_delay/set_output_delay, port %1!s! relative to clock %2!s! does not have delay for flag (%3!s!, %4!s!)" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.815 " "Info: Worst-case setup slack is 4.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.815         0.000 ada_dco  " "Info:     4.815         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.313         0.000 altera_reserved_tck  " "Info:    46.313         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.538 " "Info: Worst-case hold slack is 0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538         0.000 altera_reserved_tck  " "Info:     0.538         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.710         0.000 ada_dco  " "Info:     4.710         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.215 " "Info: Worst-case recovery slack is 48.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.215         0.000 altera_reserved_tck  " "Info:    48.215         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.076 " "Info: Worst-case removal slack is 1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076         0.000 altera_reserved_tck  " "Info:     1.076         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.914 " "Info: Worst-case minimum pulse width slack is 4.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.914         0.000 ada_dco  " "Info:     4.914         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.319         0.000 altera_reserved_tck  " "Info:    49.319         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK3 " "Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK2 " "Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.915 " "Info: Worst-case setup slack is 4.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.915         0.000 ada_dco  " "Info:     4.915         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.455         0.000 altera_reserved_tck  " "Info:    46.455         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.530 " "Info: Worst-case hold slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530         0.000 altera_reserved_tck  " "Info:     0.530         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687         0.000 ada_dco  " "Info:     4.687         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.267 " "Info: Worst-case recovery slack is 48.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.267         0.000 altera_reserved_tck  " "Info:    48.267         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.017 " "Info: Worst-case removal slack is 1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017         0.000 altera_reserved_tck  " "Info:     1.017         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.916 " "Info: Worst-case minimum pulse width slack is 4.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.916         0.000 ada_dco  " "Info:     4.916         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.340         0.000 altera_reserved_tck  " "Info:    49.340         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Warning: The master clock for this clock assignment could not be derived.  Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "Warning: No clocks found on or feeding the specified source node: inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 0 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|WIRE4_INTERFACE:m01\|clkcnt\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] " "Warning: Node: IOV_A3V3_B1V8_C2V5_D3V3:inst2\|clkcnt\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK3 " "Warning: Node: OSC_50_BANK3 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50_BANK2 " "Warning: Node: OSC_50_BANK2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -rise_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ada_dco\}\] -fall_to \[get_clocks \{ada_dco\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning: PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning: Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.656 " "Info: Worst-case setup slack is 4.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.656         0.000 ada_dco  " "Info:     4.656         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.860         0.000 altera_reserved_tck  " "Info:    47.860         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Info: Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 altera_reserved_tck  " "Info:     0.299         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.765         0.000 ada_dco  " "Info:     4.765         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.997 " "Info: Worst-case recovery slack is 48.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.997         0.000 altera_reserved_tck  " "Info:    48.997         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.658 " "Info: Worst-case removal slack is 0.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658         0.000 altera_reserved_tck  " "Info:     0.658         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.692 " "Info: Worst-case minimum pulse width slack is 4.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.692         0.000 ada_dco  " "Info:     4.692         0.000 ada_dco " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.515         0.000 altera_reserved_tck  " "Info:    49.515         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 252 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 252 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Info: Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 03 17:31:54 2011 " "Info: Processing ended: Thu Mar 03 17:31:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
