Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9e17ea854016409aae51b2f542845fd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_pipeline_bram1_behav xil_defaultlib.tb_pipeline_bram1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BRAM_PORTA_0_en' [C:/Users/USER/Documents/GitHub/Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/fetch_bram.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'BRAM_PORTA_0_we' [C:/Users/USER/Documents/GitHub/Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/fetch_bram.v:67]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'reg_addr3_E' [C:/Users/USER/Documents/GitHub/Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/pipeline_bram_v1.v:201]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'reg_addr3_EM' [C:/Users/USER/Documents/GitHub/Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/pipeline_bram_v1.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BRAM_PORTA_0_en' [C:/Users/USER/Documents/GitHub/RISC-V_MALIN/Ali_v1.srcs/sources_1/imports/new/mem_block.v:62]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'reg_addr3_M' [C:/Users/USER/Documents/GitHub/Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/pipeline_bram_v1.v:249]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'reg_addr3_MW' [C:/Users/USER/Documents/GitHub/Riset-RISCV-Ali/Multicycle_v1/Multicycle_v1.srcs/sources_1/new/pipeline_bram_v1.v:255]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_3_blk_mem_gen_0_0
Compiling module xil_defaultlib.design_3
Compiling module xil_defaultlib.design_3_wrapper
Compiling module xil_defaultlib.fetch_bram
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.decode_block
Compiling module xil_defaultlib.decode_exe
Compiling module xil_defaultlib.ALU_32
Compiling module xil_defaultlib.exe_block
Compiling module xil_defaultlib.exe_mem
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.mem_block
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.wb_block
Compiling module xil_defaultlib.pipeline_bram_v1
Compiling module xil_defaultlib.tb_pipeline_bram1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pipeline_bram1_behav
