INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Personal/FPGA/XilinxFPGA/IP/AXI4_Lite_IP/AXI4_Lite_IP_Project/AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ipshared/bad3/hdl/axi4_Lite_ER_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_Lite_ER_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Personal/FPGA/XilinxFPGA/IP/AXI4_Lite_IP/AXI4_Lite_IP_Project/AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ipshared/bad3/hdl/axi4_Lite_ER_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_Lite_ER_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Personal/FPGA/XilinxFPGA/IP/AXI4_Lite_IP/AXI4_Lite_IP_Project/AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ip/axi4_Lite_ER_v1_0_bfm_1_axi4_Lite_ER_0_0/sim/axi4_Lite_ER_v1_0_bfm_1_axi4_Lite_ER_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_Lite_ER_v1_0_bfm_1_axi4_Lite_ER_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Personal/FPGA/XilinxFPGA/IP/AXI4_Lite_IP/AXI4_Lite_IP_Project/AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ip/axi4_Lite_ER_v1_0_bfm_1_master_0_0/sim/axi4_Lite_ER_v1_0_bfm_1_master_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Personal/FPGA/XilinxFPGA/IP/AXI4_Lite_IP/AXI4_Lite_IP_Project/AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/ip/axi4_Lite_ER_v1_0_bfm_1_master_0_0/sim/axi4_Lite_ER_v1_0_bfm_1_master_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_Lite_ER_v1_0_bfm_1_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Personal/FPGA/XilinxFPGA/IP/AXI4_Lite_IP/AXI4_Lite_IP_Project/AXI4_Lite_IP_Project.ip_user_files/bd/axi4_Lite_ER_v1_0_bfm_1/sim/axi4_Lite_ER_v1_0_bfm_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_Lite_ER_v1_0_bfm_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Personal/FPGA/XilinxFPGA/IP/AXI4_Lite_IP/AXI4_Lite_IP_Project/AXI4_Lite_IP_Project.srcs/sources_1/imports/hdl/axi4_Lite_ER_v1_0_bfm_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_Lite_ER_v1_0_bfm_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Personal/FPGA/XilinxFPGA/IP/AXI4_Lite_IP/AXI4_Lite_IP_Project/AXI4_Lite_IP_Project.srcs/sim_1/imports/bfm_design/axi4_Lite_ER_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_Lite_ER_v1_0_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Personal/FPGA/XilinxFPGA/IP/AXI4_Lite_IP/AXI4_Lite_IP_Project/AXI4_Lite_IP_Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
