<dec f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.h' l='78' type='const llvm::TargetRegisterClass * llvm::MipsRegisterInfo::intRegClass(unsigned int Size) const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.h' l='77'>/// Return GPR register class.</doc>
<ovr f='llvm/llvm/lib/Target/Mips/Mips16RegisterInfo.cpp' l='71' c='_ZNK4llvm18Mips16RegisterInfo11intRegClassEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='180' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo15expandLoadCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='195' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo16expandStoreCCondERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='213' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo13expandLoadACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='238' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo14expandStoreACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='271' u='c' c='_ZN12_GLOBAL__N_112ExpandPseudo13expandCopyACCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSERegisterInfo.cpp' l='56' c='_ZNK4llvm18MipsSERegisterInfo11intRegClassEj'/>
