
5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== C_LSTM_datapath ===

   Number of wires:                639
   Number of wire bits:          11111
   Number of public wires:         639
   Number of public wire bits:   11111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            1
     C_LSTM_stage_1_18_10_160_512_1_16_1      1
     C_LSTM_stage_2_18_10_16_1       1
     C_LSTM_stage_3_18_10_64_2048_1_16_1      1
     pipelined_input_18_1_16         3
     shift_register_group_18_16_3      5
     shift_register_unit_1_3         2
     stage1_parameter_buffer_18_1_16_42_2688      1
     stage2_Ct_buffer_18_1_16_64      1
     stage2_mt_buffer_18_1_16_64_32      1
     stage2_parameter_buffer_18_1_16_64      1
     stage3_X_Y_buffer_18_16_1_10_32_64      1

=== C_LSTM_stage_1_18_10_160_512_1_16_1 ===

   Number of wires:                171
   Number of wire bits:           2755
   Number of public wires:         167
   Number of public wire bits:    2751
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $and                            6
     matrix_times_two_vectors_18_10_1_672_16_1      4

=== C_LSTM_stage_2_18_10_16_1 ===

   Number of wires:                705
   Number of wire bits:          12129
   Number of public wires:         705
   Number of public wire bits:   12129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                255
     $and                            1
     $sdffe                        226
     elementwise_add_core_18_18_16      1
     elementwise_mult_core_18_18_10_16_1      3
     lstm_gate_18_10_16_1            3
     output_activation_18_10_16_1      1
     shift_register_group_18_16_14      1
     shift_register_group_18_16_18      2
     shift_register_group_18_16_6      1
     tanh_core_18_18_10_32_1        16

=== C_LSTM_stage_3_18_10_64_2048_1_16_1 ===

   Number of wires:                 76
   Number of wire bits:           1214
   Number of public wires:          75
   Number of public wire bits:    1197
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64      1
     shift_register_group_18_16_3      1
     shift_register_unit_18_3        1
     stage3_parameter_buffer_18_1_16_64_2048      1

=== abs_unit_18 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                            1
     $neg                            1
     $sdffe                          2

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            1
     $dff                            1

=== c_matrix_vec_mult_core_18_10_16_1_1 ===

   Number of wires:                300
   Number of wire bits:           5009
   Number of public wires:         290
   Number of public wire bits:    4880
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     $and                            5
     $neg                            7
     $not                            1
     $sdffe                         79
     dft_16_top_18                   1
     elementwise_add_core_18_18_9      1
     elementwise_mult_core_18_1810_9_1      4
     elementwise_sub_core_18_18_9      1
     shift_register_group_18_910      2

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                            4
     $dffe                          80
     $not                            4
     $sdff                           1
     addfxp_18_1                    40
     multfix_alt_dsp_18             12
     shiftRegFIFO_5_1                1
     subfxp_18_1                    40

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                          32
     $sdff                           1
     addfxp_18_1                    32
     shiftRegFIFO_2_1                1
     subfxp_18_1                    32

=== codeBlock98050_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                            4
     $dffe                          80
     $not                            4
     $sdff                           1
     addfxp_18_1                    40
     multfix_alt_dsp_18             12
     shiftRegFIFO_5_1                1
     subfxp_18_1                    40

=== codeBlock99168_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                          32
     $sdff                           1
     addfxp_18_1                    32
     shiftRegFIFO_2_1                1
     subfxp_18_1                    32

=== counter_30_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== counter_31_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== counter_41_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== counter_41_1_32 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                            1
     $le                             1
     $mux                            1
     $sdffe                          1

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     codeBlock88206_18               1
     codeBlock89324_18               1

=== dsp_signed_mac_18_13_23_32 ===

   Number of wires:                 18
   Number of wire bits:            244
   Number of public wires:          16
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            1
     $mul                            1
     $sdff                           4
     $sdffe                          3

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                            2
     $sdffe                          9

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                            2
     $mul                            2
     $sdffe                          3

=== dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           2907
   Number of public wires:           9
   Number of public wire bits:    1167
   Number of memories:               1
   Number of memory bits:         1728
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== elementwise_add_core_18_18_16 ===

   Number of wires:                121
   Number of wire bits:           2025
   Number of public wires:         105
   Number of public wire bits:    1737
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $add                           16
     $and                            1
     $sdffe                         50

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add                            9
     $and                            1
     $sdffe                         29

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and                            1
     $sdffe                         19
     dsp_signed_mult_18x18_unit_18_18_1      5
     fp_rounding_unit_1_37_10        9

=== elementwise_mult_core_18_18_10_16_1 ===

   Number of wires:                169
   Number of wire bits:           2953
   Number of public wires:         169
   Number of public wire bits:    2953
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $and                            1
     $sdffe                         33
     dsp_signed_mult_18x18_unit_18_18_1      8
     fp_rounding_unit_1_37_10       16

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and                            1
     $sdffe                         29
     $sub                            9

=== fp_rounding_unit_1_32_11 ===

   Number of wires:                 15
   Number of wire bits:            232
   Number of public wires:          14
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            1
     $mux                            1
     $sdffe                          6

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                            1
     $mux                            1
     $sdffe                          6

=== idft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     codeBlock98050_18               1
     codeBlock99168_18               1

=== lstm_gate_18_10_16_1 ===

   Number of wires:                205
   Number of wire bits:           2925
   Number of public wires:         205
   Number of public wire bits:    2925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            1
     elementwise_add_core_18_18_16      2
     elementwise_mult_core_18_18_10_16_1      1
     shift_register_group_18_16_10      1
     sigmoid_core_18_18_10_32_1     16

=== matrix_times_two_vectors_18_10_1_672_16_1 ===

   Number of wires:                 57
   Number of wire bits:            907
   Number of public wires:          57
   Number of public wire bits:     907
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42      1

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dsp_signed_mult_18x18_unit_18_36_0      1

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42 ===

   Number of wires:                191
   Number of wire bits:           3217
   Number of public wires:         191
   Number of public wire bits:    3217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $and                            1
     $sdffe                         18
     c_matrix_vec_mult_core_18_10_16_1_1      1
     idft_16_top_18                  1
     shift_register_group_18_16_1      2
     sum_complex_vector_unit_18_18_16_42      1

=== multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64 ===

   Number of wires:                191
   Number of wire bits:           3217
   Number of public wires:         191
   Number of public wire bits:    3217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $and                            1
     $sdffe                         18
     c_matrix_vec_mult_core_18_10_16_1_1      1
     idft_16_top_18                  1
     shift_register_group_18_16_1      2
     sum_complex_vector_unit_18_18_16_64      1

=== output_activation_18_10_16_1 ===

   Number of wires:                121
   Number of wire bits:           1481
   Number of public wires:         121
   Number of public wire bits:    1481
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $and                            1
     elementwise_add_core_18_18_16      1
     sigmoid_core_18_18_10_32_1     16

=== pipelined_input_18_1_16 ===

   Number of wires:                 71
   Number of wire bits:           1159
   Number of public wires:          54
   Number of public wire bits:     870
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $mux                           17
     $sdffe                         17

=== ram_288_0_42 ===

   Number of wires:                  8
   Number of wire bits:           1166
   Number of public wires:           8
   Number of public wire bits:    1166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dual_port_ram                   1

=== ram_288_0_64 ===

   Number of wires:                  8
   Number of wire bits:           1166
   Number of public wires:           8
   Number of public wire bits:    1166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dual_port_ram                   1

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== shift_register_group_18_16_1 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_1       16

=== shift_register_group_18_16_10 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_18      16

=== shift_register_group_18_16_14 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_14      16

=== shift_register_group_18_16_18 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_18      16

=== shift_register_group_18_16_3 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_3       16

=== shift_register_group_18_16_6 ===

   Number of wires:                 35
   Number of wire bits:            579
   Number of public wires:          35
   Number of public wire bits:     579
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     shift_register_unit_18_6       16

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     shift_register_unit_18_10       9

=== shift_register_unit_12 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdffe                          2

=== shift_register_unit_18_1 ===

   Number of wires:                  6
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                          1

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe                         10

=== shift_register_unit_18_14 ===

   Number of wires:                 19
   Number of wire bits:            291
   Number of public wires:          19
   Number of public wire bits:     291
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $sdffe                         14

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe                         18

=== shift_register_unit_18_3 ===

   Number of wires:                  8
   Number of wire bits:             93
   Number of public wires:           8
   Number of public wire bits:      93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                          3

=== shift_register_unit_18_6 ===

   Number of wires:                 11
   Number of wire bits:            147
   Number of public wires:          11
   Number of public wire bits:     147
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $sdffe                          6

=== shift_register_unit_1_2 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdffe                          2

=== shift_register_unit_1_3 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                          3

=== sigmoid_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $dffe                           1
     $eq                            31
     $ge                             1
     $logic_not                      1
     $mux                           68
     $not                            1
     $reduce_and                     1
     $sdffe                          4
     $sub                            1
     abs_unit_18                     1
     dsp_signed_mac_18_13_23_32      1
     fp_rounding_unit_1_32_11        1
     shift_register_unit_1_3         1

=== single_port_ram ===

   Number of wires:                  9
   Number of wire bits:           1454
   Number of public wires:           5
   Number of public wire bits:     584
   Number of memories:               1
   Number of memory bits:         1728
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== stage1_parameter_buffer_18_1_16_42_2688 ===

   Number of wires:                 82
   Number of wire bits:           1407
   Number of public wires:          80
   Number of public wire bits:    1343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                            1
     $and                            1
     $eq                             1
     $mul                            1
     counter_41_1                    1
     counter_63_1                    1
     weight_buffer_18_9_42_1_2688Wcxr_imag_half_0      1
     weight_buffer_18_9_42_1_2688Wcxr_real_half_0      1
     weight_buffer_18_9_42_1_2688Wfxr_imag_half_0      1
     weight_buffer_18_9_42_1_2688Wfxr_real_half_0      1
     weight_buffer_18_9_42_1_2688Wixr_imag_half_0      1
     weight_buffer_18_9_42_1_2688Wixr_real_half_0      1
     weight_buffer_18_9_42_1_2688Woxr_imag_half_0      1
     weight_buffer_18_9_42_1_2688Woxr_real_half_0      1

=== stage2_Ct_buffer_18_1_16_64 ===

   Number of wires:                 42
   Number of wire bits:           1178
   Number of public wires:          41
   Number of public wire bits:    1177
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $lt                             1
     $sdff                           1
     counter_63_1                    1
     ram_288_0_64                    1

=== stage2_mt_buffer_18_1_16_64_32 ===

   Number of wires:                 72
   Number of wire bits:           1234
   Number of public wires:          50
   Number of public wire bits:    1212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $eq                             3
     $logic_and                      9
     $logic_not                      3
     $mux                            6
     $not                            2
     $reduce_bool                    2
     $sdff                           1
     $sdffe                          2
     counter_30_1                    1
     counter_63_1                    2
     ram_288_0_64                    1
     shift_register_unit_12          3

=== stage2_parameter_buffer_18_1_16_64 ===

   Number of wires:                228
   Number of wire bits:           4049
   Number of public wires:         228
   Number of public wire bits:    4049
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     counter_63_1                    1
     weight_buffer_18_16_1_64_Wfc_0      1
     weight_buffer_18_16_1_64_Wic_0      1
     weight_buffer_18_16_1_64_Woc_0      1
     weight_buffer_18_16_1_64_bc_0      1
     weight_buffer_18_16_1_64_bf_0      1
     weight_buffer_18_16_1_64_bi_0      1
     weight_buffer_18_16_1_64_bo_0      1

=== stage3_X_Y_buffer_18_16_1_10_32_64 ===

   Number of wires:                 98
   Number of wire bits:           1799
   Number of public wires:          82
   Number of public wire bits:    1783
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $eq                             2
     $ge                             1
     $logic_and                      6
     $logic_not                      1
     $mux                           21
     $not                            2
     $reduce_bool                    2
     $sdff                           1
     $sdffe                          2
     counter_41_1                    1
     counter_41_1_32                 1
     counter_63_1                    1
     ram_288_0_42                    1
     shift_register_unit_1_2         1

=== stage3_parameter_buffer_18_1_16_64_2048 ===

   Number of wires:                 27
   Number of wire bits:            403
   Number of public wires:          25
   Number of public wire bits:     370
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                            1
     $and                            1
     $eq                             1
     counter_31_1                    1
     counter_63_1                    1
     weight_buffer_18_9_1_64_2048_Wym_imag_half_0      1
     weight_buffer_18_9_1_64_2048_Wym_real_half_0      1

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            1
     $dff                            1

=== sum_complex_vector_unit_18_18_16_42 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                           33
     $and                            1
     $eq                             1
     $mux                           33
     $reduce_and                     1
     $sdffe                         34

=== sum_complex_vector_unit_18_18_16_64 ===

   Number of wires:                171
   Number of wire bits:           2948
   Number of public wires:         104
   Number of public wire bits:    1749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                           33
     $and                            1
     $eq                             1
     $mux                           33
     $reduce_and                     1
     $sdffe                         34

=== tanh_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $dffe                           1
     $eq                            31
     $ge                             1
     $logic_not                      1
     $mux                           68
     $not                            1
     $reduce_and                     1
     $sdffe                          4
     $sub                            1
     abs_unit_18                     1
     dsp_signed_mac_18_13_23_32      1
     fp_rounding_unit_1_32_11        1
     shift_register_unit_1_3         1

=== weight_buffer_18_16_1_64_Wfc_0 ===

   Number of wires:                 22
   Number of wire bits:            596
   Number of public wires:          22
   Number of public wire bits:     596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     single_port_ram                 1

=== weight_buffer_18_16_1_64_Wic_0 ===

   Number of wires:                 22
   Number of wire bits:            596
   Number of public wires:          22
   Number of public wire bits:     596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     single_port_ram                 1

=== weight_buffer_18_16_1_64_Woc_0 ===

   Number of wires:                 22
   Number of wire bits:            596
   Number of public wires:          22
   Number of public wire bits:     596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     single_port_ram                 1

=== weight_buffer_18_16_1_64_bc_0 ===

   Number of wires:                 22
   Number of wire bits:            596
   Number of public wires:          22
   Number of public wire bits:     596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     single_port_ram                 1

=== weight_buffer_18_16_1_64_bf_0 ===

   Number of wires:                 22
   Number of wire bits:            596
   Number of public wires:          22
   Number of public wire bits:     596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     single_port_ram                 1

=== weight_buffer_18_16_1_64_bi_0 ===

   Number of wires:                 22
   Number of wire bits:            596
   Number of public wires:          22
   Number of public wire bits:     596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     single_port_ram                 1

=== weight_buffer_18_16_1_64_bo_0 ===

   Number of wires:                 22
   Number of wire bits:            596
   Number of public wires:          22
   Number of public wire bits:     596
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     single_port_ram                 1

=== weight_buffer_18_9_1_64_2048_Wym_imag_half_0 ===

   Number of wires:                 15
   Number of wire bits:            359
   Number of public wires:          15
   Number of public wire bits:     359
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_1_64_2048_Wym_real_half_0 ===

   Number of wires:                 15
   Number of wire bits:            359
   Number of public wires:          15
   Number of public wire bits:     359
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_42_1_2688Wcxr_imag_half_0 ===

   Number of wires:                 15
   Number of wire bits:            362
   Number of public wires:          15
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_42_1_2688Wcxr_real_half_0 ===

   Number of wires:                 15
   Number of wire bits:            362
   Number of public wires:          15
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_42_1_2688Wfxr_imag_half_0 ===

   Number of wires:                 15
   Number of wire bits:            362
   Number of public wires:          15
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_42_1_2688Wfxr_real_half_0 ===

   Number of wires:                 15
   Number of wire bits:            362
   Number of public wires:          15
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_42_1_2688Wixr_imag_half_0 ===

   Number of wires:                 15
   Number of wire bits:            362
   Number of public wires:          15
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_42_1_2688Wixr_real_half_0 ===

   Number of wires:                 15
   Number of wire bits:            362
   Number of public wires:          15
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_42_1_2688Woxr_imag_half_0 ===

   Number of wires:                 15
   Number of wire bits:            362
   Number of public wires:          15
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== weight_buffer_18_9_42_1_2688Woxr_real_half_0 ===

   Number of wires:                 15
   Number of wire bits:            362
   Number of public wires:          15
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1

=== design hierarchy ===

   C_LSTM_datapath                   1
     C_LSTM_stage_1_18_10_160_512_1_16_1      1
       matrix_times_two_vectors_18_10_1_672_16_1      4
         multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42      1
           c_matrix_vec_mult_core_18_10_16_1_1      1
             dft_16_top_18           1
               codeBlock88206_18      1
                 addfxp_18_1        40
                 multfix_alt_dsp_18     12
                   dsp_signed_mult_18x18_unit_18_36_0      1
                 shiftRegFIFO_5_1      1
                 subfxp_18_1        40
               codeBlock89324_18      1
                 addfxp_18_1        32
                 shiftRegFIFO_2_1      1
                 subfxp_18_1        32
             elementwise_add_core_18_18_9      1
             elementwise_mult_core_18_1810_9_1      4
               dsp_signed_mult_18x18_unit_18_18_1      5
               fp_rounding_unit_1_37_10      9
             elementwise_sub_core_18_18_9      1
             shift_register_group_18_910      2
               shift_register_unit_18_10      9
           idft_16_top_18            1
             codeBlock98050_18       1
               addfxp_18_1          40
               multfix_alt_dsp_18     12
                 dsp_signed_mult_18x18_unit_18_36_0      1
               shiftRegFIFO_5_1      1
               subfxp_18_1          40
             codeBlock99168_18       1
               addfxp_18_1          32
               shiftRegFIFO_2_1      1
               subfxp_18_1          32
           shift_register_group_18_16_1      2
             shift_register_unit_18_1     16
           sum_complex_vector_unit_18_18_16_42      1
     C_LSTM_stage_2_18_10_16_1       1
       elementwise_add_core_18_18_16      1
       elementwise_mult_core_18_18_10_16_1      3
         dsp_signed_mult_18x18_unit_18_18_1      8
         fp_rounding_unit_1_37_10     16
       lstm_gate_18_10_16_1          3
         elementwise_add_core_18_18_16      2
         elementwise_mult_core_18_18_10_16_1      1
           dsp_signed_mult_18x18_unit_18_18_1      8
           fp_rounding_unit_1_37_10     16
         shift_register_group_18_16_10      1
           shift_register_unit_18_18     16
         sigmoid_core_18_18_10_32_1     16
           abs_unit_18               1
           dsp_signed_mac_18_13_23_32      1
           fp_rounding_unit_1_32_11      1
           shift_register_unit_1_3      1
       output_activation_18_10_16_1      1
         elementwise_add_core_18_18_16      1
         sigmoid_core_18_18_10_32_1     16
           abs_unit_18               1
           dsp_signed_mac_18_13_23_32      1
           fp_rounding_unit_1_32_11      1
           shift_register_unit_1_3      1
       shift_register_group_18_16_14      1
         shift_register_unit_18_14     16
       shift_register_group_18_16_18      2
         shift_register_unit_18_18     16
       shift_register_group_18_16_6      1
         shift_register_unit_18_6     16
       tanh_core_18_18_10_32_1      16
         abs_unit_18                 1
         dsp_signed_mac_18_13_23_32      1
         fp_rounding_unit_1_32_11      1
         shift_register_unit_1_3      1
     C_LSTM_stage_3_18_10_64_2048_1_16_1      1
       multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_64      1
         c_matrix_vec_mult_core_18_10_16_1_1      1
           dft_16_top_18             1
             codeBlock88206_18       1
               addfxp_18_1          40
               multfix_alt_dsp_18     12
                 dsp_signed_mult_18x18_unit_18_36_0      1
               shiftRegFIFO_5_1      1
               subfxp_18_1          40
             codeBlock89324_18       1
               addfxp_18_1          32
               shiftRegFIFO_2_1      1
               subfxp_18_1          32
           elementwise_add_core_18_18_9      1
           elementwise_mult_core_18_1810_9_1      4
             dsp_signed_mult_18x18_unit_18_18_1      5
             fp_rounding_unit_1_37_10      9
           elementwise_sub_core_18_18_9      1
           shift_register_group_18_910      2
             shift_register_unit_18_10      9
         idft_16_top_18              1
           codeBlock98050_18         1
             addfxp_18_1            40
             multfix_alt_dsp_18     12
               dsp_signed_mult_18x18_unit_18_36_0      1
             shiftRegFIFO_5_1        1
             subfxp_18_1            40
           codeBlock99168_18         1
             addfxp_18_1            32
             shiftRegFIFO_2_1        1
             subfxp_18_1            32
         shift_register_group_18_16_1      2
           shift_register_unit_18_1     16
         sum_complex_vector_unit_18_18_16_64      1
       shift_register_group_18_16_3      1
         shift_register_unit_18_3     16
       shift_register_unit_18_3      1
       stage3_parameter_buffer_18_1_16_64_2048      1
         counter_31_1                1
         counter_63_1                1
         weight_buffer_18_9_1_64_2048_Wym_imag_half_0      1
           $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
         weight_buffer_18_9_1_64_2048_Wym_real_half_0      1
           $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
     pipelined_input_18_1_16         3
     shift_register_group_18_16_3      5
       shift_register_unit_18_3     16
     shift_register_unit_1_3         2
     stage1_parameter_buffer_18_1_16_42_2688      1
       counter_41_1                  1
       counter_63_1                  1
       weight_buffer_18_9_42_1_2688Wcxr_imag_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
       weight_buffer_18_9_42_1_2688Wcxr_real_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
       weight_buffer_18_9_42_1_2688Wfxr_imag_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
       weight_buffer_18_9_42_1_2688Wfxr_real_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
       weight_buffer_18_9_42_1_2688Wixr_imag_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
       weight_buffer_18_9_42_1_2688Wixr_real_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
       weight_buffer_18_9_42_1_2688Woxr_imag_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
       weight_buffer_18_9_42_1_2688Woxr_real_half_0      1
         $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      1
     stage2_Ct_buffer_18_1_16_64      1
       counter_63_1                  1
       ram_288_0_64                  1
         dual_port_ram               1
     stage2_mt_buffer_18_1_16_64_32      1
       counter_30_1                  1
       counter_63_1                  2
       ram_288_0_64                  1
         dual_port_ram               1
       shift_register_unit_12        3
     stage2_parameter_buffer_18_1_16_64      1
       counter_63_1                  1
       weight_buffer_18_16_1_64_Wfc_0      1
         single_port_ram             1
       weight_buffer_18_16_1_64_Wic_0      1
         single_port_ram             1
       weight_buffer_18_16_1_64_Woc_0      1
         single_port_ram             1
       weight_buffer_18_16_1_64_bc_0      1
         single_port_ram             1
       weight_buffer_18_16_1_64_bf_0      1
         single_port_ram             1
       weight_buffer_18_16_1_64_bi_0      1
         single_port_ram             1
       weight_buffer_18_16_1_64_bo_0      1
         single_port_ram             1
     stage3_X_Y_buffer_18_16_1_10_32_64      1
       counter_41_1                  1
       counter_41_1_32               1
       counter_63_1                  1
       ram_288_0_42                  1
         dual_port_ram               1
       shift_register_unit_1_2       1

   Number of wires:              64216
   Number of wire bits:         963623
   Number of public wires:       52814
   Number of public wire bits:  797857
   Number of memories:              20
   Number of memory bits:        36720
   Number of processes:              0
   Number of cells:              25910
     $add                         2268
     $and                          173
     $dff                         1697
     $dffe                        1223
     $eq                          2492
     $ge                            81
     $le                            12
     $logic_and                     15
     $logic_not                     84
     $lt                             1
     $memrd                         23
     $memwr_v2                      23
     $mul                          617
     $mux                         6200
     $neg                          115
     $not                          129
     $reduce_and                    85
     $reduce_bool                    4
     $sdff                         414
     $sdffe                      10129
     $sub                          125

