
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Dec  6 21:53:54 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 592.246 ; gain = 234.516
Command: read_checkpoint -auto_incremental -incremental C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/utils_1/imports/synth_1/system.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/utils_1/imports/synth_1/system.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 37116
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.016 ; gain = 449.098
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/ClockDivider.v:28]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segments' is not allowed [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/hexto7segment.v:28]
INFO: [Synth 8-11241] undeclared symbol 'an0', assumed default net type 'wire' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:52]
INFO: [Synth 8-11241] undeclared symbol 'an1', assumed default net type 'wire' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:52]
INFO: [Synth 8-11241] undeclared symbol 'an2', assumed default net type 'wire' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:52]
INFO: [Synth 8-11241] undeclared symbol 'an3', assumed default net type 'wire' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:52]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/top.v:33]
INFO: [Synth 8-6157] synthesizing module 'ascii_grid' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/ascii_grid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ascii_grid' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/ascii_grid.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_system' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_system.v:3]
INFO: [Synth 8-6157] synthesizing module 'baud_gen' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/baud_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'baud_gen' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/baud_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_rx.v:25]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_tx.v:30]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_system' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/uart_system.v:3]
INFO: [Synth 8-6157] synthesizing module 'hexDisplay' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/ClockDivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/ClockDivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/hexto7segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/hexto7segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/quadSevenSeg.v:69]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/quadSevenSeg.v:69]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/quadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexDisplay' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/import/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'ascii_test' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/ascii_test.v:9]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/ascii_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/ascii_rom.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ascii_test' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/ascii_test.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/top.v:33]
WARNING: [Synth 8-7137] Register ascii_grid_flat_reg in module ascii_grid has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/ascii_grid.v:57]
WARNING: [Synth 8-7137] Register debounce_reg in module ascii_grid has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/sources_1/new/ascii_grid.v:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1569.262 ; gain = 573.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1569.262 ; gain = 573.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1569.262 ; gain = 573.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1569.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chanatpakorn/Documents/hw-lab-final-project/Final_Project.srcs/constrs_1/imports/HwSynLab/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1630.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1630.656 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1630.656 ; gain = 634.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1630.656 ; gain = 634.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1630.656 ; gain = 634.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1630.656 ; gain = 634.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	             1680 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input 1680 Bit        Muxes := 4     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1630.656 ; gain = 634.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|ascii_test  | rom/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.656 ; gain = 634.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
