Allon Adir , Eli Almog , Laurent Fournier , Eitan Marcus , Michal Rimon , Michael Vinov , Avi Ziv, Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification, IEEE Design & Test, v.21 n.2, p.84-93, March 2004[doi>10.1109/MDT.2004.1277900]
Aharon Aharon , Dave Goodman , Moshe Levinger , Yossi Lichtenstein , Yossi Malka , Charlotte Metzger , Moshe Molcho , Gil Shurek, Test program generation for functional verification of PowerPC processors in IBM, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.279-285, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217542]
Paul E. Ammann , Paul E. Black , William Majurski, Using Model Checking to Generate Tests from Specifications, Proceedings of the Second IEEE International Conference on Formal Engineering Methods, p.46, December 09-11, 1998
Jayanta Bhadra , Narayanan Krishnamurthy , Magdy S. Abadir, Enhanced Equivalence Checking: Toward a Solidarity of Functional Verification and Manufacturing Test Generation, IEEE Design & Test, v.21 n.6, p.494-502, November 2004[doi>10.1109/MDT.2004.87]
Per Bjesse , James Kukula, Using Counter Example Guided Abstraction Refinement to Find Complex Bugs, Proceedings of the conference on Design, automation and test in Europe, p.10156, February 16-20, 2004
Cadence Design. 2008. Cadence home-page. http://www.cadence.com.
David Van Campenhout , Trevor Mudge , John P. Hayes, High-level test generation for design verification of pipelined microprocessors, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.185-188, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309912]
Edmund M. Clarke, Jr. , Orna Grumberg , Doron A. Peled, Model checking, MIT Press, Cambridge, MA, 2000
E. M. Clarke , O. Grumberg , K. L. McMillan , X. Zhao, Efficient generation of counterexamples and witnesses in symbolic model checking, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.427-432, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217565]
Shai Fine , Avi Ziv, Coverage directed test generation for functional verification using bayesian networks, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775907]
FreeScale. 2005. PowerPC#8482; e500 Core Family Reference Manual. http://www.freescale.com/files/32bit/doc/ref_manual/e500CORERM.pdf.
Gaisler. 2008. LEON2 processor. http://www.gaisler.com/products/leon2/leon.html.
Gyllenhaal, J., Rau, B., and Hwu, W. 1996. HMDES version 2.0 specification. Tech. Rep. IMPACT-96-3, IMPACT Research Group, University of Illinois, Urbana. Illinois.
Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany[doi>10.1145/307418.307549]
John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Pei-Hsin Ho , Adrian J. Isles , Timothy Kam, Formal verification of pipeline control using controlled token nets and abstract interpretation, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.529-536, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289082]
Richard C. Ho , C. Han Yang , Mark A. Horowitz , David L. Dill, Architecture validation for processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.404-413, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224450]
Hiroaki Iwashita , Satoshi Kowatari , Tsuneo Nakata , Fumiyasu Hirose, Automatic test program generation for pipelined processors, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.580-583, November 06-10, 1994, San Jose, California, USA
Christian Jacobi, II, Formal Verification of Complex Out-of-Order Pipelines by Combining Model-Checking and Theorem-Proving, Proceedings of the 14th International Conference on Computer Aided Verification, p.309-323, July 27-31, 2002
Jhala, R. and McMillan, K. 2001. Microarchitecture verification by compositional model checking. In Proceedings of the Conference on Computer Aided Verification (CAV), G. Berry et al., Eds. Lecture Notes in Computer Science, vol. 2102. Springer, 396--410.
Heon-Mo Koo , Prabhat Mishra, Functional test generation using property decompositions for validation of pipelined processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Heon-Mo Koo , Prabhat Mishra, Test generation using SAT-based bounded model checking for validation of pipelined processors, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127991]
Heon-Mo Koo , Prabhat Mishra , Jayanta Bhadra , Magdy Abadir, Directed Micro-architectural Test Generation for an Industrial Processor: A Case Study, Proceedings of the Seventh International Workshop on Microprocessor Test and Verification, p.33-36, December 04-05, 2006[doi>10.1109/MTV.2006.10]
Angela Krstic , Wei-Cheng Lai , Kwang-Ting Cheng , Li Chen , Sujit Dey, Embedded Software-Based Self-Test for Programmable Core-Based Designs, IEEE Design & Test, v.19 n.4, p.18-27, July 2002[doi>10.1109/MDT.2002.1018130]
Prabhat Mishra , Nikil Dutt, Functional Coverage Driven Test Generation for Validation of Pipelined Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.678-683, March 07-11, 2005[doi>10.1109/DATE.2005.162]
Prabhat Mishra , Nikil Dutt, Graph-Based Functional Test Program Generation for Pipelined Processors, Proceedings of the conference on Design, automation and test in Europe, p.10182, February 16-20, 2004
Mishra, P. and Dutt, N. 2002. Architecture description language driven functional test program generation for microprocessors using SMV. Tech. Rep. CECS 02-26, University of California, Irvine.
Prabhat Mishra , Arun Kejariwal , Nikil Dutt, Synthesis-driven Exploration of Pipelined Embedded Processors, Proceedings of the 17th International Conference on VLSI Design, p.921, January 05-09, 2004
Prabhat Mishra , Nikil Dutt , Alex Nicolau, Functional abstraction driven design space exploration of heterogeneous programmable architectures, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, MontrÃ©al, P.Q., Canada[doi>10.1145/500001.500061]
Ganapathy Parthasarathy , Madhu K. Iyer , Kwang-Ting (Tim) Cheng , Li-C. Wang, Safety Property Verification Using Sequential SAT and Bounded Model Checking, IEEE Design & Test, v.21 n.2, p.132-143, March 2004[doi>10.1109/MDT.2004.1277906]
Ganapathy Parthasarathy , Madhu K. Iyer , Tao Feng , Li-C. Wang , Kwang-Ting (Tim) Cheng , Magdy S. Abadir, Combining ATPG and Symbolic Simulation for Efficient Validation of Embedded Array Systems, Proceedings of the 2002 IEEE International Test Conference, p.203, October 07-10, 2002
Andrew Piziali, Functional Verification Coverage Measurement and Analysis, Springer Publishing Company, Incorporated, 2007
CORPORATE SPARC International, Inc., The SPARC architecture manual: version 8, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
SuperScalar. 2008. A superscalar version of the DLX processor. http://www.rs.e-technik.tu-darmstadt.de/TUD/res/dlxdocu/SuperscalarDLX.html.
Symbolic Model Verifier. 2008 SMV homepage. http://www.cs.cmu.edu/~modelcheck.
Serdar Tasiran , Kurt Keutzer, Coverage Metrics for Functional Validation of Hardware Designs, IEEE Design & Test, v.18 n.4, p.36-45, July 2001[doi>10.1109/54.936247]
S. M. Thatte , J. A. Abraham, Test Generation for Microprocessors, IEEE Transactions on Computers, v.29 n.6, p.429-441, June 1980[doi>10.1109/TC.1980.1675602]
Shmuel Ur , Yaov Yadin, Micro architecture coverage directed generation of test programs, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.175-180, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309909]
Ilya Wagner , Valeria Bertacco , Todd Austin, StressTest: an automatic approach to test generation via activity monitors, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065788]
Zivojnovic, V., Pees, S., and Meyr, H. 1996. LISA - Machine description language and generic machine model for HW/SW co-design. In Proceedings of the IEEE Workshop on VLSI Signal Processing, 127--136.
