library verilog;
use verilog.vl_types.all;
entity pcAdder is
    port(
        RST             : in     vl_logic;
        currPC          : in     vl_logic_vector(31 downto 0);
        nextPC          : out    vl_logic_vector(31 downto 0)
    );
end pcAdder;
