
"C:/lscc/radiant/1.0/tcltk/bin/tclsh" "FinalProject_impl_1_synthesize.tcl"

synthesis -f FinalProject_impl_1_lattice.synproj
synthesis:  version Radiant (64-bit) 1.0.0.350.6

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.
Tue Apr 23 19:23:23 2019


Command Line:  C:\lscc\radiant\1.0\ispfpga\bin\nt64\synthesis.exe -f FinalProject_impl_1_lattice.synproj -gui -msgset C:/Users/Jonathan/my_designs/FinalProject/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -top option is not used.
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family : iCE40UP


### Device  : iCE40UP5K


### Package : SG48


### Speed   : High-Performance_1.2V


                                                         


INFO - User-Selected Strategy SettingsOptimization goal = Area
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = FinalProject_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-vh2008

-path C:/Users/Jonathan/my_designs/FinalProject (searchpath added)
-path C:/Users/Jonathan/my_designs/FinalProject/impl_1 (searchpath added)
-path C:/Users/Jonathan/my_designs/FinalProject/pll (searchpath added)
-path C:/lscc/radiant/1.0/ispfpga/ice40tp/data (searchpath added)
Mixed language design
WARNING - A top-level module has not been specified for the mixed language design.Verilog design file = C:/lscc/radiant/1.0/ip/pmi/pmi.v
Verilog design file = C:/Users/Jonathan/my_designs/FinalProject/pll/rtl/pll.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.0/ip/pmi/pmi.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/toplevel.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/vga.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/toplevelNES.vhd
VHDL library = work
VHDL design file = C:/Users/Jonathan/my_designs/FinalProject/pattern_gen.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.0/ip/pmi/pmi.v. VERI-1482
INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(1):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_add.v(50):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(2):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_complex_mult.v(52):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(3):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(4):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_mac.v(52):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(5):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_multaddsub.v(52):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(6):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_mult.v(51):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(7):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dp.v(47):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(8):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_ram_dq.v(45):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.v(9):analyzing included file . VERI-1328INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi_sub.v(50):analyzing included file . VERI-1328Analyzing Verilog file c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v. VERI-1482
INFO - "c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v(9):analyzing included file . VERI-1328Analyzing VHDL file c:/lscc/radiant/1.0/ip/pmi/pmi.vhd. VHDL-1481
INFO - "c:/lscc/radiant/1.0/ip/pmi/pmi.vhd(4):analyzing package . VHDL-1014Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/toplevel.vhd. VHDL-1481
INFO - "c:/users/jonathan/my_designs/finalproject/toplevel.vhd(4):analyzing entity . VHDL-1012INFO - "c:/users/jonathan/my_designs/finalproject/toplevel.vhd(16):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/vga.vhd. VHDL-1481
INFO - "c:/users/jonathan/my_designs/finalproject/vga.vhd(4):analyzing entity . VHDL-1012INFO - "c:/users/jonathan/my_designs/finalproject/vga.vhd(15):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/toplevelnes.vhd. VHDL-1481
INFO - "c:/users/jonathan/my_designs/finalproject/toplevelnes.vhd(5):analyzing entity . VHDL-1012INFO - "c:/users/jonathan/my_designs/finalproject/toplevelnes.vhd(17):analyzing architecture . VHDL-1010Analyzing VHDL file c:/users/jonathan/my_designs/finalproject/pattern_gen.vhd. VHDL-1481
INFO - "c:/users/jonathan/my_designs/finalproject/pattern_gen.vhd(6):analyzing entity . VHDL-1012INFO - "c:/users/jonathan/my_designs/finalproject/pattern_gen.vhd(27):analyzing architecture . VHDL-1010WARNING - Setting topvhd as the top-level module. To specify the top-level module explicitly, use the -top option.INFO - The default VHDL library search path is now "C:/Users/Jonathan/my_designs/FinalProject/impl_1". VHDL-1504Top module language type = VHDL.
unit topvhd is not yet analyzed. VHDL-1485
c:/users/jonathan/my_designs/finalproject/toplevel.vhd(4): executing topvhd(synth)

INFO - "c:/users/jonathan/my_designs/finalproject/toplevel.vhd(77):going to verilog side to elaborate module . VHDL-1399INFO - "c:/users/jonathan/my_designs/finalproject/toplevel.vhd(77):back to VHDL to continue elaboration. VHDL-1400INFO - "c:/users/jonathan/my_designs/finalproject/toplevel.vhd(78):going to verilog side to elaborate module . VHDL-1399INFO - "c:/users/jonathan/my_designs/finalproject/toplevel.vhd(78):back to VHDL to continue elaboration. VHDL-1400WARNING - "c:/users/jonathan/my_designs/finalproject/toplevel.vhd(14):replacing existing netlist (topvhd). VHDL-1205Top module name (VHDL, mixed language): topvhd
Loading device for application lse from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - "c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v(47):input port  is not connected on this instance. VDB-1013WARNING - "c:/users/jonathan/my_designs/finalproject/pll/rtl/pll.v(47):input port  is not connected on this instance. VDB-1013WARNING - "c:/users/jonathan/my_designs/finalproject/pll/rtl/core/lscc_pll.v(95):net  does not have a driver. VDB-1002WARNING - "c:/users/jonathan/my_designs/finalproject/pll/rtl/core/lscc_pll.v(96):net  does not have a driver. VDB-1002######## Missing driver on net \Hello/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \Hello/lscc_pll_inst/sdi_i. Patching with GND.



WARNING - Bit 0 of Register \Hola/pos_y is stuck at ZeroWARNING - Bit 1 of Register \Hola/pos_y is stuck at OneWARNING - Bit 2 of Register \Hola/pos_y is stuck at OneWARNING - Bit 3 of Register \Hola/pos_y is stuck at OneWARNING - Bit 4 of Register \Hola/pos_y is stuck at ZeroWARNING - Bit 5 of Register \Hola/pos_y is stuck at ZeroWARNING - Bit 6 of Register \Hola/pos_y is stuck at ZeroWARNING - Bit 7 of Register \Hola/pos_y is stuck at ZeroWARNING - Bit 8 of Register \Hola/pos_y is stuck at OneWARNING - Bit 9 of Register \Hola/pos_y is stuck at ZeroApplying 1.000000 MHz constraint to all clocks


Starting design annotation....


WARNING - User constraint/setting (may come from constraint file or attribute in HDL) overrides device constraint for port 'OUTGLOBAL' of PLL '\Hello/lscc_pll_inst/u_PLL_B'.
Starting full timing analysis...
Worst slack in design 964882
WARNING - "TheWARNING - "TheWARNING - "The
################### Begin Area Report (topvhd)######################
Number of register bits => 111 of 5280 (2 % )
CCU2 => 61
FD1P3XZ => 111
HSOSC_CORE => 1
IB => 1
LUT4 => 130
OB => 10
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 6

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : Hello/lscc_pll_inst/pll_clock, loads : 0
  Net : clk, loads : 1
  Net : NES/NESclk_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : Howdy/row_9__N_189, loads : 64
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Howdy/row_9__N_189, loads : 64
  Net : Howdy/row_9__N_187, loads : 32
  Net : NES/n1215, loads : 20
  Net : NES/button_sig[6], loads : 10
  Net : Howdy/n1195, loads : 10
  Net : Hola/pos_x[9], loads : 9
  Net : Howdy/rowp[3], loads : 8
  Net : Howdy/colp[4], loads : 8
  Net : Howdy/rowp[9], loads : 7
  Net : Howdy/rowp[5], loads : 7
################### End Clock Report ##################

Peak Memory Usage: 153.266  MB

--------------------------------------------------------------
Total CPU time for LSE flow : 5.328  secs
Total REAL time for LSE flow : 6.000  secs
--------------------------------------------------------------


postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -keeprtl -w -o FinalProject_impl_1.udb FinalProject_impl_1.vm
POSTSYN: Post Synthesis Process Radiant (64-bit) 1.0.0.350.6
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -keeprtl -w -o FinalProject_impl_1.udb -gui -msgset C:/Users/Jonathan/my_designs/FinalProject/promote.xml FinalProject_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'FinalProject_impl_1.vm' ...

Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Starting design annotation....


Writing output file 'FinalProject_impl_1.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 72 MB


map "FinalProject_impl_1_syn.udb" "C:/Users/Jonathan/my_designs/FinalProject/FinalProject.pdc" -o "FinalProject_impl_1.udb"     
map:  version Radiant (64-bit) 1.0.0.350.6

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
   Picdevice="iCE40UP5K"

   Pictype="SG48"

   Picspeed=High-Performance_1.2V

   Remove unused logic

   Do not produce over sized UDBs.

Part used: iCE40UP5KSG48, Performance used: High-Performance_1.2V.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of slice registers: 111 out of  5280 (2%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           263 out of  5280 (5%)
      Number of logic LUT4s:             130
      Number of inserted feedthru LUT4s:  11
      Number of ripple logic:             61 (122 LUT4s)
   Number of IO sites used:   11 out of 39 (28%)
      Number of IO sites used for general PIOs: 11
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 11 out of 36 (31%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net pll_clock: 68 loads, 68 rising, 0 falling (Driver: Pin Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net NESclk_c: 3 loads, 3 rising, 0 falling (Driver: Pin NES.i3_4_lut/OUT)
      Net clk: 1 loads, 1 rising, 0 falling (Driver: Pin Hi/CLKHF)
   Number of Clock Enables:  3
      Net VCC_net: 1 loads, 0 SLICEs
      Net Howdy/row_9__N_189: 17 loads, 17 SLICEs
      Net n1195: 9 loads, 9 SLICEs
   Number of LSRs:  7
      Net NES/n1215: 11 loads, 11 SLICEs
      Net Howdy/row_9__N_189: 17 loads, 17 SLICEs
      Net Howdy/row_9__N_187: 17 loads, 17 SLICEs
      Net Howdy/n942: 1 loads, 1 SLICEs
      Net Howdy/valid_N_234: 1 loads, 1 SLICEs
      Net Howdy/n943: 1 loads, 1 SLICEs
      Net Hola/n1217: 3 loads, 3 SLICEs
   Top 10 highest fanout non-clock nets:
      Net Howdy/row_9__N_189: 34 loads
      Net Howdy/row_9__N_187: 17 loads
      Net VCC_net: 15 loads
      Net button_sig[6]: 11 loads
      Net NES/n1215: 11 loads
      Net n1195: 10 loads
      Net colp[4]: 9 loads
      Net Hola/pos_x[9]: 9 loads
      Net rowp[3]: 9 loads
      Net colp[8]: 8 loads

Running physical design DRC...

Loading udb::Database ...
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 65 MB


timing -sethld -v 10 -u 10 -endpoints 10  -nperend 1 -html -rpt "FinalProject_impl_1.tw1" "FinalProject_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt FinalProject_impl_1.tw1 FinalProject_impl_1.udb -gui
Starting design reading...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Loading udb::Database ...
Successfully loading udb, 0.03 seconds


Starting design annotation....



Starting full timing analysis...
WARNING - "The
STA Runtime and Peak Memory Usage :
Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 74 MB


par -f "FinalProject_impl_1.p2t" "FinalProject_impl_1_map.udb" "FinalProject_impl_1.udb"

Lattice Place and Route Report for Design "FinalProject_impl_1_map.udb"
Tue Apr 23 19:23:33 2019

PAR: Place And Route Radiant (64-bit) 1.0.0.350.6.
Command Line: par -w -t 1 -exp parPathBased=ON FinalProject_impl_1_map.udb \
	FinalProject_impl_1_par.dir/5_1.udb 

Loading FinalProject_impl_1_map.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Design:  topvhd
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

WARNING: udb::Constraint "create_generated_clock -name {u_PLL_B/OUTGLOBAL} -source [get_pins Hello.lscc_pll_inst.u_PLL_B/REFERENCECLK] -multiply_by 67 [get_pins Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL]" does not have corresponding tmConstraint. Please check if the resource objects of the constraint are valid carefully!
Number of Signals: 482
Number of Connections: 1081
Device utilization summary:

   SLICE (est.)     141/2640          5% used
     LUT            263/5280          4% used
     REG            111/5280          2% used
   PIO               11/56           19% used
                     11/36           30% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                1/1           100% used
   RGBOUTBUF          0/3             0% used
   I3C                2/2           100% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   11 out of 11 pins locked (100% locked).
Finished Placer Phase 0 (HIER).  CPU time: 1 secs , REAL time: 0 secs 


....................
Finished Placer Phase 0 (AP).  CPU time: 2 secs , REAL time: 2 secs 

Starting Placer Phase 1. REAL time: 2 secs 
..  ..
....................

Placer score = 39982.

Device SLICE utilization summary after final SLICE packing:
   SLICE            137/2640          5% used

Finished Placer Phase 1.  CPU time: 19 secs , REAL time: 20 secs 

Starting Placer Phase 2.
.

Placer score =  55601
Finished Placer Phase 2.  CPU time: 19 secs , REAL time: 20 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "pll_clock" from OUTGLOBAL on comp "Hello.lscc_pll_inst.u_PLL_B" on site "PLL_R13C32", clk load = 62, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   11 out of 56 (19.6%) PIO sites used.
   11 out of 36 (30.6%) bonded PIO sites used.
   Number of PIO comps: 11; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 8 / 14 ( 57%) | 3.3V       |            |            |
| 1        | 0 / 14 (  0%) | OFF        |            |            |
| 2        | 3 / 8 ( 37%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 19 secs , REAL time: 20 secs 

Writing design to file FinalProject_impl_1_par.dir/5_1.udb ...


Start NBR router at 19:23:53 04/23/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
215 connections routed with dedicated routing resources
1 global clock signals routed
277 connections routed (of 1072 total) (25.84%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (1 used out of 8 available):
#7  Signal "pll_clock"
       Clock   loads: 62    out of    62 routed (100.00%)
Other clocks:
    Signal "NESclk_c"
       Clock   loads: 0     out of     2 routed (  0.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
    Signal "clk"
       Clock   loads: 0     out of     1 routed (  0.00%)
    Signal "Hello/lscc_pll_inst/feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0

Start NBR section for initial routing at 19:23:54 04/23/19
Level 4, iteration 1
17(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.874ns/0.000ns; real time: 2 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:23:55 04/23/19
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.874ns/0.000ns; real time: 2 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.874ns/0.000ns; real time: 2 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 10.874ns/0.000ns; real time: 2 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 19:23:55 04/23/19
FALSE ARC LibDelays : 16, 0, 16, 0

Start NBR section for re-routing at 19:23:56 04/23/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 3 secs 

Start NBR section for post-routing at 19:23:56 04/23/19

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 10.874ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only.


FALSE ARC LibDelays : 16, 0, 16, 0
---------------------------------------------------------
Clock routing summary:
Primary clocks (1 used out of 8 available):
#7  Signal "pll_clock"
       Clock   loads: 62    out of    62 routed (100.00%)
Other clocks:
    Signal "NESclk_c"
       Clock   loads: 2     out of     2 routed (100.00%)
       Data    loads: 1     out of     1 routed (100.00%)
    Signal "clk"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "Hello/lscc_pll_inst/feedback_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
Total CPU time 5 secs 
Total REAL time: 6 secs 
Completely routed.
End of route.  1072 routed (100.00%); 0 unrouted.

Writing design to file FinalProject_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 10.874
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 3.112
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 25 secs 
Total REAL Time: 26 secs 
Peak Memory Usage: 122 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

timing -sethld -v 10 -u 10 -endpoints 10  -nperend 1 -html -rpt "FinalProject_impl_1.twr" "FinalProject_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt FinalProject_impl_1.twr FinalProject_impl_1.udb -gui
Starting design reading...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Loading udb::Database ...
Successfully loading udb, 0.06 seconds


Starting design annotation....



Starting full timing analysis...
WARNING - "The
STA Runtime and Peak Memory Usage :
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 100 MB


bitgen -w "FinalProject_impl_1.udb" -f "FinalProject_impl_1.t2b" 
Loading FinalProject_impl_1.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.


BITGEN: Bitstream Generator Radiant (64-bit) 1.0.0.350.6
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:\Users\Jonathan\my_designs\FinalProject\impl_1\FinalProject_impl_1.bin".

backanno "FinalProject_impl_1.udb" -n Verilog  -o "FinalProject_impl_1_vo.vo"      -sp "High-Performance_1.2V"  -w -neg
backanno: version Radiant (64-bit) 1.0.0.350.6
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist based on the FinalProject_impl_1 design file.

Device performance grade changed to High-Performance_1.2V.
Loading FinalProject_impl_1.udb ...
Loading device for application udb from file 'itpa08.nph' in environment: C:/lscc/radiant/1.0/ispfpga.
Writing Verilog netlist to file FinalProject_impl_1_vo.vo
Writing SDF timing to file FinalProject_impl_1_vo.sdf
Backanno finished with 0 posted error messages.
