;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	SUB #12, @0
	SUB 121, 101
	JMN 0, <-22
	JMN 0, <-22
	SUB 121, 101
	CMP #12, @0
	SUB 121, 101
	SUB @121, @106
	MOV 121, 101
	SUB #12, @0
	SUB <0, @2
	SUB <0, @2
	CMP @-127, 100
	CMP @-127, 100
	CMP #2, 0
	SLT @130, 9
	SPL 0, <-22
	MOV 2, 90
	MOV 2, 90
	SUB -207, <-120
	SUB #0, @12
	SUB <0, @2
	SLT 210, 30
	JMP -11, @-20
	JMP -11, @-20
	SUB @121, @106
	SUB <7, @602
	CMP @121, @106
	SUB @121, @106
	JMN 20, 5
	ADD #270, <1
	SPL 0, <-22
	ADD #270, <1
	SUB @121, @106
	CMP -207, <-120
	ADD 3, @220
	ADD 3, @220
	ADD 3, @220
	SUB #12, @0
	MOV -1, <-20
	CMP @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
