// Seed: 676045119
module module_0 (
    input  tri0 id_0,
    output wire id_1
);
  wire id_3;
  reg id_4, id_5;
  tri id_6 = ~id_6, id_7;
  assign {id_5, 1 == 1, id_5} = 1 == "";
  id_8(
      .id_0(1), .id_1(1)
  );
  wire id_9;
  wire id_10;
  wire id_11;
  initial begin : LABEL_0
    id_5 <= id_5;
  end
  wire id_12;
  wire id_13 = id_9;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri id_4,
    output tri1 id_5,
    input wire id_6,
    output wire id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10,
    output uwire id_11,
    output logic id_12,
    input supply0 id_13,
    input tri1 id_14,
    input uwire id_15,
    output wor id_16,
    output uwire id_17,
    output uwire id_18
);
  always_latch @* id_12 <= 1;
  assign id_1 = id_6;
  wire id_20;
  assign id_4 = id_9 === id_15;
  wire id_21;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
