

================================================================
== Vivado HLS Report for 'savekeyvalues0_1'
================================================================
* Date:           Mon Jul 27 23:31:43 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       71|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       27|    -|
|Register             |        -|      -|      169|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      169|       98|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln2517_1_fu_96_p2      |     +    |      0|  0|  32|          32|          17|
    |add_ln2517_fu_110_p2       |     +    |      0|  0|  33|          33|          33|
    |ap_block_pp0_stage0_01001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  71|          68|          54|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |dram_blk_n_AW  |   9|          2|    1|          2|
    |dram_blk_n_B   |   9|          2|    1|          2|
    |dram_blk_n_W   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  27|          6|    3|          6|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln2517_reg_143                           |  33|   0|   33|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |buffer_0_key_read_1_reg_138                  |  32|   0|   32|          0|
    |buffer_0_key_read_1_reg_138_pp0_iter1_reg    |  32|   0|   32|          0|
    |buffer_0_value_read_1_reg_133                |  32|   0|   32|          0|
    |buffer_0_value_read_1_reg_133_pp0_iter1_reg  |  32|   0|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 169|   0|  169|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|dram_blk_n_AW        | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|dram_blk_n_W         | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|dram_blk_n_B         | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|m_axi_dram_AWVALID   | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWREADY   |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWADDR    | out |   32|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWID      | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWLEN     | out |   32|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWSIZE    | out |    3|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWBURST   | out |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWLOCK    | out |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWCACHE   | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWPROT    | out |    3|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWQOS     | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWREGION  | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWUSER    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WVALID    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WREADY    |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WDATA     | out |   64|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WSTRB     | out |    8|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WLAST     | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WID       | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WUSER     | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARVALID   | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARREADY   |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARADDR    | out |   32|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARID      | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARLEN     | out |   32|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARSIZE    | out |    3|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARBURST   | out |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARLOCK    | out |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARCACHE   | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARPROT    | out |    3|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARQOS     | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARREGION  | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARUSER    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RVALID    |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RREADY    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RDATA     |  in |   64|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RLAST     |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RID       |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RUSER     |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RRESP     |  in |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BVALID    |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BREADY    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BRESP     |  in |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BID       |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BUSER     |  in |    1|    m_axi   |         dram        |    pointer   |
|dram_offset          |  in |   29|   ap_none  |     dram_offset     |    scalar    |
|buffer_0_key_read    |  in |   32|   ap_none  |  buffer_0_key_read  |    scalar    |
|buffer_0_value_read  |  in |   32|   ap_none  | buffer_0_value_read |    scalar    |
|offset_kvs           |  in |   32|   ap_none  |      offset_kvs     |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

