Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jul 10 10:56:23 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file eje3_timing_summary_routed.rpt -pb eje3_timing_summary_routed.pb -rpx eje3_timing_summary_routed.rpx -warn_on_violation
| Design       : eje3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   26          inf        0.000                      0                   26           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.196ns  (logic 5.330ns (40.394%)  route 7.866ns (59.606%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  entrada_IBUF[2]_inst/O
                         net (fo=24, routed)          4.114     5.578    entrada_IBUF[2]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.150     5.728 r  display_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           3.752     9.480    leds_OBUF[11]
    W18                  OBUF (Prop_obuf_I_O)         3.717    13.196 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.196    leds[11]
    W18                                                               r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.939ns  (logic 5.342ns (41.285%)  route 7.597ns (58.715%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  entrada_IBUF[2]_inst/O
                         net (fo=24, routed)          4.155     5.619    entrada_IBUF[2]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     5.771 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.442     9.213    leds_OBUF[3]
    P3                   OBUF (Prop_obuf_I_O)         3.726    12.939 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.939    leds[3]
    P3                                                                r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.554ns  (logic 5.347ns (42.594%)  route 7.207ns (57.406%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  entrada_IBUF[2]_inst/O
                         net (fo=24, routed)          2.733     4.196    entrada_IBUF[2]
    SLICE_X34Y20         LUT4 (Prop_lut4_I3_O)        0.152     4.348 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.474     8.822    leds_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.731    12.554 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.554    leds[2]
    N3                                                                r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.407ns  (logic 5.109ns (41.181%)  route 7.297ns (58.819%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  entrada_IBUF[2]_inst/O
                         net (fo=24, routed)          2.743     4.206    entrada_IBUF[2]
    SLICE_X34Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.330 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.555     8.885    leds_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.407 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.407    leds[0]
    L1                                                                r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[3]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.879ns  (logic 5.324ns (44.817%)  route 6.555ns (55.183%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  entrada[3] (IN)
                         net (fo=0)                   0.000     0.000    entrada[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  entrada_IBUF[3]_inst/O
                         net (fo=25, routed)          2.555     4.003    leds_OBUF[7]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.153     4.156 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.000     8.157    leds_OBUF[1]
    P1                   OBUF (Prop_obuf_I_O)         3.722    11.879 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.879    leds[1]
    P1                                                                r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.775ns  (logic 5.349ns (45.431%)  route 6.425ns (54.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  entrada_IBUF[2]_inst/O
                         net (fo=24, routed)          4.707     6.171    entrada_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.152     6.323 r  display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.718     8.041    display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    11.775 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.775    display[0]
    U7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[0]
                            (input port)
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.683ns  (logic 5.342ns (45.725%)  route 6.341ns (54.275%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  entrada[0] (IN)
                         net (fo=0)                   0.000     0.000    entrada[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  entrada_IBUF[0]_inst/O
                         net (fo=15, routed)          4.532     5.985    entrada_IBUF[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     6.137 r  display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.808     7.946    display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.737    11.683 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.683    display[5]
    W6                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.540ns  (logic 5.324ns (46.135%)  route 6.216ns (53.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  entrada_IBUF[2]_inst/O
                         net (fo=24, routed)          4.150     5.614    entrada_IBUF[2]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.150     5.764 r  leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.066     7.830    leds_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.710    11.540 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.540    leds[6]
    V3                                                                r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[0]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.540ns  (logic 5.342ns (46.296%)  route 6.197ns (53.704%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  entrada[0] (IN)
                         net (fo=0)                   0.000     0.000    entrada[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  entrada_IBUF[0]_inst/O
                         net (fo=15, routed)          4.533     5.986    entrada_IBUF[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.152     6.138 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     7.802    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    11.540 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.540    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.471ns  (logic 5.092ns (44.391%)  route 6.379ns (55.609%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  entrada_IBUF[2]_inst/O
                         net (fo=24, routed)          4.707     6.171    entrada_IBUF[2]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.295 r  display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     7.967    display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.471 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.471    display[1]
    V5                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 entrada[3]
                            (input port)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.422ns (75.137%)  route 0.470ns (24.863%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  entrada[3] (IN)
                         net (fo=0)                   0.000     0.000    entrada[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  entrada_IBUF[3]_inst/O
                         net (fo=25, routed)          0.470     0.687    leds_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         1.205     1.892 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.892    leds[7]
    V13                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.544ns (63.500%)  route 0.887ns (36.500%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  entrada_IBUF[2]_inst/O
                         net (fo=24, routed)          0.493     0.725    entrada_IBUF[2]
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.048     0.773 r  leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.167    leds_OBUF[13]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.431 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.431    leds[13]
    U19                                                               r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[2]
                            (input port)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.479ns (57.758%)  route 1.081ns (42.242%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  entrada[2] (IN)
                         net (fo=0)                   0.000     0.000    entrada[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  entrada_IBUF[2]_inst/O
                         net (fo=24, routed)          0.493     0.725    entrada_IBUF[2]
    SLICE_X0Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.588     1.358    leds_OBUF[8]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.560 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.560    leds[8]
    V14                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[0]
                            (input port)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.352ns  (logic 1.476ns (44.029%)  route 1.876ns (55.971%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  entrada[0] (IN)
                         net (fo=0)                   0.000     0.000    entrada[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  entrada_IBUF[0]_inst/O
                         net (fo=15, routed)          1.079     1.300    entrada_IBUF[0]
    SLICE_X34Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.798     2.142    leds_OBUF[12]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.352 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.352    leds[12]
    V19                                                               r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.417ns  (logic 1.480ns (43.313%)  route 1.937ns (56.687%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  entrada_IBUF[1]_inst/O
                         net (fo=19, routed)          1.610     1.839    entrada_IBUF[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.884 r  display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.211    display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.417 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.417    display[1]
    V5                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.483ns  (logic 1.510ns (43.358%)  route 1.973ns (56.642%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  entrada_IBUF[1]_inst/O
                         net (fo=19, routed)          1.637     1.866    entrada_IBUF[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.911 r  display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.247    display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.483 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.483    display[4]
    U8                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.509ns  (logic 1.495ns (42.614%)  route 2.014ns (57.386%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  entrada_IBUF[1]_inst/O
                         net (fo=19, routed)          1.635     1.864    entrada_IBUF[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.909 r  display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.288    display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.509 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.509    display[2]
    U5                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.539ns  (logic 1.570ns (44.353%)  route 1.969ns (55.647%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  entrada_IBUF[1]_inst/O
                         net (fo=19, routed)          1.635     1.864    entrada_IBUF[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.042     1.906 r  display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.241    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     3.539 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.539    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[1]
                            (input port)
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.540ns  (logic 1.572ns (44.400%)  route 1.968ns (55.600%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  entrada[1] (IN)
                         net (fo=0)                   0.000     0.000    entrada[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  entrada_IBUF[1]_inst/O
                         net (fo=19, routed)          1.610     1.839    entrada_IBUF[1]
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.048     1.887 r  display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.245    display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.540 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.540    display[0]
    U7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 entrada[0]
                            (input port)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.585ns  (logic 1.550ns (43.250%)  route 2.034ns (56.750%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  entrada[0] (IN)
                         net (fo=0)                   0.000     0.000    entrada[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  entrada_IBUF[0]_inst/O
                         net (fo=15, routed)          1.075     1.296    entrada_IBUF[0]
    SLICE_X34Y20         LUT4 (Prop_lut4_I2_O)        0.048     1.344 r  leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.960     2.303    leds_OBUF[10]
    U15                  OBUF (Prop_obuf_I_O)         1.282     3.585 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.585    leds[10]
    U15                                                               r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------





