// Seed: 960422713
module module_0;
  logic id_1;
  logic id_2;
  logic id_3;
  assign id_1 = 1;
  always @(posedge id_0 or negedge "") id_2 = 1;
endmodule
