// Seed: 2914725838
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output tri   id_2
);
  always id_2 = (1);
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    input wor id_3,
    output wor id_4,
    input wire id_5,
    output tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    output tri id_13,
    input tri1 id_14,
    input tri1 id_15
);
  wire id_17, id_18 = ~(id_3), id_19, id_20;
  always id_4 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_6
  );
  assign modCall_1.id_0 = 0;
  assign id_4 = -1;
endmodule
