v {xschem version=3.4.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 1060 -1010 1060 -950 {
lab=tah_vp}
N 1090 -1010 1090 -950 {
lab=tah_vp}
N 1120 -1010 1120 -950 {
lab=tah_vp}
N 1150 -1010 1150 -950 {
lab=tah_vp}
N 1180 -1010 1180 -950 {
lab=tah_vp}
N 1210 -1010 1210 -950 {
lab=tah_vp}
N 1240 -1010 1240 -950 {
lab=tah_vp}
N 1270 -1010 1270 -950 {
lab=tah_vp}
N 1400 -1010 1400 -950 {
lab=tah_vp}
N 1430 -1010 1430 -950 {
lab=tah_vp}
N 1460 -1010 1460 -950 {
lab=tah_vp}
N 1490 -1010 1490 -950 {
lab=tah_vp}
N 1520 -1010 1520 -950 {
lab=tah_vp}
N 1550 -1010 1550 -950 {
lab=tah_vp}
N 1580 -1010 1580 -950 {
lab=tah_vp}
N 1610 -1010 1610 -950 {
lab=tah_vp}
N 1060 -850 1060 -790 {
lab=tah_vn}
N 1090 -850 1090 -790 {
lab=tah_vn}
N 1120 -850 1120 -790 {
lab=tah_vn}
N 1150 -850 1150 -790 {
lab=tah_vn}
N 1180 -850 1180 -790 {
lab=tah_vn}
N 1210 -850 1210 -790 {
lab=tah_vn}
N 1240 -850 1240 -790 {
lab=tah_vn}
N 1270 -850 1270 -790 {
lab=tah_vn}
N 1400 -850 1400 -790 {
lab=tah_vn}
N 1430 -850 1430 -790 {
lab=tah_vn}
N 1460 -850 1460 -790 {
lab=tah_vn}
N 1490 -850 1490 -790 {
lab=tah_vn}
N 1520 -850 1520 -790 {
lab=tah_vn}
N 1550 -850 1550 -790 {
lab=tah_vn}
N 1580 -850 1580 -790 {
lab=tah_vn}
N 1610 -850 1610 -790 {
lab=tah_vn}
N 910 -950 1610 -950 {
lab=tah_vp}
N 910 -850 1610 -850 {
lab=tah_vn}
N 1610 -950 1740 -950 {
lab=tah_vp}
N 1610 -850 1740 -850 {
lab=tah_vn}
N 1060 -1340 1060 -1250 {
lab=sw6}
N 1090 -1340 1090 -1250 {
lab=sw5}
N 1120 -1340 1120 -1250 {
lab=sw4}
N 1150 -1340 1150 -1250 {
lab=sw3}
N 1180 -1340 1180 -1250 {
lab=sw2}
N 1210 -1340 1210 -1250 {
lab=result2_sw[2]}
N 1240 -1340 1240 -1250 {
lab=result2_sw[1]}
N 1430 -1340 1430 -1250 {
lab=result_sw[1]}
N 1460 -1340 1460 -1250 {
lab=result_sw[2]}
N 1490 -1340 1490 -1250 {
lab=swd2}
N 1520 -1340 1520 -1250 {
lab=swd3}
N 1550 -1340 1550 -1250 {
lab=swd4}
N 1580 -1340 1580 -1250 {
lab=swd5}
N 1610 -1340 1610 -1250 {
lab=swd6}
N 1240 -550 1240 -460 {
lab=result2_sw_b[1]}
N 1210 -550 1210 -460 {
lab=result2_sw_b[2]}
N 1180 -550 1180 -460 {
lab=#net1}
N 1150 -550 1150 -460 {
lab=#net2}
N 1120 -550 1120 -460 {
lab=#net3}
N 1090 -550 1090 -460 {
lab=#net4}
N 1060 -550 1060 -460 {
lab=#net5}
N 1610 -550 1610 -460 {
lab=#net6}
N 1580 -550 1580 -460 {
lab=#net7}
N 1550 -550 1550 -460 {
lab=#net8}
N 1520 -550 1520 -460 {
lab=#net9}
N 1490 -550 1490 -460 {
lab=#net10}
N 1460 -550 1460 -460 {
lab=result_sw_b[2]}
N 1430 -550 1430 -460 {
lab=result_sw_b[1]}
N 1320 -1270 1320 -1250 {
lab=VREF}
N 1350 -1270 1350 -1250 {
lab=VSS}
N 800 -930 880 -930 {
lab=tah_vp}
N 800 -870 840 -870 {
lab=tah_vn}
N 510 -880 580 -880 {
lab=vin}
N 880 -930 890 -930 {
lab=tah_vp}
N 890 -950 890 -930 {
lab=tah_vp}
N 890 -950 910 -950 {
lab=tah_vp}
N 840 -870 890 -870 {
lab=tah_vn}
N 890 -870 890 -850 {
lab=tah_vn}
N 890 -850 910 -850 {
lab=tah_vn}
N 1320 -550 1320 -530 {
lab=VREF}
N 1350 -550 1350 -530 {
lab=VSS}
N 1740 -950 1740 -930 {
lab=tah_vp}
N 1740 -870 1740 -850 {
lab=tah_vn}
N 510 -920 580 -920 {
lab=vip}
N 1380 -1270 1380 -1250 {
lab=VDD}
N 1380 -550 1380 -530 {
lab=VDD}
N 1210 -1520 1210 -1340 {
lab=result2_sw[2]}
N 1240 -1520 1240 -1340 {
lab=result2_sw[1]}
N 1430 -1520 1430 -1340 {
lab=result_sw[1]}
N 1460 -1520 1460 -1340 {
lab=result_sw[2]}
N 1430 -460 1430 -280 {
lab=result_sw_b[1]}
N 1460 -460 1460 -280 {
lab=result_sw_b[2]}
N 1210 -460 1210 -280 {
lab=result2_sw_b[2]}
N 1240 -460 1240 -280 {
lab=result2_sw_b[1]}
N 190 -920 320 -920 {
lab=#net11}
N 190 -880 220 -880 {
lab=VSS}
N 300 -880 320 -880 {
lab=VSS}
N 150 -950 150 -930 {
lab=vip}
N 360 -950 360 -930 {
lab=vin}
N 300 -880 300 -840 {
lab=VSS}
N 220 -880 220 -840 {
lab=VSS}
N 220 -840 300 -840 {
lab=VSS}
N 260 -860 260 -840 {
lab=VSS}
N 260 -840 260 -820 {
lab=VSS}
N 260 -740 260 -720 {
lab=VSS}
N 150 -800 260 -800 {
lab=#net12}
N 260 -800 360 -800 {
lab=#net12}
N 150 -870 150 -800 {
lab=#net12}
N 360 -870 360 -800 {
lab=#net12}
N 1830 -1130 1830 -1090 {
lab=VSS}
N 1830 -1260 1830 -1190 {
lab=cdac_vd}
N 1830 -1260 1910 -1260 {
lab=cdac_vd}
N 3160 -840 3290 -840 {
lab=result[0:7]}
N 2470 -780 2860 -780 {
lab=COMP_RESULT}
N 2560 -210 3030 -210 {
lab=VSS}
N 2560 90 3030 90 {
lab=VSS}
N 3430 -510 4350 -510 {
lab=VSS}
N 2550 -510 3430 -510 {
lab=VSS}
N 2070 -920 2110 -920 {
lab=COMP_RESULT}
N 1680 -1180 1790 -1180 {
lab=tah_vp}
N 1680 -1180 1680 -950 {
lab=tah_vp}
N 1710 -1140 1710 -850 {
lab=tah_vn}
N 1710 -1140 1790 -1140 {
lab=tah_vn}
N 3340 -180 3810 -180 {
lab=VSS}
C {./../xschem/hgu_comp.sym} 1910 -900 0 0 {name=x2}
C {./../xschem/hgu_cdac_half.sym} 510 -890 0 0 {name=x3}
C {./../xschem/hgu_cdac_half.sym} 510 -910 2 1 {name=x4}
C {devices/lab_wire.sym} 1350 -530 2 1 {name=p4 sig_type=std_logic lab=VSS}
C {./../xschem/hgu_tah.sym} 650 -900 0 0 {name=x21}
C {devices/lab_wire.sym} 570 -920 0 0 {name=p29 sig_type=std_logic lab=vip

}
C {devices/lab_wire.sym} 870 -870 0 0 {name=p30 sig_type=std_logic lab=tah_vn
}
C {devices/lab_wire.sym} 870 -930 0 0 {name=p31 sig_type=std_logic lab=tah_vp
}
C {devices/lab_wire.sym} 570 -880 0 0 {name=p32 sig_type=std_logic lab=vin

}
C {devices/gnd.sym} 720 -820 0 0 {name=l25 lab=GND}
C {devices/vdd.sym} 720 -980 0 0 {name=l26 lab=VDD}
C {devices/lab_wire.sym} 1320 -1270 0 0 {name=p1 sig_type=std_logic lab=VREF}
C {devices/lab_wire.sym} 1320 -530 2 1 {name=p3 sig_type=std_logic lab=VREF}
C {devices/lab_wire.sym} 1350 -1270 0 0 {name=p7 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1970 -830 2 0 {name=p33 sig_type=std_logic lab=READY}
C {devices/lab_pin.sym} 1830 -790 0 0 {name=p39 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1830 -1000 0 0 {name=p40 sig_type=std_logic lab=VDD}
C {devices/code.sym} 240 -620 0 0 {name=spice1 only_toplevel=false value="
.lib /foss/pdks/sky130A/libs.tech/ngspice/sky130.lib.spice tt
.include /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice
.include /foss/designs/hgu_goss/hgu/mag/hgu_cdac_unit.spice
.include /foss/designs/hgu_goss/hgu/spice/hgu_comp_flat_RC.spice
.include /foss/designs/hgu_goss/hgu/spice/hgu_sarlogic_8bit_logic_flat_RC.spice
.OPTIONS savecurrents
.control
  save all
  ac dec 10 1 1e9
  remzerovec
  write ac_top.raw
  plot vdb(cdac_vd)
  plot ph(cdac_vd)
.endc

"}
C {devices/vdd.sym} 420 -590 0 0 {name=l43 lab=VDD}
C {devices/gnd.sym} 420 -530 0 0 {name=l44 lab=GND}
C {devices/vsource.sym} 420 -560 0 0 {name=V52 value=1.8}
C {devices/vdd.sym} 470 -590 0 0 {name=l45 lab=VSS}
C {devices/gnd.sym} 470 -530 0 0 {name=l46 lab=GND}
C {devices/vsource.sym} 470 -560 0 0 {name=V53 value=0}
C {devices/vdd.sym} 720 -590 0 0 {name=l47 lab=VGND}
C {devices/gnd.sym} 570 -530 0 0 {name=l48 lab=GND}
C {devices/vsource.sym} 570 -560 0 0 {name=V54 value=1.8}
C {devices/vdd.sym} 620 -590 0 0 {name=l49 lab=VNB}
C {devices/gnd.sym} 620 -530 0 0 {name=l50 lab=GND}
C {devices/vsource.sym} 620 -560 0 0 {name=V55 value=0}
C {devices/vdd.sym} 670 -590 0 0 {name=l51 lab=VPB}
C {devices/gnd.sym} 670 -530 0 0 {name=l52 lab=GND}
C {devices/vsource.sym} 670 -560 0 0 {name=V56 value=1.8}
C {devices/vdd.sym} 570 -590 0 0 {name=l53 lab=VPWR}
C {devices/gnd.sym} 720 -530 0 0 {name=l54 lab=GND}
C {devices/vsource.sym} 720 -560 0 0 {name=V57 value=0}
C {devices/vsource.sym} 800 -560 0 0 {name=V60 value="PULSE(0 1.8 50p 10p 10p 50n 100n)"}
C {devices/gnd.sym} 800 -530 0 0 {name=l57 lab=GND}
C {devices/lab_pin.sym} 800 -590 2 0 {name=p75 sig_type=std_logic lab=EXT_CLK}
C {devices/lab_wire.sym} 1860 -490 0 0 {name=p9 sig_type=std_logic lab=VREF}
C {./../xschem/hgu_cdac_sw_buffer.sym} 1150 -1420 0 0 {name=x6}
C {./../xschem/hgu_cdac_sw_buffer.sym} 1520 -1420 0 1 {name=x7}
C {devices/lab_wire.sym} 1060 -1300 0 0 {name=p56 sig_type=std_logic lab=sw6
}
C {devices/lab_wire.sym} 1090 -1300 0 0 {name=p57 sig_type=std_logic lab=sw5
}
C {devices/lab_wire.sym} 1120 -1300 0 0 {name=p58 sig_type=std_logic lab=sw4
}
C {devices/lab_wire.sym} 1150 -1300 0 0 {name=p59 sig_type=std_logic lab=sw3
}
C {devices/lab_wire.sym} 1180 -1300 0 0 {name=p60 sig_type=std_logic lab=sw2
}
C {./../xschem/hgu_cdac_sw_buffer.sym} 1150 -380 2 1 {name=x8}
C {./../xschem/hgu_cdac_sw_buffer.sym} 1520 -380 2 0 {name=x9}
C {devices/lab_wire.sym} 1380 -1270 0 0 {name=p14 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1380 -530 2 1 {name=p17 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1610 -1300 0 1 {name=p19 sig_type=std_logic lab=swd6
}
C {devices/lab_wire.sym} 1580 -1300 0 1 {name=p21 sig_type=std_logic lab=swd5
}
C {devices/lab_wire.sym} 1550 -1300 0 1 {name=p23 sig_type=std_logic lab=swd4
}
C {devices/lab_wire.sym} 1520 -1300 0 1 {name=p28 sig_type=std_logic lab=swd3
}
C {devices/lab_wire.sym} 1490 -1300 0 1 {name=p63 sig_type=std_logic lab=swd2
}
C {devices/gnd.sym} 1860 -430 0 0 {name=l1 lab=GND}
C {devices/vsource.sym} 1860 -460 0 0 {name=V1 value=0.9}
C {devices/vcvs.sym} 150 -900 0 1 {name=E1 value=0.5
}
C {devices/vcvs.sym} 360 -900 0 0 {name=E2 value=-0.5
}
C {devices/vsource.sym} 260 -890 0 0 {name=Vd value="AC 1"}
C {devices/vsource.sym} 260 -770 0 0 {name=V7 value=0.9}
C {devices/lab_wire.sym} 150 -950 0 0 {name=p8 sig_type=std_logic lab=vip

}
C {devices/lab_wire.sym} 360 -940 0 0 {name=p12 sig_type=std_logic lab=vin

}
C {devices/lab_pin.sym} 260 -820 0 0 {name=p13 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 260 -720 0 0 {name=p25 sig_type=std_logic lab=VSS}
C {devices/vcvs.sym} 1830 -1160 0 0 {name=E3 value=1}
C {devices/lab_pin.sym} 1830 -1090 0 0 {name=p26 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2110 -920 1 0 {name=p27 sig_type=std_logic lab=COMP_RESULT}
C {./../xschem/hgu_sarlogic.sym} 3010 -750 0 0 {name=x1}
C {devices/lab_pin.sym} 2470 -780 2 0 {name=p15 sig_type=std_logic lab=COMP_RESULT}
C {devices/noconn.sym} 2070 -880 2 0 {name=l2}
C {devices/lab_pin.sym} 3160 -860 2 0 {name=p65 sig_type=std_logic lab=sar_clk}
C {devices/lab_pin.sym} 3160 -840 2 0 {name=p67 sig_type=std_logic lab=result[0:7]}
C {devices/lab_pin.sym} 3160 -820 2 0 {name=p69 sig_type=std_logic lab=sample_clk}
C {devices/capa.sym} 3320 -840 3 0 {name=C2
m=1
value=10f
footprint=1206
device="ceramic capacitor"}
C {devices/lab_pin.sym} 3350 -840 2 0 {name=p70 sig_type=std_logic lab=VSS}
C {devices/vdd.sym} 2610 -450 1 0 {name=l5 lab=cap_ctrl_code[15]}
C {devices/vdd.sym} 2720 -450 1 0 {name=l6 lab=cap_ctrl_code[14]}
C {devices/vdd.sym} 2830 -570 1 0 {name=l19 lab=cap_ctrl_code[13]}
C {devices/vdd.sym} 2940 -570 1 0 {name=l29 lab=cap_ctrl_code[12]}
C {devices/vdd.sym} 3050 -450 1 0 {name=l30 lab=cap_ctrl_code[11]}
C {devices/vdd.sym} 3160 -450 1 0 {name=l31 lab=cap_ctrl_code[10]}
C {devices/vdd.sym} 3270 -570 1 0 {name=l32 lab=cap_ctrl_code[9]}
C {devices/vdd.sym} 3380 -570 1 0 {name=l33 lab=cap_ctrl_code[8]}
C {devices/vsource.sym} 3380 -540 0 0 {name=V36 value=1.8}
C {devices/vsource.sym} 2610 -480 0 0 {name=V37 value=0}
C {devices/vsource.sym} 2720 -480 0 0 {name=V38 value=0}
C {devices/vsource.sym} 2830 -480 0 0 {name=V39 value=0}
C {devices/vsource.sym} 2940 -480 0 0 {name=V40 value=0}
C {devices/vsource.sym} 3050 -480 0 0 {name=V41 value=0}
C {devices/vsource.sym} 3160 -480 0 0 {name=V42 value=0}
C {devices/vsource.sym} 3270 -480 0 0 {name=V43 value=0}
C {devices/lab_pin.sym} 2550 -510 0 0 {name=p73 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 3270 -540 0 0 {name=V44 value=1.8}
C {devices/vsource.sym} 3160 -540 0 0 {name=V45 value=1.8}
C {devices/vsource.sym} 3050 -540 0 0 {name=V46 value=1.8}
C {devices/vsource.sym} 2940 -540 0 0 {name=V47 value=1.8}
C {devices/vsource.sym} 2830 -540 0 0 {name=V48 value=1.8}
C {devices/vsource.sym} 2720 -540 0 0 {name=V49 value=1.8}
C {devices/vsource.sym} 2610 -540 0 0 {name=V50 value=1.8}
C {devices/vsource.sym} 3380 -480 0 0 {name=V51 value=0}
C {devices/noconn.sym} 2610 -570 2 0 {name=l34}
C {devices/noconn.sym} 2720 -570 2 0 {name=l36}
C {devices/noconn.sym} 2830 -450 2 0 {name=l37}
C {devices/noconn.sym} 2940 -450 2 0 {name=l38}
C {devices/noconn.sym} 3050 -570 2 0 {name=l39}
C {devices/noconn.sym} 3160 -570 2 0 {name=l40}
C {devices/noconn.sym} 3270 -450 2 0 {name=l41}
C {devices/noconn.sym} 3380 -450 2 0 {name=l42}
C {devices/lab_pin.sym} 3160 -800 2 0 {name=p48 sig_type=std_logic lab=sample_clk_b}
C {devices/lab_pin.sym} 2600 280 0 0 {name=p120 sig_type=std_logic lab=sel_bit[0]}
C {devices/lab_pin.sym} 2600 310 0 0 {name=p74 sig_type=std_logic lab=sel_bit[1]}
C {devices/vsource.sym} 2630 310 3 0 {name=V58 value=1.8}
C {devices/gnd.sym} 2660 310 0 0 {name=l55 lab=GND}
C {devices/vsource.sym} 2630 280 3 0 {name=V59 value=1.8}
C {devices/gnd.sym} 2660 280 0 0 {name=l56 lab=GND}
C {devices/lab_pin.sym} 3160 -780 2 0 {name=p81 sig_type=std_logic lab=result_sw[1:7]}
C {devices/lab_pin.sym} 3160 -760 2 0 {name=p82 sig_type=std_logic lab=result_sw_b[1:7]}
C {devices/lab_pin.sym} 3160 -740 2 0 {name=p83 sig_type=std_logic lab=result2_sw[1:7]}
C {devices/lab_pin.sym} 3160 -720 2 0 {name=p84 sig_type=std_logic lab=result2_sw_b[1:7]}
C {devices/vdd.sym} 2610 -150 1 0 {name=l17 lab=async_resetb_delay_cap_ctrl_code[3]}
C {devices/vdd.sym} 2720 -150 1 0 {name=l18 lab=async_resetb_delay_cap_ctrl_code[2]}
C {devices/vdd.sym} 2830 -270 1 0 {name=l20 lab=async_resetb_delay_cap_ctrl_code[1]}
C {devices/vdd.sym} 2940 -270 1 0 {name=l21 lab=async_resetb_delay_cap_ctrl_code[0]}
C {devices/vsource.sym} 2940 -240 0 0 {name=V14 value=1.8}
C {devices/vsource.sym} 2610 -180 0 0 {name=V17 value=0}
C {devices/vsource.sym} 2720 -180 0 0 {name=V61 value=0}
C {devices/vsource.sym} 2830 -180 0 0 {name=V62 value=0}
C {devices/lab_pin.sym} 2560 -210 0 0 {name=p49 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 2830 -240 0 0 {name=V63 value=1.8}
C {devices/vsource.sym} 2720 -240 0 0 {name=V64 value=1.8}
C {devices/vsource.sym} 2610 -240 0 0 {name=V65 value=1.8}
C {devices/vsource.sym} 2940 -180 0 0 {name=V66 value=0}
C {devices/noconn.sym} 2610 -270 2 0 {name=l23}
C {devices/noconn.sym} 2720 -270 2 0 {name=l27}
C {devices/noconn.sym} 2830 -150 2 0 {name=l28}
C {devices/noconn.sym} 2940 -150 2 0 {name=l35}
C {devices/vdd.sym} 2610 150 1 0 {name=l59 lab=async_setb_delay_cap_ctrl_code[3]}
C {devices/vdd.sym} 2720 150 1 0 {name=l60 lab=async_setb_delay_cap_ctrl_code[2]}
C {devices/vdd.sym} 2830 30 1 0 {name=l61 lab=async_setb_delay_cap_ctrl_code[1]}
C {devices/vdd.sym} 2940 30 1 0 {name=l62 lab=async_setb_delay_cap_ctrl_code[0]}
C {devices/vsource.sym} 2940 60 0 0 {name=V67 value=1.8}
C {devices/vsource.sym} 2610 120 0 0 {name=V68 value=0}
C {devices/vsource.sym} 2720 120 0 0 {name=V69 value=0}
C {devices/vsource.sym} 2830 120 0 0 {name=V70 value=0}
C {devices/lab_pin.sym} 2560 90 0 0 {name=p50 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 2830 60 0 0 {name=V71 value=1.8}
C {devices/vsource.sym} 2720 60 0 0 {name=V72 value=1.8}
C {devices/vsource.sym} 2610 60 0 0 {name=V73 value=1.8}
C {devices/vsource.sym} 2940 120 0 0 {name=V74 value=0}
C {devices/noconn.sym} 2610 30 2 0 {name=l67}
C {devices/noconn.sym} 2720 30 2 0 {name=l68}
C {devices/noconn.sym} 2830 150 2 0 {name=l69}
C {devices/noconn.sym} 2940 150 2 0 {name=l70}
C {devices/vdd.sym} 3490 -450 1 0 {name=l71 lab=cap_ctrl_code[7]}
C {devices/vdd.sym} 3600 -450 1 0 {name=l72 lab=cap_ctrl_code[6]}
C {devices/vdd.sym} 3710 -570 1 0 {name=l73 lab=cap_ctrl_code[5]}
C {devices/vdd.sym} 3820 -570 1 0 {name=l74 lab=cap_ctrl_code[4]}
C {devices/vdd.sym} 3930 -450 1 0 {name=l75 lab=cap_ctrl_code[3]}
C {devices/vdd.sym} 4040 -450 1 0 {name=l76 lab=cap_ctrl_code[2]}
C {devices/vdd.sym} 4150 -570 1 0 {name=l77 lab=cap_ctrl_code[1]}
C {devices/vdd.sym} 4260 -570 1 0 {name=l78 lab=cap_ctrl_code[0]}
C {devices/vsource.sym} 4260 -540 0 0 {name=V75 value=1.8}
C {devices/vsource.sym} 3490 -480 0 0 {name=V76 value=0}
C {devices/vsource.sym} 3600 -480 0 0 {name=V77 value=0}
C {devices/vsource.sym} 3710 -480 0 0 {name=V78 value=0}
C {devices/vsource.sym} 3820 -480 0 0 {name=V79 value=0}
C {devices/vsource.sym} 3930 -480 0 0 {name=V80 value=0}
C {devices/vsource.sym} 4040 -480 0 0 {name=V81 value=0}
C {devices/vsource.sym} 4150 -480 0 0 {name=V82 value=0}
C {devices/vsource.sym} 4150 -540 0 0 {name=V83 value=1.8}
C {devices/vsource.sym} 4040 -540 0 0 {name=V84 value=1.8}
C {devices/vsource.sym} 3930 -540 0 0 {name=V85 value=1.8}
C {devices/vsource.sym} 3820 -540 0 0 {name=V86 value=1.8}
C {devices/vsource.sym} 3710 -540 0 0 {name=V87 value=1.8}
C {devices/vsource.sym} 3600 -540 0 0 {name=V88 value=1.8}
C {devices/vsource.sym} 3490 -540 0 0 {name=V89 value=1.8}
C {devices/vsource.sym} 4260 -480 0 0 {name=V90 value=0}
C {devices/noconn.sym} 3490 -570 2 0 {name=l79}
C {devices/noconn.sym} 3600 -570 2 0 {name=l80}
C {devices/noconn.sym} 3710 -450 2 0 {name=l81}
C {devices/noconn.sym} 3820 -450 2 0 {name=l82}
C {devices/noconn.sym} 3930 -570 2 0 {name=l83}
C {devices/noconn.sym} 4040 -570 2 0 {name=l84}
C {devices/noconn.sym} 4150 -450 2 0 {name=l85}
C {devices/noconn.sym} 4260 -450 2 0 {name=l86}
C {devices/lab_pin.sym} 1870 -790 2 0 {name=p5 sig_type=std_logic lab=sar_clk}
C {devices/lab_pin.sym} 1610 -280 1 1 {name=p16 sig_type=std_logic lab=result_sw_b[7]}
C {devices/lab_pin.sym} 1580 -280 1 1 {name=p18 sig_type=std_logic lab=result_sw_b[6]}
C {devices/lab_pin.sym} 1550 -280 1 1 {name=p20 sig_type=std_logic lab=result_sw_b[5]}
C {devices/lab_pin.sym} 1520 -280 1 1 {name=p22 sig_type=std_logic lab=result_sw_b[4]}
C {devices/lab_pin.sym} 1490 -280 1 1 {name=p24 sig_type=std_logic lab=result_sw_b[3]}
C {devices/lab_pin.sym} 1460 -280 1 1 {name=p76 sig_type=std_logic lab=result_sw_b[2]}
C {devices/lab_pin.sym} 1430 -280 1 1 {name=p80 sig_type=std_logic lab=result_sw_b[1]}
C {devices/lab_pin.sym} 1060 -280 3 0 {name=p92 sig_type=std_logic lab=result2_sw_b[7]}
C {devices/lab_pin.sym} 1090 -280 3 0 {name=p93 sig_type=std_logic lab=result2_sw_b[6]}
C {devices/lab_pin.sym} 1120 -280 3 0 {name=p94 sig_type=std_logic lab=result2_sw_b[5]}
C {devices/lab_pin.sym} 1150 -280 3 0 {name=p95 sig_type=std_logic lab=result2_sw_b[4]}
C {devices/lab_pin.sym} 1180 -280 3 0 {name=p96 sig_type=std_logic lab=result2_sw_b[3]}
C {devices/lab_pin.sym} 1210 -280 3 0 {name=p97 sig_type=std_logic lab=result2_sw_b[2]}
C {devices/lab_pin.sym} 1240 -280 3 0 {name=p98 sig_type=std_logic lab=result2_sw_b[1]}
C {devices/lab_pin.sym} 1610 -1520 3 1 {name=p36 sig_type=std_logic lab=result_sw[7]}
C {devices/lab_pin.sym} 1580 -1520 3 1 {name=p37 sig_type=std_logic lab=result_sw[6]}
C {devices/lab_pin.sym} 1550 -1520 3 1 {name=p10 sig_type=std_logic lab=result_sw[5]}
C {devices/lab_pin.sym} 1520 -1520 3 1 {name=p11 sig_type=std_logic lab=result_sw[4]}
C {devices/lab_pin.sym} 1490 -1520 3 1 {name=p35 sig_type=std_logic lab=result_sw[3]}
C {devices/lab_pin.sym} 1460 -1520 3 1 {name=p41 sig_type=std_logic lab=result_sw[2]}
C {devices/lab_pin.sym} 1430 -1520 3 1 {name=p42 sig_type=std_logic lab=result_sw[1]}
C {devices/lab_pin.sym} 1060 -1520 1 0 {name=p43 sig_type=std_logic lab=result2_sw[7]}
C {devices/lab_pin.sym} 1090 -1520 1 0 {name=p45 sig_type=std_logic lab=result2_sw[6]}
C {devices/lab_pin.sym} 1120 -1520 1 0 {name=p53 sig_type=std_logic lab=result2_sw[5]}
C {devices/lab_pin.sym} 1150 -1520 1 0 {name=p54 sig_type=std_logic lab=result2_sw[4]}
C {devices/lab_pin.sym} 1180 -1520 1 0 {name=p55 sig_type=std_logic lab=result2_sw[3]}
C {devices/lab_pin.sym} 1210 -1520 1 0 {name=p61 sig_type=std_logic lab=result2_sw[2]}
C {devices/lab_pin.sym} 1240 -1520 1 0 {name=p62 sig_type=std_logic lab=result2_sw[1]}
C {devices/lab_wire.sym} 1890 -1260 0 0 {name=p64 sig_type=std_logic lab=cdac_vd}
C {devices/lab_wire.sym} 650 -980 2 1 {name=p2 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 690 -980 2 1 {name=p6 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1030 -1430 2 1 {name=p34 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1030 -1410 2 1 {name=p66 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1640 -1430 2 0 {name=p68 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1640 -1410 2 0 {name=p77 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1030 -370 2 1 {name=p78 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1030 -390 2 1 {name=p79 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 1640 -370 2 0 {name=p85 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1640 -390 2 0 {name=p86 sig_type=std_logic lab=VSS}
C {devices/vdd.sym} 3390 -120 1 0 {name=l11 lab=retimer_delay_cap_ctrl_code[3]}
C {devices/vdd.sym} 3500 -120 1 0 {name=l12 lab=retimer_delay_cap_ctrl_code[2]}
C {devices/vdd.sym} 3610 -240 1 0 {name=l13 lab=retimer_delay_cap_ctrl_code[1]}
C {devices/vdd.sym} 3720 -240 1 0 {name=l14 lab=retimer_delay_cap_ctrl_code[0]}
C {devices/vsource.sym} 3720 -210 0 0 {name=V5 value=1.8}
C {devices/vsource.sym} 3390 -150 0 0 {name=V6 value=0}
C {devices/vsource.sym} 3500 -150 0 0 {name=V2 value=0}
C {devices/vsource.sym} 3610 -150 0 0 {name=V8 value=0}
C {devices/lab_pin.sym} 3340 -180 0 0 {name=p87 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 3610 -210 0 0 {name=V15 value=1.8}
C {devices/vsource.sym} 3500 -210 0 0 {name=V16 value=1.8}
C {devices/vsource.sym} 3390 -210 0 0 {name=V3 value=1.8}
C {devices/vsource.sym} 3720 -150 0 0 {name=V18 value=0}
C {devices/noconn.sym} 3390 -240 2 0 {name=l58}
C {devices/noconn.sym} 3500 -240 2 0 {name=l63}
C {devices/noconn.sym} 3610 -120 2 0 {name=l64}
C {devices/noconn.sym} 3720 -120 2 0 {name=l65}
C {devices/lab_pin.sym} 2860 -840 0 0 {name=p38 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2860 -820 0 0 {name=p44 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2860 -800 0 0 {name=p46 sig_type=std_logic lab=EXT_CLK}
C {devices/lab_pin.sym} 2860 -760 0 0 {name=p47 sig_type=std_logic lab=READY}
C {devices/lab_pin.sym} 2860 -860 0 0 {name=p71 sig_type=std_logic lab=sel_bit[0:1]}
C {devices/lab_pin.sym} 2860 -740 0 0 {name=p72 sig_type=std_logic lab=cap_ctrl_code[0:15]}
C {devices/lab_pin.sym} 2860 -720 0 0 {name=p51 sig_type=std_logic lab=async_resetb_delay_cap_ctrl_code[0:3]}
C {devices/lab_pin.sym} 2860 -700 0 0 {name=p52 sig_type=std_logic lab=async_setb_delay_cap_ctrl_code[0:3]}
C {devices/lab_pin.sym} 2860 -680 0 0 {name=p88 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2860 -660 0 0 {name=p89 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2860 -640 0 0 {name=p90 sig_type=std_logic lab=retimer_delay_cap_ctrl_code[0:3]}
