INFO: [VRFC 10-2263] Analyzing Verilog file "F:/yzx_vivadoproject/Lab_1_Encode_Decode/Lab_1_Encode_Decode.srcs/sim_1/new/mux_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1_tb
INFO: [VRFC 10-311] analyzing module mux4_8_tb
