;redcode
;assert 1
	SPL 0, <-2
	CMP -203, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -201, 0
	CMP -1, <-20
	SLT 130, 9
	CMP -203, <-120
	SUB #12, @201
	SUB #12, @201
	SUB @121, 103
	SUB @121, 103
	SUB @-123, 100
	SUB -10, 0
	SPL <-123, 100
	SPL <-123, 100
	SLT 130, 9
	JMN 0, <-2
	JMN 0, <-2
	ADD 0, @500
	CMP -1, <-20
	SUB -1, <-20
	SUB -1, <-20
	SUB -1, <-20
	JMP 0, 2
	JMP 0, 2
	SUB 3, @20
	CMP @121, 100
	ADD @121, 100
	ADD @121, 100
	SUB -203, <-120
	CMP 100, @10
	CMP 100, @10
	SUB -1, <-20
	SLT -251, 0
	SPL 300, 90
	JMZ 0, 6
	SUB #0, -0
	SUB #0, -0
	ADD #230, <1
	DAT <312, <201
	SUB #0, -0
	CMP @121, 100
	CMP -203, <-120
	CMP -203, <-120
	CMP -203, <-120
	JMP 0, 29
	CMP -203, <-120
	CMP -203, <-120
