Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Sep 27 20:09:07 2025
| Host         : HOME-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TimeCardTop_control_sets_placed.rpt
| Design       : TimeCardTop
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1495 |
|    Minimum number of control sets                        |  1495 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  4028 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1495 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |   172 |
| >= 6 to < 8        |   189 |
| >= 8 to < 10       |   462 |
| >= 10 to < 12      |    47 |
| >= 12 to < 14      |    38 |
| >= 14 to < 16      |    25 |
| >= 16              |   507 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3135 |          972 |
| No           | No                    | Yes                    |            2261 |          835 |
| No           | Yes                   | No                     |            3395 |         1078 |
| Yes          | No                    | No                     |            4870 |         1407 |
| Yes          | No                    | Yes                    |            9143 |         3033 |
| Yes          | Yes                   | No                     |            7864 |         2772 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                    Clock Signal                                                                                                                    |                                                                                                                                          Enable Signal                                                                                                                                          |                                                                                                                                   Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
| ~Bd_Inst/TimeCard_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___2_n_0                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/E[0]                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                       | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___1_n_0                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/user_lnk_up_mux_reg_2                                                  |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/enable_addr                                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              3 |         1.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                         |                2 |              3 |         1.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                  |                2 |              3 |         1.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                        |                2 |              3 |         1.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_dependency[0][3]_i_1_n_0                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_dependency_nxt[3]_51                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_dependency_nxt[2]_52                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_dependency_nxt[6]_42                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_dependency_nxt[4]_36                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_dependency_nxt[5]_35                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_dependency_nxt[7]_50                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_dependency_nxt[1]_37                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_req_index[3]_i_1_n_0                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_1_n_0                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[16]_i_1_n_0                                    |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                3 |              4 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_arbiter/end_point.fifo_wr_ptr[1]_i_1_n_0                                          |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TodSlaveUartBaudRate_DatReg[3]                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/RxToD_DatReg[Year][11]_i_1_n_0                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[23]                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/RxToD_DatReg[Month][3]_i_1_n_0                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UbxNavSat_InLoopCounter_DatReg[3]_i_1_n_0                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_index_to[3]_i_1_n_0                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/user_lnk_up_mux_reg_5                                                                                                                         |                4 |              4 |         1.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/SignalShiftSysClk_DatReg[3]_i_1_n_0                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/FSM_sequential_DetectUbxMsgState[3]_i_1_n_0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                            |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                        |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/DetectTsipMsgState0                                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/FSM_sequential_DetectTsipMsgState[3]_i_1_n_0                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/SignalShiftSysClk_DatReg[3]_i_1_n_0                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/SignalShiftSysClk_DatReg[3]_i_1_n_0                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_arbiter/data_width_64.cplndtlpsmsig_reg[1]                                                   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/SignalShiftSysClk_DatReg[3]_i_1_n_0                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PpsShiftSysClk_DatReg[3]_i_1_n_0                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigState_StaReg                                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigDone_ValOut_i_2_n_0                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/write_dataSM_ns                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/E[0]                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetArray_DatReg[3]_i_1_n_0                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_64.cplndstatuscode[0][0]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/end_point.s_axi_ctl_awvalid_blk_bridge_i_1_n_0                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/end_point.s_axi_ctl_awvalid_ev_hndlr_i_1_n_0                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/pl_directed_link_change_d                                          | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[3]                                             | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/slave_cmpl_rdy_p_reg_0                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/FSM_sequential_ClockSelection_StateStReg[0]_i_1_n_0                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat[1]_i_3_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/E[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/pipe_latency_cntr                                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/rx_np_ok_cntr                                                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/slcplorderpipeline                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/FSM_sequential_data_width_64.wrreqsmsig[3]_i_1_n_0                                                                                                    | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat                                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat[1]_i_3_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[2]                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigDone_ValOut_i_2_n_0                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/index[4]_i_1_n_0                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                                     |                3 |              5 |         1.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2][0]                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___725_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                    |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_6[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___722_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/wr_req_tlpctlSM_cs[3]_i_1_n_0                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              5 |         1.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/SR[0]                                                                                                    |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0/U0/MacPpsPulse_CntReg[4]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0/U0/PpsSourceAvailable_DatReg[2]_i_2_n_0                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0/U0/SmaPpsPulse_CntReg[4]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0/U0/PpsSourceAvailable_DatReg[2]_i_2_n_0                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_5[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___724_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_4[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___720_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_1/U0/MacPpsPulse_CntReg[4]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_1/U0/PpsSourceAvailable_DatReg[2]_i_2_n_0                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_1/U0/SmaPpsPulse_CntReg[4]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_1/U0/PpsSourceAvailable_DatReg[2]_i_2_n_0                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_index[3]_i_2_n_0                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/rd_req_index0                                                                                                                                                                        |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_3[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___719_n_0                                                                                                                                                                          |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst/w.w_pipe/p_0_in                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/TC_MsiIrq_0/U0/IrqNumber[4]_i_1_n_0                                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_MsiIrq_0/U0/MsiReq_ValReg_i_2_n_0                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/TC_MsiIrq_0/U0/MsiVectorNum_DatReg[4]_i_1_n_0                                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/TC_MsiIrq_0/U0/MsiReq_ValReg_i_2_n_0                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0/U0/GnssPpsPulse_CntReg[4]_i_1_n_0                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0/U0/PpsSourceAvailable_DatReg[2]_i_2_n_0                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_1[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___723_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/end_point.s_axi_ctl_awvalid_ipic_bridge_i_1_n_0                    | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/interrupt_mask1_out[28]                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/ICAP2PLB_SYNCH2/SR[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_2[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___721_n_0                                                                                                                                                                          |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_rdreq_cpl_correlateSM_cs_reg[2]_0[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___726_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/dwlength_sent[9]_i_1__0_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/FSM_onehot_rd_req_tlpctlSM_cs_reg[5]_0[0]                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/arid_history[7][4]_i_1_n_0                                                                                                                                                               |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/dwlength_sent[9]_i_1_n_0                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/RxToD_DatReg[Hour][4]_i_1_n_0                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/RxToD_DatReg[Day][4]_i_1_n_0                                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/WaitTimer_CntReg[4]_i_1_n_0                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/pcie_7x_i/pcie_block_i_44                                                                                                | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[14].cpl_timer_count[1,14][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[0].cpl_timer_count[0,0][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[10].cpl_timer_count[0,10][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[12].cpl_timer_count[0,12][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[11].cpl_timer_count[0,11][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[13].cpl_timer_count[0,13][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[14].cpl_timer_count[0,14][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[1].cpl_timer_count[0,1][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[15].cpl_timer_count[0,15][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[2].cpl_timer_count[0,2][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[3].cpl_timer_count[0,3][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[6].cpl_timer_count[0,6][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[5].cpl_timer_count[0,5][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[7].cpl_timer_count[0,7][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[8].cpl_timer_count[0,8][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[0].cpl_timer_count[1,0][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[9].cpl_timer_count[0,9][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[10].cpl_timer_count[1,10][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[11].cpl_timer_count[1,11][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[13].cpl_timer_count[1,13][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[12].cpl_timer_count[1,12][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[1].cpl_timer_count[3,1][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[4].cpl_timer_count[4,4][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[5].cpl_timer_count[4,5][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[6].cpl_timer_count[4,6][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[7].cpl_timer_count[4,7][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[8].cpl_timer_count[4,8][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[9].cpl_timer_count[4,9][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[0].cpl_timer_count[5,0][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[11].cpl_timer_count[5,11][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[10].cpl_timer_count[5,10][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[12].cpl_timer_count[5,12][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[13].cpl_timer_count[5,13][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[14].cpl_timer_count[5,14][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[15].cpl_timer_count[5,15][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[1].cpl_timer_count[5,1][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[2].cpl_timer_count[5,2][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[4].cpl_timer_count[5,4][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[3].cpl_timer_count[5,3][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[5].cpl_timer_count[5,5][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[6].cpl_timer_count[5,6][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[7].cpl_timer_count[5,7][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[8].cpl_timer_count[5,8][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[5].cpl_timers_str_size[9].cpl_timer_count[5,9][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[10].cpl_timer_count[6,10][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[0].cpl_timer_count[6,0][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[11].cpl_timer_count[6,11][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[12].cpl_timer_count[6,12][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[13].cpl_timer_count[6,13][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[15].cpl_timer_count[6,15][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[14].cpl_timer_count[6,14][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[1].cpl_timer_count[6,1][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[2].cpl_timer_count[6,2][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[3].cpl_timer_count[6,3][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[4].cpl_timer_count[6,4][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[5].cpl_timer_count[6,5][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[6].cpl_timer_count[6,6][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[8].cpl_timer_count[6,8][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[7].cpl_timer_count[6,7][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[6].cpl_timers_str_size[9].cpl_timer_count[6,9][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[0].cpl_timer_count[7,0][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[10].cpl_timer_count[7,10][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[11].cpl_timer_count[7,11][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[12].cpl_timer_count[7,12][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[13].cpl_timer_count[7,13][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[14].cpl_timer_count[7,14][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[1].cpl_timer_count[7,1][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[15].cpl_timer_count[7,15][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[6].cpl_timer_count[7,6][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[3].cpl_timer_count[7,3][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[5].cpl_timer_count[7,5][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[4].cpl_timer_count[7,4][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[8].cpl_timer_count[7,8][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[7].cpl_timer_count[7,7][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[9].cpl_timer_count[7,9][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[8].cpl_timer_count[1,8][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[7].cpl_timer_count[1,7][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[9].cpl_timer_count[1,9][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[6].cpl_timer_count[1,6][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[10].cpl_timer_count[2,10][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[11].cpl_timer_count[2,11][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[13].cpl_timer_count[2,13][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[4].cpl_timer_count[1,4][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[7].cpl_timers_str_size[2].cpl_timer_count[7,2][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[5].cpl_timer_count[1,5][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[12].cpl_timer_count[2,12][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[3].cpl_timer_count[1,3][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[2].cpl_timer_count[1,2][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[14].cpl_timer_count[2,14][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[15].cpl_timer_count[2,15][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[1].cpl_timer_count[2,1][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[2].cpl_timer_count[2,2][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[15].cpl_timer_count[1,15][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[3].cpl_timer_count[2,3][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[4].cpl_timer_count[2,4][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[5].cpl_timer_count[2,5][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[6].cpl_timer_count[2,6][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[7].cpl_timer_count[2,7][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[8].cpl_timer_count[2,8][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[9].cpl_timer_count[2,9][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[10].cpl_timer_count[3,10][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/SS[0]                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[0].cpl_timer_count[3,0][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[11].cpl_timer_count[3,11][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[12].cpl_timer_count[3,12][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                                     |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[1].cpl_timers_str_size[1].cpl_timer_count[1,1][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[2].cpl_timers_str_size[0].cpl_timer_count[2,0][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[14].cpl_timer_count[3,14][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[13].cpl_timer_count[3,13][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[2].cpl_timer_count[3,2][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[15].cpl_timer_count[3,15][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_IIC/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/num_cmd_splits[5]_i_1_n_0                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[3].cpl_timer_count[3,3][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                   |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/FSM_onehot_rd_req_tlpctlSM_cs_reg[5]_0[0]                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[4].cpl_timer_count[3,4][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/num_cmd_splits[5]_i_1__0_n_0                                                                                                                                                                   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[6].cpl_timer_count[3,6][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[5].cpl_timer_count[3,5][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_rst                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/proc_sys_reset_2/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/RegisterDelay_DatReg_0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[7].cpl_timer_count[3,7][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/RegisterDelay_DatReg_0                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/RegisterDelay_DatReg_0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[8].cpl_timer_count[3,8][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/RxToD_DatReg[Second][5]_i_1_n_0                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[0].cpl_timer_count[4,0][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/RxToD_DatReg[Minute][5]_i_1_n_0                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                           | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/RegisterDelay_DatReg_0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[3].cpl_timers_str_size[9].cpl_timer_count[3,9][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/RegisterDelay_DatReg_0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/RegisterDelay_DatReg_0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[10].cpl_timer_count[4,10][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[11].cpl_timer_count[4,11][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[12].cpl_timer_count[4,12][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[14].cpl_timer_count[4,14][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[13].cpl_timer_count[4,13][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[15].cpl_timer_count[4,15][11]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/CalcStep_CntReg[5]_i_1_n_0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/CalcStep_CntReg[5]_i_1_n_0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/CalcStep_CntReg[5]_i_1_n_0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                5 |              6 |         1.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/Step_CntReg                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[1].cpl_timer_count[4,1][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/CalcStep_CntReg[5]_i_1_n_0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[3].cpl_timer_count[4,3][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[0].cpl_timers_str_size[4].cpl_timer_count[0,4][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/cpl_timers_rd_req[4].cpl_timers_str_size[2].cpl_timer_count[4,2][11]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              6 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/E[0]                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              7 |         3.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                            |                6 |              7 |         1.17 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/rdndtlpaddrlow                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                   |                2 |              7 |         3.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/FSM_onehot_read_dataSM_cs[4]_i_2_n_0                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                1 |              7 |         7.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i_1                                                      |                1 |              7 |         7.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset[7]_i_1_n_0                                                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_cpllreset                                             |                2 |              7 |         3.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history_nxt[0]_41                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              7 |         3.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][11]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][11]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][6]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][6]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][0]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][0]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][12]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][12]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][14]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][14]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][9]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][9]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][2]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][2]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][3]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][3]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][10]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][10]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][1]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][1]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][5]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][5]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][3]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][3]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/blk_lnk_up_latch_reg_6                                                                                                                     |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][4]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][4]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][7]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][7]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][11]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][11]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][2]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][2]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][7]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][7]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][9]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][9]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][8]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][8]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][13]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][13]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][5]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][5]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][7]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][7]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][4]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][4]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][8]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][8]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][9]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][9]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][6]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][6]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/first_BE_tmp[3]_i_1__0_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/FSM_onehot_rd_req_tlpctlSM_cs[7]_i_1_n_0                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/last_BE_tmp_nxt                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                           |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                          |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                 |                3 |              8 |         2.67 |
|  o                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/util_ds_buf_0/U0/BUFGCE_O[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkDetSourceSelect_DatReg[1]                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat[1]_i_3_n_0                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/end_point.port_number[7]_i_1_n_0                                   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rst_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/data_width_64.m_axi_wstrb[7]_i_1_n_0                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/tlplength_reg                                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                5 |              8 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                      | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arlen1[7]_i_2_n_0                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arlen1[7]_i_1_n_0                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arlen2[7]_i_1_n_0                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arlen3[7]_i_1_n_0                                                                                                                   |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arlen3[7]_i_1_n_0                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arlen4[7]_i_1_n_0                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_arlen4[7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][4]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][4]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/p_0_in__0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/pending_rd_reqs[7]_i_1_n_0                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                5 |              8 |         1.60 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history_nxt[4]_63                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history_nxt[2]_64                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history_nxt[3]_62                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history[6][2]_i_1_n_0                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history_nxt[5]_39                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_history_nxt[1]_40                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_NM_MEM_GEN.Shift_Reg[0]_i_1_n_0                                                     | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                                                                   | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4/U0/RamAddress_AdrReg__0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/CalcFrequencyDone_ValReg1                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/FrequencyTempPeriod_DatReg[7]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/FrequencyPeriodCounter_CntReg[7]_i_1_n_0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0/U0/RamAddress_AdrReg__0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3/U0/RamAddress_AdrReg__0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1/U0/RamAddress_AdrReg__0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2/U0/RamAddress_AdrReg__0                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/FrequencyPeriodCounter_CntReg[7]_i_1_n_0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/FrequencyTempPeriod_DatReg[7]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/CalcFrequencyDone_ValReg1                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/FrequencyPeriodCounter_CntReg[7]_i_1_n_0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/FrequencyTempPeriod_DatReg[7]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/CalcFrequencyDone_ValReg1                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/FrequencyPeriodCounter_CntReg[7]_i_1_n_0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/CalcFrequencyDone_ValReg1                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/AntennaFix_DatReg[GnssFix][7]_i_1_n_0                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/AntennaInfo_DatReg[JamInd][7]_i_1_n_0                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UtcOffsetInfo_DatReg[SrcOfCurLeapSecond][7]_i_1_n_0                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UtcOffsetInfo_DatReg[TimeToLeapSecond][7]_i_1_n_0                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UtcOffsetInfo_DatReg[TimeToLeapSecond][31]_i_1_n_0                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UtcOffsetInfo_DatReg[TimeToLeapSecond][15]_i_1_n_0                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UtcOffsetInfo_DatReg[TimeToLeapSecond][23]_i_1_n_0                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipLength_DatReg[7]_i_2_n_0                                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipLength_DatReg[7]_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipLength_DatReg[15]_i_2_n_0                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipLength_DatReg[15]_i_1_n_0                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipChecksum_DatReg[7]_i_1_n_0                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipMsgData_DatReg[7]_i_1_n_0                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipSatellite_CntSatellites_DatReg[NumberOfLockedSats][7]_i_1_n_0                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipSatellite_CntSatellites_DatReg[NumberOfSeenSats][7]_i_1_n_0                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UbxChecksumB_DatReg[7]_i_1_n_0                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UbxChecksumA_DatReg[7]_i_1_n_0                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UbxNavSat_SatCounter_DatReg[7]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/RxToD_DatReg[Year][7]_i_1_n_0                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/SatInfo_DatReg[NumberOfLockedSats][7]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/SatInfo_DatReg[NumberOfSeenSats][7]_i_1_n_0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/FrequencyTempPeriod_DatReg[7]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][11]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][11]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][11]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][11]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][14]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][14]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][4]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][4]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][2]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][2]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][14]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][14]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][6]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][6]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][12]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][12]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][10]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][10]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][1]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][1]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][0]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][0]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][12]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][12]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][13]_7[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][13]_8[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][15]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][15]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][2]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][2]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][8]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][8]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][1]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][1]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][3]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][3]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][3]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][3]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][7]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][7]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][0]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][0]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][15]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/SR[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][10]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][10]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][13]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][13]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][5]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][5]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][9]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[0][9]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][9]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][9]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][0]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][0]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][1]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][1]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][5]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][5]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][15]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][15]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][5]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][5]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][0]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][0]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][7]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][7]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][12]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][12]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][3]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][3]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][13]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][13]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][14]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][14]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][11]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][11]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][1]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][1]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][9]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][9]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][4]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][4]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][2]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][2]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][3]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][3]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][4]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][4]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][8]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][8]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][6]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][6]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][2]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][2]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][10]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][10]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][12]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][12]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][14]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][14]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][15]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][15]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][7]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[1][7]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][11]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][11]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][8]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][8]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][10]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][10]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][13]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][13]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][6]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[2][6]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][4]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][4]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][8]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][8]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][0]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][0]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][2]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][2]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][7]_6[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][7]_7[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][5]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][5]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][6]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][6]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][14]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][14]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][12]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][12]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][4]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][4]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][11]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][11]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][1]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][1]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][9]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][9]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][11]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][11]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][13]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][13]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][5]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][5]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][0]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][0]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][14]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][14]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][3]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][3]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][3]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][3]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][8]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][8]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][15]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][15]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][7]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][7]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][9]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][9]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][10]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][10]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][13]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][13]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][6]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[3][6]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][12]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][12]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][1]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[4][1]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][15]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][15]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][10]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][10]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][2]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][2]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][8]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][8]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][12]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][12]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][13]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][13]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][6]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][6]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][15]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][15]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][15]_6[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][15]_7[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][1]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][1]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][10]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][10]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][5]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[5][5]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][14]_5[0]                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[6][14]_6[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][0]_5[0]                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int_reg[7][0]_6[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,12][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___47_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,4][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___55_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,14][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___746_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,5][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___735_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,2][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___57_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_1_n_0                                               |                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,6][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___86_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,15][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___44_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,3][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___89_n_0                                                                                                                                                                           |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,11][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___48_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,7][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___52_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_CoreList_0/U0/CoreListReadCompleted_DatReg_i_2_n_0                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,13][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___79_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,5][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___87_n_0                                                                                                                                                                           |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,10][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___749_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat[1]_i_3_n_0                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,3][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___742_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,6][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___751_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,0][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___28_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,12][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___40_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,13][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___41_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,14][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___42_n_0                                                                                                                                                                           |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,12][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___63_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,8][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___67_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/FreqCntControl_DatReg[15]                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,13][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___62_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,1][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___74_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,2][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___73_n_0                                                                                                                                                                           |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,0][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___75_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,15][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___753_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/MsgDataOld_DatReg[7]_i_1_n_0                                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,10][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___65_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,14][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___61_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,5][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___33_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,0][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___738_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,1][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___736_n_0                                                                                                                                                                          |                6 |              9 |         1.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,13][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___729_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,3][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___31_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,2][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___744_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,4][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___32_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,6][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___34_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,1][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___29_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,2][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___30_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,15][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___43_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,12][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___763_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,7][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___35_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/FreqCntControl_DatReg[15]                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                        |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,9][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___37_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,9][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___732_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/FreqCntControl_DatReg[15]                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,11][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___756_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/FreqCntControl_DatReg[15]                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,15][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___77_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,9][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___50_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,11][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___81_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,12][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___80_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,0][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___76_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,10][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___82_n_0                                                                                                                                                                           |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,14][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___78_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,1][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___91_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,8][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___36_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,6][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___53_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,13][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___46_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,9][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___83_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,1][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___58_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,8][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___84_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,7][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___85_n_0                                                                                                                                                                           |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,8][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___51_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,0][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___59_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,4][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___761_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,10][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___49_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,8][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___765_n_0                                                                                                                                                                          |                6 |              9 |         1.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[5,7][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___759_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,14][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___45_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_reg[1]_1[0]                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___743_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/rd_req_ptr_reg[1]_0[0]                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___748_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,3][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___56_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,4][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___88_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[6,5][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___54_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,0][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___92_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,10][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___102_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,12][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___104_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,11][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___103_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,15][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___107_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,12][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___762_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,13][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___105_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,5][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___97_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,6][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___98_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,14][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___745_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,7][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___99_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,9][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___101_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,2][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___94_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,0][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___739_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,11][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___755_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,14][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___106_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,15][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___752_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,4][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___96_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,3][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___741_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,1][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___93_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,13][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___728_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,8][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___100_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[0,3][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___95_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,1][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___737_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,4][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___760_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,7][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___116_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,0][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___123_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,5][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___734_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,12][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___111_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,14][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___109_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,11][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___112_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,5][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___118_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,8][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___115_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,7][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___758_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,2][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___121_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,9][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___114_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,10][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___113_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,1][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___122_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,15][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___108_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,6][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___750_n_0                                                                                                                                                                          |                5 |              9 |         1.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,9][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___731_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,3][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___120_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,4][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___119_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,6][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___117_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[1,8][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___764_n_0                                                                                                                                                                          |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[2,13][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___110_n_0                                                                                                                                                                          |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,4][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___71_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,6][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___69_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,9][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___66_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,10][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___38_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[4,11][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___39_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,3][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___72_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,5][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___70_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,15][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___60_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,7][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___68_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[3,11][8]_i_1_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___64_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_active[7,2][8]_i_1_n_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___90_n_0                                                                                                                                                                           |                4 |              9 |         2.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/wr_counter[31]_i_2_n_0                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |             10 |         3.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PulseWidth_DatReg[9]_i_1_n_0                                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_len_active_valid_reg_0                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/length_sent_reg[9]_i_1_n_0                                                                                                                                                           |                4 |             10 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                            |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                            |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                       |                5 |             10 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_CoreList_0/U0/RomAddress_AdrReg                                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_CoreList_0/U0/CoreListReadCompleted_DatReg_i_2_n_0                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/end_point.s_axi_ctl_araddr_blk_bridge[11]_i_1_n_0                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_64.linkdownflushdepth[9]_i_1_n_0                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                5 |             10 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/p_0_in__1                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/tlplengthcntr                                                                                                                                         | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                8 |             10 |         1.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/cpldsplitsm__1[0]                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                6 |             10 |         1.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/cpl_addr_count_1[9]_i_2_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/cpl_addr_count_1[9]_i_1_n_0                                                                                                                                                          |                4 |             10 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                          |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                          |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/cpldsplitcount0_out                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PulseWidthTimer_CntReg[10]_i_1_n_0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                 |                3 |             11 |         3.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PeriodTimer_CntReg[10]_i_1_n_0                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_FpgaVersion_0/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                4 |             11 |         2.75 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                6 |             11 |         1.83 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/user_lnk_up_mux_reg_5                                                                                                                         |                5 |             11 |         2.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TodSlaveAntennaStatus_DatReg[26]_i_1_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                8 |             11 |         1.38 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                8 |             11 |         1.38 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                6 |             11 |         1.83 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_block_bridge_inst/cfg_mgmt_rd_en0                                             | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                2 |             11 |         5.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UbxNavStatus_TimeoutCounter_CntReg[0]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |             12 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/size_ns                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/sz_i0                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipAlarms_TimeoutCounter_CntReg[0]_i_1_n_0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                            |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UbxHwMon_TimeoutCounter_CntReg[0]_i_1_n_0                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                          |                4 |             12 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipTiming_TimeoutCounter_CntReg[0]_i_1_n_0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                          |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipReceiver_TimeoutCounter_CntReg[0]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UbxNavTimeLs_TimeoutCounter_CntReg[0]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UbxNavSat_TimeoutCounter_CntReg[0]_i_1_n_0                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipPosition_TimeoutCounter_CntReg[0]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipSatellite_TimeoutCounter_CntReg[0]_i_1_n_0                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                 |                3 |             12 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_timecard/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                4 |             13 |         3.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/FSM_onehot_rd_cpl_tlpctlSM_cs[12]_i_1_n_0                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |             13 |         4.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_GPIO/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                   |                3 |             13 |         4.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TodSlaveAntennaStatus_DatReg[12]_i_1_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                2 |             13 |         6.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_IIC/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |             14 |         4.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockSelect_DatReg[7]_i_1_n_0                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                7 |             14 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                9 |             14 |         1.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |                9 |             14 |         1.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                8 |             14 |         1.75 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClockDetect_Gen[3].ClockAliveTimeOut_DatReg[3][0]_i_1_n_0                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat[1]_i_3_n_0                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClockDetect_Gen[2].ClockAliveTimeOut_DatReg[2][0]_i_1_n_0                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat[1]_i_3_n_0                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClockDetect_Gen[1].ClockAliveTimeOut_DatReg[1][0]_i_1_n_0                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat[1]_i_3_n_0                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                9 |             14 |         1.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |                9 |             14 |         1.56 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_write/wlast_BE_valid                                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                6 |             14 |         2.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClockDetect_Gen[0].ClockAliveTimeOut_DatReg[0][0]_i_1_n_0                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat[1]_i_3_n_0                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                 |                7 |             14 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               10 |             15 |         1.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                9 |             15 |         1.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/header_dw0_nxt                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                4 |             15 |         3.75 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                9 |             15 |         1.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                       | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                5 |             15 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_GPIO/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                7 |             15 |         2.14 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipPayloadCount_CntReg[15]_i_2_n_0                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TsipPayloadCount_CntReg[15]_i_1_n_0                                                                                                                                                                                                              |                4 |             15 |         3.75 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                       |                9 |             15 |         1.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                        |               10 |             15 |         1.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               10 |             15 |         1.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                 |                8 |             16 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[3][0]_i_1_n_0                                                                                                                                                     |               10 |             16 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             16 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/TimestamperCableDelay_DatReg[15]                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/TimestamperCableDelay_DatReg[15]                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UtcOffsetInfo_DatReg[CurrentTaiGnssOffset][7]_i_1_n_0                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/UbxPayloadCount_CntReg[15]_i_1_n_0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/pcie_7x_i/E[0]                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/com_corereset                                                                                                 |                3 |             16 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/TimestamperCableDelay_DatReg[15]                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/SigGenCableDelay_DatReg[15]                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[15]_i_1_n_0                               |                4 |             16 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rxusrclk_rst_reg2_reg_0[0]                                |                3 |             16 |         5.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/TimestamperCableDelay_DatReg[15]                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PpsGenCableDelay_DatReg[15]                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/TimestamperCableDelay_DatReg[15]                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo2/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                         |                7 |             16 |         2.29 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                          |                7 |             16 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[0][0]_i_1_n_0                                                                                                                                                     |                9 |             16 |         1.78 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[2][0]_i_1_n_0                                                                                                                                                     |                8 |             16 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/SigGenCableDelay_DatReg[15]                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                8 |             16 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[1][0]_i_1_n_0                                                                                                                                                     |                7 |             16 |         2.29 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[4][0]_i_1_n_0                                                                                                                                                     |                9 |             16 |         1.78 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/SigGenCableDelay_DatReg[15]                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[5][0]_i_1_n_0                                                                                                                                                     |                7 |             16 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PpsSlaveCableDelay_DatReg[15]                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[6][0]_i_1_n_0                                                                                                                                                     |                8 |             16 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/tag_cpl_status_int[7][0]_i_1_n_0                                                                                                                                                     |                7 |             16 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TodSlaveSatNumber_DatReg[15]_i_1_n_0                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/TimestamperCableDelay_DatReg[15]                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/p_0_in__0                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/SigGenCableDelay_DatReg[15]                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                8 |             16 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                8 |             17 |         2.12 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                6 |             17 |         2.83 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                4 |             17 |         4.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                             |                4 |             17 |         4.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TodSlaveControl_DatReg[29]                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                9 |             17 |         1.89 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                  | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             17 |         2.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             17 |         3.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/s_axi_aresetn_0[0]                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/tagsig                                                                                                                                                | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                3 |             18 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                   |                5 |             18 |         3.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                |                6 |             18 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                                                                                   |                5 |             18 |         3.60 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_64.tlpfmtsig[0]_i_1_n_0                                                                                                                    | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                5 |             19 |         3.80 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                     | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                6 |             19 |         3.17 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                          | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_cpllreset                                             |                9 |             19 |         2.11 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/Year_004_Counter_CntReg                                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                6 |             19 |         3.17 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/pcie_7x_i/cfg_interrupt_msienable                                                                                        | Bd_Inst/TimeCard_i/TC_MsiIrq_0/U0/MsiReq_ValReg_i_2_n_0                                                                                                                                                                                                                              |                3 |             20 |         6.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                5 |             20 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                                   |                4 |             20 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                6 |             21 |         3.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                7 |             21 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                 |                5 |             22 |         4.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                 |                9 |             22 |         2.44 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                            | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                7 |             22 |         3.14 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             22 |         3.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             22 |         5.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/wr_counter[31]_i_2_n_0                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/wr_counter[31]_i_1_n_0                                                                                                                                                              |                5 |             22 |         4.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             22 |         4.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_GPIO/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_GPIO/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                  |                9 |             23 |         2.56 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             23 |         3.29 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                8 |             23 |         2.88 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                7 |             23 |         3.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                6 |             23 |         3.83 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                6 |             24 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                    |                7 |             24 |         3.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                6 |             24 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                           |                9 |             24 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                8 |             24 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/rdreq_reg_n_0                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                7 |             25 |         3.57 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/header_dw2_nxt                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                6 |             25 |         4.17 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_64.tlpaddrl[24]_i_1_n_0                                                                                                                    | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                4 |             25 |         6.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_gpio_gnss_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr1[25]_i_2_n_0                                                                                                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr2[26]_i_1_n_0                                                                                                                 |                6 |             25 |         4.17 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                                      |                5 |             25 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_64.tlpaddrlow[24]_i_1_n_0                                                                                                                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               12 |             25 |         2.08 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr1[25]_i_2_n_0                                                                                                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr3[31]                                                                                                                         |                4 |             25 |         6.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr1[25]_i_2_n_0                                                                                                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr4[26]_i_1_n_0                                                                                                                 |                6 |             25 |         4.17 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/tag_count0                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               14 |             26 |         1.86 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/ClksPerUartBitCounter_CntReg                                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr1[25]_i_2_n_0                                                                                                                            | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/m_axi_araddr1[25]_i_1_n_0                                                                                                                 |                6 |             26 |         4.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                      |                5 |             26 |         5.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_IIC/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |               16 |             26 |         1.62 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/FreqCntFrequency_DatReg[31]_i_1_n_0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/FreqCntFrequency_DatReg[31]_i_1_n_0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                4 |             27 |         6.75 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/FreqCntFrequency_DatReg[31]_i_1_n_0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                4 |             27 |         6.75 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/FreqCntFrequency_DatReg[31]_i_1_n_0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                5 |             27 |         5.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               11 |             27 |         2.45 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                9 |             27 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/bbstub_peripheral_aresetn[0]                                                                                                                                                                                                                                                 |                7 |             27 |         3.86 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                    | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_write_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                   |                7 |             27 |         3.86 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                8 |             28 |         3.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_64.cplcounter[4]_i_1_n_0                                                                                                                   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               14 |             28 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_64.wrreqsetsig_reg_0[0]                                                                                                                    | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                7 |             28 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                7 |             29 |         4.14 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_IIC/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                         | Bd_Inst/TimeCard_i/axi_interconnect_IIC/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                   |               11 |             29 |         2.64 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/tlpattrsig                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                5 |             29 |         5.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                6 |             29 |         4.83 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                7 |             29 |         4.14 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/bbstub_peripheral_aresetn[0]_0                                                                                                                                                                                                                                               |               10 |             29 |         2.90 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                9 |             29 |         3.22 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | RstCount_CntReg[2]_i_1_n_0                                                                                                                                                                                                                                                                      | Bd_Inst/bbstub_peripheral_aresetn[0]_0                                                                                                                                                                                                                                               |                8 |             29 |         3.62 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/address_l_tmp[31]_i_1_n_0                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                9 |             30 |         3.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/PulseWidthCounter_CntReg[29]_i_1_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                             |                5 |             30 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/p_0_in__1                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                5 |             30 |         6.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                 |                9 |             31 |         3.44 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_CoreList_0/U0/AxiReadDataData_DatReg[31]_i_1_n_0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_CoreList_0/U0/CoreListReadCompleted_DatReg_i_2_n_0                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/CalcOffsetIntervalStep_CntReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                 |               10 |             31 |         3.10 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeCounter_CntReg                                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                7 |             31 |         4.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/CalcDriftIntervalStep_CntReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |               10 |             31 |         3.10 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m10_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/SigGenPeriodValueH_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/SigGenPulseWidthValueH_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/SigGenPeriodValueL_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/SigGenPulseWidthValueL_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/SigGenRepeatCount_DatReg                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/SigGenStartTimeValueH_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/SigGenStartTimeValueL_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/PulseCount_CntReg                                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/E[0]                                                                                                                                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/PulseCount_CntReg                                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/SigGenPeriodValueL_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/SigGenPeriodValueH_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/SigGenPulseWidthValueH_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               17 |             32 |         1.88 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/SigGenPulseWidthValueL_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/SigGenRepeatCount_DatReg                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/SigGenStartTimeValueH_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/SigGenStartTimeValueL_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/PulseCount_CntReg                                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/SigGenPeriodValueH_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/SigGenPeriodValueL_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/SigGenPulseWidthValueH_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/SigGenPulseWidthValueL_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               21 |             32 |         1.52 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/SigGenRepeatCount_DatReg                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/SigGenStartTimeValueL_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/SigGenStartTimeValueH_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/total_length_out_int[31]_i_1_n_0                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/user_lnk_up_mux_reg_5                                                                                                                         |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                      |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_64.tempdatareg[31]_i_1_n_0                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/GnssTime_Second_DatReg                                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               20 |             32 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/PulseCount_CntReg                                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/SigGenPeriodValueH_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/SigGenPeriodValueL_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/SigGenPulseWidthValueH_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/SigGenPulseWidthValueL_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/SigGenStartTimeValueH_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/SigGenRepeatCount_DatReg                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/SigGenStartTimeValueL_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/p_25_in                                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/TimestamperCount_DatReg[31]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/TimestamperEvtCount_DatReg[0]_i_1_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockDriftAdjInterval_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockDriftAdjValue_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockInSyncThreshold_DatReg                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockOffsetAdjInterval_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockOffsetAdjValue_DatReg                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/Axi1ReadDataData_DatReg                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/Sma10MHzSourceEnable_EnReg_i_2_n_0                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/Axi2ReadDataData_DatReg                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/Sma10MHzSourceEnable_EnReg_i_2_n_0                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockServoDriftFactorI_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockServoOffsetFactorP_DatReg                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockServoDriftFactorP_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockServoOffsetFactorI_DatReg                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTimeAdjValueH_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/TimestamperCount_DatReg[31]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/TimestamperEvtCount_DatReg[0]_i_1_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTimeAdjValueL_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_ValReg_reg_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/SmaInputSelect1_DatReg                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/Sma10MHzSourceEnable_EnReg_i_2_n_0                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/SmaInputSelect2_DatReg                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/Sma10MHzSourceEnable_EnReg_i_2_n_0                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/SmaOutputSelect1_DatReg                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/Sma10MHzSourceEnable_EnReg_i_2_n_0                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/SmaOutputSelect2_DatReg                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/Sma10MHzSourceEnable_EnReg_i_2_n_0                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_1_n_0                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetNanosecond_DatReg[31]_i_1_n_0                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4/U0/RamWrite_DatReg0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/XI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4/U0/AxiReadDataData_DatReg[31]_i_1_n_0                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               22 |             32 |         1.45 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/Normalizer2_DatReg                                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/AxiReadDataReady_RdyReg                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigDone_ValOut_i_2_n_0                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigData_DatReg[31]_i_1_n_0                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigDone_ValOut_i_2_n_0                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0/U0/AxiReadDataData_DatReg[31]_i_1_n_0                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_0/U0/RamWrite_DatReg0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/TimestamperCount_DatReg[31]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/TimestamperEvtCount_DatReg[0]_i_1_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftMul_DatReg[47]_i_1_n_0                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               23 |             32 |         1.39 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3/U0/AxiReadDataData_DatReg[31]_i_1_n_0                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_3/U0/RamWrite_DatReg0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1/U0/AxiReadDataData_DatReg[31]_i_1_n_0                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_1/U0/RamWrite_DatReg0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2/U0/AxiReadDataData_DatReg[31]_i_1_n_0                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_DummyAxiSlave_2/U0/RamWrite_DatReg0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/abort_i_cs2                                                                                                                                                                                               | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetMul_DatReg[47]_i_1_n_0                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_block_bridge_inst/end_point_1.s_axi_ctl_rdata[31]_i_1_n_0                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/cfg_inst/axi_enhanced_cfg_slave_inst/end_point.s_axi_ctl_rdata[31]_i_1_n_0                              | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |               16 |             32 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_64.m_axis_cc_tdatatemp64[31]_i_1_n_0                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               11 |             32 |         2.91 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_64.s_axis_cw_tdatatemp[63]_i_1_n_0                                                                                                         | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/TimestamperCount_DatReg[31]_i_1_n_0                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/TimestamperEvtCount_DatReg[0]_i_1_n_0                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/s_axis_cw_tdatatemp[31]                                                                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               20 |             32 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/TimestamperCount_DatReg[31]_i_1_n_0                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/TimestamperEvtCount_DatReg[0]_i_1_n_0                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_cpl_tlp/i___1_n_0                                                                                                                                                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |                7 |             32 |         4.57 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/DriftAdjustmentDelta_Second_DatReg                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/TimestamperCount_DatReg[31]_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/TimestamperEvtCount_DatReg[0]_i_1_n_0                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiReadDataData_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                            | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                      |                7 |             32 |         4.57 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                    | Bd_Inst/TimeCard_i/axi_interconnect_timecard/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                              |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/icap_statemachine_I1/E[0]                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                            | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |               10 |             33 |         3.30 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                      | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               10 |             33 |         3.30 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/OffsetAdjustment_Nanosecond_DatReg                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               16 |             33 |         2.06 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_read_data_fifo/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                9 |             33 |         3.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/DriftAdjustmentDelta_Sign_DatReg                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               25 |             33 |         1.32 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               14 |             34 |         2.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               12 |             34 |         2.83 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                     |               12 |             34 |         2.83 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               12 |             34 |         2.83 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               13 |             34 |         2.62 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               14 |             34 |         2.43 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               12 |             34 |         2.83 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               14 |             34 |         2.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               15 |             34 |         2.27 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentOld_Sign_DatReg_i_1_n_0                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |                8 |             34 |         4.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               11 |             34 |         3.09 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               14 |             34 |         2.43 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               15 |             34 |         2.27 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               14 |             34 |         2.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               19 |             34 |         1.79 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m12_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               11 |             34 |         3.09 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m11_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               13 |             34 |         2.62 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               16 |             34 |         2.12 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |               21 |             34 |         1.62 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustRetain_Sign_DatReg                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               12 |             34 |         2.83 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               15 |             34 |         2.27 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               15 |             34 |         2.27 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               13 |             34 |         2.62 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m09_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               11 |             34 |         3.09 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/m13_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_64.cpltlpsmsig_reg[0]_2                                                                                                                    | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               16 |             34 |         2.12 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               18 |             34 |         1.89 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_GPIO/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               12 |             35 |         2.92 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             35 |         5.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                6 |             35 |         5.83 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                9 |             35 |         3.89 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                             | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               13 |             35 |         2.69 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                6 |             35 |         5.83 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                9 |             35 |         3.89 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                7 |             35 |         5.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                8 |             35 |         4.38 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_timecard/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               10 |             35 |         3.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               11 |             36 |         3.27 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                      |                5 |             36 |         7.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             36 |         5.14 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/wraddrsmsig                                                                                                                                          | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/m_axi_awaddr[25]_i_1_n_0                                                                                                                  |                8 |             36 |         4.50 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                8 |             37 |         4.62 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/E[0]                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_mm_masterbridge_wr/rdaddrsmsig_reg[0]                                                                                                                        |               10 |             37 |         3.70 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/ToD_DatReg[Year][11]_i_1_n_0                                                                                                                                                                                                                                | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |               15 |             38 |         2.53 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_ClockDetector_0/U0/ClkSelected_Dat[1]_i_3_n_0                                                                                                                                                                                                                  |               19 |             38 |         2.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                7 |             38 |         5.43 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/wrpendingsig[3]_61                                                                                                                                    |                                                                                                                                                                                                                                                                                      |               12 |             39 |         3.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/wrpendingsig[2]_60                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                8 |             39 |         4.88 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/wrpendingsig[0]_58                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                7 |             39 |         5.57 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/wrpendingsig[1]_59                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                8 |             39 |         4.88 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/rc_full_i_1_n_0                                                                   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |               11 |             39 |         3.55 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/dwlength_tmp[9]_i_1__0_n_0                                                                                                                                                                     | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               14 |             40 |         2.86 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |               12 |             41 |         3.42 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                |               12 |             41 |         3.42 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                             |               13 |             41 |         3.15 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_rgb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                   |               14 |             42 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |               11 |             42 |         3.82 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_iic_eeprom/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                |               10 |             42 |         4.20 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               10 |             43 |         4.30 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                                                                      |                6 |             43 |         7.17 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               12 |             43 |         3.58 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             43 |         5.38 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                7 |             43 |         6.14 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/SR[0]                                                                                                                                                                                                     |               16 |             43 |         2.69 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TodSlaveTimeToLeapSecond_DatReg[31]_i_1_n_0                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |                9 |             43 |         4.78 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_interconnect_0/s00_couplers/auto_rs/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               11 |             43 |         3.91 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_MsiIrq_0/U0/MsiReq_ValReg_i_2_n_0                                                                                                                                                                                                                              |               14 |             44 |         3.14 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_DriftIntegral_DatReg[43]_i_1_n_0                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               29 |             45 |         1.55 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetIntegral_DatReg[43]_i_1_n_0                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               38 |             45 |         1.18 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_gpio_rgb/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               15 |             47 |         3.13 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               17 |             47 |         2.76 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_PpsGenerator_0/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                             |               21 |             48 |         2.29 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |               15 |             48 |         3.20 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_reserved/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                |               16 |             48 |         3.00 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_gnss2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                   |               14 |             48 |         3.43 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/ctlplength[1,0]                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               11 |             48 |         4.36 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |               15 |             48 |         3.20 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/ctlplength[1,3]                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               14 |             48 |         3.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_uart16550_mac/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/ctlplength[1,2]                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               14 |             48 |         3.43 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/ctlplength[1,1]                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               12 |             48 |         4.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/axi_aresetn_0                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/reset_n_reg2_reg                                          |               13 |             51 |         3.92 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               19 |             55 |         2.89 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/Normalizer1_DatReg[63]_i_1_n_0                                                                                                                                                                                                                              | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               10 |             55 |         5.50 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/Normalizer1_Result_DatReg[63]_i_1_n_0                                                                                                                                                                                                                       | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |                9 |             55 |         6.11 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/p_0_in__0                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_64.m_axis_cc_tvalid_nd_i_2_n_0                                                                                                             | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               29 |             60 |         2.07 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               16 |             63 |         3.94 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_IntervalExtend_DatReg[62]_i_1_n_0                                                                                                                                                                                                | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               17 |             63 |         3.71 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_1/U0/PpsSourceAvailable_DatReg[2]_i_2_n_0                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/StartTime_Nanosecond_DatReg                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/Timestamp_Nanosecond_DatReg[31]_i_1_n_0                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               19 |             64 |         3.37 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/StopTime_Nanosecond_DatReg0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               24 |             64 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/TimestamperStatus_DatReg110_out                                                                                                                                                                                                                    | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                        |               22 |             64 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/StartTime_Nanosecond_DatReg                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               22 |             64 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_gpio_ext/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                   |               18 |             64 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/TimestamperStatus_DatReg110_out                                                                                                                                                                                                                   | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                       |               18 |             64 |         3.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/DriftAdjustment_Nanosecond_DatReg                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               22 |             64 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/StartTime_Nanosecond_DatReg                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               23 |             64 |         2.78 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/StopTime_Nanosecond_DatReg0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               24 |             64 |         2.67 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_mm_masterbridge_rd/data_width_64.din[63]_i_1_n_0                                                                                                                        | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               10 |             64 |         6.40 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/p_5_in                                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               27 |             64 |         2.37 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/StartTime_Nanosecond_DatReg                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               25 |             64 |         2.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/StopTime_Nanosecond_DatReg0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               22 |             64 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/TimestamperStatus_DatReg110_out                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               24 |             64 |         2.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftInterval_DatReg[31]_i_1_n_0                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               25 |             64 |         2.56 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/StopTime_Nanosecond_DatReg0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               21 |             64 |         3.05 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/TimeAdjust_Nanosecond_DatReg                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               39 |             64 |         1.64 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/TimestamperStatus_DatReg110_out                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               21 |             64 |         3.05 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/Timestamp_Second_DatOldReg                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               22 |             64 |         2.91 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/blk_lnk_up_latch_reg_1                                                                                                                                | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               34 |             64 |         1.88 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/TimestamperStatus_DatReg110_out                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               22 |             64 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/TimestamperStatus_DatReg110_out                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/DriftAdjustmentMux_Nanosecond_DatReg[31]_i_1_n_0                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               33 |             65 |         1.97 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/ClockTime_Second_DatReg0                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               19 |             65 |         3.42 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_wr/comp_axi_s_masterbridge_wr/data_width_64.datain[64]_i_1_n_0                                                                                                                      | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               27 |             65 |         2.41 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/ClockTime_Second_DatReg0                                                                                                                                                                                                                          | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                       |               20 |             65 |         3.25 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/AxiWriteRespReady_RdyReg                                                                                                                                                                                                                                  | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigDone_ValOut_i_2_n_0                                                                                                                                                                                                                      |               15 |             65 |         4.33 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/ClockTime_Second_DatReg0                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               19 |             65 |         3.42 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/ClockTime_Second_DatReg0                                                                                                                                                                                                                           | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                        |               22 |             65 |         2.95 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/ClockTime_Second_DatReg0                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               17 |             65 |         3.82 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/ClockTime_Second_DatReg0                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               21 |             65 |         3.10 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetNanosecondOrigin_DatReg                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               19 |             66 |         3.47 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/OffsetAdjustmentMux_Second_DatReg[31]_i_1_n_0                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               24 |             66 |         2.75 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_i_1_n_0                                                       | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |               12 |             67 |         5.58 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/cr_empty_i_1_n_0                                                                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |               18 |             67 |         3.72 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_pipeline_inst/reg_tvalid_i_1_n_0                                                             | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |               10 |             67 |         6.70 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/cw_empty_i_1_n_0                                                                  | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |               21 |             68 |         3.24 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_pipeline_inst/E[0]                                                                           | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |               15 |             70 |         4.67 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/RegisterDelay_DatReg                                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               22 |             71 |         3.23 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigIndex_CntReg                                                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_ConfMaster_0/U0/ConfigDone_ValOut_i_2_n_0                                                                                                                                                                                                                      |               13 |             72 |         5.54 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/FrequencyCount_DatReg                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               17 |             72 |         4.24 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/FrequencyCount_DatReg                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               21 |             72 |         3.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/FrequencyCount_DatReg                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               20 |             72 |         3.60 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/FrequencyCount_DatReg                                                                                                                                                                                                                               | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               22 |             72 |         3.27 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_read_req_tlp/en_header_array                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               24 |             72 |         3.00 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/SR[0]                                                                                                    |               13 |             79 |         6.08 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_BUS2ICAP_RESET/scndry_out                                                                                                                                                                                       |               21 |             83 |         3.95 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |               39 |             84 |         2.15 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               32 |             87 |         2.72 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               32 |             87 |         2.72 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               33 |             87 |         2.64 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               32 |             87 |         2.72 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_quad_spi_flash/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               24 |             90 |         3.75 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/Timestamp_Nanosecond_DatReg_3                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_Timestamper_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               25 |             96 |         3.84 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/Timestamp_Nanosecond_DatReg_3                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_Timestamper_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               23 |             96 |         4.17 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/Timestamp_Nanosecond_DatReg_3                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_Timestamper_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               23 |             96 |         4.17 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/Timestamp_Nanosecond_DatReg_3                                                                                                                                                                                                                      | Bd_Inst/TimeCard_i/TC_Timestamper_FpgaPps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                        |               28 |             96 |         3.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/Timestamp_Nanosecond_DatReg_3                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_Timestamper_Gnss1Pps/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                       |               23 |             96 |         4.17 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/Timestamp_Nanosecond_DatReg_3                                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_Timestamper_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                              |               26 |             96 |         3.69 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_slave_write_req_tlp/en_header_array                                                                                                                                                                                | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |               45 |             97 |         2.16 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out4                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               31 |            100 |         3.23 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_PpsSourceSelector_0/U0/PpsSourceAvailable_DatReg[2]_i_2_n_0                                                                                                                                                                                                    |               32 |            100 |         3.12 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               44 |            107 |         2.43 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               53 |            111 |         2.09 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/rst_cpllreset                                             |               20 |            112 |         5.60 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/SR[0]                                                     |               26 |            114 |         4.38 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/NormalizeProduct_DatReg                                                                                                                                                                                                                                     | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               40 |            118 |         2.95 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/FrequencyCountExtend_DatReg[126]_i_1_n_0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               29 |            127 |         4.38 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/FrequencyCountExtend_DatReg[126]_i_1_n_0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               27 |            127 |         4.70 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/FrequencyCountExtend_DatReg[126]_i_1_n_0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               28 |            127 |         4.54 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/FrequencyCountExtend_DatReg[126]_i_1_n_0                                                                                                                                                                                                            | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               26 |            127 |         4.88 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockControl_DatReg_reg[8]_0                                                                                                                                                                                                                         | Bd_Inst/TimeCard_i/TC_PpsSlave_0/U0/PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0                                                                                                                                                                                                     |               63 |            128 |         2.03 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/tx_inst/tx_pipeline_inst/reg_tready_reg_0                                                               | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.pcie_top_i/axi_enhanced_top/rx_inst/rx_demux_inst/SR[0]                                                                  |               38 |            134 |         3.53 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_SmaSelector_0/U0/Sma10MHzSourceEnable_EnReg_i_2_n_0                                                                                                                                                                                                            |               37 |            143 |         3.86 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/Polarity_DatReg2_out                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_SignalGenerator_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               40 |            161 |         4.03 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/Polarity_DatReg2_out                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_SignalGenerator_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               44 |            161 |         3.66 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/Polarity_DatReg2_out                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_SignalGenerator_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               40 |            161 |         4.03 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/Polarity_DatReg2_out                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_SignalGenerator_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                          |               48 |            161 |         3.35 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_FrequencyCounter_2/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               56 |            174 |         3.11 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_FrequencyCounter_1/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               51 |            174 |         3.41 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_FrequencyCounter_4/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               51 |            174 |         3.41 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_FrequencyCounter_3/U0/AxiWriteAddrReady_RdyReg_i_2_n_0                                                                                                                                                                                                         |               56 |            174 |         3.11 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_TodSlave_0/U0/TimeAdjustment_Second_DatReg[31]_i_2_n_0                                                                                                                                                                                                         |               91 |            190 |         2.09 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/TC_AdjustableClock_0/U0/ClockTime_Second_DatReg[31]_i_3_n_0                                                                                                                                                                                                       |               87 |            217 |         2.49 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_64.wrpendflush[0][3]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                      |               63 |            244 |         3.87 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_AXI_MM_S_MasterBridge/comp_axi_mm_s_masterbridge_rd/comp_axi_s_masterbridge_rd/data_width_64.rdtlpaddrl_reg_r1_0_3_0_5_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                                      |               71 |            286 |         4.03 |
|  Bd_Inst/TimeCard_i/clk_wiz_2/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |              157 |            353 |         2.25 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 | Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_pcie_mm_s/comp_slave_bridge/comp_axi_slave_read/axi_aresetn_0                                                                                                                                                                            |              185 |            378 |         2.04 |
|  Bd_Inst/TimeCard_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1_0   |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |              268 |            780 |         2.91 |
|  Bd_Inst/TimeCard_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |              463 |           1781 |         3.85 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


