//
// Generated by Bluespec Compiler, version 2012.01.A (build 26572, 2012-01-17)
//
// On Mon Sep 10 07:00:12 EDT 2012
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_request_put         O     1 reg
// server_response_get            O    40 reg
// RDY_server_response_get        O     1 reg
// wci_Vm_0_MCmd                  O     3 const
// wci_Vm_0_MAddrSpace            O     1 const
// wci_Vm_0_MByteEn               O     4 const
// wci_Vm_0_MAddr                 O    32 const
// wci_Vm_0_MData                 O    32 const
// wci_Vm_0_MFlag                 O     2 const
// wci_Vm_1_MCmd                  O     3 const
// wci_Vm_1_MAddrSpace            O     1 const
// wci_Vm_1_MByteEn               O     4 const
// wci_Vm_1_MAddr                 O    32 const
// wci_Vm_1_MData                 O    32 const
// wci_Vm_1_MFlag                 O     2 const
// wci_Vm_2_MCmd                  O     3 const
// wci_Vm_2_MAddrSpace            O     1 const
// wci_Vm_2_MByteEn               O     4 const
// wci_Vm_2_MAddr                 O    32 const
// wci_Vm_2_MData                 O    32 const
// wci_Vm_2_MFlag                 O     2 const
// wci_Vm_3_MCmd                  O     3 const
// wci_Vm_3_MAddrSpace            O     1 const
// wci_Vm_3_MByteEn               O     4 const
// wci_Vm_3_MAddr                 O    32 const
// wci_Vm_3_MData                 O    32 const
// wci_Vm_3_MFlag                 O     2 const
// wci_Vm_4_MCmd                  O     3 const
// wci_Vm_4_MAddrSpace            O     1 const
// wci_Vm_4_MByteEn               O     4 const
// wci_Vm_4_MAddr                 O    32 const
// wci_Vm_4_MData                 O    32 const
// wci_Vm_4_MFlag                 O     2 const
// wci_Vm_5_MCmd                  O     3 const
// wci_Vm_5_MAddrSpace            O     1 const
// wci_Vm_5_MByteEn               O     4 const
// wci_Vm_5_MAddr                 O    32 const
// wci_Vm_5_MData                 O    32 const
// wci_Vm_5_MFlag                 O     2 const
// wci_Vm_6_MCmd                  O     3 const
// wci_Vm_6_MAddrSpace            O     1 const
// wci_Vm_6_MByteEn               O     4 const
// wci_Vm_6_MAddr                 O    32 const
// wci_Vm_6_MData                 O    32 const
// wci_Vm_6_MFlag                 O     2 const
// wci_Vm_7_MCmd                  O     3
// wci_Vm_7_MAddrSpace            O     1
// wci_Vm_7_MByteEn               O     4
// wci_Vm_7_MAddr                 O    32
// wci_Vm_7_MData                 O    32 reg
// wci_Vm_7_MFlag                 O     2 reg
// wci_Vm_8_MCmd                  O     3 const
// wci_Vm_8_MAddrSpace            O     1 const
// wci_Vm_8_MByteEn               O     4 const
// wci_Vm_8_MAddr                 O    32 const
// wci_Vm_8_MData                 O    32 const
// wci_Vm_8_MFlag                 O     2 const
// wci_Vm_9_MCmd                  O     3
// wci_Vm_9_MAddrSpace            O     1
// wci_Vm_9_MByteEn               O     4
// wci_Vm_9_MAddr                 O    32
// wci_Vm_9_MData                 O    32 reg
// wci_Vm_9_MFlag                 O     2 reg
// wci_Vm_10_MCmd                 O     3 const
// wci_Vm_10_MAddrSpace           O     1 const
// wci_Vm_10_MByteEn              O     4 const
// wci_Vm_10_MAddr                O    32 const
// wci_Vm_10_MData                O    32 const
// wci_Vm_10_MFlag                O     2 const
// wci_Vm_11_MCmd                 O     3 const
// wci_Vm_11_MAddrSpace           O     1 const
// wci_Vm_11_MByteEn              O     4 const
// wci_Vm_11_MAddr                O    32 const
// wci_Vm_11_MData                O    32 const
// wci_Vm_11_MFlag                O     2 const
// wci_Vm_12_MCmd                 O     3 const
// wci_Vm_12_MAddrSpace           O     1 const
// wci_Vm_12_MByteEn              O     4 const
// wci_Vm_12_MAddr                O    32 const
// wci_Vm_12_MData                O    32 const
// wci_Vm_12_MFlag                O     2 const
// wci_Vm_13_MCmd                 O     3 const
// wci_Vm_13_MAddrSpace           O     1 const
// wci_Vm_13_MByteEn              O     4 const
// wci_Vm_13_MAddr                O    32 const
// wci_Vm_13_MData                O    32 const
// wci_Vm_13_MFlag                O     2 const
// wci_Vm_14_MCmd                 O     3 const
// wci_Vm_14_MAddrSpace           O     1 const
// wci_Vm_14_MByteEn              O     4 const
// wci_Vm_14_MAddr                O    32 const
// wci_Vm_14_MData                O    32 const
// wci_Vm_14_MFlag                O     2 const
// cpNow                          O    64 reg
// RDY_cpNow                      O     1 const
// gps_ppsSyncOut                 O     1
// led                            O     2 reg
// RST_N_wci_Vm_0                 O     1 reset
// RST_N_wci_Vm_1                 O     1 reset
// RST_N_wci_Vm_2                 O     1 reset
// RST_N_wci_Vm_3                 O     1 reset
// RST_N_wci_Vm_4                 O     1 reset
// RST_N_wci_Vm_5                 O     1 reset
// RST_N_wci_Vm_6                 O     1 reset
// RST_N_wci_Vm_7                 O     1 reset
// RST_N_wci_Vm_8                 O     1 reset
// RST_N_wci_Vm_9                 O     1 reset
// RST_N_wci_Vm_10                O     1 reset
// RST_N_wci_Vm_11                O     1 reset
// RST_N_wci_Vm_12                O     1 reset
// RST_N_wci_Vm_13                O     1 reset
// RST_N_wci_Vm_14                O     1 reset
// pciDevice                      I    16
// CLK_time_clk                   I     1 clock
// RST_N_time_rst                 I     1 reset
// CLK                            I     1 clock
// RST_N                          I     1 reset
// server_request_put             I    59 reg
// wci_Vm_0_SResp                 I     2 unused
// wci_Vm_0_SData                 I    32 unused
// wci_Vm_0_SFlag                 I     2 unused
// wci_Vm_1_SResp                 I     2 unused
// wci_Vm_1_SData                 I    32 unused
// wci_Vm_1_SFlag                 I     2 unused
// wci_Vm_2_SResp                 I     2 unused
// wci_Vm_2_SData                 I    32 unused
// wci_Vm_2_SFlag                 I     2 unused
// wci_Vm_3_SResp                 I     2 unused
// wci_Vm_3_SData                 I    32 unused
// wci_Vm_3_SFlag                 I     2 unused
// wci_Vm_4_SResp                 I     2 unused
// wci_Vm_4_SData                 I    32 unused
// wci_Vm_4_SFlag                 I     2 unused
// wci_Vm_5_SResp                 I     2 unused
// wci_Vm_5_SData                 I    32 unused
// wci_Vm_5_SFlag                 I     2 unused
// wci_Vm_6_SResp                 I     2 unused
// wci_Vm_6_SData                 I    32 unused
// wci_Vm_6_SFlag                 I     2 unused
// wci_Vm_7_SResp                 I     2
// wci_Vm_7_SData                 I    32
// wci_Vm_7_SFlag                 I     2 reg
// wci_Vm_8_SResp                 I     2 unused
// wci_Vm_8_SData                 I    32 unused
// wci_Vm_8_SFlag                 I     2 unused
// wci_Vm_9_SResp                 I     2
// wci_Vm_9_SData                 I    32
// wci_Vm_9_SFlag                 I     2 reg
// wci_Vm_10_SResp                I     2 unused
// wci_Vm_10_SData                I    32 unused
// wci_Vm_10_SFlag                I     2 unused
// wci_Vm_11_SResp                I     2 unused
// wci_Vm_11_SData                I    32 unused
// wci_Vm_11_SFlag                I     2 unused
// wci_Vm_12_SResp                I     2 unused
// wci_Vm_12_SData                I    32 unused
// wci_Vm_12_SFlag                I     2 unused
// wci_Vm_13_SResp                I     2 unused
// wci_Vm_13_SData                I    32 unused
// wci_Vm_13_SFlag                I     2 unused
// wci_Vm_14_SResp                I     2 unused
// wci_Vm_14_SData                I    32 unused
// wci_Vm_14_SFlag                I     2 unused
// gps_ppsSyncIn_x                I     1 reg
// switch_x                       I     3 reg
// uuid_arg                       I   512
// EN_server_request_put          I     1
// wci_Vm_0_SThreadBusy           I     1 unused
// wci_Vm_1_SThreadBusy           I     1 unused
// wci_Vm_2_SThreadBusy           I     1 unused
// wci_Vm_3_SThreadBusy           I     1 unused
// wci_Vm_4_SThreadBusy           I     1 unused
// wci_Vm_5_SThreadBusy           I     1 unused
// wci_Vm_6_SThreadBusy           I     1 unused
// wci_Vm_7_SThreadBusy           I     1 reg
// wci_Vm_8_SThreadBusy           I     1 unused
// wci_Vm_9_SThreadBusy           I     1 reg
// wci_Vm_10_SThreadBusy          I     1 unused
// wci_Vm_11_SThreadBusy          I     1 unused
// wci_Vm_12_SThreadBusy          I     1 unused
// wci_Vm_13_SThreadBusy          I     1 unused
// wci_Vm_14_SThreadBusy          I     1 unused
// EN_server_response_get         I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
`define BSV_ASSIGNMENT_DELAY
`endif

module mkOCCP(pciDevice,
	      CLK_time_clk,
	      RST_N_time_rst,
	      CLK,
	      RST_N,

	      server_request_put,
	      EN_server_request_put,
	      RDY_server_request_put,

	      EN_server_response_get,
	      server_response_get,
	      RDY_server_response_get,

	      wci_Vm_0_MCmd,

	      wci_Vm_0_MAddrSpace,

	      wci_Vm_0_MByteEn,

	      wci_Vm_0_MAddr,

	      wci_Vm_0_MData,

	      wci_Vm_0_SResp,

	      wci_Vm_0_SData,

	      wci_Vm_0_SThreadBusy,

	      wci_Vm_0_SFlag,

	      wci_Vm_0_MFlag,

	      wci_Vm_1_MCmd,

	      wci_Vm_1_MAddrSpace,

	      wci_Vm_1_MByteEn,

	      wci_Vm_1_MAddr,

	      wci_Vm_1_MData,

	      wci_Vm_1_SResp,

	      wci_Vm_1_SData,

	      wci_Vm_1_SThreadBusy,

	      wci_Vm_1_SFlag,

	      wci_Vm_1_MFlag,

	      wci_Vm_2_MCmd,

	      wci_Vm_2_MAddrSpace,

	      wci_Vm_2_MByteEn,

	      wci_Vm_2_MAddr,

	      wci_Vm_2_MData,

	      wci_Vm_2_SResp,

	      wci_Vm_2_SData,

	      wci_Vm_2_SThreadBusy,

	      wci_Vm_2_SFlag,

	      wci_Vm_2_MFlag,

	      wci_Vm_3_MCmd,

	      wci_Vm_3_MAddrSpace,

	      wci_Vm_3_MByteEn,

	      wci_Vm_3_MAddr,

	      wci_Vm_3_MData,

	      wci_Vm_3_SResp,

	      wci_Vm_3_SData,

	      wci_Vm_3_SThreadBusy,

	      wci_Vm_3_SFlag,

	      wci_Vm_3_MFlag,

	      wci_Vm_4_MCmd,

	      wci_Vm_4_MAddrSpace,

	      wci_Vm_4_MByteEn,

	      wci_Vm_4_MAddr,

	      wci_Vm_4_MData,

	      wci_Vm_4_SResp,

	      wci_Vm_4_SData,

	      wci_Vm_4_SThreadBusy,

	      wci_Vm_4_SFlag,

	      wci_Vm_4_MFlag,

	      wci_Vm_5_MCmd,

	      wci_Vm_5_MAddrSpace,

	      wci_Vm_5_MByteEn,

	      wci_Vm_5_MAddr,

	      wci_Vm_5_MData,

	      wci_Vm_5_SResp,

	      wci_Vm_5_SData,

	      wci_Vm_5_SThreadBusy,

	      wci_Vm_5_SFlag,

	      wci_Vm_5_MFlag,

	      wci_Vm_6_MCmd,

	      wci_Vm_6_MAddrSpace,

	      wci_Vm_6_MByteEn,

	      wci_Vm_6_MAddr,

	      wci_Vm_6_MData,

	      wci_Vm_6_SResp,

	      wci_Vm_6_SData,

	      wci_Vm_6_SThreadBusy,

	      wci_Vm_6_SFlag,

	      wci_Vm_6_MFlag,

	      wci_Vm_7_MCmd,

	      wci_Vm_7_MAddrSpace,

	      wci_Vm_7_MByteEn,

	      wci_Vm_7_MAddr,

	      wci_Vm_7_MData,

	      wci_Vm_7_SResp,

	      wci_Vm_7_SData,

	      wci_Vm_7_SThreadBusy,

	      wci_Vm_7_SFlag,

	      wci_Vm_7_MFlag,

	      wci_Vm_8_MCmd,

	      wci_Vm_8_MAddrSpace,

	      wci_Vm_8_MByteEn,

	      wci_Vm_8_MAddr,

	      wci_Vm_8_MData,

	      wci_Vm_8_SResp,

	      wci_Vm_8_SData,

	      wci_Vm_8_SThreadBusy,

	      wci_Vm_8_SFlag,

	      wci_Vm_8_MFlag,

	      wci_Vm_9_MCmd,

	      wci_Vm_9_MAddrSpace,

	      wci_Vm_9_MByteEn,

	      wci_Vm_9_MAddr,

	      wci_Vm_9_MData,

	      wci_Vm_9_SResp,

	      wci_Vm_9_SData,

	      wci_Vm_9_SThreadBusy,

	      wci_Vm_9_SFlag,

	      wci_Vm_9_MFlag,

	      wci_Vm_10_MCmd,

	      wci_Vm_10_MAddrSpace,

	      wci_Vm_10_MByteEn,

	      wci_Vm_10_MAddr,

	      wci_Vm_10_MData,

	      wci_Vm_10_SResp,

	      wci_Vm_10_SData,

	      wci_Vm_10_SThreadBusy,

	      wci_Vm_10_SFlag,

	      wci_Vm_10_MFlag,

	      wci_Vm_11_MCmd,

	      wci_Vm_11_MAddrSpace,

	      wci_Vm_11_MByteEn,

	      wci_Vm_11_MAddr,

	      wci_Vm_11_MData,

	      wci_Vm_11_SResp,

	      wci_Vm_11_SData,

	      wci_Vm_11_SThreadBusy,

	      wci_Vm_11_SFlag,

	      wci_Vm_11_MFlag,

	      wci_Vm_12_MCmd,

	      wci_Vm_12_MAddrSpace,

	      wci_Vm_12_MByteEn,

	      wci_Vm_12_MAddr,

	      wci_Vm_12_MData,

	      wci_Vm_12_SResp,

	      wci_Vm_12_SData,

	      wci_Vm_12_SThreadBusy,

	      wci_Vm_12_SFlag,

	      wci_Vm_12_MFlag,

	      wci_Vm_13_MCmd,

	      wci_Vm_13_MAddrSpace,

	      wci_Vm_13_MByteEn,

	      wci_Vm_13_MAddr,

	      wci_Vm_13_MData,

	      wci_Vm_13_SResp,

	      wci_Vm_13_SData,

	      wci_Vm_13_SThreadBusy,

	      wci_Vm_13_SFlag,

	      wci_Vm_13_MFlag,

	      wci_Vm_14_MCmd,

	      wci_Vm_14_MAddrSpace,

	      wci_Vm_14_MByteEn,

	      wci_Vm_14_MAddr,

	      wci_Vm_14_MData,

	      wci_Vm_14_SResp,

	      wci_Vm_14_SData,

	      wci_Vm_14_SThreadBusy,

	      wci_Vm_14_SFlag,

	      wci_Vm_14_MFlag,

	      cpNow,
	      RDY_cpNow,

	      gps_ppsSyncIn_x,

	      gps_ppsSyncOut,

	      led,

	      switch_x,

	      uuid_arg,

	      RST_N_wci_Vm_0,
	      RST_N_wci_Vm_1,
	      RST_N_wci_Vm_2,
	      RST_N_wci_Vm_3,
	      RST_N_wci_Vm_4,
	      RST_N_wci_Vm_5,
	      RST_N_wci_Vm_6,
	      RST_N_wci_Vm_7,
	      RST_N_wci_Vm_8,
	      RST_N_wci_Vm_9,
	      RST_N_wci_Vm_10,
	      RST_N_wci_Vm_11,
	      RST_N_wci_Vm_12,
	      RST_N_wci_Vm_13,
	      RST_N_wci_Vm_14);
  input  [15 : 0] pciDevice;
  input  CLK_time_clk;
  input  RST_N_time_rst;
  input  CLK;
  input  RST_N;

  // action method server_request_put
  input  [58 : 0] server_request_put;
  input  EN_server_request_put;
  output RDY_server_request_put;

  // actionvalue method server_response_get
  input  EN_server_response_get;
  output [39 : 0] server_response_get;
  output RDY_server_response_get;

  // value method wci_Vm_0_mCmd
  output [2 : 0] wci_Vm_0_MCmd;

  // value method wci_Vm_0_mAddrSpace
  output wci_Vm_0_MAddrSpace;

  // value method wci_Vm_0_mByteEn
  output [3 : 0] wci_Vm_0_MByteEn;

  // value method wci_Vm_0_mAddr
  output [31 : 0] wci_Vm_0_MAddr;

  // value method wci_Vm_0_mData
  output [31 : 0] wci_Vm_0_MData;

  // action method wci_Vm_0_sResp
  input  [1 : 0] wci_Vm_0_SResp;

  // action method wci_Vm_0_sData
  input  [31 : 0] wci_Vm_0_SData;

  // action method wci_Vm_0_sThreadBusy
  input  wci_Vm_0_SThreadBusy;

  // action method wci_Vm_0_sFlag
  input  [1 : 0] wci_Vm_0_SFlag;

  // value method wci_Vm_0_mFlag
  output [1 : 0] wci_Vm_0_MFlag;

  // value method wci_Vm_1_mCmd
  output [2 : 0] wci_Vm_1_MCmd;

  // value method wci_Vm_1_mAddrSpace
  output wci_Vm_1_MAddrSpace;

  // value method wci_Vm_1_mByteEn
  output [3 : 0] wci_Vm_1_MByteEn;

  // value method wci_Vm_1_mAddr
  output [31 : 0] wci_Vm_1_MAddr;

  // value method wci_Vm_1_mData
  output [31 : 0] wci_Vm_1_MData;

  // action method wci_Vm_1_sResp
  input  [1 : 0] wci_Vm_1_SResp;

  // action method wci_Vm_1_sData
  input  [31 : 0] wci_Vm_1_SData;

  // action method wci_Vm_1_sThreadBusy
  input  wci_Vm_1_SThreadBusy;

  // action method wci_Vm_1_sFlag
  input  [1 : 0] wci_Vm_1_SFlag;

  // value method wci_Vm_1_mFlag
  output [1 : 0] wci_Vm_1_MFlag;

  // value method wci_Vm_2_mCmd
  output [2 : 0] wci_Vm_2_MCmd;

  // value method wci_Vm_2_mAddrSpace
  output wci_Vm_2_MAddrSpace;

  // value method wci_Vm_2_mByteEn
  output [3 : 0] wci_Vm_2_MByteEn;

  // value method wci_Vm_2_mAddr
  output [31 : 0] wci_Vm_2_MAddr;

  // value method wci_Vm_2_mData
  output [31 : 0] wci_Vm_2_MData;

  // action method wci_Vm_2_sResp
  input  [1 : 0] wci_Vm_2_SResp;

  // action method wci_Vm_2_sData
  input  [31 : 0] wci_Vm_2_SData;

  // action method wci_Vm_2_sThreadBusy
  input  wci_Vm_2_SThreadBusy;

  // action method wci_Vm_2_sFlag
  input  [1 : 0] wci_Vm_2_SFlag;

  // value method wci_Vm_2_mFlag
  output [1 : 0] wci_Vm_2_MFlag;

  // value method wci_Vm_3_mCmd
  output [2 : 0] wci_Vm_3_MCmd;

  // value method wci_Vm_3_mAddrSpace
  output wci_Vm_3_MAddrSpace;

  // value method wci_Vm_3_mByteEn
  output [3 : 0] wci_Vm_3_MByteEn;

  // value method wci_Vm_3_mAddr
  output [31 : 0] wci_Vm_3_MAddr;

  // value method wci_Vm_3_mData
  output [31 : 0] wci_Vm_3_MData;

  // action method wci_Vm_3_sResp
  input  [1 : 0] wci_Vm_3_SResp;

  // action method wci_Vm_3_sData
  input  [31 : 0] wci_Vm_3_SData;

  // action method wci_Vm_3_sThreadBusy
  input  wci_Vm_3_SThreadBusy;

  // action method wci_Vm_3_sFlag
  input  [1 : 0] wci_Vm_3_SFlag;

  // value method wci_Vm_3_mFlag
  output [1 : 0] wci_Vm_3_MFlag;

  // value method wci_Vm_4_mCmd
  output [2 : 0] wci_Vm_4_MCmd;

  // value method wci_Vm_4_mAddrSpace
  output wci_Vm_4_MAddrSpace;

  // value method wci_Vm_4_mByteEn
  output [3 : 0] wci_Vm_4_MByteEn;

  // value method wci_Vm_4_mAddr
  output [31 : 0] wci_Vm_4_MAddr;

  // value method wci_Vm_4_mData
  output [31 : 0] wci_Vm_4_MData;

  // action method wci_Vm_4_sResp
  input  [1 : 0] wci_Vm_4_SResp;

  // action method wci_Vm_4_sData
  input  [31 : 0] wci_Vm_4_SData;

  // action method wci_Vm_4_sThreadBusy
  input  wci_Vm_4_SThreadBusy;

  // action method wci_Vm_4_sFlag
  input  [1 : 0] wci_Vm_4_SFlag;

  // value method wci_Vm_4_mFlag
  output [1 : 0] wci_Vm_4_MFlag;

  // value method wci_Vm_5_mCmd
  output [2 : 0] wci_Vm_5_MCmd;

  // value method wci_Vm_5_mAddrSpace
  output wci_Vm_5_MAddrSpace;

  // value method wci_Vm_5_mByteEn
  output [3 : 0] wci_Vm_5_MByteEn;

  // value method wci_Vm_5_mAddr
  output [31 : 0] wci_Vm_5_MAddr;

  // value method wci_Vm_5_mData
  output [31 : 0] wci_Vm_5_MData;

  // action method wci_Vm_5_sResp
  input  [1 : 0] wci_Vm_5_SResp;

  // action method wci_Vm_5_sData
  input  [31 : 0] wci_Vm_5_SData;

  // action method wci_Vm_5_sThreadBusy
  input  wci_Vm_5_SThreadBusy;

  // action method wci_Vm_5_sFlag
  input  [1 : 0] wci_Vm_5_SFlag;

  // value method wci_Vm_5_mFlag
  output [1 : 0] wci_Vm_5_MFlag;

  // value method wci_Vm_6_mCmd
  output [2 : 0] wci_Vm_6_MCmd;

  // value method wci_Vm_6_mAddrSpace
  output wci_Vm_6_MAddrSpace;

  // value method wci_Vm_6_mByteEn
  output [3 : 0] wci_Vm_6_MByteEn;

  // value method wci_Vm_6_mAddr
  output [31 : 0] wci_Vm_6_MAddr;

  // value method wci_Vm_6_mData
  output [31 : 0] wci_Vm_6_MData;

  // action method wci_Vm_6_sResp
  input  [1 : 0] wci_Vm_6_SResp;

  // action method wci_Vm_6_sData
  input  [31 : 0] wci_Vm_6_SData;

  // action method wci_Vm_6_sThreadBusy
  input  wci_Vm_6_SThreadBusy;

  // action method wci_Vm_6_sFlag
  input  [1 : 0] wci_Vm_6_SFlag;

  // value method wci_Vm_6_mFlag
  output [1 : 0] wci_Vm_6_MFlag;

  // value method wci_Vm_7_mCmd
  output [2 : 0] wci_Vm_7_MCmd;

  // value method wci_Vm_7_mAddrSpace
  output wci_Vm_7_MAddrSpace;

  // value method wci_Vm_7_mByteEn
  output [3 : 0] wci_Vm_7_MByteEn;

  // value method wci_Vm_7_mAddr
  output [31 : 0] wci_Vm_7_MAddr;

  // value method wci_Vm_7_mData
  output [31 : 0] wci_Vm_7_MData;

  // action method wci_Vm_7_sResp
  input  [1 : 0] wci_Vm_7_SResp;

  // action method wci_Vm_7_sData
  input  [31 : 0] wci_Vm_7_SData;

  // action method wci_Vm_7_sThreadBusy
  input  wci_Vm_7_SThreadBusy;

  // action method wci_Vm_7_sFlag
  input  [1 : 0] wci_Vm_7_SFlag;

  // value method wci_Vm_7_mFlag
  output [1 : 0] wci_Vm_7_MFlag;

  // value method wci_Vm_8_mCmd
  output [2 : 0] wci_Vm_8_MCmd;

  // value method wci_Vm_8_mAddrSpace
  output wci_Vm_8_MAddrSpace;

  // value method wci_Vm_8_mByteEn
  output [3 : 0] wci_Vm_8_MByteEn;

  // value method wci_Vm_8_mAddr
  output [31 : 0] wci_Vm_8_MAddr;

  // value method wci_Vm_8_mData
  output [31 : 0] wci_Vm_8_MData;

  // action method wci_Vm_8_sResp
  input  [1 : 0] wci_Vm_8_SResp;

  // action method wci_Vm_8_sData
  input  [31 : 0] wci_Vm_8_SData;

  // action method wci_Vm_8_sThreadBusy
  input  wci_Vm_8_SThreadBusy;

  // action method wci_Vm_8_sFlag
  input  [1 : 0] wci_Vm_8_SFlag;

  // value method wci_Vm_8_mFlag
  output [1 : 0] wci_Vm_8_MFlag;

  // value method wci_Vm_9_mCmd
  output [2 : 0] wci_Vm_9_MCmd;

  // value method wci_Vm_9_mAddrSpace
  output wci_Vm_9_MAddrSpace;

  // value method wci_Vm_9_mByteEn
  output [3 : 0] wci_Vm_9_MByteEn;

  // value method wci_Vm_9_mAddr
  output [31 : 0] wci_Vm_9_MAddr;

  // value method wci_Vm_9_mData
  output [31 : 0] wci_Vm_9_MData;

  // action method wci_Vm_9_sResp
  input  [1 : 0] wci_Vm_9_SResp;

  // action method wci_Vm_9_sData
  input  [31 : 0] wci_Vm_9_SData;

  // action method wci_Vm_9_sThreadBusy
  input  wci_Vm_9_SThreadBusy;

  // action method wci_Vm_9_sFlag
  input  [1 : 0] wci_Vm_9_SFlag;

  // value method wci_Vm_9_mFlag
  output [1 : 0] wci_Vm_9_MFlag;

  // value method wci_Vm_10_mCmd
  output [2 : 0] wci_Vm_10_MCmd;

  // value method wci_Vm_10_mAddrSpace
  output wci_Vm_10_MAddrSpace;

  // value method wci_Vm_10_mByteEn
  output [3 : 0] wci_Vm_10_MByteEn;

  // value method wci_Vm_10_mAddr
  output [31 : 0] wci_Vm_10_MAddr;

  // value method wci_Vm_10_mData
  output [31 : 0] wci_Vm_10_MData;

  // action method wci_Vm_10_sResp
  input  [1 : 0] wci_Vm_10_SResp;

  // action method wci_Vm_10_sData
  input  [31 : 0] wci_Vm_10_SData;

  // action method wci_Vm_10_sThreadBusy
  input  wci_Vm_10_SThreadBusy;

  // action method wci_Vm_10_sFlag
  input  [1 : 0] wci_Vm_10_SFlag;

  // value method wci_Vm_10_mFlag
  output [1 : 0] wci_Vm_10_MFlag;

  // value method wci_Vm_11_mCmd
  output [2 : 0] wci_Vm_11_MCmd;

  // value method wci_Vm_11_mAddrSpace
  output wci_Vm_11_MAddrSpace;

  // value method wci_Vm_11_mByteEn
  output [3 : 0] wci_Vm_11_MByteEn;

  // value method wci_Vm_11_mAddr
  output [31 : 0] wci_Vm_11_MAddr;

  // value method wci_Vm_11_mData
  output [31 : 0] wci_Vm_11_MData;

  // action method wci_Vm_11_sResp
  input  [1 : 0] wci_Vm_11_SResp;

  // action method wci_Vm_11_sData
  input  [31 : 0] wci_Vm_11_SData;

  // action method wci_Vm_11_sThreadBusy
  input  wci_Vm_11_SThreadBusy;

  // action method wci_Vm_11_sFlag
  input  [1 : 0] wci_Vm_11_SFlag;

  // value method wci_Vm_11_mFlag
  output [1 : 0] wci_Vm_11_MFlag;

  // value method wci_Vm_12_mCmd
  output [2 : 0] wci_Vm_12_MCmd;

  // value method wci_Vm_12_mAddrSpace
  output wci_Vm_12_MAddrSpace;

  // value method wci_Vm_12_mByteEn
  output [3 : 0] wci_Vm_12_MByteEn;

  // value method wci_Vm_12_mAddr
  output [31 : 0] wci_Vm_12_MAddr;

  // value method wci_Vm_12_mData
  output [31 : 0] wci_Vm_12_MData;

  // action method wci_Vm_12_sResp
  input  [1 : 0] wci_Vm_12_SResp;

  // action method wci_Vm_12_sData
  input  [31 : 0] wci_Vm_12_SData;

  // action method wci_Vm_12_sThreadBusy
  input  wci_Vm_12_SThreadBusy;

  // action method wci_Vm_12_sFlag
  input  [1 : 0] wci_Vm_12_SFlag;

  // value method wci_Vm_12_mFlag
  output [1 : 0] wci_Vm_12_MFlag;

  // value method wci_Vm_13_mCmd
  output [2 : 0] wci_Vm_13_MCmd;

  // value method wci_Vm_13_mAddrSpace
  output wci_Vm_13_MAddrSpace;

  // value method wci_Vm_13_mByteEn
  output [3 : 0] wci_Vm_13_MByteEn;

  // value method wci_Vm_13_mAddr
  output [31 : 0] wci_Vm_13_MAddr;

  // value method wci_Vm_13_mData
  output [31 : 0] wci_Vm_13_MData;

  // action method wci_Vm_13_sResp
  input  [1 : 0] wci_Vm_13_SResp;

  // action method wci_Vm_13_sData
  input  [31 : 0] wci_Vm_13_SData;

  // action method wci_Vm_13_sThreadBusy
  input  wci_Vm_13_SThreadBusy;

  // action method wci_Vm_13_sFlag
  input  [1 : 0] wci_Vm_13_SFlag;

  // value method wci_Vm_13_mFlag
  output [1 : 0] wci_Vm_13_MFlag;

  // value method wci_Vm_14_mCmd
  output [2 : 0] wci_Vm_14_MCmd;

  // value method wci_Vm_14_mAddrSpace
  output wci_Vm_14_MAddrSpace;

  // value method wci_Vm_14_mByteEn
  output [3 : 0] wci_Vm_14_MByteEn;

  // value method wci_Vm_14_mAddr
  output [31 : 0] wci_Vm_14_MAddr;

  // value method wci_Vm_14_mData
  output [31 : 0] wci_Vm_14_MData;

  // action method wci_Vm_14_sResp
  input  [1 : 0] wci_Vm_14_SResp;

  // action method wci_Vm_14_sData
  input  [31 : 0] wci_Vm_14_SData;

  // action method wci_Vm_14_sThreadBusy
  input  wci_Vm_14_SThreadBusy;

  // action method wci_Vm_14_sFlag
  input  [1 : 0] wci_Vm_14_SFlag;

  // value method wci_Vm_14_mFlag
  output [1 : 0] wci_Vm_14_MFlag;

  // value method cpNow
  output [63 : 0] cpNow;
  output RDY_cpNow;

  // action method gps_ppsSyncIn
  input  gps_ppsSyncIn_x;

  // value method gps_ppsSyncOut
  output gps_ppsSyncOut;

  // value method led
  output [1 : 0] led;

  // action method switch
  input  [2 : 0] switch_x;

  // action method uuid
  input  [511 : 0] uuid_arg;

  // output resets
  output RST_N_wci_Vm_0;
  output RST_N_wci_Vm_1;
  output RST_N_wci_Vm_2;
  output RST_N_wci_Vm_3;
  output RST_N_wci_Vm_4;
  output RST_N_wci_Vm_5;
  output RST_N_wci_Vm_6;
  output RST_N_wci_Vm_7;
  output RST_N_wci_Vm_8;
  output RST_N_wci_Vm_9;
  output RST_N_wci_Vm_10;
  output RST_N_wci_Vm_11;
  output RST_N_wci_Vm_12;
  output RST_N_wci_Vm_13;
  output RST_N_wci_Vm_14;

  // signals for module outputs
  reg gps_ppsSyncOut;
  wire [63 : 0] cpNow;
  wire [39 : 0] server_response_get;
  wire [31 : 0] wci_Vm_0_MAddr,
		wci_Vm_0_MData,
		wci_Vm_10_MAddr,
		wci_Vm_10_MData,
		wci_Vm_11_MAddr,
		wci_Vm_11_MData,
		wci_Vm_12_MAddr,
		wci_Vm_12_MData,
		wci_Vm_13_MAddr,
		wci_Vm_13_MData,
		wci_Vm_14_MAddr,
		wci_Vm_14_MData,
		wci_Vm_1_MAddr,
		wci_Vm_1_MData,
		wci_Vm_2_MAddr,
		wci_Vm_2_MData,
		wci_Vm_3_MAddr,
		wci_Vm_3_MData,
		wci_Vm_4_MAddr,
		wci_Vm_4_MData,
		wci_Vm_5_MAddr,
		wci_Vm_5_MData,
		wci_Vm_6_MAddr,
		wci_Vm_6_MData,
		wci_Vm_7_MAddr,
		wci_Vm_7_MData,
		wci_Vm_8_MAddr,
		wci_Vm_8_MData,
		wci_Vm_9_MAddr,
		wci_Vm_9_MData;
  wire [3 : 0] wci_Vm_0_MByteEn,
	       wci_Vm_10_MByteEn,
	       wci_Vm_11_MByteEn,
	       wci_Vm_12_MByteEn,
	       wci_Vm_13_MByteEn,
	       wci_Vm_14_MByteEn,
	       wci_Vm_1_MByteEn,
	       wci_Vm_2_MByteEn,
	       wci_Vm_3_MByteEn,
	       wci_Vm_4_MByteEn,
	       wci_Vm_5_MByteEn,
	       wci_Vm_6_MByteEn,
	       wci_Vm_7_MByteEn,
	       wci_Vm_8_MByteEn,
	       wci_Vm_9_MByteEn;
  wire [2 : 0] wci_Vm_0_MCmd,
	       wci_Vm_10_MCmd,
	       wci_Vm_11_MCmd,
	       wci_Vm_12_MCmd,
	       wci_Vm_13_MCmd,
	       wci_Vm_14_MCmd,
	       wci_Vm_1_MCmd,
	       wci_Vm_2_MCmd,
	       wci_Vm_3_MCmd,
	       wci_Vm_4_MCmd,
	       wci_Vm_5_MCmd,
	       wci_Vm_6_MCmd,
	       wci_Vm_7_MCmd,
	       wci_Vm_8_MCmd,
	       wci_Vm_9_MCmd;
  wire [1 : 0] led,
	       wci_Vm_0_MFlag,
	       wci_Vm_10_MFlag,
	       wci_Vm_11_MFlag,
	       wci_Vm_12_MFlag,
	       wci_Vm_13_MFlag,
	       wci_Vm_14_MFlag,
	       wci_Vm_1_MFlag,
	       wci_Vm_2_MFlag,
	       wci_Vm_3_MFlag,
	       wci_Vm_4_MFlag,
	       wci_Vm_5_MFlag,
	       wci_Vm_6_MFlag,
	       wci_Vm_7_MFlag,
	       wci_Vm_8_MFlag,
	       wci_Vm_9_MFlag;
  wire RDY_cpNow,
       RDY_server_request_put,
       RDY_server_response_get,
       RST_N_wci_Vm_0,
       RST_N_wci_Vm_1,
       RST_N_wci_Vm_10,
       RST_N_wci_Vm_11,
       RST_N_wci_Vm_12,
       RST_N_wci_Vm_13,
       RST_N_wci_Vm_14,
       RST_N_wci_Vm_2,
       RST_N_wci_Vm_3,
       RST_N_wci_Vm_4,
       RST_N_wci_Vm_5,
       RST_N_wci_Vm_6,
       RST_N_wci_Vm_7,
       RST_N_wci_Vm_8,
       RST_N_wci_Vm_9,
       wci_Vm_0_MAddrSpace,
       wci_Vm_10_MAddrSpace,
       wci_Vm_11_MAddrSpace,
       wci_Vm_12_MAddrSpace,
       wci_Vm_13_MAddrSpace,
       wci_Vm_14_MAddrSpace,
       wci_Vm_1_MAddrSpace,
       wci_Vm_2_MAddrSpace,
       wci_Vm_3_MAddrSpace,
       wci_Vm_4_MAddrSpace,
       wci_Vm_5_MAddrSpace,
       wci_Vm_6_MAddrSpace,
       wci_Vm_7_MAddrSpace,
       wci_Vm_8_MAddrSpace,
       wci_Vm_9_MAddrSpace;

  // inlined wires
  wire [511 : 0] uuidV$wget;
  wire [71 : 0] wci_reqF_1_x_wire$wget, wci_reqF_x_wire$wget;
  wire [63 : 0] devDNAV$wget, deviceDNA$wget;
  wire [49 : 0] timeServ_jamFracVal_1$wget;
  wire [33 : 0] wci_wciResponse$wget, wci_wciResponse_1$wget;
  wire [31 : 0] rom_serverAdapter_outData_enqData$wget,
		rom_serverAdapter_outData_outData$wget,
		wci_Emv_respData_w$wget,
		wci_Emv_respData_w_1$wget,
		wci_Emv_respData_w_10$wget,
		wci_Emv_respData_w_11$wget,
		wci_Emv_respData_w_12$wget,
		wci_Emv_respData_w_13$wget,
		wci_Emv_respData_w_14$wget,
		wci_Emv_respData_w_2$wget,
		wci_Emv_respData_w_3$wget,
		wci_Emv_respData_w_4$wget,
		wci_Emv_respData_w_5$wget,
		wci_Emv_respData_w_6$wget,
		wci_Emv_respData_w_7$wget,
		wci_Emv_respData_w_8$wget,
		wci_Emv_respData_w_9$wget;
  wire [2 : 0] rom_serverAdapter_cnt_1$wget,
	       rom_serverAdapter_cnt_2$wget,
	       rom_serverAdapter_cnt_3$wget;
  wire [1 : 0] rom_serverAdapter_s1_1$wget,
	       rom_serverAdapter_writeWithResp$wget,
	       wci_Emv_resp_w$wget,
	       wci_Emv_resp_w_1$wget,
	       wci_Emv_resp_w_10$wget,
	       wci_Emv_resp_w_11$wget,
	       wci_Emv_resp_w_12$wget,
	       wci_Emv_resp_w_13$wget,
	       wci_Emv_resp_w_14$wget,
	       wci_Emv_resp_w_2$wget,
	       wci_Emv_resp_w_3$wget,
	       wci_Emv_resp_w_4$wget,
	       wci_Emv_resp_w_5$wget,
	       wci_Emv_resp_w_6$wget,
	       wci_Emv_resp_w_7$wget,
	       wci_Emv_resp_w_8$wget,
	       wci_Emv_resp_w_9$wget;
  wire devDNAV$whas,
       deviceDNA$whas,
       dna_rdReg_1$wget,
       dna_rdReg_1$whas,
       dna_shftReg_1$wget,
       dna_shftReg_1$whas,
       rom_serverAdapter_cnt_1$whas,
       rom_serverAdapter_cnt_2$whas,
       rom_serverAdapter_cnt_3$whas,
       rom_serverAdapter_outData_deqCalled$whas,
       rom_serverAdapter_outData_enqData$whas,
       rom_serverAdapter_outData_outData$whas,
       rom_serverAdapter_s1_1$whas,
       rom_serverAdapter_writeWithResp$whas,
       timeServ_jamFracVal_1$whas,
       timeServ_jamFrac_1$wget,
       timeServ_jamFrac_1$whas,
       uuidV$whas,
       warmResetP_1$wget,
       warmResetP_1$whas,
       wci_Emv_respData_w$whas,
       wci_Emv_respData_w_1$whas,
       wci_Emv_respData_w_10$whas,
       wci_Emv_respData_w_11$whas,
       wci_Emv_respData_w_12$whas,
       wci_Emv_respData_w_13$whas,
       wci_Emv_respData_w_14$whas,
       wci_Emv_respData_w_2$whas,
       wci_Emv_respData_w_3$whas,
       wci_Emv_respData_w_4$whas,
       wci_Emv_respData_w_5$whas,
       wci_Emv_respData_w_6$whas,
       wci_Emv_respData_w_7$whas,
       wci_Emv_respData_w_8$whas,
       wci_Emv_respData_w_9$whas,
       wci_Emv_resp_w$whas,
       wci_Emv_resp_w_1$whas,
       wci_Emv_resp_w_10$whas,
       wci_Emv_resp_w_11$whas,
       wci_Emv_resp_w_12$whas,
       wci_Emv_resp_w_13$whas,
       wci_Emv_resp_w_14$whas,
       wci_Emv_resp_w_2$whas,
       wci_Emv_resp_w_3$whas,
       wci_Emv_resp_w_4$whas,
       wci_Emv_resp_w_5$whas,
       wci_Emv_resp_w_6$whas,
       wci_Emv_resp_w_7$whas,
       wci_Emv_resp_w_8$whas,
       wci_Emv_resp_w_9$whas,
       wci_reqF_1_dequeueing$whas,
       wci_reqF_1_enqueueing$whas,
       wci_reqF_1_x_wire$whas,
       wci_reqF_dequeueing$whas,
       wci_reqF_enqueueing$whas,
       wci_reqF_x_wire$whas,
       wci_sThreadBusy_pw$whas,
       wci_sThreadBusy_pw_1$whas,
       wci_sfCapClear_1$wget,
       wci_sfCapClear_1$whas,
       wci_sfCapClear_1_2$wget,
       wci_sfCapClear_1_2$whas,
       wci_sfCapSet_1$wget,
       wci_sfCapSet_1$whas,
       wci_sfCapSet_1_2$wget,
       wci_sfCapSet_1_2$whas,
       wci_wciResponse$whas,
       wci_wciResponse_1$whas;

  // register cpControl
  reg [31 : 0] cpControl;
  wire [31 : 0] cpControl$D_IN;
  wire cpControl$EN;

  // register cpReq
  reg [64 : 0] cpReq;
  reg [64 : 0] cpReq$D_IN;
  wire cpReq$EN;

  // register deltaTime
  reg [63 : 0] deltaTime;
  wire [63 : 0] deltaTime$D_IN;
  wire deltaTime$EN;

  // register dispatched
  reg dispatched;
  reg dispatched$D_IN;
  wire dispatched$EN;

  // register dna_cnt
  reg [6 : 0] dna_cnt;
  wire [6 : 0] dna_cnt$D_IN;
  wire dna_cnt$EN;

  // register dna_rdReg
  reg dna_rdReg;
  wire dna_rdReg$D_IN, dna_rdReg$EN;

  // register dna_shftReg
  reg dna_shftReg;
  wire dna_shftReg$D_IN, dna_shftReg$EN;

  // register dna_sr
  reg [56 : 0] dna_sr;
  wire [56 : 0] dna_sr$D_IN;
  wire dna_sr$EN;

  // register readCntReg
  reg [31 : 0] readCntReg;
  wire [31 : 0] readCntReg$D_IN;
  wire readCntReg$EN;

  // register rogueTLP
  reg [3 : 0] rogueTLP;
  wire [3 : 0] rogueTLP$D_IN;
  wire rogueTLP$EN;

  // register rom_serverAdapter_cnt
  reg [2 : 0] rom_serverAdapter_cnt;
  wire [2 : 0] rom_serverAdapter_cnt$D_IN;
  wire rom_serverAdapter_cnt$EN;

  // register rom_serverAdapter_s1
  reg [1 : 0] rom_serverAdapter_s1;
  wire [1 : 0] rom_serverAdapter_s1$D_IN;
  wire rom_serverAdapter_s1$EN;

  // register scratch20
  reg [31 : 0] scratch20;
  wire [31 : 0] scratch20$D_IN;
  wire scratch20$EN;

  // register scratch24
  reg [31 : 0] scratch24;
  wire [31 : 0] scratch24$D_IN;
  wire scratch24$EN;

  // register seqTag
  reg [7 : 0] seqTag;
  wire [7 : 0] seqTag$D_IN;
  wire seqTag$EN;

  // register switch_d
  reg [2 : 0] switch_d;
  wire [2 : 0] switch_d$D_IN;
  wire switch_d$EN;

  // register td
  reg [31 : 0] td;
  wire [31 : 0] td$D_IN;
  wire td$EN;

  // register timeServ_delSec
  reg [1 : 0] timeServ_delSec;
  wire [1 : 0] timeServ_delSec$D_IN;
  wire timeServ_delSec$EN;

  // register timeServ_delSecond
  reg [49 : 0] timeServ_delSecond;
  wire [49 : 0] timeServ_delSecond$D_IN;
  wire timeServ_delSecond$EN;

  // register timeServ_fracInc
  reg [49 : 0] timeServ_fracInc;
  wire [49 : 0] timeServ_fracInc$D_IN;
  wire timeServ_fracInc$EN;

  // register timeServ_fracSeconds
  reg [49 : 0] timeServ_fracSeconds;
  wire [49 : 0] timeServ_fracSeconds$D_IN;
  wire timeServ_fracSeconds$EN;

  // register timeServ_gpsInSticky
  reg timeServ_gpsInSticky;
  wire timeServ_gpsInSticky$D_IN, timeServ_gpsInSticky$EN;

  // register timeServ_jamFrac
  reg timeServ_jamFrac;
  wire timeServ_jamFrac$D_IN, timeServ_jamFrac$EN;

  // register timeServ_jamFracVal
  reg [49 : 0] timeServ_jamFracVal;
  wire [49 : 0] timeServ_jamFracVal$D_IN;
  wire timeServ_jamFracVal$EN;

  // register timeServ_lastSecond
  reg [49 : 0] timeServ_lastSecond;
  wire [49 : 0] timeServ_lastSecond$D_IN;
  wire timeServ_lastSecond$EN;

  // register timeServ_now
  reg [63 : 0] timeServ_now;
  wire [63 : 0] timeServ_now$D_IN;
  wire timeServ_now$EN;

  // register timeServ_ppsDrive
  reg timeServ_ppsDrive;
  wire timeServ_ppsDrive$D_IN, timeServ_ppsDrive$EN;

  // register timeServ_ppsEdgeCount
  reg [7 : 0] timeServ_ppsEdgeCount;
  wire [7 : 0] timeServ_ppsEdgeCount$D_IN;
  wire timeServ_ppsEdgeCount$EN;

  // register timeServ_ppsExtCapture
  reg timeServ_ppsExtCapture;
  wire timeServ_ppsExtCapture$D_IN, timeServ_ppsExtCapture$EN;

  // register timeServ_ppsExtSyncD
  reg timeServ_ppsExtSyncD;
  wire timeServ_ppsExtSyncD$D_IN, timeServ_ppsExtSyncD$EN;

  // register timeServ_ppsExtSync_d1
  reg timeServ_ppsExtSync_d1;
  wire timeServ_ppsExtSync_d1$D_IN, timeServ_ppsExtSync_d1$EN;

  // register timeServ_ppsExtSync_d2
  reg timeServ_ppsExtSync_d2;
  wire timeServ_ppsExtSync_d2$D_IN, timeServ_ppsExtSync_d2$EN;

  // register timeServ_ppsInSticky
  reg timeServ_ppsInSticky;
  wire timeServ_ppsInSticky$D_IN, timeServ_ppsInSticky$EN;

  // register timeServ_ppsLost
  reg timeServ_ppsLost;
  wire timeServ_ppsLost$D_IN, timeServ_ppsLost$EN;

  // register timeServ_ppsLostSticky
  reg timeServ_ppsLostSticky;
  wire timeServ_ppsLostSticky$D_IN, timeServ_ppsLostSticky$EN;

  // register timeServ_ppsOK
  reg timeServ_ppsOK;
  wire timeServ_ppsOK$D_IN, timeServ_ppsOK$EN;

  // register timeServ_refFreeCount
  reg [27 : 0] timeServ_refFreeCount;
  wire [27 : 0] timeServ_refFreeCount$D_IN;
  wire timeServ_refFreeCount$EN;

  // register timeServ_refFreeSamp
  reg [27 : 0] timeServ_refFreeSamp;
  wire [27 : 0] timeServ_refFreeSamp$D_IN;
  wire timeServ_refFreeSamp$EN;

  // register timeServ_refFreeSpan
  reg [27 : 0] timeServ_refFreeSpan;
  wire [27 : 0] timeServ_refFreeSpan$D_IN;
  wire timeServ_refFreeSpan$EN;

  // register timeServ_refFromRise
  reg [27 : 0] timeServ_refFromRise;
  wire [27 : 0] timeServ_refFromRise$D_IN;
  wire timeServ_refFromRise$EN;

  // register timeServ_refPerCount
  reg [27 : 0] timeServ_refPerCount;
  wire [27 : 0] timeServ_refPerCount$D_IN;
  wire timeServ_refPerCount$EN;

  // register timeServ_refSecCount
  reg [31 : 0] timeServ_refSecCount;
  wire [31 : 0] timeServ_refSecCount$D_IN;
  wire timeServ_refSecCount$EN;

  // register timeServ_rplTimeControl
  reg [4 : 0] timeServ_rplTimeControl;
  wire [4 : 0] timeServ_rplTimeControl$D_IN;
  wire timeServ_rplTimeControl$EN;

  // register timeServ_timeSetSticky
  reg timeServ_timeSetSticky;
  wire timeServ_timeSetSticky$D_IN, timeServ_timeSetSticky$EN;

  // register timeServ_xo2
  reg timeServ_xo2;
  wire timeServ_xo2$D_IN, timeServ_xo2$EN;

  // register warmResetP
  reg warmResetP;
  wire warmResetP$D_IN, warmResetP$EN;

  // register wci_busy
  reg wci_busy;
  wire wci_busy$D_IN, wci_busy$EN;

  // register wci_busy_1
  reg wci_busy_1;
  wire wci_busy_1$D_IN, wci_busy_1$EN;

  // register wci_lastConfigAddr
  reg [32 : 0] wci_lastConfigAddr;
  wire [32 : 0] wci_lastConfigAddr$D_IN;
  wire wci_lastConfigAddr$EN;

  // register wci_lastConfigAddr_1
  reg [32 : 0] wci_lastConfigAddr_1;
  wire [32 : 0] wci_lastConfigAddr_1$D_IN;
  wire wci_lastConfigAddr_1$EN;

  // register wci_lastConfigBE
  reg [4 : 0] wci_lastConfigBE;
  wire [4 : 0] wci_lastConfigBE$D_IN;
  wire wci_lastConfigBE$EN;

  // register wci_lastConfigBE_1
  reg [4 : 0] wci_lastConfigBE_1;
  wire [4 : 0] wci_lastConfigBE_1$D_IN;
  wire wci_lastConfigBE_1$EN;

  // register wci_lastControlOp
  reg [3 : 0] wci_lastControlOp;
  wire [3 : 0] wci_lastControlOp$D_IN;
  wire wci_lastControlOp$EN;

  // register wci_lastControlOp_1
  reg [3 : 0] wci_lastControlOp_1;
  wire [3 : 0] wci_lastControlOp_1$D_IN;
  wire wci_lastControlOp_1$EN;

  // register wci_lastOpWrite
  reg [1 : 0] wci_lastOpWrite;
  wire [1 : 0] wci_lastOpWrite$D_IN;
  wire wci_lastOpWrite$EN;

  // register wci_lastOpWrite_1
  reg [1 : 0] wci_lastOpWrite_1;
  wire [1 : 0] wci_lastOpWrite_1$D_IN;
  wire wci_lastOpWrite_1$EN;

  // register wci_mFlagReg
  reg [1 : 0] wci_mFlagReg;
  wire [1 : 0] wci_mFlagReg$D_IN;
  wire wci_mFlagReg$EN;

  // register wci_mFlagReg_1
  reg [1 : 0] wci_mFlagReg_1;
  wire [1 : 0] wci_mFlagReg_1$D_IN;
  wire wci_mFlagReg_1$EN;

  // register wci_pageWindow
  reg [11 : 0] wci_pageWindow;
  wire [11 : 0] wci_pageWindow$D_IN;
  wire wci_pageWindow$EN;

  // register wci_pageWindow_1
  reg [11 : 0] wci_pageWindow_1;
  wire [11 : 0] wci_pageWindow_1$D_IN;
  wire wci_pageWindow_1$EN;

  // register wci_reqERR
  reg [2 : 0] wci_reqERR;
  wire [2 : 0] wci_reqERR$D_IN;
  wire wci_reqERR$EN;

  // register wci_reqERR_1
  reg [2 : 0] wci_reqERR_1;
  wire [2 : 0] wci_reqERR_1$D_IN;
  wire wci_reqERR_1$EN;

  // register wci_reqFAIL
  reg [2 : 0] wci_reqFAIL;
  wire [2 : 0] wci_reqFAIL$D_IN;
  wire wci_reqFAIL$EN;

  // register wci_reqFAIL_1
  reg [2 : 0] wci_reqFAIL_1;
  wire [2 : 0] wci_reqFAIL_1$D_IN;
  wire wci_reqFAIL_1$EN;

  // register wci_reqF_1_c_r
  reg wci_reqF_1_c_r;
  wire wci_reqF_1_c_r$D_IN, wci_reqF_1_c_r$EN;

  // register wci_reqF_1_q_0
  reg [71 : 0] wci_reqF_1_q_0;
  reg [71 : 0] wci_reqF_1_q_0$D_IN;
  wire wci_reqF_1_q_0$EN;

  // register wci_reqF_c_r
  reg wci_reqF_c_r;
  wire wci_reqF_c_r$D_IN, wci_reqF_c_r$EN;

  // register wci_reqF_q_0
  reg [71 : 0] wci_reqF_q_0;
  reg [71 : 0] wci_reqF_q_0$D_IN;
  wire wci_reqF_q_0$EN;

  // register wci_reqPend
  reg [1 : 0] wci_reqPend;
  reg [1 : 0] wci_reqPend$D_IN;
  wire wci_reqPend$EN;

  // register wci_reqPend_1
  reg [1 : 0] wci_reqPend_1;
  reg [1 : 0] wci_reqPend_1$D_IN;
  wire wci_reqPend_1$EN;

  // register wci_reqTO
  reg [2 : 0] wci_reqTO;
  wire [2 : 0] wci_reqTO$D_IN;
  wire wci_reqTO$EN;

  // register wci_reqTO_1
  reg [2 : 0] wci_reqTO_1;
  wire [2 : 0] wci_reqTO_1$D_IN;
  wire wci_reqTO_1$EN;

  // register wci_respTimr
  reg [31 : 0] wci_respTimr;
  wire [31 : 0] wci_respTimr$D_IN;
  wire wci_respTimr$EN;

  // register wci_respTimrAct
  reg wci_respTimrAct;
  wire wci_respTimrAct$D_IN, wci_respTimrAct$EN;

  // register wci_respTimrAct_1
  reg wci_respTimrAct_1;
  wire wci_respTimrAct_1$D_IN, wci_respTimrAct_1$EN;

  // register wci_respTimr_1
  reg [31 : 0] wci_respTimr_1;
  wire [31 : 0] wci_respTimr_1$D_IN;
  wire wci_respTimr_1$EN;

  // register wci_sThreadBusy_d
  reg wci_sThreadBusy_d;
  wire wci_sThreadBusy_d$D_IN, wci_sThreadBusy_d$EN;

  // register wci_sThreadBusy_d_1
  reg wci_sThreadBusy_d_1;
  wire wci_sThreadBusy_d_1$D_IN, wci_sThreadBusy_d_1$EN;

  // register wci_sfCap
  reg wci_sfCap;
  wire wci_sfCap$D_IN, wci_sfCap$EN;

  // register wci_sfCapClear
  reg wci_sfCapClear;
  wire wci_sfCapClear$D_IN, wci_sfCapClear$EN;

  // register wci_sfCapClear_1_1
  reg wci_sfCapClear_1_1;
  wire wci_sfCapClear_1_1$D_IN, wci_sfCapClear_1_1$EN;

  // register wci_sfCapSet
  reg wci_sfCapSet;
  wire wci_sfCapSet$D_IN, wci_sfCapSet$EN;

  // register wci_sfCapSet_1_1
  reg wci_sfCapSet_1_1;
  wire wci_sfCapSet_1_1$D_IN, wci_sfCapSet_1_1$EN;

  // register wci_sfCap_1
  reg wci_sfCap_1;
  wire wci_sfCap_1$D_IN, wci_sfCap_1$EN;

  // register wci_slvPresent
  reg wci_slvPresent;
  wire wci_slvPresent$D_IN, wci_slvPresent$EN;

  // register wci_slvPresent_1
  reg wci_slvPresent_1;
  wire wci_slvPresent_1$D_IN, wci_slvPresent_1$EN;

  // register wci_wReset_n
  reg wci_wReset_n;
  wire wci_wReset_n$D_IN, wci_wReset_n$EN;

  // register wci_wReset_n_1
  reg wci_wReset_n_1;
  wire wci_wReset_n_1$D_IN, wci_wReset_n_1$EN;

  // register wci_wStatus
  reg [31 : 0] wci_wStatus;
  wire [31 : 0] wci_wStatus$D_IN;
  wire wci_wStatus$EN;

  // register wci_wStatus_1
  reg [31 : 0] wci_wStatus_1;
  wire [31 : 0] wci_wStatus_1$D_IN;
  wire wci_wStatus_1$EN;

  // register wci_wTimeout
  reg [4 : 0] wci_wTimeout;
  wire [4 : 0] wci_wTimeout$D_IN;
  wire wci_wTimeout$EN;

  // register wci_wTimeout_1
  reg [4 : 0] wci_wTimeout_1;
  wire [4 : 0] wci_wTimeout_1$D_IN;
  wire wci_wTimeout_1$EN;

  // register wrkAct
  reg [3 : 0] wrkAct;
  reg [3 : 0] wrkAct$D_IN;
  wire wrkAct$EN;

  // ports of submodule adminResp1F
  wire [32 : 0] adminResp1F$D_IN, adminResp1F$D_OUT;
  wire adminResp1F$CLR,
       adminResp1F$DEQ,
       adminResp1F$EMPTY_N,
       adminResp1F$ENQ,
       adminResp1F$FULL_N;

  // ports of submodule adminResp2F
  reg [32 : 0] adminResp2F$D_IN;
  wire [32 : 0] adminResp2F$D_OUT;
  wire adminResp2F$CLR,
       adminResp2F$DEQ,
       adminResp2F$EMPTY_N,
       adminResp2F$ENQ,
       adminResp2F$FULL_N;

  // ports of submodule adminResp3F
  wire [32 : 0] adminResp3F$D_IN, adminResp3F$D_OUT;
  wire adminResp3F$CLR,
       adminResp3F$DEQ,
       adminResp3F$EMPTY_N,
       adminResp3F$ENQ,
       adminResp3F$FULL_N;

  // ports of submodule adminResp4F
  wire [32 : 0] adminResp4F$D_IN, adminResp4F$D_OUT;
  wire adminResp4F$CLR,
       adminResp4F$DEQ,
       adminResp4F$EMPTY_N,
       adminResp4F$ENQ,
       adminResp4F$FULL_N;

  // ports of submodule adminRespF
  wire [32 : 0] adminRespF$D_IN, adminRespF$D_OUT;
  wire adminRespF$CLR,
       adminRespF$DEQ,
       adminRespF$EMPTY_N,
       adminRespF$ENQ,
       adminRespF$FULL_N;

  // ports of submodule cpReqF
  wire [58 : 0] cpReqF$D_IN, cpReqF$D_OUT;
  wire cpReqF$CLR, cpReqF$DEQ, cpReqF$EMPTY_N, cpReqF$ENQ, cpReqF$FULL_N;

  // ports of submodule cpRespF
  wire [39 : 0] cpRespF$D_IN, cpRespF$D_OUT;
  wire cpRespF$CLR, cpRespF$DEQ, cpRespF$EMPTY_N, cpRespF$ENQ, cpRespF$FULL_N;

  // ports of submodule dna_dna
  wire dna_dna$CLK, dna_dna$DIN, dna_dna$DOUT, dna_dna$READ, dna_dna$SHIFT;

  // ports of submodule rom_memory
  wire [31 : 0] rom_memory$DI, rom_memory$DO;
  wire [9 : 0] rom_memory$ADDR;
  wire rom_memory$EN, rom_memory$WE;

  // ports of submodule rom_serverAdapter_outDataCore
  wire [31 : 0] rom_serverAdapter_outDataCore$D_IN,
		rom_serverAdapter_outDataCore$D_OUT;
  wire rom_serverAdapter_outDataCore$CLR,
       rom_serverAdapter_outDataCore$DEQ,
       rom_serverAdapter_outDataCore$EMPTY_N,
       rom_serverAdapter_outDataCore$ENQ,
       rom_serverAdapter_outDataCore$FULL_N;

  // ports of submodule timeServ_disableServo
  wire timeServ_disableServo$dD_OUT,
       timeServ_disableServo$sD_IN,
       timeServ_disableServo$sEN,
       timeServ_disableServo$sRDY;

  // ports of submodule timeServ_nowInCC
  wire [63 : 0] timeServ_nowInCC$dD_OUT, timeServ_nowInCC$sD_IN;
  wire timeServ_nowInCC$sEN, timeServ_nowInCC$sRDY;

  // ports of submodule timeServ_ppsDisablePPS
  wire timeServ_ppsDisablePPS$dD_OUT,
       timeServ_ppsDisablePPS$sD_IN,
       timeServ_ppsDisablePPS$sEN,
       timeServ_ppsDisablePPS$sRDY;

  // ports of submodule timeServ_ppsLostCC
  wire timeServ_ppsLostCC$dD_OUT,
       timeServ_ppsLostCC$sD_IN,
       timeServ_ppsLostCC$sEN,
       timeServ_ppsLostCC$sRDY;

  // ports of submodule timeServ_ppsOKCC
  wire timeServ_ppsOKCC$dD_OUT,
       timeServ_ppsOKCC$sD_IN,
       timeServ_ppsOKCC$sEN,
       timeServ_ppsOKCC$sRDY;

  // ports of submodule timeServ_ppsOutMode
  wire [1 : 0] timeServ_ppsOutMode$dD_OUT, timeServ_ppsOutMode$sD_IN;
  wire timeServ_ppsOutMode$sEN, timeServ_ppsOutMode$sRDY;

  // ports of submodule timeServ_refPerPPS
  wire [27 : 0] timeServ_refPerPPS$dD_OUT, timeServ_refPerPPS$sD_IN;
  wire timeServ_refPerPPS$sEN, timeServ_refPerPPS$sRDY;

  // ports of submodule timeServ_rollingPPSIn
  wire [7 : 0] timeServ_rollingPPSIn$dD_OUT, timeServ_rollingPPSIn$sD_IN;
  wire timeServ_rollingPPSIn$sEN, timeServ_rollingPPSIn$sRDY;

  // ports of submodule timeServ_setRefF
  wire [63 : 0] timeServ_setRefF$dD_OUT, timeServ_setRefF$sD_IN;
  wire timeServ_setRefF$dDEQ,
       timeServ_setRefF$dEMPTY_N,
       timeServ_setRefF$sENQ,
       timeServ_setRefF$sFULL_N;

  // ports of submodule wci_mReset
  wire wci_mReset$ASSERT_IN, wci_mReset$OUT_RST_N;

  // ports of submodule wci_mReset_1
  wire wci_mReset_1$ASSERT_IN, wci_mReset_1$OUT_RST_N;

  // ports of submodule wci_mReset_10
  wire wci_mReset_10$ASSERT_IN, wci_mReset_10$OUT_RST_N;

  // ports of submodule wci_mReset_11
  wire wci_mReset_11$ASSERT_IN, wci_mReset_11$OUT_RST_N;

  // ports of submodule wci_mReset_12
  wire wci_mReset_12$ASSERT_IN, wci_mReset_12$OUT_RST_N;

  // ports of submodule wci_mReset_13
  wire wci_mReset_13$ASSERT_IN, wci_mReset_13$OUT_RST_N;

  // ports of submodule wci_mReset_14
  wire wci_mReset_14$ASSERT_IN, wci_mReset_14$OUT_RST_N;

  // ports of submodule wci_mReset_2
  wire wci_mReset_2$ASSERT_IN, wci_mReset_2$OUT_RST_N;

  // ports of submodule wci_mReset_3
  wire wci_mReset_3$ASSERT_IN, wci_mReset_3$OUT_RST_N;

  // ports of submodule wci_mReset_4
  wire wci_mReset_4$ASSERT_IN, wci_mReset_4$OUT_RST_N;

  // ports of submodule wci_mReset_5
  wire wci_mReset_5$ASSERT_IN, wci_mReset_5$OUT_RST_N;

  // ports of submodule wci_mReset_6
  wire wci_mReset_6$ASSERT_IN, wci_mReset_6$OUT_RST_N;

  // ports of submodule wci_mReset_7
  wire wci_mReset_7$ASSERT_IN, wci_mReset_7$OUT_RST_N;

  // ports of submodule wci_mReset_8
  wire wci_mReset_8$ASSERT_IN, wci_mReset_8$OUT_RST_N;

  // ports of submodule wci_mReset_9
  wire wci_mReset_9$ASSERT_IN, wci_mReset_9$OUT_RST_N;

  // ports of submodule wci_respF
  reg [33 : 0] wci_respF$D_IN;
  wire [33 : 0] wci_respF$D_OUT;
  wire wci_respF$CLR,
       wci_respF$DEQ,
       wci_respF$EMPTY_N,
       wci_respF$ENQ,
       wci_respF$FULL_N;

  // ports of submodule wci_respF_1
  reg [33 : 0] wci_respF_1$D_IN;
  wire [33 : 0] wci_respF_1$D_OUT;
  wire wci_respF_1$CLR,
       wci_respF_1$DEQ,
       wci_respF_1$EMPTY_N,
       wci_respF_1$ENQ,
       wci_respF_1$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_completeWorkerWrite,
       CAN_FIRE_RL_cpDispatch_F_T_F_F,
       CAN_FIRE_RL_cpDispatch_F_T_T_F_F,
       CAN_FIRE_RL_cpDispatch_F_T_T_F_T_F_F,
       CAN_FIRE_RL_cpDispatch_F_T_T_F_T_F_T,
       CAN_FIRE_RL_cpDispatch_F_T_T_F_T_T,
       CAN_FIRE_RL_cpDispatch_F_T_T_T,
       WILL_FIRE_RL_completeWorkerRead,
       WILL_FIRE_RL_completeWorkerWrite,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F,
       WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T,
       WILL_FIRE_RL_cpDispatch_F_F_T_T,
       WILL_FIRE_RL_cpDispatch_F_T_F_T,
       WILL_FIRE_RL_cpDispatch_F_T_T_F_F,
       WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_F,
       WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T,
       WILL_FIRE_RL_cpDispatch_F_T_T_F_T_T,
       WILL_FIRE_RL_cpDispatch_F_T_T_T,
       WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F,
       WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_F,
       WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T,
       WILL_FIRE_RL_cpDispatch_T_F_F_F_T,
       WILL_FIRE_RL_cpDispatch_T_F_F_T,
       WILL_FIRE_RL_cpDispatch_T_F_T,
       WILL_FIRE_RL_cpDispatch_T_T,
       WILL_FIRE_RL_readAdminResponseCollect,
       WILL_FIRE_RL_reqRcv,
       WILL_FIRE_RL_responseAdminRd,
       WILL_FIRE_RL_rom_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_wci_reqF_1_both,
       WILL_FIRE_RL_wci_reqF_1_decCtr,
       WILL_FIRE_RL_wci_reqF_1_incCtr,
       WILL_FIRE_RL_wci_reqF_both,
       WILL_FIRE_RL_wci_reqF_decCtr,
       WILL_FIRE_RL_wci_reqF_incCtr,
       WILL_FIRE_RL_wci_wrkBusy,
       WILL_FIRE_RL_wci_wrkBusy_1;

  // inputs to muxes for submodule ports
  reg [71 : 0] MUX_wci_reqF_1_q_0$write_1__VAL_2,
	       MUX_wci_reqF_q_0$write_1__VAL_2;
  reg [2 : 0] MUX_wci_reqERR$write_1__VAL_1,
	      MUX_wci_reqERR_1$write_1__VAL_1,
	      MUX_wci_reqFAIL$write_1__VAL_1,
	      MUX_wci_reqFAIL_1$write_1__VAL_1,
	      MUX_wci_reqTO$write_1__VAL_1,
	      MUX_wci_reqTO_1$write_1__VAL_1;
  wire [71 : 0] MUX_wci_reqF_1_q_0$write_1__VAL_1,
		MUX_wci_reqF_1_x_wire$wset_1__VAL_1,
		MUX_wci_reqF_1_x_wire$wset_1__VAL_2,
		MUX_wci_reqF_1_x_wire$wset_1__VAL_3,
		MUX_wci_reqF_q_0$write_1__VAL_1,
		MUX_wci_reqF_x_wire$wset_1__VAL_1,
		MUX_wci_reqF_x_wire$wset_1__VAL_2;
  wire [64 : 0] MUX_cpReq$write_1__VAL_4;
  wire [39 : 0] MUX_cpRespF$enq_1__VAL_1, MUX_cpRespF$enq_1__VAL_2;
  wire [33 : 0] MUX_wci_respF$enq_1__VAL_1,
		MUX_wci_respF$enq_1__VAL_2,
		MUX_wci_respF$enq_1__VAL_3,
		MUX_wci_respF$enq_1__VAL_4,
		MUX_wci_respF$enq_1__VAL_5,
		MUX_wci_respF_1$enq_1__VAL_1,
		MUX_wci_respF_1$enq_1__VAL_2,
		MUX_wci_respF_1$enq_1__VAL_3,
		MUX_wci_respF_1$enq_1__VAL_4,
		MUX_wci_respF_1$enq_1__VAL_5;
  wire [32 : 0] MUX_adminResp2F$enq_1__VAL_1,
		MUX_adminResp2F$enq_1__VAL_2,
		MUX_adminResp2F$enq_1__VAL_3;
  wire [31 : 0] MUX_readCntReg$write_1__VAL_2,
		MUX_wci_respTimr$write_1__VAL_2,
		MUX_wci_respTimr_1$write_1__VAL_2;
  wire MUX_wci_busy$write_1__SEL_1,
       MUX_wci_busy$write_1__SEL_2,
       MUX_wci_busy_1$write_1__SEL_1,
       MUX_wci_busy_1$write_1__SEL_2,
       MUX_wci_reqERR$write_1__SEL_1,
       MUX_wci_reqERR_1$write_1__SEL_1,
       MUX_wci_reqFAIL$write_1__SEL_1,
       MUX_wci_reqFAIL_1$write_1__SEL_1,
       MUX_wci_reqF_1_c_r$write_1__VAL_1,
       MUX_wci_reqF_1_c_r$write_1__VAL_2,
       MUX_wci_reqF_1_q_0$write_1__SEL_2,
       MUX_wci_reqF_c_r$write_1__VAL_1,
       MUX_wci_reqF_c_r$write_1__VAL_2,
       MUX_wci_reqF_q_0$write_1__SEL_2,
       MUX_wci_reqPend$write_1__SEL_1,
       MUX_wci_reqPend_1$write_1__SEL_1,
       MUX_wci_reqTO$write_1__SEL_1,
       MUX_wci_reqTO_1$write_1__SEL_1,
       MUX_wci_respF$enq_1__SEL_6,
       MUX_wci_respF$enq_1__SEL_7,
       MUX_wci_respF_1$enq_1__SEL_6,
       MUX_wci_respF_1$enq_1__SEL_7,
       MUX_wrkAct$write_1__SEL_1,
       MUX_wrkAct$write_1__SEL_2,
       MUX_wrkAct$write_1__SEL_3;

  // remaining internal signals
  reg [63 : 0] v__h12162,
	       v__h12252,
	       v__h12341,
	       v__h12565,
	       v__h12655,
	       v__h12744,
	       v__h12973,
	       v__h13063,
	       v__h13152,
	       v__h16540,
	       v__h16630,
	       v__h16719,
	       v__h16943,
	       v__h17033,
	       v__h17122,
	       v__h17351,
	       v__h17441,
	       v__h17530,
	       v__h21239,
	       v__h21898,
	       v__h23888,
	       v__h23961,
	       v__h25535,
	       v__h25588;
  reg [31 : 0] CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3,
	       IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543,
	       IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544;
  wire [49 : 0] _281474976710656_MINUS_timeServ_delSecond__q1,
		x__h3445,
		x__h4160,
		x__h4388;
  wire [47 : 0] x_f__h4586;
  wire [32 : 0] IF_adminResp2F_notEmpty__84_THEN_adminResp2F_f_ETC___d522;
  wire [31 : 0] cpStatus__h18623,
		crr_data__h19285,
		toCount__h11870,
		toCount__h16254,
		wciAddr__h21012,
		wciAddr__h21080,
		x__h12029,
		x__h16410,
		x__h4453,
		x_addr__h24371,
		x_data__h24936,
		x_data__h24942,
		x_data__h24989,
		x_data__h24995;
  wire [26 : 0] IF_wci_lastControlOp_13_BIT_3_14_THEN_wci_last_ETC___d328,
		IF_wci_lastControlOp_1_53_BIT_3_54_THEN_wci_la_ETC___d468;
  wire [23 : 0] bAddr__h31207, bAddr__h31755;
  wire [21 : 0] _281474976710656_MINUS_timeServ_delSecond_BITS__ETC__q2;
  wire [4 : 0] x__h24373;
  wire [3 : 0] _theResult_____1__h19479,
	       _theResult_____1__h19497,
	       wn___1__h20268,
	       wn__h19478;
  wire [2 : 0] rom_serverAdapter_cnt_29_PLUS_IF_rom_serverAda_ETC___d135;
  wire IF_IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_ETC___d1205,
       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1213,
       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1258,
       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1267,
       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1277,
       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1341,
       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1350,
       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1360,
       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_wc_ETC___d1197,
       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_wc_ETC___d1202,
       IF_cpReq_43_BITS_61_TO_60_67_EQ_2_68_THEN_cpRe_ETC___d1001,
       IF_timeServ_ppsOK_7_THEN_timeServ_ppsExtSync_d_ETC___d1706,
       IF_wrkAct_409_EQ_7_423_THEN_wci_respF_i_notEmp_ETC___d1545,
       NOT_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_52_AND_ETC___d815,
       NOT_cpReq_43_BITS_64_TO_62_44_EQ_0_171_176_AND_ETC___d1215,
       NOT_cpReq_43_BITS_64_TO_62_44_EQ_0_171_176_AND_ETC___d1405,
       NOT_cpReq_43_BITS_64_TO_62_44_EQ_3_66_175_AND__ETC___d1302,
       NOT_cpReq_43_BITS_64_TO_62_44_EQ_3_66_175_AND__ETC___d1383,
       NOT_cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_082_AND__ETC___d1083,
       NOT_cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_082_AND__ETC___d1145,
       NOT_cpReq_43_BIT_36_046_054_AND_NOT_wci_busy_1_ETC___d1121,
       NOT_cpReq_43_BIT_36_046_054_AND_NOT_wci_busy_3_ETC___d1055,
       NOT_wci_busy_1_76_95_AND_wci_wReset_n_1_56_OR__ETC___d1103,
       NOT_wci_busy_36_88_AND_wci_wReset_n_16_OR_wci__ETC___d1027,
       cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_OR_cpReq_4_ETC___d735,
       cpReq_43_BITS_11_TO_4_46_ULT_0x30___d618,
       cpReq_43_BITS_11_TO_4_46_ULT_0xC0___d697,
       cpReq_43_BITS_27_TO_4_16_ULT_0x1000___d955,
       cpReq_43_BITS_27_TO_4_16_ULT_0x100___d617,
       cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_AND_NOT_wci__ETC___d1075,
       cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_AND_NOT_wci__ETC___d1140,
       cpReq_43_BIT_36_046_AND_NOT_wci_busy_1_76_95_A_ETC___d1114,
       cpReq_43_BIT_36_046_AND_NOT_wci_busy_36_88_AND_ETC___d1047,
       cpRespF_i_notFull__34_AND_wrkAct_409_EQ_0_410__ETC___d1433,
       timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d61,
       timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70,
       timeServ_refFromRise_3_ULE_199800000___d1518,
       timeServ_refFromRise_3_ULT_200200000___d1643,
       wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645,
       wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644,
       wci_wReset_n_16_AND_NOT_wci_busy_36_88_AND_NOT_ETC___d1015,
       wci_wReset_n_1_56_AND_NOT_wci_busy_1_76_95_AND_ETC___d1094,
       wci_wciResponse_1_wget__63_BITS_33_TO_32_64_EQ_ETC___d392,
       wci_wciResponse_wget__23_BITS_33_TO_32_24_EQ_0_ETC___d252;

  // output resets
  assign RST_N_wci_Vm_0 = wci_mReset$OUT_RST_N ;
  assign RST_N_wci_Vm_1 = wci_mReset_1$OUT_RST_N ;
  assign RST_N_wci_Vm_2 = wci_mReset_2$OUT_RST_N ;
  assign RST_N_wci_Vm_3 = wci_mReset_3$OUT_RST_N ;
  assign RST_N_wci_Vm_4 = wci_mReset_4$OUT_RST_N ;
  assign RST_N_wci_Vm_5 = wci_mReset_5$OUT_RST_N ;
  assign RST_N_wci_Vm_6 = wci_mReset_6$OUT_RST_N ;
  assign RST_N_wci_Vm_7 = wci_mReset_7$OUT_RST_N ;
  assign RST_N_wci_Vm_8 = wci_mReset_8$OUT_RST_N ;
  assign RST_N_wci_Vm_9 = wci_mReset_9$OUT_RST_N ;
  assign RST_N_wci_Vm_10 = wci_mReset_10$OUT_RST_N ;
  assign RST_N_wci_Vm_11 = wci_mReset_11$OUT_RST_N ;
  assign RST_N_wci_Vm_12 = wci_mReset_12$OUT_RST_N ;
  assign RST_N_wci_Vm_13 = wci_mReset_13$OUT_RST_N ;
  assign RST_N_wci_Vm_14 = wci_mReset_14$OUT_RST_N ;

  // action method server_request_put
  assign RDY_server_request_put = cpReqF$FULL_N ;

  // actionvalue method server_response_get
  assign server_response_get = cpRespF$D_OUT ;
  assign RDY_server_response_get = cpRespF$EMPTY_N ;

  // value method wci_Vm_0_mCmd
  assign wci_Vm_0_MCmd = 3'd0 ;

  // value method wci_Vm_0_mAddrSpace
  assign wci_Vm_0_MAddrSpace = 1'd0 ;

  // value method wci_Vm_0_mByteEn
  assign wci_Vm_0_MByteEn = 4'd0 ;

  // value method wci_Vm_0_mAddr
  assign wci_Vm_0_MAddr = 32'd0 ;

  // value method wci_Vm_0_mData
  assign wci_Vm_0_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_0_mFlag
  assign wci_Vm_0_MFlag = 2'b0 ;

  // value method wci_Vm_1_mCmd
  assign wci_Vm_1_MCmd = 3'd0 ;

  // value method wci_Vm_1_mAddrSpace
  assign wci_Vm_1_MAddrSpace = 1'd0 ;

  // value method wci_Vm_1_mByteEn
  assign wci_Vm_1_MByteEn = 4'd0 ;

  // value method wci_Vm_1_mAddr
  assign wci_Vm_1_MAddr = 32'd0 ;

  // value method wci_Vm_1_mData
  assign wci_Vm_1_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_1_mFlag
  assign wci_Vm_1_MFlag = 2'b0 ;

  // value method wci_Vm_2_mCmd
  assign wci_Vm_2_MCmd = 3'd0 ;

  // value method wci_Vm_2_mAddrSpace
  assign wci_Vm_2_MAddrSpace = 1'd0 ;

  // value method wci_Vm_2_mByteEn
  assign wci_Vm_2_MByteEn = 4'd0 ;

  // value method wci_Vm_2_mAddr
  assign wci_Vm_2_MAddr = 32'd0 ;

  // value method wci_Vm_2_mData
  assign wci_Vm_2_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_2_mFlag
  assign wci_Vm_2_MFlag = 2'b0 ;

  // value method wci_Vm_3_mCmd
  assign wci_Vm_3_MCmd = 3'd0 ;

  // value method wci_Vm_3_mAddrSpace
  assign wci_Vm_3_MAddrSpace = 1'd0 ;

  // value method wci_Vm_3_mByteEn
  assign wci_Vm_3_MByteEn = 4'd0 ;

  // value method wci_Vm_3_mAddr
  assign wci_Vm_3_MAddr = 32'd0 ;

  // value method wci_Vm_3_mData
  assign wci_Vm_3_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_3_mFlag
  assign wci_Vm_3_MFlag = 2'b0 ;

  // value method wci_Vm_4_mCmd
  assign wci_Vm_4_MCmd = 3'd0 ;

  // value method wci_Vm_4_mAddrSpace
  assign wci_Vm_4_MAddrSpace = 1'd0 ;

  // value method wci_Vm_4_mByteEn
  assign wci_Vm_4_MByteEn = 4'd0 ;

  // value method wci_Vm_4_mAddr
  assign wci_Vm_4_MAddr = 32'd0 ;

  // value method wci_Vm_4_mData
  assign wci_Vm_4_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_4_mFlag
  assign wci_Vm_4_MFlag = 2'b0 ;

  // value method wci_Vm_5_mCmd
  assign wci_Vm_5_MCmd = 3'd0 ;

  // value method wci_Vm_5_mAddrSpace
  assign wci_Vm_5_MAddrSpace = 1'd0 ;

  // value method wci_Vm_5_mByteEn
  assign wci_Vm_5_MByteEn = 4'd0 ;

  // value method wci_Vm_5_mAddr
  assign wci_Vm_5_MAddr = 32'd0 ;

  // value method wci_Vm_5_mData
  assign wci_Vm_5_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_5_mFlag
  assign wci_Vm_5_MFlag = 2'b0 ;

  // value method wci_Vm_6_mCmd
  assign wci_Vm_6_MCmd = 3'd0 ;

  // value method wci_Vm_6_mAddrSpace
  assign wci_Vm_6_MAddrSpace = 1'd0 ;

  // value method wci_Vm_6_mByteEn
  assign wci_Vm_6_MByteEn = 4'd0 ;

  // value method wci_Vm_6_mAddr
  assign wci_Vm_6_MAddr = 32'd0 ;

  // value method wci_Vm_6_mData
  assign wci_Vm_6_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_6_mFlag
  assign wci_Vm_6_MFlag = 2'b0 ;

  // value method wci_Vm_7_mCmd
  assign wci_Vm_7_MCmd = wci_sThreadBusy_d ? 3'd0 : wci_reqF_q_0[71:69] ;

  // value method wci_Vm_7_mAddrSpace
  assign wci_Vm_7_MAddrSpace = !wci_sThreadBusy_d && wci_reqF_q_0[68] ;

  // value method wci_Vm_7_mByteEn
  assign wci_Vm_7_MByteEn = wci_sThreadBusy_d ? 4'd0 : wci_reqF_q_0[67:64] ;

  // value method wci_Vm_7_mAddr
  assign wci_Vm_7_MAddr = wci_sThreadBusy_d ? 32'd0 : wci_reqF_q_0[63:32] ;

  // value method wci_Vm_7_mData
  assign wci_Vm_7_MData = wci_reqF_q_0[31:0] ;

  // value method wci_Vm_7_mFlag
  assign wci_Vm_7_MFlag = wci_mFlagReg ;

  // value method wci_Vm_8_mCmd
  assign wci_Vm_8_MCmd = 3'd0 ;

  // value method wci_Vm_8_mAddrSpace
  assign wci_Vm_8_MAddrSpace = 1'd0 ;

  // value method wci_Vm_8_mByteEn
  assign wci_Vm_8_MByteEn = 4'd0 ;

  // value method wci_Vm_8_mAddr
  assign wci_Vm_8_MAddr = 32'd0 ;

  // value method wci_Vm_8_mData
  assign wci_Vm_8_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_8_mFlag
  assign wci_Vm_8_MFlag = 2'b0 ;

  // value method wci_Vm_9_mCmd
  assign wci_Vm_9_MCmd = wci_sThreadBusy_d_1 ? 3'd0 : wci_reqF_1_q_0[71:69] ;

  // value method wci_Vm_9_mAddrSpace
  assign wci_Vm_9_MAddrSpace = !wci_sThreadBusy_d_1 && wci_reqF_1_q_0[68] ;

  // value method wci_Vm_9_mByteEn
  assign wci_Vm_9_MByteEn =
	     wci_sThreadBusy_d_1 ? 4'd0 : wci_reqF_1_q_0[67:64] ;

  // value method wci_Vm_9_mAddr
  assign wci_Vm_9_MAddr =
	     wci_sThreadBusy_d_1 ? 32'd0 : wci_reqF_1_q_0[63:32] ;

  // value method wci_Vm_9_mData
  assign wci_Vm_9_MData = wci_reqF_1_q_0[31:0] ;

  // value method wci_Vm_9_mFlag
  assign wci_Vm_9_MFlag = wci_mFlagReg_1 ;

  // value method wci_Vm_10_mCmd
  assign wci_Vm_10_MCmd = 3'd0 ;

  // value method wci_Vm_10_mAddrSpace
  assign wci_Vm_10_MAddrSpace = 1'd0 ;

  // value method wci_Vm_10_mByteEn
  assign wci_Vm_10_MByteEn = 4'd0 ;

  // value method wci_Vm_10_mAddr
  assign wci_Vm_10_MAddr = 32'd0 ;

  // value method wci_Vm_10_mData
  assign wci_Vm_10_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_10_mFlag
  assign wci_Vm_10_MFlag = 2'b0 ;

  // value method wci_Vm_11_mCmd
  assign wci_Vm_11_MCmd = 3'd0 ;

  // value method wci_Vm_11_mAddrSpace
  assign wci_Vm_11_MAddrSpace = 1'd0 ;

  // value method wci_Vm_11_mByteEn
  assign wci_Vm_11_MByteEn = 4'd0 ;

  // value method wci_Vm_11_mAddr
  assign wci_Vm_11_MAddr = 32'd0 ;

  // value method wci_Vm_11_mData
  assign wci_Vm_11_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_11_mFlag
  assign wci_Vm_11_MFlag = 2'b0 ;

  // value method wci_Vm_12_mCmd
  assign wci_Vm_12_MCmd = 3'd0 ;

  // value method wci_Vm_12_mAddrSpace
  assign wci_Vm_12_MAddrSpace = 1'd0 ;

  // value method wci_Vm_12_mByteEn
  assign wci_Vm_12_MByteEn = 4'd0 ;

  // value method wci_Vm_12_mAddr
  assign wci_Vm_12_MAddr = 32'd0 ;

  // value method wci_Vm_12_mData
  assign wci_Vm_12_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_12_mFlag
  assign wci_Vm_12_MFlag = 2'b0 ;

  // value method wci_Vm_13_mCmd
  assign wci_Vm_13_MCmd = 3'd0 ;

  // value method wci_Vm_13_mAddrSpace
  assign wci_Vm_13_MAddrSpace = 1'd0 ;

  // value method wci_Vm_13_mByteEn
  assign wci_Vm_13_MByteEn = 4'd0 ;

  // value method wci_Vm_13_mAddr
  assign wci_Vm_13_MAddr = 32'd0 ;

  // value method wci_Vm_13_mData
  assign wci_Vm_13_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_13_mFlag
  assign wci_Vm_13_MFlag = 2'b0 ;

  // value method wci_Vm_14_mCmd
  assign wci_Vm_14_MCmd = 3'd0 ;

  // value method wci_Vm_14_mAddrSpace
  assign wci_Vm_14_MAddrSpace = 1'd0 ;

  // value method wci_Vm_14_mByteEn
  assign wci_Vm_14_MByteEn = 4'd0 ;

  // value method wci_Vm_14_mAddr
  assign wci_Vm_14_MAddr = 32'd0 ;

  // value method wci_Vm_14_mData
  assign wci_Vm_14_MData = 32'hAAAAAAAA ;

  // value method wci_Vm_14_mFlag
  assign wci_Vm_14_MFlag = 2'b0 ;

  // value method cpNow
  assign cpNow = timeServ_now ;
  assign RDY_cpNow = 1'd1 ;

  // value method gps_ppsSyncOut
  always@(timeServ_ppsOutMode$dD_OUT or
	  timeServ_xo2 or timeServ_ppsDrive or timeServ_ppsExtSync_d2)
  begin
    case (timeServ_ppsOutMode$dD_OUT)
      2'd0: gps_ppsSyncOut = timeServ_ppsDrive;
      2'd1: gps_ppsSyncOut = timeServ_ppsExtSync_d2;
      default: gps_ppsSyncOut =
		   timeServ_ppsOutMode$dD_OUT == 2'd2 && timeServ_xo2;
    endcase
  end

  // value method led
  assign led = scratch24[1:0] ;

  // submodule adminResp1F
  FIFO1 #(.width(32'd33), .guarded(32'd1)) adminResp1F(.RST_N(RST_N),
						       .CLK(CLK),
						       .D_IN(adminResp1F$D_IN),
						       .ENQ(adminResp1F$ENQ),
						       .DEQ(adminResp1F$DEQ),
						       .CLR(adminResp1F$CLR),
						       .D_OUT(adminResp1F$D_OUT),
						       .FULL_N(adminResp1F$FULL_N),
						       .EMPTY_N(adminResp1F$EMPTY_N));

  // submodule adminResp2F
  FIFO1 #(.width(32'd33), .guarded(32'd1)) adminResp2F(.RST_N(RST_N),
						       .CLK(CLK),
						       .D_IN(adminResp2F$D_IN),
						       .ENQ(adminResp2F$ENQ),
						       .DEQ(adminResp2F$DEQ),
						       .CLR(adminResp2F$CLR),
						       .D_OUT(adminResp2F$D_OUT),
						       .FULL_N(adminResp2F$FULL_N),
						       .EMPTY_N(adminResp2F$EMPTY_N));

  // submodule adminResp3F
  FIFO1 #(.width(32'd33), .guarded(32'd1)) adminResp3F(.RST_N(RST_N),
						       .CLK(CLK),
						       .D_IN(adminResp3F$D_IN),
						       .ENQ(adminResp3F$ENQ),
						       .DEQ(adminResp3F$DEQ),
						       .CLR(adminResp3F$CLR),
						       .D_OUT(adminResp3F$D_OUT),
						       .FULL_N(adminResp3F$FULL_N),
						       .EMPTY_N(adminResp3F$EMPTY_N));

  // submodule adminResp4F
  FIFO1 #(.width(32'd33), .guarded(32'd1)) adminResp4F(.RST_N(RST_N),
						       .CLK(CLK),
						       .D_IN(adminResp4F$D_IN),
						       .ENQ(adminResp4F$ENQ),
						       .DEQ(adminResp4F$DEQ),
						       .CLR(adminResp4F$CLR),
						       .D_OUT(adminResp4F$D_OUT),
						       .FULL_N(adminResp4F$FULL_N),
						       .EMPTY_N(adminResp4F$EMPTY_N));

  // submodule adminRespF
  FIFO1 #(.width(32'd33), .guarded(32'd1)) adminRespF(.RST_N(RST_N),
						      .CLK(CLK),
						      .D_IN(adminRespF$D_IN),
						      .ENQ(adminRespF$ENQ),
						      .DEQ(adminRespF$DEQ),
						      .CLR(adminRespF$CLR),
						      .D_OUT(adminRespF$D_OUT),
						      .FULL_N(adminRespF$FULL_N),
						      .EMPTY_N(adminRespF$EMPTY_N));

  // submodule cpReqF
  FIFO2 #(.width(32'd59), .guarded(32'd1)) cpReqF(.RST_N(RST_N),
						  .CLK(CLK),
						  .D_IN(cpReqF$D_IN),
						  .ENQ(cpReqF$ENQ),
						  .DEQ(cpReqF$DEQ),
						  .CLR(cpReqF$CLR),
						  .D_OUT(cpReqF$D_OUT),
						  .FULL_N(cpReqF$FULL_N),
						  .EMPTY_N(cpReqF$EMPTY_N));

  // submodule cpRespF
  FIFO2 #(.width(32'd40), .guarded(32'd1)) cpRespF(.RST_N(RST_N),
						   .CLK(CLK),
						   .D_IN(cpRespF$D_IN),
						   .ENQ(cpRespF$ENQ),
						   .DEQ(cpRespF$DEQ),
						   .CLR(cpRespF$CLR),
						   .D_OUT(cpRespF$D_OUT),
						   .FULL_N(cpRespF$FULL_N),
						   .EMPTY_N(cpRespF$EMPTY_N));

  // submodule dna_dna
  DNA_PORT dna_dna(.CLK(dna_dna$CLK),
		   .DIN(dna_dna$DIN),
		   .READ(dna_dna$READ),
		   .SHIFT(dna_dna$SHIFT),
		   .DOUT(dna_dna$DOUT));

  // submodule rom_memory
  BRAM1Load #(.FILENAME("ramprom.data"),
	      .PIPELINED(1'd0),
	      .ADDR_WIDTH(32'd10),
	      .DATA_WIDTH(32'd32),
	      .MEMSIZE(11'd1024),
	      .BINARY(1'd0)) rom_memory(.CLK(CLK),
					.ADDR(rom_memory$ADDR),
					.DI(rom_memory$DI),
					.WE(rom_memory$WE),
					.EN(rom_memory$EN),
					.DO(rom_memory$DO));

  // submodule rom_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd32),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) rom_serverAdapter_outDataCore(.RST_N(RST_N),
							     .CLK(CLK),
							     .D_IN(rom_serverAdapter_outDataCore$D_IN),
							     .ENQ(rom_serverAdapter_outDataCore$ENQ),
							     .DEQ(rom_serverAdapter_outDataCore$DEQ),
							     .CLR(rom_serverAdapter_outDataCore$CLR),
							     .D_OUT(rom_serverAdapter_outDataCore$D_OUT),
							     .FULL_N(rom_serverAdapter_outDataCore$FULL_N),
							     .EMPTY_N(rom_serverAdapter_outDataCore$EMPTY_N));

  // submodule timeServ_disableServo
  SyncRegister #(.width(32'd1), .init(1'd0)) timeServ_disableServo(.sCLK(CLK),
								   .dCLK(CLK_time_clk),
								   .sRST_N(RST_N),
								   .sD_IN(timeServ_disableServo$sD_IN),
								   .sEN(timeServ_disableServo$sEN),
								   .dD_OUT(timeServ_disableServo$dD_OUT),
								   .sRDY(timeServ_disableServo$sRDY));

  // submodule timeServ_nowInCC
  SyncRegister #(.width(32'd64),
		 .init(64'd0)) timeServ_nowInCC(.sCLK(CLK_time_clk),
						.dCLK(CLK),
						.sRST_N(RST_N_time_rst),
						.sD_IN(timeServ_nowInCC$sD_IN),
						.sEN(timeServ_nowInCC$sEN),
						.dD_OUT(timeServ_nowInCC$dD_OUT),
						.sRDY(timeServ_nowInCC$sRDY));

  // submodule timeServ_ppsDisablePPS
  SyncRegister #(.width(32'd1),
		 .init(1'd0)) timeServ_ppsDisablePPS(.sCLK(CLK),
						     .dCLK(CLK_time_clk),
						     .sRST_N(RST_N),
						     .sD_IN(timeServ_ppsDisablePPS$sD_IN),
						     .sEN(timeServ_ppsDisablePPS$sEN),
						     .dD_OUT(timeServ_ppsDisablePPS$dD_OUT),
						     .sRDY(timeServ_ppsDisablePPS$sRDY));

  // submodule timeServ_ppsLostCC
  SyncRegister #(.width(32'd1),
		 .init(1'd0)) timeServ_ppsLostCC(.sCLK(CLK_time_clk),
						 .dCLK(CLK),
						 .sRST_N(RST_N_time_rst),
						 .sD_IN(timeServ_ppsLostCC$sD_IN),
						 .sEN(timeServ_ppsLostCC$sEN),
						 .dD_OUT(timeServ_ppsLostCC$dD_OUT),
						 .sRDY(timeServ_ppsLostCC$sRDY));

  // submodule timeServ_ppsOKCC
  SyncRegister #(.width(32'd1),
		 .init(1'd0)) timeServ_ppsOKCC(.sCLK(CLK_time_clk),
					       .dCLK(CLK),
					       .sRST_N(RST_N_time_rst),
					       .sD_IN(timeServ_ppsOKCC$sD_IN),
					       .sEN(timeServ_ppsOKCC$sEN),
					       .dD_OUT(timeServ_ppsOKCC$dD_OUT),
					       .sRDY(timeServ_ppsOKCC$sRDY));

  // submodule timeServ_ppsOutMode
  SyncRegister #(.width(32'd2), .init(2'd0)) timeServ_ppsOutMode(.sCLK(CLK),
								 .dCLK(CLK_time_clk),
								 .sRST_N(RST_N),
								 .sD_IN(timeServ_ppsOutMode$sD_IN),
								 .sEN(timeServ_ppsOutMode$sEN),
								 .dD_OUT(timeServ_ppsOutMode$dD_OUT),
								 .sRDY(timeServ_ppsOutMode$sRDY));

  // submodule timeServ_refPerPPS
  SyncRegister #(.width(32'd28),
		 .init(28'd0)) timeServ_refPerPPS(.sCLK(CLK_time_clk),
						  .dCLK(CLK),
						  .sRST_N(RST_N_time_rst),
						  .sD_IN(timeServ_refPerPPS$sD_IN),
						  .sEN(timeServ_refPerPPS$sEN),
						  .dD_OUT(timeServ_refPerPPS$dD_OUT),
						  .sRDY(timeServ_refPerPPS$sRDY));

  // submodule timeServ_rollingPPSIn
  SyncRegister #(.width(32'd8),
		 .init(8'd0)) timeServ_rollingPPSIn(.sCLK(CLK_time_clk),
						    .dCLK(CLK),
						    .sRST_N(RST_N_time_rst),
						    .sD_IN(timeServ_rollingPPSIn$sD_IN),
						    .sEN(timeServ_rollingPPSIn$sEN),
						    .dD_OUT(timeServ_rollingPPSIn$dD_OUT),
						    .sRDY(timeServ_rollingPPSIn$sRDY));

  // submodule timeServ_setRefF
  SyncFIFO #(.dataWidth(32'd64),
	     .depth(32'd2),
	     .indxWidth(32'd1)) timeServ_setRefF(.sCLK(CLK),
						 .dCLK(CLK_time_clk),
						 .sRST_N(RST_N),
						 .sD_IN(timeServ_setRefF$sD_IN),
						 .sENQ(timeServ_setRefF$sENQ),
						 .dDEQ(timeServ_setRefF$dDEQ),
						 .dD_OUT(timeServ_setRefF$dD_OUT),
						 .sFULL_N(timeServ_setRefF$sFULL_N),
						 .dEMPTY_N(timeServ_setRefF$dEMPTY_N));

  // submodule wci_mReset
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset(.CLK(CLK),
							 .RST_N(RST_N),
							 .DST_CLK(CLK),
							 .ASSERT_IN(wci_mReset$ASSERT_IN),
							 .ASSERT_OUT(),
							 .OUT_RST_N(wci_mReset$OUT_RST_N));

  // submodule wci_mReset_1
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_1(.CLK(CLK),
							   .RST_N(RST_N),
							   .DST_CLK(CLK),
							   .ASSERT_IN(wci_mReset_1$ASSERT_IN),
							   .ASSERT_OUT(),
							   .OUT_RST_N(wci_mReset_1$OUT_RST_N));

  // submodule wci_mReset_10
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_10(.CLK(CLK),
							    .RST_N(RST_N),
							    .DST_CLK(CLK),
							    .ASSERT_IN(wci_mReset_10$ASSERT_IN),
							    .ASSERT_OUT(),
							    .OUT_RST_N(wci_mReset_10$OUT_RST_N));

  // submodule wci_mReset_11
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_11(.CLK(CLK),
							    .RST_N(RST_N),
							    .DST_CLK(CLK),
							    .ASSERT_IN(wci_mReset_11$ASSERT_IN),
							    .ASSERT_OUT(),
							    .OUT_RST_N(wci_mReset_11$OUT_RST_N));

  // submodule wci_mReset_12
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_12(.CLK(CLK),
							    .RST_N(RST_N),
							    .DST_CLK(CLK),
							    .ASSERT_IN(wci_mReset_12$ASSERT_IN),
							    .ASSERT_OUT(),
							    .OUT_RST_N(wci_mReset_12$OUT_RST_N));

  // submodule wci_mReset_13
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_13(.CLK(CLK),
							    .RST_N(RST_N),
							    .DST_CLK(CLK),
							    .ASSERT_IN(wci_mReset_13$ASSERT_IN),
							    .ASSERT_OUT(),
							    .OUT_RST_N(wci_mReset_13$OUT_RST_N));

  // submodule wci_mReset_14
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_14(.CLK(CLK),
							    .RST_N(RST_N),
							    .DST_CLK(CLK),
							    .ASSERT_IN(wci_mReset_14$ASSERT_IN),
							    .ASSERT_OUT(),
							    .OUT_RST_N(wci_mReset_14$OUT_RST_N));

  // submodule wci_mReset_2
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_2(.CLK(CLK),
							   .RST_N(RST_N),
							   .DST_CLK(CLK),
							   .ASSERT_IN(wci_mReset_2$ASSERT_IN),
							   .ASSERT_OUT(),
							   .OUT_RST_N(wci_mReset_2$OUT_RST_N));

  // submodule wci_mReset_3
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_3(.CLK(CLK),
							   .RST_N(RST_N),
							   .DST_CLK(CLK),
							   .ASSERT_IN(wci_mReset_3$ASSERT_IN),
							   .ASSERT_OUT(),
							   .OUT_RST_N(wci_mReset_3$OUT_RST_N));

  // submodule wci_mReset_4
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_4(.CLK(CLK),
							   .RST_N(RST_N),
							   .DST_CLK(CLK),
							   .ASSERT_IN(wci_mReset_4$ASSERT_IN),
							   .ASSERT_OUT(),
							   .OUT_RST_N(wci_mReset_4$OUT_RST_N));

  // submodule wci_mReset_5
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_5(.CLK(CLK),
							   .RST_N(RST_N),
							   .DST_CLK(CLK),
							   .ASSERT_IN(wci_mReset_5$ASSERT_IN),
							   .ASSERT_OUT(),
							   .OUT_RST_N(wci_mReset_5$OUT_RST_N));

  // submodule wci_mReset_6
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_6(.CLK(CLK),
							   .RST_N(RST_N),
							   .DST_CLK(CLK),
							   .ASSERT_IN(wci_mReset_6$ASSERT_IN),
							   .ASSERT_OUT(),
							   .OUT_RST_N(wci_mReset_6$OUT_RST_N));

  // submodule wci_mReset_7
  MakeResetA #(.RSTDELAY(32'd16), .init(1'd0)) wci_mReset_7(.CLK(CLK),
							    .RST_N(RST_N),
							    .DST_CLK(CLK),
							    .ASSERT_IN(wci_mReset_7$ASSERT_IN),
							    .ASSERT_OUT(),
							    .OUT_RST_N(wci_mReset_7$OUT_RST_N));

  // submodule wci_mReset_8
  MakeResetA #(.RSTDELAY(32'd1), .init(1'd0)) wci_mReset_8(.CLK(CLK),
							   .RST_N(RST_N),
							   .DST_CLK(CLK),
							   .ASSERT_IN(wci_mReset_8$ASSERT_IN),
							   .ASSERT_OUT(),
							   .OUT_RST_N(wci_mReset_8$OUT_RST_N));

  // submodule wci_mReset_9
  MakeResetA #(.RSTDELAY(32'd16), .init(1'd0)) wci_mReset_9(.CLK(CLK),
							    .RST_N(RST_N),
							    .DST_CLK(CLK),
							    .ASSERT_IN(wci_mReset_9$ASSERT_IN),
							    .ASSERT_OUT(),
							    .OUT_RST_N(wci_mReset_9$OUT_RST_N));

  // submodule wci_respF
  FIFO1 #(.width(32'd34), .guarded(32'd1)) wci_respF(.RST_N(RST_N),
						     .CLK(CLK),
						     .D_IN(wci_respF$D_IN),
						     .ENQ(wci_respF$ENQ),
						     .DEQ(wci_respF$DEQ),
						     .CLR(wci_respF$CLR),
						     .D_OUT(wci_respF$D_OUT),
						     .FULL_N(wci_respF$FULL_N),
						     .EMPTY_N(wci_respF$EMPTY_N));

  // submodule wci_respF_1
  FIFO1 #(.width(32'd34), .guarded(32'd1)) wci_respF_1(.RST_N(RST_N),
						       .CLK(CLK),
						       .D_IN(wci_respF_1$D_IN),
						       .ENQ(wci_respF_1$ENQ),
						       .DEQ(wci_respF_1$DEQ),
						       .CLR(wci_respF_1$CLR),
						       .D_OUT(wci_respF_1$D_OUT),
						       .FULL_N(wci_respF_1$FULL_N),
						       .EMPTY_N(wci_respF_1$EMPTY_N));

  // rule RL_readAdminResponseCollect
  assign WILL_FIRE_RL_readAdminResponseCollect =
	     adminResp1F$EMPTY_N ?
	       adminRespF$FULL_N && adminResp1F$EMPTY_N :
	       (adminResp2F$EMPTY_N ?
		  adminRespF$FULL_N && adminResp2F$EMPTY_N :
		  (adminResp3F$EMPTY_N ?
		     adminRespF$FULL_N && adminResp3F$EMPTY_N :
		     !adminResp4F$EMPTY_N || adminRespF$FULL_N)) ;

  // rule RL_cpDispatch_F_T_T_T
  assign CAN_FIRE_RL_cpDispatch_F_T_T_T =
	     cpReq[64:62] == 3'd2 &&
	     cpReq_43_BITS_27_TO_4_16_ULT_0x100___d617 &&
	     cpReq_43_BITS_11_TO_4_46_ULT_0x30___d618 &&
	     adminResp1F$FULL_N &&
	     !dispatched ;
  assign WILL_FIRE_RL_cpDispatch_F_T_T_T =
	     CAN_FIRE_RL_cpDispatch_F_T_T_T && !WILL_FIRE_RL_responseAdminRd ;

  // rule RL_cpDispatch_T_T
  assign WILL_FIRE_RL_cpDispatch_T_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h20 && !dispatched ;

  // rule RL_cpDispatch_T_F_T
  assign WILL_FIRE_RL_cpDispatch_T_F_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h24 && !dispatched ;

  // rule RL_cpDispatch_T_F_F_T
  assign WILL_FIRE_RL_cpDispatch_T_F_F_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h28 && !dispatched ;

  // rule RL_cpDispatch_T_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_T_F_F_F_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h2C && !dispatched ;

  // rule RL_cpDispatch_T_F_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h38 && !dispatched ;

  // rule RL_cpDispatch_T_F_F_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h3C &&
	     timeServ_setRefF$sFULL_N &&
	     !dispatched ;

  // rule RL_cpDispatch_T_F_F_F_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h40 && !dispatched ;

  // rule RL_cpDispatch_T_F_F_F_F_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h44 && !dispatched ;

  // rule RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h4C && !dispatched ;

  // rule RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F
  assign WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] != 8'h20 &&
	     cpReq[11:4] != 8'h24 &&
	     cpReq[11:4] != 8'h28 &&
	     cpReq[11:4] != 8'h2C &&
	     cpReq[11:4] != 8'h34 &&
	     cpReq[11:4] != 8'h38 &&
	     cpReq[11:4] != 8'h3C &&
	     cpReq[11:4] != 8'h40 &&
	     cpReq[11:4] != 8'h44 &&
	     cpReq[11:4] != 8'h4C &&
	     !dispatched ;

  // rule RL_cpDispatch_F_T_T_F_T_T
  assign CAN_FIRE_RL_cpDispatch_F_T_T_F_T_T =
	     cpReq[64:62] == 3'd2 &&
	     cpReq_43_BITS_27_TO_4_16_ULT_0x100___d617 &&
	     !cpReq_43_BITS_11_TO_4_46_ULT_0x30___d618 &&
	     cpReq_43_BITS_11_TO_4_46_ULT_0xC0___d697 &&
	     cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_OR_cpReq_4_ETC___d735 ;
  assign WILL_FIRE_RL_cpDispatch_F_T_T_F_T_T =
	     CAN_FIRE_RL_cpDispatch_F_T_T_F_T_T &&
	     !WILL_FIRE_RL_responseAdminRd ;

  // rule RL_cpDispatch_F_T_F_T
  assign WILL_FIRE_RL_cpDispatch_F_T_F_T =
	     cpReq[64:62] == 3'd2 &&
	     !cpReq_43_BITS_27_TO_4_16_ULT_0x100___d617 &&
	     cpReq_43_BITS_27_TO_4_16_ULT_0x1000___d955 &&
	     !dispatched &&
	     !WILL_FIRE_RL_responseAdminRd ;

  // rule RL_cpDispatch_F_T_T_F_T_F_T
  assign CAN_FIRE_RL_cpDispatch_F_T_T_F_T_F_T =
	     cpReq[64:62] == 3'd2 &&
	     cpReq_43_BITS_27_TO_4_16_ULT_0x100___d617 &&
	     !cpReq_43_BITS_11_TO_4_46_ULT_0x30___d618 &&
	     cpReq_43_BITS_11_TO_4_46_ULT_0xC0___d697 &&
	     cpReq[11:4] == 8'h4C &&
	     adminResp2F$FULL_N &&
	     !dispatched ;
  assign WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T =
	     CAN_FIRE_RL_cpDispatch_F_T_T_F_T_F_T &&
	     !WILL_FIRE_RL_responseAdminRd ;

  // rule RL_cpDispatch_F_T_T_F_T_F_F
  assign CAN_FIRE_RL_cpDispatch_F_T_T_F_T_F_F =
	     cpReq[64:62] == 3'd2 &&
	     cpReq_43_BITS_27_TO_4_16_ULT_0x100___d617 &&
	     !cpReq_43_BITS_11_TO_4_46_ULT_0x30___d618 &&
	     cpReq_43_BITS_11_TO_4_46_ULT_0xC0___d697 &&
	     NOT_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_52_AND_ETC___d815 ;
  assign WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_F =
	     CAN_FIRE_RL_cpDispatch_F_T_T_F_T_F_F &&
	     !WILL_FIRE_RL_responseAdminRd ;

  // rule RL_cpDispatch_F_T_T_F_F
  assign CAN_FIRE_RL_cpDispatch_F_T_T_F_F =
	     cpReq[64:62] == 3'd2 &&
	     cpReq_43_BITS_27_TO_4_16_ULT_0x100___d617 &&
	     !cpReq_43_BITS_11_TO_4_46_ULT_0x30___d618 &&
	     !cpReq_43_BITS_11_TO_4_46_ULT_0xC0___d697 &&
	     adminResp3F$FULL_N &&
	     !dispatched ;
  assign WILL_FIRE_RL_cpDispatch_F_T_T_F_F =
	     CAN_FIRE_RL_cpDispatch_F_T_T_F_F &&
	     !WILL_FIRE_RL_responseAdminRd ;

  // rule RL_cpDispatch_F_T_F_F
  assign CAN_FIRE_RL_cpDispatch_F_T_F_F =
	     cpReq[64:62] == 3'd2 &&
	     !cpReq_43_BITS_27_TO_4_16_ULT_0x100___d617 &&
	     !cpReq_43_BITS_27_TO_4_16_ULT_0x1000___d955 &&
	     (rom_serverAdapter_cnt ^ 3'h4) < 3'd7 &&
	     !dispatched ;

  // rule RL_cpDispatch_F_F_T_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_T =
	     cpReq[64:62] == 3'd3 &&
	     (_theResult_____1__h19479 == 4'd0 ||
	      _theResult_____1__h19479 == 4'd1 ||
	      _theResult_____1__h19479 == 4'd2 ||
	      _theResult_____1__h19479 == 4'd3 ||
	      _theResult_____1__h19479 == 4'd4 ||
	      _theResult_____1__h19479 == 4'd5 ||
	      _theResult_____1__h19479 == 4'd6) &&
	     (_theResult_____1__h19479 == 4'd0 ||
	      _theResult_____1__h19479 == 4'd1 ||
	      _theResult_____1__h19479 == 4'd2 ||
	      _theResult_____1__h19479 == 4'd3 ||
	      _theResult_____1__h19479 == 4'd4 ||
	      _theResult_____1__h19479 == 4'd5 ||
	      IF_cpReq_43_BITS_61_TO_60_67_EQ_2_68_THEN_cpRe_ETC___d1001) &&
	     !dispatched ;

  // rule RL_cpDispatch_F_F_T_F_T_T_F
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd7 &&
	     cpReq[61:60] == 2'd2 &&
	     !wci_wReset_n &&
	     NOT_wci_busy_36_88_AND_wci_wReset_n_16_OR_wci__ETC___d1027 ;

  // rule RL_cpDispatch_F_F_T_F_T_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd7 &&
	     cpReq[61:60] == 2'd1 &&
	     cpReq[19:9] == 11'd0 &&
	     !wci_busy &&
	     wci_respF$FULL_N &&
	     !dispatched ;

  // rule RL_cpDispatch_F_F_T_F_T_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd7 &&
	     cpReq[61:60] != 2'd2 &&
	     (cpReq[61:60] != 2'd1 || cpReq[19:9] != 11'd0) &&
	     cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_AND_NOT_wci__ETC___d1075 ;

  // rule RL_cpDispatch_F_F_T_F_T_F_F_F_F
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd7 &&
	     cpReq[61:60] != 2'd2 &&
	     (cpReq[61:60] != 2'd1 || cpReq[19:9] != 11'd0) &&
	     cpReq[9:6] != 4'h9 &&
	     NOT_cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_082_AND__ETC___d1083 ;

  // rule RL_cpDispatch_F_F_T_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd8 &&
	     !dispatched ;

  // rule RL_cpDispatch_F_F_T_F_F_F_T_T_F
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd9 &&
	     cpReq[61:60] == 2'd2 &&
	     !wci_wReset_n_1 &&
	     NOT_wci_busy_1_76_95_AND_wci_wReset_n_1_56_OR__ETC___d1103 ;

  // rule RL_cpDispatch_F_F_T_F_F_F_T_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd9 &&
	     cpReq[61:60] == 2'd1 &&
	     cpReq[19:9] == 11'd0 &&
	     !wci_busy_1 &&
	     wci_respF_1$FULL_N &&
	     !dispatched ;

  // rule RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd9 &&
	     cpReq[61:60] != 2'd2 &&
	     (cpReq[61:60] != 2'd1 || cpReq[19:9] != 11'd0) &&
	     cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_AND_NOT_wci__ETC___d1140 ;

  // rule RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd9 &&
	     cpReq[61:60] != 2'd2 &&
	     (cpReq[61:60] != 2'd1 || cpReq[19:9] != 11'd0) &&
	     cpReq[9:6] != 4'h9 &&
	     NOT_cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_082_AND__ETC___d1145 ;

  // rule RL_cpDispatch_F_F_T_F_F_F_F
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 != 4'd0 &&
	     _theResult_____1__h19479 != 4'd1 &&
	     _theResult_____1__h19479 != 4'd2 &&
	     _theResult_____1__h19479 != 4'd3 &&
	     _theResult_____1__h19479 != 4'd4 &&
	     _theResult_____1__h19479 != 4'd5 &&
	     _theResult_____1__h19479 != 4'd6 &&
	     _theResult_____1__h19479 != 4'd7 &&
	     _theResult_____1__h19479 != 4'd8 &&
	     _theResult_____1__h19479 != 4'd9 &&
	     !dispatched ;

  // rule RL_cpDispatch_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_T =
	     cpReq[64:62] == 3'd0 && !dispatched ;

  // rule RL_cpDispatch_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     NOT_cpReq_43_BITS_64_TO_62_44_EQ_0_171_176_AND_ETC___d1215 ;

  // rule RL_cpDispatch_F_F_F_F_F_T_T_F
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd7 &&
	     cpReq[37:36] == 2'd2 &&
	     !wci_wReset_n &&
	     NOT_wci_busy_36_88_AND_wci_wReset_n_16_OR_wci__ETC___d1027 ;

  // rule RL_cpDispatch_F_F_F_F_F_T_F_T_F
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd7 &&
	     cpReq[37:36] == 2'd1 &&
	     cpReq[19:9] == 11'd0 &&
	     !wci_wReset_n &&
	     NOT_wci_busy_36_88_AND_wci_wReset_n_16_OR_wci__ETC___d1027 ;

  // rule RL_cpDispatch_F_F_F_F_F_T_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1258 ;

  // rule RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1267 ;

  // rule RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1277 ;

  // rule RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     NOT_cpReq_43_BITS_64_TO_62_44_EQ_3_66_175_AND__ETC___d1302 ;

  // rule RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd7 &&
	     cpReq[37:36] != 2'd2 &&
	     (cpReq[37:36] != 2'd1 || cpReq[19:9] != 11'd0) &&
	     cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_AND_NOT_wci__ETC___d1075 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd8 &&
	     !dispatched ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd9 &&
	     cpReq[37:36] == 2'd1 &&
	     cpReq[19:9] == 11'd0 &&
	     !wci_wReset_n_1 &&
	     NOT_wci_busy_1_76_95_AND_wci_wReset_n_1_56_OR__ETC___d1103 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_T_T_F
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd9 &&
	     cpReq[37:36] == 2'd2 &&
	     !wci_wReset_n_1 &&
	     NOT_wci_busy_1_76_95_AND_wci_wReset_n_1_56_OR__ETC___d1103 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1341 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1350 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1360 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd9 &&
	     cpReq[37:36] != 2'd2 &&
	     (cpReq[37:36] != 2'd1 || cpReq[19:9] != 11'd0) &&
	     cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_AND_NOT_wci__ETC___d1140 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     NOT_cpReq_43_BITS_64_TO_62_44_EQ_3_66_175_AND__ETC___d1383 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_F
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     NOT_cpReq_43_BITS_64_TO_62_44_EQ_0_171_176_AND_ETC___d1405 ;

  // rule RL_completeWorkerWrite
  assign CAN_FIRE_RL_completeWorkerWrite =
	     (wrkAct == 4'd0 || wrkAct == 4'd1 || wrkAct == 4'd2 ||
	      wrkAct == 4'd3 ||
	      wrkAct == 4'd4 ||
	      wrkAct == 4'd5 ||
	      wrkAct == 4'd6 ||
	      IF_wrkAct_409_EQ_7_423_THEN_wci_respF_i_notEmp_ETC___d1545) &&
	     cpReq[64:62] == 3'd3 ;
  assign WILL_FIRE_RL_completeWorkerWrite =
	     CAN_FIRE_RL_completeWorkerWrite &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_T_T ;

  // rule RL_completeWorkerRead
  assign WILL_FIRE_RL_completeWorkerRead =
	     cpRespF_i_notFull__34_AND_wrkAct_409_EQ_0_410__ETC___d1433 &&
	     cpReq[64:62] != 3'd0 &&
	     cpReq[64:62] != 3'd1 &&
	     cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_T &&
	     !WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T &&
	     !WILL_FIRE_RL_responseAdminRd ;

  // rule RL_reqRcv
  assign WILL_FIRE_RL_reqRcv = cpReqF$EMPTY_N && cpReq[64:62] == 3'd0 ;

  // rule RL_cpDispatch_T_F_F_F_F_T_T
  assign WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h34 && cpReq[59] &&
	     !dispatched ;

  // rule RL_cpDispatch_T_F_F_F_F_T_F
  assign WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_F =
	     cpReq[64:62] == 3'd1 && cpReq[11:4] == 8'h34 && !cpReq[59] &&
	     !dispatched ;

  // rule RL_rom_serverAdapter_stageReadResponseAlways
  assign WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_cpDispatch_F_T_F_F && !WILL_FIRE_RL_responseAdminRd ;

  // rule RL_rom_serverAdapter_outData_enqAndDeq
  assign WILL_FIRE_RL_rom_serverAdapter_outData_enqAndDeq =
	     rom_serverAdapter_outDataCore$EMPTY_N &&
	     rom_serverAdapter_outDataCore$FULL_N &&
	     rom_serverAdapter_outData_deqCalled$whas &&
	     rom_serverAdapter_outData_enqData$whas ;

  // rule RL_cpDispatch_F_F_T_F_T_F_F_T_T_F
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd7 &&
	     cpReq[61:60] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     cpReq[37] &&
	     NOT_cpReq_43_BIT_36_046_054_AND_NOT_wci_busy_3_ETC___d1055 ;

  // rule RL_cpDispatch_F_F_T_F_T_F_F_T_F_F
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd7 &&
	     cpReq[61:60] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     !cpReq[37] &&
	     NOT_cpReq_43_BIT_36_046_054_AND_NOT_wci_busy_3_ETC___d1055 ;

  // rule RL_cpDispatch_F_F_T_F_T_T_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd7 &&
	     cpReq[61:60] == 2'd2 &&
	     wci_wReset_n_16_AND_NOT_wci_busy_36_88_AND_NOT_ETC___d1015 ;

  // rule RL_cpDispatch_F_F_T_F_T_F_F_T_T_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd7 &&
	     cpReq[61:60] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     cpReq[37] &&
	     cpReq_43_BIT_36_046_AND_NOT_wci_busy_36_88_AND_ETC___d1047 ;

  // rule RL_cpDispatch_F_F_T_F_T_F_F_T_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd7 &&
	     cpReq[61:60] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     !cpReq[37] &&
	     cpReq_43_BIT_36_046_AND_NOT_wci_busy_36_88_AND_ETC___d1047 ;

  // rule RL_cpDispatch_F_F_F_F_F_T_T_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd7 &&
	     cpReq[37:36] == 2'd2 &&
	     wci_wReset_n_16_AND_NOT_wci_busy_36_88_AND_NOT_ETC___d1015 ;

  // rule RL_cpDispatch_F_F_F_F_F_T_F_T_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd7 &&
	     cpReq[37:36] == 2'd1 &&
	     cpReq[19:9] == 11'd0 &&
	     wci_wReset_n_16_AND_NOT_wci_busy_36_88_AND_NOT_ETC___d1015 ;

  // rule RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd9 &&
	     cpReq[61:60] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     cpReq[37] &&
	     NOT_cpReq_43_BIT_36_046_054_AND_NOT_wci_busy_1_ETC___d1121 ;

  // rule RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd9 &&
	     cpReq[61:60] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     !cpReq[37] &&
	     NOT_cpReq_43_BIT_36_046_054_AND_NOT_wci_busy_1_ETC___d1121 ;

  // rule RL_cpDispatch_F_F_T_F_F_F_T_T_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd9 &&
	     cpReq[61:60] == 2'd2 &&
	     wci_wReset_n_1_56_AND_NOT_wci_busy_1_76_95_AND_ETC___d1094 ;

  // rule RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd9 &&
	     cpReq[61:60] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     cpReq[37] &&
	     cpReq_43_BIT_36_046_AND_NOT_wci_busy_1_76_95_A_ETC___d1114 ;

  // rule RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T
  assign WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T =
	     cpReq[64:62] == 3'd3 && _theResult_____1__h19479 == 4'd9 &&
	     cpReq[61:60] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     !cpReq[37] &&
	     cpReq_43_BIT_36_046_AND_NOT_wci_busy_1_76_95_A_ETC___d1114 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd9 &&
	     cpReq[37:36] == 2'd2 &&
	     wci_wReset_n_1_56_AND_NOT_wci_busy_1_76_95_AND_ETC___d1094 ;

  // rule RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
  assign WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T =
	     cpReq[64:62] != 3'd1 && cpReq[64:62] != 3'd2 &&
	     cpReq[64:62] != 3'd3 &&
	     cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd9 &&
	     cpReq[37:36] == 2'd1 &&
	     cpReq[19:9] == 11'd0 &&
	     wci_wReset_n_1_56_AND_NOT_wci_busy_1_76_95_AND_ETC___d1094 ;

  // rule RL_responseAdminRd
  assign WILL_FIRE_RL_responseAdminRd = adminRespF$EMPTY_N && cpRespF$FULL_N ;

  // rule RL_wci_wrkBusy
  assign WILL_FIRE_RL_wci_wrkBusy =
	     ((wci_wciResponse$wget[33:32] == 2'd0) ?
		wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 ||
		wci_respF$FULL_N :
		wci_respF$FULL_N) &&
	     wci_busy ;

  // rule RL_wci_reqF_incCtr
  assign WILL_FIRE_RL_wci_reqF_incCtr =
	     (wci_reqF_c_r || wci_reqF_x_wire$whas) &&
	     MUX_wci_busy$write_1__SEL_2 &&
	     !wci_reqF_dequeueing$whas ;

  // rule RL_wci_reqF_decCtr
  assign WILL_FIRE_RL_wci_reqF_decCtr =
	     wci_reqF_dequeueing$whas && !MUX_wci_busy$write_1__SEL_2 ;

  // rule RL_wci_reqF_both
  assign WILL_FIRE_RL_wci_reqF_both =
	     (!wci_reqF_c_r || wci_reqF_x_wire$whas) &&
	     wci_reqF_dequeueing$whas &&
	     MUX_wci_busy$write_1__SEL_2 ;

  // rule RL_wci_wrkBusy_1
  assign WILL_FIRE_RL_wci_wrkBusy_1 =
	     ((wci_wciResponse_1$wget[33:32] == 2'd0) ?
		wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 ||
		wci_respF_1$FULL_N :
		wci_respF_1$FULL_N) &&
	     wci_busy_1 ;

  // rule RL_wci_reqF_1_incCtr
  assign WILL_FIRE_RL_wci_reqF_1_incCtr =
	     (wci_reqF_1_c_r || wci_reqF_1_x_wire$whas) &&
	     MUX_wci_busy_1$write_1__SEL_2 &&
	     !wci_reqF_1_dequeueing$whas ;

  // rule RL_wci_reqF_1_decCtr
  assign WILL_FIRE_RL_wci_reqF_1_decCtr =
	     wci_reqF_1_dequeueing$whas && !MUX_wci_busy_1$write_1__SEL_2 ;

  // rule RL_wci_reqF_1_both
  assign WILL_FIRE_RL_wci_reqF_1_both =
	     (!wci_reqF_1_c_r || wci_reqF_1_x_wire$whas) &&
	     wci_reqF_1_dequeueing$whas &&
	     MUX_wci_busy_1$write_1__SEL_2 ;

  // inputs to muxes for submodule ports
  assign MUX_wci_busy$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     (!wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 ||
	      wci_wciResponse$wget[33:32] != 2'd0) ;
  assign MUX_wci_busy$write_1__SEL_2 =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ;
  assign MUX_wci_busy_1$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     (!wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 ||
	      wci_wciResponse_1$wget[33:32] != 2'd0) ;
  assign MUX_wci_busy_1$write_1__SEL_2 =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ;
  assign MUX_wci_reqERR$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     wci_wciResponse$wget[33:32] == 2'd3 &&
	     (wci_reqPend == 2'd1 || wci_reqPend == 2'd2 ||
	      wci_reqPend == 2'd3) ;
  assign MUX_wci_reqERR_1$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     wci_wciResponse_1$wget[33:32] == 2'd3 &&
	     (wci_reqPend_1 == 2'd1 || wci_reqPend_1 == 2'd2 ||
	      wci_reqPend_1 == 2'd3) ;
  assign MUX_wci_reqFAIL$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     wci_wciResponse$wget[33:32] == 2'd2 &&
	     (wci_reqPend == 2'd1 || wci_reqPend == 2'd2 ||
	      wci_reqPend == 2'd3) ;
  assign MUX_wci_reqFAIL_1$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     wci_wciResponse_1$wget[33:32] == 2'd2 &&
	     (wci_reqPend_1 == 2'd1 || wci_reqPend_1 == 2'd2 ||
	      wci_reqPend_1 == 2'd3) ;
  assign MUX_wci_reqF_1_q_0$write_1__SEL_2 =
	     WILL_FIRE_RL_wci_reqF_1_incCtr && !wci_reqF_1_c_r ;
  assign MUX_wci_reqF_q_0$write_1__SEL_2 =
	     WILL_FIRE_RL_wci_reqF_incCtr && !wci_reqF_c_r ;
  assign MUX_wci_reqPend$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] != 2'd0 ;
  assign MUX_wci_reqPend_1$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     wci_wciResponse_1$wget[33:32] != 2'd0 ;
  assign MUX_wci_reqTO$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     wci_wciResponse_wget__23_BITS_33_TO_32_24_EQ_0_ETC___d252 ;
  assign MUX_wci_reqTO_1$write_1__SEL_1 =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     wci_wciResponse_1_wget__63_BITS_33_TO_32_64_EQ_ETC___d392 ;
  assign MUX_wci_respF$enq_1__SEL_6 =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ;
  assign MUX_wci_respF$enq_1__SEL_7 =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F ;
  assign MUX_wci_respF_1$enq_1__SEL_6 =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ;
  assign MUX_wci_respF_1$enq_1__SEL_7 =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F ;
  assign MUX_wrkAct$write_1__SEL_1 =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_T ;
  assign MUX_wrkAct$write_1__SEL_2 =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_T ;
  assign MUX_wrkAct$write_1__SEL_3 =
	     WILL_FIRE_RL_completeWorkerRead ||
	     WILL_FIRE_RL_completeWorkerWrite ;
  assign MUX_adminResp2F$enq_1__VAL_1 =
	     { cpReq[11:4] == 8'h30 || cpReq[11:4] == 8'h34 ||
	       cpReq[11:4] == 8'h38 ||
	       cpReq[11:4] == 8'h3C ||
	       cpReq[11:4] == 8'h40 ||
	       cpReq[11:4] == 8'h44 ||
	       cpReq[11:4] == 8'h48 ||
	       cpReq[11:4] == 8'h4C ||
	       cpReq[11:4] == 8'h50 ||
	       cpReq[11:4] == 8'h54 ||
	       cpReq[11:4] == 8'h7C ||
	       cpReq[11:4] == 8'h80 ||
	       cpReq[11:4] == 8'h84,
	       IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 } ;
  assign MUX_adminResp2F$enq_1__VAL_2 =
	     { 1'd1,
	       IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 } ;
  assign MUX_adminResp2F$enq_1__VAL_3 =
	     { cpReq[11:4] == 8'h50 || cpReq[11:4] == 8'h54 ||
	       cpReq[11:4] == 8'h7C ||
	       cpReq[11:4] == 8'h80 ||
	       cpReq[11:4] == 8'h84,
	       IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 } ;
  assign MUX_cpReq$write_1__VAL_4 =
	     cpReqF$D_OUT[58] ?
	       { (cpReqF$D_OUT[25:18] == 8'd0) ? 3'd2 : 3'd4,
		 24'hAAAAAA,
		 (cpReqF$D_OUT[25:18] == 8'd0) ?
		   2'd0 :
		   ((cpReqF$D_OUT[25:22] == 4'd0) ? 2'd1 : 2'd2),
		 cpReqF$D_OUT[33:26],
		 bAddr__h31755,
		 cpReqF$D_OUT[3:0] } :
	       { (cpReqF$D_OUT[57:50] == 8'd0) ?
		   5'd4 :
		   ((cpReqF$D_OUT[57:54] == 4'd0) ? 5'd13 : 5'd14),
		 cpReqF$D_OUT[31:0],
		 bAddr__h31207,
		 cpReqF$D_OUT[35:32] } ;
  assign MUX_cpRespF$enq_1__VAL_1 = { seqTag, crr_data__h19285 } ;
  assign MUX_cpRespF$enq_1__VAL_2 =
	     { cpReq[35:28],
	       (wrkAct == 4'd7) ?
		 wci_respF$D_OUT[31:0] :
		 wci_respF_1$D_OUT[31:0] } ;
  assign MUX_readCntReg$write_1__VAL_2 = readCntReg + 32'd1 ;
  always@(wci_reqPend or wci_reqERR)
  begin
    case (wci_reqPend)
      2'd1: MUX_wci_reqERR$write_1__VAL_1 = { 1'd1, wci_reqERR[1:0] };
      2'd2:
	  MUX_wci_reqERR$write_1__VAL_1 =
	      { wci_reqERR[2], 1'd1, wci_reqERR[0] };
      default: MUX_wci_reqERR$write_1__VAL_1 = { wci_reqERR[2:1], 1'd1 };
    endcase
  end
  always@(wci_reqPend_1 or wci_reqERR_1)
  begin
    case (wci_reqPend_1)
      2'd1: MUX_wci_reqERR_1$write_1__VAL_1 = { 1'd1, wci_reqERR_1[1:0] };
      2'd2:
	  MUX_wci_reqERR_1$write_1__VAL_1 =
	      { wci_reqERR_1[2], 1'd1, wci_reqERR_1[0] };
      default: MUX_wci_reqERR_1$write_1__VAL_1 = { wci_reqERR_1[2:1], 1'd1 };
    endcase
  end
  always@(wci_reqPend or wci_reqFAIL)
  begin
    case (wci_reqPend)
      2'd1: MUX_wci_reqFAIL$write_1__VAL_1 = { 1'd1, wci_reqFAIL[1:0] };
      2'd2:
	  MUX_wci_reqFAIL$write_1__VAL_1 =
	      { wci_reqFAIL[2], 1'd1, wci_reqFAIL[0] };
      default: MUX_wci_reqFAIL$write_1__VAL_1 = { wci_reqFAIL[2:1], 1'd1 };
    endcase
  end
  always@(wci_reqPend_1 or wci_reqFAIL_1)
  begin
    case (wci_reqPend_1)
      2'd1: MUX_wci_reqFAIL_1$write_1__VAL_1 = { 1'd1, wci_reqFAIL_1[1:0] };
      2'd2:
	  MUX_wci_reqFAIL_1$write_1__VAL_1 =
	      { wci_reqFAIL_1[2], 1'd1, wci_reqFAIL_1[0] };
      default: MUX_wci_reqFAIL_1$write_1__VAL_1 =
		   { wci_reqFAIL_1[2:1], 1'd1 };
    endcase
  end
  assign MUX_wci_reqF_1_c_r$write_1__VAL_1 = wci_reqF_1_c_r + 1'd1 ;
  assign MUX_wci_reqF_1_c_r$write_1__VAL_2 = wci_reqF_1_c_r - 1'd1 ;
  assign MUX_wci_reqF_1_q_0$write_1__VAL_1 =
	     wci_reqF_1_c_r ?
	       MUX_wci_reqF_1_q_0$write_1__VAL_2 :
	       72'h0000000000AAAAAAAA ;
  always@(WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T or
	  MUX_wci_reqF_1_x_wire$wset_1__VAL_1 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T or
	  MUX_wci_reqF_1_x_wire$wset_1__VAL_2 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T or
	  MUX_wci_reqF_1_x_wire$wset_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T:
	  MUX_wci_reqF_1_q_0$write_1__VAL_2 =
	      MUX_wci_reqF_1_x_wire$wset_1__VAL_1;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T:
	  MUX_wci_reqF_1_q_0$write_1__VAL_2 =
	      MUX_wci_reqF_1_x_wire$wset_1__VAL_2;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T:
	  MUX_wci_reqF_1_q_0$write_1__VAL_2 =
	      MUX_wci_reqF_1_x_wire$wset_1__VAL_3;
      default: MUX_wci_reqF_1_q_0$write_1__VAL_2 =
		   72'hAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign MUX_wci_reqF_1_x_wire$wset_1__VAL_1 =
	     { 4'd3, cpReq[3:0], wciAddr__h21080, cpReq[59:28] } ;
  assign MUX_wci_reqF_1_x_wire$wset_1__VAL_2 =
	     { 4'd5, cpReq[3:0], wciAddr__h21080, 32'hAAAAAAAA } ;
  assign MUX_wci_reqF_1_x_wire$wset_1__VAL_3 =
	     { 8'd79, x_addr__h24371, 32'hAAAAAAAA } ;
  assign MUX_wci_reqF_c_r$write_1__VAL_1 = wci_reqF_c_r + 1'd1 ;
  assign MUX_wci_reqF_c_r$write_1__VAL_2 = wci_reqF_c_r - 1'd1 ;
  assign MUX_wci_reqF_q_0$write_1__VAL_1 =
	     wci_reqF_c_r ?
	       MUX_wci_reqF_q_0$write_1__VAL_2 :
	       72'h0000000000AAAAAAAA ;
  always@(WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T or
	  MUX_wci_reqF_x_wire$wset_1__VAL_1 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T or
	  MUX_wci_reqF_x_wire$wset_1__VAL_2 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T or
	  MUX_wci_reqF_1_x_wire$wset_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T:
	  MUX_wci_reqF_q_0$write_1__VAL_2 = MUX_wci_reqF_x_wire$wset_1__VAL_1;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T:
	  MUX_wci_reqF_q_0$write_1__VAL_2 = MUX_wci_reqF_x_wire$wset_1__VAL_2;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T:
	  MUX_wci_reqF_q_0$write_1__VAL_2 =
	      MUX_wci_reqF_1_x_wire$wset_1__VAL_3;
      default: MUX_wci_reqF_q_0$write_1__VAL_2 =
		   72'hAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign MUX_wci_reqF_x_wire$wset_1__VAL_1 =
	     { 4'd3, cpReq[3:0], wciAddr__h21012, cpReq[59:28] } ;
  assign MUX_wci_reqF_x_wire$wset_1__VAL_2 =
	     { 4'd5, cpReq[3:0], wciAddr__h21012, 32'hAAAAAAAA } ;
  always@(wci_reqPend or wci_reqTO)
  begin
    case (wci_reqPend)
      2'd1: MUX_wci_reqTO$write_1__VAL_1 = { 1'd1, wci_reqTO[1:0] };
      2'd2:
	  MUX_wci_reqTO$write_1__VAL_1 = { wci_reqTO[2], 1'd1, wci_reqTO[0] };
      default: MUX_wci_reqTO$write_1__VAL_1 = { wci_reqTO[2:1], 1'd1 };
    endcase
  end
  always@(wci_reqPend_1 or wci_reqTO_1)
  begin
    case (wci_reqPend_1)
      2'd1: MUX_wci_reqTO_1$write_1__VAL_1 = { 1'd1, wci_reqTO_1[1:0] };
      2'd2:
	  MUX_wci_reqTO_1$write_1__VAL_1 =
	      { wci_reqTO_1[2], 1'd1, wci_reqTO_1[0] };
      default: MUX_wci_reqTO_1$write_1__VAL_1 = { wci_reqTO_1[2:1], 1'd1 };
    endcase
  end
  assign MUX_wci_respF$enq_1__VAL_1 =
	     (wci_wciResponse$wget[33:32] == 2'd0) ?
	       34'h1C0DE4203 :
	       wci_wciResponse$wget ;
  assign MUX_wci_respF$enq_1__VAL_2 = { 2'd1, wci_wStatus } ;
  assign MUX_wci_respF$enq_1__VAL_3 = { 2'd1, x_data__h24936 } ;
  assign MUX_wci_respF$enq_1__VAL_4 = { 2'd1, x_data__h24942 } ;
  assign MUX_wci_respF$enq_1__VAL_5 = { 22'd1048576, wci_pageWindow } ;
  assign MUX_wci_respF_1$enq_1__VAL_1 =
	     (wci_wciResponse_1$wget[33:32] == 2'd0) ?
	       34'h1C0DE4203 :
	       wci_wciResponse_1$wget ;
  assign MUX_wci_respF_1$enq_1__VAL_2 = { 2'd1, wci_wStatus_1 } ;
  assign MUX_wci_respF_1$enq_1__VAL_3 = { 2'd1, x_data__h24989 } ;
  assign MUX_wci_respF_1$enq_1__VAL_4 = { 2'd1, x_data__h24995 } ;
  assign MUX_wci_respF_1$enq_1__VAL_5 = { 22'd1048576, wci_pageWindow_1 } ;
  assign MUX_wci_respTimr$write_1__VAL_2 =
	     (wci_wciResponse$wget[33:32] == 2'd0) ?
	       (wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 ?
		  x__h12029 :
		  32'd0) :
	       32'd0 ;
  assign MUX_wci_respTimr_1$write_1__VAL_2 =
	     (wci_wciResponse_1$wget[33:32] == 2'd0) ?
	       (wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 ?
		  x__h16410 :
		  32'd0) :
	       32'd0 ;

  // inlined wires
  assign warmResetP_1$wget = cpReq[59:28] == 32'hC0DEFFFF ;
  assign warmResetP_1$whas = WILL_FIRE_RL_cpDispatch_T_F_F_F_T ;
  assign timeServ_jamFrac_1$wget = 1'd1 ;
  assign timeServ_jamFrac_1$whas =
	     timeServ_setRefF$dEMPTY_N && !timeServ_ppsOK ;
  assign timeServ_jamFracVal_1$wget = x__h3445 ;
  assign timeServ_jamFracVal_1$whas = timeServ_jamFrac_1$whas ;
  assign deviceDNA$wget = { 7'd0, dna_sr } ;
  assign deviceDNA$whas = dna_cnt == 7'd127 ;
  assign devDNAV$wget =
	     (dna_cnt == 7'd127) ? deviceDNA$wget : 64'h0BADC0DE0BADC0DE ;
  assign devDNAV$whas = 1'd1 ;
  assign rom_serverAdapter_outData_enqData$wget = rom_memory$DO ;
  assign rom_serverAdapter_outData_enqData$whas =
	     (!rom_serverAdapter_s1[0] ||
	      rom_serverAdapter_outDataCore$FULL_N) &&
	     rom_serverAdapter_s1[1] &&
	     rom_serverAdapter_s1[0] ;
  assign rom_serverAdapter_outData_outData$wget =
	     rom_serverAdapter_outDataCore$EMPTY_N ?
	       rom_serverAdapter_outDataCore$D_OUT :
	       rom_memory$DO ;
  assign rom_serverAdapter_outData_outData$whas =
	     rom_serverAdapter_outDataCore$EMPTY_N ||
	     !rom_serverAdapter_outDataCore$EMPTY_N &&
	     rom_serverAdapter_outData_enqData$whas ;
  assign rom_serverAdapter_cnt_1$wget = 3'd1 ;
  assign rom_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways ;
  assign rom_serverAdapter_cnt_2$wget = 3'd7 ;
  assign rom_serverAdapter_cnt_2$whas =
	     rom_serverAdapter_outData_deqCalled$whas ;
  assign rom_serverAdapter_cnt_3$wget = 3'h0 ;
  assign rom_serverAdapter_cnt_3$whas = 1'b0 ;
  assign rom_serverAdapter_writeWithResp$wget = 2'd0 ;
  assign rom_serverAdapter_writeWithResp$whas =
	     WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways ;
  assign rom_serverAdapter_s1_1$wget = 2'd3 ;
  assign rom_serverAdapter_s1_1$whas =
	     WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways ;
  assign dna_rdReg_1$wget = 1'd1 ;
  assign dna_rdReg_1$whas = dna_cnt == 7'd1 || dna_cnt == 7'd2 ;
  assign dna_shftReg_1$wget = 1'd1 ;
  assign dna_shftReg_1$whas = dna_cnt >= 7'd3 && dna_cnt <= 7'd116 ;
  assign uuidV$wget = uuid_arg ;
  assign uuidV$whas = 1'd1 ;
  assign wci_reqF_x_wire$wget = MUX_wci_reqF_q_0$write_1__VAL_2 ;
  assign wci_reqF_x_wire$whas =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T ;
  assign wci_wciResponse$wget = { wci_Vm_7_SResp, wci_Vm_7_SData } ;
  assign wci_wciResponse$whas = 1'd1 ;
  assign wci_sfCapSet_1$wget = wci_Vm_7_SFlag[0] ;
  assign wci_sfCapSet_1$whas = 1'd1 ;
  assign wci_sfCapClear_1$wget = 1'd1 ;
  assign wci_sfCapClear_1$whas =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ;
  assign wci_reqF_1_x_wire$wget = MUX_wci_reqF_1_q_0$write_1__VAL_2 ;
  assign wci_reqF_1_x_wire$whas =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T ;
  assign wci_wciResponse_1$wget = { wci_Vm_9_SResp, wci_Vm_9_SData } ;
  assign wci_wciResponse_1$whas = 1'd1 ;
  assign wci_sfCapSet_1_2$wget = wci_Vm_9_SFlag[0] ;
  assign wci_sfCapSet_1_2$whas = 1'd1 ;
  assign wci_sfCapClear_1_2$wget = 1'd1 ;
  assign wci_sfCapClear_1_2$whas =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ;
  assign wci_Emv_resp_w$wget = wci_Vm_0_SResp ;
  assign wci_Emv_resp_w$whas = 1'd1 ;
  assign wci_Emv_respData_w$wget = wci_Vm_0_SData ;
  assign wci_Emv_respData_w$whas = 1'd1 ;
  assign wci_Emv_resp_w_1$wget = wci_Vm_1_SResp ;
  assign wci_Emv_resp_w_1$whas = 1'd1 ;
  assign wci_Emv_respData_w_1$wget = wci_Vm_1_SData ;
  assign wci_Emv_respData_w_1$whas = 1'd1 ;
  assign wci_Emv_resp_w_2$wget = wci_Vm_2_SResp ;
  assign wci_Emv_resp_w_2$whas = 1'd1 ;
  assign wci_Emv_respData_w_2$wget = wci_Vm_2_SData ;
  assign wci_Emv_respData_w_2$whas = 1'd1 ;
  assign wci_Emv_resp_w_3$wget = wci_Vm_3_SResp ;
  assign wci_Emv_resp_w_3$whas = 1'd1 ;
  assign wci_Emv_respData_w_3$wget = wci_Vm_3_SData ;
  assign wci_Emv_respData_w_3$whas = 1'd1 ;
  assign wci_Emv_resp_w_4$wget = wci_Vm_4_SResp ;
  assign wci_Emv_resp_w_4$whas = 1'd1 ;
  assign wci_Emv_respData_w_4$wget = wci_Vm_4_SData ;
  assign wci_Emv_respData_w_4$whas = 1'd1 ;
  assign wci_Emv_resp_w_5$wget = wci_Vm_5_SResp ;
  assign wci_Emv_resp_w_5$whas = 1'd1 ;
  assign wci_Emv_respData_w_5$wget = wci_Vm_5_SData ;
  assign wci_Emv_respData_w_5$whas = 1'd1 ;
  assign wci_Emv_resp_w_6$wget = wci_Vm_6_SResp ;
  assign wci_Emv_resp_w_6$whas = 1'd1 ;
  assign wci_Emv_respData_w_6$wget = wci_Vm_6_SData ;
  assign wci_Emv_respData_w_6$whas = 1'd1 ;
  assign wci_Emv_resp_w_7$wget = wci_Vm_7_SResp ;
  assign wci_Emv_resp_w_7$whas = 1'd1 ;
  assign wci_Emv_respData_w_7$wget = wci_Vm_7_SData ;
  assign wci_Emv_respData_w_7$whas = 1'd1 ;
  assign wci_Emv_resp_w_8$wget = wci_Vm_8_SResp ;
  assign wci_Emv_resp_w_8$whas = 1'd1 ;
  assign wci_Emv_respData_w_8$wget = wci_Vm_8_SData ;
  assign wci_Emv_respData_w_8$whas = 1'd1 ;
  assign wci_Emv_resp_w_9$wget = wci_Vm_9_SResp ;
  assign wci_Emv_resp_w_9$whas = 1'd1 ;
  assign wci_Emv_respData_w_9$wget = wci_Vm_9_SData ;
  assign wci_Emv_respData_w_9$whas = 1'd1 ;
  assign wci_Emv_resp_w_10$wget = wci_Vm_10_SResp ;
  assign wci_Emv_resp_w_10$whas = 1'd1 ;
  assign wci_Emv_respData_w_10$wget = wci_Vm_10_SData ;
  assign wci_Emv_respData_w_10$whas = 1'd1 ;
  assign wci_Emv_resp_w_11$wget = wci_Vm_11_SResp ;
  assign wci_Emv_resp_w_11$whas = 1'd1 ;
  assign wci_Emv_respData_w_11$wget = wci_Vm_11_SData ;
  assign wci_Emv_respData_w_11$whas = 1'd1 ;
  assign wci_Emv_resp_w_12$wget = wci_Vm_12_SResp ;
  assign wci_Emv_resp_w_12$whas = 1'd1 ;
  assign wci_Emv_respData_w_12$wget = wci_Vm_12_SData ;
  assign wci_Emv_respData_w_12$whas = 1'd1 ;
  assign wci_Emv_resp_w_13$wget = wci_Vm_13_SResp ;
  assign wci_Emv_resp_w_13$whas = 1'd1 ;
  assign wci_Emv_respData_w_13$wget = wci_Vm_13_SData ;
  assign wci_Emv_respData_w_13$whas = 1'd1 ;
  assign wci_Emv_resp_w_14$wget = wci_Vm_14_SResp ;
  assign wci_Emv_resp_w_14$whas = 1'd1 ;
  assign wci_Emv_respData_w_14$wget = wci_Vm_14_SData ;
  assign wci_Emv_respData_w_14$whas = 1'd1 ;
  assign rom_serverAdapter_outData_deqCalled$whas =
	     (rom_serverAdapter_outDataCore$EMPTY_N ||
	      rom_serverAdapter_outData_enqData$whas) &&
	     rom_serverAdapter_outData_outData$whas &&
	     adminResp4F$FULL_N ;
  assign wci_reqF_enqueueing$whas = MUX_wci_busy$write_1__SEL_2 ;
  assign wci_reqF_dequeueing$whas =
	     !wci_sThreadBusy_d && wci_wciResponse$wget[33:32] == 2'd0 &&
	     wci_reqF_c_r ;
  assign wci_sThreadBusy_pw$whas = wci_Vm_7_SThreadBusy ;
  assign wci_reqF_1_enqueueing$whas = MUX_wci_busy_1$write_1__SEL_2 ;
  assign wci_reqF_1_dequeueing$whas =
	     !wci_sThreadBusy_d_1 && wci_wciResponse_1$wget[33:32] == 2'd0 &&
	     wci_reqF_1_c_r ;
  assign wci_sThreadBusy_pw_1$whas = wci_Vm_9_SThreadBusy ;

  // register cpControl
  assign cpControl$D_IN = cpReq[59:28] ;
  assign cpControl$EN = WILL_FIRE_RL_cpDispatch_T_F_F_T ;

  // register cpReq
  always@(WILL_FIRE_RL_responseAdminRd or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_F or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T or
	  WILL_FIRE_RL_reqRcv or
	  MUX_cpReq$write_1__VAL_4 or
	  WILL_FIRE_RL_completeWorkerRead or
	  WILL_FIRE_RL_completeWorkerWrite or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_T or WILL_FIRE_RL_cpDispatch_T_T)
  case (1'b1)
    WILL_FIRE_RL_responseAdminRd || WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_F ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T:
	cpReq$D_IN = 65'h02AAAAAAAAAAAAAAA;
    WILL_FIRE_RL_reqRcv: cpReq$D_IN = MUX_cpReq$write_1__VAL_4;
    WILL_FIRE_RL_completeWorkerRead || WILL_FIRE_RL_completeWorkerWrite ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_T ||
    WILL_FIRE_RL_cpDispatch_T_T:
	cpReq$D_IN = 65'h02AAAAAAAAAAAAAAA;
    default: cpReq$D_IN = 65'h0AAAAAAAAAAAAAAAA /* unspecified value */ ;
  endcase
  assign cpReq$EN =
	     WILL_FIRE_RL_reqRcv ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_T ||
	     WILL_FIRE_RL_responseAdminRd ||
	     WILL_FIRE_RL_completeWorkerRead ||
	     WILL_FIRE_RL_completeWorkerWrite ;

  // register deltaTime
  assign deltaTime$D_IN = timeServ_nowInCC$dD_OUT - { td, cpReq[59:28] } ;
  assign deltaTime$EN = WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_T ;

  // register dispatched
  always@(WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_F or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T or
	  WILL_FIRE_RL_reqRcv or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F or
	  WILL_FIRE_RL_cpDispatch_F_F_T_T or
	  WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways or
	  WILL_FIRE_RL_cpDispatch_F_T_T_F_F or
	  WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_F or
	  WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T or
	  WILL_FIRE_RL_cpDispatch_F_T_F_T or
	  WILL_FIRE_RL_cpDispatch_F_T_T_F_T_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_F_T or
	  WILL_FIRE_RL_cpDispatch_T_F_T or
	  WILL_FIRE_RL_cpDispatch_T_T or WILL_FIRE_RL_cpDispatch_F_T_T_T)
  case (1'b1)
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_F ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T:
	dispatched$D_IN = 1'd1;
    WILL_FIRE_RL_reqRcv: dispatched$D_IN = 1'd0;
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F ||
    WILL_FIRE_RL_cpDispatch_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T ||
    WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F ||
    WILL_FIRE_RL_cpDispatch_F_F_T_T ||
    WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways ||
    WILL_FIRE_RL_cpDispatch_F_T_T_F_F ||
    WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_F ||
    WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T ||
    WILL_FIRE_RL_cpDispatch_F_T_F_T ||
    WILL_FIRE_RL_cpDispatch_F_T_T_F_T_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_F_T ||
    WILL_FIRE_RL_cpDispatch_T_F_T ||
    WILL_FIRE_RL_cpDispatch_T_T ||
    WILL_FIRE_RL_cpDispatch_F_T_T_T:
	dispatched$D_IN = 1'd1;
    default: dispatched$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign dispatched$EN =
	     WILL_FIRE_RL_reqRcv || WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_T ||
	     WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways ||
	     WILL_FIRE_RL_cpDispatch_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_T ;

  // register dna_cnt
  assign dna_cnt$D_IN = dna_cnt + 7'd1 ;
  assign dna_cnt$EN = dna_cnt != 7'd127 ;

  // register dna_rdReg
  assign dna_rdReg$D_IN = dna_rdReg_1$whas ;
  assign dna_rdReg$EN = 1'd1 ;

  // register dna_shftReg
  assign dna_shftReg$D_IN = dna_shftReg_1$whas ;
  assign dna_shftReg$EN = 1'd1 ;

  // register dna_sr
  assign dna_sr$D_IN = { dna_sr[55:0], dna_dna$DOUT } ;
  assign dna_sr$EN = dna_cnt >= 7'd3 && dna_cnt <= 7'd116 && !dna_cnt[0] ;

  // register readCntReg
  assign readCntReg$D_IN =
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T ?
	       cpReq[59:28] :
	       MUX_readCntReg$write_1__VAL_2 ;
  assign readCntReg$EN =
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T ;

  // register rogueTLP
  assign rogueTLP$D_IN = 4'h0 ;
  assign rogueTLP$EN = 1'b0 ;

  // register rom_serverAdapter_cnt
  assign rom_serverAdapter_cnt$D_IN =
	     rom_serverAdapter_cnt_29_PLUS_IF_rom_serverAda_ETC___d135 ;
  assign rom_serverAdapter_cnt$EN =
	     WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways ||
	     rom_serverAdapter_outData_deqCalled$whas ;

  // register rom_serverAdapter_s1
  assign rom_serverAdapter_s1$D_IN =
	     { WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways,
	       1'b1 } ;
  assign rom_serverAdapter_s1$EN = 1'd1 ;

  // register scratch20
  assign scratch20$D_IN = cpReq[59:28] ;
  assign scratch20$EN = WILL_FIRE_RL_cpDispatch_T_T ;

  // register scratch24
  assign scratch24$D_IN = cpReq[59:28] ;
  assign scratch24$EN = WILL_FIRE_RL_cpDispatch_T_F_T ;

  // register seqTag
  assign seqTag$D_IN = cpReq[35:28] ;
  assign seqTag$EN =
	     WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways ||
	     WILL_FIRE_RL_cpDispatch_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_T ;

  // register switch_d
  assign switch_d$D_IN = switch_x ;
  assign switch_d$EN = 1'd1 ;

  // register td
  assign td$D_IN = cpReq[59:28] ;
  assign td$EN =
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_T ;

  // register timeServ_delSec
  assign timeServ_delSec$D_IN = timeServ_fracSeconds[49:48] ;
  assign timeServ_delSec$EN = 1'd1 ;

  // register timeServ_delSecond
  assign timeServ_delSecond$D_IN =
	     timeServ_fracSeconds - timeServ_lastSecond ;
  assign timeServ_delSecond$EN =
	     timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD &&
	     !timeServ_refFromRise_3_ULE_199800000___d1518 &&
	     timeServ_refFromRise_3_ULT_200200000___d1643 ;

  // register timeServ_fracInc
  assign timeServ_fracInc$D_IN = timeServ_fracInc + x__h4160 ;
  assign timeServ_fracInc$EN =
	     timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70 ;

  // register timeServ_fracSeconds
  assign timeServ_fracSeconds$D_IN =
	     timeServ_jamFrac ? timeServ_jamFracVal : x__h4388 ;
  assign timeServ_fracSeconds$EN = 1'd1 ;

  // register timeServ_gpsInSticky
  assign timeServ_gpsInSticky$D_IN = 1'd0 ;
  assign timeServ_gpsInSticky$EN = WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T ;

  // register timeServ_jamFrac
  assign timeServ_jamFrac$D_IN = timeServ_jamFrac_1$whas ;
  assign timeServ_jamFrac$EN = 1'd1 ;

  // register timeServ_jamFracVal
  assign timeServ_jamFracVal$D_IN =
	     timeServ_jamFrac_1$whas ? x__h3445 : 50'd0 ;
  assign timeServ_jamFracVal$EN = 1'd1 ;

  // register timeServ_lastSecond
  assign timeServ_lastSecond$D_IN = timeServ_fracSeconds ;
  assign timeServ_lastSecond$EN =
	     timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD &&
	     !timeServ_refFromRise_3_ULE_199800000___d1518 &&
	     timeServ_refFromRise_3_ULT_200200000___d1643 ;

  // register timeServ_now
  assign timeServ_now$D_IN =
	     { timeServ_refSecCount, timeServ_fracSeconds[47:16] } ;
  assign timeServ_now$EN = timeServ_nowInCC$sRDY ;

  // register timeServ_ppsDrive
  assign timeServ_ppsDrive$D_IN = timeServ_refPerCount < 28'd180000000 ;
  assign timeServ_ppsDrive$EN = 1'd1 ;

  // register timeServ_ppsEdgeCount
  assign timeServ_ppsEdgeCount$D_IN = timeServ_ppsEdgeCount + 8'd1 ;
  assign timeServ_ppsEdgeCount$EN =
	     timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD ;

  // register timeServ_ppsExtCapture
  assign timeServ_ppsExtCapture$D_IN = 1'b0 ;
  assign timeServ_ppsExtCapture$EN = 1'b0 ;

  // register timeServ_ppsExtSyncD
  assign timeServ_ppsExtSyncD$D_IN = timeServ_ppsExtSync_d2 ;
  assign timeServ_ppsExtSyncD$EN = !timeServ_ppsDisablePPS$dD_OUT ;

  // register timeServ_ppsExtSync_d1
  assign timeServ_ppsExtSync_d1$D_IN = gps_ppsSyncIn_x ;
  assign timeServ_ppsExtSync_d1$EN = 1'd1 ;

  // register timeServ_ppsExtSync_d2
  assign timeServ_ppsExtSync_d2$D_IN = timeServ_ppsExtSync_d1 ;
  assign timeServ_ppsExtSync_d2$EN = 1'd1 ;

  // register timeServ_ppsInSticky
  assign timeServ_ppsInSticky$D_IN = timeServ_ppsOKCC$dD_OUT ;
  assign timeServ_ppsInSticky$EN =
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T ||
	     timeServ_ppsOKCC$dD_OUT ;

  // register timeServ_ppsLost
  assign timeServ_ppsLost$D_IN =
	     timeServ_ppsOK &&
	     timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d61 ;
  assign timeServ_ppsLost$EN = 1'd1 ;

  // register timeServ_ppsLostSticky
  assign timeServ_ppsLostSticky$D_IN = timeServ_ppsLostCC$dD_OUT ;
  assign timeServ_ppsLostSticky$EN =
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T ||
	     timeServ_ppsLostCC$dD_OUT ;

  // register timeServ_ppsOK
  assign timeServ_ppsOK$D_IN =
	     timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD &&
	     !timeServ_refFromRise_3_ULE_199800000___d1518 &&
	     timeServ_refFromRise_3_ULT_200200000___d1643 ||
	     timeServ_ppsOK && !timeServ_ppsLost ;
  assign timeServ_ppsOK$EN = 1'd1 ;

  // register timeServ_refFreeCount
  assign timeServ_refFreeCount$D_IN = timeServ_refFreeCount + 28'd1 ;
  assign timeServ_refFreeCount$EN = 1'd1 ;

  // register timeServ_refFreeSamp
  assign timeServ_refFreeSamp$D_IN = timeServ_refFreeCount ;
  assign timeServ_refFreeSamp$EN =
	     timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD &&
	     !timeServ_refFromRise_3_ULE_199800000___d1518 &&
	     timeServ_refFromRise_3_ULT_200200000___d1643 ;

  // register timeServ_refFreeSpan
  assign timeServ_refFreeSpan$D_IN =
	     timeServ_refFreeCount - timeServ_refFreeSamp ;
  assign timeServ_refFreeSpan$EN =
	     timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD &&
	     !timeServ_refFromRise_3_ULE_199800000___d1518 &&
	     timeServ_refFromRise_3_ULT_200200000___d1643 ;

  // register timeServ_refFromRise
  assign timeServ_refFromRise$D_IN =
	     (timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD) ?
	       28'd0 :
	       timeServ_refFromRise + 28'd1 ;
  assign timeServ_refFromRise$EN = 1'd1 ;

  // register timeServ_refPerCount
  assign timeServ_refPerCount$D_IN =
	     IF_timeServ_ppsOK_7_THEN_timeServ_ppsExtSync_d_ETC___d1706 ?
	       28'd0 :
	       timeServ_refPerCount + 28'd1 ;
  assign timeServ_refPerCount$EN = 1'd1 ;

  // register timeServ_refSecCount
  assign timeServ_refSecCount$D_IN =
	     timeServ_setRefF$dEMPTY_N ?
	       timeServ_setRefF$dD_OUT[63:32] :
	       x__h4453 ;
  assign timeServ_refSecCount$EN =
	     timeServ_setRefF$dEMPTY_N ||
	     IF_timeServ_ppsOK_7_THEN_timeServ_ppsExtSync_d_ETC___d1706 ;

  // register timeServ_rplTimeControl
  assign timeServ_rplTimeControl$D_IN = cpReq[32:28] ;
  assign timeServ_rplTimeControl$EN =
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T ;

  // register timeServ_timeSetSticky
  assign timeServ_timeSetSticky$D_IN =
	     !WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T ;
  assign timeServ_timeSetSticky$EN =
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T ;

  // register timeServ_xo2
  assign timeServ_xo2$D_IN = !timeServ_xo2 ;
  assign timeServ_xo2$EN = 1'd1 ;

  // register warmResetP
  assign warmResetP$D_IN =
	     WILL_FIRE_RL_cpDispatch_T_F_F_F_T &&
	     cpReq[59:28] == 32'hC0DEFFFF ;
  assign warmResetP$EN = 1'd1 ;

  // register wci_busy
  assign wci_busy$D_IN = !MUX_wci_busy$write_1__SEL_1 ;
  assign wci_busy$EN =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     (!wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 ||
	      wci_wciResponse$wget[33:32] != 2'd0) ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ;

  // register wci_busy_1
  assign wci_busy_1$D_IN = !MUX_wci_busy_1$write_1__SEL_1 ;
  assign wci_busy_1$EN =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     (!wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 ||
	      wci_wciResponse_1$wget[33:32] != 2'd0) ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ;

  // register wci_lastConfigAddr
  assign wci_lastConfigAddr$D_IN = { 13'd4096, cpReq[23:4] } ;
  assign wci_lastConfigAddr$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ;

  // register wci_lastConfigAddr_1
  assign wci_lastConfigAddr_1$D_IN = { 13'd4096, cpReq[23:4] } ;
  assign wci_lastConfigAddr_1$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ;

  // register wci_lastConfigBE
  assign wci_lastConfigBE$D_IN = { 1'd1, cpReq[3:0] } ;
  assign wci_lastConfigBE$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ;

  // register wci_lastConfigBE_1
  assign wci_lastConfigBE_1$D_IN = { 1'd1, cpReq[3:0] } ;
  assign wci_lastConfigBE_1$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ;

  // register wci_lastControlOp
  assign wci_lastControlOp$D_IN = { 1'd1, cpReq[8:6] } ;
  assign wci_lastControlOp$EN = WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T ;

  // register wci_lastControlOp_1
  assign wci_lastControlOp_1$D_IN = { 1'd1, cpReq[8:6] } ;
  assign wci_lastControlOp_1$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T ;

  // register wci_lastOpWrite
  assign wci_lastOpWrite$D_IN =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ? 2'd2 : 2'd3 ;
  assign wci_lastOpWrite$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ;

  // register wci_lastOpWrite_1
  assign wci_lastOpWrite_1$D_IN =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ? 2'd2 : 2'd3 ;
  assign wci_lastOpWrite_1$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ;

  // register wci_mFlagReg
  assign wci_mFlagReg$D_IN = 2'h0 ;
  assign wci_mFlagReg$EN = 1'b0 ;

  // register wci_mFlagReg_1
  assign wci_mFlagReg_1$D_IN = 2'h0 ;
  assign wci_mFlagReg_1$EN = 1'b0 ;

  // register wci_pageWindow
  assign wci_pageWindow$D_IN = cpReq[39:28] ;
  assign wci_pageWindow$EN = WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T ;

  // register wci_pageWindow_1
  assign wci_pageWindow_1$D_IN = cpReq[39:28] ;
  assign wci_pageWindow_1$EN = WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T ;

  // register wci_reqERR
  assign wci_reqERR$D_IN =
	     MUX_wci_reqERR$write_1__SEL_1 ?
	       MUX_wci_reqERR$write_1__VAL_1 :
	       3'd0 ;
  assign wci_reqERR$EN =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     wci_wciResponse$wget[33:32] == 2'd3 &&
	     (wci_reqPend == 2'd1 || wci_reqPend == 2'd2 ||
	      wci_reqPend == 2'd3) ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ;

  // register wci_reqERR_1
  assign wci_reqERR_1$D_IN =
	     MUX_wci_reqERR_1$write_1__SEL_1 ?
	       MUX_wci_reqERR_1$write_1__VAL_1 :
	       3'd0 ;
  assign wci_reqERR_1$EN =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     wci_wciResponse_1$wget[33:32] == 2'd3 &&
	     (wci_reqPend_1 == 2'd1 || wci_reqPend_1 == 2'd2 ||
	      wci_reqPend_1 == 2'd3) ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ;

  // register wci_reqFAIL
  assign wci_reqFAIL$D_IN =
	     MUX_wci_reqFAIL$write_1__SEL_1 ?
	       MUX_wci_reqFAIL$write_1__VAL_1 :
	       3'd0 ;
  assign wci_reqFAIL$EN =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     wci_wciResponse$wget[33:32] == 2'd2 &&
	     (wci_reqPend == 2'd1 || wci_reqPend == 2'd2 ||
	      wci_reqPend == 2'd3) ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ;

  // register wci_reqFAIL_1
  assign wci_reqFAIL_1$D_IN =
	     MUX_wci_reqFAIL_1$write_1__SEL_1 ?
	       MUX_wci_reqFAIL_1$write_1__VAL_1 :
	       3'd0 ;
  assign wci_reqFAIL_1$EN =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     wci_wciResponse_1$wget[33:32] == 2'd2 &&
	     (wci_reqPend_1 == 2'd1 || wci_reqPend_1 == 2'd2 ||
	      wci_reqPend_1 == 2'd3) ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ;

  // register wci_reqF_1_c_r
  assign wci_reqF_1_c_r$D_IN =
	     WILL_FIRE_RL_wci_reqF_1_incCtr ?
	       MUX_wci_reqF_1_c_r$write_1__VAL_1 :
	       MUX_wci_reqF_1_c_r$write_1__VAL_2 ;
  assign wci_reqF_1_c_r$EN =
	     WILL_FIRE_RL_wci_reqF_1_incCtr ||
	     WILL_FIRE_RL_wci_reqF_1_decCtr ;

  // register wci_reqF_1_q_0
  always@(WILL_FIRE_RL_wci_reqF_1_both or
	  MUX_wci_reqF_1_q_0$write_1__VAL_1 or
	  MUX_wci_reqF_1_q_0$write_1__SEL_2 or
	  MUX_wci_reqF_1_q_0$write_1__VAL_2 or WILL_FIRE_RL_wci_reqF_1_decCtr)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_wci_reqF_1_both:
	  wci_reqF_1_q_0$D_IN = MUX_wci_reqF_1_q_0$write_1__VAL_1;
      MUX_wci_reqF_1_q_0$write_1__SEL_2:
	  wci_reqF_1_q_0$D_IN = MUX_wci_reqF_1_q_0$write_1__VAL_2;
      WILL_FIRE_RL_wci_reqF_1_decCtr:
	  wci_reqF_1_q_0$D_IN = 72'h0000000000AAAAAAAA;
      default: wci_reqF_1_q_0$D_IN =
		   72'hAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign wci_reqF_1_q_0$EN =
	     WILL_FIRE_RL_wci_reqF_1_both ||
	     WILL_FIRE_RL_wci_reqF_1_incCtr && !wci_reqF_1_c_r ||
	     WILL_FIRE_RL_wci_reqF_1_decCtr ;

  // register wci_reqF_c_r
  assign wci_reqF_c_r$D_IN =
	     WILL_FIRE_RL_wci_reqF_incCtr ?
	       MUX_wci_reqF_c_r$write_1__VAL_1 :
	       MUX_wci_reqF_c_r$write_1__VAL_2 ;
  assign wci_reqF_c_r$EN =
	     WILL_FIRE_RL_wci_reqF_incCtr || WILL_FIRE_RL_wci_reqF_decCtr ;

  // register wci_reqF_q_0
  always@(WILL_FIRE_RL_wci_reqF_both or
	  MUX_wci_reqF_q_0$write_1__VAL_1 or
	  MUX_wci_reqF_q_0$write_1__SEL_2 or
	  MUX_wci_reqF_q_0$write_1__VAL_2 or WILL_FIRE_RL_wci_reqF_decCtr)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_wci_reqF_both:
	  wci_reqF_q_0$D_IN = MUX_wci_reqF_q_0$write_1__VAL_1;
      MUX_wci_reqF_q_0$write_1__SEL_2:
	  wci_reqF_q_0$D_IN = MUX_wci_reqF_q_0$write_1__VAL_2;
      WILL_FIRE_RL_wci_reqF_decCtr:
	  wci_reqF_q_0$D_IN = 72'h0000000000AAAAAAAA;
      default: wci_reqF_q_0$D_IN =
		   72'hAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign wci_reqF_q_0$EN =
	     WILL_FIRE_RL_wci_reqF_both ||
	     WILL_FIRE_RL_wci_reqF_incCtr && !wci_reqF_c_r ||
	     WILL_FIRE_RL_wci_reqF_decCtr ;

  // register wci_reqPend
  always@(MUX_wci_reqPend$write_1__SEL_1 or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_wci_reqPend$write_1__SEL_1: wci_reqPend$D_IN = 2'd0;
      WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T: wci_reqPend$D_IN = 2'd1;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T: wci_reqPend$D_IN = 2'd2;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T: wci_reqPend$D_IN = 2'd3;
      default: wci_reqPend$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign wci_reqPend$EN =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     wci_wciResponse$wget[33:32] != 2'd0 ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T ;

  // register wci_reqPend_1
  always@(MUX_wci_reqPend_1$write_1__SEL_1 or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_wci_reqPend_1$write_1__SEL_1: wci_reqPend_1$D_IN = 2'd0;
      WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T: wci_reqPend_1$D_IN = 2'd1;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T: wci_reqPend_1$D_IN = 2'd2;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T:
	  wci_reqPend_1$D_IN = 2'd3;
      default: wci_reqPend_1$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign wci_reqPend_1$EN =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     wci_wciResponse_1$wget[33:32] != 2'd0 ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T ;

  // register wci_reqTO
  assign wci_reqTO$D_IN =
	     MUX_wci_reqTO$write_1__SEL_1 ?
	       MUX_wci_reqTO$write_1__VAL_1 :
	       3'd0 ;
  assign wci_reqTO$EN =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     wci_wciResponse_wget__23_BITS_33_TO_32_24_EQ_0_ETC___d252 ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ;

  // register wci_reqTO_1
  assign wci_reqTO_1$D_IN =
	     MUX_wci_reqTO_1$write_1__SEL_1 ?
	       MUX_wci_reqTO_1$write_1__VAL_1 :
	       3'd0 ;
  assign wci_reqTO_1$EN =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     wci_wciResponse_1_wget__63_BITS_33_TO_32_64_EQ_ETC___d392 ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ;

  // register wci_respTimr
  assign wci_respTimr$D_IN =
	     wci_reqF_c_r ? 32'd0 : MUX_wci_respTimr$write_1__VAL_2 ;
  assign wci_respTimr$EN = WILL_FIRE_RL_wci_wrkBusy || wci_reqF_c_r ;

  // register wci_respTimrAct
  assign wci_respTimrAct$D_IN = wci_reqF_c_r ;
  assign wci_respTimrAct$EN =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     (!wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 ||
	      wci_wciResponse$wget[33:32] != 2'd0) ||
	     wci_reqF_c_r ;

  // register wci_respTimrAct_1
  assign wci_respTimrAct_1$D_IN = wci_reqF_1_c_r ;
  assign wci_respTimrAct_1$EN =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     (!wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 ||
	      wci_wciResponse_1$wget[33:32] != 2'd0) ||
	     wci_reqF_1_c_r ;

  // register wci_respTimr_1
  assign wci_respTimr_1$D_IN =
	     wci_reqF_1_c_r ? 32'd0 : MUX_wci_respTimr_1$write_1__VAL_2 ;
  assign wci_respTimr_1$EN = WILL_FIRE_RL_wci_wrkBusy_1 || wci_reqF_1_c_r ;

  // register wci_sThreadBusy_d
  assign wci_sThreadBusy_d$D_IN = wci_Vm_7_SThreadBusy ;
  assign wci_sThreadBusy_d$EN = 1'd1 ;

  // register wci_sThreadBusy_d_1
  assign wci_sThreadBusy_d_1$D_IN = wci_Vm_9_SThreadBusy ;
  assign wci_sThreadBusy_d_1$EN = 1'd1 ;

  // register wci_sfCap
  assign wci_sfCap$D_IN = wci_sfCapSet ;
  assign wci_sfCap$EN = wci_sfCapSet || wci_sfCapClear ;

  // register wci_sfCapClear
  assign wci_sfCapClear$D_IN = wci_sfCapClear_1$whas ;
  assign wci_sfCapClear$EN = 1'd1 ;

  // register wci_sfCapClear_1_1
  assign wci_sfCapClear_1_1$D_IN = wci_sfCapClear_1_2$whas ;
  assign wci_sfCapClear_1_1$EN = 1'd1 ;

  // register wci_sfCapSet
  assign wci_sfCapSet$D_IN = wci_Vm_7_SFlag[0] ;
  assign wci_sfCapSet$EN = 1'd1 ;

  // register wci_sfCapSet_1_1
  assign wci_sfCapSet_1_1$D_IN = wci_Vm_9_SFlag[0] ;
  assign wci_sfCapSet_1_1$EN = 1'd1 ;

  // register wci_sfCap_1
  assign wci_sfCap_1$D_IN = wci_sfCapSet_1_1 ;
  assign wci_sfCap_1$EN = wci_sfCapSet_1_1 || wci_sfCapClear_1_1 ;

  // register wci_slvPresent
  assign wci_slvPresent$D_IN = wci_Vm_7_SFlag[1] ;
  assign wci_slvPresent$EN = 1'd1 ;

  // register wci_slvPresent_1
  assign wci_slvPresent_1$D_IN = wci_Vm_9_SFlag[1] ;
  assign wci_slvPresent_1$EN = 1'd1 ;

  // register wci_wReset_n
  assign wci_wReset_n$D_IN = cpReq[59] ;
  assign wci_wReset_n$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ;

  // register wci_wReset_n_1
  assign wci_wReset_n_1$D_IN = cpReq[59] ;
  assign wci_wReset_n_1$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ;

  // register wci_wStatus
  assign wci_wStatus$D_IN =
	     { 4'b0,
	       !wci_lastOpWrite[1] || wci_lastOpWrite[0],
	       IF_wci_lastControlOp_13_BIT_3_14_THEN_wci_last_ETC___d328 } ;
  assign wci_wStatus$EN = 1'd1 ;

  // register wci_wStatus_1
  assign wci_wStatus_1$D_IN =
	     { 4'b0,
	       !wci_lastOpWrite_1[1] || wci_lastOpWrite_1[0],
	       IF_wci_lastControlOp_1_53_BIT_3_54_THEN_wci_la_ETC___d468 } ;
  assign wci_wStatus_1$EN = 1'd1 ;

  // register wci_wTimeout
  assign wci_wTimeout$D_IN = cpReq[32:28] ;
  assign wci_wTimeout$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ;

  // register wci_wTimeout_1
  assign wci_wTimeout_1$D_IN = cpReq[32:28] ;
  assign wci_wTimeout_1$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ;

  // register wrkAct
  always@(MUX_wrkAct$write_1__SEL_1 or
	  _theResult_____1__h19479 or
	  MUX_wrkAct$write_1__SEL_2 or
	  _theResult_____1__h19497 or MUX_wrkAct$write_1__SEL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_wrkAct$write_1__SEL_1: wrkAct$D_IN = _theResult_____1__h19479;
      MUX_wrkAct$write_1__SEL_2: wrkAct$D_IN = _theResult_____1__h19497;
      MUX_wrkAct$write_1__SEL_3: wrkAct$D_IN = 4'd0;
      default: wrkAct$D_IN = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign wrkAct$EN =
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_T ||
	     WILL_FIRE_RL_completeWorkerRead ||
	     WILL_FIRE_RL_completeWorkerWrite ;

  // submodule adminResp1F
  assign adminResp1F$D_IN =
	     { cpReq[11:4] == 8'h0 || cpReq[11:4] == 8'h04 ||
	       cpReq[11:4] == 8'h08 ||
	       cpReq[11:4] == 8'h0C ||
	       cpReq[11:4] == 8'h10 ||
	       cpReq[11:4] == 8'h14 ||
	       cpReq[11:4] == 8'h18 ||
	       cpReq[11:4] == 8'h1C ||
	       cpReq[11:4] == 8'h20 ||
	       cpReq[11:4] == 8'h24 ||
	       cpReq[11:4] == 8'h28 ||
	       cpReq[11:4] == 8'h2C,
	       IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 } ;
  assign adminResp1F$ENQ = WILL_FIRE_RL_cpDispatch_F_T_T_T ;
  assign adminResp1F$DEQ =
	     WILL_FIRE_RL_readAdminResponseCollect && adminResp1F$EMPTY_N ;
  assign adminResp1F$CLR = 1'b0 ;

  // submodule adminResp2F
  always@(WILL_FIRE_RL_cpDispatch_F_T_T_F_T_T or
	  MUX_adminResp2F$enq_1__VAL_1 or
	  WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T or
	  MUX_adminResp2F$enq_1__VAL_2 or
	  WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_F or
	  MUX_adminResp2F$enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_cpDispatch_F_T_T_F_T_T:
	  adminResp2F$D_IN = MUX_adminResp2F$enq_1__VAL_1;
      WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T:
	  adminResp2F$D_IN = MUX_adminResp2F$enq_1__VAL_2;
      WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_F:
	  adminResp2F$D_IN = MUX_adminResp2F$enq_1__VAL_3;
      default: adminResp2F$D_IN = 33'h0AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign adminResp2F$ENQ =
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_T_T_F_T_F_F ;
  assign adminResp2F$DEQ =
	     WILL_FIRE_RL_readAdminResponseCollect && !adminResp1F$EMPTY_N &&
	     adminResp2F$EMPTY_N ;
  assign adminResp2F$CLR = 1'b0 ;

  // submodule adminResp3F
  assign adminResp3F$D_IN =
	     { cpReq[11:4] == 8'hC0 || cpReq[11:4] == 8'hC4 ||
	       cpReq[11:4] == 8'hC8 ||
	       cpReq[11:4] == 8'hCC ||
	       cpReq[11:4] == 8'hD0 ||
	       cpReq[11:4] == 8'hD4 ||
	       cpReq[11:4] == 8'hD8 ||
	       cpReq[11:4] == 8'hDC ||
	       cpReq[11:4] == 8'hE0 ||
	       cpReq[11:4] == 8'hE4 ||
	       cpReq[11:4] == 8'hE8 ||
	       cpReq[11:4] == 8'hEC ||
	       cpReq[11:4] == 8'hF0 ||
	       cpReq[11:4] == 8'hF4 ||
	       cpReq[11:4] == 8'hF8 ||
	       cpReq[11:4] == 8'hFC,
	       CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 } ;
  assign adminResp3F$ENQ = WILL_FIRE_RL_cpDispatch_F_T_T_F_F ;
  assign adminResp3F$DEQ =
	     WILL_FIRE_RL_readAdminResponseCollect && !adminResp1F$EMPTY_N &&
	     !adminResp2F$EMPTY_N &&
	     adminResp3F$EMPTY_N ;
  assign adminResp3F$CLR = 1'b0 ;

  // submodule adminResp4F
  assign adminResp4F$D_IN = { 1'd1, rom_serverAdapter_outData_outData$wget } ;
  assign adminResp4F$ENQ = rom_serverAdapter_outData_deqCalled$whas ;
  assign adminResp4F$DEQ =
	     WILL_FIRE_RL_readAdminResponseCollect && !adminResp1F$EMPTY_N &&
	     !adminResp2F$EMPTY_N &&
	     !adminResp3F$EMPTY_N &&
	     adminResp4F$EMPTY_N ;
  assign adminResp4F$CLR = 1'b0 ;

  // submodule adminRespF
  assign adminRespF$D_IN =
	     adminResp1F$EMPTY_N ?
	       adminResp1F$D_OUT :
	       IF_adminResp2F_notEmpty__84_THEN_adminResp2F_f_ETC___d522 ;
  assign adminRespF$ENQ =
	     WILL_FIRE_RL_readAdminResponseCollect &&
	     (adminResp1F$EMPTY_N || adminResp2F$EMPTY_N ||
	      adminResp3F$EMPTY_N ||
	      adminResp4F$EMPTY_N) ;
  assign adminRespF$DEQ = WILL_FIRE_RL_responseAdminRd ;
  assign adminRespF$CLR = 1'b0 ;

  // submodule cpReqF
  assign cpReqF$D_IN = server_request_put ;
  assign cpReqF$ENQ = EN_server_request_put ;
  assign cpReqF$DEQ = cpReqF$EMPTY_N && cpReq[64:62] == 3'd0 ;
  assign cpReqF$CLR = 1'b0 ;

  // submodule cpRespF
  assign cpRespF$D_IN =
	     WILL_FIRE_RL_responseAdminRd ?
	       MUX_cpRespF$enq_1__VAL_1 :
	       MUX_cpRespF$enq_1__VAL_2 ;
  assign cpRespF$ENQ =
	     WILL_FIRE_RL_responseAdminRd || WILL_FIRE_RL_completeWorkerRead ;
  assign cpRespF$DEQ = EN_server_response_get ;
  assign cpRespF$CLR = 1'b0 ;

  // submodule dna_dna
  assign dna_dna$CLK = dna_cnt[0] ;
  assign dna_dna$DIN = 1'd0 ;
  assign dna_dna$READ = dna_rdReg ;
  assign dna_dna$SHIFT = dna_shftReg ;

  // submodule rom_memory
  assign rom_memory$ADDR = cpReq[15:6] ;
  assign rom_memory$DI = 32'd0 ;
  assign rom_memory$WE = 1'd0 ;
  assign rom_memory$EN =
	     WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways ;

  // submodule rom_serverAdapter_outDataCore
  assign rom_serverAdapter_outDataCore$D_IN = rom_memory$DO ;
  assign rom_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_rom_serverAdapter_outData_enqAndDeq ||
	     rom_serverAdapter_outDataCore$FULL_N &&
	     !rom_serverAdapter_outData_deqCalled$whas &&
	     rom_serverAdapter_outData_enqData$whas ;
  assign rom_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_rom_serverAdapter_outData_enqAndDeq ||
	     rom_serverAdapter_outDataCore$EMPTY_N &&
	     rom_serverAdapter_outData_deqCalled$whas &&
	     !rom_serverAdapter_outData_enqData$whas ;
  assign rom_serverAdapter_outDataCore$CLR = 1'b0 ;

  // submodule timeServ_disableServo
  assign timeServ_disableServo$sD_IN = timeServ_rplTimeControl[4] ;
  assign timeServ_disableServo$sEN = timeServ_disableServo$sRDY ;

  // submodule timeServ_nowInCC
  assign timeServ_nowInCC$sD_IN =
	     { timeServ_refSecCount, timeServ_fracSeconds[47:16] } ;
  assign timeServ_nowInCC$sEN = timeServ_nowInCC$sRDY ;

  // submodule timeServ_ppsDisablePPS
  assign timeServ_ppsDisablePPS$sD_IN = timeServ_rplTimeControl[2] ;
  assign timeServ_ppsDisablePPS$sEN = timeServ_ppsDisablePPS$sRDY ;

  // submodule timeServ_ppsLostCC
  assign timeServ_ppsLostCC$sD_IN = timeServ_ppsLost ;
  assign timeServ_ppsLostCC$sEN = timeServ_ppsLostCC$sRDY ;

  // submodule timeServ_ppsOKCC
  assign timeServ_ppsOKCC$sD_IN = timeServ_ppsOK ;
  assign timeServ_ppsOKCC$sEN = timeServ_ppsOKCC$sRDY ;

  // submodule timeServ_ppsOutMode
  assign timeServ_ppsOutMode$sD_IN = timeServ_rplTimeControl[1:0] ;
  assign timeServ_ppsOutMode$sEN = timeServ_ppsOutMode$sRDY ;

  // submodule timeServ_refPerPPS
  assign timeServ_refPerPPS$sD_IN = timeServ_refFreeSpan ;
  assign timeServ_refPerPPS$sEN =
	     timeServ_refPerPPS$sRDY && timeServ_ppsExtSync_d2 &&
	     !timeServ_ppsExtSyncD ;

  // submodule timeServ_rollingPPSIn
  assign timeServ_rollingPPSIn$sD_IN = timeServ_ppsEdgeCount ;
  assign timeServ_rollingPPSIn$sEN = timeServ_rollingPPSIn$sRDY ;

  // submodule timeServ_setRefF
  assign timeServ_setRefF$sD_IN = { td, cpReq[59:28] } ;
  assign timeServ_setRefF$sENQ = WILL_FIRE_RL_cpDispatch_T_F_F_F_F_F_F_T ;
  assign timeServ_setRefF$dDEQ = timeServ_setRefF$dEMPTY_N ;

  // submodule wci_mReset
  assign wci_mReset$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_1
  assign wci_mReset_1$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_10
  assign wci_mReset_10$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_11
  assign wci_mReset_11$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_12
  assign wci_mReset_12$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_13
  assign wci_mReset_13$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_14
  assign wci_mReset_14$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_2
  assign wci_mReset_2$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_3
  assign wci_mReset_3$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_4
  assign wci_mReset_4$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_5
  assign wci_mReset_5$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_6
  assign wci_mReset_6$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_7
  assign wci_mReset_7$ASSERT_IN = !wci_wReset_n ;

  // submodule wci_mReset_8
  assign wci_mReset_8$ASSERT_IN = 1'b0 ;

  // submodule wci_mReset_9
  assign wci_mReset_9$ASSERT_IN = !wci_wReset_n_1 ;

  // submodule wci_respF
  always@(MUX_wci_busy$write_1__SEL_1 or
	  MUX_wci_respF$enq_1__VAL_1 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T or
	  MUX_wci_respF$enq_1__VAL_2 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T or
	  MUX_wci_respF$enq_1__VAL_3 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T or
	  MUX_wci_respF$enq_1__VAL_4 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T or
	  MUX_wci_respF$enq_1__VAL_5 or
	  MUX_wci_respF$enq_1__SEL_6 or
	  MUX_wci_respF$enq_1__SEL_7 or WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_wci_busy$write_1__SEL_1:
	  wci_respF$D_IN = MUX_wci_respF$enq_1__VAL_1;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T:
	  wci_respF$D_IN = MUX_wci_respF$enq_1__VAL_2;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T:
	  wci_respF$D_IN = MUX_wci_respF$enq_1__VAL_3;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T:
	  wci_respF$D_IN = MUX_wci_respF$enq_1__VAL_4;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T:
	  wci_respF$D_IN = MUX_wci_respF$enq_1__VAL_5;
      MUX_wci_respF$enq_1__SEL_6: wci_respF$D_IN = 34'h100000000;
      MUX_wci_respF$enq_1__SEL_7: wci_respF$D_IN = 34'h1C0DE4204;
      WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T: wci_respF$D_IN = 34'h3C0DE4202;
      default: wci_respF$D_IN = 34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign wci_respF$ENQ =
	     WILL_FIRE_RL_wci_wrkBusy &&
	     (!wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 ||
	      wci_wciResponse$wget[33:32] != 2'd0) ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T ;
  assign wci_respF$DEQ = MUX_wrkAct$write_1__SEL_3 && wrkAct == 4'd7 ;
  assign wci_respF$CLR = 1'b0 ;

  // submodule wci_respF_1
  always@(MUX_wci_busy_1$write_1__SEL_1 or
	  MUX_wci_respF_1$enq_1__VAL_1 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T or
	  MUX_wci_respF_1$enq_1__VAL_2 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T or
	  MUX_wci_respF_1$enq_1__VAL_3 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T or
	  MUX_wci_respF_1$enq_1__VAL_4 or
	  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T or
	  MUX_wci_respF_1$enq_1__VAL_5 or
	  MUX_wci_respF_1$enq_1__SEL_6 or
	  MUX_wci_respF_1$enq_1__SEL_7 or
	  WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_wci_busy_1$write_1__SEL_1:
	  wci_respF_1$D_IN = MUX_wci_respF_1$enq_1__VAL_1;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T:
	  wci_respF_1$D_IN = MUX_wci_respF_1$enq_1__VAL_2;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T:
	  wci_respF_1$D_IN = MUX_wci_respF_1$enq_1__VAL_3;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T:
	  wci_respF_1$D_IN = MUX_wci_respF_1$enq_1__VAL_4;
      WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T:
	  wci_respF_1$D_IN = MUX_wci_respF_1$enq_1__VAL_5;
      MUX_wci_respF_1$enq_1__SEL_6: wci_respF_1$D_IN = 34'h100000000;
      MUX_wci_respF_1$enq_1__SEL_7: wci_respF_1$D_IN = 34'h1C0DE4204;
      WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T:
	  wci_respF_1$D_IN = 34'h3C0DE4202;
      default: wci_respF_1$D_IN = 34'h2AAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign wci_respF_1$ENQ =
	     WILL_FIRE_RL_wci_wrkBusy_1 &&
	     (!wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 ||
	      wci_wciResponse_1$wget[33:32] != 2'd0) ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F ||
	     WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T ;
  assign wci_respF_1$DEQ = MUX_wrkAct$write_1__SEL_3 && wrkAct == 4'd9 ;
  assign wci_respF_1$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_ETC___d1205 =
	     (_theResult_____1__h19497 == 4'd7) ?
	       !wci_busy &&
	       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_wc_ETC___d1197 :
	       _theResult_____1__h19497 != 4'd9 ||
	       !wci_busy_1 &&
	       IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_wc_ETC___d1202 ;
  assign IF_adminResp2F_notEmpty__84_THEN_adminResp2F_f_ETC___d522 =
	     adminResp2F$EMPTY_N ?
	       adminResp2F$D_OUT :
	       (adminResp3F$EMPTY_N ? adminResp3F$D_OUT : adminResp4F$D_OUT) ;
  assign IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1213 =
	     (_theResult_____1__h19497 == 4'd0 ||
	      _theResult_____1__h19497 == 4'd1 ||
	      _theResult_____1__h19497 == 4'd2 ||
	      _theResult_____1__h19497 == 4'd3 ||
	      _theResult_____1__h19497 == 4'd4 ||
	      _theResult_____1__h19497 == 4'd5 ||
	      _theResult_____1__h19497 == 4'd6 ||
	      IF_IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_ETC___d1205) &&
	     !dispatched ;
  assign IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1258 =
	     _theResult_____1__h19497 == 4'd7 && cpReq[37:36] != 2'd2 &&
	     cpReq[9:6] == 4'h8 &&
	     !wci_busy &&
	     wci_respF$FULL_N &&
	     !dispatched ;
  assign IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1267 =
	     _theResult_____1__h19497 == 4'd7 && cpReq[37:36] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     !wci_busy &&
	     wci_respF$FULL_N &&
	     !dispatched ;
  assign IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1277 =
	     _theResult_____1__h19497 == 4'd7 && cpReq[37:36] != 2'd2 &&
	     cpReq[9:6] == 4'hA &&
	     !wci_busy &&
	     wci_respF$FULL_N &&
	     !dispatched ;
  assign IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1341 =
	     _theResult_____1__h19497 == 4'd9 && cpReq[37:36] != 2'd2 &&
	     cpReq[9:6] == 4'h8 &&
	     !wci_busy_1 &&
	     wci_respF_1$FULL_N &&
	     !dispatched ;
  assign IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1350 =
	     _theResult_____1__h19497 == 4'd9 && cpReq[37:36] != 2'd2 &&
	     cpReq[9:6] == 4'h9 &&
	     !wci_busy_1 &&
	     wci_respF_1$FULL_N &&
	     !dispatched ;
  assign IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1360 =
	     _theResult_____1__h19497 == 4'd9 && cpReq[37:36] != 2'd2 &&
	     cpReq[9:6] == 4'hA &&
	     !wci_busy_1 &&
	     wci_respF_1$FULL_N &&
	     !dispatched ;
  assign IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_wc_ETC___d1197 =
	     (cpReq[37:36] == 2'd2) ?
	       wci_wReset_n || wci_respF$FULL_N :
	       cpReq[37:36] == 2'd1 && cpReq[19:9] == 11'd0 ||
	       wci_respF$FULL_N ;
  assign IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_wc_ETC___d1202 =
	     (cpReq[37:36] == 2'd2) ?
	       wci_wReset_n_1 || wci_respF_1$FULL_N :
	       cpReq[37:36] == 2'd1 && cpReq[19:9] == 11'd0 ||
	       wci_respF_1$FULL_N ;
  assign IF_cpReq_43_BITS_61_TO_60_67_EQ_2_68_THEN_cpRe_ETC___d1001 =
	     (_theResult_____1__h19479 == 4'd7) ?
	       !wci_busy &&
	       (cpReq[61:60] != 2'd2 || wci_wReset_n || wci_respF$FULL_N) :
	       _theResult_____1__h19479 != 4'd9 ||
	       !wci_busy_1 &&
	       (cpReq[61:60] != 2'd2 || wci_wReset_n_1 ||
		wci_respF_1$FULL_N) ;
  assign IF_timeServ_ppsOK_7_THEN_timeServ_ppsExtSync_d_ETC___d1706 =
	     timeServ_ppsOK ?
	       timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD :
	       timeServ_delSec != timeServ_fracSeconds[49:48] ;
  assign IF_wci_lastControlOp_13_BIT_3_14_THEN_wci_last_ETC___d328 =
	     { wci_lastControlOp[3] ? wci_lastControlOp[2:0] : 3'b111,
	       wci_lastConfigBE[4] ? wci_lastConfigBE[3:0] : 4'hF,
	       wci_lastOpWrite[1],
	       wci_lastControlOp[3],
	       wci_lastConfigBE[4],
	       wci_lastConfigAddr[32],
	       6'b0,
	       wci_sfCap,
	       wci_reqTO,
	       wci_reqFAIL,
	       wci_reqERR } ;
  assign IF_wci_lastControlOp_1_53_BIT_3_54_THEN_wci_la_ETC___d468 =
	     { wci_lastControlOp_1[3] ? wci_lastControlOp_1[2:0] : 3'b111,
	       wci_lastConfigBE_1[4] ? wci_lastConfigBE_1[3:0] : 4'hF,
	       wci_lastOpWrite_1[1],
	       wci_lastControlOp_1[3],
	       wci_lastConfigBE_1[4],
	       wci_lastConfigAddr_1[32],
	       6'b0,
	       wci_sfCap_1,
	       wci_reqTO_1,
	       wci_reqFAIL_1,
	       wci_reqERR_1 } ;
  assign IF_wrkAct_409_EQ_7_423_THEN_wci_respF_i_notEmp_ETC___d1545 =
	     (wrkAct == 4'd7) ?
	       wci_respF$EMPTY_N :
	       wrkAct != 4'd9 || wci_respF_1$EMPTY_N ;
  assign NOT_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_52_AND_ETC___d815 =
	     cpReq[11:4] != 8'h30 && cpReq[11:4] != 8'h34 &&
	     cpReq[11:4] != 8'h38 &&
	     cpReq[11:4] != 8'h3C &&
	     cpReq[11:4] != 8'h40 &&
	     cpReq[11:4] != 8'h44 &&
	     cpReq[11:4] != 8'h48 &&
	     cpReq[11:4] != 8'h4C &&
	     adminResp2F$FULL_N &&
	     !dispatched ;
  assign NOT_cpReq_43_BITS_64_TO_62_44_EQ_0_171_176_AND_ETC___d1215 =
	     cpReq[64:62] != 3'd0 &&
	     (_theResult_____1__h19497 == 4'd0 ||
	      _theResult_____1__h19497 == 4'd1 ||
	      _theResult_____1__h19497 == 4'd2 ||
	      _theResult_____1__h19497 == 4'd3 ||
	      _theResult_____1__h19497 == 4'd4 ||
	      _theResult_____1__h19497 == 4'd5 ||
	      _theResult_____1__h19497 == 4'd6) &&
	     IF_cpReq_43_BITS_37_TO_36_177_EQ_2_178_THEN_cp_ETC___d1213 ;
  assign NOT_cpReq_43_BITS_64_TO_62_44_EQ_0_171_176_AND_ETC___d1405 =
	     cpReq[64:62] != 3'd0 && _theResult_____1__h19497 != 4'd0 &&
	     _theResult_____1__h19497 != 4'd1 &&
	     _theResult_____1__h19497 != 4'd2 &&
	     _theResult_____1__h19497 != 4'd3 &&
	     _theResult_____1__h19497 != 4'd4 &&
	     _theResult_____1__h19497 != 4'd5 &&
	     _theResult_____1__h19497 != 4'd6 &&
	     _theResult_____1__h19497 != 4'd7 &&
	     _theResult_____1__h19497 != 4'd8 &&
	     _theResult_____1__h19497 != 4'd9 &&
	     !dispatched ;
  assign NOT_cpReq_43_BITS_64_TO_62_44_EQ_3_66_175_AND__ETC___d1302 =
	     cpReq[64:62] != 3'd3 && cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd7 &&
	     cpReq[37:36] != 2'd2 &&
	     (cpReq[37:36] != 2'd1 || cpReq[19:9] != 11'd0) &&
	     cpReq[9:6] != 4'h8 &&
	     cpReq[9:6] != 4'h9 &&
	     cpReq[9:6] != 4'hA &&
	     NOT_cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_082_AND__ETC___d1083 ;
  assign NOT_cpReq_43_BITS_64_TO_62_44_EQ_3_66_175_AND__ETC___d1383 =
	     cpReq[64:62] != 3'd3 && cpReq[64:62] != 3'd0 &&
	     _theResult_____1__h19497 == 4'd9 &&
	     cpReq[37:36] != 2'd2 &&
	     (cpReq[37:36] != 2'd1 || cpReq[19:9] != 11'd0) &&
	     cpReq[9:6] != 4'h8 &&
	     cpReq[9:6] != 4'h9 &&
	     cpReq[9:6] != 4'hA &&
	     NOT_cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_082_AND__ETC___d1145 ;
  assign NOT_cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_082_AND__ETC___d1083 =
	     cpReq[9:6] != 4'hC && !wci_busy && wci_respF$FULL_N &&
	     !dispatched ;
  assign NOT_cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_082_AND__ETC___d1145 =
	     cpReq[9:6] != 4'hC && !wci_busy_1 && wci_respF_1$FULL_N &&
	     !dispatched ;
  assign NOT_cpReq_43_BIT_36_046_054_AND_NOT_wci_busy_1_ETC___d1121 =
	     !cpReq[36] && !wci_busy_1 && wci_respF_1$FULL_N && !dispatched ;
  assign NOT_cpReq_43_BIT_36_046_054_AND_NOT_wci_busy_3_ETC___d1055 =
	     !cpReq[36] && !wci_busy && wci_respF$FULL_N && !dispatched ;
  assign NOT_wci_busy_1_76_95_AND_wci_wReset_n_1_56_OR__ETC___d1103 =
	     !wci_busy_1 && (wci_wReset_n_1 || wci_respF_1$FULL_N) &&
	     !dispatched ;
  assign NOT_wci_busy_36_88_AND_wci_wReset_n_16_OR_wci__ETC___d1027 =
	     !wci_busy && (wci_wReset_n || wci_respF$FULL_N) && !dispatched ;
  assign _281474976710656_MINUS_timeServ_delSecond_BITS__ETC__q2 =
	     _281474976710656_MINUS_timeServ_delSecond__q1[49:28] ;
  assign _281474976710656_MINUS_timeServ_delSecond__q1 =
	     50'h1000000000000 - timeServ_delSecond ;
  assign _theResult_____1__h19479 =
	     (cpReq[61:60] == 2'd2) ? wn___1__h20268 : wn__h19478 ;
  assign _theResult_____1__h19497 =
	     (cpReq[37:36] == 2'd2) ? wn___1__h20268 : wn__h19478 ;
  assign bAddr__h31207 = { cpReqF$D_OUT[57:36], 2'b0 } ;
  assign bAddr__h31755 = { cpReqF$D_OUT[25:4], 2'b0 } ;
  assign cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_OR_cpReq_4_ETC___d735 =
	     (cpReq[11:4] == 8'h30 || cpReq[11:4] == 8'h34 ||
	      cpReq[11:4] == 8'h38 ||
	      cpReq[11:4] == 8'h3C ||
	      cpReq[11:4] == 8'h40 ||
	      cpReq[11:4] == 8'h44 ||
	      cpReq[11:4] == 8'h48) &&
	     adminResp2F$FULL_N &&
	     !dispatched ;
  assign cpReq_43_BITS_11_TO_4_46_ULT_0x30___d618 = cpReq[11:4] < 8'h30 ;
  assign cpReq_43_BITS_11_TO_4_46_ULT_0xC0___d697 = cpReq[11:4] < 8'hC0 ;
  assign cpReq_43_BITS_27_TO_4_16_ULT_0x1000___d955 =
	     cpReq[27:4] < 24'h001000 ;
  assign cpReq_43_BITS_27_TO_4_16_ULT_0x100___d617 =
	     cpReq[27:4] < 24'h000100 ;
  assign cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_AND_NOT_wci__ETC___d1075 =
	     cpReq[9:6] == 4'hC && !wci_busy && wci_respF$FULL_N &&
	     !dispatched ;
  assign cpReq_43_BITS_9_TO_6_02_EQ_0xC_28_AND_NOT_wci__ETC___d1140 =
	     cpReq[9:6] == 4'hC && !wci_busy_1 && wci_respF_1$FULL_N &&
	     !dispatched ;
  assign cpReq_43_BIT_36_046_AND_NOT_wci_busy_1_76_95_A_ETC___d1114 =
	     cpReq[36] && !wci_busy_1 && wci_respF_1$FULL_N && !dispatched ;
  assign cpReq_43_BIT_36_046_AND_NOT_wci_busy_36_88_AND_ETC___d1047 =
	     cpReq[36] && !wci_busy && wci_respF$FULL_N && !dispatched ;
  assign cpRespF_i_notFull__34_AND_wrkAct_409_EQ_0_410__ETC___d1433 =
	     cpRespF$FULL_N &&
	     (wrkAct == 4'd0 || wrkAct == 4'd1 || wrkAct == 4'd2 ||
	      wrkAct == 4'd3 ||
	      wrkAct == 4'd4 ||
	      wrkAct == 4'd5 ||
	      wrkAct == 4'd6 ||
	      IF_wrkAct_409_EQ_7_423_THEN_wci_respF_i_notEmp_ETC___d1545) ;
  assign cpStatus__h18623 = { 28'd0, rogueTLP } ;
  assign crr_data__h19285 =
	     adminRespF$D_OUT[32] ? adminRespF$D_OUT[31:0] : 32'hDEADC0DE ;
  assign rom_serverAdapter_cnt_29_PLUS_IF_rom_serverAda_ETC___d135 =
	     rom_serverAdapter_cnt +
	     (WILL_FIRE_RL_rom_serverAdapter_stageReadResponseAlways ?
		3'd1 :
		3'd0) +
	     (rom_serverAdapter_outData_deqCalled$whas ? 3'd7 : 3'd0) ;
  assign timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d61 =
	     timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD &&
	     (timeServ_refFromRise_3_ULE_199800000___d1518 ||
	      !timeServ_refFromRise_3_ULT_200200000___d1643) ||
	     timeServ_refFromRise > 28'd200200000 ;
  assign timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70 =
	     timeServ_ppsExtSync_d2 && !timeServ_ppsExtSyncD &&
	     !timeServ_refFromRise_3_ULE_199800000___d1518 &&
	     timeServ_refFromRise_3_ULT_200200000___d1643 &&
	     timeServ_ppsOK &&
	     !timeServ_disableServo$dD_OUT ;
  assign timeServ_refFromRise_3_ULE_199800000___d1518 =
	     timeServ_refFromRise <= 28'd199800000 ;
  assign timeServ_refFromRise_3_ULT_200200000___d1643 =
	     timeServ_refFromRise < 28'd200200000 ;
  assign toCount__h11870 = 32'd1 << wci_wTimeout ;
  assign toCount__h16254 = 32'd1 << wci_wTimeout_1 ;
  assign wciAddr__h21012 = { wci_pageWindow, cpReq[23:4] } ;
  assign wciAddr__h21080 = { wci_pageWindow_1, cpReq[23:4] } ;
  assign wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 =
	     wci_respTimr_1 < toCount__h16254 ;
  assign wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 =
	     wci_respTimr < toCount__h11870 ;
  assign wci_wReset_n_16_AND_NOT_wci_busy_36_88_AND_NOT_ETC___d1015 =
	     wci_wReset_n && !wci_busy && !wci_reqF_c_r && !dispatched ;
  assign wci_wReset_n_1_56_AND_NOT_wci_busy_1_76_95_AND_ETC___d1094 =
	     wci_wReset_n_1 && !wci_busy_1 && !wci_reqF_1_c_r && !dispatched ;
  assign wci_wciResponse_1_wget__63_BITS_33_TO_32_64_EQ_ETC___d392 =
	     wci_wciResponse_1$wget[33:32] == 2'd0 &&
	     !wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 &&
	     (wci_reqPend_1 == 2'd1 || wci_reqPend_1 == 2'd2 ||
	      wci_reqPend_1 == 2'd3) ;
  assign wci_wciResponse_wget__23_BITS_33_TO_32_24_EQ_0_ETC___d252 =
	     wci_wciResponse$wget[33:32] == 2'd0 &&
	     !wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 &&
	     (wci_reqPend == 2'd1 || wci_reqPend == 2'd2 ||
	      wci_reqPend == 2'd3) ;
  assign wn___1__h20268 = cpReq[27:24] - 4'd1 ;
  assign wn__h19478 = cpReq[23:20] - 4'd1 ;
  assign x__h12029 = wci_respTimr + 32'd1 ;
  assign x__h16410 = wci_respTimr_1 + 32'd1 ;
  assign x__h24373 = { cpReq[8:6], 2'b0 } ;
  assign x__h3445 = { 2'b0, x_f__h4586 } ;
  assign x__h4160 =
	     { {28{_281474976710656_MINUS_timeServ_delSecond_BITS__ETC__q2[21]}},
	       _281474976710656_MINUS_timeServ_delSecond_BITS__ETC__q2 } ;
  assign x__h4388 = timeServ_fracSeconds + timeServ_fracInc ;
  assign x__h4453 = timeServ_refSecCount + 32'd1 ;
  assign x_addr__h24371 = { 27'd0, x__h24373 } ;
  assign x_data__h24936 = { wci_wReset_n, 26'd0, wci_wTimeout } ;
  assign x_data__h24942 =
	     wci_lastConfigAddr[32] ?
	       wci_lastConfigAddr[31:0] :
	       32'hFFFFFFFF ;
  assign x_data__h24989 = { wci_wReset_n_1, 26'd0, wci_wTimeout_1 } ;
  assign x_data__h24995 =
	     wci_lastConfigAddr_1[32] ?
	       wci_lastConfigAddr_1[31:0] :
	       32'hFFFFFFFF ;
  assign x_f__h4586 = { timeServ_setRefF$dD_OUT[31:0], 16'h0 } ;
  always@(cpReq or
	  wci_slvPresent_1 or
	  wci_slvPresent or
	  pciDevice or
	  wci_wStatus_1 or
	  wci_wStatus or
	  cpStatus__h18623 or scratch20 or scratch24 or cpControl)
  begin
    case (cpReq[11:4])
      8'h0:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      32'h4F70656E;
      8'h04:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      32'h43504900;
      8'h08:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      32'h00000001;
      8'h0C:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      32'd1338903437;
      8'h10:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      { 22'd0, wci_slvPresent_1, 1'd0, wci_slvPresent, 7'd0 };
      8'h14:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      { 16'd0, pciDevice };
      8'h18:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      { 22'd0,
		wci_wStatus_1[15:0] != 16'd0,
		1'd0,
		wci_wStatus[15:0] != 16'd0,
		7'd0 };
      8'h1C:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      cpStatus__h18623;
      8'h20:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      scratch20;
      8'h24:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      scratch24;
      8'h28:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
	      cpControl;
      default: IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1543 =
		   32'd0;
    endcase
  end
  always@(cpReq or
	  timeServ_ppsLostSticky or
	  timeServ_gpsInSticky or
	  timeServ_ppsInSticky or
	  timeServ_timeSetSticky or
	  timeServ_ppsOKCC$dD_OUT or
	  timeServ_ppsLostCC$dD_OUT or
	  timeServ_rollingPPSIn$dD_OUT or
	  timeServ_rplTimeControl or
	  timeServ_nowInCC$dD_OUT or
	  deltaTime or
	  timeServ_refPerPPS$dD_OUT or readCntReg or devDNAV$wget)
  begin
    case (cpReq[11:4])
      8'h30:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      { timeServ_ppsLostSticky,
		timeServ_gpsInSticky,
		timeServ_ppsInSticky,
		timeServ_timeSetSticky,
		timeServ_ppsOKCC$dD_OUT,
		timeServ_ppsLostCC$dD_OUT,
		18'h0,
		timeServ_rollingPPSIn$dD_OUT };
      8'h34:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      { 27'd0, timeServ_rplTimeControl };
      8'h38:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      timeServ_nowInCC$dD_OUT[63:32];
      8'h3C:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      timeServ_nowInCC$dD_OUT[31:0];
      8'h40:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      deltaTime[63:32];
      8'h44:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      deltaTime[31:0];
      8'h48:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      { 4'd0, timeServ_refPerPPS$dD_OUT };
      8'h4C:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      readCntReg;
      8'h50:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      devDNAV$wget[31:0];
      8'h54:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      devDNAV$wget[63:32];
      8'h7C:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 = 32'd2;
      8'h80:
	  IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
	      32'd268435464;
      default: IF_cpReq_43_BITS_11_TO_4_46_EQ_0x30_98_THEN_ti_ETC___d1544 =
		   32'd268566536;
    endcase
  end
  always@(cpReq or uuid_arg)
  begin
    case (cpReq[9:6])
      4'd0:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[511:480];
      4'd1:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[479:448];
      4'd2:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[447:416];
      4'd3:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[415:384];
      4'd4:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[383:352];
      4'd5:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[351:320];
      4'd6:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[319:288];
      4'd7:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[287:256];
      4'h8:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[255:224];
      4'h9:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[223:192];
      4'hA:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[191:160];
      4'd11:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[159:128];
      4'hC:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[127:96];
      4'd13:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[95:64];
      4'd14:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[63:32];
      4'd15:
	  CASE_cpReq_BITS_9_TO_6_uuid_arg_BITS_31_TO_0_0_ETC__q3 =
	      uuid_arg[31:0];
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (!RST_N)
      begin
        cpControl <= `BSV_ASSIGNMENT_DELAY 32'd0;
	cpReq <= `BSV_ASSIGNMENT_DELAY 65'h02AAAAAAAAAAAAAAA;
	deltaTime <= `BSV_ASSIGNMENT_DELAY 64'd0;
	dispatched <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dna_cnt <= `BSV_ASSIGNMENT_DELAY 7'd0;
	dna_rdReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dna_shftReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dna_sr <= `BSV_ASSIGNMENT_DELAY 57'd0;
	readCntReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rogueTLP <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rom_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY 3'd0;
	rom_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	scratch20 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	scratch24 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	timeServ_gpsInSticky <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_ppsInSticky <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_ppsLostSticky <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_rplTimeControl <= `BSV_ASSIGNMENT_DELAY 5'd0;
	timeServ_timeSetSticky <= `BSV_ASSIGNMENT_DELAY 1'd0;
	warmResetP <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_busy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_busy_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_lastConfigAddr <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	wci_lastConfigAddr_1 <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	wci_lastConfigBE <= `BSV_ASSIGNMENT_DELAY 5'd10;
	wci_lastConfigBE_1 <= `BSV_ASSIGNMENT_DELAY 5'd10;
	wci_lastControlOp <= `BSV_ASSIGNMENT_DELAY 4'd2;
	wci_lastControlOp_1 <= `BSV_ASSIGNMENT_DELAY 4'd2;
	wci_lastOpWrite <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wci_lastOpWrite_1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wci_mFlagReg <= `BSV_ASSIGNMENT_DELAY 2'b10;
	wci_mFlagReg_1 <= `BSV_ASSIGNMENT_DELAY 2'b10;
	wci_pageWindow <= `BSV_ASSIGNMENT_DELAY 12'd0;
	wci_pageWindow_1 <= `BSV_ASSIGNMENT_DELAY 12'd0;
	wci_reqERR <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_reqERR_1 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_reqFAIL <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_reqFAIL_1 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_reqF_1_c_r <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_reqF_1_q_0 <= `BSV_ASSIGNMENT_DELAY 72'h0000000000AAAAAAAA;
	wci_reqF_c_r <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_reqF_q_0 <= `BSV_ASSIGNMENT_DELAY 72'h0000000000AAAAAAAA;
	wci_reqPend <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wci_reqPend_1 <= `BSV_ASSIGNMENT_DELAY 2'd0;
	wci_reqTO <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_reqTO_1 <= `BSV_ASSIGNMENT_DELAY 3'd0;
	wci_respTimr <= `BSV_ASSIGNMENT_DELAY 32'd0;
	wci_respTimrAct <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_respTimrAct_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_respTimr_1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	wci_sThreadBusy_d <= `BSV_ASSIGNMENT_DELAY 1'd1;
	wci_sThreadBusy_d_1 <= `BSV_ASSIGNMENT_DELAY 1'd1;
	wci_sfCap <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_sfCapClear <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_sfCapClear_1_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_sfCapSet <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_sfCapSet_1_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_sfCap_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_slvPresent <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_slvPresent_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wReset_n <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wReset_n_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	wci_wTimeout <= `BSV_ASSIGNMENT_DELAY 5'h04;
	wci_wTimeout_1 <= `BSV_ASSIGNMENT_DELAY 5'h04;
	wrkAct <= `BSV_ASSIGNMENT_DELAY 4'd0;
      end
    else
      begin
        if (cpControl$EN) cpControl <= `BSV_ASSIGNMENT_DELAY cpControl$D_IN;
	if (cpReq$EN) cpReq <= `BSV_ASSIGNMENT_DELAY cpReq$D_IN;
	if (deltaTime$EN) deltaTime <= `BSV_ASSIGNMENT_DELAY deltaTime$D_IN;
	if (dispatched$EN)
	  dispatched <= `BSV_ASSIGNMENT_DELAY dispatched$D_IN;
	if (dna_cnt$EN) dna_cnt <= `BSV_ASSIGNMENT_DELAY dna_cnt$D_IN;
	if (dna_rdReg$EN) dna_rdReg <= `BSV_ASSIGNMENT_DELAY dna_rdReg$D_IN;
	if (dna_shftReg$EN)
	  dna_shftReg <= `BSV_ASSIGNMENT_DELAY dna_shftReg$D_IN;
	if (dna_sr$EN) dna_sr <= `BSV_ASSIGNMENT_DELAY dna_sr$D_IN;
	if (readCntReg$EN)
	  readCntReg <= `BSV_ASSIGNMENT_DELAY readCntReg$D_IN;
	if (rogueTLP$EN) rogueTLP <= `BSV_ASSIGNMENT_DELAY rogueTLP$D_IN;
	if (rom_serverAdapter_cnt$EN)
	  rom_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      rom_serverAdapter_cnt$D_IN;
	if (rom_serverAdapter_s1$EN)
	  rom_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      rom_serverAdapter_s1$D_IN;
	if (scratch20$EN) scratch20 <= `BSV_ASSIGNMENT_DELAY scratch20$D_IN;
	if (scratch24$EN) scratch24 <= `BSV_ASSIGNMENT_DELAY scratch24$D_IN;
	if (timeServ_gpsInSticky$EN)
	  timeServ_gpsInSticky <= `BSV_ASSIGNMENT_DELAY
	      timeServ_gpsInSticky$D_IN;
	if (timeServ_ppsInSticky$EN)
	  timeServ_ppsInSticky <= `BSV_ASSIGNMENT_DELAY
	      timeServ_ppsInSticky$D_IN;
	if (timeServ_ppsLostSticky$EN)
	  timeServ_ppsLostSticky <= `BSV_ASSIGNMENT_DELAY
	      timeServ_ppsLostSticky$D_IN;
	if (timeServ_rplTimeControl$EN)
	  timeServ_rplTimeControl <= `BSV_ASSIGNMENT_DELAY
	      timeServ_rplTimeControl$D_IN;
	if (timeServ_timeSetSticky$EN)
	  timeServ_timeSetSticky <= `BSV_ASSIGNMENT_DELAY
	      timeServ_timeSetSticky$D_IN;
	if (warmResetP$EN)
	  warmResetP <= `BSV_ASSIGNMENT_DELAY warmResetP$D_IN;
	if (wci_busy$EN) wci_busy <= `BSV_ASSIGNMENT_DELAY wci_busy$D_IN;
	if (wci_busy_1$EN)
	  wci_busy_1 <= `BSV_ASSIGNMENT_DELAY wci_busy_1$D_IN;
	if (wci_lastConfigAddr$EN)
	  wci_lastConfigAddr <= `BSV_ASSIGNMENT_DELAY wci_lastConfigAddr$D_IN;
	if (wci_lastConfigAddr_1$EN)
	  wci_lastConfigAddr_1 <= `BSV_ASSIGNMENT_DELAY
	      wci_lastConfigAddr_1$D_IN;
	if (wci_lastConfigBE$EN)
	  wci_lastConfigBE <= `BSV_ASSIGNMENT_DELAY wci_lastConfigBE$D_IN;
	if (wci_lastConfigBE_1$EN)
	  wci_lastConfigBE_1 <= `BSV_ASSIGNMENT_DELAY wci_lastConfigBE_1$D_IN;
	if (wci_lastControlOp$EN)
	  wci_lastControlOp <= `BSV_ASSIGNMENT_DELAY wci_lastControlOp$D_IN;
	if (wci_lastControlOp_1$EN)
	  wci_lastControlOp_1 <= `BSV_ASSIGNMENT_DELAY
	      wci_lastControlOp_1$D_IN;
	if (wci_lastOpWrite$EN)
	  wci_lastOpWrite <= `BSV_ASSIGNMENT_DELAY wci_lastOpWrite$D_IN;
	if (wci_lastOpWrite_1$EN)
	  wci_lastOpWrite_1 <= `BSV_ASSIGNMENT_DELAY wci_lastOpWrite_1$D_IN;
	if (wci_mFlagReg$EN)
	  wci_mFlagReg <= `BSV_ASSIGNMENT_DELAY wci_mFlagReg$D_IN;
	if (wci_mFlagReg_1$EN)
	  wci_mFlagReg_1 <= `BSV_ASSIGNMENT_DELAY wci_mFlagReg_1$D_IN;
	if (wci_pageWindow$EN)
	  wci_pageWindow <= `BSV_ASSIGNMENT_DELAY wci_pageWindow$D_IN;
	if (wci_pageWindow_1$EN)
	  wci_pageWindow_1 <= `BSV_ASSIGNMENT_DELAY wci_pageWindow_1$D_IN;
	if (wci_reqERR$EN)
	  wci_reqERR <= `BSV_ASSIGNMENT_DELAY wci_reqERR$D_IN;
	if (wci_reqERR_1$EN)
	  wci_reqERR_1 <= `BSV_ASSIGNMENT_DELAY wci_reqERR_1$D_IN;
	if (wci_reqFAIL$EN)
	  wci_reqFAIL <= `BSV_ASSIGNMENT_DELAY wci_reqFAIL$D_IN;
	if (wci_reqFAIL_1$EN)
	  wci_reqFAIL_1 <= `BSV_ASSIGNMENT_DELAY wci_reqFAIL_1$D_IN;
	if (wci_reqF_1_c_r$EN)
	  wci_reqF_1_c_r <= `BSV_ASSIGNMENT_DELAY wci_reqF_1_c_r$D_IN;
	if (wci_reqF_1_q_0$EN)
	  wci_reqF_1_q_0 <= `BSV_ASSIGNMENT_DELAY wci_reqF_1_q_0$D_IN;
	if (wci_reqF_c_r$EN)
	  wci_reqF_c_r <= `BSV_ASSIGNMENT_DELAY wci_reqF_c_r$D_IN;
	if (wci_reqF_q_0$EN)
	  wci_reqF_q_0 <= `BSV_ASSIGNMENT_DELAY wci_reqF_q_0$D_IN;
	if (wci_reqPend$EN)
	  wci_reqPend <= `BSV_ASSIGNMENT_DELAY wci_reqPend$D_IN;
	if (wci_reqPend_1$EN)
	  wci_reqPend_1 <= `BSV_ASSIGNMENT_DELAY wci_reqPend_1$D_IN;
	if (wci_reqTO$EN) wci_reqTO <= `BSV_ASSIGNMENT_DELAY wci_reqTO$D_IN;
	if (wci_reqTO_1$EN)
	  wci_reqTO_1 <= `BSV_ASSIGNMENT_DELAY wci_reqTO_1$D_IN;
	if (wci_respTimr$EN)
	  wci_respTimr <= `BSV_ASSIGNMENT_DELAY wci_respTimr$D_IN;
	if (wci_respTimrAct$EN)
	  wci_respTimrAct <= `BSV_ASSIGNMENT_DELAY wci_respTimrAct$D_IN;
	if (wci_respTimrAct_1$EN)
	  wci_respTimrAct_1 <= `BSV_ASSIGNMENT_DELAY wci_respTimrAct_1$D_IN;
	if (wci_respTimr_1$EN)
	  wci_respTimr_1 <= `BSV_ASSIGNMENT_DELAY wci_respTimr_1$D_IN;
	if (wci_sThreadBusy_d$EN)
	  wci_sThreadBusy_d <= `BSV_ASSIGNMENT_DELAY wci_sThreadBusy_d$D_IN;
	if (wci_sThreadBusy_d_1$EN)
	  wci_sThreadBusy_d_1 <= `BSV_ASSIGNMENT_DELAY
	      wci_sThreadBusy_d_1$D_IN;
	if (wci_sfCap$EN) wci_sfCap <= `BSV_ASSIGNMENT_DELAY wci_sfCap$D_IN;
	if (wci_sfCapClear$EN)
	  wci_sfCapClear <= `BSV_ASSIGNMENT_DELAY wci_sfCapClear$D_IN;
	if (wci_sfCapClear_1_1$EN)
	  wci_sfCapClear_1_1 <= `BSV_ASSIGNMENT_DELAY wci_sfCapClear_1_1$D_IN;
	if (wci_sfCapSet$EN)
	  wci_sfCapSet <= `BSV_ASSIGNMENT_DELAY wci_sfCapSet$D_IN;
	if (wci_sfCapSet_1_1$EN)
	  wci_sfCapSet_1_1 <= `BSV_ASSIGNMENT_DELAY wci_sfCapSet_1_1$D_IN;
	if (wci_sfCap_1$EN)
	  wci_sfCap_1 <= `BSV_ASSIGNMENT_DELAY wci_sfCap_1$D_IN;
	if (wci_slvPresent$EN)
	  wci_slvPresent <= `BSV_ASSIGNMENT_DELAY wci_slvPresent$D_IN;
	if (wci_slvPresent_1$EN)
	  wci_slvPresent_1 <= `BSV_ASSIGNMENT_DELAY wci_slvPresent_1$D_IN;
	if (wci_wReset_n$EN)
	  wci_wReset_n <= `BSV_ASSIGNMENT_DELAY wci_wReset_n$D_IN;
	if (wci_wReset_n_1$EN)
	  wci_wReset_n_1 <= `BSV_ASSIGNMENT_DELAY wci_wReset_n_1$D_IN;
	if (wci_wTimeout$EN)
	  wci_wTimeout <= `BSV_ASSIGNMENT_DELAY wci_wTimeout$D_IN;
	if (wci_wTimeout_1$EN)
	  wci_wTimeout_1 <= `BSV_ASSIGNMENT_DELAY wci_wTimeout_1$D_IN;
	if (wrkAct$EN) wrkAct <= `BSV_ASSIGNMENT_DELAY wrkAct$D_IN;
      end
    if (seqTag$EN) seqTag <= `BSV_ASSIGNMENT_DELAY seqTag$D_IN;
    if (switch_d$EN) switch_d <= `BSV_ASSIGNMENT_DELAY switch_d$D_IN;
    if (td$EN) td <= `BSV_ASSIGNMENT_DELAY td$D_IN;
    if (wci_wStatus$EN) wci_wStatus <= `BSV_ASSIGNMENT_DELAY wci_wStatus$D_IN;
    if (wci_wStatus_1$EN)
      wci_wStatus_1 <= `BSV_ASSIGNMENT_DELAY wci_wStatus_1$D_IN;
  end

  always@(posedge CLK_time_clk)
  begin
    if (!RST_N_time_rst)
      begin
        timeServ_delSec <= `BSV_ASSIGNMENT_DELAY 2'd0;
	timeServ_delSecond <= `BSV_ASSIGNMENT_DELAY 50'h1000000000000;
	timeServ_fracInc <= `BSV_ASSIGNMENT_DELAY 50'd1407374;
	timeServ_fracSeconds <= `BSV_ASSIGNMENT_DELAY 50'd0;
	timeServ_jamFrac <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_jamFracVal <= `BSV_ASSIGNMENT_DELAY 50'd0;
	timeServ_lastSecond <= `BSV_ASSIGNMENT_DELAY 50'd0;
	timeServ_now <= `BSV_ASSIGNMENT_DELAY 64'd0;
	timeServ_ppsDrive <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_ppsEdgeCount <= `BSV_ASSIGNMENT_DELAY 8'd0;
	timeServ_ppsExtCapture <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_ppsExtSyncD <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_ppsExtSync_d1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_ppsExtSync_d2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_ppsLost <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_ppsOK <= `BSV_ASSIGNMENT_DELAY 1'd0;
	timeServ_refFreeCount <= `BSV_ASSIGNMENT_DELAY 28'd0;
	timeServ_refFreeSamp <= `BSV_ASSIGNMENT_DELAY 28'd0;
	timeServ_refFreeSpan <= `BSV_ASSIGNMENT_DELAY 28'd0;
	timeServ_refFromRise <= `BSV_ASSIGNMENT_DELAY 28'd0;
	timeServ_refPerCount <= `BSV_ASSIGNMENT_DELAY 28'd0;
	timeServ_refSecCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	timeServ_xo2 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (timeServ_delSec$EN)
	  timeServ_delSec <= `BSV_ASSIGNMENT_DELAY timeServ_delSec$D_IN;
	if (timeServ_delSecond$EN)
	  timeServ_delSecond <= `BSV_ASSIGNMENT_DELAY timeServ_delSecond$D_IN;
	if (timeServ_fracInc$EN)
	  timeServ_fracInc <= `BSV_ASSIGNMENT_DELAY timeServ_fracInc$D_IN;
	if (timeServ_fracSeconds$EN)
	  timeServ_fracSeconds <= `BSV_ASSIGNMENT_DELAY
	      timeServ_fracSeconds$D_IN;
	if (timeServ_jamFrac$EN)
	  timeServ_jamFrac <= `BSV_ASSIGNMENT_DELAY timeServ_jamFrac$D_IN;
	if (timeServ_jamFracVal$EN)
	  timeServ_jamFracVal <= `BSV_ASSIGNMENT_DELAY
	      timeServ_jamFracVal$D_IN;
	if (timeServ_lastSecond$EN)
	  timeServ_lastSecond <= `BSV_ASSIGNMENT_DELAY
	      timeServ_lastSecond$D_IN;
	if (timeServ_now$EN)
	  timeServ_now <= `BSV_ASSIGNMENT_DELAY timeServ_now$D_IN;
	if (timeServ_ppsDrive$EN)
	  timeServ_ppsDrive <= `BSV_ASSIGNMENT_DELAY timeServ_ppsDrive$D_IN;
	if (timeServ_ppsEdgeCount$EN)
	  timeServ_ppsEdgeCount <= `BSV_ASSIGNMENT_DELAY
	      timeServ_ppsEdgeCount$D_IN;
	if (timeServ_ppsExtCapture$EN)
	  timeServ_ppsExtCapture <= `BSV_ASSIGNMENT_DELAY
	      timeServ_ppsExtCapture$D_IN;
	if (timeServ_ppsExtSyncD$EN)
	  timeServ_ppsExtSyncD <= `BSV_ASSIGNMENT_DELAY
	      timeServ_ppsExtSyncD$D_IN;
	if (timeServ_ppsExtSync_d1$EN)
	  timeServ_ppsExtSync_d1 <= `BSV_ASSIGNMENT_DELAY
	      timeServ_ppsExtSync_d1$D_IN;
	if (timeServ_ppsExtSync_d2$EN)
	  timeServ_ppsExtSync_d2 <= `BSV_ASSIGNMENT_DELAY
	      timeServ_ppsExtSync_d2$D_IN;
	if (timeServ_ppsLost$EN)
	  timeServ_ppsLost <= `BSV_ASSIGNMENT_DELAY timeServ_ppsLost$D_IN;
	if (timeServ_ppsOK$EN)
	  timeServ_ppsOK <= `BSV_ASSIGNMENT_DELAY timeServ_ppsOK$D_IN;
	if (timeServ_refFreeCount$EN)
	  timeServ_refFreeCount <= `BSV_ASSIGNMENT_DELAY
	      timeServ_refFreeCount$D_IN;
	if (timeServ_refFreeSamp$EN)
	  timeServ_refFreeSamp <= `BSV_ASSIGNMENT_DELAY
	      timeServ_refFreeSamp$D_IN;
	if (timeServ_refFreeSpan$EN)
	  timeServ_refFreeSpan <= `BSV_ASSIGNMENT_DELAY
	      timeServ_refFreeSpan$D_IN;
	if (timeServ_refFromRise$EN)
	  timeServ_refFromRise <= `BSV_ASSIGNMENT_DELAY
	      timeServ_refFromRise$D_IN;
	if (timeServ_refPerCount$EN)
	  timeServ_refPerCount <= `BSV_ASSIGNMENT_DELAY
	      timeServ_refPerCount$D_IN;
	if (timeServ_refSecCount$EN)
	  timeServ_refSecCount <= `BSV_ASSIGNMENT_DELAY
	      timeServ_refSecCount$D_IN;
	if (timeServ_xo2$EN)
	  timeServ_xo2 <= `BSV_ASSIGNMENT_DELAY timeServ_xo2$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cpControl = 32'hAAAAAAAA;
    cpReq = 65'h0AAAAAAAAAAAAAAAA;
    deltaTime = 64'hAAAAAAAAAAAAAAAA;
    dispatched = 1'h0;
    dna_cnt = 7'h2A;
    dna_rdReg = 1'h0;
    dna_shftReg = 1'h0;
    dna_sr = 57'h0AAAAAAAAAAAAAA;
    readCntReg = 32'hAAAAAAAA;
    rogueTLP = 4'hA;
    rom_serverAdapter_cnt = 3'h2;
    rom_serverAdapter_s1 = 2'h2;
    scratch20 = 32'hAAAAAAAA;
    scratch24 = 32'hAAAAAAAA;
    seqTag = 8'hAA;
    switch_d = 3'h2;
    td = 32'hAAAAAAAA;
    timeServ_delSec = 2'h2;
    timeServ_delSecond = 50'h2AAAAAAAAAAAA;
    timeServ_fracInc = 50'h2AAAAAAAAAAAA;
    timeServ_fracSeconds = 50'h2AAAAAAAAAAAA;
    timeServ_gpsInSticky = 1'h0;
    timeServ_jamFrac = 1'h0;
    timeServ_jamFracVal = 50'h2AAAAAAAAAAAA;
    timeServ_lastSecond = 50'h2AAAAAAAAAAAA;
    timeServ_now = 64'hAAAAAAAAAAAAAAAA;
    timeServ_ppsDrive = 1'h0;
    timeServ_ppsEdgeCount = 8'hAA;
    timeServ_ppsExtCapture = 1'h0;
    timeServ_ppsExtSyncD = 1'h0;
    timeServ_ppsExtSync_d1 = 1'h0;
    timeServ_ppsExtSync_d2 = 1'h0;
    timeServ_ppsInSticky = 1'h0;
    timeServ_ppsLost = 1'h0;
    timeServ_ppsLostSticky = 1'h0;
    timeServ_ppsOK = 1'h0;
    timeServ_refFreeCount = 28'hAAAAAAA;
    timeServ_refFreeSamp = 28'hAAAAAAA;
    timeServ_refFreeSpan = 28'hAAAAAAA;
    timeServ_refFromRise = 28'hAAAAAAA;
    timeServ_refPerCount = 28'hAAAAAAA;
    timeServ_refSecCount = 32'hAAAAAAAA;
    timeServ_rplTimeControl = 5'h0A;
    timeServ_timeSetSticky = 1'h0;
    timeServ_xo2 = 1'h0;
    warmResetP = 1'h0;
    wci_busy = 1'h0;
    wci_busy_1 = 1'h0;
    wci_lastConfigAddr = 33'h0AAAAAAAA;
    wci_lastConfigAddr_1 = 33'h0AAAAAAAA;
    wci_lastConfigBE = 5'h0A;
    wci_lastConfigBE_1 = 5'h0A;
    wci_lastControlOp = 4'hA;
    wci_lastControlOp_1 = 4'hA;
    wci_lastOpWrite = 2'h2;
    wci_lastOpWrite_1 = 2'h2;
    wci_mFlagReg = 2'h2;
    wci_mFlagReg_1 = 2'h2;
    wci_pageWindow = 12'hAAA;
    wci_pageWindow_1 = 12'hAAA;
    wci_reqERR = 3'h2;
    wci_reqERR_1 = 3'h2;
    wci_reqFAIL = 3'h2;
    wci_reqFAIL_1 = 3'h2;
    wci_reqF_1_c_r = 1'h0;
    wci_reqF_1_q_0 = 72'hAAAAAAAAAAAAAAAAAA;
    wci_reqF_c_r = 1'h0;
    wci_reqF_q_0 = 72'hAAAAAAAAAAAAAAAAAA;
    wci_reqPend = 2'h2;
    wci_reqPend_1 = 2'h2;
    wci_reqTO = 3'h2;
    wci_reqTO_1 = 3'h2;
    wci_respTimr = 32'hAAAAAAAA;
    wci_respTimrAct = 1'h0;
    wci_respTimrAct_1 = 1'h0;
    wci_respTimr_1 = 32'hAAAAAAAA;
    wci_sThreadBusy_d = 1'h0;
    wci_sThreadBusy_d_1 = 1'h0;
    wci_sfCap = 1'h0;
    wci_sfCapClear = 1'h0;
    wci_sfCapClear_1_1 = 1'h0;
    wci_sfCapSet = 1'h0;
    wci_sfCapSet_1_1 = 1'h0;
    wci_sfCap_1 = 1'h0;
    wci_slvPresent = 1'h0;
    wci_slvPresent_1 = 1'h0;
    wci_wReset_n = 1'h0;
    wci_wReset_n_1 = 1'h0;
    wci_wStatus = 32'hAAAAAAAA;
    wci_wStatus_1 = 32'hAAAAAAAA;
    wci_wTimeout = 5'h0A;
    wci_wTimeout_1 = 5'h0A;
    wrkAct = 4'hA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_F)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T)
	begin
	  v__h21239 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T)
	$display("[%0d]: %m: WORKER CONTROL ARM...", v__h21239);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_F_F)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_F)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T)
	begin
	  v__h21898 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T)
	$display("[%0d]: %m: WORKER CONTROL ARM...", v__h21898);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_F_F)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F)
	begin
	  v__h23888 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F)
	$display("[%0d]: %m: WORKER CONTROL ARM...", v__h23888);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F)
	begin
	  v__h23961 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F)
	$display("[%0d]: %m: WORKER CONTROL ARM...", v__h23961);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_F)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (rom_serverAdapter_s1[1] && !rom_serverAdapter_outDataCore$FULL_N)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_F)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_F)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_T_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_T_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_F_T_F_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T)
	begin
	  v__h23888 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T)
	$display("[%0d]: %m: WORKER CONTROL ARM...", v__h23888);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_F)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_F)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_T_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_T_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T)
	begin
	  v__h25535 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_T_F_F_T_F_T)
	$display("[%0d]: %m: reqWorker WRITE-POSTED   Worker:%0d sp:%x Addr:%0x Data:%0x BE:%0x",
		 v__h25535,
		 _theResult_____1__h19479,
		 cpReq[61:60],
		 cpReq[27:4],
		 cpReq[59:28],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T)
	begin
	  v__h23961 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T)
	$display("[%0d]: %m: WORKER CONTROL ARM...", v__h23961);
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T)
	begin
	  v__h25588 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T)
	$display("[%0d]: %m: reqWorker READ-REQUESTED Worker:%0d sp:%x Addr:%0x BE:%0x",
		 v__h25588,
		 _theResult_____1__h19497,
		 cpReq[37:36],
		 cpReq[27:4],
		 cpReq[3:0]);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd0 &&
	  !wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 &&
	  wci_reqPend == 2'd1)
	begin
	  v__h12162 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd0 &&
	  !wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 &&
	  wci_reqPend == 2'd1)
	$display("[%0d]: %m: WORKER CONFIG-WRITE TIMEOUT", v__h12162);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd0 &&
	  !wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 &&
	  wci_reqPend == 2'd2)
	begin
	  v__h12252 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd0 &&
	  !wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 &&
	  wci_reqPend == 2'd2)
	$display("[%0d]: %m: WORKER CONFIG-READ  TIMEOUT", v__h12252);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd0 &&
	  !wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 &&
	  wci_reqPend == 2'd3)
	begin
	  v__h12341 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd0 &&
	  !wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d1644 &&
	  wci_reqPend == 2'd3)
	$display("[%0d]: %m: WORKER CONTROL-OP   TIMEOUT", v__h12341);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd2 &&
	  wci_reqPend == 2'd1)
	begin
	  v__h12565 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd2 &&
	  wci_reqPend == 2'd1)
	$display("[%0d]: %m: WORKER CONFIG-WRITE RESPONSE-FAIL", v__h12565);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd2 &&
	  wci_reqPend == 2'd2)
	begin
	  v__h12655 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd2 &&
	  wci_reqPend == 2'd2)
	$display("[%0d]: %m: WORKER CONFIG-READ  RESPONSE-FAIL", v__h12655);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd2 &&
	  wci_reqPend == 2'd3)
	begin
	  v__h12744 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd2 &&
	  wci_reqPend == 2'd3)
	$display("[%0d]: %m: WORKER CONTROL-OP   RESPONSE-FAIL", v__h12744);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd3 &&
	  wci_reqPend == 2'd1)
	begin
	  v__h12973 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd3 &&
	  wci_reqPend == 2'd1)
	$display("[%0d]: %m: WORKER CONFIG-WRITE RESPONSE-ERR", v__h12973);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd3 &&
	  wci_reqPend == 2'd2)
	begin
	  v__h13063 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd3 &&
	  wci_reqPend == 2'd2)
	$display("[%0d]: %m: WORKER CONFIG-READ  RESPONSE-ERR", v__h13063);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd3 &&
	  wci_reqPend == 2'd3)
	begin
	  v__h13152 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy && wci_wciResponse$wget[33:32] == 2'd3 &&
	  wci_reqPend == 2'd3)
	$display("[%0d]: %m: WORKER CONTROL-OP   RESPONSE-ERR", v__h13152);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd0 &&
	  !wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 &&
	  wci_reqPend_1 == 2'd1)
	begin
	  v__h16540 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd0 &&
	  !wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 &&
	  wci_reqPend_1 == 2'd1)
	$display("[%0d]: %m: WORKER CONFIG-WRITE TIMEOUT", v__h16540);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd0 &&
	  !wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 &&
	  wci_reqPend_1 == 2'd2)
	begin
	  v__h16630 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd0 &&
	  !wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 &&
	  wci_reqPend_1 == 2'd2)
	$display("[%0d]: %m: WORKER CONFIG-READ  TIMEOUT", v__h16630);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd0 &&
	  !wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 &&
	  wci_reqPend_1 == 2'd3)
	begin
	  v__h16719 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd0 &&
	  !wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d1645 &&
	  wci_reqPend_1 == 2'd3)
	$display("[%0d]: %m: WORKER CONTROL-OP   TIMEOUT", v__h16719);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd2 &&
	  wci_reqPend_1 == 2'd1)
	begin
	  v__h16943 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd2 &&
	  wci_reqPend_1 == 2'd1)
	$display("[%0d]: %m: WORKER CONFIG-WRITE RESPONSE-FAIL", v__h16943);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd2 &&
	  wci_reqPend_1 == 2'd2)
	begin
	  v__h17033 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd2 &&
	  wci_reqPend_1 == 2'd2)
	$display("[%0d]: %m: WORKER CONFIG-READ  RESPONSE-FAIL", v__h17033);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd2 &&
	  wci_reqPend_1 == 2'd3)
	begin
	  v__h17122 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd2 &&
	  wci_reqPend_1 == 2'd3)
	$display("[%0d]: %m: WORKER CONTROL-OP   RESPONSE-FAIL", v__h17122);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd3 &&
	  wci_reqPend_1 == 2'd1)
	begin
	  v__h17351 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd3 &&
	  wci_reqPend_1 == 2'd1)
	$display("[%0d]: %m: WORKER CONFIG-WRITE RESPONSE-ERR", v__h17351);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd3 &&
	  wci_reqPend_1 == 2'd2)
	begin
	  v__h17441 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd3 &&
	  wci_reqPend_1 == 2'd2)
	$display("[%0d]: %m: WORKER CONFIG-READ  RESPONSE-ERR", v__h17441);
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd3 &&
	  wci_reqPend_1 == 2'd3)
	begin
	  v__h17530 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_wci_wrkBusy_1 &&
	  wci_wciResponse_1$wget[33:32] == 2'd3 &&
	  wci_reqPend_1 == 2'd3)
	$display("[%0d]: %m: WORKER CONTROL-OP   RESPONSE-ERR", v__h17530);
  end
  // synopsys translate_on
endmodule  // mkOCCP

