{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430914181002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430914181004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  6 07:09:40 2015 " "Processing started: Wed May  6 07:09:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430914181004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430914181004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_3_Both_Buffers -c Example_3_Both_Buffers" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430914181004 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430914181494 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(41) " "Verilog HDL information at keyboard.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430914181604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file Dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/TERASIC_CY7C67200/CY7C67200_IF.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/TERASIC_CY7C67200/CY7C67200_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "ip/TERASIC_CY7C67200/CY7C67200_IF.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/ip/TERASIC_CY7C67200/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/Video_System.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/Video_System.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System " "Found entity 1: Video_System" {  } { { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_irq_mapper " "Found entity 1: Video_System_irq_mapper" {  } { { "Video_System/synthesis/submodules/Video_System_irq_mapper.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0 " "Found entity 1: Video_System_mm_interconnect_0" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181654 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_mux " "Found entity 1: Video_System_mm_interconnect_0_rsp_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux_003 " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_rsp_demux " "Found entity 1: Video_System_mm_interconnect_0_rsp_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_003 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_mux " "Found entity 1: Video_System_mm_interconnect_0_cmd_mux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_cmd_demux " "Found entity 1: Video_System_mm_interconnect_0_cmd_demux" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181677 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181677 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181677 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181677 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181677 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181677 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181686 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181686 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181686 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181686 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181686 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Video_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_007_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_007_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181694 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_007 " "Found entity 2: Video_System_mm_interconnect_0_router_007" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_006_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_006_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181695 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_006 " "Found entity 2: Video_System_mm_interconnect_0_router_006" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_004_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181697 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_004 " "Found entity 2: Video_System_mm_interconnect_0_router_004" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181697 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181698 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_003_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181699 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_003 " "Found entity 2: Video_System_mm_interconnect_0_router_003" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_002_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181701 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_002 " "Found entity 2: Video_System_mm_interconnect_0_router_002" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_001_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_001_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181702 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router_001 " "Found entity 2: Video_System_mm_interconnect_0_router_001" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Video_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Video_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Video_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430914181704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_mm_interconnect_0_router_default_decode " "Found entity 1: Video_System_mm_interconnect_0_router_default_decode" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181704 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_mm_interconnect_0_router " "Found entity 2: Video_System_mm_interconnect_0_router" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Video_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_sdram_clk.v 4 4 " "Found 4 design units, including 4 entities, in source file Video_System/synthesis/submodules/Video_System_sdram_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_sdram_clk_dffpipe_l2c " "Found entity 1: Video_System_sdram_clk_dffpipe_l2c" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181718 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_sdram_clk_stdsync_sv6 " "Found entity 2: Video_System_sdram_clk_stdsync_sv6" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181718 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_sdram_clk_altpll_l942 " "Found entity 3: Video_System_sdram_clk_altpll_l942" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181718 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_sdram_clk " "Found entity 4: Video_System_sdram_clk" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_sdram_controller_0_input_efifo_module " "Found entity 1: Video_System_sdram_controller_0_input_efifo_module" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181721 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_sdram_controller_0 " "Found entity 2: Video_System_sdram_controller_0" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_keycode " "Found entity 1: Video_System_keycode" {  } { { "Video_System/synthesis/submodules/Video_System_keycode.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_video_pll_0 " "Found entity 1: Video_System_video_pll_0" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_VGA_Controller " "Found entity 1: Video_System_VGA_Controller" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181740 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1430914181743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Scaler " "Found entity 1: Video_System_Pixel_Scaler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_RGB_Resampler " "Found entity 1: Video_System_Pixel_RGB_Resampler" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer_DMA " "Found entity 1: Video_System_Pixel_Buffer_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Pixel_Buffer " "Found entity 1: Video_System_Pixel_Buffer" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Dual_Clock_FIFO " "Found entity 1: Video_System_Dual_Clock_FIFO" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Char_Buffer_with_DMA " "Found entity 1: Video_System_Char_Buffer_with_DMA" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_sysclk " "Found entity 1: Video_System_CPU_jtag_debug_module_sysclk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_test_bench " "Found entity 1: Video_System_CPU_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_wrapper " "Found entity 1: Video_System_CPU_jtag_debug_module_wrapper" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_jtag_debug_module_tck " "Found entity 1: Video_System_CPU_jtag_debug_module_tck" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU.v 21 21 " "Found 21 design units, including 21 entities, in source file Video_System/synthesis/submodules/Video_System_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_register_bank_a_module " "Found entity 1: Video_System_CPU_register_bank_a_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "2 Video_System_CPU_register_bank_b_module " "Found entity 2: Video_System_CPU_register_bank_b_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "3 Video_System_CPU_nios2_oci_debug " "Found entity 3: Video_System_CPU_nios2_oci_debug" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "4 Video_System_CPU_ociram_sp_ram_module " "Found entity 4: Video_System_CPU_ociram_sp_ram_module" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "5 Video_System_CPU_nios2_ocimem " "Found entity 5: Video_System_CPU_nios2_ocimem" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "6 Video_System_CPU_nios2_avalon_reg " "Found entity 6: Video_System_CPU_nios2_avalon_reg" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "7 Video_System_CPU_nios2_oci_break " "Found entity 7: Video_System_CPU_nios2_oci_break" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "8 Video_System_CPU_nios2_oci_xbrk " "Found entity 8: Video_System_CPU_nios2_oci_xbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "9 Video_System_CPU_nios2_oci_dbrk " "Found entity 9: Video_System_CPU_nios2_oci_dbrk" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "10 Video_System_CPU_nios2_oci_itrace " "Found entity 10: Video_System_CPU_nios2_oci_itrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "11 Video_System_CPU_nios2_oci_td_mode " "Found entity 11: Video_System_CPU_nios2_oci_td_mode" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "12 Video_System_CPU_nios2_oci_dtrace " "Found entity 12: Video_System_CPU_nios2_oci_dtrace" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "13 Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 13: Video_System_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "14 Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 14: Video_System_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "15 Video_System_CPU_nios2_oci_fifo_cnt_inc " "Found entity 15: Video_System_CPU_nios2_oci_fifo_cnt_inc" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "16 Video_System_CPU_nios2_oci_fifo " "Found entity 16: Video_System_CPU_nios2_oci_fifo" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "17 Video_System_CPU_nios2_oci_pib " "Found entity 17: Video_System_CPU_nios2_oci_pib" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "18 Video_System_CPU_nios2_oci_im " "Found entity 18: Video_System_CPU_nios2_oci_im" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "19 Video_System_CPU_nios2_performance_monitors " "Found entity 19: Video_System_CPU_nios2_performance_monitors" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "20 Video_System_CPU_nios2_oci " "Found entity 20: Video_System_CPU_nios2_oci" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""} { "Info" "ISGN_ENTITY_NAME" "21 Video_System_CPU " "Found entity 21: Video_System_CPU" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_CPU_oci_test_bench " "Found entity 1: Video_System_CPU_oci_test_bench" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Video_System/synthesis/submodules/Video_System_Alpha_Blender.v 1 1 " "Found 1 design units, including 1 entities, in source file Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_System_Alpha_Blender " "Found entity 1: Video_System_Alpha_Blender" {  } { { "Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Example_3_Both_Buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file Example_3_Both_Buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_3_Both_Buffers " "Found entity 1: Example_3_Both_Buffers" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914181794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914181794 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1605) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1605): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430914181807 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1607) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1607): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430914181807 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(1763) " "Verilog HDL or VHDL warning at Video_System_CPU.v(1763): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430914181807 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_CPU.v(2587) " "Verilog HDL or VHDL warning at Video_System_CPU.v(2587): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430914181811 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at Video_System_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430914181820 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at Video_System_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430914181820 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at Video_System_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430914181820 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Video_System_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at Video_System_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430914181822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Example_3_Both_Buffers " "Elaborating entity \"Example_3_Both_Buffers\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430914181988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Example_3_Both_Buffers.v(202) " "Verilog HDL assignment warning at Example_3_Both_Buffers.v(202): truncated value with size 8 to match size of target (1)" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914181991 "|Example_3_Both_Buffers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System Video_System:Char_Buffer_System " "Elaborating entity \"Video_System\" for hierarchy \"Video_System:Char_Buffer_System\"" {  } { { "Example_3_Both_Buffers.v" "Char_Buffer_System" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914181994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Alpha_Blender Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender " "Elaborating entity \"Video_System_Alpha_Blender\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender\"" {  } { { "Video_System/synthesis/Video_System.v" "alpha_blender" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Alpha_Blender:alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" "alpha_blender" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Alpha_Blender.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU Video_System:Char_Buffer_System\|Video_System_CPU:cpu " "Elaborating entity \"Video_System_CPU\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\"" {  } { { "Video_System/synthesis/Video_System.v" "cpu" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_test_bench Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench " "Elaborating entity \"Video_System_CPU_test_bench\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_test_bench:the_Video_System_CPU_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_test_bench" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_a_module Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a " "Elaborating entity \"Video_System_CPU_register_bank_a_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_a" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_a.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182137 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914182137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smg1 " "Found entity 1: altsyncram_smg1" {  } { { "db/altsyncram_smg1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_smg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_smg1 Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated " "Elaborating entity \"altsyncram_smg1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_a_module:Video_System_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_smg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_register_bank_b_module Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b " "Elaborating entity \"Video_System_CPU_register_bank_b_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_register_bank_b" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914182220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_rf_ram_b.mif " "Parameter \"init_file\" = \"Video_System_CPU_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182221 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914182221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tmg1 " "Found entity 1: altsyncram_tmg1" {  } { { "db/altsyncram_tmg1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_tmg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tmg1 Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated " "Elaborating entity \"altsyncram_tmg1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_register_bank_b_module:Video_System_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci " "Elaborating entity \"Video_System_CPU_nios2_oci\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_debug Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug " "Elaborating entity \"Video_System_CPU_nios2_oci_debug\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_debug" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altera_std_synchronizer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914182297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_debug:the_Video_System_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182297 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914182297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_ocimem Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem " "Elaborating entity \"Video_System_CPU_nios2_ocimem\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_ocimem" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_ociram_sp_ram_module Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram " "Elaborating entity \"Video_System_CPU_ociram_sp_ram_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_ociram_sp_ram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_altsyncram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Video_System_CPU_ociram_default_contents.mif " "Parameter \"init_file\" = \"Video_System_CPU_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182311 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914182311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft81 " "Found entity 1: altsyncram_ft81" {  } { { "db/altsyncram_ft81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_ft81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ft81 Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated " "Elaborating entity \"altsyncram_ft81\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_ocimem:the_Video_System_CPU_nios2_ocimem\|Video_System_CPU_ociram_sp_ram_module:Video_System_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ft81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_avalon_reg Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg " "Elaborating entity \"Video_System_CPU_nios2_avalon_reg\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_avalon_reg:the_Video_System_CPU_nios2_avalon_reg\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_avalon_reg" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_break Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break " "Elaborating entity \"Video_System_CPU_nios2_oci_break\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_break:the_Video_System_CPU_nios2_oci_break\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_break" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_xbrk Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_xbrk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_xbrk:the_Video_System_CPU_nios2_oci_xbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_xbrk" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dbrk Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk " "Elaborating entity \"Video_System_CPU_nios2_oci_dbrk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dbrk:the_Video_System_CPU_nios2_oci_dbrk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dbrk" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_itrace Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace " "Elaborating entity \"Video_System_CPU_nios2_oci_itrace\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_itrace:the_Video_System_CPU_nios2_oci_itrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_itrace" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_dtrace Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace " "Elaborating entity \"Video_System_CPU_nios2_oci_dtrace\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_dtrace" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_td_mode Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Video_System_CPU_nios2_oci_td_mode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_dtrace:the_Video_System_CPU_nios2_oci_dtrace\|Video_System_CPU_nios2_oci_td_mode:Video_System_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "Video_System_CPU_nios2_oci_trc_ctrl_td_mode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_compute_input_tm_cnt Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Video_System_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_compute_input_tm_cnt:the_Video_System_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_compute_input_tm_cnt" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_wrptr_inc Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_wrptr_inc:the_Video_System_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_wrptr_inc" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_fifo_cnt_inc Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Video_System_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_nios2_oci_fifo_cnt_inc:the_Video_System_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_fifo_cnt_inc" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_oci_test_bench Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench " "Elaborating entity \"Video_System_CPU_oci_test_bench\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_fifo:the_Video_System_CPU_nios2_oci_fifo\|Video_System_CPU_oci_test_bench:the_Video_System_CPU_oci_test_bench\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_oci_test_bench" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_pib Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib " "Elaborating entity \"Video_System_CPU_nios2_oci_pib\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_pib:the_Video_System_CPU_nios2_oci_pib\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_pib" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_nios2_oci_im Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im " "Elaborating entity \"Video_System_CPU_nios2_oci_im\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_nios2_oci_im:the_Video_System_CPU_nios2_oci_im\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_nios2_oci_im" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_wrapper Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper " "Elaborating entity \"Video_System_CPU_jtag_debug_module_wrapper\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU.v" "the_Video_System_CPU_jtag_debug_module_wrapper" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_tck Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck " "Elaborating entity \"Video_System_CPU_jtag_debug_module_tck\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_tck:the_Video_System_CPU_jtag_debug_module_tck\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_tck" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_CPU_jtag_debug_module_sysclk Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk " "Elaborating entity \"Video_System_CPU_jtag_debug_module_sysclk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|Video_System_CPU_jtag_debug_module_sysclk:the_Video_System_CPU_jtag_debug_module_sysclk\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "the_Video_System_CPU_jtag_debug_module_sysclk" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "Video_System_CPU_jtag_debug_module_phy" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182430 ""}  } { { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914182430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_CPU:cpu\|Video_System_CPU_nios2_oci:the_Video_System_CPU_nios2_oci\|Video_System_CPU_jtag_debug_module_wrapper:the_Video_System_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Video_System_CPU_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Char_Buffer_with_DMA Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma " "Elaborating entity \"Video_System_Char_Buffer_with_DMA\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "char_buffer_with_dma" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "Char_Buffer_Memory" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\"" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182445 ""}  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914182445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m672.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m672.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m672 " "Found entity 1: altsyncram_m672" {  } { { "db/altsyncram_m672.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_m672.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m672 Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated " "Elaborating entity \"altsyncram_m672\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "Character_Rom" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182506 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914182506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ai1 " "Found entity 1: altsyncram_0ai1" {  } { { "db/altsyncram_0ai1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_0ai1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ai1 Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated " "Elaborating entity \"altsyncram_0ai1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_0ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Dual_Clock_FIFO Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo " "Elaborating entity \"Video_System_Dual_Clock_FIFO\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\"" {  } { { "Video_System/synthesis/Video_System.v" "dual_clock_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "Data_FIFO" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182645 ""}  } { { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914182645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pou " "Found entity 1: altsyncram_pou" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pou Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram " "Elaborating entity \"altsyncram_pou\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_26d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_26d " "Found entity 1: alt_synch_pipe_26d" {  } { { "db/alt_synch_pipe_26d.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/alt_synch_pipe_26d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_26d Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_26d\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_26d:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_26d.tdf" "dffpipe12" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/alt_synch_pipe_26d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_36d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_36d " "Found entity 1: alt_synch_pipe_36d" {  } { { "db/alt_synch_pipe_36d.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/alt_synch_pipe_36d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_36d Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_36d\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_36d:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_36d.tdf" "dffpipe16" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/alt_synch_pipe_36d.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914182976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914182976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer:pixel_buffer " "Elaborating entity \"Video_System_Pixel_Buffer\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer:pixel_buffer\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Buffer_DMA Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma " "Elaborating entity \"Video_System_Pixel_Buffer_DMA\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_buffer_dma" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914182987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(256) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914182990 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Video_System_Pixel_Buffer_DMA.v(257) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914182990 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(262) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914182990 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(263) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914182990 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Video_System_Pixel_Buffer_DMA.v(343) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914182990 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Video_System_Pixel_Buffer_DMA.v(357) " "Verilog HDL assignment warning at Video_System_Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (8)" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914182990 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "Image_Buffer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183029 ""}  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Buffer_DMA.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914183029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lh81 " "Found entity 1: altsyncram_lh81" {  } { { "db/altsyncram_lh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_lh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lh81 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram " "Elaborating entity \"altsyncram_lh81\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_lh81:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Buffer_DMA:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_RGB_Resampler Video_System:Char_Buffer_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler " "Elaborating entity \"Video_System_Pixel_RGB_Resampler\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_rgb_resampler" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Video_System_Pixel_RGB_Resampler.v(125) " "Verilog HDL or VHDL warning at Video_System_Pixel_RGB_Resampler.v(125): object \"a\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_RGB_Resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430914183355 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_RGB_Resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_Pixel_Scaler Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler " "Elaborating entity \"Video_System_Pixel_Scaler\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\"" {  } { { "Video_System/synthesis/Video_System.v" "pixel_scaler" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Height" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914183360 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914183360 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914183360 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183388 ""}  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914183388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bh81 " "Found entity 1: altsyncram_bh81" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bh81 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram " "Elaborating entity \"altsyncram_bh81\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "Multiply_Width" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914183730 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_VGA_Controller Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller " "Elaborating entity \"Video_System_VGA_Controller\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "vga_controller" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Video_System/synthesis/submodules/Video_System_VGA_Controller.v" "VGA_Timing" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914183740 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430914183740 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_video_pll_0 Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0 " "Elaborating entity \"Video_System_video_pll_0\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\"" {  } { { "Video_System/synthesis/Video_System.v" "video_pll_0" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "video_pll" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914183840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183841 ""}  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430914183841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430914183938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430914183938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "reset_from_locked" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_keycode Video_System:Char_Buffer_System\|Video_System_keycode:keycode " "Elaborating entity \"Video_System_keycode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_keycode:keycode\"" {  } { { "Video_System/synthesis/Video_System.v" "keycode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_controller_0 Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"Video_System_sdram_controller_0\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\"" {  } { { "Video_System/synthesis/Video_System.v" "sdram_controller_0" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_controller_0_input_efifo_module Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|Video_System_sdram_controller_0_input_efifo_module:the_Video_System_sdram_controller_0_input_efifo_module " "Elaborating entity \"Video_System_sdram_controller_0_input_efifo_module\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_controller_0:sdram_controller_0\|Video_System_sdram_controller_0_input_efifo_module:the_Video_System_sdram_controller_0_input_efifo_module\"" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "the_Video_System_sdram_controller_0_input_efifo_module" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_clk Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk " "Elaborating entity \"Video_System_sdram_clk\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\"" {  } { { "Video_System/synthesis/Video_System.v" "sdram_clk" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_clk_stdsync_sv6 Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_stdsync_sv6:stdsync2 " "Elaborating entity \"Video_System_sdram_clk_stdsync_sv6\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_stdsync_sv6:stdsync2\"" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "stdsync2" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_clk_dffpipe_l2c Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_stdsync_sv6:stdsync2\|Video_System_sdram_clk_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Video_System_sdram_clk_dffpipe_l2c\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_stdsync_sv6:stdsync2\|Video_System_sdram_clk_dffpipe_l2c:dffpipe3\"" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "dffpipe3" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_sdram_clk_altpll_l942 Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1 " "Elaborating entity \"Video_System_sdram_clk_altpll_l942\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_sdram_clk:sdram_clk\|Video_System_sdram_clk_altpll_l942:sd1\"" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "sd1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Video_System_mm_interconnect_0\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Video_System/synthesis/Video_System.v" "mm_interconnect_0" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914183984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_buffer_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_buffer_with_dma_avalon_char_control_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_control_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_control_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "keycode_s1_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_clk_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_clk_pll_slave_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "sdram_clk_pll_slave_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_buffer_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_buffer_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_agent_rsp_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_control_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_control_slave_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_buffer_with_dma_avalon_char_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_buffer_with_dma_avalon_char_control_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_control_slave_agent_rsp_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rsp_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rdata_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 2863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router " "Elaborating entity \"Video_System_mm_interconnect_0_router\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router:router\|Video_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Video_System_mm_interconnect_0_router_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_001:router_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_001_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_001:router_001\|Video_System_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_001:router_001\|Video_System_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Video_System_mm_interconnect_0_router_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_002" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_002_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_002:router_002\|Video_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_002.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Video_System_mm_interconnect_0_router_003\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_003" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_003_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_003:router_003\|Video_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Video_System_mm_interconnect_0_router_004\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_004" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_004_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_004:router_004\|Video_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_006 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Video_System_mm_interconnect_0_router_006\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_006:router_006\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_006" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_006_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_006:router_006\|Video_System_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_006:router_006\|Video_System_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_007 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Video_System_mm_interconnect_0_router_007\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_007:router_007\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "router_007" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_router_007_default_decode Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_007:router_007\|Video_System_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Video_System_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_router_007:router_007\|Video_System_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only_13_1 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only_13_1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_buffer_with_dma_avalon_char_buffer_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_burst_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only_13_1 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only_13_1\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_demux_002 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_003 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_003\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_cmd_mux_003.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_cmd_mux_004 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"Video_System_mm_interconnect_0_cmd_mux_004\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux_003 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux_003\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_demux_004 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_demux_004\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_001 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0_rsp_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_mm_interconnect_0_rsp_mux_002 Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Video_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|Video_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_with_dma_avalon_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_char_buffer_with_dma_avalon_char_buffer_slave_cmd_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_to_char_buffer_with_dma_avalon_char_buffer_slave_cmd_width_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "cpu_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430914184559 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430914184560 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_buffer_with_dma_avalon_char_buffer_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184567 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430914184573 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430914184573 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_cpu_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" "crosser" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_mm_interconnect_0.v" 4149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_System_irq_mapper Video_System:Char_Buffer_System\|Video_System_irq_mapper:irq_mapper " "Elaborating entity \"Video_System_irq_mapper\" for hierarchy \"Video_System:Char_Buffer_System\|Video_System_irq_mapper:irq_mapper\"" {  } { { "Video_System/synthesis/Video_System.v" "irq_mapper" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Video_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_001" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Video_System:Char_Buffer_System\|altera_reset_controller:rst_controller_003\"" {  } { { "Video_System/synthesis/Video_System.v" "rst_controller_003" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:PS2 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:PS2\"" {  } { { "Example_3_Both_Buffers.v" "PS2" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg keyboard:PS2\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"keyboard:PS2\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 keyboard:PS2\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"keyboard:PS2\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430914184670 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1430914187673 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "Char_Buffer_Memory" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1430914187702 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "press\[7\] " "Net \"press\[7\]\" is missing source, defaulting to GND" {  } { { "Example_3_Both_Buffers.v" "press\[7\]" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 201 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430914187773 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "press\[6\] " "Net \"press\[6\]\" is missing source, defaulting to GND" {  } { { "Example_3_Both_Buffers.v" "press\[6\]" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 201 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430914187773 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "press\[5\] " "Net \"press\[5\]\" is missing source, defaulting to GND" {  } { { "Example_3_Both_Buffers.v" "press\[5\]" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 201 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430914187773 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "press\[4\] " "Net \"press\[4\]\" is missing source, defaulting to GND" {  } { { "Example_3_Both_Buffers.v" "press\[4\]" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 201 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430914187773 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "press\[3\] " "Net \"press\[3\]\" is missing source, defaulting to GND" {  } { { "Example_3_Both_Buffers.v" "press\[3\]" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 201 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430914187773 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "press\[2\] " "Net \"press\[2\]\" is missing source, defaulting to GND" {  } { { "Example_3_Both_Buffers.v" "press\[2\]" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 201 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430914187773 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "press\[1\] " "Net \"press\[1\]\" is missing source, defaulting to GND" {  } { { "Example_3_Both_Buffers.v" "press\[1\]" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 201 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430914187773 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1430914187773 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[1\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189297 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[2\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189297 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[3\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189297 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[12\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189297 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[13\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189297 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[22\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189297 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[23\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Dual_Clock_FIFO:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_pou:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_pou.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_pou.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Dual_Clock_FIFO.v" 174 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 240 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189297 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Dual_Clock_FIFO:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma\|altsyncram:Char_Buffer_Memory\|altsyncram_m672:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m672.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_m672.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Char_Buffer_with_DMA.v" 379 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 223 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189297 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Char_Buffer_with_DMA:char_buffer_with_dma|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430914189297 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430914189297 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[0\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 38 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189305 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[1\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 68 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189305 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[10\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 338 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189305 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[11\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 368 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189305 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[20\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 638 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189305 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[21\] " "Synthesized away node \"Video_System:Char_Buffer_System\|Video_System_Pixel_Scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_bh81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_bh81.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altsyncram_bh81.tdf" 668 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } } { "Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_Pixel_Scaler.v" 191 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 311 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914189305 "|Example_3_Both_Buffers|Video_System:Char_Buffer_System|Video_System_Pixel_Scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a21"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430914189305 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430914189305 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"Video_System:Char_Buffer_System\|Video_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1430914191427 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1430914191427 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430914194198 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 440 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 354 -1 0 } } { "Video_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Video_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_merlin_master_agent.sv" 280 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3205 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 4173 -1 0 } } { "Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_controller_0.v" 304 -1 0 } } { "keyboard.sv" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/keyboard.sv" 14 -1 0 } } { "Video_System/synthesis/submodules/Video_System_CPU.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_CPU.v" 3781 -1 0 } } { "Video_System/synthesis/submodules/Video_System_sdram_clk.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_sdram_clk.v" 243 -1 0 } } { "Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430914194388 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430914194389 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430914196690 "|Example_3_Both_Buffers|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430914196690 "|Example_3_Both_Buffers|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430914196690 "|Example_3_Both_Buffers|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430914196690 "|Example_3_Both_Buffers|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430914196690 "|Example_3_Both_Buffers|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430914196690 "|Example_3_Both_Buffers|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430914196690 "|Example_3_Both_Buffers|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430914196690 "|Example_3_Both_Buffers|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430914196690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914197116 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "311 " "311 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430914200144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.map.smsg " "Generated suppressed messages file /home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430914200493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430914201794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914201794 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } } { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 34 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 336 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1430914202164 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Video_System:Char_Buffer_System\|Video_System_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/wilywyrm/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Video_System/synthesis/submodules/altera_up_altpll.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/altera_up_altpll.v" 159 0 0 } } { "Video_System/synthesis/submodules/Video_System_video_pll_0.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/submodules/Video_System_video_pll_0.v" 34 0 0 } } { "Video_System/synthesis/Video_System.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Video_System/synthesis/Video_System.v" 336 0 0 } } { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 254 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1430914202164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914202595 "|Example_3_Both_Buffers|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914202595 "|Example_3_Both_Buffers|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Example_3_Both_Buffers.v" "" { Text "/home/wilywyrm/Desktop/IP_Core_Demos/Video_Demos_using_Qsys/DE2/Example_3_Both_Buffers/verilog/Example_3_Both_Buffers.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430914202595 "|Example_3_Both_Buffers|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1430914202595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4954 " "Implemented 4954 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430914202596 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430914202596 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1430914202596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4635 " "Implemented 4635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430914202596 ""} { "Info" "ICUT_CUT_TM_RAMS" "173 " "Implemented 173 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430914202596 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430914202596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430914202596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "999 " "Peak virtual memory: 999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430914202693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  6 07:10:02 2015 " "Processing ended: Wed May  6 07:10:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430914202693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430914202693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430914202693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430914202693 ""}
