<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="led_4digit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CLK_Gen.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLK_Gen.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Drive_4Dig_7Seg.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Drive_4Dig_7Seg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="abc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="abc.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="abc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="abc.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="abc.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="abc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="abc.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="abc.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="abc.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="abc.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="abc.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="abc.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="abc.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="abc.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="abc.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="abc.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="abc.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="abc.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="abc.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="abc.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="abc.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="abc.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="abc.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="abc.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="abc.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="abc.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="abc_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="abc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="abc_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="abc_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="abc_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="abc_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="abc_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="abc_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="abc_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="abc_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="abc_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="abc_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="abc_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="abc_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="abc_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clk_gen.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clk_gen.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_gen.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clk_gen.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clk_gen.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clk_gen_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk_gen_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="gg_clk.cmd_log"/>
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="gg_clk.lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gg_clk.prj"/>
    <file xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="gg_clk.syr"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="gg_clk.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="gg_clk_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="gg_clk_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="yy.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="yy.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="yy.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="yy.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="yy.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="yy_xst.xrpt"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525433647" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525433647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525433649" xil_pn:in_ck="129226849394" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1717616822643806725" xil_pn:start_ts="1525433647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="abc.vf"/>
    </transform>
    <transform xil_pn:end_ts="1525433649" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5673551399339199029" xil_pn:start_ts="1525433649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525433649" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525433649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525433649" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1814347995881814339" xil_pn:start_ts="1525433649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525433649" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1525433649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525433649" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7326102651398843563" xil_pn:start_ts="1525433649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525433663" xil_pn:in_ck="1713710764671727942" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8179080399660693882" xil_pn:start_ts="1525433649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="abc.jhd"/>
      <outfile xil_pn:name="abc.lso"/>
      <outfile xil_pn:name="abc.ngc"/>
      <outfile xil_pn:name="abc.ngr"/>
      <outfile xil_pn:name="abc.prj"/>
      <outfile xil_pn:name="abc.stx"/>
      <outfile xil_pn:name="abc.syr"/>
      <outfile xil_pn:name="abc.xst"/>
      <outfile xil_pn:name="abc_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525433663" xil_pn:in_ck="4913297391225" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952590824" xil_pn:start_ts="1525433663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525433672" xil_pn:in_ck="8424607299111260709" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4294800412684619188" xil_pn:start_ts="1525433663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="abc.bld"/>
      <outfile xil_pn:name="abc.ngd"/>
      <outfile xil_pn:name="abc_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525433689" xil_pn:in_ck="8424608705519878950" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1525433672">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="abc.pcf"/>
      <outfile xil_pn:name="abc_map.map"/>
      <outfile xil_pn:name="abc_map.mrp"/>
      <outfile xil_pn:name="abc_map.ncd"/>
      <outfile xil_pn:name="abc_map.ngm"/>
      <outfile xil_pn:name="abc_map.xrpt"/>
      <outfile xil_pn:name="abc_summary.xml"/>
      <outfile xil_pn:name="abc_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525433712" xil_pn:in_ck="-770804941661640257" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1525433689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="abc.ncd"/>
      <outfile xil_pn:name="abc.pad"/>
      <outfile xil_pn:name="abc.par"/>
      <outfile xil_pn:name="abc.ptwx"/>
      <outfile xil_pn:name="abc.unroutes"/>
      <outfile xil_pn:name="abc.xpi"/>
      <outfile xil_pn:name="abc_pad.csv"/>
      <outfile xil_pn:name="abc_pad.txt"/>
      <outfile xil_pn:name="abc_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525433730" xil_pn:in_ck="129226843945" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="4970201210546912173" xil_pn:start_ts="1525433712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="abc.bgn"/>
      <outfile xil_pn:name="abc.bin"/>
      <outfile xil_pn:name="abc.bit"/>
      <outfile xil_pn:name="abc.drc"/>
      <outfile xil_pn:name="abc.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525433711" xil_pn:in_ck="8424423059582271138" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1525433703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="abc.twr"/>
      <outfile xil_pn:name="abc.twx"/>
    </transform>
  </transforms>

</generated_project>
