# add all Verilog source files, separated by spaces
set sourcefiles {../IM/IM.v ../PC/PC.v ../ControlUnit/control_unit.v ../Register/register.v ../Accumulator/accumulator.v ../ALU/ALU.v ../DataMemory/DM.v ../SP/SP.v ../RegFile/reg_file.v ../Generals/generals.v ../Register/tensor_register.v ../Counter/counter.v ../Accumulator/tensor_accumulator.v ../MXU/MXU.v bits_ops.v} 

# set name of the top module
set topmodule processor

###################################################
#####DO NOT MODIFY THE SCRIPT BELLOW THIS LINE#####
###################################################

# quit current simulation if any
quit -sim

# empty the work library if present
if [file exists "work"] {vdel -all}
#create a new work library
vlib work

# run the compiler
if [catch "eval vlog $sourcefiles"] {
    puts "correct the compilation errors"
    return
}

vsim -voptargs=+acc $topmodule
add wave *
run -all