Loading plugins phase: Elapsed time ==> 0s.390ms
Initializing data phase: Elapsed time ==> 3s.478ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\carlab_302.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.134ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  carlab_302.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\carlab_302.cyprj -dcpsoc3 carlab_302.v -verilog
======================================================================

======================================================================
Compiling:  carlab_302.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\carlab_302.cyprj -dcpsoc3 carlab_302.v -verilog
======================================================================

======================================================================
Compiling:  carlab_302.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\carlab_302.cyprj -dcpsoc3 -verilog carlab_302.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 12 03:04:58 2017


======================================================================
Compiling:  carlab_302.v
Program  :   vpp
Options  :    -yv2 -q10 carlab_302.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 12 03:04:58 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'carlab_302.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  carlab_302.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\carlab_302.cyprj -dcpsoc3 -verilog carlab_302.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 12 03:04:58 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\codegentemp\carlab_302.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\codegentemp\carlab_302.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  carlab_302.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\carlab_302.cyprj -dcpsoc3 -verilog carlab_302.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 12 03:05:03 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\codegentemp\carlab_302.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\codegentemp\carlab_302.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_Motor:Net_101\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motor:PWMUDB:capt_rising\
	\PWM_Motor:PWMUDB:capt_falling\
	\PWM_Motor:PWMUDB:trig_rise\
	\PWM_Motor:PWMUDB:trig_fall\
	\PWM_Motor:PWMUDB:sc_kill\
	\PWM_Motor:PWMUDB:km_run\
	\PWM_Motor:PWMUDB:min_kill\
	\PWM_Motor:PWMUDB:km_tc\
	\PWM_Motor:PWMUDB:db_tc\
	\PWM_Motor:PWMUDB:dith_sel\
	\PWM_Motor:PWMUDB:compare2\
	Net_828
	Net_829
	\PWM_Motor:PWMUDB:MODULE_1:b_31\
	\PWM_Motor:PWMUDB:MODULE_1:b_30\
	\PWM_Motor:PWMUDB:MODULE_1:b_29\
	\PWM_Motor:PWMUDB:MODULE_1:b_28\
	\PWM_Motor:PWMUDB:MODULE_1:b_27\
	\PWM_Motor:PWMUDB:MODULE_1:b_26\
	\PWM_Motor:PWMUDB:MODULE_1:b_25\
	\PWM_Motor:PWMUDB:MODULE_1:b_24\
	\PWM_Motor:PWMUDB:MODULE_1:b_23\
	\PWM_Motor:PWMUDB:MODULE_1:b_22\
	\PWM_Motor:PWMUDB:MODULE_1:b_21\
	\PWM_Motor:PWMUDB:MODULE_1:b_20\
	\PWM_Motor:PWMUDB:MODULE_1:b_19\
	\PWM_Motor:PWMUDB:MODULE_1:b_18\
	\PWM_Motor:PWMUDB:MODULE_1:b_17\
	\PWM_Motor:PWMUDB:MODULE_1:b_16\
	\PWM_Motor:PWMUDB:MODULE_1:b_15\
	\PWM_Motor:PWMUDB:MODULE_1:b_14\
	\PWM_Motor:PWMUDB:MODULE_1:b_13\
	\PWM_Motor:PWMUDB:MODULE_1:b_12\
	\PWM_Motor:PWMUDB:MODULE_1:b_11\
	\PWM_Motor:PWMUDB:MODULE_1:b_10\
	\PWM_Motor:PWMUDB:MODULE_1:b_9\
	\PWM_Motor:PWMUDB:MODULE_1:b_8\
	\PWM_Motor:PWMUDB:MODULE_1:b_7\
	\PWM_Motor:PWMUDB:MODULE_1:b_6\
	\PWM_Motor:PWMUDB:MODULE_1:b_5\
	\PWM_Motor:PWMUDB:MODULE_1:b_4\
	\PWM_Motor:PWMUDB:MODULE_1:b_3\
	\PWM_Motor:PWMUDB:MODULE_1:b_2\
	\PWM_Motor:PWMUDB:MODULE_1:b_1\
	\PWM_Motor:PWMUDB:MODULE_1:b_0\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_690
	Net_687
	\PWM_Motor:Net_113\
	\PWM_Motor:Net_107\
	\PWM_Motor:Net_114\
	Net_130
	Net_150
	\UART:BUART:reset_sr\
	Net_727
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_877
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\PWM_Servo:Net_101\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Servo:PWMUDB:capt_rising\
	\PWM_Servo:PWMUDB:capt_falling\
	\PWM_Servo:PWMUDB:trig_rise\
	\PWM_Servo:PWMUDB:trig_fall\
	\PWM_Servo:PWMUDB:sc_kill\
	\PWM_Servo:PWMUDB:km_run\
	\PWM_Servo:PWMUDB:min_kill\
	\PWM_Servo:PWMUDB:km_tc\
	\PWM_Servo:PWMUDB:db_tc\
	\PWM_Servo:PWMUDB:dith_sel\
	\PWM_Servo:PWMUDB:compare2\
	Net_841
	Net_842
	\PWM_Servo:PWMUDB:MODULE_7:b_31\
	\PWM_Servo:PWMUDB:MODULE_7:b_30\
	\PWM_Servo:PWMUDB:MODULE_7:b_29\
	\PWM_Servo:PWMUDB:MODULE_7:b_28\
	\PWM_Servo:PWMUDB:MODULE_7:b_27\
	\PWM_Servo:PWMUDB:MODULE_7:b_26\
	\PWM_Servo:PWMUDB:MODULE_7:b_25\
	\PWM_Servo:PWMUDB:MODULE_7:b_24\
	\PWM_Servo:PWMUDB:MODULE_7:b_23\
	\PWM_Servo:PWMUDB:MODULE_7:b_22\
	\PWM_Servo:PWMUDB:MODULE_7:b_21\
	\PWM_Servo:PWMUDB:MODULE_7:b_20\
	\PWM_Servo:PWMUDB:MODULE_7:b_19\
	\PWM_Servo:PWMUDB:MODULE_7:b_18\
	\PWM_Servo:PWMUDB:MODULE_7:b_17\
	\PWM_Servo:PWMUDB:MODULE_7:b_16\
	\PWM_Servo:PWMUDB:MODULE_7:b_15\
	\PWM_Servo:PWMUDB:MODULE_7:b_14\
	\PWM_Servo:PWMUDB:MODULE_7:b_13\
	\PWM_Servo:PWMUDB:MODULE_7:b_12\
	\PWM_Servo:PWMUDB:MODULE_7:b_11\
	\PWM_Servo:PWMUDB:MODULE_7:b_10\
	\PWM_Servo:PWMUDB:MODULE_7:b_9\
	\PWM_Servo:PWMUDB:MODULE_7:b_8\
	\PWM_Servo:PWMUDB:MODULE_7:b_7\
	\PWM_Servo:PWMUDB:MODULE_7:b_6\
	\PWM_Servo:PWMUDB:MODULE_7:b_5\
	\PWM_Servo:PWMUDB:MODULE_7:b_4\
	\PWM_Servo:PWMUDB:MODULE_7:b_3\
	\PWM_Servo:PWMUDB:MODULE_7:b_2\
	\PWM_Servo:PWMUDB:MODULE_7:b_1\
	\PWM_Servo:PWMUDB:MODULE_7:b_0\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_702
	Net_699
	\PWM_Servo:Net_113\
	\PWM_Servo:Net_107\
	\PWM_Servo:Net_114\
	Net_622
	Net_626
	\Timer_Infrared_0:Net_260\
	Net_1026
	Net_1030
	\Timer_Infrared_0:Net_53\
	\Timer_Infrared_0:TimerUDB:ctrl_ten\
	\Timer_Infrared_0:TimerUDB:ctrl_tmode_1\
	\Timer_Infrared_0:TimerUDB:ctrl_tmode_0\
	Net_1029
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_1\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_1\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_0\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_0\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lt_1\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gt_1\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:lti_0\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:gti_0\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:albi_0\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:agbi_0\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xneq\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlt\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xlte\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgt\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xgte\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:lt\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:gt\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:gte\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:lte\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:neq\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_1\
	\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:b_0\
	\Timer_Infrared_0:TimerUDB:zeros_3\
	\Timer_Infrared_0:Net_102\
	\Timer_Infrared_0:Net_266\
	\Timer_Infrared_1:Net_260\
	Net_1124
	Net_739
	\Timer_Infrared_1:Net_53\
	\Timer_Infrared_1:TimerUDB:ctrl_ten\
	\Timer_Infrared_1:TimerUDB:ctrl_tmode_1\
	\Timer_Infrared_1:TimerUDB:ctrl_tmode_0\
	Net_857
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_1\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_0\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_0\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lt_1\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gt_1\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:lti_0\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:gti_0\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:albi_0\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xneq\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlt\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xlte\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgt\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xgte\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:lt\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:gt\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:gte\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:lte\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:neq\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_1\
	\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:b_0\
	\Timer_Infrared_1:TimerUDB:zeros_3\
	\Timer_Infrared_1:Net_102\
	\Timer_Infrared_1:Net_266\
	\Timer_Infrared_2:Net_260\
	Net_746
	Net_750
	\Timer_Infrared_2:Net_53\
	\Timer_Infrared_2:TimerUDB:ctrl_ten\
	\Timer_Infrared_2:TimerUDB:ctrl_tmode_1\
	\Timer_Infrared_2:TimerUDB:ctrl_tmode_0\
	Net_860
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_1\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_1\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_0\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_0\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lt_1\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gt_1\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:lti_0\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:gti_0\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:albi_0\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:agbi_0\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xneq\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlt\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xlte\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgt\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xgte\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:lt\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:gt\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:gte\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:lte\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:neq\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_1\
	\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:b_0\
	\Timer_Infrared_2:TimerUDB:zeros_3\
	\Timer_Infrared_2:Net_102\
	\Timer_Infrared_2:Net_266\
	\Timer_Infrared_3:Net_260\
	Net_1065
	Net_1069
	\Timer_Infrared_3:Net_53\
	\Timer_Infrared_3:TimerUDB:ctrl_ten\
	\Timer_Infrared_3:TimerUDB:ctrl_tmode_1\
	\Timer_Infrared_3:TimerUDB:ctrl_tmode_0\
	Net_1068
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:albi_1\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:agbi_1\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:lt_0\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:gt_0\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:lt_1\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:gt_1\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:lti_0\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:gti_0\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:albi_0\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:agbi_0\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xneq\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xlt\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xlte\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xgt\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xgte\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:lt\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:gt\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:gte\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:lte\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:neq\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:b_1\
	\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:b_0\
	\Timer_Infrared_3:TimerUDB:zeros_3\
	\Timer_Infrared_3:Net_102\
	\Timer_Infrared_3:Net_266\
	Net_1117
	Net_1118
	Net_1119
	Net_1120

    Synthesized names
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 434 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Motor:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Motor:PWMUDB:trig_out\ to one
Aliasing \PWM_Motor:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill\ to one
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp2\ to zero
Aliasing \PWM_Motor:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Motor:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Motor:PWMUDB:status_6\ to zero
Aliasing \PWM_Motor:PWMUDB:status_4\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Motor:PWMUDB:reset\ to zero
Aliasing \PWM_Motor:PWMUDB:cs_addr_2\ to \PWM_Motor:PWMUDB:status_2\
Aliasing \PWM_Motor:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing Net_12 to zero
Aliasing \Timer_HE:Net_260\ to zero
Aliasing \Timer_HE:Net_102\ to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \PWM_Servo:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_out\ to one
Aliasing \PWM_Servo:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill\ to one
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2\ to zero
Aliasing \PWM_Servo:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Servo:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Servo:PWMUDB:status_6\ to zero
Aliasing \PWM_Servo:PWMUDB:status_4\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:reset\ to zero
Aliasing \PWM_Servo:PWMUDB:cs_addr_2\ to \PWM_Servo:PWMUDB:status_2\
Aliasing \PWM_Servo:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing tmpOE__Pin_4_net_0 to one
Aliasing tmpOE__Pin_5_net_0 to one
Aliasing tmpOE__Pin_6_net_0 to one
Aliasing \Timer_Nav:Net_260\ to zero
Aliasing \Timer_Nav:Net_102\ to one
Aliasing tmpOE__Pin_7_net_0 to one
Aliasing \Timer_Infrared_0:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Infrared_0:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_Infrared_0:TimerUDB:trigger_enable\ to one
Aliasing Net_490 to zero
Aliasing \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN9_1 to MODIN7_1
Aliasing MODIN9_0 to MODIN7_0
Aliasing \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Infrared_0:TimerUDB:status_6\ to zero
Aliasing \Timer_Infrared_0:TimerUDB:status_5\ to zero
Aliasing \Timer_Infrared_0:TimerUDB:status_4\ to zero
Aliasing \Timer_Infrared_0:TimerUDB:status_0\ to \Timer_Infrared_0:TimerUDB:tc_i\
Aliasing tmpOE__Pin_8_net_0 to one
Aliasing \Timer_Infrared_1:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Infrared_1:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_Infrared_1:TimerUDB:trigger_enable\ to one
Aliasing Net_734 to zero
Aliasing \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN12_1 to MODIN10_1
Aliasing MODIN12_0 to MODIN10_0
Aliasing \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Infrared_1:TimerUDB:status_6\ to zero
Aliasing \Timer_Infrared_1:TimerUDB:status_5\ to zero
Aliasing \Timer_Infrared_1:TimerUDB:status_4\ to zero
Aliasing \Timer_Infrared_1:TimerUDB:status_0\ to \Timer_Infrared_1:TimerUDB:tc_i\
Aliasing tmpOE__Pin_9_net_0 to one
Aliasing \Timer_Infrared_2:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Infrared_2:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_Infrared_2:TimerUDB:trigger_enable\ to one
Aliasing Net_745 to zero
Aliasing \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Infrared_2:TimerUDB:status_6\ to zero
Aliasing \Timer_Infrared_2:TimerUDB:status_5\ to zero
Aliasing \Timer_Infrared_2:TimerUDB:status_4\ to zero
Aliasing \Timer_Infrared_2:TimerUDB:status_0\ to \Timer_Infrared_2:TimerUDB:tc_i\
Aliasing tmpOE__Pin_10_net_0 to one
Aliasing \Timer_Infrared_3:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_Infrared_3:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_Infrared_3:TimerUDB:trigger_enable\ to one
Aliasing Net_777 to zero
Aliasing \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN18_1\ to \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN16_1\
Aliasing \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN18_0\ to \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN16_0\
Aliasing \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_Infrared_3:TimerUDB:status_6\ to zero
Aliasing \Timer_Infrared_3:TimerUDB:status_5\ to zero
Aliasing \Timer_Infrared_3:TimerUDB:status_4\ to zero
Aliasing \Timer_Infrared_3:TimerUDB:status_0\ to \Timer_Infrared_3:TimerUDB:tc_i\
Aliasing \Control_Reg:clk\ to zero
Aliasing \Control_Reg:rst\ to zero
Aliasing tmpOE__Pin_11_net_0 to one
Aliasing \PWM_Motor:PWMUDB:tc_reg_i\\D\ to \PWM_Motor:PWMUDB:status_2\
Aliasing \PWM_Motor:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Motor:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Motor:PWMUDB:prevCompare1\\D\ to \PWM_Motor:PWMUDB:pwm_temp\
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:tc_reg_i\\D\ to \PWM_Servo:PWMUDB:status_2\
Aliasing \PWM_Servo:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Servo:PWMUDB:prevCompare1\\D\ to \PWM_Servo:PWMUDB:pwm_temp\
Aliasing \Timer_Infrared_0:TimerUDB:hwEnable_reg\\D\ to \Timer_Infrared_0:TimerUDB:run_mode\
Aliasing \Timer_Infrared_1:TimerUDB:hwEnable_reg\\D\ to \Timer_Infrared_1:TimerUDB:run_mode\
Aliasing \Timer_Infrared_2:TimerUDB:hwEnable_reg\\D\ to \Timer_Infrared_2:TimerUDB:run_mode\
Aliasing \Timer_Infrared_3:TimerUDB:hwEnable_reg\\D\ to \Timer_Infrared_3:TimerUDB:run_mode\
Removing Rhs of wire \PWM_Motor:PWMUDB:ctrl_enable\[13] = \PWM_Motor:PWMUDB:control_7\[14]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwCapture\[29] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwEnable\[30] = \PWM_Motor:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_out\[34] = one[2]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\R\[36] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\S\[37] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_enable\[38] = \PWM_Motor:PWMUDB:runmode_enable\[35]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\R\[42] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\S\[43] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\R\[45] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\S\[46] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill\[49] = one[2]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_1\[53] = \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\[291]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_0\[55] = \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\[292]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\R\[56] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\S\[57] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\R\[58] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\S\[59] = zero[18]
Removing Rhs of wire \PWM_Motor:PWMUDB:compare1\[61] = \PWM_Motor:PWMUDB:cmp1_less\[62]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2\[66] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_temp\[67] = \PWM_Motor:PWMUDB:cmp1\[65]
Removing Rhs of wire \PWM_Motor:Net_96\[70] = \PWM_Motor:PWMUDB:pwm_reg_i\[69]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm1_i\[71] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm2_i\[72] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_6\[77] = zero[18]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_0\[78] = \PWM_Motor:PWMUDB:cmp1_status_reg\[79]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_1\[80] = \PWM_Motor:PWMUDB:cmp2_status_reg\[81]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_2\[82] = \PWM_Motor:PWMUDB:tc_i\[5]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_3\[83] = \PWM_Motor:PWMUDB:fifo_full\[84]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_4\[85] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status\[89] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\R\[90] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\S\[91] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\R\[92] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\S\[93] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\R\[94] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\S\[95] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:reset\[97] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_2\[100] = \PWM_Motor:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_1\[101] = \PWM_Motor:PWMUDB:runmode_enable\[35]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_0\[102] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_23\[173] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_22\[174] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_21\[175] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_20\[176] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_19\[177] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_18\[178] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_17\[179] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_16\[180] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_15\[181] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_14\[182] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_13\[183] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_12\[184] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_11\[185] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_10\[186] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_9\[187] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_8\[188] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_7\[189] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_6\[190] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_5\[191] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_4\[192] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_3\[193] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_2\[194] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_1\[195] = \PWM_Motor:PWMUDB:MODIN1_1\[196]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN1_1\[196] = \PWM_Motor:PWMUDB:dith_count_1\[52]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_0\[197] = \PWM_Motor:PWMUDB:MODIN1_0\[198]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN1_0\[198] = \PWM_Motor:PWMUDB:dith_count_0\[54]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[330] = one[2]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[331] = one[2]
Removing Rhs of wire Net_19[332] = \PWM_Motor:Net_96\[70]
Removing Lhs of wire tmpOE__Pin_2_net_0[340] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[346] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[347] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[348] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[349] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[350] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[351] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[352] = one[2]
Removing Lhs of wire Net_12[369] = zero[18]
Removing Lhs of wire \Timer_HE:Net_260\[371] = zero[18]
Removing Lhs of wire \Timer_HE:Net_266\[372] = one[2]
Removing Lhs of wire \Timer_HE:Net_102\[379] = one[2]
Removing Lhs of wire tmpOE__Pin_1_net_0[381] = one[2]
Removing Rhs of wire Net_802[389] = \UART:BUART:rx_interrupt_out\[409]
Removing Lhs of wire \UART:Net_61\[390] = \UART:Net_9\[387]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[394] = zero[18]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[395] = zero[18]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[396] = zero[18]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[397] = zero[18]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[398] = zero[18]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[399] = zero[18]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[400] = zero[18]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[401] = zero[18]
Removing Lhs of wire \UART:BUART:reset_reg_dp\[402] = \UART:BUART:reset_reg\[393]
Removing Lhs of wire \UART:BUART:tx_status_6\[462] = zero[18]
Removing Lhs of wire \UART:BUART:tx_status_5\[463] = zero[18]
Removing Lhs of wire \UART:BUART:tx_status_4\[464] = zero[18]
Removing Lhs of wire \UART:BUART:tx_status_1\[466] = \UART:BUART:tx_fifo_empty\[427]
Removing Lhs of wire \UART:BUART:tx_status_3\[468] = \UART:BUART:tx_fifo_notfull\[426]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[527] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[535] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[546]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[537] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[547]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[538] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[563]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[539] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[577]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[540] = \UART:BUART:sRX:s23Poll:MODIN2_1\[541]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[541] = \UART:BUART:pollcount_1\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[542] = \UART:BUART:sRX:s23Poll:MODIN2_0\[543]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[543] = \UART:BUART:pollcount_0\[536]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[549] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[550] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[551] = \UART:BUART:pollcount_1\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[552] = \UART:BUART:pollcount_1\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[553] = \UART:BUART:pollcount_0\[536]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[554] = \UART:BUART:pollcount_0\[536]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[555] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[556] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[557] = \UART:BUART:pollcount_1\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[558] = \UART:BUART:pollcount_0\[536]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[559] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[560] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[565] = \UART:BUART:pollcount_1\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[566] = \UART:BUART:pollcount_1\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[567] = \UART:BUART:pollcount_0\[536]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[568] = \UART:BUART:pollcount_0\[536]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[569] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[570] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[571] = \UART:BUART:pollcount_1\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[572] = \UART:BUART:pollcount_0\[536]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[573] = one[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[574] = zero[18]
Removing Lhs of wire \UART:BUART:rx_status_1\[581] = zero[18]
Removing Rhs of wire \UART:BUART:rx_status_2\[582] = \UART:BUART:rx_parity_error_status\[583]
Removing Rhs of wire \UART:BUART:rx_status_3\[584] = \UART:BUART:rx_stop_bit_error\[585]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[595] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[644]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[599] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[666]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[600] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[601] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[602] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[603] = \UART:BUART:sRX:MODIN5_6\[604]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[604] = \UART:BUART:rx_count_6\[522]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[605] = \UART:BUART:sRX:MODIN5_5\[606]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[606] = \UART:BUART:rx_count_5\[523]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[607] = \UART:BUART:sRX:MODIN5_4\[608]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[608] = \UART:BUART:rx_count_4\[524]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[609] = \UART:BUART:sRX:MODIN5_3\[610]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[610] = \UART:BUART:rx_count_3\[525]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[611] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[612] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[613] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[614] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[615] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[616] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[617] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[618] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[619] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[620] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[621] = \UART:BUART:rx_count_6\[522]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[622] = \UART:BUART:rx_count_5\[523]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[623] = \UART:BUART:rx_count_4\[524]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[624] = \UART:BUART:rx_count_3\[525]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[625] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[626] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[627] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[628] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[629] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[630] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[631] = zero[18]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[646] = \UART:BUART:rx_postpoll\[481]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[647] = \UART:BUART:rx_parity_bit\[598]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[648] = \UART:BUART:rx_postpoll\[481]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[649] = \UART:BUART:rx_parity_bit\[598]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[650] = \UART:BUART:rx_postpoll\[481]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[651] = \UART:BUART:rx_parity_bit\[598]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[653] = one[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[654] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[652]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[655] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[652]
Removing Lhs of wire tmpOE__Rx_1_net_0[677] = one[2]
Removing Lhs of wire tmpOE__Tx_1_net_0[682] = one[2]
Removing Rhs of wire \PWM_Servo:PWMUDB:ctrl_enable\[699] = \PWM_Servo:PWMUDB:control_7\[700]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwCapture\[714] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwEnable\[715] = \PWM_Servo:PWMUDB:ctrl_enable\[699]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_out\[719] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\R\[721] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\S\[722] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_enable\[723] = \PWM_Servo:PWMUDB:runmode_enable\[720]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\R\[727] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\S\[728] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\R\[730] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\S\[731] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill\[734] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_1\[738] = \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_1\[1024]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_7_0\[740] = \PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_0\[1025]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\R\[741] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\S\[742] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\R\[743] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\S\[744] = zero[18]
Removing Rhs of wire \PWM_Servo:PWMUDB:compare1\[746] = \PWM_Servo:PWMUDB:cmp1_less\[747]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2\[751] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_temp\[752] = \PWM_Servo:PWMUDB:cmp1\[750]
Removing Rhs of wire \PWM_Servo:Net_96\[755] = \PWM_Servo:PWMUDB:pwm_reg_i\[754]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_i\[756] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_i\[757] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_6\[762] = zero[18]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_0\[763] = \PWM_Servo:PWMUDB:cmp1_status_reg\[764]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_1\[765] = \PWM_Servo:PWMUDB:cmp2_status_reg\[766]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_2\[767] = \PWM_Servo:PWMUDB:tc_i\[691]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_3\[768] = \PWM_Servo:PWMUDB:fifo_full\[769]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_4\[770] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status\[774] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\R\[775] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\S\[776] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\R\[777] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\S\[778] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\R\[779] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\S\[780] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:reset\[782] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_2\[785] = \PWM_Servo:PWMUDB:tc_i\[691]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_1\[786] = \PWM_Servo:PWMUDB:runmode_enable\[720]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_0\[787] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_23\[906] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_22\[907] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_21\[908] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_20\[909] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_19\[910] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_18\[911] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_17\[912] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_16\[913] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_15\[914] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_14\[915] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_13\[916] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_12\[917] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_11\[918] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_10\[919] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_9\[920] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_8\[921] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_7\[922] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_6\[923] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_5\[924] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_4\[925] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_3\[926] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_2\[927] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_1\[928] = \PWM_Servo:PWMUDB:MODIN6_1\[929]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN6_1\[929] = \PWM_Servo:PWMUDB:dith_count_1\[737]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:a_0\[930] = \PWM_Servo:PWMUDB:MODIN6_0\[931]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN6_0\[931] = \PWM_Servo:PWMUDB:dith_count_0\[739]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1063] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1064] = one[2]
Removing Rhs of wire Net_223[1065] = \PWM_Servo:Net_96\[755]
Removing Lhs of wire tmpOE__Pin_3_net_0[1073] = one[2]
Removing Lhs of wire tmpOE__Pin_4_net_0[1079] = one[2]
Removing Lhs of wire tmpOE__Pin_5_net_0[1085] = one[2]
Removing Lhs of wire tmpOE__Pin_6_net_0[1091] = one[2]
Removing Lhs of wire \Timer_Nav:Net_260\[1101] = zero[18]
Removing Lhs of wire \Timer_Nav:Net_266\[1102] = one[2]
Removing Lhs of wire \Timer_Nav:Net_102\[1109] = one[2]
Removing Lhs of wire tmpOE__Pin_7_net_0[1112] = one[2]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:ctrl_enable\[1138] = \Timer_Infrared_0:TimerUDB:control_7\[1130]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:ctrl_cmode_1\[1140] = one[2]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:ctrl_cmode_0\[1141] = one[2]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:ctrl_ic_1\[1144] = \Timer_Infrared_0:TimerUDB:control_1\[1136]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:ctrl_ic_0\[1145] = \Timer_Infrared_0:TimerUDB:control_0\[1137]
Removing Rhs of wire \Timer_Infrared_0:TimerUDB:timer_enable\[1149] = \Timer_Infrared_0:TimerUDB:runmode_enable\[1223]
Removing Rhs of wire \Timer_Infrared_0:TimerUDB:run_mode\[1150] = \Timer_Infrared_0:TimerUDB:hwEnable\[1151]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:run_mode\[1150] = \Timer_Infrared_0:TimerUDB:control_7\[1130]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:trigger_enable\[1153] = one[2]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:tc_i\[1155] = \Timer_Infrared_0:TimerUDB:status_tc\[1152]
Removing Lhs of wire Net_490[1161] = zero[18]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[1162] = \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1201]
Removing Rhs of wire add_vv_vv_MODGEN_9_1[1163] = \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_1\[1218]
Removing Rhs of wire add_vv_vv_MODGEN_9_0[1165] = \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:s_0\[1219]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:capt_fifo_load_int\[1167] = \Timer_Infrared_0:TimerUDB:capt_int_temp\[1166]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_1\[1168] = MODIN7_1[1169]
Removing Rhs of wire MODIN7_1[1169] = \Timer_Infrared_0:TimerUDB:int_capt_count_1\[1160]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newa_0\[1170] = MODIN7_0[1171]
Removing Rhs of wire MODIN7_0[1171] = \Timer_Infrared_0:TimerUDB:int_capt_count_0\[1164]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_1\[1172] = MODIN8_1[1173]
Removing Rhs of wire MODIN8_1[1173] = \Timer_Infrared_0:TimerUDB:control_1\[1136]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:newb_0\[1174] = MODIN8_0[1175]
Removing Rhs of wire MODIN8_0[1175] = \Timer_Infrared_0:TimerUDB:control_0\[1137]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_1\[1176] = MODIN7_1[1169]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:dataa_0\[1177] = MODIN7_0[1171]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_1\[1178] = MODIN8_1[1173]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:datab_0\[1179] = MODIN8_0[1175]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_1\[1180] = MODIN7_1[1169]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:a_0\[1181] = MODIN7_0[1171]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_1\[1182] = MODIN8_1[1173]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:b_0\[1183] = MODIN8_0[1175]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_0\[1186] = one[2]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_0\[1187] = \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1185]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eqi_0\[1189] = \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\[1188]
Removing Rhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\[1201] = \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:aeqb_1\[1190]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_1\[1212] = MODIN7_1[1169]
Removing Lhs of wire MODIN9_1[1213] = MODIN7_1[1169]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:a_0\[1214] = MODIN7_0[1171]
Removing Lhs of wire MODIN9_0[1215] = MODIN7_0[1171]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1221] = one[2]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1222] = one[2]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:status_6\[1225] = zero[18]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:status_5\[1226] = zero[18]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:status_4\[1227] = zero[18]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:status_0\[1228] = \Timer_Infrared_0:TimerUDB:status_tc\[1152]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:status_1\[1229] = \Timer_Infrared_0:TimerUDB:capt_int_temp\[1166]
Removing Rhs of wire \Timer_Infrared_0:TimerUDB:status_2\[1230] = \Timer_Infrared_0:TimerUDB:fifo_full\[1231]
Removing Rhs of wire \Timer_Infrared_0:TimerUDB:status_3\[1232] = \Timer_Infrared_0:TimerUDB:fifo_nempty\[1233]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:cs_addr_2\[1235] = zero[18]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:cs_addr_1\[1236] = \Timer_Infrared_0:TimerUDB:trig_reg\[1224]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:cs_addr_0\[1237] = \Timer_Infrared_0:TimerUDB:per_zero\[1154]
Removing Lhs of wire tmpOE__Pin_8_net_0[1371] = one[2]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:ctrl_enable\[1396] = \Timer_Infrared_1:TimerUDB:control_7\[1388]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:ctrl_cmode_1\[1398] = one[2]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:ctrl_cmode_0\[1399] = one[2]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:ctrl_ic_1\[1402] = \Timer_Infrared_1:TimerUDB:control_1\[1394]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:ctrl_ic_0\[1403] = \Timer_Infrared_1:TimerUDB:control_0\[1395]
Removing Rhs of wire \Timer_Infrared_1:TimerUDB:timer_enable\[1407] = \Timer_Infrared_1:TimerUDB:runmode_enable\[1481]
Removing Rhs of wire \Timer_Infrared_1:TimerUDB:run_mode\[1408] = \Timer_Infrared_1:TimerUDB:hwEnable\[1409]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:run_mode\[1408] = \Timer_Infrared_1:TimerUDB:control_7\[1388]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:trigger_enable\[1411] = one[2]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:tc_i\[1413] = \Timer_Infrared_1:TimerUDB:status_tc\[1410]
Removing Lhs of wire Net_734[1419] = zero[18]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[1420] = \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1459]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[1421] = \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_1\[1476]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[1423] = \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:s_0\[1477]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:capt_fifo_load_int\[1425] = \Timer_Infrared_1:TimerUDB:capt_int_temp\[1424]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_1\[1426] = MODIN10_1[1427]
Removing Rhs of wire MODIN10_1[1427] = \Timer_Infrared_1:TimerUDB:int_capt_count_1\[1418]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newa_0\[1428] = MODIN10_0[1429]
Removing Rhs of wire MODIN10_0[1429] = \Timer_Infrared_1:TimerUDB:int_capt_count_0\[1422]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_1\[1430] = MODIN11_1[1431]
Removing Rhs of wire MODIN11_1[1431] = \Timer_Infrared_1:TimerUDB:control_1\[1394]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:newb_0\[1432] = MODIN11_0[1433]
Removing Rhs of wire MODIN11_0[1433] = \Timer_Infrared_1:TimerUDB:control_0\[1395]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_1\[1434] = MODIN10_1[1427]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:dataa_0\[1435] = MODIN10_0[1429]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_1\[1436] = MODIN11_1[1431]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:datab_0\[1437] = MODIN11_0[1433]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_1\[1438] = MODIN10_1[1427]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:a_0\[1439] = MODIN10_0[1429]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_1\[1440] = MODIN11_1[1431]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:b_0\[1441] = MODIN11_0[1433]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_0\[1444] = one[2]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_0\[1445] = \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1443]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eqi_0\[1447] = \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\[1446]
Removing Rhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\[1459] = \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:aeqb_1\[1448]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_1\[1470] = MODIN10_1[1427]
Removing Lhs of wire MODIN12_1[1471] = MODIN10_1[1427]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:a_0\[1472] = MODIN10_0[1429]
Removing Lhs of wire MODIN12_0[1473] = MODIN10_0[1429]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1479] = one[2]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1480] = one[2]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:status_6\[1483] = zero[18]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:status_5\[1484] = zero[18]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:status_4\[1485] = zero[18]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:status_0\[1486] = \Timer_Infrared_1:TimerUDB:status_tc\[1410]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:status_1\[1487] = \Timer_Infrared_1:TimerUDB:capt_int_temp\[1424]
Removing Rhs of wire \Timer_Infrared_1:TimerUDB:status_2\[1488] = \Timer_Infrared_1:TimerUDB:fifo_full\[1489]
Removing Rhs of wire \Timer_Infrared_1:TimerUDB:status_3\[1490] = \Timer_Infrared_1:TimerUDB:fifo_nempty\[1491]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:cs_addr_2\[1493] = zero[18]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:cs_addr_1\[1494] = \Timer_Infrared_1:TimerUDB:trig_reg\[1482]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:cs_addr_0\[1495] = \Timer_Infrared_1:TimerUDB:per_zero\[1412]
Removing Lhs of wire tmpOE__Pin_9_net_0[1628] = one[2]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:ctrl_enable\[1653] = \Timer_Infrared_2:TimerUDB:control_7\[1645]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:ctrl_cmode_1\[1655] = one[2]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:ctrl_cmode_0\[1656] = one[2]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:ctrl_ic_1\[1659] = \Timer_Infrared_2:TimerUDB:control_1\[1651]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:ctrl_ic_0\[1660] = \Timer_Infrared_2:TimerUDB:control_0\[1652]
Removing Rhs of wire \Timer_Infrared_2:TimerUDB:timer_enable\[1664] = \Timer_Infrared_2:TimerUDB:runmode_enable\[1738]
Removing Rhs of wire \Timer_Infrared_2:TimerUDB:run_mode\[1665] = \Timer_Infrared_2:TimerUDB:hwEnable\[1666]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:run_mode\[1665] = \Timer_Infrared_2:TimerUDB:control_7\[1645]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:trigger_enable\[1668] = one[2]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:tc_i\[1670] = \Timer_Infrared_2:TimerUDB:status_tc\[1667]
Removing Lhs of wire Net_745[1676] = zero[18]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[1677] = \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\[1716]
Removing Rhs of wire add_vv_vv_MODGEN_13_1[1678] = \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_1\[1733]
Removing Rhs of wire add_vv_vv_MODGEN_13_0[1680] = \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:s_0\[1734]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:capt_fifo_load_int\[1682] = \Timer_Infrared_2:TimerUDB:capt_int_temp\[1681]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_1\[1683] = MODIN13_1[1684]
Removing Rhs of wire MODIN13_1[1684] = \Timer_Infrared_2:TimerUDB:int_capt_count_1\[1675]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newa_0\[1685] = MODIN13_0[1686]
Removing Rhs of wire MODIN13_0[1686] = \Timer_Infrared_2:TimerUDB:int_capt_count_0\[1679]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_1\[1687] = MODIN14_1[1688]
Removing Rhs of wire MODIN14_1[1688] = \Timer_Infrared_2:TimerUDB:control_1\[1651]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:newb_0\[1689] = MODIN14_0[1690]
Removing Rhs of wire MODIN14_0[1690] = \Timer_Infrared_2:TimerUDB:control_0\[1652]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_1\[1691] = MODIN13_1[1684]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:dataa_0\[1692] = MODIN13_0[1686]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_1\[1693] = MODIN14_1[1688]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:datab_0\[1694] = MODIN14_0[1690]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_1\[1695] = MODIN13_1[1684]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:a_0\[1696] = MODIN13_0[1686]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_1\[1697] = MODIN14_1[1688]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:b_0\[1698] = MODIN14_0[1690]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_0\[1701] = one[2]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_0\[1702] = \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1700]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eqi_0\[1704] = \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\[1703]
Removing Rhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\[1716] = \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:aeqb_1\[1705]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_1\[1727] = MODIN13_1[1684]
Removing Lhs of wire MODIN15_1[1728] = MODIN13_1[1684]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:a_0\[1729] = MODIN13_0[1686]
Removing Lhs of wire MODIN15_0[1730] = MODIN13_0[1686]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[1736] = one[2]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[1737] = one[2]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:status_6\[1740] = zero[18]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:status_5\[1741] = zero[18]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:status_4\[1742] = zero[18]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:status_0\[1743] = \Timer_Infrared_2:TimerUDB:status_tc\[1667]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:status_1\[1744] = \Timer_Infrared_2:TimerUDB:capt_int_temp\[1681]
Removing Rhs of wire \Timer_Infrared_2:TimerUDB:status_2\[1745] = \Timer_Infrared_2:TimerUDB:fifo_full\[1746]
Removing Rhs of wire \Timer_Infrared_2:TimerUDB:status_3\[1747] = \Timer_Infrared_2:TimerUDB:fifo_nempty\[1748]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:cs_addr_2\[1750] = zero[18]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:cs_addr_1\[1751] = \Timer_Infrared_2:TimerUDB:trig_reg\[1739]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:cs_addr_0\[1752] = \Timer_Infrared_2:TimerUDB:per_zero\[1669]
Removing Lhs of wire tmpOE__Pin_10_net_0[1885] = one[2]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:ctrl_enable\[1910] = \Timer_Infrared_3:TimerUDB:control_7\[1902]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:ctrl_cmode_1\[1912] = one[2]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:ctrl_cmode_0\[1913] = one[2]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:ctrl_ic_1\[1916] = \Timer_Infrared_3:TimerUDB:control_1\[1908]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:ctrl_ic_0\[1917] = \Timer_Infrared_3:TimerUDB:control_0\[1909]
Removing Rhs of wire \Timer_Infrared_3:TimerUDB:timer_enable\[1921] = \Timer_Infrared_3:TimerUDB:runmode_enable\[1995]
Removing Rhs of wire \Timer_Infrared_3:TimerUDB:run_mode\[1922] = \Timer_Infrared_3:TimerUDB:hwEnable\[1923]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:run_mode\[1922] = \Timer_Infrared_3:TimerUDB:control_7\[1902]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:trigger_enable\[1925] = one[2]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:tc_i\[1927] = \Timer_Infrared_3:TimerUDB:status_tc\[1924]
Removing Lhs of wire Net_777[1933] = zero[18]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_14\[1934] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xeq\[1973]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_15_1\[1935] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_1\[1990]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_15_0\[1937] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_0\[1991]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:capt_fifo_load_int\[1939] = \Timer_Infrared_3:TimerUDB:capt_int_temp\[1938]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newa_1\[1940] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN16_1\[1941]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN16_1\[1941] = \Timer_Infrared_3:TimerUDB:int_capt_count_1\[1932]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newa_0\[1942] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN16_0\[1943]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN16_0\[1943] = \Timer_Infrared_3:TimerUDB:int_capt_count_0\[1936]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newb_1\[1944] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN17_1\[1945]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN17_1\[1945] = \Timer_Infrared_3:TimerUDB:control_1\[1908]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:newb_0\[1946] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN17_0\[1947]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN17_0\[1947] = \Timer_Infrared_3:TimerUDB:control_0\[1909]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:dataa_1\[1948] = \Timer_Infrared_3:TimerUDB:int_capt_count_1\[1932]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:dataa_0\[1949] = \Timer_Infrared_3:TimerUDB:int_capt_count_0\[1936]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:datab_1\[1950] = \Timer_Infrared_3:TimerUDB:control_1\[1908]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:datab_0\[1951] = \Timer_Infrared_3:TimerUDB:control_0\[1909]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:a_1\[1952] = \Timer_Infrared_3:TimerUDB:int_capt_count_1\[1932]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:a_0\[1953] = \Timer_Infrared_3:TimerUDB:int_capt_count_0\[1936]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:b_1\[1954] = \Timer_Infrared_3:TimerUDB:control_1\[1908]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:b_0\[1955] = \Timer_Infrared_3:TimerUDB:control_0\[1909]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:aeqb_0\[1958] = one[2]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_0\[1959] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_0\[1957]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eqi_0\[1961] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_1\[1960]
Removing Rhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xeq\[1973] = \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:aeqb_1\[1962]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:a_1\[1984] = \Timer_Infrared_3:TimerUDB:int_capt_count_1\[1932]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN18_1\[1985] = \Timer_Infrared_3:TimerUDB:int_capt_count_1\[1932]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:a_0\[1986] = \Timer_Infrared_3:TimerUDB:int_capt_count_0\[1936]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODIN18_0\[1987] = \Timer_Infrared_3:TimerUDB:int_capt_count_0\[1936]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[1993] = one[2]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[1994] = one[2]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:status_6\[1997] = zero[18]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:status_5\[1998] = zero[18]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:status_4\[1999] = zero[18]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:status_0\[2000] = \Timer_Infrared_3:TimerUDB:status_tc\[1924]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:status_1\[2001] = \Timer_Infrared_3:TimerUDB:capt_int_temp\[1938]
Removing Rhs of wire \Timer_Infrared_3:TimerUDB:status_2\[2002] = \Timer_Infrared_3:TimerUDB:fifo_full\[2003]
Removing Rhs of wire \Timer_Infrared_3:TimerUDB:status_3\[2004] = \Timer_Infrared_3:TimerUDB:fifo_nempty\[2005]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:cs_addr_2\[2007] = zero[18]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:cs_addr_1\[2008] = \Timer_Infrared_3:TimerUDB:trig_reg\[1996]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:cs_addr_0\[2009] = \Timer_Infrared_3:TimerUDB:per_zero\[1926]
Removing Lhs of wire \Control_Reg:clk\[2141] = zero[18]
Removing Lhs of wire \Control_Reg:rst\[2142] = zero[18]
Removing Rhs of wire Net_1116[2143] = \Control_Reg:control_out_0\[2144]
Removing Rhs of wire Net_1116[2143] = \Control_Reg:control_0\[2167]
Removing Rhs of wire Net_1092[2145] = \Control_Reg:control_out_1\[2146]
Removing Rhs of wire Net_1092[2145] = \Control_Reg:control_1\[2166]
Removing Rhs of wire Net_1096[2147] = \Control_Reg:control_out_2\[2148]
Removing Rhs of wire Net_1096[2147] = \Control_Reg:control_2\[2165]
Removing Rhs of wire Net_1104[2149] = \Control_Reg:control_out_3\[2150]
Removing Rhs of wire Net_1104[2149] = \Control_Reg:control_3\[2164]
Removing Lhs of wire tmpOE__Pin_11_net_0[2169] = one[2]
Removing Lhs of wire \PWM_Motor:PWMUDB:tc_reg_i\\D\[2174] = \PWM_Motor:PWMUDB:tc_i\[5]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCapture\\D\[2175] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_last\\D\[2176] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\D\[2179] = one[2]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\D\[2180] = one[2]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_reg_i\\D\[2183] = \PWM_Motor:PWMUDB:pwm_i\[68]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm1_reg_i\\D\[2184] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm2_reg_i\\D\[2185] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\D\[2186] = \PWM_Motor:PWMUDB:cmp1_status\[88]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\D\[2187] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\D\[2188] = one[2]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCompare1\\D\[2189] = \PWM_Motor:PWMUDB:cmp1\[65]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2190] = zero[18]
Removing Lhs of wire \UART:BUART:tx_bitclk\\D\[2195] = \UART:BUART:tx_bitclk_enable_pre\[413]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2205] = \UART:BUART:rx_bitclk_pre\[516]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2214] = \UART:BUART:rx_parity_error_pre\[593]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2215] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:tc_reg_i\\D\[2219] = \PWM_Servo:PWMUDB:tc_i\[691]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCapture\\D\[2220] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_last\\D\[2221] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\D\[2224] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\D\[2225] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_reg_i\\D\[2228] = \PWM_Servo:PWMUDB:pwm_i\[753]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_reg_i\\D\[2229] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_reg_i\\D\[2230] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\D\[2231] = \PWM_Servo:PWMUDB:cmp1_status\[773]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\D\[2232] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\D\[2233] = one[2]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCompare1\\D\[2234] = \PWM_Servo:PWMUDB:cmp1\[750]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:capture_last\\D\[2235] = Net_1017[1118]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:tc_reg_i\\D\[2236] = \Timer_Infrared_0:TimerUDB:status_tc\[1152]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:hwEnable_reg\\D\[2237] = \Timer_Infrared_0:TimerUDB:control_7\[1130]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:capture_out_reg_i\\D\[2238] = \Timer_Infrared_0:TimerUDB:capt_fifo_load\[1148]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:capture_last\\D\[2242] = Net_733[1377]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:tc_reg_i\\D\[2243] = \Timer_Infrared_1:TimerUDB:status_tc\[1410]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:hwEnable_reg\\D\[2244] = \Timer_Infrared_1:TimerUDB:control_7\[1388]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:capture_out_reg_i\\D\[2245] = \Timer_Infrared_1:TimerUDB:capt_fifo_load\[1406]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:capture_last\\D\[2249] = Net_744[1634]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:tc_reg_i\\D\[2250] = \Timer_Infrared_2:TimerUDB:status_tc\[1667]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:hwEnable_reg\\D\[2251] = \Timer_Infrared_2:TimerUDB:control_7\[1645]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:capture_out_reg_i\\D\[2252] = \Timer_Infrared_2:TimerUDB:capt_fifo_load\[1663]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:capture_last\\D\[2256] = Net_789[1891]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:tc_reg_i\\D\[2257] = \Timer_Infrared_3:TimerUDB:status_tc\[1924]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:hwEnable_reg\\D\[2258] = \Timer_Infrared_3:TimerUDB:control_7\[1902]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:capture_out_reg_i\\D\[2259] = \Timer_Infrared_3:TimerUDB:capt_fifo_load\[1920]

------------------------------------------------------
Aliased 0 equations, 519 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:cmp1\' (cost = 0):
\PWM_Motor:PWMUDB:cmp1\ <= (\PWM_Motor:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:counter_load\' (cost = 3):
\UART:BUART:counter_load\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART:BUART:tx_counter_tc\' (cost = 0):
\UART:BUART:tx_counter_tc\ <= (not \UART:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:cmp1\' (cost = 0):
\PWM_Servo:PWMUDB:cmp1\ <= (\PWM_Servo:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_1017' (cost = 5):
Net_1017 <= ((Net_616 and Net_1116));

Note:  Expanding virtual equation for '\Timer_Infrared_0:TimerUDB:fifo_load_polarized\' (cost = 3):
\Timer_Infrared_0:TimerUDB:fifo_load_polarized\ <= ((not \Timer_Infrared_0:TimerUDB:capture_last\ and Net_616 and Net_1116)
	OR (not Net_616 and \Timer_Infrared_0:TimerUDB:capture_last\)
	OR (not Net_1116 and \Timer_Infrared_0:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Infrared_0:TimerUDB:timer_enable\' (cost = 0):
\Timer_Infrared_0:TimerUDB:timer_enable\ <= (\Timer_Infrared_0:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN7_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_0' (cost = 0):
add_vv_vv_MODGEN_9_0 <= (not MODIN7_0);

Note:  Expanding virtual equation for '\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN7_1 and not MODIN8_1)
	OR (MODIN7_1 and MODIN8_1));

Note:  Expanding virtual equation for '\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN7_0 and not MODIN8_0)
	OR (MODIN7_0 and MODIN8_0));

Note:  Expanding virtual equation for '\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for '\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\' (cost = 60):
\Timer_Infrared_0:TimerUDB:sIntCapCount:MODULE_8:g1:a0:xeq\ <= ((not MODIN7_1 and not MODIN7_0 and not MODIN8_1 and not MODIN8_0)
	OR (not MODIN7_1 and not MODIN8_1 and MODIN7_0 and MODIN8_0)
	OR (not MODIN7_0 and not MODIN8_0 and MODIN7_1 and MODIN8_1)
	OR (MODIN7_1 and MODIN7_0 and MODIN8_1 and MODIN8_0));

Note:  Expanding virtual equation for 'Net_733' (cost = 5):
Net_733 <= ((Net_1091 and Net_1092));

Note:  Expanding virtual equation for '\Timer_Infrared_1:TimerUDB:fifo_load_polarized\' (cost = 3):
\Timer_Infrared_1:TimerUDB:fifo_load_polarized\ <= ((not \Timer_Infrared_1:TimerUDB:capture_last\ and Net_1091 and Net_1092)
	OR (not Net_1091 and \Timer_Infrared_1:TimerUDB:capture_last\)
	OR (not Net_1092 and \Timer_Infrared_1:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Infrared_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_Infrared_1:TimerUDB:timer_enable\ <= (\Timer_Infrared_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN10_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN10_0);

Note:  Expanding virtual equation for '\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN10_1 and not MODIN11_1)
	OR (MODIN10_1 and MODIN11_1));

Note:  Expanding virtual equation for '\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN10_0 and not MODIN11_0)
	OR (MODIN10_0 and MODIN11_0));

Note:  Expanding virtual equation for '\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for '\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\' (cost = 60):
\Timer_Infrared_1:TimerUDB:sIntCapCount:MODULE_10:g1:a0:xeq\ <= ((not MODIN10_1 and not MODIN10_0 and not MODIN11_1 and not MODIN11_0)
	OR (not MODIN10_1 and not MODIN11_1 and MODIN10_0 and MODIN11_0)
	OR (not MODIN10_0 and not MODIN11_0 and MODIN10_1 and MODIN11_1)
	OR (MODIN10_1 and MODIN10_0 and MODIN11_1 and MODIN11_0));

Note:  Expanding virtual equation for 'Net_744' (cost = 5):
Net_744 <= ((Net_1102 and Net_1096));

Note:  Expanding virtual equation for '\Timer_Infrared_2:TimerUDB:fifo_load_polarized\' (cost = 3):
\Timer_Infrared_2:TimerUDB:fifo_load_polarized\ <= ((not \Timer_Infrared_2:TimerUDB:capture_last\ and Net_1102 and Net_1096)
	OR (not Net_1102 and \Timer_Infrared_2:TimerUDB:capture_last\)
	OR (not Net_1096 and \Timer_Infrared_2:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Infrared_2:TimerUDB:timer_enable\' (cost = 0):
\Timer_Infrared_2:TimerUDB:timer_enable\ <= (\Timer_Infrared_2:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_13_0' (cost = 0):
add_vv_vv_MODGEN_13_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN13_1 and not MODIN14_1)
	OR (MODIN13_1 and MODIN14_1));

Note:  Expanding virtual equation for '\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN13_0 and not MODIN14_0)
	OR (MODIN13_0 and MODIN14_0));

Note:  Expanding virtual equation for '\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:gx:u0:eq_1\ <= ((not MODIN13_1 and not MODIN13_0 and not MODIN14_1 and not MODIN14_0)
	OR (not MODIN13_1 and not MODIN14_1 and MODIN13_0 and MODIN14_0)
	OR (not MODIN13_0 and not MODIN14_0 and MODIN13_1 and MODIN14_1)
	OR (MODIN13_1 and MODIN13_0 and MODIN14_1 and MODIN14_0));

Note:  Expanding virtual equation for '\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\' (cost = 60):
\Timer_Infrared_2:TimerUDB:sIntCapCount:MODULE_12:g1:a0:xeq\ <= ((not MODIN13_1 and not MODIN13_0 and not MODIN14_1 and not MODIN14_0)
	OR (not MODIN13_1 and not MODIN14_1 and MODIN13_0 and MODIN14_0)
	OR (not MODIN13_0 and not MODIN14_0 and MODIN13_1 and MODIN14_1)
	OR (MODIN13_1 and MODIN13_0 and MODIN14_1 and MODIN14_0));

Note:  Expanding virtual equation for 'Net_789' (cost = 5):
Net_789 <= ((Net_1101 and Net_1104));

Note:  Expanding virtual equation for '\Timer_Infrared_3:TimerUDB:fifo_load_polarized\' (cost = 3):
\Timer_Infrared_3:TimerUDB:fifo_load_polarized\ <= ((not \Timer_Infrared_3:TimerUDB:capture_last\ and Net_1101 and Net_1104)
	OR (not Net_1101 and \Timer_Infrared_3:TimerUDB:capture_last\)
	OR (not Net_1104 and \Timer_Infrared_3:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Infrared_3:TimerUDB:timer_enable\' (cost = 0):
\Timer_Infrared_3:TimerUDB:timer_enable\ <= (\Timer_Infrared_3:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_Infrared_3:TimerUDB:control_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_1\)
	OR (\Timer_Infrared_3:TimerUDB:control_1\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_Infrared_3:TimerUDB:control_0\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\)
	OR (\Timer_Infrared_3:TimerUDB:control_0\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:gx:u0:eq_1\ <= ((not \Timer_Infrared_3:TimerUDB:control_1\ and not \Timer_Infrared_3:TimerUDB:control_0\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Infrared_3:TimerUDB:control_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and \Timer_Infrared_3:TimerUDB:control_0\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Infrared_3:TimerUDB:control_0\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:control_1\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\)
	OR (\Timer_Infrared_3:TimerUDB:control_1\ and \Timer_Infrared_3:TimerUDB:control_0\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xeq\' (cost = 60):
\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_14:g1:a0:xeq\ <= ((not \Timer_Infrared_3:TimerUDB:control_1\ and not \Timer_Infrared_3:TimerUDB:control_0\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Infrared_3:TimerUDB:control_1\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and \Timer_Infrared_3:TimerUDB:control_0\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Infrared_3:TimerUDB:control_0\ and not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:control_1\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\)
	OR (\Timer_Infrared_3:TimerUDB:control_1\ and \Timer_Infrared_3:TimerUDB:control_0\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_Infrared_3:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_0\' (cost = 0):
\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_0\ <= (not \Timer_Infrared_3:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Motor:PWMUDB:dith_count_0\ and \PWM_Motor:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_Servo:PWMUDB:dith_count_0\ and \PWM_Servo:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Virtual signal \Timer_Infrared_0:TimerUDB:capt_fifo_load\ with ( cost: 280 or cost_inv: 5)  > 90 or with size: 3 > 102 has been made a (soft) node.
\Timer_Infrared_0:TimerUDB:capt_fifo_load\ <= ((not \Timer_Infrared_0:TimerUDB:capture_last\ and Net_616 and \Timer_Infrared_0:TimerUDB:control_7\ and Net_1116)
	OR (not Net_616 and \Timer_Infrared_0:TimerUDB:control_7\ and \Timer_Infrared_0:TimerUDB:capture_last\)
	OR (not Net_1116 and \Timer_Infrared_0:TimerUDB:control_7\ and \Timer_Infrared_0:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_9_1' (cost = 8):
add_vv_vv_MODGEN_9_1 <= ((not MODIN7_0 and MODIN7_1)
	OR (not MODIN7_1 and MODIN7_0));

Note:  Virtual signal \Timer_Infrared_1:TimerUDB:capt_fifo_load\ with ( cost: 280 or cost_inv: 5)  > 90 or with size: 3 > 102 has been made a (soft) node.
\Timer_Infrared_1:TimerUDB:capt_fifo_load\ <= ((not \Timer_Infrared_1:TimerUDB:capture_last\ and Net_1091 and \Timer_Infrared_1:TimerUDB:control_7\ and Net_1092)
	OR (not Net_1091 and \Timer_Infrared_1:TimerUDB:control_7\ and \Timer_Infrared_1:TimerUDB:capture_last\)
	OR (not Net_1092 and \Timer_Infrared_1:TimerUDB:control_7\ and \Timer_Infrared_1:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 8):
add_vv_vv_MODGEN_11_1 <= ((not MODIN10_0 and MODIN10_1)
	OR (not MODIN10_1 and MODIN10_0));

Note:  Virtual signal \Timer_Infrared_2:TimerUDB:capt_fifo_load\ with ( cost: 280 or cost_inv: 5)  > 90 or with size: 3 > 102 has been made a (soft) node.
\Timer_Infrared_2:TimerUDB:capt_fifo_load\ <= ((not \Timer_Infrared_2:TimerUDB:capture_last\ and Net_1102 and \Timer_Infrared_2:TimerUDB:control_7\ and Net_1096)
	OR (not Net_1102 and \Timer_Infrared_2:TimerUDB:control_7\ and \Timer_Infrared_2:TimerUDB:capture_last\)
	OR (not Net_1096 and \Timer_Infrared_2:TimerUDB:control_7\ and \Timer_Infrared_2:TimerUDB:capture_last\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_13_1' (cost = 8):
add_vv_vv_MODGEN_13_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Virtual signal \Timer_Infrared_3:TimerUDB:capt_fifo_load\ with ( cost: 280 or cost_inv: 5)  > 90 or with size: 3 > 102 has been made a (soft) node.
\Timer_Infrared_3:TimerUDB:capt_fifo_load\ <= ((not \Timer_Infrared_3:TimerUDB:capture_last\ and Net_1101 and \Timer_Infrared_3:TimerUDB:control_7\ and Net_1104)
	OR (not Net_1101 and \Timer_Infrared_3:TimerUDB:control_7\ and \Timer_Infrared_3:TimerUDB:capture_last\)
	OR (not Net_1104 and \Timer_Infrared_3:TimerUDB:control_7\ and \Timer_Infrared_3:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_1\' (cost = 8):
\Timer_Infrared_3:TimerUDB:sIntCapCount:MODULE_15:g2:a0:s_1\ <= ((not \Timer_Infrared_3:TimerUDB:int_capt_count_0\ and \Timer_Infrared_3:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Infrared_3:TimerUDB:int_capt_count_1\ and \Timer_Infrared_3:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_461 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_461 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_461 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_461 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_461 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 123 signals.
	Turned 4 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Motor:PWMUDB:final_capture\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_Servo:PWMUDB:final_capture\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_Motor:PWMUDB:final_capture\[103] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[301] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[311] = zero[18]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[321] = zero[18]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[480] = \UART:BUART:rx_bitclk\[528]
Removing Lhs of wire \UART:BUART:rx_status_0\[579] = zero[18]
Removing Lhs of wire \UART:BUART:rx_status_6\[588] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_capture\[788] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1034] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1044] = zero[18]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1054] = zero[18]
Removing Lhs of wire \Timer_Infrared_0:TimerUDB:trig_reg\[1224] = \Timer_Infrared_0:TimerUDB:control_7\[1130]
Removing Lhs of wire \Timer_Infrared_1:TimerUDB:trig_reg\[1482] = \Timer_Infrared_1:TimerUDB:control_7\[1388]
Removing Lhs of wire \Timer_Infrared_2:TimerUDB:trig_reg\[1739] = \Timer_Infrared_2:TimerUDB:control_7\[1645]
Removing Lhs of wire \Timer_Infrared_3:TimerUDB:trig_reg\[1996] = \Timer_Infrared_3:TimerUDB:control_7\[1902]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\D\[2177] = \PWM_Motor:PWMUDB:ctrl_enable\[13]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2197] = \UART:BUART:tx_ctrl_mark_last\[471]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2209] = zero[18]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2210] = zero[18]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2212] = zero[18]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2213] = \UART:BUART:rx_markspace_pre\[592]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2218] = \UART:BUART:rx_parity_bit\[598]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\D\[2222] = \PWM_Servo:PWMUDB:ctrl_enable\[699]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_461 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_461 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\carlab_302.cyprj -dcpsoc3 carlab_302.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.737ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.1118, Family: PSoC3, Started at: Friday, 12 May 2017 03:05:05
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\carlab_302.cyprj -d CY8C5868AXI-LP035 carlab_302.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Motor:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_724:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_0:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_0:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_0:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_1:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_1:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_1:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_2:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_2:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_2:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_3:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_3:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_3:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_724D:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_Infrared'. Fanout=8, Signal=Net_791
    Digital Clock 1: Automatic-assigning  clock 'Clock_Nav'. Fanout=1, Signal=Net_433
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'Clock_Servo'. Fanout=2, Signal=Net_213
    Digital Clock 4: Automatic-assigning  clock 'Clock_Motor'. Fanout=3, Signal=Net_17
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Motor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Motor was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Motor, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Motor was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Motor, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Servo was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Servo, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Servo was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Servo, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Infrared_0:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Infrared was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Infrared, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Infrared_0:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Infrared was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Infrared, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Infrared_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Infrared was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Infrared, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Infrared_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Infrared was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Infrared, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Infrared_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Infrared was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Infrared, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Infrared_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Infrared was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Infrared, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Infrared_3:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Infrared was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Infrared, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Infrared_3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_Infrared was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Infrared, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_Motor:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_0:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_0:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_0:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_1:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_1:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_1:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_2:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_2:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_2:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_3:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_3:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Timer_Infrared_3:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:tx_ctrl_mark_last\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:rx_address_detected\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\PWM_Motor:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\PWM_Motor:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\PWM_Servo:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_432 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_1101 ,
            pad => Pin_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_1116 ,
            pad => Pin_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_19 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_223 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_319 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_429 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_423 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_616 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_1091 ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_1102 ,
            pad => Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_461 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_153 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN10_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Infrared_1:TimerUDB:capt_fifo_load\
            + !MODIN10_1 * !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + MODIN10_1 * !MODIN10_0 * MODIN11_1 * !MODIN11_0
        );
        Output = MODIN10_0 (fanout=3)

    MacroCell: Name=MODIN10_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              MODIN10_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              MODIN11_1 * !MODIN11_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_0 * 
              MODIN11_1
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_0 * 
              !MODIN11_0
        );
        Output = MODIN10_1 (fanout=3)

    MacroCell: Name=MODIN13_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Infrared_2:TimerUDB:capt_fifo_load\
            + !MODIN13_1 * !MODIN13_0 * !MODIN14_1 * !MODIN14_0
            + MODIN13_1 * !MODIN13_0 * MODIN14_1 * !MODIN14_0
        );
        Output = MODIN13_0 (fanout=3)

    MacroCell: Name=MODIN13_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_1 * 
              MODIN13_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_1 * 
              MODIN14_1 * !MODIN14_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_0 * 
              MODIN14_1
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_0 * 
              !MODIN14_0
        );
        Output = MODIN13_1 (fanout=3)

    MacroCell: Name=MODIN7_0, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Infrared_0:TimerUDB:capt_fifo_load\
            + !MODIN7_1 * !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + MODIN7_1 * !MODIN7_0 * MODIN8_1 * !MODIN8_0
        );
        Output = MODIN7_0 (fanout=3)

    MacroCell: Name=MODIN7_1, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              MODIN7_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              MODIN8_1 * !MODIN8_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_0 * 
              MODIN8_1
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_0 * 
              !MODIN8_0
        );
        Output = MODIN7_1 (fanout=3)

    MacroCell: Name=Net_1017, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_616 * Net_1116
        );
        Output = Net_1017 (fanout=1)

    MacroCell: Name=Net_1115, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_616 * Net_1116
        );
        Output = Net_1115 (fanout=1)

    MacroCell: Name=Net_153, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_153 (fanout=1)

    MacroCell: Name=Net_19, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:ctrl_enable\ * \PWM_Motor:PWMUDB:compare1\
        );
        Output = Net_19 (fanout=1)

    MacroCell: Name=Net_223, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\ * \PWM_Servo:PWMUDB:compare1\
        );
        Output = Net_223 (fanout=1)

    MacroCell: Name=Net_487, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_319
        );
        Output = Net_487 (fanout=1)

    MacroCell: Name=Net_733, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1091 * Net_1092
        );
        Output = Net_733 (fanout=1)

    MacroCell: Name=Net_742, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1091 * Net_1092
        );
        Output = Net_742 (fanout=1)

    MacroCell: Name=Net_744, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1102 * Net_1096
        );
        Output = Net_744 (fanout=1)

    MacroCell: Name=Net_753, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1102 * Net_1096
        );
        Output = Net_753 (fanout=1)

    MacroCell: Name=Net_785, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1101 * Net_1104
        );
        Output = Net_785 (fanout=1)

    MacroCell: Name=Net_789, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1101 * Net_1104
        );
        Output = Net_789 (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Motor:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:compare1\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:compare1\ * !\PWM_Motor:PWMUDB:prevCompare1\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Motor:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Servo:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\ * !\PWM_Servo:PWMUDB:prevCompare1\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Servo:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Servo:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_0:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_616 * \Timer_Infrared_0:TimerUDB:control_7\ * 
              \Timer_Infrared_0:TimerUDB:capture_last\
            + Net_616 * \Timer_Infrared_0:TimerUDB:control_7\ * 
              !\Timer_Infrared_0:TimerUDB:capture_last\ * Net_1116
            + \Timer_Infrared_0:TimerUDB:control_7\ * 
              \Timer_Infrared_0:TimerUDB:capture_last\ * !Net_1116
        );
        Output = \Timer_Infrared_0:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Infrared_0:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              MODIN7_0 * !MODIN8_1 * MODIN8_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * MODIN8_1 * !MODIN8_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              MODIN7_0 * MODIN8_1 * MODIN8_0
        );
        Output = \Timer_Infrared_0:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_0:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_616 * Net_1116
        );
        Output = \Timer_Infrared_0:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_0:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Infrared_0:TimerUDB:control_7\ * 
              \Timer_Infrared_0:TimerUDB:per_zero\
        );
        Output = \Timer_Infrared_0:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1091 * \Timer_Infrared_1:TimerUDB:control_7\ * 
              \Timer_Infrared_1:TimerUDB:capture_last\
            + Net_1091 * \Timer_Infrared_1:TimerUDB:control_7\ * 
              !\Timer_Infrared_1:TimerUDB:capture_last\ * Net_1092
            + \Timer_Infrared_1:TimerUDB:control_7\ * 
              \Timer_Infrared_1:TimerUDB:capture_last\ * !Net_1092
        );
        Output = \Timer_Infrared_1:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Infrared_1:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * !MODIN10_1 * 
              !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * !MODIN10_1 * 
              MODIN10_0 * !MODIN11_1 * MODIN11_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              !MODIN10_0 * MODIN11_1 * !MODIN11_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              MODIN10_0 * MODIN11_1 * MODIN11_0
        );
        Output = \Timer_Infrared_1:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1091 * Net_1092
        );
        Output = \Timer_Infrared_1:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Infrared_1:TimerUDB:control_7\ * 
              \Timer_Infrared_1:TimerUDB:per_zero\
        );
        Output = \Timer_Infrared_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1102 * \Timer_Infrared_2:TimerUDB:control_7\ * 
              \Timer_Infrared_2:TimerUDB:capture_last\
            + Net_1102 * \Timer_Infrared_2:TimerUDB:control_7\ * 
              !\Timer_Infrared_2:TimerUDB:capture_last\ * Net_1096
            + \Timer_Infrared_2:TimerUDB:control_7\ * 
              \Timer_Infrared_2:TimerUDB:capture_last\ * !Net_1096
        );
        Output = \Timer_Infrared_2:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Infrared_2:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * !MODIN13_1 * 
              !MODIN13_0 * !MODIN14_1 * !MODIN14_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * !MODIN13_1 * 
              MODIN13_0 * !MODIN14_1 * MODIN14_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_1 * 
              !MODIN13_0 * MODIN14_1 * !MODIN14_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_1 * 
              MODIN13_0 * MODIN14_1 * MODIN14_0
        );
        Output = \Timer_Infrared_2:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_2:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1102 * Net_1096
        );
        Output = \Timer_Infrared_2:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Infrared_2:TimerUDB:control_7\ * 
              \Timer_Infrared_2:TimerUDB:per_zero\
        );
        Output = \Timer_Infrared_2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_3:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1101 * \Timer_Infrared_3:TimerUDB:control_7\ * 
              \Timer_Infrared_3:TimerUDB:capture_last\
            + Net_1101 * \Timer_Infrared_3:TimerUDB:control_7\ * 
              !\Timer_Infrared_3:TimerUDB:capture_last\ * Net_1104
            + \Timer_Infrared_3:TimerUDB:control_7\ * 
              \Timer_Infrared_3:TimerUDB:capture_last\ * !Net_1104
        );
        Output = \Timer_Infrared_3:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_Infrared_3:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + !\Timer_Infrared_3:TimerUDB:control_1\ * 
              \Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + \Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + \Timer_Infrared_3:TimerUDB:control_1\ * 
              \Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Infrared_3:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_3:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1101 * Net_1104
        );
        Output = \Timer_Infrared_3:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_Infrared_3:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + \Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + !\Timer_Infrared_3:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_Infrared_3:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_Infrared_3:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\
            + \Timer_Infrared_3:TimerUDB:control_1\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Infrared_3:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_Infrared_3:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Infrared_3:TimerUDB:control_7\ * 
              \Timer_Infrared_3:TimerUDB:per_zero\
        );
        Output = \Timer_Infrared_3:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_461 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_461 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_461 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_461
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_461
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_461 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_461 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_461 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_461 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Motor:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_17 ,
            cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motor:PWMUDB:compare1\ ,
            z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_213 ,
            cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_213 ,
            cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Servo:PWMUDB:compare1\ ,
            z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ ,
            chain_in => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Timer_Infrared_0:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_0:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_0:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_0:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Infrared_0:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Infrared_0:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_0:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_0:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_0:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Infrared_0:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_Infrared_0:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_Infrared_0:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_0:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_0:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_0:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Infrared_0:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Infrared_0:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Infrared_0:TimerUDB:status_2\ ,
            chain_in => \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Infrared_0:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Infrared_1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Infrared_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Infrared_1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_1:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Infrared_1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_Infrared_1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_Infrared_1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Infrared_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Infrared_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Infrared_1:TimerUDB:status_2\ ,
            chain_in => \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Infrared_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Infrared_2:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_2:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_2:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Infrared_2:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Infrared_2:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_2:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_2:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Infrared_2:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_Infrared_2:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_Infrared_2:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_2:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_2:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_2:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Infrared_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Infrared_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Infrared_2:TimerUDB:status_2\ ,
            chain_in => \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Infrared_2:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Infrared_3:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_3:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_3:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_3:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Infrared_3:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_Infrared_3:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_3:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_3:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_3:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Infrared_3:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_Infrared_3:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_Infrared_3:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_791 ,
            cs_addr_1 => \Timer_Infrared_3:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_Infrared_3:TimerUDB:per_zero\ ,
            f0_load => \Timer_Infrared_3:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_Infrared_3:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Infrared_3:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Infrared_3:TimerUDB:status_2\ ,
            chain_in => \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Infrared_3:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_17 ,
            status_5 => \PWM_Motor:PWMUDB:status_5\ ,
            status_3 => \PWM_Motor:PWMUDB:status_3\ ,
            status_2 => \PWM_Motor:PWMUDB:tc_i\ ,
            status_0 => \PWM_Motor:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_213 ,
            status_5 => \PWM_Servo:PWMUDB:status_5\ ,
            status_3 => \PWM_Servo:PWMUDB:status_3\ ,
            status_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            status_0 => \PWM_Servo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Infrared_0:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_791 ,
            status_3 => \Timer_Infrared_0:TimerUDB:status_3\ ,
            status_2 => \Timer_Infrared_0:TimerUDB:status_2\ ,
            status_1 => \Timer_Infrared_0:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Infrared_0:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Infrared_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_791 ,
            status_3 => \Timer_Infrared_1:TimerUDB:status_3\ ,
            status_2 => \Timer_Infrared_1:TimerUDB:status_2\ ,
            status_1 => \Timer_Infrared_1:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Infrared_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Infrared_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_791 ,
            status_3 => \Timer_Infrared_2:TimerUDB:status_3\ ,
            status_2 => \Timer_Infrared_2:TimerUDB:status_2\ ,
            status_1 => \Timer_Infrared_2:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Infrared_2:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Infrared_3:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_791 ,
            status_3 => \Timer_Infrared_3:TimerUDB:status_3\ ,
            status_2 => \Timer_Infrared_3:TimerUDB:status_2\ ,
            status_1 => \Timer_Infrared_3:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_Infrared_3:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_802 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg:control_7\ ,
            control_6 => \Control_Reg:control_6\ ,
            control_5 => \Control_Reg:control_5\ ,
            control_4 => \Control_Reg:control_4\ ,
            control_3 => Net_1104 ,
            control_2 => Net_1096 ,
            control_1 => Net_1092 ,
            control_0 => Net_1116 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_17 ,
            control_7 => \PWM_Motor:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_Motor:PWMUDB:control_6\ ,
            control_5 => \PWM_Motor:PWMUDB:control_5\ ,
            control_4 => \PWM_Motor:PWMUDB:control_4\ ,
            control_3 => \PWM_Motor:PWMUDB:control_3\ ,
            control_2 => \PWM_Motor:PWMUDB:control_2\ ,
            control_1 => \PWM_Motor:PWMUDB:control_1\ ,
            control_0 => \PWM_Motor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_213 ,
            control_7 => \PWM_Servo:PWMUDB:ctrl_enable\ ,
            control_6 => \PWM_Servo:PWMUDB:control_6\ ,
            control_5 => \PWM_Servo:PWMUDB:control_5\ ,
            control_4 => \PWM_Servo:PWMUDB:control_4\ ,
            control_3 => \PWM_Servo:PWMUDB:control_3\ ,
            control_2 => \PWM_Servo:PWMUDB:control_2\ ,
            control_1 => \PWM_Servo:PWMUDB:control_1\ ,
            control_0 => \PWM_Servo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Infrared_0:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_791 ,
            control_7 => \Timer_Infrared_0:TimerUDB:control_7\ ,
            control_6 => \Timer_Infrared_0:TimerUDB:control_6\ ,
            control_5 => \Timer_Infrared_0:TimerUDB:control_5\ ,
            control_4 => \Timer_Infrared_0:TimerUDB:control_4\ ,
            control_3 => \Timer_Infrared_0:TimerUDB:control_3\ ,
            control_2 => \Timer_Infrared_0:TimerUDB:control_2\ ,
            control_1 => MODIN8_1 ,
            control_0 => MODIN8_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Infrared_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_791 ,
            control_7 => \Timer_Infrared_1:TimerUDB:control_7\ ,
            control_6 => \Timer_Infrared_1:TimerUDB:control_6\ ,
            control_5 => \Timer_Infrared_1:TimerUDB:control_5\ ,
            control_4 => \Timer_Infrared_1:TimerUDB:control_4\ ,
            control_3 => \Timer_Infrared_1:TimerUDB:control_3\ ,
            control_2 => \Timer_Infrared_1:TimerUDB:control_2\ ,
            control_1 => MODIN11_1 ,
            control_0 => MODIN11_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Infrared_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_791 ,
            control_7 => \Timer_Infrared_2:TimerUDB:control_7\ ,
            control_6 => \Timer_Infrared_2:TimerUDB:control_6\ ,
            control_5 => \Timer_Infrared_2:TimerUDB:control_5\ ,
            control_4 => \Timer_Infrared_2:TimerUDB:control_4\ ,
            control_3 => \Timer_Infrared_2:TimerUDB:control_3\ ,
            control_2 => \Timer_Infrared_2:TimerUDB:control_2\ ,
            control_1 => MODIN14_1 ,
            control_0 => MODIN14_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_Infrared_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_791 ,
            control_7 => \Timer_Infrared_3:TimerUDB:control_7\ ,
            control_6 => \Timer_Infrared_3:TimerUDB:control_6\ ,
            control_5 => \Timer_Infrared_3:TimerUDB:control_5\ ,
            control_4 => \Timer_Infrared_3:TimerUDB:control_4\ ,
            control_3 => \Timer_Infrared_3:TimerUDB:control_3\ ,
            control_2 => \Timer_Infrared_3:TimerUDB:control_2\ ,
            control_1 => \Timer_Infrared_3:TimerUDB:control_1\ ,
            control_0 => \Timer_Infrared_3:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_802 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =inter_HE
        PORT MAP (
            interrupt => Net_432 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_comparator
        PORT MAP (
            interrupt => Net_423 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_horizontalSync
        PORT MAP (
            interrupt => Net_319 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_infrared_falling_0
        PORT MAP (
            interrupt => Net_1115 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_infrared_falling_1
        PORT MAP (
            interrupt => Net_742 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_infrared_falling_2
        PORT MAP (
            interrupt => Net_753 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_infrared_falling_3
        PORT MAP (
            interrupt => Net_785 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_infrared_rising_0
        PORT MAP (
            interrupt => Net_1017 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_infrared_rising_1
        PORT MAP (
            interrupt => Net_733 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_infrared_rising_2
        PORT MAP (
            interrupt => Net_744 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_infrared_rising_3
        PORT MAP (
            interrupt => Net_789 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =inter_verticalSync
        PORT MAP (
            interrupt => Net_429 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    5 :    3 :    8 :  62.50%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   23 :   49 :   72 :  31.94%
Macrocells                    :   71 :  121 :  192 :  36.98%
Unique Pterms                 :  117 :  267 :  384 :  30.47%
Total Pterms                  :  135 :      :      : 
Datapath Cells                :   18 :    6 :   24 :  75.00%
Status Cells                  :    8 :   16 :   24 :  33.33%
            StatusI Registers :    8 
Control Cells                 :    8 :   16 :   24 :  33.33%
            Control Registers :    7 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   13 :   19 :   32 :  40.63%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    2 :    2 :    4 :  50.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.187ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(4)][IoId=(6)] : Pin_1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Pin_10(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Pin_11(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Pin_2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : Pin_3(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Pin_4(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : Pin_5(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : Pin_6(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Pin_7(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : Pin_8(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : Pin_9(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : Rx_1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 0s.608ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   38 :   10 :   48 :  79.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.79
                   Pterms :            3.55
               Macrocells :            1.87
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 790, final cost is 790 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         22 :       7.23 :       3.23
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Infrared_2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Infrared_2:TimerUDB:control_7\ * 
              \Timer_Infrared_2:TimerUDB:per_zero\
        );
        Output = \Timer_Infrared_2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Infrared_2:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_2:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_2:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Infrared_2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Infrared_2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Infrared_2:TimerUDB:status_2\ ,
        chain_in => \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Infrared_2:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_802 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Infrared_2:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1102 * Net_1096
        );
        Output = \Timer_Infrared_2:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN13_1, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_1 * 
              MODIN13_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_1 * 
              MODIN14_1 * !MODIN14_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_0 * 
              MODIN14_1
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_0 * 
              !MODIN14_0
        );
        Output = MODIN13_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Infrared_2:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1102 * \Timer_Infrared_2:TimerUDB:control_7\ * 
              \Timer_Infrared_2:TimerUDB:capture_last\
            + Net_1102 * \Timer_Infrared_2:TimerUDB:control_7\ * 
              !\Timer_Infrared_2:TimerUDB:capture_last\ * Net_1096
            + \Timer_Infrared_2:TimerUDB:control_7\ * 
              \Timer_Infrared_2:TimerUDB:capture_last\ * !Net_1096
        );
        Output = \Timer_Infrared_2:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_Infrared_2:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * !MODIN13_1 * 
              !MODIN13_0 * !MODIN14_1 * !MODIN14_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * !MODIN13_1 * 
              MODIN13_0 * !MODIN14_1 * MODIN14_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_1 * 
              !MODIN13_0 * MODIN14_1 * !MODIN14_0
            + \Timer_Infrared_2:TimerUDB:capt_fifo_load\ * MODIN13_1 * 
              MODIN13_0 * MODIN14_1 * MODIN14_0
        );
        Output = \Timer_Infrared_2:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Infrared_2:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_2:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_2:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Infrared_2:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_Infrared_2:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\Timer_Infrared_2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_791 ,
        status_3 => \Timer_Infrared_2:TimerUDB:status_3\ ,
        status_2 => \Timer_Infrared_2:TimerUDB:status_2\ ,
        status_1 => \Timer_Infrared_2:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Infrared_2:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Infrared_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_791 ,
        control_7 => \Timer_Infrared_2:TimerUDB:control_7\ ,
        control_6 => \Timer_Infrared_2:TimerUDB:control_6\ ,
        control_5 => \Timer_Infrared_2:TimerUDB:control_5\ ,
        control_4 => \Timer_Infrared_2:TimerUDB:control_4\ ,
        control_3 => \Timer_Infrared_2:TimerUDB:control_3\ ,
        control_2 => \Timer_Infrared_2:TimerUDB:control_2\ ,
        control_1 => MODIN14_1 ,
        control_0 => MODIN14_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_742, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1091 * Net_1092
        );
        Output = Net_742 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_785, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1101 * Net_1104
        );
        Output = Net_785 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_744, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1102 * Net_1096
        );
        Output = Net_744 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_733, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1091 * Net_1092
        );
        Output = Net_733 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_753, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_1102 * Net_1096
        );
        Output = Net_753 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN13_0, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Infrared_2:TimerUDB:capt_fifo_load\
            + !MODIN13_1 * !MODIN13_0 * !MODIN14_1 * !MODIN14_0
            + MODIN13_1 * !MODIN13_0 * MODIN14_1 * !MODIN14_0
        );
        Output = MODIN13_0 (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\Control_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg:control_7\ ,
        control_6 => \Control_Reg:control_6\ ,
        control_5 => \Control_Reg:control_5\ ,
        control_4 => \Control_Reg:control_4\ ,
        control_3 => Net_1104 ,
        control_2 => Net_1096 ,
        control_1 => Net_1092 ,
        control_0 => Net_1116 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_Infrared_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1091 * \Timer_Infrared_1:TimerUDB:control_7\ * 
              \Timer_Infrared_1:TimerUDB:capture_last\
            + Net_1091 * \Timer_Infrared_1:TimerUDB:control_7\ * 
              !\Timer_Infrared_1:TimerUDB:capture_last\ * Net_1092
            + \Timer_Infrared_1:TimerUDB:control_7\ * 
              \Timer_Infrared_1:TimerUDB:capture_last\ * !Net_1092
        );
        Output = \Timer_Infrared_1:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=Net_1115, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_616 * Net_1116
        );
        Output = Net_1115 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1017, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_616 * Net_1116
        );
        Output = Net_1017 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Infrared_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1091 * Net_1092
        );
        Output = \Timer_Infrared_1:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Infrared_1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Infrared_1:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Infrared_0:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_616 * \Timer_Infrared_0:TimerUDB:control_7\ * 
              \Timer_Infrared_0:TimerUDB:capture_last\
            + Net_616 * \Timer_Infrared_0:TimerUDB:control_7\ * 
              !\Timer_Infrared_0:TimerUDB:capture_last\ * Net_1116
            + \Timer_Infrared_0:TimerUDB:control_7\ * 
              \Timer_Infrared_0:TimerUDB:capture_last\ * !Net_1116
        );
        Output = \Timer_Infrared_0:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_Infrared_0:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_616 * Net_1116
        );
        Output = \Timer_Infrared_0:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Infrared_0:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_0:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_0:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_0:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Infrared_0:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(0,5)] contents:
datapathcell: Name =\Timer_Infrared_0:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_0:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_0:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_0:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Infrared_0:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_Infrared_0:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_461 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_461 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_461 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_461 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_461
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_461
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !Net_461 * 
              !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              !\UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Infrared_2:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_2:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_2:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_2:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Infrared_2:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Infrared_2:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
            + !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !Net_461 * 
              !\UART:BUART:rx_address_detected\ * \UART:BUART:rx_last\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN10_0, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Infrared_1:TimerUDB:capt_fifo_load\
            + !MODIN10_1 * !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + MODIN10_1 * !MODIN10_0 * MODIN11_1 * !MODIN11_0
        );
        Output = MODIN10_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN10_1, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              MODIN10_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              MODIN11_1 * !MODIN11_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_0 * 
              MODIN11_1
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_0 * 
              !MODIN11_0
        );
        Output = MODIN10_1 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Infrared_1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_1:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Infrared_1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_Infrared_1:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\Timer_Infrared_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_791 ,
        control_7 => \Timer_Infrared_1:TimerUDB:control_7\ ,
        control_6 => \Timer_Infrared_1:TimerUDB:control_6\ ,
        control_5 => \Timer_Infrared_1:TimerUDB:control_5\ ,
        control_4 => \Timer_Infrared_1:TimerUDB:control_4\ ,
        control_3 => \Timer_Infrared_1:TimerUDB:control_3\ ,
        control_2 => \Timer_Infrared_1:TimerUDB:control_2\ ,
        control_1 => MODIN11_1 ,
        control_0 => MODIN11_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Infrared_1:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * !MODIN10_1 * 
              !MODIN10_0 * !MODIN11_1 * !MODIN11_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * !MODIN10_1 * 
              MODIN10_0 * !MODIN11_1 * MODIN11_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              !MODIN10_0 * MODIN11_1 * !MODIN11_0
            + \Timer_Infrared_1:TimerUDB:capt_fifo_load\ * MODIN10_1 * 
              MODIN10_0 * MODIN11_1 * MODIN11_0
        );
        Output = \Timer_Infrared_1:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN7_0, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Infrared_0:TimerUDB:capt_fifo_load\
            + !MODIN7_1 * !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + MODIN7_1 * !MODIN7_0 * MODIN8_1 * !MODIN8_0
        );
        Output = MODIN7_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Infrared_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Infrared_1:TimerUDB:control_7\ * 
              \Timer_Infrared_1:TimerUDB:per_zero\
        );
        Output = \Timer_Infrared_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Infrared_1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Infrared_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Infrared_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Infrared_1:TimerUDB:status_2\ ,
        chain_in => \Timer_Infrared_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Infrared_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_Infrared_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_791 ,
        status_3 => \Timer_Infrared_1:TimerUDB:status_3\ ,
        status_2 => \Timer_Infrared_1:TimerUDB:status_2\ ,
        status_1 => \Timer_Infrared_1:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Infrared_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Infrared_0:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Infrared_0:TimerUDB:control_7\ * 
              \Timer_Infrared_0:TimerUDB:per_zero\
        );
        Output = \Timer_Infrared_0:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN7_1, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              MODIN7_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              MODIN8_1 * !MODIN8_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_0 * 
              MODIN8_1
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_0 * 
              !MODIN8_0
        );
        Output = MODIN7_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Infrared_0:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              !MODIN7_0 * !MODIN8_1 * !MODIN8_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * !MODIN7_1 * 
              MODIN7_0 * !MODIN8_1 * MODIN8_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              !MODIN7_0 * MODIN8_1 * !MODIN8_0
            + \Timer_Infrared_0:TimerUDB:capt_fifo_load\ * MODIN7_1 * 
              MODIN7_0 * MODIN8_1 * MODIN8_0
        );
        Output = \Timer_Infrared_0:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Infrared_0:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_0:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_0:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_0:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Infrared_0:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Infrared_0:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Infrared_0:TimerUDB:status_2\ ,
        chain_in => \Timer_Infrared_0:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Infrared_0:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_Infrared_0:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_791 ,
        status_3 => \Timer_Infrared_0:TimerUDB:status_3\ ,
        status_2 => \Timer_Infrared_0:TimerUDB:status_2\ ,
        status_1 => \Timer_Infrared_0:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Infrared_0:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_Infrared_0:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_791 ,
        control_7 => \Timer_Infrared_0:TimerUDB:control_7\ ,
        control_6 => \Timer_Infrared_0:TimerUDB:control_6\ ,
        control_5 => \Timer_Infrared_0:TimerUDB:control_5\ ,
        control_4 => \Timer_Infrared_0:TimerUDB:control_4\ ,
        control_3 => \Timer_Infrared_0:TimerUDB:control_3\ ,
        control_2 => \Timer_Infrared_0:TimerUDB:control_2\ ,
        control_1 => MODIN8_1 ,
        control_0 => MODIN8_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_461 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_153, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_153 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_state_0\ * \UART:BUART:rx_bitclk_enable\ * 
              \UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_5\ * !\UART:BUART:rx_address_detected\
            + \UART:BUART:rx_state_0\ * !\UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\ * !\UART:BUART:rx_count_6\ * 
              !\UART:BUART:rx_count_4\ * !\UART:BUART:rx_address_detected\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_Infrared_3:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1101 * \Timer_Infrared_3:TimerUDB:control_7\ * 
              \Timer_Infrared_3:TimerUDB:capture_last\
            + Net_1101 * \Timer_Infrared_3:TimerUDB:control_7\ * 
              !\Timer_Infrared_3:TimerUDB:capture_last\ * Net_1104
            + \Timer_Infrared_3:TimerUDB:control_7\ * 
              \Timer_Infrared_3:TimerUDB:capture_last\ * !Net_1104
        );
        Output = \Timer_Infrared_3:TimerUDB:capt_fifo_load\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer_Infrared_3:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_Infrared_3:TimerUDB:control_7\ * 
              \Timer_Infrared_3:TimerUDB:per_zero\
        );
        Output = \Timer_Infrared_3:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_789, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1101 * Net_1104
        );
        Output = Net_789 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_Infrared_3:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + !\Timer_Infrared_3:TimerUDB:control_1\ * 
              \Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + \Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + \Timer_Infrared_3:TimerUDB:control_1\ * 
              \Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Infrared_3:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_Infrared_3:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1101 * Net_1104
        );
        Output = \Timer_Infrared_3:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Infrared_3:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_3:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_3:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_3:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_Infrared_3:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Infrared_3:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Infrared_3:TimerUDB:status_2\ ,
        chain_in => \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Infrared_3:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_Infrared_3:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_791 ,
        status_3 => \Timer_Infrared_3:TimerUDB:status_3\ ,
        status_2 => \Timer_Infrared_3:TimerUDB:status_2\ ,
        status_1 => \Timer_Infrared_3:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_Infrared_3:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Infrared_3:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + \Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              !\Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + !\Timer_Infrared_3:TimerUDB:capt_fifo_load\
        );
        Output = \Timer_Infrared_3:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Infrared_3:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_791) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_Infrared_3:TimerUDB:control_1\ * 
              !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\
            + \Timer_Infrared_3:TimerUDB:control_1\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + !\Timer_Infrared_3:TimerUDB:control_0\ * 
              \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
            + \Timer_Infrared_3:TimerUDB:capt_fifo_load\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_1\ * 
              \Timer_Infrared_3:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_Infrared_3:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_213 ,
        cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Servo:PWMUDB:compare1\ ,
        z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ ,
        chain_in => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\Timer_Infrared_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_791 ,
        control_7 => \Timer_Infrared_3:TimerUDB:control_7\ ,
        control_6 => \Timer_Infrared_3:TimerUDB:control_6\ ,
        control_5 => \Timer_Infrared_3:TimerUDB:control_5\ ,
        control_4 => \Timer_Infrared_3:TimerUDB:control_4\ ,
        control_3 => \Timer_Infrared_3:TimerUDB:control_3\ ,
        control_2 => \Timer_Infrared_3:TimerUDB:control_2\ ,
        control_1 => \Timer_Infrared_3:TimerUDB:control_1\ ,
        control_0 => \Timer_Infrared_3:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Servo:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Servo:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Servo:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Servo:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:compare1\ * !\PWM_Servo:PWMUDB:prevCompare1\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_213 ,
        cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_Servo:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_213 ,
        status_5 => \PWM_Servo:PWMUDB:status_5\ ,
        status_3 => \PWM_Servo:PWMUDB:status_3\ ,
        status_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        status_0 => \PWM_Servo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_213 ,
        control_7 => \PWM_Servo:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_Servo:PWMUDB:control_6\ ,
        control_5 => \PWM_Servo:PWMUDB:control_5\ ,
        control_4 => \PWM_Servo:PWMUDB:control_4\ ,
        control_3 => \PWM_Servo:PWMUDB:control_3\ ,
        control_2 => \PWM_Servo:PWMUDB:control_2\ ,
        control_1 => \PWM_Servo:PWMUDB:control_1\ ,
        control_0 => \PWM_Servo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:final_kill_reg\
        );
        Output = \PWM_Motor:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:compare1\ * !\PWM_Motor:PWMUDB:prevCompare1\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:compare1\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:ctrl_enable\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_Motor:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PWM_Motor:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Motor:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_17 ,
        cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motor:PWMUDB:compare1\ ,
        z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_Motor:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_17 ,
        status_5 => \PWM_Motor:PWMUDB:status_5\ ,
        status_3 => \PWM_Motor:PWMUDB:status_3\ ,
        status_2 => \PWM_Motor:PWMUDB:tc_i\ ,
        status_0 => \PWM_Motor:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_19, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:ctrl_enable\ * \PWM_Motor:PWMUDB:compare1\
        );
        Output = Net_19 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * \UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        cl0_comb => \UART:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Motor:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_17 ,
        control_7 => \PWM_Motor:PWMUDB:ctrl_enable\ ,
        control_6 => \PWM_Motor:PWMUDB:control_6\ ,
        control_5 => \PWM_Motor:PWMUDB:control_5\ ,
        control_4 => \PWM_Motor:PWMUDB:control_4\ ,
        control_3 => \PWM_Motor:PWMUDB:control_3\ ,
        control_2 => \PWM_Motor:PWMUDB:control_2\ ,
        control_1 => \PWM_Motor:PWMUDB:control_1\ ,
        control_0 => \PWM_Motor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\ * !\UART:BUART:tx_counter_dp\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Infrared_3:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_3:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_3:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_3:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Infrared_3:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_Infrared_3:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_fifo_empty\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Infrared_3:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_791 ,
        cs_addr_1 => \Timer_Infrared_3:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_Infrared_3:TimerUDB:per_zero\ ,
        f0_load => \Timer_Infrared_3:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_Infrared_3:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Infrared_3:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_223, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_213) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:ctrl_enable\ * \PWM_Servo:PWMUDB:compare1\
        );
        Output = Net_223 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_bitclk_dp\
        );
        Output = \UART:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_487, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_319
        );
        Output = Net_487 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_802 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =inter_HE
        PORT MAP (
            interrupt => Net_432 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =inter_comparator
        PORT MAP (
            interrupt => Net_423 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =inter_horizontalSync
        PORT MAP (
            interrupt => Net_319 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =inter_infrared_falling_0
        PORT MAP (
            interrupt => Net_1115 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =inter_infrared_falling_1
        PORT MAP (
            interrupt => Net_742 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =inter_infrared_falling_2
        PORT MAP (
            interrupt => Net_753 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =inter_infrared_falling_3
        PORT MAP (
            interrupt => Net_785 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =inter_infrared_rising_0
        PORT MAP (
            interrupt => Net_1017 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =inter_infrared_rising_1
        PORT MAP (
            interrupt => Net_733 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =inter_infrared_rising_2
        PORT MAP (
            interrupt => Net_744 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(11)] 
    interrupt: Name =inter_infrared_rising_3
        PORT MAP (
            interrupt => Net_789 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =inter_verticalSync
        PORT MAP (
            interrupt => Net_429 );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_319 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_19 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_429 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_223 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_423 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_432 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_1101 ,
        pad => Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_1116 ,
        pad => Pin_11(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_1102 ,
        pad => Pin_9(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_1091 ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_461 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_616 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_153 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_791 ,
            dclk_0 => Net_791_local ,
            dclk_glb_1 => Net_433 ,
            dclk_1 => Net_433_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_213 ,
            dclk_3 => Net_213_local ,
            dclk_glb_4 => Net_17 ,
            dclk_4 => Net_17_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Timer_HE:TimerHW\
        PORT MAP (
            clock => Net_17 ,
            enable => __ONE__ ,
            capture => Net_432 ,
            tc => \Timer_HE:Net_51\ ,
            cmp => \Timer_HE:Net_261\ ,
            irq => \Timer_HE:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\Timer_Nav:TimerHW\
        PORT MAP (
            clock => Net_433 ,
            enable => __ONE__ ,
            capture => Net_423 ,
            timer_reset => Net_487 ,
            tc => \Timer_Nav:Net_51\ ,
            cmp => \Timer_Nav:Net_261\ ,
            irq => \Timer_Nav:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+-------------
   4 |   0 |     * |      NONE |    RES_PULL_DOWN |         Pin_4(0) | FB(Net_319)
     |   1 |     * |      NONE |    RES_PULL_DOWN |         Pin_2(0) | In(Net_19)
     |   2 |     * |      NONE |    RES_PULL_DOWN |         Pin_5(0) | FB(Net_429)
     |   3 |     * |      NONE |    RES_PULL_DOWN |         Pin_3(0) | In(Net_223)
     |   4 |     * |      NONE |    RES_PULL_DOWN |         Pin_6(0) | FB(Net_423)
     |   6 |     * |      NONE |    RES_PULL_DOWN |         Pin_1(0) | FB(Net_432)
-----+-----+-------+-----------+------------------+------------------+-------------
   5 |   0 |     * |      NONE |    RES_PULL_DOWN |        Pin_10(0) | FB(Net_1101)
     |   1 |     * |      NONE |    RES_PULL_DOWN |        Pin_11(0) | In(Net_1116)
     |   2 |     * |      NONE |    RES_PULL_DOWN |         Pin_9(0) | FB(Net_1102)
     |   4 |     * |      NONE |    RES_PULL_DOWN |         Pin_8(0) | FB(Net_1091)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_461)
     |   6 |     * |      NONE |    RES_PULL_DOWN |         Pin_7(0) | FB(Net_616)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_153)
-----------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named \LCD:LCDPort(3)\ at location P2[3] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(4)\ at location P2[4] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(5)\ at location P2[5] prevents usage of special purposes: Trace. (App=cydsfit)
Log: plm.M0038: The pin named \LCD:LCDPort(6)\ at location P2[6] prevents usage of special purposes: Trace. (App=cydsfit)
Info: plm.M0037: carlab_302.rpt: 
      Certain internal analog resources use the following pins for preferred routing: P2[3], P2[4], P2[5], P2[6].
      Please check the "Final Placement Details" section of the report file (carlab_302.rpt) to see what resources are impacted by your pin selections.
     (File=C:\Users\Public\Documents\Carlab\carlab_302\carlab_302.cydsn\carlab_302.rpt(1))
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 4s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.586ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in carlab_302_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.327ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.637ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.684ms
API generation phase: Elapsed time ==> 1s.341ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.000ms
