############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode axis "configureBlock" destMAC_out
set_directive_interface -mode ap_none "configureBlock" sourceMAC_out
set_directive_interface -mode m_axi "configureBlock" axi_bram_ctrl_addr
set_directive_interface -mode ap_none "configureBlock" start_out
set_directive_interface -mode ap_none "configureBlock" numPacketFormatters
set_directive_interface -mode ap_none "configureBlock" start_test
set_directive_interface -mode m_axi "configureBlock" bram_ctrl_addr
set_directive_interface -mode ap_ctrl_hs "configureBlock"
