design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/piotro/ppcpu_caravel/openlane/execute,execute,22_09_08_19_20,flow completed,0h8m44s0ms,0h7m6s0ms,-2.0,0.16,-1,19.5,1288.46,-1,0,0,0,0,0,0,0,19,0,-1,-1,192393,28363,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,153561386.0,0.0,31.25,34.86,9.03,14.35,-1,2240,3138,178,1076,0,0,0,2417,76,2,53,100,620,110,22,360,354,290,25,278,2115,0,2393,147120.23040000003,0.00211,0.00115,1.72e-05,0.00264,0.00147,2.79e-08,0.00299,0.00174,4.37e-08,6.58,11.0,90.9090909090909,10,DELAY 2,10,50,1,153.6,153.18,0.4,0.3,sky130_fd_sc_hd,4,3
