// Seed: 2079351383
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    output tri1 id_7,
    input wire id_8,
    input wire id_9,
    output tri1 id_10,
    input tri0 id_11,
    input wire id_12,
    output supply1 id_13,
    input uwire id_14,
    input wand void id_15,
    output tri0 id_16,
    input supply1 id_17,
    output wand id_18,
    output supply0 id_19,
    input supply1 id_20,
    id_29,
    output supply0 id_21,
    input supply1 id_22,
    input tri id_23,
    input wand id_24,
    output uwire id_25,
    input supply0 id_26,
    input tri0 id_27
);
  assign module_1.id_7 = 0;
  wire id_30;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire id_11,
    output supply0 id_12,
    input uwire id_13,
    output tri1 id_14,
    input tri1 id_15
);
  assign #1 id_12 = id_1;
  assign id_11 = id_0 + -1 * -1;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_12,
      id_1,
      id_5,
      id_8,
      id_12,
      id_8,
      id_7,
      id_4,
      id_9,
      id_10,
      id_12,
      id_1,
      id_13,
      id_2,
      id_7,
      id_12,
      id_4,
      id_15,
      id_14,
      id_3,
      id_6,
      id_0,
      id_12,
      id_8,
      id_6
  );
endmodule
