// Seed: 3165836946
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input supply0 id_3,
    output wand id_4
);
  module_2 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_3,
      id_0,
      id_1,
      id_0,
      id_4
  );
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply1 id_3
);
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_1 = 1;
  assign id_0 = 1'b0;
  always @* begin : LABEL_0
    id_0 <= #1 1'h0;
  end
  tri id_5 = id_2;
endmodule
module module_2 (
    output tri1 id_0,
    input supply1 id_1,
    input tri id_2,
    input wire id_3,
    output tri1 id_4,
    input uwire id_5,
    output wand id_6
    , id_9,
    output tri1 id_7
);
  assign module_0.type_2 = 0;
  wire id_10;
endmodule
