<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600InstrInfo.cpp source code [llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600InstrInfo.cpp.html'>R600InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- R600InstrInfo.cpp - R600 Instruction Information ------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// R600 Implementation of TargetInstrInfo.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="R600InstrInfo.h.html">"R600InstrInfo.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="R600Defines.h.html">"R600Defines.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="R600Subtarget.h.html">"R600Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/R600GenDFAPacketizer.inc.html">"R600GenDFAPacketizer.inc"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_NAMED_OPS" data-ref="_M/GET_INSTRINFO_NAMED_OPS">GET_INSTRINFO_NAMED_OPS</dfn></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html">"R600GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE" title='llvm::R600InstrInfo::R600InstrInfo' data-ref="_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE" data-ref-filename="_ZN4llvm13R600InstrInfoC1ERKNS_13R600SubtargetE">R600InstrInfo</dfn>(<em>const</em> <a class="type" href="R600Subtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget" data-ref-filename="llvm..R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col5 decl" id="5ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="5ST" data-ref-filename="5ST">ST</dfn>)</td></tr>
<tr><th id="32">32</th><td>  : <a class="type" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600GenInstrInfo" title='llvm::R600GenInstrInfo' data-ref="llvm::R600GenInstrInfo" data-ref-filename="llvm..R600GenInstrInfo">R600GenInstrInfo</a><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#_ZN4llvm16R600GenInstrInfoC1Eiiii" title='llvm::R600GenInstrInfo::R600GenInstrInfo' data-ref="_ZN4llvm16R600GenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm16R600GenInstrInfoC1Eiiii">(</a>-<var>1</var>, -<var>1</var>), <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a><a class="ref fn" href="R600RegisterInfo.h.html#_ZN4llvm16R600RegisterInfoC1Ev" title='llvm::R600RegisterInfo::R600RegisterInfo' data-ref="_ZN4llvm16R600RegisterInfoC1Ev" data-ref-filename="_ZN4llvm16R600RegisterInfoC1Ev">(</a>), <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ST" title='llvm::R600InstrInfo::ST' data-ref="llvm::R600InstrInfo::ST" data-ref-filename="llvm..R600InstrInfo..ST">ST</a>(<a class="local col5 ref" href="#5ST" title='ST' data-ref="5ST" data-ref-filename="5ST">ST</a>) {}</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVector' data-ref="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE">isVector</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="6MI" data-ref-filename="6MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="35">35</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::VECTOR" title='R600_InstFlag::VECTOR' data-ref="R600_InstFlag::VECTOR" data-ref-filename="R600_InstFlag..VECTOR">VECTOR</a>;</td></tr>
<tr><th id="36">36</th><td>}</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::R600InstrInfo::copyPhysReg' data-ref="_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="7MBB" data-ref-filename="7MBB">MBB</dfn>,</td></tr>
<tr><th id="39">39</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="8MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="8MI" data-ref-filename="8MI">MI</dfn>,</td></tr>
<tr><th id="40">40</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="9DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="9DL" data-ref-filename="9DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="10DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="10DestReg" data-ref-filename="10DestReg">DestReg</dfn>,</td></tr>
<tr><th id="41">41</th><td>                                <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="11SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="11SrcReg" data-ref-filename="11SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="12KillSrc" title='KillSrc' data-type='bool' data-ref="12KillSrc" data-ref-filename="12KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="42">42</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13VectorComponents" title='VectorComponents' data-type='unsigned int' data-ref="13VectorComponents" data-ref-filename="13VectorComponents">VectorComponents</dfn> = <var>0</var>;</td></tr>
<tr><th id="43">43</th><td>  <b>if</b> ((<span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Reg128RegClass" title='llvm::R600::R600_Reg128RegClass' data-ref="llvm::R600::R600_Reg128RegClass" data-ref-filename="llvm..R600..R600_Reg128RegClass">R600_Reg128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10DestReg" title='DestReg' data-ref="10DestReg" data-ref-filename="10DestReg">DestReg</a>) ||</td></tr>
<tr><th id="44">44</th><td>      <span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Reg128VerticalRegClass" title='llvm::R600::R600_Reg128VerticalRegClass' data-ref="llvm::R600::R600_Reg128VerticalRegClass" data-ref-filename="llvm..R600..R600_Reg128VerticalRegClass">R600_Reg128VerticalRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10DestReg" title='DestReg' data-ref="10DestReg" data-ref-filename="10DestReg">DestReg</a>)) &amp;&amp;</td></tr>
<tr><th id="45">45</th><td>      (<span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Reg128RegClass" title='llvm::R600::R600_Reg128RegClass' data-ref="llvm::R600::R600_Reg128RegClass" data-ref-filename="llvm..R600..R600_Reg128RegClass">R600_Reg128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg" data-ref-filename="11SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="46">46</th><td>       <span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Reg128VerticalRegClass" title='llvm::R600::R600_Reg128VerticalRegClass' data-ref="llvm::R600::R600_Reg128VerticalRegClass" data-ref-filename="llvm..R600..R600_Reg128VerticalRegClass">R600_Reg128VerticalRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg" data-ref-filename="11SrcReg">SrcReg</a>))) {</td></tr>
<tr><th id="47">47</th><td>    <a class="local col3 ref" href="#13VectorComponents" title='VectorComponents' data-ref="13VectorComponents" data-ref-filename="13VectorComponents">VectorComponents</a> = <var>4</var>;</td></tr>
<tr><th id="48">48</th><td>  } <b>else</b> <b>if</b>((<span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Reg64RegClass" title='llvm::R600::R600_Reg64RegClass' data-ref="llvm::R600::R600_Reg64RegClass" data-ref-filename="llvm..R600..R600_Reg64RegClass">R600_Reg64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10DestReg" title='DestReg' data-ref="10DestReg" data-ref-filename="10DestReg">DestReg</a>) ||</td></tr>
<tr><th id="49">49</th><td>            <span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Reg64VerticalRegClass" title='llvm::R600::R600_Reg64VerticalRegClass' data-ref="llvm::R600::R600_Reg64VerticalRegClass" data-ref-filename="llvm..R600..R600_Reg64VerticalRegClass">R600_Reg64VerticalRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10DestReg" title='DestReg' data-ref="10DestReg" data-ref-filename="10DestReg">DestReg</a>)) &amp;&amp;</td></tr>
<tr><th id="50">50</th><td>            (<span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Reg64RegClass" title='llvm::R600::R600_Reg64RegClass' data-ref="llvm::R600::R600_Reg64RegClass" data-ref-filename="llvm..R600..R600_Reg64RegClass">R600_Reg64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg" data-ref-filename="11SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="51">51</th><td>             <span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Reg64VerticalRegClass" title='llvm::R600::R600_Reg64VerticalRegClass' data-ref="llvm::R600::R600_Reg64VerticalRegClass" data-ref-filename="llvm..R600..R600_Reg64VerticalRegClass">R600_Reg64VerticalRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg" data-ref-filename="11SrcReg">SrcReg</a>))) {</td></tr>
<tr><th id="52">52</th><td>    <a class="local col3 ref" href="#13VectorComponents" title='VectorComponents' data-ref="13VectorComponents" data-ref-filename="13VectorComponents">VectorComponents</a> = <var>2</var>;</td></tr>
<tr><th id="53">53</th><td>  }</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <b>if</b> (<a class="local col3 ref" href="#13VectorComponents" title='VectorComponents' data-ref="13VectorComponents" data-ref-filename="13VectorComponents">VectorComponents</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="56">56</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="14I" title='I' data-type='unsigned int' data-ref="14I" data-ref-filename="14I">I</dfn> = <var>0</var>; <a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a> &lt; <a class="local col3 ref" href="#13VectorComponents" title='VectorComponents' data-ref="13VectorComponents" data-ref-filename="13VectorComponents">VectorComponents</a>; <a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a>++) {</td></tr>
<tr><th id="57">57</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="15SubRegIndex" title='SubRegIndex' data-type='unsigned int' data-ref="15SubRegIndex" data-ref-filename="15SubRegIndex">SubRegIndex</dfn> = <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a>::<a class="ref fn" href="R600RegisterInfo.h.html#_ZN4llvm16R600RegisterInfo20getSubRegFromChannelEj" title='llvm::R600RegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm16R600RegisterInfo20getSubRegFromChannelEj" data-ref-filename="_ZN4llvm16R600RegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</a>(<a class="local col4 ref" href="#14I" title='I' data-ref="14I" data-ref-filename="14I">I</a>);</td></tr>
<tr><th id="58">58</th><td>      <a class="member fn" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(<span class='refarg'><a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB" data-ref-filename="7MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOV" title='llvm::R600::MOV' data-ref="llvm::R600::MOV" data-ref-filename="llvm..R600..MOV">MOV</a>,</td></tr>
<tr><th id="59">59</th><td>                              <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#10DestReg" title='DestReg' data-ref="10DestReg" data-ref-filename="10DestReg">DestReg</a>, <a class="local col5 ref" href="#15SubRegIndex" title='SubRegIndex' data-ref="15SubRegIndex" data-ref-filename="15SubRegIndex">SubRegIndex</a>),</td></tr>
<tr><th id="60">60</th><td>                              <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg" data-ref-filename="11SrcReg">SrcReg</a>, <a class="local col5 ref" href="#15SubRegIndex" title='SubRegIndex' data-ref="15SubRegIndex" data-ref-filename="15SubRegIndex">SubRegIndex</a>))</td></tr>
<tr><th id="61">61</th><td>                              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#10DestReg" title='DestReg' data-ref="10DestReg" data-ref-filename="10DestReg">DestReg</a>,</td></tr>
<tr><th id="62">62</th><td>                                      <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="63">63</th><td>    }</td></tr>
<tr><th id="64">64</th><td>  } <b>else</b> {</td></tr>
<tr><th id="65">65</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="16NewMI" data-ref-filename="16NewMI">NewMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(<span class='refarg'><a class="local col7 ref" href="#7MBB" title='MBB' data-ref="7MBB" data-ref-filename="7MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOV" title='llvm::R600::MOV' data-ref="llvm::R600::MOV" data-ref-filename="llvm..R600..MOV">MOV</a>,</td></tr>
<tr><th id="66">66</th><td>                                                  <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#10DestReg" title='DestReg' data-ref="10DestReg" data-ref-filename="10DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#11SrcReg" title='SrcReg' data-ref="11SrcReg" data-ref-filename="11SrcReg">SrcReg</a>);</td></tr>
<tr><th id="67">67</th><td>    <a class="local col6 ref" href="#16NewMI" title='NewMI' data-ref="16NewMI" data-ref-filename="16NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(*<a class="local col6 ref" href="#16NewMI" title='NewMI' data-ref="16NewMI" data-ref-filename="16NewMI">NewMI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0" title='llvm::R600::OpName::src0' data-ref="llvm::R600::OpName::src0" data-ref-filename="llvm..R600..OpName..src0">src0</a>))</td></tr>
<tr><th id="68">68</th><td>                                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col2 ref" href="#12KillSrc" title='KillSrc' data-ref="12KillSrc" data-ref-filename="12KillSrc">KillSrc</a>);</td></tr>
<tr><th id="69">69</th><td>  }</td></tr>
<tr><th id="70">70</th><td>}</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i class="doc">/// <span class="command">\returns</span> true if<span class="command"> \p</span> <span class="arg">MBBI</span> can be moved into a new basic.</i></td></tr>
<tr><th id="73">73</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::R600InstrInfo::isLegalToSplitMBBAt' data-ref="_ZNK4llvm13R600InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm13R600InstrInfo19isLegalToSplitMBBAtERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">isLegalToSplitMBBAt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB" data-ref-filename="17MBB">MBB</dfn>,</td></tr>
<tr><th id="74">74</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="18MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="18MBBI" data-ref-filename="18MBBI">MBBI</dfn>) <em>const</em> {</td></tr>
<tr><th id="75">75</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator" data-ref-filename="llvm..MachineInstr..const_mop_iterator">const_mop_iterator</a> <dfn class="local col9 decl" id="19I" title='I' data-type='MachineInstr::const_mop_iterator' data-ref="19I" data-ref-filename="19I">I</dfn> = <a class="local col8 ref" href="#18MBBI" title='MBBI' data-ref="18MBBI" data-ref-filename="18MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv" data-ref-filename="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="76">76</th><td>                                        <dfn class="local col0 decl" id="20E" title='E' data-type='MachineInstr::const_mop_iterator' data-ref="20E" data-ref-filename="20E">E</dfn> = <a class="local col8 ref" href="#18MBBI" title='MBBI' data-ref="18MBBI" data-ref-filename="18MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv" data-ref-filename="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>(); <a class="local col9 ref" href="#19I" title='I' data-ref="19I" data-ref-filename="19I">I</a> != <a class="local col0 ref" href="#20E" title='E' data-ref="20E" data-ref-filename="20E">E</a>; ++<a class="local col9 ref" href="#19I" title='I' data-ref="19I" data-ref-filename="19I">I</a>) {</td></tr>
<tr><th id="77">77</th><td>    <b>if</b> (<a class="local col9 ref" href="#19I" title='I' data-ref="19I" data-ref-filename="19I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col9 ref" href="#19I" title='I' data-ref="19I" data-ref-filename="19I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; <a class="local col9 ref" href="#19I" title='I' data-ref="19I" data-ref-filename="19I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp;</td></tr>
<tr><th id="78">78</th><td>        <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo26isPhysRegLiveAcrossClausesENS_8RegisterE" title='llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses' data-ref="_ZNK4llvm16R600RegisterInfo26isPhysRegLiveAcrossClausesENS_8RegisterE" data-ref-filename="_ZNK4llvm16R600RegisterInfo26isPhysRegLiveAcrossClausesENS_8RegisterE">isPhysRegLiveAcrossClauses</a>(<a class="local col9 ref" href="#19I" title='I' data-ref="19I" data-ref-filename="19I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="79">79</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="82">82</th><td>}</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo5isMovEj" title='llvm::R600InstrInfo::isMov' data-ref="_ZNK4llvm13R600InstrInfo5isMovEj" data-ref-filename="_ZNK4llvm13R600InstrInfo5isMovEj">isMov</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="21Opcode" title='Opcode' data-type='unsigned int' data-ref="21Opcode" data-ref-filename="21Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="85">85</th><td>  <b>switch</b>(<a class="local col1 ref" href="#21Opcode" title='Opcode' data-ref="21Opcode" data-ref-filename="21Opcode">Opcode</a>) {</td></tr>
<tr><th id="86">86</th><td>  <b>default</b>:</td></tr>
<tr><th id="87">87</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="88">88</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOV" title='llvm::R600::MOV' data-ref="llvm::R600::MOV" data-ref-filename="llvm..R600..MOV">MOV</a>:</td></tr>
<tr><th id="89">89</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOV_IMM_F32" title='llvm::R600::MOV_IMM_F32' data-ref="llvm::R600::MOV_IMM_F32" data-ref-filename="llvm..R600..MOV_IMM_F32">MOV_IMM_F32</a>:</td></tr>
<tr><th id="90">90</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOV_IMM_I32" title='llvm::R600::MOV_IMM_I32' data-ref="llvm::R600::MOV_IMM_I32" data-ref-filename="llvm..R600..MOV_IMM_I32">MOV_IMM_I32</a>:</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td>}</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo13isReductionOpEj" title='llvm::R600InstrInfo::isReductionOp' data-ref="_ZNK4llvm13R600InstrInfo13isReductionOpEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13isReductionOpEj">isReductionOp</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22Opcode" title='Opcode' data-type='unsigned int' data-ref="22Opcode" data-ref-filename="22Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="96">96</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo8isCubeOpEj" title='llvm::R600InstrInfo::isCubeOp' data-ref="_ZNK4llvm13R600InstrInfo8isCubeOpEj" data-ref-filename="_ZNK4llvm13R600InstrInfo8isCubeOpEj">isCubeOp</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="23Opcode" title='Opcode' data-type='unsigned int' data-ref="23Opcode" data-ref-filename="23Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="100">100</th><td>  <b>switch</b>(<a class="local col3 ref" href="#23Opcode" title='Opcode' data-ref="23Opcode" data-ref-filename="23Opcode">Opcode</a>) {</td></tr>
<tr><th id="101">101</th><td>    <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="102">102</th><td>    <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CUBE_r600_pseudo" title='llvm::R600::CUBE_r600_pseudo' data-ref="llvm::R600::CUBE_r600_pseudo" data-ref-filename="llvm..R600..CUBE_r600_pseudo">CUBE_r600_pseudo</a>:</td></tr>
<tr><th id="103">103</th><td>    <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CUBE_r600_real" title='llvm::R600::CUBE_r600_real' data-ref="llvm::R600::CUBE_r600_real" data-ref-filename="llvm..R600..CUBE_r600_real">CUBE_r600_real</a>:</td></tr>
<tr><th id="104">104</th><td>    <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CUBE_eg_pseudo" title='llvm::R600::CUBE_eg_pseudo' data-ref="llvm::R600::CUBE_eg_pseudo" data-ref-filename="llvm..R600..CUBE_eg_pseudo">CUBE_eg_pseudo</a>:</td></tr>
<tr><th id="105">105</th><td>    <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CUBE_eg_real" title='llvm::R600::CUBE_eg_real' data-ref="llvm::R600::CUBE_eg_real" data-ref-filename="llvm..R600..CUBE_eg_real">CUBE_eg_real</a>:</td></tr>
<tr><th id="106">106</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="107">107</th><td>  }</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="24Opcode" title='Opcode' data-type='unsigned int' data-ref="24Opcode" data-ref-filename="24Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="111">111</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="25TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="25TargetFlags" data-ref-filename="25TargetFlags">TargetFlags</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#24Opcode" title='Opcode' data-ref="24Opcode" data-ref-filename="24Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <b>return</b> (<a class="local col5 ref" href="#25TargetFlags" title='TargetFlags' data-ref="25TargetFlags" data-ref-filename="25TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::ALU_INST" title='R600_InstFlag::ALU_INST' data-ref="R600_InstFlag::ALU_INST" data-ref-filename="R600_InstFlag..ALU_INST">ALU_INST</a>);</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo17hasInstrModifiersEj" title='llvm::R600InstrInfo::hasInstrModifiers' data-ref="_ZNK4llvm13R600InstrInfo17hasInstrModifiersEj" data-ref-filename="_ZNK4llvm13R600InstrInfo17hasInstrModifiersEj">hasInstrModifiers</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="26Opcode" title='Opcode' data-type='unsigned int' data-ref="26Opcode" data-ref-filename="26Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="117">117</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="27TargetFlags" data-ref-filename="27TargetFlags">TargetFlags</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#26Opcode" title='Opcode' data-ref="26Opcode" data-ref-filename="26Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <b>return</b> ((<a class="local col7 ref" href="#27TargetFlags" title='TargetFlags' data-ref="27TargetFlags" data-ref-filename="27TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::OP1" title='R600_InstFlag::OP1' data-ref="R600_InstFlag::OP1" data-ref-filename="R600_InstFlag..OP1">OP1</a>) |</td></tr>
<tr><th id="120">120</th><td>          (<a class="local col7 ref" href="#27TargetFlags" title='TargetFlags' data-ref="27TargetFlags" data-ref-filename="27TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::OP2" title='R600_InstFlag::OP2' data-ref="R600_InstFlag::OP2" data-ref-filename="R600_InstFlag..OP2">OP2</a>) |</td></tr>
<tr><th id="121">121</th><td>          (<a class="local col7 ref" href="#27TargetFlags" title='TargetFlags' data-ref="27TargetFlags" data-ref-filename="27TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::OP3" title='R600_InstFlag::OP3' data-ref="R600_InstFlag::OP3" data-ref-filename="R600_InstFlag..OP3">OP3</a>));</td></tr>
<tr><th id="122">122</th><td>}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo10isLDSInstrEj" title='llvm::R600InstrInfo::isLDSInstr' data-ref="_ZNK4llvm13R600InstrInfo10isLDSInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo10isLDSInstrEj">isLDSInstr</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="28Opcode" title='Opcode' data-type='unsigned int' data-ref="28Opcode" data-ref-filename="28Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="125">125</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="29TargetFlags" data-ref-filename="29TargetFlags">TargetFlags</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#28Opcode" title='Opcode' data-ref="28Opcode" data-ref-filename="28Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <b>return</b> ((<a class="local col9 ref" href="#29TargetFlags" title='TargetFlags' data-ref="29TargetFlags" data-ref-filename="29TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::LDS_1A" title='R600_InstFlag::LDS_1A' data-ref="R600_InstFlag::LDS_1A" data-ref-filename="R600_InstFlag..LDS_1A">LDS_1A</a>) |</td></tr>
<tr><th id="128">128</th><td>          (<a class="local col9 ref" href="#29TargetFlags" title='TargetFlags' data-ref="29TargetFlags" data-ref-filename="29TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::LDS_1A1D" title='R600_InstFlag::LDS_1A1D' data-ref="R600_InstFlag::LDS_1A1D" data-ref-filename="R600_InstFlag..LDS_1A1D">LDS_1A1D</a>) |</td></tr>
<tr><th id="129">129</th><td>          (<a class="local col9 ref" href="#29TargetFlags" title='TargetFlags' data-ref="29TargetFlags" data-ref-filename="29TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::LDS_1A2D" title='R600_InstFlag::LDS_1A2D' data-ref="R600_InstFlag::LDS_1A2D" data-ref-filename="R600_InstFlag..LDS_1A2D">LDS_1A2D</a>));</td></tr>
<tr><th id="130">130</th><td>}</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj" title='llvm::R600InstrInfo::isLDSRetInstr' data-ref="_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj">isLDSRetInstr</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="30Opcode" title='Opcode' data-type='unsigned int' data-ref="30Opcode" data-ref-filename="30Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="133">133</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo10isLDSInstrEj" title='llvm::R600InstrInfo::isLDSInstr' data-ref="_ZNK4llvm13R600InstrInfo10isLDSInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo10isLDSInstrEj">isLDSInstr</a>(<a class="local col0 ref" href="#30Opcode" title='Opcode' data-ref="30Opcode" data-ref-filename="30Opcode">Opcode</a>) &amp;&amp; <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col0 ref" href="#30Opcode" title='Opcode' data-ref="30Opcode" data-ref-filename="30Opcode">Opcode</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::dst" title='llvm::R600::OpName::dst' data-ref="llvm::R600::OpName::dst" data-ref-filename="llvm..R600..OpName..dst">dst</a>) != -<var>1</var>;</td></tr>
<tr><th id="134">134</th><td>}</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE" title='llvm::R600InstrInfo::canBeConsideredALU' data-ref="_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo18canBeConsideredALUERKNS_12MachineInstrE">canBeConsideredALU</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="31MI" data-ref-filename="31MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="137">137</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI" data-ref-filename="31MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="139">139</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVector' data-ref="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE">isVector</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI" data-ref-filename="31MI">MI</a>) || <a class="member fn" href="#_ZNK4llvm13R600InstrInfo8isCubeOpEj" title='llvm::R600InstrInfo::isCubeOp' data-ref="_ZNK4llvm13R600InstrInfo8isCubeOpEj" data-ref-filename="_ZNK4llvm13R600InstrInfo8isCubeOpEj">isCubeOp</a>(<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI" data-ref-filename="31MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="141">141</th><td>  <b>switch</b> (<a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI" data-ref-filename="31MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="142">142</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_X" title='llvm::R600::PRED_X' data-ref="llvm::R600::PRED_X" data-ref-filename="llvm..R600..PRED_X">PRED_X</a>:</td></tr>
<tr><th id="143">143</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::INTERP_PAIR_XY" title='llvm::R600::INTERP_PAIR_XY' data-ref="llvm::R600::INTERP_PAIR_XY" data-ref-filename="llvm..R600..INTERP_PAIR_XY">INTERP_PAIR_XY</a>:</td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::INTERP_PAIR_ZW" title='llvm::R600::INTERP_PAIR_ZW' data-ref="llvm::R600::INTERP_PAIR_ZW" data-ref-filename="llvm..R600..INTERP_PAIR_ZW">INTERP_PAIR_ZW</a>:</td></tr>
<tr><th id="145">145</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::INTERP_VEC_LOAD" title='llvm::R600::INTERP_VEC_LOAD' data-ref="llvm::R600::INTERP_VEC_LOAD" data-ref-filename="llvm..R600..INTERP_VEC_LOAD">INTERP_VEC_LOAD</a>:</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::COPY" title='llvm::R600::COPY' data-ref="llvm::R600::COPY" data-ref-filename="llvm..R600..COPY">COPY</a>:</td></tr>
<tr><th id="147">147</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::DOT_4" title='llvm::R600::DOT_4' data-ref="llvm::R600::DOT_4" data-ref-filename="llvm..R600..DOT_4">DOT_4</a>:</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="149">149</th><td>  <b>default</b>:</td></tr>
<tr><th id="150">150</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td>}</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo11isTransOnlyEj" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyEj" data-ref-filename="_ZNK4llvm13R600InstrInfo11isTransOnlyEj">isTransOnly</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="32Opcode" title='Opcode' data-type='unsigned int' data-ref="32Opcode" data-ref-filename="32Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="155">155</th><td>  <b>if</b> (<a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ST" title='llvm::R600InstrInfo::ST' data-ref="llvm::R600InstrInfo::ST" data-ref-filename="llvm..R600InstrInfo..ST">ST</a>.<a class="ref fn" href="R600Subtarget.h.html#_ZNK4llvm13R600Subtarget12hasCaymanISAEv" title='llvm::R600Subtarget::hasCaymanISA' data-ref="_ZNK4llvm13R600Subtarget12hasCaymanISAEv" data-ref-filename="_ZNK4llvm13R600Subtarget12hasCaymanISAEv">hasCaymanISA</a>())</td></tr>
<tr><th id="156">156</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="157">157</th><td>  <b>return</b> (<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#32Opcode" title='Opcode' data-ref="32Opcode" data-ref-filename="32Opcode">Opcode</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>() == <span class="namespace">R600::Sched::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::Sched::TransALU" title='llvm::R600::Sched::TransALU' data-ref="llvm::R600::Sched::TransALU" data-ref-filename="llvm..R600..Sched..TransALU">TransALU</a>);</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo11isTransOnlyERKNS_12MachineInstrE">isTransOnly</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="33MI" data-ref-filename="33MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="161">161</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo11isTransOnlyEj" title='llvm::R600InstrInfo::isTransOnly' data-ref="_ZNK4llvm13R600InstrInfo11isTransOnlyEj" data-ref-filename="_ZNK4llvm13R600InstrInfo11isTransOnlyEj">isTransOnly</a>(<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI" data-ref-filename="33MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj" title='llvm::R600InstrInfo::isVectorOnly' data-ref="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj" data-ref-filename="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj">isVectorOnly</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="34Opcode" title='Opcode' data-type='unsigned int' data-ref="34Opcode" data-ref-filename="34Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="165">165</th><td>  <b>return</b> (<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#34Opcode" title='Opcode' data-ref="34Opcode" data-ref-filename="34Opcode">Opcode</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>() == <span class="namespace">R600::Sched::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::Sched::VecALU" title='llvm::R600::Sched::VecALU' data-ref="llvm::R600::Sched::VecALU" data-ref-filename="llvm..R600..Sched..VecALU">VecALU</a>);</td></tr>
<tr><th id="166">166</th><td>}</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo12isVectorOnlyERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVectorOnly' data-ref="_ZNK4llvm13R600InstrInfo12isVectorOnlyERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo12isVectorOnlyERKNS_12MachineInstrE">isVectorOnly</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="169">169</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo12isVectorOnlyEj" title='llvm::R600InstrInfo::isVectorOnly' data-ref="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj" data-ref-filename="_ZNK4llvm13R600InstrInfo12isVectorOnlyEj">isVectorOnly</a>(<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo8isExportEj" title='llvm::R600InstrInfo::isExport' data-ref="_ZNK4llvm13R600InstrInfo8isExportEj" data-ref-filename="_ZNK4llvm13R600InstrInfo8isExportEj">isExport</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="36Opcode" title='Opcode' data-type='unsigned int' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="173">173</th><td>  <b>return</b> (<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode" data-ref-filename="36Opcode">Opcode</a>).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::IS_EXPORT" title='R600_InstFlag::IS_EXPORT' data-ref="R600_InstFlag::IS_EXPORT" data-ref-filename="R600_InstFlag..IS_EXPORT">IS_EXPORT</a>);</td></tr>
<tr><th id="174">174</th><td>}</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" data-ref-filename="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj">usesVertexCache</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="37Opcode" title='Opcode' data-type='unsigned int' data-ref="37Opcode" data-ref-filename="37Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="177">177</th><td>  <b>return</b> <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ST" title='llvm::R600InstrInfo::ST' data-ref="llvm::R600InstrInfo::ST" data-ref-filename="llvm..R600InstrInfo..ST">ST</a>.<a class="ref fn" href="R600Subtarget.h.html#_ZNK4llvm13R600Subtarget14hasVertexCacheEv" title='llvm::R600Subtarget::hasVertexCache' data-ref="_ZNK4llvm13R600Subtarget14hasVertexCacheEv" data-ref-filename="_ZNK4llvm13R600Subtarget14hasVertexCacheEv">hasVertexCache</a>() &amp;&amp; <a class="macro" href="R600Defines.h.html#59" title="((get(Opcode)).TSFlags &amp; R600_InstFlag::VTX_INST)" data-ref="_M/IS_VTX">IS_VTX</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#37Opcode" title='Opcode' data-ref="37Opcode" data-ref-filename="37Opcode">Opcode</a>));</td></tr>
<tr><th id="178">178</th><td>}</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo15usesVertexCacheERKNS_12MachineInstrE" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo15usesVertexCacheERKNS_12MachineInstrE">usesVertexCache</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="38MI" data-ref-filename="38MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="181">181</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="39MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="39MF" data-ref-filename="39MF">MF</dfn> = <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="182">182</th><td>  <b>return</b> !<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj" data-ref-filename="_ZN4llvm6AMDGPU9isComputeEj">isCompute</a>(<a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF" data-ref-filename="39MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) &amp;&amp;</td></tr>
<tr><th id="183">183</th><td>         <a class="member fn" href="#_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" data-ref-filename="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj">usesVertexCache</a>(<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI" data-ref-filename="38MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="184">184</th><td>}</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj" title='llvm::R600InstrInfo::usesTextureCache' data-ref="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj" data-ref-filename="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj">usesTextureCache</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40Opcode" title='Opcode' data-type='unsigned int' data-ref="40Opcode" data-ref-filename="40Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="187">187</th><td>  <b>return</b> (!<a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ST" title='llvm::R600InstrInfo::ST' data-ref="llvm::R600InstrInfo::ST" data-ref-filename="llvm..R600InstrInfo..ST">ST</a>.<a class="ref fn" href="R600Subtarget.h.html#_ZNK4llvm13R600Subtarget14hasVertexCacheEv" title='llvm::R600Subtarget::hasVertexCache' data-ref="_ZNK4llvm13R600Subtarget14hasVertexCacheEv" data-ref-filename="_ZNK4llvm13R600Subtarget14hasVertexCacheEv">hasVertexCache</a>() &amp;&amp; <a class="macro" href="R600Defines.h.html#59" title="((get(Opcode)).TSFlags &amp; R600_InstFlag::VTX_INST)" data-ref="_M/IS_VTX">IS_VTX</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#40Opcode" title='Opcode' data-ref="40Opcode" data-ref-filename="40Opcode">Opcode</a>))) || <a class="macro" href="R600Defines.h.html#60" title="((get(Opcode)).TSFlags &amp; R600_InstFlag::TEX_INST)" data-ref="_M/IS_TEX">IS_TEX</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#40Opcode" title='Opcode' data-ref="40Opcode" data-ref-filename="40Opcode">Opcode</a>));</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo16usesTextureCacheERKNS_12MachineInstrE" title='llvm::R600InstrInfo::usesTextureCache' data-ref="_ZNK4llvm13R600InstrInfo16usesTextureCacheERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo16usesTextureCacheERKNS_12MachineInstrE">usesTextureCache</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="41MI" data-ref-filename="41MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="191">191</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="42MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="42MF" data-ref-filename="42MF">MF</dfn> = <a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI" data-ref-filename="41MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="192">192</th><td>  <b>return</b> (<span class="namespace">AMDGPU::</span><a class="ref fn" href="Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU9isComputeEj" title='llvm::AMDGPU::isCompute' data-ref="_ZN4llvm6AMDGPU9isComputeEj" data-ref-filename="_ZN4llvm6AMDGPU9isComputeEj">isCompute</a>(<a class="local col2 ref" href="#42MF" title='MF' data-ref="42MF" data-ref-filename="42MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>()) &amp;&amp;</td></tr>
<tr><th id="193">193</th><td>          <a class="member fn" href="#_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" title='llvm::R600InstrInfo::usesVertexCache' data-ref="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj" data-ref-filename="_ZNK4llvm13R600InstrInfo15usesVertexCacheEj">usesVertexCache</a>(<a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI" data-ref-filename="41MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) ||</td></tr>
<tr><th id="194">194</th><td>          <a class="member fn" href="#_ZNK4llvm13R600InstrInfo16usesTextureCacheEj" title='llvm::R600InstrInfo::usesTextureCache' data-ref="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj" data-ref-filename="_ZNK4llvm13R600InstrInfo16usesTextureCacheEj">usesTextureCache</a>(<a class="local col1 ref" href="#41MI" title='MI' data-ref="41MI" data-ref-filename="41MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="195">195</th><td>}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo18mustBeLastInClauseEj" title='llvm::R600InstrInfo::mustBeLastInClause' data-ref="_ZNK4llvm13R600InstrInfo18mustBeLastInClauseEj" data-ref-filename="_ZNK4llvm13R600InstrInfo18mustBeLastInClauseEj">mustBeLastInClause</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="43Opcode" title='Opcode' data-type='unsigned int' data-ref="43Opcode" data-ref-filename="43Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="198">198</th><td>  <b>switch</b> (<a class="local col3 ref" href="#43Opcode" title='Opcode' data-ref="43Opcode" data-ref-filename="43Opcode">Opcode</a>) {</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::KILLGT" title='llvm::R600::KILLGT' data-ref="llvm::R600::KILLGT" data-ref-filename="llvm..R600..KILLGT">KILLGT</a>:</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::GROUP_BARRIER" title='llvm::R600::GROUP_BARRIER' data-ref="llvm::R600::GROUP_BARRIER" data-ref-filename="llvm..R600..GROUP_BARRIER">GROUP_BARRIER</a>:</td></tr>
<tr><th id="201">201</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="202">202</th><td>  <b>default</b>:</td></tr>
<tr><th id="203">203</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="204">204</th><td>  }</td></tr>
<tr><th id="205">205</th><td>}</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::usesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo19usesAddressRegisterERNS_12MachineInstrE">usesAddressRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="44MI" data-ref-filename="44MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="208">208</th><td>  <b>return</b> <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI" data-ref-filename="44MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::AR_X" title='llvm::R600::AR_X' data-ref="llvm::R600::AR_X" data-ref-filename="llvm..R600..AR_X">AR_X</a>, <b>false</b>, &amp;<a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>) != -<var>1</var>;</td></tr>
<tr><th id="209">209</th><td>}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE" title='llvm::R600InstrInfo::definesAddressRegister' data-ref="_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo22definesAddressRegisterERNS_12MachineInstrE">definesAddressRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="45MI" data-ref-filename="45MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="212">212</th><td>  <b>return</b> <a class="local col5 ref" href="#45MI" title='MI' data-ref="45MI" data-ref-filename="45MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::AR_X" title='llvm::R600::AR_X' data-ref="llvm::R600::AR_X" data-ref-filename="llvm..R600..AR_X">AR_X</a>, <b>false</b>, <b>false</b>, &amp;<a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>) != -<var>1</var>;</td></tr>
<tr><th id="213">213</th><td>}</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE" title='llvm::R600InstrInfo::readsLDSSrcReg' data-ref="_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo14readsLDSSrcRegERKNS_12MachineInstrE">readsLDSSrcReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="46MI" data-ref-filename="46MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</a>(<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="218">218</th><td>  }</td></tr>
<tr><th id="219">219</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::const_mop_iterator" title='llvm::MachineInstr::const_mop_iterator' data-type='const llvm::MachineOperand *' data-ref="llvm::MachineInstr::const_mop_iterator" data-ref-filename="llvm..MachineInstr..const_mop_iterator">const_mop_iterator</a> <dfn class="local col7 decl" id="47I" title='I' data-type='MachineInstr::const_mop_iterator' data-ref="47I" data-ref-filename="47I">I</dfn> = <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="220">220</th><td>                                        <dfn class="local col8 decl" id="48E" title='E' data-type='MachineInstr::const_mop_iterator' data-ref="48E" data-ref-filename="48E">E</dfn> = <a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv" data-ref-filename="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>();</td></tr>
<tr><th id="221">221</th><td>       <a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a> != <a class="local col8 ref" href="#48E" title='E' data-ref="48E" data-ref-filename="48E">E</a>; ++<a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>) {</td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (!<a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || <a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="223">223</th><td>      <b>continue</b>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <b>if</b> (<span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_LDS_SRC_REGRegClass" title='llvm::R600::R600_LDS_SRC_REGRegClass' data-ref="llvm::R600::R600_LDS_SRC_REGRegClass" data-ref-filename="llvm..R600..R600_LDS_SRC_REGRegClass">R600_LDS_SRC_REGRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="226">226</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="227">227</th><td>  }</td></tr>
<tr><th id="228">228</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo9getSelIdxEjj" title='llvm::R600InstrInfo::getSelIdx' data-ref="_ZNK4llvm13R600InstrInfo9getSelIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9getSelIdxEjj">getSelIdx</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="49Opcode" title='Opcode' data-type='unsigned int' data-ref="49Opcode" data-ref-filename="49Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="50SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="50SrcIdx" data-ref-filename="50SrcIdx">SrcIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="232">232</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="51SrcSelTable" title='SrcSelTable' data-type='const unsigned int [11][2]' data-ref="51SrcSelTable" data-ref-filename="51SrcSelTable">SrcSelTable</dfn>[][<var>2</var>] = {</td></tr>
<tr><th id="233">233</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0" title='llvm::R600::OpName::src0' data-ref="llvm::R600::OpName::src0" data-ref-filename="llvm..R600..OpName..src0">src0</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel" title='llvm::R600::OpName::src0_sel' data-ref="llvm::R600::OpName::src0_sel" data-ref-filename="llvm..R600..OpName..src0_sel">src0_sel</a>},</td></tr>
<tr><th id="234">234</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1" title='llvm::R600::OpName::src1' data-ref="llvm::R600::OpName::src1" data-ref-filename="llvm..R600..OpName..src1">src1</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel" title='llvm::R600::OpName::src1_sel' data-ref="llvm::R600::OpName::src1_sel" data-ref-filename="llvm..R600..OpName..src1_sel">src1_sel</a>},</td></tr>
<tr><th id="235">235</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src2" title='llvm::R600::OpName::src2' data-ref="llvm::R600::OpName::src2" data-ref-filename="llvm..R600..OpName..src2">src2</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src2_sel" title='llvm::R600::OpName::src2_sel' data-ref="llvm::R600::OpName::src2_sel" data-ref-filename="llvm..R600..OpName..src2_sel">src2_sel</a>},</td></tr>
<tr><th id="236">236</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_X" title='llvm::R600::OpName::src0_X' data-ref="llvm::R600::OpName::src0_X" data-ref-filename="llvm..R600..OpName..src0_X">src0_X</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel_X" title='llvm::R600::OpName::src0_sel_X' data-ref="llvm::R600::OpName::src0_sel_X" data-ref-filename="llvm..R600..OpName..src0_sel_X">src0_sel_X</a>},</td></tr>
<tr><th id="237">237</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_Y" title='llvm::R600::OpName::src0_Y' data-ref="llvm::R600::OpName::src0_Y" data-ref-filename="llvm..R600..OpName..src0_Y">src0_Y</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel_Y" title='llvm::R600::OpName::src0_sel_Y' data-ref="llvm::R600::OpName::src0_sel_Y" data-ref-filename="llvm..R600..OpName..src0_sel_Y">src0_sel_Y</a>},</td></tr>
<tr><th id="238">238</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_Z" title='llvm::R600::OpName::src0_Z' data-ref="llvm::R600::OpName::src0_Z" data-ref-filename="llvm..R600..OpName..src0_Z">src0_Z</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel_Z" title='llvm::R600::OpName::src0_sel_Z' data-ref="llvm::R600::OpName::src0_sel_Z" data-ref-filename="llvm..R600..OpName..src0_sel_Z">src0_sel_Z</a>},</td></tr>
<tr><th id="239">239</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_W" title='llvm::R600::OpName::src0_W' data-ref="llvm::R600::OpName::src0_W" data-ref-filename="llvm..R600..OpName..src0_W">src0_W</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel_W" title='llvm::R600::OpName::src0_sel_W' data-ref="llvm::R600::OpName::src0_sel_W" data-ref-filename="llvm..R600..OpName..src0_sel_W">src0_sel_W</a>},</td></tr>
<tr><th id="240">240</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_X" title='llvm::R600::OpName::src1_X' data-ref="llvm::R600::OpName::src1_X" data-ref-filename="llvm..R600..OpName..src1_X">src1_X</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel_X" title='llvm::R600::OpName::src1_sel_X' data-ref="llvm::R600::OpName::src1_sel_X" data-ref-filename="llvm..R600..OpName..src1_sel_X">src1_sel_X</a>},</td></tr>
<tr><th id="241">241</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_Y" title='llvm::R600::OpName::src1_Y' data-ref="llvm::R600::OpName::src1_Y" data-ref-filename="llvm..R600..OpName..src1_Y">src1_Y</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel_Y" title='llvm::R600::OpName::src1_sel_Y' data-ref="llvm::R600::OpName::src1_sel_Y" data-ref-filename="llvm..R600..OpName..src1_sel_Y">src1_sel_Y</a>},</td></tr>
<tr><th id="242">242</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_Z" title='llvm::R600::OpName::src1_Z' data-ref="llvm::R600::OpName::src1_Z" data-ref-filename="llvm..R600..OpName..src1_Z">src1_Z</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel_Z" title='llvm::R600::OpName::src1_sel_Z' data-ref="llvm::R600::OpName::src1_sel_Z" data-ref-filename="llvm..R600..OpName..src1_sel_Z">src1_sel_Z</a>},</td></tr>
<tr><th id="243">243</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_W" title='llvm::R600::OpName::src1_W' data-ref="llvm::R600::OpName::src1_W" data-ref-filename="llvm..R600..OpName..src1_W">src1_W</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel_W" title='llvm::R600::OpName::src1_sel_W' data-ref="llvm::R600::OpName::src1_sel_W" data-ref-filename="llvm..R600..OpName..src1_sel_W">src1_sel_W</a>}</td></tr>
<tr><th id="244">244</th><td>  };</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col2 decl" id="52Row" title='Row' data-type='unsigned int const &amp;[2]' data-ref="52Row" data-ref-filename="52Row">Row</dfn> : <a class="local col1 ref" href="#51SrcSelTable" title='SrcSelTable' data-ref="51SrcSelTable" data-ref-filename="51SrcSelTable">SrcSelTable</a>) {</td></tr>
<tr><th id="247">247</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col9 ref" href="#49Opcode" title='Opcode' data-ref="49Opcode" data-ref-filename="49Opcode">Opcode</a>, <a class="local col2 ref" href="#52Row" title='Row' data-ref="52Row" data-ref-filename="52Row">Row</a>[<var>0</var>]) == (<em>int</em>)<a class="local col0 ref" href="#50SrcIdx" title='SrcIdx' data-ref="50SrcIdx" data-ref-filename="50SrcIdx">SrcIdx</a>) {</td></tr>
<tr><th id="248">248</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col9 ref" href="#49Opcode" title='Opcode' data-ref="49Opcode" data-ref-filename="49Opcode">Opcode</a>, <a class="local col2 ref" href="#52Row" title='Row' data-ref="52Row" data-ref-filename="52Row">Row</a>[<var>1</var>]);</td></tr>
<tr><th id="249">249</th><td>    }</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="252">252</th><td>}</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;, <var>3</var>&gt;</td></tr>
<tr><th id="255">255</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" title='llvm::R600InstrInfo::getSrcs' data-ref="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE">getSrcs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="53MI" data-ref-filename="53MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;, <var>3</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="54Result" title='Result' data-type='SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;, 3&gt;' data-ref="54Result" data-ref-filename="54Result">Result</dfn>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <b>if</b> (<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::DOT_4" title='llvm::R600::DOT_4' data-ref="llvm::R600::DOT_4" data-ref-filename="llvm..R600..DOT_4">DOT_4</a>) {</td></tr>
<tr><th id="259">259</th><td>    <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="55OpTable" title='OpTable' data-type='const unsigned int [8][2]' data-ref="55OpTable" data-ref-filename="55OpTable">OpTable</dfn>[<var>8</var>][<var>2</var>] = {</td></tr>
<tr><th id="260">260</th><td>      {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_X" title='llvm::R600::OpName::src0_X' data-ref="llvm::R600::OpName::src0_X" data-ref-filename="llvm..R600..OpName..src0_X">src0_X</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel_X" title='llvm::R600::OpName::src0_sel_X' data-ref="llvm::R600::OpName::src0_sel_X" data-ref-filename="llvm..R600..OpName..src0_sel_X">src0_sel_X</a>},</td></tr>
<tr><th id="261">261</th><td>      {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_Y" title='llvm::R600::OpName::src0_Y' data-ref="llvm::R600::OpName::src0_Y" data-ref-filename="llvm..R600..OpName..src0_Y">src0_Y</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel_Y" title='llvm::R600::OpName::src0_sel_Y' data-ref="llvm::R600::OpName::src0_sel_Y" data-ref-filename="llvm..R600..OpName..src0_sel_Y">src0_sel_Y</a>},</td></tr>
<tr><th id="262">262</th><td>      {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_Z" title='llvm::R600::OpName::src0_Z' data-ref="llvm::R600::OpName::src0_Z" data-ref-filename="llvm..R600..OpName..src0_Z">src0_Z</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel_Z" title='llvm::R600::OpName::src0_sel_Z' data-ref="llvm::R600::OpName::src0_sel_Z" data-ref-filename="llvm..R600..OpName..src0_sel_Z">src0_sel_Z</a>},</td></tr>
<tr><th id="263">263</th><td>      {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_W" title='llvm::R600::OpName::src0_W' data-ref="llvm::R600::OpName::src0_W" data-ref-filename="llvm..R600..OpName..src0_W">src0_W</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel_W" title='llvm::R600::OpName::src0_sel_W' data-ref="llvm::R600::OpName::src0_sel_W" data-ref-filename="llvm..R600..OpName..src0_sel_W">src0_sel_W</a>},</td></tr>
<tr><th id="264">264</th><td>      {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_X" title='llvm::R600::OpName::src1_X' data-ref="llvm::R600::OpName::src1_X" data-ref-filename="llvm..R600..OpName..src1_X">src1_X</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel_X" title='llvm::R600::OpName::src1_sel_X' data-ref="llvm::R600::OpName::src1_sel_X" data-ref-filename="llvm..R600..OpName..src1_sel_X">src1_sel_X</a>},</td></tr>
<tr><th id="265">265</th><td>      {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_Y" title='llvm::R600::OpName::src1_Y' data-ref="llvm::R600::OpName::src1_Y" data-ref-filename="llvm..R600..OpName..src1_Y">src1_Y</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel_Y" title='llvm::R600::OpName::src1_sel_Y' data-ref="llvm::R600::OpName::src1_sel_Y" data-ref-filename="llvm..R600..OpName..src1_sel_Y">src1_sel_Y</a>},</td></tr>
<tr><th id="266">266</th><td>      {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_Z" title='llvm::R600::OpName::src1_Z' data-ref="llvm::R600::OpName::src1_Z" data-ref-filename="llvm..R600..OpName..src1_Z">src1_Z</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel_Z" title='llvm::R600::OpName::src1_sel_Z' data-ref="llvm::R600::OpName::src1_sel_Z" data-ref-filename="llvm..R600..OpName..src1_sel_Z">src1_sel_Z</a>},</td></tr>
<tr><th id="267">267</th><td>      {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_W" title='llvm::R600::OpName::src1_W' data-ref="llvm::R600::OpName::src1_W" data-ref-filename="llvm..R600..OpName..src1_W">src1_W</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel_W" title='llvm::R600::OpName::src1_sel_W' data-ref="llvm::R600::OpName::src1_sel_W" data-ref-filename="llvm..R600..OpName..src1_sel_W">src1_sel_W</a>},</td></tr>
<tr><th id="268">268</th><td>    };</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="56j" title='j' data-type='unsigned int' data-ref="56j" data-ref-filename="56j">j</dfn> = <var>0</var>; <a class="local col6 ref" href="#56j" title='j' data-ref="56j" data-ref-filename="56j">j</a> &lt; <var>8</var>; <a class="local col6 ref" href="#56j" title='j' data-ref="56j" data-ref-filename="56j">j</a>++) {</td></tr>
<tr><th id="271">271</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="57MO" data-ref-filename="57MO">MO</dfn> =</td></tr>
<tr><th id="272">272</th><td>          <a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#55OpTable" title='OpTable' data-ref="55OpTable" data-ref-filename="55OpTable">OpTable</a>[<a class="local col6 ref" href="#56j" title='j' data-ref="56j" data-ref-filename="56j">j</a>][<var>0</var>]));</td></tr>
<tr><th id="273">273</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="58Reg" title='Reg' data-type='llvm::Register' data-ref="58Reg" data-ref-filename="58Reg">Reg</dfn> = <a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO" data-ref-filename="57MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="274">274</th><td>      <b>if</b> (<a class="local col8 ref" href="#58Reg" title='Reg' data-ref="58Reg" data-ref-filename="58Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ALU_CONST" title='llvm::R600::ALU_CONST' data-ref="llvm::R600::ALU_CONST" data-ref-filename="llvm..R600..ALU_CONST">ALU_CONST</a>) {</td></tr>
<tr><th id="275">275</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="59Sel" title='Sel' data-type='llvm::MachineOperand &amp;' data-ref="59Sel" data-ref-filename="59Sel">Sel</dfn> =</td></tr>
<tr><th id="276">276</th><td>            <a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#55OpTable" title='OpTable' data-ref="55OpTable" data-ref-filename="55OpTable">OpTable</a>[<a class="local col6 ref" href="#56j" title='j' data-ref="56j" data-ref-filename="56j">j</a>][<var>1</var>]));</td></tr>
<tr><th id="277">277</th><td>        <a class="local col4 ref" href="#54Result" title='Result' data-ref="54Result" data-ref-filename="54Result">Result</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;<a class="local col7 ref" href="#57MO" title='MO' data-ref="57MO" data-ref-filename="57MO">MO</a>, <a class="local col9 ref" href="#59Sel" title='Sel' data-ref="59Sel" data-ref-filename="59Sel">Sel</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="278">278</th><td>        <b>continue</b>;</td></tr>
<tr><th id="279">279</th><td>      }</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>    }</td></tr>
<tr><th id="282">282</th><td>    <b>return</b> <a class="local col4 ref" href="#54Result" title='Result' data-ref="54Result" data-ref-filename="54Result">Result</a>;</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="60OpTable" title='OpTable' data-type='const unsigned int [3][2]' data-ref="60OpTable" data-ref-filename="60OpTable">OpTable</dfn>[<var>3</var>][<var>2</var>] = {</td></tr>
<tr><th id="286">286</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0" title='llvm::R600::OpName::src0' data-ref="llvm::R600::OpName::src0" data-ref-filename="llvm..R600..OpName..src0">src0</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel" title='llvm::R600::OpName::src0_sel' data-ref="llvm::R600::OpName::src0_sel" data-ref-filename="llvm..R600..OpName..src0_sel">src0_sel</a>},</td></tr>
<tr><th id="287">287</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1" title='llvm::R600::OpName::src1' data-ref="llvm::R600::OpName::src1" data-ref-filename="llvm..R600..OpName..src1">src1</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel" title='llvm::R600::OpName::src1_sel' data-ref="llvm::R600::OpName::src1_sel" data-ref-filename="llvm..R600..OpName..src1_sel">src1_sel</a>},</td></tr>
<tr><th id="288">288</th><td>    {<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src2" title='llvm::R600::OpName::src2' data-ref="llvm::R600::OpName::src2" data-ref-filename="llvm..R600..OpName..src2">src2</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src2_sel" title='llvm::R600::OpName::src2_sel' data-ref="llvm::R600::OpName::src2_sel" data-ref-filename="llvm..R600..OpName..src2_sel">src2_sel</a>},</td></tr>
<tr><th id="289">289</th><td>  };</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="61j" title='j' data-type='unsigned int' data-ref="61j" data-ref-filename="61j">j</dfn> = <var>0</var>; <a class="local col1 ref" href="#61j" title='j' data-ref="61j" data-ref-filename="61j">j</a> &lt; <var>3</var>; <a class="local col1 ref" href="#61j" title='j' data-ref="61j" data-ref-filename="61j">j</a>++) {</td></tr>
<tr><th id="292">292</th><td>    <em>int</em> <dfn class="local col2 decl" id="62SrcIdx" title='SrcIdx' data-type='int' data-ref="62SrcIdx" data-ref-filename="62SrcIdx">SrcIdx</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col0 ref" href="#60OpTable" title='OpTable' data-ref="60OpTable" data-ref-filename="60OpTable">OpTable</a>[<a class="local col1 ref" href="#61j" title='j' data-ref="61j" data-ref-filename="61j">j</a>][<var>0</var>]);</td></tr>
<tr><th id="293">293</th><td>    <b>if</b> (<a class="local col2 ref" href="#62SrcIdx" title='SrcIdx' data-ref="62SrcIdx" data-ref-filename="62SrcIdx">SrcIdx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="294">294</th><td>      <b>break</b>;</td></tr>
<tr><th id="295">295</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="63MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="63MO" data-ref-filename="63MO">MO</dfn> = <a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#62SrcIdx" title='SrcIdx' data-ref="62SrcIdx" data-ref-filename="62SrcIdx">SrcIdx</a>);</td></tr>
<tr><th id="296">296</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="64Reg" title='Reg' data-type='llvm::Register' data-ref="64Reg" data-ref-filename="64Reg">Reg</dfn> = <a class="local col3 ref" href="#63MO" title='MO' data-ref="63MO" data-ref-filename="63MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="297">297</th><td>    <b>if</b> (<a class="local col4 ref" href="#64Reg" title='Reg' data-ref="64Reg" data-ref-filename="64Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ALU_CONST" title='llvm::R600::ALU_CONST' data-ref="llvm::R600::ALU_CONST" data-ref-filename="llvm..R600..ALU_CONST">ALU_CONST</a>) {</td></tr>
<tr><th id="298">298</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="65Sel" title='Sel' data-type='llvm::MachineOperand &amp;' data-ref="65Sel" data-ref-filename="65Sel">Sel</dfn> =</td></tr>
<tr><th id="299">299</th><td>          <a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col0 ref" href="#60OpTable" title='OpTable' data-ref="60OpTable" data-ref-filename="60OpTable">OpTable</a>[<a class="local col1 ref" href="#61j" title='j' data-ref="61j" data-ref-filename="61j">j</a>][<var>1</var>]));</td></tr>
<tr><th id="300">300</th><td>      <a class="local col4 ref" href="#54Result" title='Result' data-ref="54Result" data-ref-filename="54Result">Result</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;<a class="local col3 ref" href="#63MO" title='MO' data-ref="63MO" data-ref-filename="63MO">MO</a>, <a class="local col5 ref" href="#65Sel" title='Sel' data-ref="65Sel" data-ref-filename="65Sel">Sel</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="301">301</th><td>      <b>continue</b>;</td></tr>
<tr><th id="302">302</th><td>    }</td></tr>
<tr><th id="303">303</th><td>    <b>if</b> (<a class="local col4 ref" href="#64Reg" title='Reg' data-ref="64Reg" data-ref-filename="64Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ALU_LITERAL_X" title='llvm::R600::ALU_LITERAL_X' data-ref="llvm::R600::ALU_LITERAL_X" data-ref-filename="llvm..R600..ALU_LITERAL_X">ALU_LITERAL_X</a>) {</td></tr>
<tr><th id="304">304</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="66Operand" title='Operand' data-type='llvm::MachineOperand &amp;' data-ref="66Operand" data-ref-filename="66Operand">Operand</dfn> =</td></tr>
<tr><th id="305">305</th><td>          <a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col3 ref" href="#53MI" title='MI' data-ref="53MI" data-ref-filename="53MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::literal" title='llvm::R600::OpName::literal' data-ref="llvm::R600::OpName::literal" data-ref-filename="llvm..R600..OpName..literal">literal</a>));</td></tr>
<tr><th id="306">306</th><td>      <b>if</b> (<a class="local col6 ref" href="#66Operand" title='Operand' data-ref="66Operand" data-ref-filename="66Operand">Operand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="307">307</th><td>        <a class="local col4 ref" href="#54Result" title='Result' data-ref="54Result" data-ref-filename="54Result">Result</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;<a class="local col3 ref" href="#63MO" title='MO' data-ref="63MO" data-ref-filename="63MO">MO</a>, <a class="local col6 ref" href="#66Operand" title='Operand' data-ref="66Operand" data-ref-filename="66Operand">Operand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="308">308</th><td>        <b>continue</b>;</td></tr>
<tr><th id="309">309</th><td>      }</td></tr>
<tr><th id="310">310</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Operand.isGlobal());</td></tr>
<tr><th id="311">311</th><td>    }</td></tr>
<tr><th id="312">312</th><td>    <a class="local col4 ref" href="#54Result" title='Result' data-ref="54Result" data-ref-filename="54Result">Result</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;<a class="local col3 ref" href="#63MO" title='MO' data-ref="63MO" data-ref-filename="63MO">MO</a>, <var>0</var>));</td></tr>
<tr><th id="313">313</th><td>  }</td></tr>
<tr><th id="314">314</th><td>  <b>return</b> <a class="local col4 ref" href="#54Result" title='Result' data-ref="54Result" data-ref-filename="54Result">Result</a>;</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;</td></tr>
<tr><th id="318">318</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj" title='llvm::R600InstrInfo::ExtractSrcs' data-ref="_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj" data-ref-filename="_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj">ExtractSrcs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="67MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="67MI" data-ref-filename="67MI">MI</dfn>,</td></tr>
<tr><th id="319">319</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="68PV" title='PV' data-type='const DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="68PV" data-ref-filename="68PV">PV</dfn>,</td></tr>
<tr><th id="320">320</th><td>                           <em>unsigned</em> &amp;<dfn class="local col9 decl" id="69ConstCount" title='ConstCount' data-type='unsigned int &amp;' data-ref="69ConstCount" data-ref-filename="69ConstCount">ConstCount</dfn>) <em>const</em> {</td></tr>
<tr><th id="321">321</th><td>  <a class="local col9 ref" href="#69ConstCount" title='ConstCount' data-ref="69ConstCount" data-ref-filename="69ConstCount">ConstCount</a> = <var>0</var>;</td></tr>
<tr><th id="322">322</th><td>  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt; <dfn class="local col0 decl" id="70DummyPair" title='DummyPair' data-type='const std::pair&lt;int, unsigned int&gt;' data-ref="70DummyPair" data-ref-filename="70DummyPair">DummyPair</dfn><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span>-<var>1</var>, <var>0</var>);</td></tr>
<tr><th id="323">323</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col1 decl" id="71Result" title='Result' data-type='std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt;' data-ref="71Result" data-ref-filename="71Result">Result</dfn>;</td></tr>
<tr><th id="324">324</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="72i" title='i' data-type='unsigned int' data-ref="72i" data-ref-filename="72i">i</dfn> = <var>0</var>;</td></tr>
<tr><th id="325">325</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="73Src" title='Src' data-type='const std::pair&lt;llvm::MachineOperand *, long&gt; &amp;' data-ref="73Src" data-ref-filename="73Src">Src</dfn> : <a class="member fn" href="#_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" title='llvm::R600InstrInfo::getSrcs' data-ref="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE">getSrcs</a>(<span class='refarg'><a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI" data-ref-filename="67MI">MI</a></span>)) {</td></tr>
<tr><th id="326">326</th><td>    ++<a class="local col2 ref" href="#72i" title='i' data-ref="72i" data-ref-filename="72i">i</a>;</td></tr>
<tr><th id="327">327</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="74Reg" title='Reg' data-type='llvm::Register' data-ref="74Reg" data-ref-filename="74Reg">Reg</dfn> = <a class="local col3 ref" href="#73Src" title='Src' data-ref="73Src" data-ref-filename="73Src">Src</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, long&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="328">328</th><td>    <em>int</em> <dfn class="local col5 decl" id="75Index" title='Index' data-type='int' data-ref="75Index" data-ref-filename="75Index">Index</dfn> = <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg" data-ref-filename="74Reg">Reg</a>) &amp; <var>0xff</var>;</td></tr>
<tr><th id="329">329</th><td>    <b>if</b> (<a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg" data-ref-filename="74Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::OQAP" title='llvm::R600::OQAP' data-ref="llvm::R600::OQAP" data-ref-filename="llvm..R600..OQAP">OQAP</a>) {</td></tr>
<tr><th id="330">330</th><td>      <a class="local col1 ref" href="#71Result" title='Result' data-ref="71Result" data-ref-filename="71Result">Result</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col5 ref" href="#75Index" title='Index' data-ref="75Index" data-ref-filename="75Index">Index</a></span>, <var>0U</var>));</td></tr>
<tr><th id="331">331</th><td>    }</td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (<a class="local col8 ref" href="#68PV" title='PV' data-ref="68PV" data-ref-filename="68PV">PV</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg" data-ref-filename="74Reg">Reg</a>) <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">!=</a> <a class="local col8 ref" href="#68PV" title='PV' data-ref="68PV" data-ref-filename="68PV">PV</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv" data-ref-filename="_ZNK4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="333">333</th><td>      <i>// 255 is used to tells its a PS/PV reg</i></td></tr>
<tr><th id="334">334</th><td>      <a class="local col1 ref" href="#71Result" title='Result' data-ref="71Result" data-ref-filename="71Result">Result</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>255</var>, <var>0U</var>));</td></tr>
<tr><th id="335">335</th><td>      <b>continue</b>;</td></tr>
<tr><th id="336">336</th><td>    }</td></tr>
<tr><th id="337">337</th><td>    <b>if</b> (<a class="local col5 ref" href="#75Index" title='Index' data-ref="75Index" data-ref-filename="75Index">Index</a> &gt; <var>127</var>) {</td></tr>
<tr><th id="338">338</th><td>      <a class="local col9 ref" href="#69ConstCount" title='ConstCount' data-ref="69ConstCount" data-ref-filename="69ConstCount">ConstCount</a>++;</td></tr>
<tr><th id="339">339</th><td>      <a class="local col1 ref" href="#71Result" title='Result' data-ref="71Result" data-ref-filename="71Result">Result</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col0 ref" href="#70DummyPair" title='DummyPair' data-ref="70DummyPair" data-ref-filename="70DummyPair">DummyPair</a>);</td></tr>
<tr><th id="340">340</th><td>      <b>continue</b>;</td></tr>
<tr><th id="341">341</th><td>    }</td></tr>
<tr><th id="342">342</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="76Chan" title='Chan' data-type='unsigned int' data-ref="76Chan" data-ref-filename="76Chan">Chan</dfn> = <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" title='llvm::R600RegisterInfo::getHWRegChan' data-ref="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj">getHWRegChan</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#74Reg" title='Reg' data-ref="74Reg" data-ref-filename="74Reg">Reg</a>);</td></tr>
<tr><th id="343">343</th><td>    <a class="local col1 ref" href="#71Result" title='Result' data-ref="71Result" data-ref-filename="71Result">Result</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col5 ref" href="#75Index" title='Index' data-ref="75Index" data-ref-filename="75Index">Index</a></span>, <span class='refarg'><a class="local col6 ref" href="#76Chan" title='Chan' data-ref="76Chan" data-ref-filename="76Chan">Chan</a></span>));</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td>  <b>for</b> (; <a class="local col2 ref" href="#72i" title='i' data-ref="72i" data-ref-filename="72i">i</a> &lt; <var>3</var>; ++<a class="local col2 ref" href="#72i" title='i' data-ref="72i" data-ref-filename="72i">i</a>)</td></tr>
<tr><th id="346">346</th><td>    <a class="local col1 ref" href="#71Result" title='Result' data-ref="71Result" data-ref-filename="71Result">Result</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col0 ref" href="#70DummyPair" title='DummyPair' data-ref="70DummyPair" data-ref-filename="70DummyPair">DummyPair</a>);</td></tr>
<tr><th id="347">347</th><td>  <b>return</b> <a class="local col1 ref" href="#71Result" title='Result' data-ref="71Result" data-ref-filename="71Result">Result</a>;</td></tr>
<tr><th id="348">348</th><td>}</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><em>static</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;</td></tr>
<tr><th id="351">351</th><td><dfn class="tu decl def fn" id="_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE" title='Swizzle' data-type='std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; Swizzle(std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; Src, R600InstrInfo::BankSwizzle Swz)' data-ref="_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE" data-ref-filename="_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE">Swizzle</dfn>(<span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; <dfn class="local col7 decl" id="77Src" title='Src' data-type='std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt;' data-ref="77Src" data-ref-filename="77Src">Src</dfn>,</td></tr>
<tr><th id="352">352</th><td>        <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a> <dfn class="local col8 decl" id="78Swz" title='Swz' data-type='R600InstrInfo::BankSwizzle' data-ref="78Swz" data-ref-filename="78Swz">Swz</dfn>) {</td></tr>
<tr><th id="353">353</th><td>  <b>if</b> (<a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span> <span class='ref fn' title='std::operator==' data-ref="_ZSteqRKSt4pairIT_T0_ES4_" data-ref-filename="_ZSteqRKSt4pairIT_T0_ES4_">==</span> <a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>1</var>]</span>)</td></tr>
<tr><th id="354">354</th><td>    <a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>1</var>]</span>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> = -<var>1</var>;</td></tr>
<tr><th id="355">355</th><td>  <b>switch</b> (<a class="local col8 ref" href="#78Swz" title='Swz' data-ref="78Swz" data-ref-filename="78Swz">Swz</a>) {</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::ALU_VEC_012_SCL_210" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>:</td></tr>
<tr><th id="357">357</th><td>    <b>break</b>;</td></tr>
<tr><th id="358">358</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_021_SCL_122" title='llvm::R600InstrInfo::ALU_VEC_021_SCL_122' data-ref="llvm::R600InstrInfo::ALU_VEC_021_SCL_122" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_021_SCL_122">ALU_VEC_021_SCL_122</a>:</td></tr>
<tr><th id="359">359</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_" data-ref-filename="_ZSt4swapRSt4pairIT_T0_ES3_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>1</var>]</span></span>, <span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>2</var>]</span></span>);</td></tr>
<tr><th id="360">360</th><td>    <b>break</b>;</td></tr>
<tr><th id="361">361</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_102_SCL_221" title='llvm::R600InstrInfo::ALU_VEC_102_SCL_221' data-ref="llvm::R600InstrInfo::ALU_VEC_102_SCL_221" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_102_SCL_221">ALU_VEC_102_SCL_221</a>:</td></tr>
<tr><th id="362">362</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_" data-ref-filename="_ZSt4swapRSt4pairIT_T0_ES3_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span></span>, <span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>1</var>]</span></span>);</td></tr>
<tr><th id="363">363</th><td>    <b>break</b>;</td></tr>
<tr><th id="364">364</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_120_SCL_212" title='llvm::R600InstrInfo::ALU_VEC_120_SCL_212' data-ref="llvm::R600InstrInfo::ALU_VEC_120_SCL_212" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_120_SCL_212">ALU_VEC_120_SCL_212</a>:</td></tr>
<tr><th id="365">365</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_" data-ref-filename="_ZSt4swapRSt4pairIT_T0_ES3_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span></span>, <span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>1</var>]</span></span>);</td></tr>
<tr><th id="366">366</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_" data-ref-filename="_ZSt4swapRSt4pairIT_T0_ES3_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span></span>, <span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>2</var>]</span></span>);</td></tr>
<tr><th id="367">367</th><td>    <b>break</b>;</td></tr>
<tr><th id="368">368</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_201" title='llvm::R600InstrInfo::ALU_VEC_201' data-ref="llvm::R600InstrInfo::ALU_VEC_201" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_201">ALU_VEC_201</a>:</td></tr>
<tr><th id="369">369</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_" data-ref-filename="_ZSt4swapRSt4pairIT_T0_ES3_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span></span>, <span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>2</var>]</span></span>);</td></tr>
<tr><th id="370">370</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_" data-ref-filename="_ZSt4swapRSt4pairIT_T0_ES3_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span></span>, <span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>1</var>]</span></span>);</td></tr>
<tr><th id="371">371</th><td>    <b>break</b>;</td></tr>
<tr><th id="372">372</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_210" title='llvm::R600InstrInfo::ALU_VEC_210' data-ref="llvm::R600InstrInfo::ALU_VEC_210" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_210">ALU_VEC_210</a>:</td></tr>
<tr><th id="373">373</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRSt4pairIT_T0_ES3_" data-ref-filename="_ZSt4swapRSt4pairIT_T0_ES3_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span></span>, <span class='refarg'><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>2</var>]</span></span>);</td></tr>
<tr><th id="374">374</th><td>    <b>break</b>;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td>  <b>return</b> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1EOSt6vectorIT_T0_E" data-ref-filename="_ZNSt6vectorC1EOSt6vectorIT_T0_E"></span><a class="local col7 ref" href="#77Src" title='Src' data-ref="77Src" data-ref-filename="77Src">Src</a>;</td></tr>
<tr><th id="377">377</th><td>}</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj" title='getTransSwizzle' data-type='unsigned int getTransSwizzle(R600InstrInfo::BankSwizzle Swz, unsigned int Op)' data-ref="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj" data-ref-filename="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj">getTransSwizzle</dfn>(<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a> <dfn class="local col9 decl" id="79Swz" title='Swz' data-type='R600InstrInfo::BankSwizzle' data-ref="79Swz" data-ref-filename="79Swz">Swz</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="80Op" title='Op' data-type='unsigned int' data-ref="80Op" data-ref-filename="80Op">Op</dfn>) {</td></tr>
<tr><th id="380">380</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op &lt; <var>3</var> &amp;&amp; <q>"Out of range swizzle index"</q>);</td></tr>
<tr><th id="381">381</th><td>  <b>switch</b> (<a class="local col9 ref" href="#79Swz" title='Swz' data-ref="79Swz" data-ref-filename="79Swz">Swz</a>) {</td></tr>
<tr><th id="382">382</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::ALU_VEC_012_SCL_210" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>: {</td></tr>
<tr><th id="383">383</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="81Cycles" title='Cycles' data-type='unsigned int [3]' data-ref="81Cycles" data-ref-filename="81Cycles">Cycles</dfn>[<var>3</var>] = { <var>2</var>, <var>1</var>, <var>0</var>};</td></tr>
<tr><th id="384">384</th><td>    <b>return</b> <a class="local col1 ref" href="#81Cycles" title='Cycles' data-ref="81Cycles" data-ref-filename="81Cycles">Cycles</a>[<a class="local col0 ref" href="#80Op" title='Op' data-ref="80Op" data-ref-filename="80Op">Op</a>];</td></tr>
<tr><th id="385">385</th><td>  }</td></tr>
<tr><th id="386">386</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_021_SCL_122" title='llvm::R600InstrInfo::ALU_VEC_021_SCL_122' data-ref="llvm::R600InstrInfo::ALU_VEC_021_SCL_122" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_021_SCL_122">ALU_VEC_021_SCL_122</a>: {</td></tr>
<tr><th id="387">387</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="82Cycles" title='Cycles' data-type='unsigned int [3]' data-ref="82Cycles" data-ref-filename="82Cycles">Cycles</dfn>[<var>3</var>] = { <var>1</var>, <var>2</var>, <var>2</var>};</td></tr>
<tr><th id="388">388</th><td>    <b>return</b> <a class="local col2 ref" href="#82Cycles" title='Cycles' data-ref="82Cycles" data-ref-filename="82Cycles">Cycles</a>[<a class="local col0 ref" href="#80Op" title='Op' data-ref="80Op" data-ref-filename="80Op">Op</a>];</td></tr>
<tr><th id="389">389</th><td>  }</td></tr>
<tr><th id="390">390</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_120_SCL_212" title='llvm::R600InstrInfo::ALU_VEC_120_SCL_212' data-ref="llvm::R600InstrInfo::ALU_VEC_120_SCL_212" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_120_SCL_212">ALU_VEC_120_SCL_212</a>: {</td></tr>
<tr><th id="391">391</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="83Cycles" title='Cycles' data-type='unsigned int [3]' data-ref="83Cycles" data-ref-filename="83Cycles">Cycles</dfn>[<var>3</var>] = { <var>2</var>, <var>1</var>, <var>2</var>};</td></tr>
<tr><th id="392">392</th><td>    <b>return</b> <a class="local col3 ref" href="#83Cycles" title='Cycles' data-ref="83Cycles" data-ref-filename="83Cycles">Cycles</a>[<a class="local col0 ref" href="#80Op" title='Op' data-ref="80Op" data-ref-filename="80Op">Op</a>];</td></tr>
<tr><th id="393">393</th><td>  }</td></tr>
<tr><th id="394">394</th><td>  <b>case</b> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_102_SCL_221" title='llvm::R600InstrInfo::ALU_VEC_102_SCL_221' data-ref="llvm::R600InstrInfo::ALU_VEC_102_SCL_221" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_102_SCL_221">ALU_VEC_102_SCL_221</a>: {</td></tr>
<tr><th id="395">395</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="84Cycles" title='Cycles' data-type='unsigned int [3]' data-ref="84Cycles" data-ref-filename="84Cycles">Cycles</dfn>[<var>3</var>] = { <var>2</var>, <var>2</var>, <var>1</var>};</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <a class="local col4 ref" href="#84Cycles" title='Cycles' data-ref="84Cycles" data-ref-filename="84Cycles">Cycles</a>[<a class="local col0 ref" href="#80Op" title='Op' data-ref="80Op" data-ref-filename="80Op">Op</a>];</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td>  <b>default</b>:</td></tr>
<tr><th id="399">399</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Wrong Swizzle for Trans Slot"</q>);</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td>}</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><i class="doc">/// returns how many MIs (whose inputs are represented by IGSrcs) can be packed</i></td></tr>
<tr><th id="404">404</th><td><i class="doc">/// in the same Instruction Group while meeting read port limitations given a</i></td></tr>
<tr><th id="405">405</th><td><i class="doc">/// Swz swizzle sequence.</i></td></tr>
<tr><th id="406">406</th><td><em>unsigned</em>  <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" title='llvm::R600InstrInfo::isLegalUpTo' data-ref="_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" data-ref-filename="_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_">isLegalUpTo</dfn>(</td></tr>
<tr><th id="407">407</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;&gt; &amp;<dfn class="local col5 decl" id="85IGSrcs" title='IGSrcs' data-type='const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &gt; &amp;' data-ref="85IGSrcs" data-ref-filename="85IGSrcs">IGSrcs</dfn>,</td></tr>
<tr><th id="408">408</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a>&gt; &amp;<dfn class="local col6 decl" id="86Swz" title='Swz' data-type='const std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;' data-ref="86Swz" data-ref-filename="86Swz">Swz</dfn>,</td></tr>
<tr><th id="409">409</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col7 decl" id="87TransSrcs" title='TransSrcs' data-type='const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp;' data-ref="87TransSrcs" data-ref-filename="87TransSrcs">TransSrcs</dfn>,</td></tr>
<tr><th id="410">410</th><td>    <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a> <dfn class="local col8 decl" id="88TransSwz" title='TransSwz' data-type='R600InstrInfo::BankSwizzle' data-ref="88TransSwz" data-ref-filename="88TransSwz">TransSwz</dfn>) <em>const</em> {</td></tr>
<tr><th id="411">411</th><td>  <em>int</em> <dfn class="local col9 decl" id="89Vector" title='Vector' data-type='int [4][3]' data-ref="89Vector" data-ref-filename="89Vector">Vector</dfn>[<var>4</var>][<var>3</var>];</td></tr>
<tr><th id="412">412</th><td>  <a class="ref fn" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col9 ref" href="#89Vector" title='Vector' data-ref="89Vector" data-ref-filename="89Vector">Vector</a>, -<var>1</var>, <b>sizeof</b>(<a class="local col9 ref" href="#89Vector" title='Vector' data-ref="89Vector" data-ref-filename="89Vector">Vector</a>));</td></tr>
<tr><th id="413">413</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="90i" title='i' data-type='unsigned int' data-ref="90i" data-ref-filename="90i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="91e" title='e' data-type='unsigned int' data-ref="91e" data-ref-filename="91e">e</dfn> = <a class="local col5 ref" href="#85IGSrcs" title='IGSrcs' data-ref="85IGSrcs" data-ref-filename="85IGSrcs">IGSrcs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col0 ref" href="#90i" title='i' data-ref="90i" data-ref-filename="90i">i</a> &lt; <a class="local col1 ref" href="#91e" title='e' data-ref="91e" data-ref-filename="91e">e</a>; <a class="local col0 ref" href="#90i" title='i' data-ref="90i" data-ref-filename="90i">i</a>++) {</td></tr>
<tr><th id="414">414</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col2 decl" id="92Srcs" title='Srcs' data-type='const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp;' data-ref="92Srcs" data-ref-filename="92Srcs">Srcs</dfn> =</td></tr>
<tr><th id="415">415</th><td>        <a class="tu ref fn" href="#_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE" title='Swizzle' data-use='c' data-ref="_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE" data-ref-filename="_ZL7SwizzleSt6vectorISt4pairIijESaIS1_EEN4llvm13R600InstrInfo11BankSwizzleE">Swizzle</a>(<span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E" data-ref-filename="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></span><a class="local col5 ref" href="#85IGSrcs" title='IGSrcs' data-ref="85IGSrcs" data-ref-filename="85IGSrcs">IGSrcs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#90i" title='i' data-ref="90i" data-ref-filename="90i">i</a>]</span>, <a class="local col6 ref" href="#86Swz" title='Swz' data-ref="86Swz" data-ref-filename="86Swz">Swz</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#90i" title='i' data-ref="90i" data-ref-filename="90i">i</a>]</span>);</td></tr>
<tr><th id="416">416</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="93j" title='j' data-type='unsigned int' data-ref="93j" data-ref-filename="93j">j</dfn> = <var>0</var>; <a class="local col3 ref" href="#93j" title='j' data-ref="93j" data-ref-filename="93j">j</a> &lt; <var>3</var>; <a class="local col3 ref" href="#93j" title='j' data-ref="93j" data-ref-filename="93j">j</a>++) {</td></tr>
<tr><th id="417">417</th><td>      <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="94Src" title='Src' data-type='const std::pair&lt;int, unsigned int&gt; &amp;' data-ref="94Src" data-ref-filename="94Src">Src</dfn> = <a class="local col2 ref" href="#92Srcs" title='Srcs' data-ref="92Srcs" data-ref-filename="92Srcs">Srcs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#93j" title='j' data-ref="93j" data-ref-filename="93j">j</a>]</span>;</td></tr>
<tr><th id="418">418</th><td>      <b>if</b> (<a class="local col4 ref" href="#94Src" title='Src' data-ref="94Src" data-ref-filename="94Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> &lt; <var>0</var> || <a class="local col4 ref" href="#94Src" title='Src' data-ref="94Src" data-ref-filename="94Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> == <var>255</var>)</td></tr>
<tr><th id="419">419</th><td>        <b>continue</b>;</td></tr>
<tr><th id="420">420</th><td>      <b>if</b> (<a class="local col4 ref" href="#94Src" title='Src' data-ref="94Src" data-ref-filename="94Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> == <a class="macro" href="R600Defines.h.html#57" title="((RI.getEncodingValue(R600::OQAP)) &amp; 0x1ff)" data-ref="_M/GET_REG_INDEX">GET_REG_INDEX</a>(<a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a>R600::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::OQAP" title='llvm::R600::OQAP' data-ref="llvm::R600::OQAP" data-ref-filename="llvm..R600..OQAP">OQAP</a>))) {</td></tr>
<tr><th id="421">421</th><td>        <b>if</b> (<a class="local col6 ref" href="#86Swz" title='Swz' data-ref="86Swz" data-ref-filename="86Swz">Swz</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#90i" title='i' data-ref="90i" data-ref-filename="90i">i</a>]</span> != <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::ALU_VEC_012_SCL_210" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a> &amp;&amp;</td></tr>
<tr><th id="422">422</th><td>            <a class="local col6 ref" href="#86Swz" title='Swz' data-ref="86Swz" data-ref-filename="86Swz">Swz</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col0 ref" href="#90i" title='i' data-ref="90i" data-ref-filename="90i">i</a>]</span> != <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_021_SCL_122" title='llvm::R600InstrInfo::ALU_VEC_021_SCL_122' data-ref="llvm::R600InstrInfo::ALU_VEC_021_SCL_122" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_021_SCL_122">ALU_VEC_021_SCL_122</a>) {</td></tr>
<tr><th id="423">423</th><td>            <i>// The value from output queue A (denoted by register OQAP) can</i></td></tr>
<tr><th id="424">424</th><td><i>            // only be fetched during the first cycle.</i></td></tr>
<tr><th id="425">425</th><td>            <b>return</b> <b>false</b>;</td></tr>
<tr><th id="426">426</th><td>        }</td></tr>
<tr><th id="427">427</th><td>        <i>// OQAP does not count towards the normal read port restrictions</i></td></tr>
<tr><th id="428">428</th><td>        <b>continue</b>;</td></tr>
<tr><th id="429">429</th><td>      }</td></tr>
<tr><th id="430">430</th><td>      <b>if</b> (<a class="local col9 ref" href="#89Vector" title='Vector' data-ref="89Vector" data-ref-filename="89Vector">Vector</a>[<a class="local col4 ref" href="#94Src" title='Src' data-ref="94Src" data-ref-filename="94Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>][<a class="local col3 ref" href="#93j" title='j' data-ref="93j" data-ref-filename="93j">j</a>] &lt; <var>0</var>)</td></tr>
<tr><th id="431">431</th><td>        <a class="local col9 ref" href="#89Vector" title='Vector' data-ref="89Vector" data-ref-filename="89Vector">Vector</a>[<a class="local col4 ref" href="#94Src" title='Src' data-ref="94Src" data-ref-filename="94Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>][<a class="local col3 ref" href="#93j" title='j' data-ref="93j" data-ref-filename="93j">j</a>] = <a class="local col4 ref" href="#94Src" title='Src' data-ref="94Src" data-ref-filename="94Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="432">432</th><td>      <b>if</b> (<a class="local col9 ref" href="#89Vector" title='Vector' data-ref="89Vector" data-ref-filename="89Vector">Vector</a>[<a class="local col4 ref" href="#94Src" title='Src' data-ref="94Src" data-ref-filename="94Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>][<a class="local col3 ref" href="#93j" title='j' data-ref="93j" data-ref-filename="93j">j</a>] != <a class="local col4 ref" href="#94Src" title='Src' data-ref="94Src" data-ref-filename="94Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>)</td></tr>
<tr><th id="433">433</th><td>        <b>return</b> <a class="local col0 ref" href="#90i" title='i' data-ref="90i" data-ref-filename="90i">i</a>;</td></tr>
<tr><th id="434">434</th><td>    }</td></tr>
<tr><th id="435">435</th><td>  }</td></tr>
<tr><th id="436">436</th><td>  <i>// Now check Trans Alu</i></td></tr>
<tr><th id="437">437</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="95i" title='i' data-type='unsigned int' data-ref="95i" data-ref-filename="95i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="96e" title='e' data-type='unsigned int' data-ref="96e" data-ref-filename="96e">e</dfn> = <a class="local col7 ref" href="#87TransSrcs" title='TransSrcs' data-ref="87TransSrcs" data-ref-filename="87TransSrcs">TransSrcs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col5 ref" href="#95i" title='i' data-ref="95i" data-ref-filename="95i">i</a> &lt; <a class="local col6 ref" href="#96e" title='e' data-ref="96e" data-ref-filename="96e">e</a>; ++<a class="local col5 ref" href="#95i" title='i' data-ref="95i" data-ref-filename="95i">i</a>) {</td></tr>
<tr><th id="438">438</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="97Src" title='Src' data-type='const std::pair&lt;int, unsigned int&gt; &amp;' data-ref="97Src" data-ref-filename="97Src">Src</dfn> = <a class="local col7 ref" href="#87TransSrcs" title='TransSrcs' data-ref="87TransSrcs" data-ref-filename="87TransSrcs">TransSrcs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col5 ref" href="#95i" title='i' data-ref="95i" data-ref-filename="95i">i</a>]</span>;</td></tr>
<tr><th id="439">439</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="98Cycle" title='Cycle' data-type='unsigned int' data-ref="98Cycle" data-ref-filename="98Cycle">Cycle</dfn> = <a class="tu ref fn" href="#_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj" title='getTransSwizzle' data-use='c' data-ref="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj" data-ref-filename="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj">getTransSwizzle</a>(<a class="local col8 ref" href="#88TransSwz" title='TransSwz' data-ref="88TransSwz" data-ref-filename="88TransSwz">TransSwz</a>, <a class="local col5 ref" href="#95i" title='i' data-ref="95i" data-ref-filename="95i">i</a>);</td></tr>
<tr><th id="440">440</th><td>    <b>if</b> (<a class="local col7 ref" href="#97Src" title='Src' data-ref="97Src" data-ref-filename="97Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> &lt; <var>0</var>)</td></tr>
<tr><th id="441">441</th><td>      <b>continue</b>;</td></tr>
<tr><th id="442">442</th><td>    <b>if</b> (<a class="local col7 ref" href="#97Src" title='Src' data-ref="97Src" data-ref-filename="97Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> == <var>255</var>)</td></tr>
<tr><th id="443">443</th><td>      <b>continue</b>;</td></tr>
<tr><th id="444">444</th><td>    <b>if</b> (<a class="local col9 ref" href="#89Vector" title='Vector' data-ref="89Vector" data-ref-filename="89Vector">Vector</a>[<a class="local col7 ref" href="#97Src" title='Src' data-ref="97Src" data-ref-filename="97Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>][<a class="local col8 ref" href="#98Cycle" title='Cycle' data-ref="98Cycle" data-ref-filename="98Cycle">Cycle</a>] &lt; <var>0</var>)</td></tr>
<tr><th id="445">445</th><td>      <a class="local col9 ref" href="#89Vector" title='Vector' data-ref="89Vector" data-ref-filename="89Vector">Vector</a>[<a class="local col7 ref" href="#97Src" title='Src' data-ref="97Src" data-ref-filename="97Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>][<a class="local col8 ref" href="#98Cycle" title='Cycle' data-ref="98Cycle" data-ref-filename="98Cycle">Cycle</a>] = <a class="local col7 ref" href="#97Src" title='Src' data-ref="97Src" data-ref-filename="97Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="446">446</th><td>    <b>if</b> (<a class="local col9 ref" href="#89Vector" title='Vector' data-ref="89Vector" data-ref-filename="89Vector">Vector</a>[<a class="local col7 ref" href="#97Src" title='Src' data-ref="97Src" data-ref-filename="97Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>][<a class="local col8 ref" href="#98Cycle" title='Cycle' data-ref="98Cycle" data-ref-filename="98Cycle">Cycle</a>] != <a class="local col7 ref" href="#97Src" title='Src' data-ref="97Src" data-ref-filename="97Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>)</td></tr>
<tr><th id="447">447</th><td>      <b>return</b> <a class="local col5 ref" href="#85IGSrcs" title='IGSrcs' data-ref="85IGSrcs" data-ref-filename="85IGSrcs">IGSrcs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() - <var>1</var>;</td></tr>
<tr><th id="448">448</th><td>  }</td></tr>
<tr><th id="449">449</th><td>  <b>return</b> <a class="local col5 ref" href="#85IGSrcs" title='IGSrcs' data-ref="85IGSrcs" data-ref-filename="85IGSrcs">IGSrcs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>();</td></tr>
<tr><th id="450">450</th><td>}</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i class="doc" data-doc="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">/// Given a swizzle sequence SwzCandidate and an index Idx, returns the next</i></td></tr>
<tr><th id="453">453</th><td><i class="doc" data-doc="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">/// (in lexicographic term) swizzle sequence assuming that all swizzles after</i></td></tr>
<tr><th id="454">454</th><td><i class="doc" data-doc="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">/// Idx can be skipped</i></td></tr>
<tr><th id="455">455</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="456">456</th><td><dfn class="tu decl def fn" id="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj" title='NextPossibleSolution' data-type='bool NextPossibleSolution(std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp; SwzCandidate, unsigned int Idx)' data-ref="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj" data-ref-filename="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">NextPossibleSolution</dfn>(</td></tr>
<tr><th id="457">457</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a>&gt; &amp;<dfn class="local col9 decl" id="99SwzCandidate" title='SwzCandidate' data-type='std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;' data-ref="99SwzCandidate" data-ref-filename="99SwzCandidate">SwzCandidate</dfn>,</td></tr>
<tr><th id="458">458</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="100Idx" title='Idx' data-type='unsigned int' data-ref="100Idx" data-ref-filename="100Idx">Idx</dfn>) {</td></tr>
<tr><th id="459">459</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Idx &lt; SwzCandidate.size());</td></tr>
<tr><th id="460">460</th><td>  <em>int</em> <dfn class="local col1 decl" id="101ResetIdx" title='ResetIdx' data-type='int' data-ref="101ResetIdx" data-ref-filename="101ResetIdx">ResetIdx</dfn> = <a class="local col0 ref" href="#100Idx" title='Idx' data-ref="100Idx" data-ref-filename="100Idx">Idx</a>;</td></tr>
<tr><th id="461">461</th><td>  <b>while</b> (<a class="local col1 ref" href="#101ResetIdx" title='ResetIdx' data-ref="101ResetIdx" data-ref-filename="101ResetIdx">ResetIdx</a> &gt; -<var>1</var> &amp;&amp; <a class="local col9 ref" href="#99SwzCandidate" title='SwzCandidate' data-ref="99SwzCandidate" data-ref-filename="99SwzCandidate">SwzCandidate</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#101ResetIdx" title='ResetIdx' data-ref="101ResetIdx" data-ref-filename="101ResetIdx">ResetIdx</a>]</span> == <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_210" title='llvm::R600InstrInfo::ALU_VEC_210' data-ref="llvm::R600InstrInfo::ALU_VEC_210" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_210">ALU_VEC_210</a>)</td></tr>
<tr><th id="462">462</th><td>    <a class="local col1 ref" href="#101ResetIdx" title='ResetIdx' data-ref="101ResetIdx" data-ref-filename="101ResetIdx">ResetIdx</a> --;</td></tr>
<tr><th id="463">463</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="102i" title='i' data-type='unsigned int' data-ref="102i" data-ref-filename="102i">i</dfn> = <a class="local col1 ref" href="#101ResetIdx" title='ResetIdx' data-ref="101ResetIdx" data-ref-filename="101ResetIdx">ResetIdx</a> + <var>1</var>, <dfn class="local col3 decl" id="103e" title='e' data-type='unsigned int' data-ref="103e" data-ref-filename="103e">e</dfn> = <a class="local col9 ref" href="#99SwzCandidate" title='SwzCandidate' data-ref="99SwzCandidate" data-ref-filename="99SwzCandidate">SwzCandidate</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col2 ref" href="#102i" title='i' data-ref="102i" data-ref-filename="102i">i</a> &lt; <a class="local col3 ref" href="#103e" title='e' data-ref="103e" data-ref-filename="103e">e</a>; <a class="local col2 ref" href="#102i" title='i' data-ref="102i" data-ref-filename="102i">i</a>++) {</td></tr>
<tr><th id="464">464</th><td>    <a class="local col9 ref" href="#99SwzCandidate" title='SwzCandidate' data-ref="99SwzCandidate" data-ref-filename="99SwzCandidate">SwzCandidate</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#102i" title='i' data-ref="102i" data-ref-filename="102i">i</a>]</span> = <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::ALU_VEC_012_SCL_210" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>;</td></tr>
<tr><th id="465">465</th><td>  }</td></tr>
<tr><th id="466">466</th><td>  <b>if</b> (<a class="local col1 ref" href="#101ResetIdx" title='ResetIdx' data-ref="101ResetIdx" data-ref-filename="101ResetIdx">ResetIdx</a> == -<var>1</var>)</td></tr>
<tr><th id="467">467</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="468">468</th><td>  <em>int</em> <dfn class="local col4 decl" id="104NextSwizzle" title='NextSwizzle' data-type='int' data-ref="104NextSwizzle" data-ref-filename="104NextSwizzle">NextSwizzle</dfn> = <a class="local col9 ref" href="#99SwzCandidate" title='SwzCandidate' data-ref="99SwzCandidate" data-ref-filename="99SwzCandidate">SwzCandidate</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#101ResetIdx" title='ResetIdx' data-ref="101ResetIdx" data-ref-filename="101ResetIdx">ResetIdx</a>]</span> + <var>1</var>;</td></tr>
<tr><th id="469">469</th><td>  <a class="local col9 ref" href="#99SwzCandidate" title='SwzCandidate' data-ref="99SwzCandidate" data-ref-filename="99SwzCandidate">SwzCandidate</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#101ResetIdx" title='ResetIdx' data-ref="101ResetIdx" data-ref-filename="101ResetIdx">ResetIdx</a>]</span> = (<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a>)<a class="local col4 ref" href="#104NextSwizzle" title='NextSwizzle' data-ref="104NextSwizzle" data-ref-filename="104NextSwizzle">NextSwizzle</a>;</td></tr>
<tr><th id="470">470</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="471">471</th><td>}</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><i class="doc">/// Enumerate all possible Swizzle sequence to find one that can meet all</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">/// read port requirements.</i></td></tr>
<tr><th id="475">475</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" title='llvm::R600InstrInfo::FindSwizzleForVectorSlot' data-ref="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" data-ref-filename="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_">FindSwizzleForVectorSlot</dfn>(</td></tr>
<tr><th id="476">476</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;&gt; &amp;<dfn class="local col5 decl" id="105IGSrcs" title='IGSrcs' data-type='const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &gt; &amp;' data-ref="105IGSrcs" data-ref-filename="105IGSrcs">IGSrcs</dfn>,</td></tr>
<tr><th id="477">477</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a>&gt; &amp;<dfn class="local col6 decl" id="106SwzCandidate" title='SwzCandidate' data-type='std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;' data-ref="106SwzCandidate" data-ref-filename="106SwzCandidate">SwzCandidate</dfn>,</td></tr>
<tr><th id="478">478</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col7 decl" id="107TransSrcs" title='TransSrcs' data-type='const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp;' data-ref="107TransSrcs" data-ref-filename="107TransSrcs">TransSrcs</dfn>,</td></tr>
<tr><th id="479">479</th><td>    <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a> <dfn class="local col8 decl" id="108TransSwz" title='TransSwz' data-type='R600InstrInfo::BankSwizzle' data-ref="108TransSwz" data-ref-filename="108TransSwz">TransSwz</dfn>) <em>const</em> {</td></tr>
<tr><th id="480">480</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109ValidUpTo" title='ValidUpTo' data-type='unsigned int' data-ref="109ValidUpTo" data-ref-filename="109ValidUpTo">ValidUpTo</dfn> = <var>0</var>;</td></tr>
<tr><th id="481">481</th><td>  <b>do</b> {</td></tr>
<tr><th id="482">482</th><td>    <a class="local col9 ref" href="#109ValidUpTo" title='ValidUpTo' data-ref="109ValidUpTo" data-ref-filename="109ValidUpTo">ValidUpTo</a> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" title='llvm::R600InstrInfo::isLegalUpTo' data-ref="_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" data-ref-filename="_ZNK4llvm13R600InstrInfo11isLegalUpToERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERKS1_INS0_11BankSwizzleESaISA_EERKS5_SA_">isLegalUpTo</a>(<a class="local col5 ref" href="#105IGSrcs" title='IGSrcs' data-ref="105IGSrcs" data-ref-filename="105IGSrcs">IGSrcs</a>, <a class="local col6 ref" href="#106SwzCandidate" title='SwzCandidate' data-ref="106SwzCandidate" data-ref-filename="106SwzCandidate">SwzCandidate</a>, <a class="local col7 ref" href="#107TransSrcs" title='TransSrcs' data-ref="107TransSrcs" data-ref-filename="107TransSrcs">TransSrcs</a>, <a class="local col8 ref" href="#108TransSwz" title='TransSwz' data-ref="108TransSwz" data-ref-filename="108TransSwz">TransSwz</a>);</td></tr>
<tr><th id="483">483</th><td>    <b>if</b> (<a class="local col9 ref" href="#109ValidUpTo" title='ValidUpTo' data-ref="109ValidUpTo" data-ref-filename="109ValidUpTo">ValidUpTo</a> == <a class="local col5 ref" href="#105IGSrcs" title='IGSrcs' data-ref="105IGSrcs" data-ref-filename="105IGSrcs">IGSrcs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>())</td></tr>
<tr><th id="484">484</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="485">485</th><td>  } <b>while</b> (<a class="tu ref fn" href="#_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj" title='NextPossibleSolution' data-use='c' data-ref="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj" data-ref-filename="_ZL20NextPossibleSolutionRSt6vectorIN4llvm13R600InstrInfo11BankSwizzleESaIS2_EEj">NextPossibleSolution</a>(<span class='refarg'><a class="local col6 ref" href="#106SwzCandidate" title='SwzCandidate' data-ref="106SwzCandidate" data-ref-filename="106SwzCandidate">SwzCandidate</a></span>, <a class="local col9 ref" href="#109ValidUpTo" title='ValidUpTo' data-ref="109ValidUpTo" data-ref-filename="109ValidUpTo">ValidUpTo</a>));</td></tr>
<tr><th id="486">486</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="487">487</th><td>}</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><i class="doc" data-doc="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj">/// Instructions in Trans slot can't read gpr at cycle 0 if they also read</i></td></tr>
<tr><th id="490">490</th><td><i class="doc" data-doc="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj">/// a const, and can't read a gpr at cycle 1 if they read 2 const.</i></td></tr>
<tr><th id="491">491</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="492">492</th><td><dfn class="tu decl def fn" id="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj" title='isConstCompatible' data-type='bool isConstCompatible(R600InstrInfo::BankSwizzle TransSwz, const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp; TransOps, unsigned int ConstCount)' data-ref="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj" data-ref-filename="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj">isConstCompatible</dfn>(<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a> <dfn class="local col0 decl" id="110TransSwz" title='TransSwz' data-type='R600InstrInfo::BankSwizzle' data-ref="110TransSwz" data-ref-filename="110TransSwz">TransSwz</dfn>,</td></tr>
<tr><th id="493">493</th><td>                  <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col1 decl" id="111TransOps" title='TransOps' data-type='const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp;' data-ref="111TransOps" data-ref-filename="111TransOps">TransOps</dfn>,</td></tr>
<tr><th id="494">494</th><td>                  <em>unsigned</em> <dfn class="local col2 decl" id="112ConstCount" title='ConstCount' data-type='unsigned int' data-ref="112ConstCount" data-ref-filename="112ConstCount">ConstCount</dfn>) {</td></tr>
<tr><th id="495">495</th><td>  <i>// TransALU can't read 3 constants</i></td></tr>
<tr><th id="496">496</th><td>  <b>if</b> (<a class="local col2 ref" href="#112ConstCount" title='ConstCount' data-ref="112ConstCount" data-ref-filename="112ConstCount">ConstCount</a> &gt; <var>2</var>)</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="498">498</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="113i" title='i' data-type='unsigned int' data-ref="113i" data-ref-filename="113i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="114e" title='e' data-type='unsigned int' data-ref="114e" data-ref-filename="114e">e</dfn> = <a class="local col1 ref" href="#111TransOps" title='TransOps' data-ref="111TransOps" data-ref-filename="111TransOps">TransOps</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col3 ref" href="#113i" title='i' data-ref="113i" data-ref-filename="113i">i</a> &lt; <a class="local col4 ref" href="#114e" title='e' data-ref="114e" data-ref-filename="114e">e</a>; ++<a class="local col3 ref" href="#113i" title='i' data-ref="113i" data-ref-filename="113i">i</a>) {</td></tr>
<tr><th id="499">499</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="115Src" title='Src' data-type='const std::pair&lt;int, unsigned int&gt; &amp;' data-ref="115Src" data-ref-filename="115Src">Src</dfn> = <a class="local col1 ref" href="#111TransOps" title='TransOps' data-ref="111TransOps" data-ref-filename="111TransOps">TransOps</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#113i" title='i' data-ref="113i" data-ref-filename="113i">i</a>]</span>;</td></tr>
<tr><th id="500">500</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="116Cycle" title='Cycle' data-type='unsigned int' data-ref="116Cycle" data-ref-filename="116Cycle">Cycle</dfn> = <a class="tu ref fn" href="#_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj" title='getTransSwizzle' data-use='c' data-ref="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj" data-ref-filename="_ZL15getTransSwizzleN4llvm13R600InstrInfo11BankSwizzleEj">getTransSwizzle</a>(<a class="local col0 ref" href="#110TransSwz" title='TransSwz' data-ref="110TransSwz" data-ref-filename="110TransSwz">TransSwz</a>, <a class="local col3 ref" href="#113i" title='i' data-ref="113i" data-ref-filename="113i">i</a>);</td></tr>
<tr><th id="501">501</th><td>    <b>if</b> (<a class="local col5 ref" href="#115Src" title='Src' data-ref="115Src" data-ref-filename="115Src">Src</a>.<span class='ref field' title='std::pair&lt;int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> &lt; <var>0</var>)</td></tr>
<tr><th id="502">502</th><td>      <b>continue</b>;</td></tr>
<tr><th id="503">503</th><td>    <b>if</b> (<a class="local col2 ref" href="#112ConstCount" title='ConstCount' data-ref="112ConstCount" data-ref-filename="112ConstCount">ConstCount</a> &gt; <var>0</var> &amp;&amp; <a class="local col6 ref" href="#116Cycle" title='Cycle' data-ref="116Cycle" data-ref-filename="116Cycle">Cycle</a> == <var>0</var>)</td></tr>
<tr><th id="504">504</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="505">505</th><td>    <b>if</b> (<a class="local col2 ref" href="#112ConstCount" title='ConstCount' data-ref="112ConstCount" data-ref-filename="112ConstCount">ConstCount</a> &gt; <var>1</var> &amp;&amp; <a class="local col6 ref" href="#116Cycle" title='Cycle' data-ref="116Cycle" data-ref-filename="116Cycle">Cycle</a> == <var>1</var>)</td></tr>
<tr><th id="506">506</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="509">509</th><td>}</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td><em>bool</em></td></tr>
<tr><th id="512">512</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422" title='llvm::R600InstrInfo::fitsReadPortLimitations' data-ref="_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422" data-ref-filename="_ZNK4llvm13R600InstrInfo23fitsReadPortLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPai10903422">fitsReadPortLimitations</dfn>(<em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="117IG" title='IG' data-type='const std::vector&lt;MachineInstr *&gt; &amp;' data-ref="117IG" data-ref-filename="117IG">IG</dfn>,</td></tr>
<tr><th id="513">513</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="118PV" title='PV' data-type='const DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="118PV" data-ref-filename="118PV">PV</dfn>,</td></tr>
<tr><th id="514">514</th><td>                                       <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a>&gt; &amp;<dfn class="local col9 decl" id="119ValidSwizzle" title='ValidSwizzle' data-type='std::vector&lt;BankSwizzle&gt; &amp;' data-ref="119ValidSwizzle" data-ref-filename="119ValidSwizzle">ValidSwizzle</dfn>,</td></tr>
<tr><th id="515">515</th><td>                                       <em>bool</em> <dfn class="local col0 decl" id="120isLastAluTrans" title='isLastAluTrans' data-type='bool' data-ref="120isLastAluTrans" data-ref-filename="120isLastAluTrans">isLastAluTrans</dfn>)</td></tr>
<tr><th id="516">516</th><td>    <em>const</em> {</td></tr>
<tr><th id="517">517</th><td>  <i>//Todo : support shared src0 - src1 operand</i></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt;&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col1 decl" id="121IGSrcs" title='IGSrcs' data-type='std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &gt;' data-ref="121IGSrcs" data-ref-filename="121IGSrcs">IGSrcs</dfn>;</td></tr>
<tr><th id="520">520</th><td>  <a class="local col9 ref" href="#119ValidSwizzle" title='ValidSwizzle' data-ref="119ValidSwizzle" data-ref-filename="119ValidSwizzle">ValidSwizzle</a>.<span class='ref fn' title='std::vector::clear' data-ref="_ZNSt6vector5clearEv" data-ref-filename="_ZNSt6vector5clearEv">clear</span>();</td></tr>
<tr><th id="521">521</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122ConstCount" title='ConstCount' data-type='unsigned int' data-ref="122ConstCount" data-ref-filename="122ConstCount">ConstCount</dfn>;</td></tr>
<tr><th id="522">522</th><td>  <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a> <dfn class="local col3 decl" id="123TransBS" title='TransBS' data-type='llvm::R600InstrInfo::BankSwizzle' data-ref="123TransBS" data-ref-filename="123TransBS">TransBS</dfn> = <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::ALU_VEC_012_SCL_210" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>;</td></tr>
<tr><th id="523">523</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="124i" title='i' data-type='unsigned int' data-ref="124i" data-ref-filename="124i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="125e" title='e' data-type='unsigned int' data-ref="125e" data-ref-filename="125e">e</dfn> = <a class="local col7 ref" href="#117IG" title='IG' data-ref="117IG" data-ref-filename="117IG">IG</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col4 ref" href="#124i" title='i' data-ref="124i" data-ref-filename="124i">i</a> &lt; <a class="local col5 ref" href="#125e" title='e' data-ref="125e" data-ref-filename="125e">e</a>; ++<a class="local col4 ref" href="#124i" title='i' data-ref="124i" data-ref-filename="124i">i</a>) {</td></tr>
<tr><th id="524">524</th><td>    <a class="local col1 ref" href="#121IGSrcs" title='IGSrcs' data-ref="121IGSrcs" data-ref-filename="121IGSrcs">IGSrcs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj" title='llvm::R600InstrInfo::ExtractSrcs' data-ref="_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj" data-ref-filename="_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj">ExtractSrcs</a>(<span class='refarg'>*<a class="local col7 ref" href="#117IG" title='IG' data-ref="117IG" data-ref-filename="117IG">IG</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#124i" title='i' data-ref="124i" data-ref-filename="124i">i</a>]</span></span>, <a class="local col8 ref" href="#118PV" title='PV' data-ref="118PV" data-ref-filename="118PV">PV</a>, <span class='refarg'><a class="local col2 ref" href="#122ConstCount" title='ConstCount' data-ref="122ConstCount" data-ref-filename="122ConstCount">ConstCount</a></span>));</td></tr>
<tr><th id="525">525</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="126Op" title='Op' data-type='unsigned int' data-ref="126Op" data-ref-filename="126Op">Op</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col7 ref" href="#117IG" title='IG' data-ref="117IG" data-ref-filename="117IG">IG</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#124i" title='i' data-ref="124i" data-ref-filename="124i">i</a>]</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="526">526</th><td>        <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::bank_swizzle" title='llvm::R600::OpName::bank_swizzle' data-ref="llvm::R600::OpName::bank_swizzle" data-ref-filename="llvm..R600..OpName..bank_swizzle">bank_swizzle</a>);</td></tr>
<tr><th id="527">527</th><td>    <a class="local col9 ref" href="#119ValidSwizzle" title='ValidSwizzle' data-ref="119ValidSwizzle" data-ref-filename="119ValidSwizzle">ValidSwizzle</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>( (<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a>)</td></tr>
<tr><th id="528">528</th><td>        <a class="local col7 ref" href="#117IG" title='IG' data-ref="117IG" data-ref-filename="117IG">IG</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#124i" title='i' data-ref="124i" data-ref-filename="124i">i</a>]</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#126Op" title='Op' data-ref="126Op" data-ref-filename="126Op">Op</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>int</em>, <em>unsigned</em>&gt;&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col7 decl" id="127TransOps" title='TransOps' data-type='std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt;' data-ref="127TransOps" data-ref-filename="127TransOps">TransOps</dfn>;</td></tr>
<tr><th id="531">531</th><td>  <b>if</b> (!<a class="local col0 ref" href="#120isLastAluTrans" title='isLastAluTrans' data-ref="120isLastAluTrans" data-ref-filename="120isLastAluTrans">isLastAluTrans</a>)</td></tr>
<tr><th id="532">532</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" title='llvm::R600InstrInfo::FindSwizzleForVectorSlot' data-ref="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" data-ref-filename="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_">FindSwizzleForVectorSlot</a>(<a class="local col1 ref" href="#121IGSrcs" title='IGSrcs' data-ref="121IGSrcs" data-ref-filename="121IGSrcs">IGSrcs</a>, <span class='refarg'><a class="local col9 ref" href="#119ValidSwizzle" title='ValidSwizzle' data-ref="119ValidSwizzle" data-ref-filename="119ValidSwizzle">ValidSwizzle</a></span>, <a class="local col7 ref" href="#127TransOps" title='TransOps' data-ref="127TransOps" data-ref-filename="127TransOps">TransOps</a>, <a class="local col3 ref" href="#123TransBS" title='TransBS' data-ref="123TransBS" data-ref-filename="123TransBS">TransBS</a>);</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <a class="local col7 ref" href="#127TransOps" title='TransOps' data-ref="127TransOps" data-ref-filename="127TransOps">TransOps</a> <span class='ref fn' title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E" data-ref-filename="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</span> <span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col1 ref" href="#121IGSrcs" title='IGSrcs' data-ref="121IGSrcs" data-ref-filename="121IGSrcs">IGSrcs</a>.<span class='ref fn' title='std::vector::back' data-ref="_ZNSt6vector4backEv" data-ref-filename="_ZNSt6vector4backEv">back</span>()</span>);</td></tr>
<tr><th id="535">535</th><td>  <a class="local col1 ref" href="#121IGSrcs" title='IGSrcs' data-ref="121IGSrcs" data-ref-filename="121IGSrcs">IGSrcs</a>.<span class='ref fn' title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv" data-ref-filename="_ZNSt6vector8pop_backEv">pop_back</span>();</td></tr>
<tr><th id="536">536</th><td>  <a class="local col9 ref" href="#119ValidSwizzle" title='ValidSwizzle' data-ref="119ValidSwizzle" data-ref-filename="119ValidSwizzle">ValidSwizzle</a>.<span class='ref fn' title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv" data-ref-filename="_ZNSt6vector8pop_backEv">pop_back</span>();</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <em>static</em> <em>const</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo::BankSwizzle" title='llvm::R600InstrInfo::BankSwizzle' data-ref="llvm::R600InstrInfo::BankSwizzle" data-ref-filename="llvm..R600InstrInfo..BankSwizzle">BankSwizzle</a> <dfn class="local col8 decl" id="128TransSwz" title='TransSwz' data-type='const R600InstrInfo::BankSwizzle [4]' data-ref="128TransSwz" data-ref-filename="128TransSwz">TransSwz</dfn>[] = {</td></tr>
<tr><th id="539">539</th><td>    <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_012_SCL_210" title='llvm::R600InstrInfo::ALU_VEC_012_SCL_210' data-ref="llvm::R600InstrInfo::ALU_VEC_012_SCL_210" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_012_SCL_210">ALU_VEC_012_SCL_210</a>,</td></tr>
<tr><th id="540">540</th><td>    <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_021_SCL_122" title='llvm::R600InstrInfo::ALU_VEC_021_SCL_122' data-ref="llvm::R600InstrInfo::ALU_VEC_021_SCL_122" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_021_SCL_122">ALU_VEC_021_SCL_122</a>,</td></tr>
<tr><th id="541">541</th><td>    <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_120_SCL_212" title='llvm::R600InstrInfo::ALU_VEC_120_SCL_212' data-ref="llvm::R600InstrInfo::ALU_VEC_120_SCL_212" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_120_SCL_212">ALU_VEC_120_SCL_212</a>,</td></tr>
<tr><th id="542">542</th><td>    <a class="enum" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ALU_VEC_102_SCL_221" title='llvm::R600InstrInfo::ALU_VEC_102_SCL_221' data-ref="llvm::R600InstrInfo::ALU_VEC_102_SCL_221" data-ref-filename="llvm..R600InstrInfo..ALU_VEC_102_SCL_221">ALU_VEC_102_SCL_221</a></td></tr>
<tr><th id="543">543</th><td>  };</td></tr>
<tr><th id="544">544</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="129i" title='i' data-type='unsigned int' data-ref="129i" data-ref-filename="129i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#129i" title='i' data-ref="129i" data-ref-filename="129i">i</a> &lt; <var>4</var>; <a class="local col9 ref" href="#129i" title='i' data-ref="129i" data-ref-filename="129i">i</a>++) {</td></tr>
<tr><th id="545">545</th><td>    <a class="local col3 ref" href="#123TransBS" title='TransBS' data-ref="123TransBS" data-ref-filename="123TransBS">TransBS</a> = <a class="local col8 ref" href="#128TransSwz" title='TransSwz' data-ref="128TransSwz" data-ref-filename="128TransSwz">TransSwz</a>[<a class="local col9 ref" href="#129i" title='i' data-ref="129i" data-ref-filename="129i">i</a>];</td></tr>
<tr><th id="546">546</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj" title='isConstCompatible' data-use='c' data-ref="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj" data-ref-filename="_ZL17isConstCompatibleN4llvm13R600InstrInfo11BankSwizzleERKSt6vectorISt4pairIijESaIS4_EEj">isConstCompatible</a>(<a class="local col3 ref" href="#123TransBS" title='TransBS' data-ref="123TransBS" data-ref-filename="123TransBS">TransBS</a>, <a class="local col7 ref" href="#127TransOps" title='TransOps' data-ref="127TransOps" data-ref-filename="127TransOps">TransOps</a>, <a class="local col2 ref" href="#122ConstCount" title='ConstCount' data-ref="122ConstCount" data-ref-filename="122ConstCount">ConstCount</a>))</td></tr>
<tr><th id="547">547</th><td>      <b>continue</b>;</td></tr>
<tr><th id="548">548</th><td>    <em>bool</em> <dfn class="local col0 decl" id="130Result" title='Result' data-type='bool' data-ref="130Result" data-ref-filename="130Result">Result</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" title='llvm::R600InstrInfo::FindSwizzleForVectorSlot' data-ref="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_" data-ref-filename="_ZNK4llvm13R600InstrInfo24FindSwizzleForVectorSlotERKSt6vectorIS1_ISt4pairIijESaIS3_EESaIS5_EERS1_INS0_11BankSwizzleESaISA_EERKS5_SA_">FindSwizzleForVectorSlot</a>(<a class="local col1 ref" href="#121IGSrcs" title='IGSrcs' data-ref="121IGSrcs" data-ref-filename="121IGSrcs">IGSrcs</a>, <span class='refarg'><a class="local col9 ref" href="#119ValidSwizzle" title='ValidSwizzle' data-ref="119ValidSwizzle" data-ref-filename="119ValidSwizzle">ValidSwizzle</a></span>, <a class="local col7 ref" href="#127TransOps" title='TransOps' data-ref="127TransOps" data-ref-filename="127TransOps">TransOps</a>,</td></tr>
<tr><th id="549">549</th><td>        <a class="local col3 ref" href="#123TransBS" title='TransBS' data-ref="123TransBS" data-ref-filename="123TransBS">TransBS</a>);</td></tr>
<tr><th id="550">550</th><td>    <b>if</b> (<a class="local col0 ref" href="#130Result" title='Result' data-ref="130Result" data-ref-filename="130Result">Result</a>) {</td></tr>
<tr><th id="551">551</th><td>      <a class="local col9 ref" href="#119ValidSwizzle" title='ValidSwizzle' data-ref="119ValidSwizzle" data-ref-filename="119ValidSwizzle">ValidSwizzle</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col3 ref" href="#123TransBS" title='TransBS' data-ref="123TransBS" data-ref-filename="123TransBS">TransBS</a>);</td></tr>
<tr><th id="552">552</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="553">553</th><td>    }</td></tr>
<tr><th id="554">554</th><td>  }</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="557">557</th><td>}</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><em>bool</em></td></tr>
<tr><th id="560">560</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIjSaIjEE" title='llvm::R600InstrInfo::fitsConstReadLimitations' data-ref="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIjSaIjEE" data-ref-filename="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIjSaIjEE">fitsConstReadLimitations</dfn>(<em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="131Consts" title='Consts' data-type='const std::vector&lt;unsigned int&gt; &amp;' data-ref="131Consts" data-ref-filename="131Consts">Consts</dfn>)</td></tr>
<tr><th id="561">561</th><td>    <em>const</em> {</td></tr>
<tr><th id="562">562</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (Consts.size() &lt;= <var>12</var> &amp;&amp; <q>"Too many operands in instructions group"</q>);</td></tr>
<tr><th id="563">563</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132Pair1" title='Pair1' data-type='unsigned int' data-ref="132Pair1" data-ref-filename="132Pair1">Pair1</dfn> = <var>0</var>, <dfn class="local col3 decl" id="133Pair2" title='Pair2' data-type='unsigned int' data-ref="133Pair2" data-ref-filename="133Pair2">Pair2</dfn> = <var>0</var>;</td></tr>
<tr><th id="564">564</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="134i" title='i' data-type='unsigned int' data-ref="134i" data-ref-filename="134i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="135n" title='n' data-type='unsigned int' data-ref="135n" data-ref-filename="135n">n</dfn> = <a class="local col1 ref" href="#131Consts" title='Consts' data-ref="131Consts" data-ref-filename="131Consts">Consts</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col4 ref" href="#134i" title='i' data-ref="134i" data-ref-filename="134i">i</a> &lt; <a class="local col5 ref" href="#135n" title='n' data-ref="135n" data-ref-filename="135n">n</a>; ++<a class="local col4 ref" href="#134i" title='i' data-ref="134i" data-ref-filename="134i">i</a>) {</td></tr>
<tr><th id="565">565</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="136ReadConstHalf" title='ReadConstHalf' data-type='unsigned int' data-ref="136ReadConstHalf" data-ref-filename="136ReadConstHalf">ReadConstHalf</dfn> = <a class="local col1 ref" href="#131Consts" title='Consts' data-ref="131Consts" data-ref-filename="131Consts">Consts</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#134i" title='i' data-ref="134i" data-ref-filename="134i">i</a>]</span> &amp; <var>2</var>;</td></tr>
<tr><th id="566">566</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="137ReadConstIndex" title='ReadConstIndex' data-type='unsigned int' data-ref="137ReadConstIndex" data-ref-filename="137ReadConstIndex">ReadConstIndex</dfn> = <a class="local col1 ref" href="#131Consts" title='Consts' data-ref="131Consts" data-ref-filename="131Consts">Consts</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#134i" title='i' data-ref="134i" data-ref-filename="134i">i</a>]</span> &amp; (~<var>3</var>);</td></tr>
<tr><th id="567">567</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="138ReadHalfConst" title='ReadHalfConst' data-type='unsigned int' data-ref="138ReadHalfConst" data-ref-filename="138ReadHalfConst">ReadHalfConst</dfn> = <a class="local col7 ref" href="#137ReadConstIndex" title='ReadConstIndex' data-ref="137ReadConstIndex" data-ref-filename="137ReadConstIndex">ReadConstIndex</a> | <a class="local col6 ref" href="#136ReadConstHalf" title='ReadConstHalf' data-ref="136ReadConstHalf" data-ref-filename="136ReadConstHalf">ReadConstHalf</a>;</td></tr>
<tr><th id="568">568</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132Pair1" title='Pair1' data-ref="132Pair1" data-ref-filename="132Pair1">Pair1</a>) {</td></tr>
<tr><th id="569">569</th><td>      <a class="local col2 ref" href="#132Pair1" title='Pair1' data-ref="132Pair1" data-ref-filename="132Pair1">Pair1</a> = <a class="local col8 ref" href="#138ReadHalfConst" title='ReadHalfConst' data-ref="138ReadHalfConst" data-ref-filename="138ReadHalfConst">ReadHalfConst</a>;</td></tr>
<tr><th id="570">570</th><td>      <b>continue</b>;</td></tr>
<tr><th id="571">571</th><td>    }</td></tr>
<tr><th id="572">572</th><td>    <b>if</b> (<a class="local col2 ref" href="#132Pair1" title='Pair1' data-ref="132Pair1" data-ref-filename="132Pair1">Pair1</a> == <a class="local col8 ref" href="#138ReadHalfConst" title='ReadHalfConst' data-ref="138ReadHalfConst" data-ref-filename="138ReadHalfConst">ReadHalfConst</a>)</td></tr>
<tr><th id="573">573</th><td>      <b>continue</b>;</td></tr>
<tr><th id="574">574</th><td>    <b>if</b> (!<a class="local col3 ref" href="#133Pair2" title='Pair2' data-ref="133Pair2" data-ref-filename="133Pair2">Pair2</a>) {</td></tr>
<tr><th id="575">575</th><td>      <a class="local col3 ref" href="#133Pair2" title='Pair2' data-ref="133Pair2" data-ref-filename="133Pair2">Pair2</a> = <a class="local col8 ref" href="#138ReadHalfConst" title='ReadHalfConst' data-ref="138ReadHalfConst" data-ref-filename="138ReadHalfConst">ReadHalfConst</a>;</td></tr>
<tr><th id="576">576</th><td>      <b>continue</b>;</td></tr>
<tr><th id="577">577</th><td>    }</td></tr>
<tr><th id="578">578</th><td>    <b>if</b> (<a class="local col3 ref" href="#133Pair2" title='Pair2' data-ref="133Pair2" data-ref-filename="133Pair2">Pair2</a> != <a class="local col8 ref" href="#138ReadHalfConst" title='ReadHalfConst' data-ref="138ReadHalfConst" data-ref-filename="138ReadHalfConst">ReadHalfConst</a>)</td></tr>
<tr><th id="579">579</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="580">580</th><td>  }</td></tr>
<tr><th id="581">581</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="582">582</th><td>}</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td><em>bool</em></td></tr>
<tr><th id="585">585</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE" title='llvm::R600InstrInfo::fitsConstReadLimitations' data-ref="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE" data-ref-filename="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE">fitsConstReadLimitations</dfn>(<em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="139MIs" title='MIs' data-type='const std::vector&lt;MachineInstr *&gt; &amp;' data-ref="139MIs" data-ref-filename="139MIs">MIs</dfn>)</td></tr>
<tr><th id="586">586</th><td>    <em>const</em> {</td></tr>
<tr><th id="587">587</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col0 decl" id="140Consts" title='Consts' data-type='std::vector&lt;unsigned int&gt;' data-ref="140Consts" data-ref-filename="140Consts">Consts</dfn>;</td></tr>
<tr><th id="588">588</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev" data-ref-filename="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col1 decl" id="141Literals" title='Literals' data-type='SmallSet&lt;int64_t, 4&gt;' data-ref="141Literals" data-ref-filename="141Literals">Literals</dfn>;</td></tr>
<tr><th id="589">589</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="142i" title='i' data-type='unsigned int' data-ref="142i" data-ref-filename="142i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="143n" title='n' data-type='unsigned int' data-ref="143n" data-ref-filename="143n">n</dfn> = <a class="local col9 ref" href="#139MIs" title='MIs' data-ref="139MIs" data-ref-filename="139MIs">MIs</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col2 ref" href="#142i" title='i' data-ref="142i" data-ref-filename="142i">i</a> &lt; <a class="local col3 ref" href="#143n" title='n' data-ref="143n" data-ref-filename="143n">n</a>; <a class="local col2 ref" href="#142i" title='i' data-ref="142i" data-ref-filename="142i">i</a>++) {</td></tr>
<tr><th id="590">590</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="144MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="144MI" data-ref-filename="144MI">MI</dfn> = *<a class="local col9 ref" href="#139MIs" title='MIs' data-ref="139MIs" data-ref-filename="139MIs">MIs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#142i" title='i' data-ref="142i" data-ref-filename="142i">i</a>]</span>;</td></tr>
<tr><th id="591">591</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm13R600InstrInfo10isALUInstrEj" title='llvm::R600InstrInfo::isALUInstr' data-ref="_ZNK4llvm13R600InstrInfo10isALUInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo10isALUInstrEj">isALUInstr</a>(<a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI" data-ref-filename="144MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="592">592</th><td>      <b>continue</b>;</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="145Src" title='Src' data-type='const std::pair&lt;llvm::MachineOperand *, long&gt; &amp;' data-ref="145Src" data-ref-filename="145Src">Src</dfn> : <a class="member fn" href="#_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" title='llvm::R600InstrInfo::getSrcs' data-ref="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo7getSrcsERNS_12MachineInstrE">getSrcs</a>(<span class='refarg'><a class="local col4 ref" href="#144MI" title='MI' data-ref="144MI" data-ref-filename="144MI">MI</a></span>)) {</td></tr>
<tr><th id="595">595</th><td>      <b>if</b> (<a class="local col5 ref" href="#145Src" title='Src' data-ref="145Src" data-ref-filename="145Src">Src</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, long&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ALU_LITERAL_X" title='llvm::R600::ALU_LITERAL_X' data-ref="llvm::R600::ALU_LITERAL_X" data-ref-filename="llvm..R600..ALU_LITERAL_X">ALU_LITERAL_X</a>)</td></tr>
<tr><th id="596">596</th><td>        <a class="local col1 ref" href="#141Literals" title='Literals' data-ref="141Literals" data-ref-filename="141Literals">Literals</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_" data-ref-filename="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col5 ref" href="#145Src" title='Src' data-ref="145Src" data-ref-filename="145Src">Src</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, long&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="597">597</th><td>      <b>if</b> (<a class="local col1 ref" href="#141Literals" title='Literals' data-ref="141Literals" data-ref-filename="141Literals">Literals</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet4sizeEv" title='llvm::SmallSet::size' data-ref="_ZNK4llvm8SmallSet4sizeEv" data-ref-filename="_ZNK4llvm8SmallSet4sizeEv">size</a>() &gt; <var>4</var>)</td></tr>
<tr><th id="598">598</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="599">599</th><td>      <b>if</b> (<a class="local col5 ref" href="#145Src" title='Src' data-ref="145Src" data-ref-filename="145Src">Src</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, long&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ALU_CONST" title='llvm::R600::ALU_CONST' data-ref="llvm::R600::ALU_CONST" data-ref-filename="llvm..R600..ALU_CONST">ALU_CONST</a>)</td></tr>
<tr><th id="600">600</th><td>        <a class="local col0 ref" href="#140Consts" title='Consts' data-ref="140Consts" data-ref-filename="140Consts">Consts</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="local col5 ref" href="#145Src" title='Src' data-ref="145Src" data-ref-filename="145Src">Src</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, long&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="601">601</th><td>      <b>if</b> (<span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_KC0RegClass" title='llvm::R600::R600_KC0RegClass' data-ref="llvm::R600::R600_KC0RegClass" data-ref-filename="llvm..R600..R600_KC0RegClass">R600_KC0RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="local col5 ref" href="#145Src" title='Src' data-ref="145Src" data-ref-filename="145Src">Src</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, long&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="602">602</th><td>          <span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_KC1RegClass" title='llvm::R600::R600_KC1RegClass' data-ref="llvm::R600::R600_KC1RegClass" data-ref-filename="llvm..R600..R600_KC1RegClass">R600_KC1RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="local col5 ref" href="#145Src" title='Src' data-ref="145Src" data-ref-filename="145Src">Src</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, long&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="603">603</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="146Index" title='Index' data-type='unsigned int' data-ref="146Index" data-ref-filename="146Index">Index</dfn> = <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#145Src" title='Src' data-ref="145Src" data-ref-filename="145Src">Src</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, long&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp; <var>0xff</var>;</td></tr>
<tr><th id="604">604</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="147Chan" title='Chan' data-type='unsigned int' data-ref="147Chan" data-ref-filename="147Chan">Chan</dfn> = <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" title='llvm::R600RegisterInfo::getHWRegChan' data-ref="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj">getHWRegChan</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#145Src" title='Src' data-ref="145Src" data-ref-filename="145Src">Src</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, long&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="605">605</th><td>        <a class="local col0 ref" href="#140Consts" title='Consts' data-ref="140Consts" data-ref-filename="140Consts">Consts</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>((<a class="local col6 ref" href="#146Index" title='Index' data-ref="146Index" data-ref-filename="146Index">Index</a> &lt;&lt; <var>2</var>) | <a class="local col7 ref" href="#147Chan" title='Chan' data-ref="147Chan" data-ref-filename="147Chan">Chan</a>);</td></tr>
<tr><th id="606">606</th><td>      }</td></tr>
<tr><th id="607">607</th><td>    }</td></tr>
<tr><th id="608">608</th><td>  }</td></tr>
<tr><th id="609">609</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIjSaIjEE" title='llvm::R600InstrInfo::fitsConstReadLimitations' data-ref="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIjSaIjEE" data-ref-filename="_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIjSaIjEE">fitsConstReadLimitations</a>(<a class="local col0 ref" href="#140Consts" title='Consts' data-ref="140Consts" data-ref-filename="140Consts">Consts</a>);</td></tr>
<tr><th id="610">610</th><td>}</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><a class="type" href="../../../include/llvm/CodeGen/DFAPacketizer.h.html#llvm::DFAPacketizer" title='llvm::DFAPacketizer' data-ref="llvm::DFAPacketizer" data-ref-filename="llvm..DFAPacketizer">DFAPacketizer</a> *</td></tr>
<tr><th id="613">613</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" title='llvm::R600InstrInfo::CreateTargetScheduleState' data-ref="_ZNK4llvm13R600InstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE" data-ref-filename="_ZNK4llvm13R600InstrInfo25CreateTargetScheduleStateERKNS_19TargetSubtargetInfoE">CreateTargetScheduleState</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="148STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="148STI" data-ref-filename="148STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="614">614</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="149II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="149II" data-ref-filename="149II">II</dfn> = <a class="local col8 ref" href="#148STI" title='STI' data-ref="148STI" data-ref-filename="148STI">STI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>();</td></tr>
<tr><th id="615">615</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> <a class="type" href="R600Subtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget" data-ref-filename="llvm..R600Subtarget">R600Subtarget</a> &amp;&gt;(<a class="local col8 ref" href="#148STI" title='STI' data-ref="148STI" data-ref-filename="148STI">STI</a>).<a class="ref fn" href="../../../../build/lib/Target/AMDGPU/R600GenDFAPacketizer.inc.html#_ZNK4llvm20R600GenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE" title='llvm::R600GenSubtargetInfo::createDFAPacketizer' data-ref="_ZNK4llvm20R600GenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE" data-ref-filename="_ZNK4llvm20R600GenSubtargetInfo19createDFAPacketizerEPKNS_18InstrItineraryDataE">createDFAPacketizer</a>(<a class="local col9 ref" href="#149II" title='II' data-ref="149II" data-ref-filename="149II">II</a>);</td></tr>
<tr><th id="616">616</th><td>}</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><em>static</em> <em>bool</em></td></tr>
<tr><th id="619">619</th><td><dfn class="tu decl def fn" id="_ZL17isPredicateSetterj" title='isPredicateSetter' data-type='bool isPredicateSetter(unsigned int Opcode)' data-ref="_ZL17isPredicateSetterj" data-ref-filename="_ZL17isPredicateSetterj">isPredicateSetter</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="150Opcode" title='Opcode' data-type='unsigned int' data-ref="150Opcode" data-ref-filename="150Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="620">620</th><td>  <b>switch</b> (<a class="local col0 ref" href="#150Opcode" title='Opcode' data-ref="150Opcode" data-ref-filename="150Opcode">Opcode</a>) {</td></tr>
<tr><th id="621">621</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_X" title='llvm::R600::PRED_X' data-ref="llvm::R600::PRED_X" data-ref-filename="llvm..R600..PRED_X">PRED_X</a>:</td></tr>
<tr><th id="622">622</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="623">623</th><td>  <b>default</b>:</td></tr>
<tr><th id="624">624</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="625">625</th><td>  }</td></tr>
<tr><th id="626">626</th><td>}</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="629">629</th><td><dfn class="tu decl def fn" id="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='findFirstPredicateSetterFrom' data-type='llvm::MachineInstr * findFirstPredicateSetterFrom(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I)' data-ref="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findFirstPredicateSetterFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="151MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="151MBB" data-ref-filename="151MBB">MBB</dfn>,</td></tr>
<tr><th id="630">630</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="152I" title='I' data-type='MachineBasicBlock::iterator' data-ref="152I" data-ref-filename="152I">I</dfn>) {</td></tr>
<tr><th id="631">631</th><td>  <b>while</b> (<a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#151MBB" title='MBB' data-ref="151MBB" data-ref-filename="151MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="632">632</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a>;</td></tr>
<tr><th id="633">633</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="153MI" data-ref-filename="153MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#152I" title='I' data-ref="152I" data-ref-filename="152I">I</a>;</td></tr>
<tr><th id="634">634</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL17isPredicateSetterj" title='isPredicateSetter' data-use='c' data-ref="_ZL17isPredicateSetterj" data-ref-filename="_ZL17isPredicateSetterj">isPredicateSetter</a>(<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="635">635</th><td>      <b>return</b> &amp;<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>;</td></tr>
<tr><th id="636">636</th><td>  }</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="639">639</th><td>}</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><em>static</em></td></tr>
<tr><th id="642">642</th><td><em>bool</em> <dfn class="tu decl def fn" id="_ZL6isJumpj" title='isJump' data-type='bool isJump(unsigned int Opcode)' data-ref="_ZL6isJumpj" data-ref-filename="_ZL6isJumpj">isJump</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="154Opcode" title='Opcode' data-type='unsigned int' data-ref="154Opcode" data-ref-filename="154Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="643">643</th><td>  <b>return</b> <a class="local col4 ref" href="#154Opcode" title='Opcode' data-ref="154Opcode" data-ref-filename="154Opcode">Opcode</a> == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP" title='llvm::R600::JUMP' data-ref="llvm::R600::JUMP" data-ref-filename="llvm..R600..JUMP">JUMP</a> || <a class="local col4 ref" href="#154Opcode" title='Opcode' data-ref="154Opcode" data-ref-filename="154Opcode">Opcode</a> == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP_COND" title='llvm::R600::JUMP_COND' data-ref="llvm::R600::JUMP_COND" data-ref-filename="llvm..R600..JUMP_COND">JUMP_COND</a>;</td></tr>
<tr><th id="644">644</th><td>}</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8isBranchj" title='isBranch' data-type='bool isBranch(unsigned int Opcode)' data-ref="_ZL8isBranchj" data-ref-filename="_ZL8isBranchj">isBranch</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="155Opcode" title='Opcode' data-type='unsigned int' data-ref="155Opcode" data-ref-filename="155Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="647">647</th><td>  <b>return</b> <a class="local col5 ref" href="#155Opcode" title='Opcode' data-ref="155Opcode" data-ref-filename="155Opcode">Opcode</a> == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::BRANCH" title='llvm::R600::BRANCH' data-ref="llvm::R600::BRANCH" data-ref-filename="llvm..R600..BRANCH">BRANCH</a> || <a class="local col5 ref" href="#155Opcode" title='Opcode' data-ref="155Opcode" data-ref-filename="155Opcode">Opcode</a> == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::BRANCH_COND_i32" title='llvm::R600::BRANCH_COND_i32' data-ref="llvm::R600::BRANCH_COND_i32" data-ref-filename="llvm..R600..BRANCH_COND_i32">BRANCH_COND_i32</a> ||</td></tr>
<tr><th id="648">648</th><td>      <a class="local col5 ref" href="#155Opcode" title='Opcode' data-ref="155Opcode" data-ref-filename="155Opcode">Opcode</a> == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::BRANCH_COND_f32" title='llvm::R600::BRANCH_COND_f32' data-ref="llvm::R600::BRANCH_COND_f32" data-ref-filename="llvm..R600..BRANCH_COND_f32">BRANCH_COND_f32</a>;</td></tr>
<tr><th id="649">649</th><td>}</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::R600InstrInfo::analyzeBranch' data-ref="_ZNK4llvm13R600InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm13R600InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="156MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="156MBB" data-ref-filename="156MBB">MBB</dfn>,</td></tr>
<tr><th id="652">652</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="157TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="157TBB" data-ref-filename="157TBB">TBB</dfn>,</td></tr>
<tr><th id="653">653</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="158FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="158FBB" data-ref-filename="158FBB">FBB</dfn>,</td></tr>
<tr><th id="654">654</th><td>                                  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="159Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="159Cond" data-ref-filename="159Cond">Cond</dfn>,</td></tr>
<tr><th id="655">655</th><td>                                  <em>bool</em> <dfn class="local col0 decl" id="160AllowModify" title='AllowModify' data-type='bool' data-ref="160AllowModify" data-ref-filename="160AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="656">656</th><td>  <i>// Most of the following comes from the ARM implementation of analyzeBranch</i></td></tr>
<tr><th id="657">657</th><td><i></i></td></tr>
<tr><th id="658">658</th><td><i>  // If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="659">659</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="161I" title='I' data-type='MachineBasicBlock::iterator' data-ref="161I" data-ref-filename="161I">I</dfn> = <a class="local col6 ref" href="#156MBB" title='MBB' data-ref="156MBB" data-ref-filename="156MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="660">660</th><td>  <b>if</b> (<a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#156MBB" title='MBB' data-ref="156MBB" data-ref-filename="156MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="661">661</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <i>// R600::BRANCH* instructions are only available after isel and are not</i></td></tr>
<tr><th id="664">664</th><td><i>  // handled</i></td></tr>
<tr><th id="665">665</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL8isBranchj" title='isBranch' data-use='c' data-ref="_ZL8isBranchj" data-ref-filename="_ZL8isBranchj">isBranch</a>(<a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="666">666</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="667">667</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL6isJumpj" title='isJump' data-use='c' data-ref="_ZL6isJumpj" data-ref-filename="_ZL6isJumpj">isJump</a>(<a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="668">668</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="669">669</th><td>  }</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <i>// Remove successive JUMP</i></td></tr>
<tr><th id="672">672</th><td>  <b>while</b> (<a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#156MBB" title='MBB' data-ref="156MBB" data-ref-filename="156MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP" title='llvm::R600::JUMP' data-ref="llvm::R600::JUMP" data-ref-filename="llvm..R600..JUMP">JUMP</a>) {</td></tr>
<tr><th id="673">673</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="162PriorI" title='PriorI' data-type='MachineBasicBlock::iterator' data-ref="162PriorI" data-ref-filename="162PriorI">PriorI</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>);</td></tr>
<tr><th id="674">674</th><td>      <b>if</b> (<a class="local col0 ref" href="#160AllowModify" title='AllowModify' data-ref="160AllowModify" data-ref-filename="160AllowModify">AllowModify</a>)</td></tr>
<tr><th id="675">675</th><td>        <a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="676">676</th><td>      <a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#162PriorI" title='PriorI' data-ref="162PriorI" data-ref-filename="162PriorI">PriorI</a>;</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="163LastInst" title='LastInst' data-type='llvm::MachineInstr &amp;' data-ref="163LastInst" data-ref-filename="163LastInst">LastInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>;</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="681">681</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="164LastOpc" title='LastOpc' data-type='unsigned int' data-ref="164LastOpc" data-ref-filename="164LastOpc">LastOpc</dfn> = <a class="local col3 ref" href="#163LastInst" title='LastInst' data-ref="163LastInst" data-ref-filename="163LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="682">682</th><td>  <b>if</b> (<a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#156MBB" title='MBB' data-ref="156MBB" data-ref-filename="156MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() || !<a class="tu ref fn" href="#_ZL6isJumpj" title='isJump' data-use='c' data-ref="_ZL6isJumpj" data-ref-filename="_ZL6isJumpj">isJump</a>((<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="683">683</th><td>    <b>if</b> (<a class="local col4 ref" href="#164LastOpc" title='LastOpc' data-ref="164LastOpc" data-ref-filename="164LastOpc">LastOpc</a> == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP" title='llvm::R600::JUMP' data-ref="llvm::R600::JUMP" data-ref-filename="llvm..R600..JUMP">JUMP</a>) {</td></tr>
<tr><th id="684">684</th><td>      <a class="local col7 ref" href="#157TBB" title='TBB' data-ref="157TBB" data-ref-filename="157TBB">TBB</a> = <a class="local col3 ref" href="#163LastInst" title='LastInst' data-ref="163LastInst" data-ref-filename="163LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="685">685</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="686">686</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#164LastOpc" title='LastOpc' data-ref="164LastOpc" data-ref-filename="164LastOpc">LastOpc</a> == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP_COND" title='llvm::R600::JUMP_COND' data-ref="llvm::R600::JUMP_COND" data-ref-filename="llvm..R600..JUMP_COND">JUMP_COND</a>) {</td></tr>
<tr><th id="687">687</th><td>      <em>auto</em> <dfn class="local col5 decl" id="165predSet" title='predSet' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="165predSet" data-ref-filename="165predSet">predSet</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>;</td></tr>
<tr><th id="688">688</th><td>      <b>while</b> (!<a class="tu ref fn" href="#_ZL17isPredicateSetterj" title='isPredicateSetter' data-use='c' data-ref="_ZL17isPredicateSetterj" data-ref-filename="_ZL17isPredicateSetterj">isPredicateSetter</a>(<a class="local col5 ref" href="#165predSet" title='predSet' data-ref="165predSet" data-ref-filename="165predSet">predSet</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="689">689</th><td>        <a class="local col5 ref" href="#165predSet" title='predSet' data-ref="165predSet" data-ref-filename="165predSet">predSet</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>;</td></tr>
<tr><th id="690">690</th><td>      }</td></tr>
<tr><th id="691">691</th><td>      <a class="local col7 ref" href="#157TBB" title='TBB' data-ref="157TBB" data-ref-filename="157TBB">TBB</a> = <a class="local col3 ref" href="#163LastInst" title='LastInst' data-ref="163LastInst" data-ref-filename="163LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="692">692</th><td>      <a class="local col9 ref" href="#159Cond" title='Cond' data-ref="159Cond" data-ref-filename="159Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#165predSet" title='predSet' data-ref="165predSet" data-ref-filename="165predSet">predSet</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="693">693</th><td>      <a class="local col9 ref" href="#159Cond" title='Cond' data-ref="159Cond" data-ref-filename="159Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#165predSet" title='predSet' data-ref="165predSet" data-ref-filename="165predSet">predSet</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="694">694</th><td>      <a class="local col9 ref" href="#159Cond" title='Cond' data-ref="159Cond" data-ref-filename="159Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ONE" title='llvm::R600::PRED_SEL_ONE' data-ref="llvm::R600::PRED_SEL_ONE" data-ref-filename="llvm..R600..PRED_SEL_ONE">PRED_SEL_ONE</a>, <b>false</b>));</td></tr>
<tr><th id="695">695</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="696">696</th><td>    }</td></tr>
<tr><th id="697">697</th><td>    <b>return</b> <b>true</b>;  <i>// Can't handle indirect branch.</i></td></tr>
<tr><th id="698">698</th><td>  }</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td>  <i>// Get the instruction before it if it is a terminator.</i></td></tr>
<tr><th id="701">701</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="166SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr &amp;' data-ref="166SecondLastInst" data-ref-filename="166SecondLastInst">SecondLastInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>;</td></tr>
<tr><th id="702">702</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167SecondLastOpc" title='SecondLastOpc' data-type='unsigned int' data-ref="167SecondLastOpc" data-ref-filename="167SecondLastOpc">SecondLastOpc</dfn> = <a class="local col6 ref" href="#166SecondLastInst" title='SecondLastInst' data-ref="166SecondLastInst" data-ref-filename="166SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <i>// If the block ends with a B and a Bcc, handle it.</i></td></tr>
<tr><th id="705">705</th><td>  <b>if</b> (<a class="local col7 ref" href="#167SecondLastOpc" title='SecondLastOpc' data-ref="167SecondLastOpc" data-ref-filename="167SecondLastOpc">SecondLastOpc</a> == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP_COND" title='llvm::R600::JUMP_COND' data-ref="llvm::R600::JUMP_COND" data-ref-filename="llvm..R600..JUMP_COND">JUMP_COND</a> &amp;&amp; <a class="local col4 ref" href="#164LastOpc" title='LastOpc' data-ref="164LastOpc" data-ref-filename="164LastOpc">LastOpc</a> == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP" title='llvm::R600::JUMP' data-ref="llvm::R600::JUMP" data-ref-filename="llvm..R600..JUMP">JUMP</a>) {</td></tr>
<tr><th id="706">706</th><td>    <em>auto</em> <dfn class="local col8 decl" id="168predSet" title='predSet' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="168predSet" data-ref-filename="168predSet">predSet</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>;</td></tr>
<tr><th id="707">707</th><td>    <b>while</b> (!<a class="tu ref fn" href="#_ZL17isPredicateSetterj" title='isPredicateSetter' data-use='c' data-ref="_ZL17isPredicateSetterj" data-ref-filename="_ZL17isPredicateSetterj">isPredicateSetter</a>(<a class="local col8 ref" href="#168predSet" title='predSet' data-ref="168predSet" data-ref-filename="168predSet">predSet</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="708">708</th><td>      <a class="local col8 ref" href="#168predSet" title='predSet' data-ref="168predSet" data-ref-filename="168predSet">predSet</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#161I" title='I' data-ref="161I" data-ref-filename="161I">I</a>;</td></tr>
<tr><th id="709">709</th><td>    }</td></tr>
<tr><th id="710">710</th><td>    <a class="local col7 ref" href="#157TBB" title='TBB' data-ref="157TBB" data-ref-filename="157TBB">TBB</a> = <a class="local col6 ref" href="#166SecondLastInst" title='SecondLastInst' data-ref="166SecondLastInst" data-ref-filename="166SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="711">711</th><td>    <a class="local col8 ref" href="#158FBB" title='FBB' data-ref="158FBB" data-ref-filename="158FBB">FBB</a> = <a class="local col3 ref" href="#163LastInst" title='LastInst' data-ref="163LastInst" data-ref-filename="163LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="712">712</th><td>    <a class="local col9 ref" href="#159Cond" title='Cond' data-ref="159Cond" data-ref-filename="159Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#168predSet" title='predSet' data-ref="168predSet" data-ref-filename="168predSet">predSet</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="713">713</th><td>    <a class="local col9 ref" href="#159Cond" title='Cond' data-ref="159Cond" data-ref-filename="159Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#168predSet" title='predSet' data-ref="168predSet" data-ref-filename="168predSet">predSet</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="714">714</th><td>    <a class="local col9 ref" href="#159Cond" title='Cond' data-ref="159Cond" data-ref-filename="159Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ONE" title='llvm::R600::PRED_SEL_ONE' data-ref="llvm::R600::PRED_SEL_ONE" data-ref-filename="llvm..R600..PRED_SEL_ONE">PRED_SEL_ONE</a>, <b>false</b>));</td></tr>
<tr><th id="715">715</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="716">716</th><td>  }</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="719">719</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="720">720</th><td>}</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><em>static</em></td></tr>
<tr><th id="723">723</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="tu decl def fn" id="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" title='FindLastAluClause' data-type='MachineBasicBlock::iterator FindLastAluClause(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE">FindLastAluClause</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="169MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="169MBB" data-ref-filename="169MBB">MBB</dfn>) {</td></tr>
<tr><th id="724">724</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col0 decl" id="170It" title='It' data-type='MachineBasicBlock::reverse_iterator' data-ref="170It" data-ref-filename="170It">It</dfn> = <a class="local col9 ref" href="#169MBB" title='MBB' data-ref="169MBB" data-ref-filename="169MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col1 decl" id="171E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="171E" data-ref-filename="171E">E</dfn> = <a class="local col9 ref" href="#169MBB" title='MBB' data-ref="169MBB" data-ref-filename="169MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="725">725</th><td>      <a class="local col0 ref" href="#170It" title='It' data-ref="170It" data-ref-filename="170It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#171E" title='E' data-ref="171E" data-ref-filename="171E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#170It" title='It' data-ref="170It" data-ref-filename="170It">It</a>) {</td></tr>
<tr><th id="726">726</th><td>    <b>if</b> (<a class="local col0 ref" href="#170It" title='It' data-ref="170It" data-ref-filename="170It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CF_ALU" title='llvm::R600::CF_ALU' data-ref="llvm::R600::CF_ALU" data-ref-filename="llvm..R600..CF_ALU">CF_ALU</a> ||</td></tr>
<tr><th id="727">727</th><td>        <a class="local col0 ref" href="#170It" title='It' data-ref="170It" data-ref-filename="170It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CF_ALU_PUSH_BEFORE" title='llvm::R600::CF_ALU_PUSH_BEFORE' data-ref="llvm::R600::CF_ALU_PUSH_BEFORE" data-ref-filename="llvm..R600..CF_ALU_PUSH_BEFORE">CF_ALU_PUSH_BEFORE</a>)</td></tr>
<tr><th id="728">728</th><td>      <b>return</b> <a class="local col0 ref" href="#170It" title='It' data-ref="170It" data-ref-filename="170It">It</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>();</td></tr>
<tr><th id="729">729</th><td>  }</td></tr>
<tr><th id="730">730</th><td>  <b>return</b> <a class="local col9 ref" href="#169MBB" title='MBB' data-ref="169MBB" data-ref-filename="169MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="731">731</th><td>}</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::R600InstrInfo::insertBranch' data-ref="_ZNK4llvm13R600InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm13R600InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="172MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="172MBB" data-ref-filename="172MBB">MBB</dfn>,</td></tr>
<tr><th id="734">734</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="173TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="173TBB" data-ref-filename="173TBB">TBB</dfn>,</td></tr>
<tr><th id="735">735</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="174FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="174FBB" data-ref-filename="174FBB">FBB</dfn>,</td></tr>
<tr><th id="736">736</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="175Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="175Cond" data-ref-filename="175Cond">Cond</dfn>,</td></tr>
<tr><th id="737">737</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="176DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="176DL" data-ref-filename="176DL">DL</dfn>,</td></tr>
<tr><th id="738">738</th><td>                                     <em>int</em> *<dfn class="local col7 decl" id="177BytesAdded" title='BytesAdded' data-type='int *' data-ref="177BytesAdded" data-ref-filename="177BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="739">739</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="740">740</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesAdded &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td>  <b>if</b> (!<a class="local col4 ref" href="#174FBB" title='FBB' data-ref="174FBB" data-ref-filename="174FBB">FBB</a>) {</td></tr>
<tr><th id="743">743</th><td>    <b>if</b> (<a class="local col5 ref" href="#175Cond" title='Cond' data-ref="175Cond" data-ref-filename="175Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="744">744</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a>, <a class="local col6 ref" href="#176DL" title='DL' data-ref="176DL" data-ref-filename="176DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP" title='llvm::R600::JUMP' data-ref="llvm::R600::JUMP" data-ref-filename="llvm..R600..JUMP">JUMP</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#173TBB" title='TBB' data-ref="173TBB" data-ref-filename="173TBB">TBB</a>);</td></tr>
<tr><th id="745">745</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="746">746</th><td>    } <b>else</b> {</td></tr>
<tr><th id="747">747</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="178PredSet" title='PredSet' data-type='llvm::MachineInstr *' data-ref="178PredSet" data-ref-filename="178PredSet">PredSet</dfn> = <a class="tu ref fn" href="#_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='findFirstPredicateSetterFrom' data-use='c' data-ref="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findFirstPredicateSetterFrom</a>(<span class='refarg'><a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a></span>, <a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="748">748</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PredSet &amp;&amp; <q>"No previous predicate !"</q>);</td></tr>
<tr><th id="749">749</th><td>      <a class="member fn" href="#_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::addFlag' data-ref="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj">addFlag</a>(<span class='refarg'>*<a class="local col8 ref" href="#178PredSet" title='PredSet' data-ref="178PredSet" data-ref-filename="178PredSet">PredSet</a></span>, <var>0</var>, <a class="macro" href="R600Defines.h.html#18" title="(1 &lt;&lt; 4)" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</a>);</td></tr>
<tr><th id="750">750</th><td>      <a class="local col8 ref" href="#178PredSet" title='PredSet' data-ref="178PredSet" data-ref-filename="178PredSet">PredSet</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col5 ref" href="#175Cond" title='Cond' data-ref="175Cond" data-ref-filename="175Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a>, <a class="local col6 ref" href="#176DL" title='DL' data-ref="176DL" data-ref-filename="176DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP_COND" title='llvm::R600::JUMP_COND' data-ref="llvm::R600::JUMP_COND" data-ref-filename="llvm..R600..JUMP_COND">JUMP_COND</a>))</td></tr>
<tr><th id="753">753</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#173TBB" title='TBB' data-ref="173TBB" data-ref-filename="173TBB">TBB</a>)</td></tr>
<tr><th id="754">754</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PREDICATE_BIT" title='llvm::R600::PREDICATE_BIT' data-ref="llvm::R600::PREDICATE_BIT" data-ref-filename="llvm..R600..PREDICATE_BIT">PREDICATE_BIT</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="755">755</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="179CfAlu" title='CfAlu' data-type='MachineBasicBlock::iterator' data-ref="179CfAlu" data-ref-filename="179CfAlu">CfAlu</dfn> = <a class="tu ref fn" href="#_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" title='FindLastAluClause' data-use='c' data-ref="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE">FindLastAluClause</a>(<span class='refarg'><a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a></span>);</td></tr>
<tr><th id="756">756</th><td>      <b>if</b> (<a class="local col9 ref" href="#179CfAlu" title='CfAlu' data-ref="179CfAlu" data-ref-filename="179CfAlu">CfAlu</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="757">757</th><td>        <b>return</b> <var>1</var>;</td></tr>
<tr><th id="758">758</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (CfAlu-&gt;getOpcode() == R600::CF_ALU);</td></tr>
<tr><th id="759">759</th><td>      <a class="local col9 ref" href="#179CfAlu" title='CfAlu' data-ref="179CfAlu" data-ref-filename="179CfAlu">CfAlu</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CF_ALU_PUSH_BEFORE" title='llvm::R600::CF_ALU_PUSH_BEFORE' data-ref="llvm::R600::CF_ALU_PUSH_BEFORE" data-ref-filename="llvm..R600..CF_ALU_PUSH_BEFORE">CF_ALU_PUSH_BEFORE</a>));</td></tr>
<tr><th id="760">760</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="761">761</th><td>    }</td></tr>
<tr><th id="762">762</th><td>  } <b>else</b> {</td></tr>
<tr><th id="763">763</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="180PredSet" title='PredSet' data-type='llvm::MachineInstr *' data-ref="180PredSet" data-ref-filename="180PredSet">PredSet</dfn> = <a class="tu ref fn" href="#_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='findFirstPredicateSetterFrom' data-use='c' data-ref="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findFirstPredicateSetterFrom</a>(<span class='refarg'><a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a></span>, <a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="764">764</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PredSet &amp;&amp; <q>"No previous predicate !"</q>);</td></tr>
<tr><th id="765">765</th><td>    <a class="member fn" href="#_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::addFlag' data-ref="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj">addFlag</a>(<span class='refarg'>*<a class="local col0 ref" href="#180PredSet" title='PredSet' data-ref="180PredSet" data-ref-filename="180PredSet">PredSet</a></span>, <var>0</var>, <a class="macro" href="R600Defines.h.html#18" title="(1 &lt;&lt; 4)" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</a>);</td></tr>
<tr><th id="766">766</th><td>    <a class="local col0 ref" href="#180PredSet" title='PredSet' data-ref="180PredSet" data-ref-filename="180PredSet">PredSet</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col5 ref" href="#175Cond" title='Cond' data-ref="175Cond" data-ref-filename="175Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="767">767</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a>, <a class="local col6 ref" href="#176DL" title='DL' data-ref="176DL" data-ref-filename="176DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP_COND" title='llvm::R600::JUMP_COND' data-ref="llvm::R600::JUMP_COND" data-ref-filename="llvm..R600..JUMP_COND">JUMP_COND</a>))</td></tr>
<tr><th id="768">768</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#173TBB" title='TBB' data-ref="173TBB" data-ref-filename="173TBB">TBB</a>)</td></tr>
<tr><th id="769">769</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PREDICATE_BIT" title='llvm::R600::PREDICATE_BIT' data-ref="llvm::R600::PREDICATE_BIT" data-ref-filename="llvm..R600..PREDICATE_BIT">PREDICATE_BIT</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="770">770</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a>, <a class="local col6 ref" href="#176DL" title='DL' data-ref="176DL" data-ref-filename="176DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP" title='llvm::R600::JUMP' data-ref="llvm::R600::JUMP" data-ref-filename="llvm..R600..JUMP">JUMP</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col4 ref" href="#174FBB" title='FBB' data-ref="174FBB" data-ref-filename="174FBB">FBB</a>);</td></tr>
<tr><th id="771">771</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="181CfAlu" title='CfAlu' data-type='MachineBasicBlock::iterator' data-ref="181CfAlu" data-ref-filename="181CfAlu">CfAlu</dfn> = <a class="tu ref fn" href="#_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" title='FindLastAluClause' data-use='c' data-ref="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE">FindLastAluClause</a>(<span class='refarg'><a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a></span>);</td></tr>
<tr><th id="772">772</th><td>    <b>if</b> (<a class="local col1 ref" href="#181CfAlu" title='CfAlu' data-ref="181CfAlu" data-ref-filename="181CfAlu">CfAlu</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#172MBB" title='MBB' data-ref="172MBB" data-ref-filename="172MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="773">773</th><td>      <b>return</b> <var>2</var>;</td></tr>
<tr><th id="774">774</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (CfAlu-&gt;getOpcode() == R600::CF_ALU);</td></tr>
<tr><th id="775">775</th><td>    <a class="local col1 ref" href="#181CfAlu" title='CfAlu' data-ref="181CfAlu" data-ref-filename="181CfAlu">CfAlu</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CF_ALU_PUSH_BEFORE" title='llvm::R600::CF_ALU_PUSH_BEFORE' data-ref="llvm::R600::CF_ALU_PUSH_BEFORE" data-ref-filename="llvm..R600..CF_ALU_PUSH_BEFORE">CF_ALU_PUSH_BEFORE</a>));</td></tr>
<tr><th id="776">776</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="777">777</th><td>  }</td></tr>
<tr><th id="778">778</th><td>}</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::R600InstrInfo::removeBranch' data-ref="_ZNK4llvm13R600InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm13R600InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="182MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="182MBB" data-ref-filename="182MBB">MBB</dfn>,</td></tr>
<tr><th id="781">781</th><td>                                     <em>int</em> *<dfn class="local col3 decl" id="183BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="183BytesRemoved" data-ref-filename="183BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="782">782</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesRemoved &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>  <i>// Note : we leave PRED* instructions there.</i></td></tr>
<tr><th id="785">785</th><td><i>  // They may be needed when predicating instructions.</i></td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="184I" title='I' data-type='MachineBasicBlock::iterator' data-ref="184I" data-ref-filename="184I">I</dfn> = <a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>  <b>if</b> (<a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="790">790</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="791">791</th><td>  }</td></tr>
<tr><th id="792">792</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a>;</td></tr>
<tr><th id="793">793</th><td>  <b>switch</b> (<a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="794">794</th><td>  <b>default</b>:</td></tr>
<tr><th id="795">795</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="796">796</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP_COND" title='llvm::R600::JUMP_COND' data-ref="llvm::R600::JUMP_COND" data-ref-filename="llvm..R600..JUMP_COND">JUMP_COND</a>: {</td></tr>
<tr><th id="797">797</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="185predSet" title='predSet' data-type='llvm::MachineInstr *' data-ref="185predSet" data-ref-filename="185predSet">predSet</dfn> = <a class="tu ref fn" href="#_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='findFirstPredicateSetterFrom' data-use='c' data-ref="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findFirstPredicateSetterFrom</a>(<span class='refarg'><a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a>);</td></tr>
<tr><th id="798">798</th><td>    <a class="member fn" href="#_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::clearFlag' data-ref="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj">clearFlag</a>(<span class='refarg'>*<a class="local col5 ref" href="#185predSet" title='predSet' data-ref="185predSet" data-ref-filename="185predSet">predSet</a></span>, <var>0</var>, <a class="macro" href="R600Defines.h.html#18" title="(1 &lt;&lt; 4)" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</a>);</td></tr>
<tr><th id="799">799</th><td>    <a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="800">800</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="186CfAlu" title='CfAlu' data-type='MachineBasicBlock::iterator' data-ref="186CfAlu" data-ref-filename="186CfAlu">CfAlu</dfn> = <a class="tu ref fn" href="#_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" title='FindLastAluClause' data-use='c' data-ref="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE">FindLastAluClause</a>(<span class='refarg'><a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a></span>);</td></tr>
<tr><th id="801">801</th><td>    <b>if</b> (<a class="local col6 ref" href="#186CfAlu" title='CfAlu' data-ref="186CfAlu" data-ref-filename="186CfAlu">CfAlu</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="802">802</th><td>      <b>break</b>;</td></tr>
<tr><th id="803">803</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (CfAlu-&gt;getOpcode() == R600::CF_ALU_PUSH_BEFORE);</td></tr>
<tr><th id="804">804</th><td>    <a class="local col6 ref" href="#186CfAlu" title='CfAlu' data-ref="186CfAlu" data-ref-filename="186CfAlu">CfAlu</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CF_ALU" title='llvm::R600::CF_ALU' data-ref="llvm::R600::CF_ALU" data-ref-filename="llvm..R600..CF_ALU">CF_ALU</a>));</td></tr>
<tr><th id="805">805</th><td>    <b>break</b>;</td></tr>
<tr><th id="806">806</th><td>  }</td></tr>
<tr><th id="807">807</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP" title='llvm::R600::JUMP' data-ref="llvm::R600::JUMP" data-ref-filename="llvm..R600..JUMP">JUMP</a>:</td></tr>
<tr><th id="808">808</th><td>    <a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="809">809</th><td>    <b>break</b>;</td></tr>
<tr><th id="810">810</th><td>  }</td></tr>
<tr><th id="811">811</th><td>  <a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>  <b>if</b> (<a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="814">814</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="815">815</th><td>  }</td></tr>
<tr><th id="816">816</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a>;</td></tr>
<tr><th id="817">817</th><td>  <b>switch</b> (<a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="818">818</th><td>    <i>// FIXME: only one case??</i></td></tr>
<tr><th id="819">819</th><td>  <b>default</b>:</td></tr>
<tr><th id="820">820</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="821">821</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP_COND" title='llvm::R600::JUMP_COND' data-ref="llvm::R600::JUMP_COND" data-ref-filename="llvm..R600..JUMP_COND">JUMP_COND</a>: {</td></tr>
<tr><th id="822">822</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="187predSet" title='predSet' data-type='llvm::MachineInstr *' data-ref="187predSet" data-ref-filename="187predSet">predSet</dfn> = <a class="tu ref fn" href="#_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='findFirstPredicateSetterFrom' data-use='c' data-ref="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZL28findFirstPredicateSetterFromRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findFirstPredicateSetterFrom</a>(<span class='refarg'><a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a>);</td></tr>
<tr><th id="823">823</th><td>    <a class="member fn" href="#_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::clearFlag' data-ref="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj">clearFlag</a>(<span class='refarg'>*<a class="local col7 ref" href="#187predSet" title='predSet' data-ref="187predSet" data-ref-filename="187predSet">predSet</a></span>, <var>0</var>, <a class="macro" href="R600Defines.h.html#18" title="(1 &lt;&lt; 4)" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</a>);</td></tr>
<tr><th id="824">824</th><td>    <a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="825">825</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="188CfAlu" title='CfAlu' data-type='MachineBasicBlock::iterator' data-ref="188CfAlu" data-ref-filename="188CfAlu">CfAlu</dfn> = <a class="tu ref fn" href="#_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" title='FindLastAluClause' data-use='c' data-ref="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL17FindLastAluClauseRN4llvm17MachineBasicBlockE">FindLastAluClause</a>(<span class='refarg'><a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a></span>);</td></tr>
<tr><th id="826">826</th><td>    <b>if</b> (<a class="local col8 ref" href="#188CfAlu" title='CfAlu' data-ref="188CfAlu" data-ref-filename="188CfAlu">CfAlu</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB" data-ref-filename="182MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="827">827</th><td>      <b>break</b>;</td></tr>
<tr><th id="828">828</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (CfAlu-&gt;getOpcode() == R600::CF_ALU_PUSH_BEFORE);</td></tr>
<tr><th id="829">829</th><td>    <a class="local col8 ref" href="#188CfAlu" title='CfAlu' data-ref="188CfAlu" data-ref-filename="188CfAlu">CfAlu</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CF_ALU" title='llvm::R600::CF_ALU' data-ref="llvm::R600::CF_ALU" data-ref-filename="llvm..R600..CF_ALU">CF_ALU</a>));</td></tr>
<tr><th id="830">830</th><td>    <b>break</b>;</td></tr>
<tr><th id="831">831</th><td>  }</td></tr>
<tr><th id="832">832</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::JUMP" title='llvm::R600::JUMP' data-ref="llvm::R600::JUMP" data-ref-filename="llvm..R600..JUMP">JUMP</a>:</td></tr>
<tr><th id="833">833</th><td>    <a class="local col4 ref" href="#184I" title='I' data-ref="184I" data-ref-filename="184I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="834">834</th><td>    <b>break</b>;</td></tr>
<tr><th id="835">835</th><td>  }</td></tr>
<tr><th id="836">836</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="837">837</th><td>}</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isPredicated' data-ref="_ZNK4llvm13R600InstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="189MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="189MI" data-ref-filename="189MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="840">840</th><td>  <em>int</em> <dfn class="local col0 decl" id="190idx" title='idx' data-type='int' data-ref="190idx" data-ref-filename="190idx">idx</dfn> = <a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" data-ref-filename="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="841">841</th><td>  <b>if</b> (<a class="local col0 ref" href="#190idx" title='idx' data-ref="190idx" data-ref-filename="190idx">idx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="842">842</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="191Reg" title='Reg' data-type='llvm::Register' data-ref="191Reg" data-ref-filename="191Reg">Reg</dfn> = <a class="local col9 ref" href="#189MI" title='MI' data-ref="189MI" data-ref-filename="189MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#190idx" title='idx' data-ref="190idx" data-ref-filename="190idx">idx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="845">845</th><td>  <b>switch</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#191Reg" title='Reg' data-ref="191Reg" data-ref-filename="191Reg">Reg</a>) {</td></tr>
<tr><th id="846">846</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ONE" title='llvm::R600::PRED_SEL_ONE' data-ref="llvm::R600::PRED_SEL_ONE" data-ref-filename="llvm..R600..PRED_SEL_ONE">PRED_SEL_ONE</a>:</td></tr>
<tr><th id="848">848</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ZERO" title='llvm::R600::PRED_SEL_ZERO' data-ref="llvm::R600::PRED_SEL_ZERO" data-ref-filename="llvm..R600..PRED_SEL_ZERO">PRED_SEL_ZERO</a>:</td></tr>
<tr><th id="849">849</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PREDICATE_BIT" title='llvm::R600::PREDICATE_BIT' data-ref="llvm::R600::PREDICATE_BIT" data-ref-filename="llvm..R600..PREDICATE_BIT">PREDICATE_BIT</a>:</td></tr>
<tr><th id="850">850</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="851">851</th><td>  }</td></tr>
<tr><th id="852">852</th><td>}</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isPredicable' data-ref="_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="192MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="192MI" data-ref-filename="192MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="855">855</th><td>  <i>// XXX: KILL* instructions can be predicated, but they must be the last</i></td></tr>
<tr><th id="856">856</th><td><i>  // instruction in a clause, so this means any instructions after them cannot</i></td></tr>
<tr><th id="857">857</th><td><i>  // be predicated.  Until we have proper support for instruction clauses in the</i></td></tr>
<tr><th id="858">858</th><td><i>  // backend, we will mark KILL* instructions as unpredicable.</i></td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>  <b>if</b> (<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::KILLGT" title='llvm::R600::KILLGT' data-ref="llvm::R600::KILLGT" data-ref-filename="llvm..R600..KILLGT">KILLGT</a>) {</td></tr>
<tr><th id="861">861</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="862">862</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CF_ALU" title='llvm::R600::CF_ALU' data-ref="llvm::R600::CF_ALU" data-ref-filename="llvm..R600..CF_ALU">CF_ALU</a>) {</td></tr>
<tr><th id="863">863</th><td>    <i>// If the clause start in the middle of MBB then the MBB has more</i></td></tr>
<tr><th id="864">864</th><td><i>    // than a single clause, unable to predicate several clauses.</i></td></tr>
<tr><th id="865">865</th><td>    <b>if</b> (<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>))</td></tr>
<tr><th id="866">866</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="867">867</th><td>    <i>// TODO: We don't support KC merging atm</i></td></tr>
<tr><th id="868">868</th><td>    <b>return</b> <a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>;</td></tr>
<tr><th id="869">869</th><td>  } <b>else</b> <b>if</b> (<a class="member fn" href="#_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVector' data-ref="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE">isVector</a>(<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>)) {</td></tr>
<tr><th id="870">870</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="871">871</th><td>  } <b>else</b> {</td></tr>
<tr><th id="872">872</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicableERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicable' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicableERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo12isPredicableERKNS_12MachineInstrE">isPredicable</a>(<a class="local col2 ref" href="#192MI" title='MI' data-ref="192MI" data-ref-filename="192MI">MI</a>);</td></tr>
<tr><th id="873">873</th><td>  }</td></tr>
<tr><th id="874">874</th><td>}</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><em>bool</em></td></tr>
<tr><th id="877">877</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" title='llvm::R600InstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="193MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="193MBB" data-ref-filename="193MBB">MBB</dfn>,</td></tr>
<tr><th id="878">878</th><td>                                   <em>unsigned</em> <dfn class="local col4 decl" id="194NumCycles" title='NumCycles' data-type='unsigned int' data-ref="194NumCycles" data-ref-filename="194NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="879">879</th><td>                                   <em>unsigned</em> <dfn class="local col5 decl" id="195ExtraPredCycles" title='ExtraPredCycles' data-type='unsigned int' data-ref="195ExtraPredCycles" data-ref-filename="195ExtraPredCycles">ExtraPredCycles</dfn>,</td></tr>
<tr><th id="880">880</th><td>                                   <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col6 decl" id="196Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="196Probability" data-ref-filename="196Probability">Probability</dfn>) <em>const</em>{</td></tr>
<tr><th id="881">881</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="882">882</th><td>}</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td><em>bool</em></td></tr>
<tr><th id="885">885</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::R600InstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm13R600InstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="197TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="197TMBB" data-ref-filename="197TMBB">TMBB</dfn>,</td></tr>
<tr><th id="886">886</th><td>                                   <em>unsigned</em> <dfn class="local col8 decl" id="198NumTCycles" title='NumTCycles' data-type='unsigned int' data-ref="198NumTCycles" data-ref-filename="198NumTCycles">NumTCycles</dfn>,</td></tr>
<tr><th id="887">887</th><td>                                   <em>unsigned</em> <dfn class="local col9 decl" id="199ExtraTCycles" title='ExtraTCycles' data-type='unsigned int' data-ref="199ExtraTCycles" data-ref-filename="199ExtraTCycles">ExtraTCycles</dfn>,</td></tr>
<tr><th id="888">888</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="200FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="200FMBB" data-ref-filename="200FMBB">FMBB</dfn>,</td></tr>
<tr><th id="889">889</th><td>                                   <em>unsigned</em> <dfn class="local col1 decl" id="201NumFCycles" title='NumFCycles' data-type='unsigned int' data-ref="201NumFCycles" data-ref-filename="201NumFCycles">NumFCycles</dfn>,</td></tr>
<tr><th id="890">890</th><td>                                   <em>unsigned</em> <dfn class="local col2 decl" id="202ExtraFCycles" title='ExtraFCycles' data-type='unsigned int' data-ref="202ExtraFCycles" data-ref-filename="202ExtraFCycles">ExtraFCycles</dfn>,</td></tr>
<tr><th id="891">891</th><td>                                   <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col3 decl" id="203Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="203Probability" data-ref-filename="203Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="892">892</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="893">893</th><td>}</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><em>bool</em></td></tr>
<tr><th id="896">896</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" title='llvm::R600InstrInfo::isProfitableToDupForIfCvt' data-ref="_ZNK4llvm13R600InstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm13R600InstrInfo25isProfitableToDupForIfCvtERNS_17MachineBasicBlockEjNS_17BranchProbabilityE">isProfitableToDupForIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="204MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="204MBB" data-ref-filename="204MBB">MBB</dfn>,</td></tr>
<tr><th id="897">897</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="205NumCycles" title='NumCycles' data-type='unsigned int' data-ref="205NumCycles" data-ref-filename="205NumCycles">NumCycles</dfn>,</td></tr>
<tr><th id="898">898</th><td>                                         <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col6 decl" id="206Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="206Probability" data-ref-filename="206Probability">Probability</dfn>)</td></tr>
<tr><th id="899">899</th><td>                                         <em>const</em> {</td></tr>
<tr><th id="900">900</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="901">901</th><td>}</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><em>bool</em></td></tr>
<tr><th id="904">904</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" title='llvm::R600InstrInfo::isProfitableToUnpredicate' data-ref="_ZNK4llvm13R600InstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_" data-ref-filename="_ZNK4llvm13R600InstrInfo25isProfitableToUnpredicateERNS_17MachineBasicBlockES2_">isProfitableToUnpredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="207TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="207TMBB" data-ref-filename="207TMBB">TMBB</dfn>,</td></tr>
<tr><th id="905">905</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="208FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="208FMBB" data-ref-filename="208FMBB">FMBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="906">906</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="907">907</th><td>}</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><em>bool</em></td></tr>
<tr><th id="910">910</th><td><a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::R600InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm13R600InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13R600InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="209Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="209Cond" data-ref-filename="209Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="911">911</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="210MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="210MO" data-ref-filename="210MO">MO</dfn> = <a class="local col9 ref" href="#209Cond" title='Cond' data-ref="209Cond" data-ref-filename="209Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="912">912</th><td>  <b>switch</b> (<a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO" data-ref-filename="210MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="913">913</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_SETE_INT" title='llvm::R600::PRED_SETE_INT' data-ref="llvm::R600::PRED_SETE_INT" data-ref-filename="llvm..R600..PRED_SETE_INT">PRED_SETE_INT</a>:</td></tr>
<tr><th id="914">914</th><td>    <a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO" data-ref-filename="210MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_SETNE_INT" title='llvm::R600::PRED_SETNE_INT' data-ref="llvm::R600::PRED_SETNE_INT" data-ref-filename="llvm..R600..PRED_SETNE_INT">PRED_SETNE_INT</a>);</td></tr>
<tr><th id="915">915</th><td>    <b>break</b>;</td></tr>
<tr><th id="916">916</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_SETNE_INT" title='llvm::R600::PRED_SETNE_INT' data-ref="llvm::R600::PRED_SETNE_INT" data-ref-filename="llvm..R600..PRED_SETNE_INT">PRED_SETNE_INT</a>:</td></tr>
<tr><th id="917">917</th><td>    <a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO" data-ref-filename="210MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_SETE_INT" title='llvm::R600::PRED_SETE_INT' data-ref="llvm::R600::PRED_SETE_INT" data-ref-filename="llvm..R600..PRED_SETE_INT">PRED_SETE_INT</a>);</td></tr>
<tr><th id="918">918</th><td>    <b>break</b>;</td></tr>
<tr><th id="919">919</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_SETE" title='llvm::R600::PRED_SETE' data-ref="llvm::R600::PRED_SETE" data-ref-filename="llvm..R600..PRED_SETE">PRED_SETE</a>:</td></tr>
<tr><th id="920">920</th><td>    <a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO" data-ref-filename="210MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_SETNE" title='llvm::R600::PRED_SETNE' data-ref="llvm::R600::PRED_SETNE" data-ref-filename="llvm..R600..PRED_SETNE">PRED_SETNE</a>);</td></tr>
<tr><th id="921">921</th><td>    <b>break</b>;</td></tr>
<tr><th id="922">922</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_SETNE" title='llvm::R600::PRED_SETNE' data-ref="llvm::R600::PRED_SETNE" data-ref-filename="llvm..R600..PRED_SETNE">PRED_SETNE</a>:</td></tr>
<tr><th id="923">923</th><td>    <a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO" data-ref-filename="210MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::PRED_SETE" title='llvm::R600::PRED_SETE' data-ref="llvm::R600::PRED_SETE" data-ref-filename="llvm..R600..PRED_SETE">PRED_SETE</a>);</td></tr>
<tr><th id="924">924</th><td>    <b>break</b>;</td></tr>
<tr><th id="925">925</th><td>  <b>default</b>:</td></tr>
<tr><th id="926">926</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="927">927</th><td>  }</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="211MO2" title='MO2' data-type='llvm::MachineOperand &amp;' data-ref="211MO2" data-ref-filename="211MO2">MO2</dfn> = <a class="local col9 ref" href="#209Cond" title='Cond' data-ref="209Cond" data-ref-filename="209Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>;</td></tr>
<tr><th id="930">930</th><td>  <b>switch</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#211MO2" title='MO2' data-ref="211MO2" data-ref-filename="211MO2">MO2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="931">931</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ZERO" title='llvm::R600::PRED_SEL_ZERO' data-ref="llvm::R600::PRED_SEL_ZERO" data-ref-filename="llvm..R600..PRED_SEL_ZERO">PRED_SEL_ZERO</a>:</td></tr>
<tr><th id="932">932</th><td>    <a class="local col1 ref" href="#211MO2" title='MO2' data-ref="211MO2" data-ref-filename="211MO2">MO2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ONE" title='llvm::R600::PRED_SEL_ONE' data-ref="llvm::R600::PRED_SEL_ONE" data-ref-filename="llvm..R600..PRED_SEL_ONE">PRED_SEL_ONE</a>);</td></tr>
<tr><th id="933">933</th><td>    <b>break</b>;</td></tr>
<tr><th id="934">934</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ONE" title='llvm::R600::PRED_SEL_ONE' data-ref="llvm::R600::PRED_SEL_ONE" data-ref-filename="llvm..R600..PRED_SEL_ONE">PRED_SEL_ONE</a>:</td></tr>
<tr><th id="935">935</th><td>    <a class="local col1 ref" href="#211MO2" title='MO2' data-ref="211MO2" data-ref-filename="211MO2">MO2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_ZERO" title='llvm::R600::PRED_SEL_ZERO' data-ref="llvm::R600::PRED_SEL_ZERO" data-ref-filename="llvm..R600..PRED_SEL_ZERO">PRED_SEL_ZERO</a>);</td></tr>
<tr><th id="936">936</th><td>    <b>break</b>;</td></tr>
<tr><th id="937">937</th><td>  <b>default</b>:</td></tr>
<tr><th id="938">938</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="939">939</th><td>  }</td></tr>
<tr><th id="940">940</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="941">941</th><td>}</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" title='llvm::R600InstrInfo::ClobbersPredicate' data-ref="_ZNK4llvm13R600InstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" data-ref-filename="_ZNK4llvm13R600InstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb">ClobbersPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="212MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="212MI" data-ref-filename="212MI">MI</dfn>,</td></tr>
<tr><th id="944">944</th><td>                                      <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col3 decl" id="213Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="213Pred" data-ref-filename="213Pred">Pred</dfn>,</td></tr>
<tr><th id="945">945</th><td>                                      <em>bool</em> <dfn class="local col4 decl" id="214SkipDead" title='SkipDead' data-type='bool' data-ref="214SkipDead" data-ref-filename="214SkipDead">SkipDead</dfn>) <em>const</em> {</td></tr>
<tr><th id="946">946</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL17isPredicateSetterj" title='isPredicateSetter' data-use='c' data-ref="_ZL17isPredicateSetterj" data-ref-filename="_ZL17isPredicateSetterj">isPredicateSetter</a>(<a class="local col2 ref" href="#212MI" title='MI' data-ref="212MI" data-ref-filename="212MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="947">947</th><td>}</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::R600InstrInfo::PredicateInstruction' data-ref="_ZNK4llvm13R600InstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13R600InstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="215MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="215MI" data-ref-filename="215MI">MI</dfn>,</td></tr>
<tr><th id="950">950</th><td>                                         <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col6 decl" id="216Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="216Pred" data-ref-filename="216Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="951">951</th><td>  <em>int</em> <dfn class="local col7 decl" id="217PIdx" title='PIdx' data-type='int' data-ref="217PIdx" data-ref-filename="217PIdx">PIdx</dfn> = <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" title='llvm::MachineInstr::findFirstPredOperandIdx' data-ref="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv" data-ref-filename="_ZNK4llvm12MachineInstr23findFirstPredOperandIdxEv">findFirstPredOperandIdx</a>();</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <b>if</b> (<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::CF_ALU" title='llvm::R600::CF_ALU' data-ref="llvm::R600::CF_ALU" data-ref-filename="llvm..R600..CF_ALU">CF_ALU</a>) {</td></tr>
<tr><th id="954">954</th><td>    <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>8</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>0</var>);</td></tr>
<tr><th id="955">955</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="956">956</th><td>  }</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <b>if</b> (<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::DOT_4" title='llvm::R600::DOT_4' data-ref="llvm::R600::DOT_4" data-ref-filename="llvm..R600..DOT_4">DOT_4</a>) {</td></tr>
<tr><th id="959">959</th><td>    <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::pred_sel_X" title='llvm::R600::OpName::pred_sel_X' data-ref="llvm::R600::OpName::pred_sel_X" data-ref-filename="llvm..R600..OpName..pred_sel_X">pred_sel_X</a>))</td></tr>
<tr><th id="960">960</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col6 ref" href="#216Pred" title='Pred' data-ref="216Pred" data-ref-filename="216Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="961">961</th><td>    <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::pred_sel_Y" title='llvm::R600::OpName::pred_sel_Y' data-ref="llvm::R600::OpName::pred_sel_Y" data-ref-filename="llvm..R600..OpName..pred_sel_Y">pred_sel_Y</a>))</td></tr>
<tr><th id="962">962</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col6 ref" href="#216Pred" title='Pred' data-ref="216Pred" data-ref-filename="216Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="963">963</th><td>    <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::pred_sel_Z" title='llvm::R600::OpName::pred_sel_Z' data-ref="llvm::R600::OpName::pred_sel_Z" data-ref-filename="llvm..R600..OpName..pred_sel_Z">pred_sel_Z</a>))</td></tr>
<tr><th id="964">964</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col6 ref" href="#216Pred" title='Pred' data-ref="216Pred" data-ref-filename="216Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="965">965</th><td>    <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::pred_sel_W" title='llvm::R600::OpName::pred_sel_W' data-ref="llvm::R600::OpName::pred_sel_W" data-ref-filename="llvm..R600..OpName..pred_sel_W">pred_sel_W</a>))</td></tr>
<tr><th id="966">966</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col6 ref" href="#216Pred" title='Pred' data-ref="216Pred" data-ref-filename="216Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="967">967</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="218MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="218MIB" data-ref-filename="218MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>);</td></tr>
<tr><th id="968">968</th><td>    <a class="local col8 ref" href="#218MIB" title='MIB' data-ref="218MIB" data-ref-filename="218MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PREDICATE_BIT" title='llvm::R600::PREDICATE_BIT' data-ref="llvm::R600::PREDICATE_BIT" data-ref-filename="llvm..R600..PREDICATE_BIT">PREDICATE_BIT</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="970">970</th><td>  }</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <b>if</b> (<a class="local col7 ref" href="#217PIdx" title='PIdx' data-ref="217PIdx" data-ref-filename="217PIdx">PIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="973">973</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="219PMO" title='PMO' data-type='llvm::MachineOperand &amp;' data-ref="219PMO" data-ref-filename="219PMO">PMO</dfn> = <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#217PIdx" title='PIdx' data-ref="217PIdx" data-ref-filename="217PIdx">PIdx</a>);</td></tr>
<tr><th id="974">974</th><td>    <a class="local col9 ref" href="#219PMO" title='PMO' data-ref="219PMO" data-ref-filename="219PMO">PMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col6 ref" href="#216Pred" title='Pred' data-ref="216Pred" data-ref-filename="216Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>2</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="975">975</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="220MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="220MIB" data-ref-filename="220MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>);</td></tr>
<tr><th id="976">976</th><td>    <a class="local col0 ref" href="#220MIB" title='MIB' data-ref="220MIB" data-ref-filename="220MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PREDICATE_BIT" title='llvm::R600::PREDICATE_BIT' data-ref="llvm::R600::PREDICATE_BIT" data-ref-filename="llvm..R600..PREDICATE_BIT">PREDICATE_BIT</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="977">977</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="978">978</th><td>  }</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="981">981</th><td>}</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td><em>unsigned</em> <em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo18getPredicationCostERKNS_12MachineInstrE" title='llvm::R600InstrInfo::getPredicationCost' data-ref="_ZNK4llvm13R600InstrInfo18getPredicationCostERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo18getPredicationCostERKNS_12MachineInstrE">getPredicationCost</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="984">984</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="985">985</th><td>}</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td><em>unsigned</em> <em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::R600InstrInfo::getInstrLatency' data-ref="_ZNK4llvm13R600InstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm13R600InstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col1 decl" id="221ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="221ItinData" data-ref-filename="221ItinData">ItinData</dfn>,</td></tr>
<tr><th id="988">988</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;,</td></tr>
<tr><th id="989">989</th><td>                                            <em>unsigned</em> *<dfn class="local col2 decl" id="222PredCost" title='PredCost' data-type='unsigned int *' data-ref="222PredCost" data-ref-filename="222PredCost">PredCost</dfn>) <em>const</em> {</td></tr>
<tr><th id="990">990</th><td>  <b>if</b> (<a class="local col2 ref" href="#222PredCost" title='PredCost' data-ref="222PredCost" data-ref-filename="222PredCost">PredCost</a>)</td></tr>
<tr><th id="991">991</th><td>    *<a class="local col2 ref" href="#222PredCost" title='PredCost' data-ref="222PredCost" data-ref-filename="222PredCost">PredCost</a> = <var>2</var>;</td></tr>
<tr><th id="992">992</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="993">993</th><td>}</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" title='llvm::R600InstrInfo::calculateIndirectAddress' data-ref="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj">calculateIndirectAddress</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="223RegIndex" title='RegIndex' data-type='unsigned int' data-ref="223RegIndex" data-ref-filename="223RegIndex">RegIndex</dfn>,</td></tr>
<tr><th id="996">996</th><td>                                                   <em>unsigned</em> <dfn class="local col4 decl" id="224Channel" title='Channel' data-type='unsigned int' data-ref="224Channel" data-ref-filename="224Channel">Channel</dfn>) <em>const</em> {</td></tr>
<tr><th id="997">997</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Channel == <var>0</var>);</td></tr>
<tr><th id="998">998</th><td>  <b>return</b> <a class="local col3 ref" href="#223RegIndex" title='RegIndex' data-ref="223RegIndex" data-ref-filename="223RegIndex">RegIndex</a>;</td></tr>
<tr><th id="999">999</th><td>}</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td><em>bool</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::R600InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="225MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="225MI" data-ref-filename="225MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1002">1002</th><td>  <b>switch</b> (<a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1003">1003</th><td>  <b>default</b>: {</td></tr>
<tr><th id="1004">1004</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="226MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="226MBB" data-ref-filename="226MBB">MBB</dfn> = <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1005">1005</th><td>    <em>int</em> <dfn class="local col7 decl" id="227OffsetOpIdx" title='OffsetOpIdx' data-type='int' data-ref="227OffsetOpIdx" data-ref-filename="227OffsetOpIdx">OffsetOpIdx</dfn> =</td></tr>
<tr><th id="1006">1006</th><td>        <span class="namespace">R600::</span><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#_ZN4llvm4R60018getNamedOperandIdxEtt" title='llvm::R600::getNamedOperandIdx' data-ref="_ZN4llvm4R60018getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm4R60018getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::addr" title='llvm::R600::OpName::addr' data-ref="llvm::R600::OpName::addr" data-ref-filename="llvm..R600..OpName..addr">addr</a>);</td></tr>
<tr><th id="1007">1007</th><td>    <i>// addr is a custom operand with multiple MI operands, and only the</i></td></tr>
<tr><th id="1008">1008</th><td><i>    // first MI operand is given a name.</i></td></tr>
<tr><th id="1009">1009</th><td>    <em>int</em> <dfn class="local col8 decl" id="228RegOpIdx" title='RegOpIdx' data-type='int' data-ref="228RegOpIdx" data-ref-filename="228RegOpIdx">RegOpIdx</dfn> = <a class="local col7 ref" href="#227OffsetOpIdx" title='OffsetOpIdx' data-ref="227OffsetOpIdx" data-ref-filename="227OffsetOpIdx">OffsetOpIdx</a> + <var>1</var>;</td></tr>
<tr><th id="1010">1010</th><td>    <em>int</em> <dfn class="local col9 decl" id="229ChanOpIdx" title='ChanOpIdx' data-type='int' data-ref="229ChanOpIdx" data-ref-filename="229ChanOpIdx">ChanOpIdx</dfn> =</td></tr>
<tr><th id="1011">1011</th><td>        <span class="namespace">R600::</span><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#_ZN4llvm4R60018getNamedOperandIdxEtt" title='llvm::R600::getNamedOperandIdx' data-ref="_ZN4llvm4R60018getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm4R60018getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::chan" title='llvm::R600::OpName::chan' data-ref="llvm::R600::OpName::chan" data-ref-filename="llvm..R600..OpName..chan">chan</a>);</td></tr>
<tr><th id="1012">1012</th><td>    <b>if</b> (<a class="member fn" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo14isRegisterLoadERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isRegisterLoad' data-ref="_ZNK4llvm13R600InstrInfo14isRegisterLoadERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo14isRegisterLoadERKNS_12MachineInstrE">isRegisterLoad</a>(<a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>)) {</td></tr>
<tr><th id="1013">1013</th><td>      <em>int</em> <dfn class="local col0 decl" id="230DstOpIdx" title='DstOpIdx' data-type='int' data-ref="230DstOpIdx" data-ref-filename="230DstOpIdx">DstOpIdx</dfn> =</td></tr>
<tr><th id="1014">1014</th><td>          <span class="namespace">R600::</span><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#_ZN4llvm4R60018getNamedOperandIdxEtt" title='llvm::R600::getNamedOperandIdx' data-ref="_ZN4llvm4R60018getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm4R60018getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::dst" title='llvm::R600::OpName::dst' data-ref="llvm::R600::OpName::dst" data-ref-filename="llvm..R600..OpName..dst">dst</a>);</td></tr>
<tr><th id="1015">1015</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="231RegIndex" title='RegIndex' data-type='unsigned int' data-ref="231RegIndex" data-ref-filename="231RegIndex">RegIndex</dfn> = <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#228RegOpIdx" title='RegOpIdx' data-ref="228RegOpIdx" data-ref-filename="228RegOpIdx">RegOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1016">1016</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="232Channel" title='Channel' data-type='unsigned int' data-ref="232Channel" data-ref-filename="232Channel">Channel</dfn> = <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#229ChanOpIdx" title='ChanOpIdx' data-ref="229ChanOpIdx" data-ref-filename="229ChanOpIdx">ChanOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1017">1017</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="233Address" title='Address' data-type='unsigned int' data-ref="233Address" data-ref-filename="233Address">Address</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" title='llvm::R600InstrInfo::calculateIndirectAddress' data-ref="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj">calculateIndirectAddress</a>(<a class="local col1 ref" href="#231RegIndex" title='RegIndex' data-ref="231RegIndex" data-ref-filename="231RegIndex">RegIndex</a>, <a class="local col2 ref" href="#232Channel" title='Channel' data-ref="232Channel" data-ref-filename="232Channel">Channel</a>);</td></tr>
<tr><th id="1018">1018</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="234OffsetReg" title='OffsetReg' data-type='llvm::Register' data-ref="234OffsetReg" data-ref-filename="234OffsetReg">OffsetReg</dfn> = <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#227OffsetOpIdx" title='OffsetOpIdx' data-ref="227OffsetOpIdx" data-ref-filename="227OffsetOpIdx">OffsetOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1019">1019</th><td>      <b>if</b> (<a class="local col4 ref" href="#234OffsetReg" title='OffsetReg' data-ref="234OffsetReg" data-ref-filename="234OffsetReg">OffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::INDIRECT_BASE_ADDR" title='llvm::R600::INDIRECT_BASE_ADDR' data-ref="llvm::R600::INDIRECT_BASE_ADDR" data-ref-filename="llvm..R600..INDIRECT_BASE_ADDR">INDIRECT_BASE_ADDR</a>) {</td></tr>
<tr><th id="1020">1020</th><td>        <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::R600InstrInfo::buildMovInstr' data-ref="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">buildMovInstr</a>(<a class="local col6 ref" href="#226MBB" title='MBB' data-ref="226MBB" data-ref-filename="226MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#230DstOpIdx" title='DstOpIdx' data-ref="230DstOpIdx" data-ref-filename="230DstOpIdx">DstOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1021">1021</th><td>                      <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" title='llvm::R600InstrInfo::getIndirectAddrRegClass' data-ref="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" data-ref-filename="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv">getIndirectAddrRegClass</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col3 ref" href="#233Address" title='Address' data-ref="233Address" data-ref-filename="233Address">Address</a>));</td></tr>
<tr><th id="1022">1022</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1023">1023</th><td>        <a class="member fn" href="#_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectRead</a>(<a class="local col6 ref" href="#226MBB" title='MBB' data-ref="226MBB" data-ref-filename="226MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#230DstOpIdx" title='DstOpIdx' data-ref="230DstOpIdx" data-ref-filename="230DstOpIdx">DstOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#233Address" title='Address' data-ref="233Address" data-ref-filename="233Address">Address</a>,</td></tr>
<tr><th id="1024">1024</th><td>                          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#234OffsetReg" title='OffsetReg' data-ref="234OffsetReg" data-ref-filename="234OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="1025">1025</th><td>      }</td></tr>
<tr><th id="1026">1026</th><td>    } <b>else</b> <b>if</b> (<a class="member fn" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo15isRegisterStoreERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isRegisterStore' data-ref="_ZNK4llvm13R600InstrInfo15isRegisterStoreERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13R600InstrInfo15isRegisterStoreERKNS_12MachineInstrE">isRegisterStore</a>(<a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>)) {</td></tr>
<tr><th id="1027">1027</th><td>      <em>int</em> <dfn class="local col5 decl" id="235ValOpIdx" title='ValOpIdx' data-type='int' data-ref="235ValOpIdx" data-ref-filename="235ValOpIdx">ValOpIdx</dfn> =</td></tr>
<tr><th id="1028">1028</th><td>          <span class="namespace">R600::</span><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#_ZN4llvm4R60018getNamedOperandIdxEtt" title='llvm::R600::getNamedOperandIdx' data-ref="_ZN4llvm4R60018getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm4R60018getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::val" title='llvm::R600::OpName::val' data-ref="llvm::R600::OpName::val" data-ref-filename="llvm..R600..OpName..val">val</a>);</td></tr>
<tr><th id="1029">1029</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="236RegIndex" title='RegIndex' data-type='unsigned int' data-ref="236RegIndex" data-ref-filename="236RegIndex">RegIndex</dfn> = <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#228RegOpIdx" title='RegOpIdx' data-ref="228RegOpIdx" data-ref-filename="228RegOpIdx">RegOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1030">1030</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="237Channel" title='Channel' data-type='unsigned int' data-ref="237Channel" data-ref-filename="237Channel">Channel</dfn> = <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#229ChanOpIdx" title='ChanOpIdx' data-ref="229ChanOpIdx" data-ref-filename="229ChanOpIdx">ChanOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1031">1031</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="238Address" title='Address' data-type='unsigned int' data-ref="238Address" data-ref-filename="238Address">Address</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" title='llvm::R600InstrInfo::calculateIndirectAddress' data-ref="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj">calculateIndirectAddress</a>(<a class="local col6 ref" href="#236RegIndex" title='RegIndex' data-ref="236RegIndex" data-ref-filename="236RegIndex">RegIndex</a>, <a class="local col7 ref" href="#237Channel" title='Channel' data-ref="237Channel" data-ref-filename="237Channel">Channel</a>);</td></tr>
<tr><th id="1032">1032</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="239OffsetReg" title='OffsetReg' data-type='llvm::Register' data-ref="239OffsetReg" data-ref-filename="239OffsetReg">OffsetReg</dfn> = <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#227OffsetOpIdx" title='OffsetOpIdx' data-ref="227OffsetOpIdx" data-ref-filename="227OffsetOpIdx">OffsetOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1033">1033</th><td>      <b>if</b> (<a class="local col9 ref" href="#239OffsetReg" title='OffsetReg' data-ref="239OffsetReg" data-ref-filename="239OffsetReg">OffsetReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::INDIRECT_BASE_ADDR" title='llvm::R600::INDIRECT_BASE_ADDR' data-ref="llvm::R600::INDIRECT_BASE_ADDR" data-ref-filename="llvm..R600..INDIRECT_BASE_ADDR">INDIRECT_BASE_ADDR</a>) {</td></tr>
<tr><th id="1034">1034</th><td>        <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::R600InstrInfo::buildMovInstr' data-ref="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">buildMovInstr</a>(<a class="local col6 ref" href="#226MBB" title='MBB' data-ref="226MBB" data-ref-filename="226MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" title='llvm::R600InstrInfo::getIndirectAddrRegClass' data-ref="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" data-ref-filename="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv">getIndirectAddrRegClass</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col8 ref" href="#238Address" title='Address' data-ref="238Address" data-ref-filename="238Address">Address</a>),</td></tr>
<tr><th id="1035">1035</th><td>                      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#235ValOpIdx" title='ValOpIdx' data-ref="235ValOpIdx" data-ref-filename="235ValOpIdx">ValOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1036">1036</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1037">1037</th><td>        <a class="member fn" href="#_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectWrite</a>(<a class="local col6 ref" href="#226MBB" title='MBB' data-ref="226MBB" data-ref-filename="226MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#235ValOpIdx" title='ValOpIdx' data-ref="235ValOpIdx" data-ref-filename="235ValOpIdx">ValOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1038">1038</th><td>                           <a class="member fn" href="#_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" title='llvm::R600InstrInfo::calculateIndirectAddress' data-ref="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo24calculateIndirectAddressEjj">calculateIndirectAddress</a>(<a class="local col6 ref" href="#236RegIndex" title='RegIndex' data-ref="236RegIndex" data-ref-filename="236RegIndex">RegIndex</a>, <a class="local col7 ref" href="#237Channel" title='Channel' data-ref="237Channel" data-ref-filename="237Channel">Channel</a>),</td></tr>
<tr><th id="1039">1039</th><td>                           <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#239OffsetReg" title='OffsetReg' data-ref="239OffsetReg" data-ref-filename="239OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="1040">1040</th><td>      }</td></tr>
<tr><th id="1041">1041</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1042">1042</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1043">1043</th><td>    }</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>    <a class="local col6 ref" href="#226MBB" title='MBB' data-ref="226MBB" data-ref-filename="226MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>);</td></tr>
<tr><th id="1046">1046</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1047">1047</th><td>  }</td></tr>
<tr><th id="1048">1048</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::R600_EXTRACT_ELT_V2" title='llvm::R600::R600_EXTRACT_ELT_V2' data-ref="llvm::R600::R600_EXTRACT_ELT_V2" data-ref-filename="llvm..R600..R600_EXTRACT_ELT_V2">R600_EXTRACT_ELT_V2</a>:</td></tr>
<tr><th id="1049">1049</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::R600_EXTRACT_ELT_V4" title='llvm::R600::R600_EXTRACT_ELT_V4' data-ref="llvm::R600::R600_EXTRACT_ELT_V4" data-ref-filename="llvm..R600..R600_EXTRACT_ELT_V4">R600_EXTRACT_ELT_V4</a>:</td></tr>
<tr><th id="1050">1050</th><td>    <a class="member fn" href="#_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectRead</a>(<a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1051">1051</th><td>                      <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo13getHWRegIndexEj" title='llvm::R600RegisterInfo::getHWRegIndex' data-ref="_ZNK4llvm16R600RegisterInfo13getHWRegIndexEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo13getHWRegIndexEj">getHWRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <i>//  Address</i></td></tr>
<tr><th id="1052">1052</th><td>                      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1053">1053</th><td>                      <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" title='llvm::R600RegisterInfo::getHWRegChan' data-ref="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj">getHWRegChan</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="1054">1054</th><td>    <b>break</b>;</td></tr>
<tr><th id="1055">1055</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::R600_INSERT_ELT_V2" title='llvm::R600::R600_INSERT_ELT_V2' data-ref="llvm::R600::R600_INSERT_ELT_V2" data-ref-filename="llvm..R600..R600_INSERT_ELT_V2">R600_INSERT_ELT_V2</a>:</td></tr>
<tr><th id="1056">1056</th><td>  <b>case</b> <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::R600_INSERT_ELT_V4" title='llvm::R600::R600_INSERT_ELT_V4' data-ref="llvm::R600::R600_INSERT_ELT_V4" data-ref-filename="llvm..R600..R600_INSERT_ELT_V4">R600_INSERT_ELT_V4</a>:</td></tr>
<tr><th id="1057">1057</th><td>    <a class="member fn" href="#_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectWrite</a>(<a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <i>// Value</i></td></tr>
<tr><th id="1058">1058</th><td>                       <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo13getHWRegIndexEj" title='llvm::R600RegisterInfo::getHWRegIndex' data-ref="_ZNK4llvm16R600RegisterInfo13getHWRegIndexEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo13getHWRegIndexEj">getHWRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),   <i>// Address</i></td></tr>
<tr><th id="1059">1059</th><td>                       <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),                     <i>// Offset</i></td></tr>
<tr><th id="1060">1060</th><td>                       <a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::RI" title='llvm::R600InstrInfo::RI' data-ref="llvm::R600InstrInfo::RI" data-ref-filename="llvm..R600InstrInfo..RI">RI</a>.<a class="ref fn" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" title='llvm::R600RegisterInfo::getHWRegChan' data-ref="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo12getHWRegChanEj">getHWRegChan</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()));   <i>// Channel</i></td></tr>
<tr><th id="1061">1061</th><td>    <b>break</b>;</td></tr>
<tr><th id="1062">1062</th><td>  }</td></tr>
<tr><th id="1063">1063</th><td>  <a class="local col5 ref" href="#225MI" title='MI' data-ref="225MI" data-ref-filename="225MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1064">1064</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1065">1065</th><td>}</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE" title='llvm::R600InstrInfo::reserveIndirectRegisters' data-ref="_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE" data-ref-filename="_ZNK4llvm13R600InstrInfo24reserveIndirectRegistersERNS_9BitVectorERKNS_15MachineFunctionERKNS_16R600RegisterInfoE">reserveIndirectRegisters</dfn>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col0 decl" id="240Reserved" title='Reserved' data-type='llvm::BitVector &amp;' data-ref="240Reserved" data-ref-filename="240Reserved">Reserved</dfn>,</td></tr>
<tr><th id="1068">1068</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="241MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="241MF" data-ref-filename="241MF">MF</dfn>,</td></tr>
<tr><th id="1069">1069</th><td>                                             <em>const</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo" data-ref-filename="llvm..R600RegisterInfo">R600RegisterInfo</a> &amp;<dfn class="local col2 decl" id="242TRI" title='TRI' data-type='const llvm::R600RegisterInfo &amp;' data-ref="242TRI" data-ref-filename="242TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1070">1070</th><td>  <em>const</em> <a class="type" href="R600Subtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget" data-ref-filename="llvm..R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col3 decl" id="243ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="243ST" data-ref-filename="243ST">ST</dfn> = <a class="local col1 ref" href="#241MF" title='MF' data-ref="241MF" data-ref-filename="241MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="R600Subtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget" data-ref-filename="llvm..R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="1071">1071</th><td>  <em>const</em> <a class="type" href="R600FrameLowering.h.html#llvm::R600FrameLowering" title='llvm::R600FrameLowering' data-ref="llvm::R600FrameLowering" data-ref-filename="llvm..R600FrameLowering">R600FrameLowering</a> *<dfn class="local col4 decl" id="244TFL" title='TFL' data-type='const llvm::R600FrameLowering *' data-ref="244TFL" data-ref-filename="244TFL">TFL</dfn> = <a class="local col3 ref" href="#243ST" title='ST' data-ref="243ST" data-ref-filename="243ST">ST</a>.<a class="virtual ref fn" href="R600Subtarget.h.html#_ZNK4llvm13R600Subtarget16getFrameLoweringEv" title='llvm::R600Subtarget::getFrameLowering' data-ref="_ZNK4llvm13R600Subtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm13R600Subtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245StackWidth" title='StackWidth' data-type='unsigned int' data-ref="245StackWidth" data-ref-filename="245StackWidth">StackWidth</dfn> = <a class="local col4 ref" href="#244TFL" title='TFL' data-ref="244TFL" data-ref-filename="244TFL">TFL</a>-&gt;<a class="ref fn" href="AMDGPUFrameLowering.h.html#_ZNK4llvm19AMDGPUFrameLowering13getStackWidthERKNS_15MachineFunctionE" title='llvm::AMDGPUFrameLowering::getStackWidth' data-ref="_ZNK4llvm19AMDGPUFrameLowering13getStackWidthERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AMDGPUFrameLowering13getStackWidthERKNS_15MachineFunctionE">getStackWidth</a>(<a class="local col1 ref" href="#241MF" title='MF' data-ref="241MF" data-ref-filename="241MF">MF</a>);</td></tr>
<tr><th id="1074">1074</th><td>  <em>int</em> <dfn class="local col6 decl" id="246End" title='End' data-type='int' data-ref="246End" data-ref-filename="246End">End</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexEnd' data-ref="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE">getIndirectIndexEnd</a>(<a class="local col1 ref" href="#241MF" title='MF' data-ref="241MF" data-ref-filename="241MF">MF</a>);</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>  <b>if</b> (<a class="local col6 ref" href="#246End" title='End' data-ref="246End" data-ref-filename="246End">End</a> == -<var>1</var>)</td></tr>
<tr><th id="1077">1077</th><td>    <b>return</b>;</td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td>  <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="247Index" title='Index' data-type='int' data-ref="247Index" data-ref-filename="247Index">Index</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexBegin' data-ref="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE">getIndirectIndexBegin</a>(<a class="local col1 ref" href="#241MF" title='MF' data-ref="241MF" data-ref-filename="241MF">MF</a>); <a class="local col7 ref" href="#247Index" title='Index' data-ref="247Index" data-ref-filename="247Index">Index</a> &lt;= <a class="local col6 ref" href="#246End" title='End' data-ref="246End" data-ref-filename="246End">End</a>; ++<a class="local col7 ref" href="#247Index" title='Index' data-ref="247Index" data-ref-filename="247Index">Index</a>) {</td></tr>
<tr><th id="1080">1080</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="248Chan" title='Chan' data-type='unsigned int' data-ref="248Chan" data-ref-filename="248Chan">Chan</dfn> = <var>0</var>; <a class="local col8 ref" href="#248Chan" title='Chan' data-ref="248Chan" data-ref-filename="248Chan">Chan</a> &lt; <a class="local col5 ref" href="#245StackWidth" title='StackWidth' data-ref="245StackWidth" data-ref-filename="245StackWidth">StackWidth</a>; ++<a class="local col8 ref" href="#248Chan" title='Chan' data-ref="248Chan" data-ref-filename="248Chan">Chan</a>) {</td></tr>
<tr><th id="1081">1081</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="249Reg" title='Reg' data-type='unsigned int' data-ref="249Reg" data-ref-filename="249Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_TReg32RegClass" title='llvm::R600::R600_TReg32RegClass' data-ref="llvm::R600::R600_TReg32RegClass" data-ref-filename="llvm..R600..R600_TReg32RegClass">R600_TReg32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>((<var>4</var> * <a class="local col7 ref" href="#247Index" title='Index' data-ref="247Index" data-ref-filename="247Index">Index</a>) + <a class="local col8 ref" href="#248Chan" title='Chan' data-ref="248Chan" data-ref-filename="248Chan">Chan</a>);</td></tr>
<tr><th id="1082">1082</th><td>      <a class="local col2 ref" href="#242TRI" title='TRI' data-ref="242TRI" data-ref-filename="242TRI">TRI</a>.<a class="ref fn" href="R600RegisterInfo.h.html#_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" title='llvm::R600RegisterInfo::reserveRegisterTuples' data-ref="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj" data-ref-filename="_ZNK4llvm16R600RegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj">reserveRegisterTuples</a>(<span class='refarg'><a class="local col0 ref" href="#240Reserved" title='Reserved' data-ref="240Reserved" data-ref-filename="240Reserved">Reserved</a></span>, <a class="local col9 ref" href="#249Reg" title='Reg' data-ref="249Reg" data-ref-filename="249Reg">Reg</a>);</td></tr>
<tr><th id="1083">1083</th><td>    }</td></tr>
<tr><th id="1084">1084</th><td>  }</td></tr>
<tr><th id="1085">1085</th><td>}</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" title='llvm::R600InstrInfo::getIndirectAddrRegClass' data-ref="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" data-ref-filename="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv">getIndirectAddrRegClass</dfn>() <em>const</em> {</td></tr>
<tr><th id="1088">1088</th><td>  <b>return</b> &amp;<span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_TReg32_XRegClass" title='llvm::R600::R600_TReg32_XRegClass' data-ref="llvm::R600::R600_TReg32_XRegClass" data-ref-filename="llvm..R600..R600_TReg32_XRegClass">R600_TReg32_XRegClass</a>;</td></tr>
<tr><th id="1089">1089</th><td>}</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectWrite</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="250MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="250MBB" data-ref-filename="250MBB">MBB</dfn>,</td></tr>
<tr><th id="1092">1092</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="251I" title='I' data-type='MachineBasicBlock::iterator' data-ref="251I" data-ref-filename="251I">I</dfn>,</td></tr>
<tr><th id="1093">1093</th><td>                                       <em>unsigned</em> <dfn class="local col2 decl" id="252ValueReg" title='ValueReg' data-type='unsigned int' data-ref="252ValueReg" data-ref-filename="252ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="253Address" title='Address' data-type='unsigned int' data-ref="253Address" data-ref-filename="253Address">Address</dfn>,</td></tr>
<tr><th id="1094">1094</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="254OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="254OffsetReg" data-ref-filename="254OffsetReg">OffsetReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1095">1095</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectWrite</a>(<a class="local col0 ref" href="#250MBB" title='MBB' data-ref="250MBB" data-ref-filename="250MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#251I" title='I' data-ref="251I" data-ref-filename="251I">I</a>, <a class="local col2 ref" href="#252ValueReg" title='ValueReg' data-ref="252ValueReg" data-ref-filename="252ValueReg">ValueReg</a>, <a class="local col3 ref" href="#253Address" title='Address' data-ref="253Address" data-ref-filename="253Address">Address</a>, <a class="local col4 ref" href="#254OffsetReg" title='OffsetReg' data-ref="254OffsetReg" data-ref-filename="254OffsetReg">OffsetReg</a>, <var>0</var>);</td></tr>
<tr><th id="1096">1096</th><td>}</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectWrite' data-ref="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo18buildIndirectWriteEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectWrite</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="255MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="255MBB" data-ref-filename="255MBB">MBB</dfn>,</td></tr>
<tr><th id="1099">1099</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="256I" title='I' data-type='MachineBasicBlock::iterator' data-ref="256I" data-ref-filename="256I">I</dfn>,</td></tr>
<tr><th id="1100">1100</th><td>                                       <em>unsigned</em> <dfn class="local col7 decl" id="257ValueReg" title='ValueReg' data-type='unsigned int' data-ref="257ValueReg" data-ref-filename="257ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="258Address" title='Address' data-type='unsigned int' data-ref="258Address" data-ref-filename="258Address">Address</dfn>,</td></tr>
<tr><th id="1101">1101</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="259OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="259OffsetReg" data-ref-filename="259OffsetReg">OffsetReg</dfn>,</td></tr>
<tr><th id="1102">1102</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="260AddrChan" title='AddrChan' data-type='unsigned int' data-ref="260AddrChan" data-ref-filename="260AddrChan">AddrChan</dfn>) <em>const</em> {</td></tr>
<tr><th id="1103">1103</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="261AddrReg" title='AddrReg' data-type='unsigned int' data-ref="261AddrReg" data-ref-filename="261AddrReg">AddrReg</dfn>;</td></tr>
<tr><th id="1104">1104</th><td>  <b>switch</b> (<a class="local col0 ref" href="#260AddrChan" title='AddrChan' data-ref="260AddrChan" data-ref-filename="260AddrChan">AddrChan</a>) {</td></tr>
<tr><th id="1105">1105</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid Channel"</q>);</td></tr>
<tr><th id="1106">1106</th><td>    <b>case</b> <var>0</var>: <a class="local col1 ref" href="#261AddrReg" title='AddrReg' data-ref="261AddrReg" data-ref-filename="261AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_AddrRegClass" title='llvm::R600::R600_AddrRegClass' data-ref="llvm::R600::R600_AddrRegClass" data-ref-filename="llvm..R600..R600_AddrRegClass">R600_AddrRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col8 ref" href="#258Address" title='Address' data-ref="258Address" data-ref-filename="258Address">Address</a>); <b>break</b>;</td></tr>
<tr><th id="1107">1107</th><td>    <b>case</b> <var>1</var>: <a class="local col1 ref" href="#261AddrReg" title='AddrReg' data-ref="261AddrReg" data-ref-filename="261AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Addr_YRegClass" title='llvm::R600::R600_Addr_YRegClass' data-ref="llvm::R600::R600_Addr_YRegClass" data-ref-filename="llvm..R600..R600_Addr_YRegClass">R600_Addr_YRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col8 ref" href="#258Address" title='Address' data-ref="258Address" data-ref-filename="258Address">Address</a>); <b>break</b>;</td></tr>
<tr><th id="1108">1108</th><td>    <b>case</b> <var>2</var>: <a class="local col1 ref" href="#261AddrReg" title='AddrReg' data-ref="261AddrReg" data-ref-filename="261AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Addr_ZRegClass" title='llvm::R600::R600_Addr_ZRegClass' data-ref="llvm::R600::R600_Addr_ZRegClass" data-ref-filename="llvm..R600..R600_Addr_ZRegClass">R600_Addr_ZRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col8 ref" href="#258Address" title='Address' data-ref="258Address" data-ref-filename="258Address">Address</a>); <b>break</b>;</td></tr>
<tr><th id="1109">1109</th><td>    <b>case</b> <var>3</var>: <a class="local col1 ref" href="#261AddrReg" title='AddrReg' data-ref="261AddrReg" data-ref-filename="261AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Addr_WRegClass" title='llvm::R600::R600_Addr_WRegClass' data-ref="llvm::R600::R600_Addr_WRegClass" data-ref-filename="llvm..R600..R600_Addr_WRegClass">R600_Addr_WRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col8 ref" href="#258Address" title='Address' data-ref="258Address" data-ref-filename="258Address">Address</a>); <b>break</b>;</td></tr>
<tr><th id="1110">1110</th><td>  }</td></tr>
<tr><th id="1111">1111</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="262MOVA" title='MOVA' data-type='llvm::MachineInstr *' data-ref="262MOVA" data-ref-filename="262MOVA">MOVA</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(<span class='refarg'>*<a class="local col5 ref" href="#255MBB" title='MBB' data-ref="255MBB" data-ref-filename="255MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#256I" title='I' data-ref="256I" data-ref-filename="256I">I</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOVA_INT_eg" title='llvm::R600::MOVA_INT_eg' data-ref="llvm::R600::MOVA_INT_eg" data-ref-filename="llvm..R600..MOVA_INT_eg">MOVA_INT_eg</a>,</td></tr>
<tr><th id="1112">1112</th><td>                                               <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::AR_X" title='llvm::R600::AR_X' data-ref="llvm::R600::AR_X" data-ref-filename="llvm..R600..AR_X">AR_X</a>, <a class="local col9 ref" href="#259OffsetReg" title='OffsetReg' data-ref="259OffsetReg" data-ref-filename="259OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="1113">1113</th><td>  <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</a>(<span class='refarg'>*<a class="local col2 ref" href="#262MOVA" title='MOVA' data-ref="262MOVA" data-ref-filename="262MOVA">MOVA</a></span>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::write" title='llvm::R600::OpName::write' data-ref="llvm::R600::OpName::write" data-ref-filename="llvm..R600..OpName..write">write</a>, <var>0</var>);</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="263Mov" title='Mov' data-type='llvm::MachineInstrBuilder' data-ref="263Mov" data-ref-filename="263Mov">Mov</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(<span class='refarg'>*<a class="local col5 ref" href="#255MBB" title='MBB' data-ref="255MBB" data-ref-filename="255MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#256I" title='I' data-ref="256I" data-ref-filename="256I">I</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOV" title='llvm::R600::MOV' data-ref="llvm::R600::MOV" data-ref-filename="llvm..R600..MOV">MOV</a>,</td></tr>
<tr><th id="1116">1116</th><td>                                      <a class="local col1 ref" href="#261AddrReg" title='AddrReg' data-ref="261AddrReg" data-ref-filename="261AddrReg">AddrReg</a>, <a class="local col7 ref" href="#257ValueReg" title='ValueReg' data-ref="257ValueReg" data-ref-filename="257ValueReg">ValueReg</a>)</td></tr>
<tr><th id="1117">1117</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::AR_X" title='llvm::R600::AR_X' data-ref="llvm::R600::AR_X" data-ref-filename="llvm..R600..AR_X">AR_X</a>,</td></tr>
<tr><th id="1118">1118</th><td>                                           <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1119">1119</th><td>  <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#263Mov" title='Mov' data-ref="263Mov" data-ref-filename="263Mov">Mov</a></span>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::dst_rel" title='llvm::R600::OpName::dst_rel' data-ref="llvm::R600::OpName::dst_rel" data-ref-filename="llvm..R600..OpName..dst_rel">dst_rel</a>, <var>1</var>);</td></tr>
<tr><th id="1120">1120</th><td>  <b>return</b> <a class="local col3 ref" href="#263Mov" title='Mov' data-ref="263Mov" data-ref-filename="263Mov">Mov</a>;</td></tr>
<tr><th id="1121">1121</th><td>}</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjj">buildIndirectRead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="264MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="264MBB" data-ref-filename="264MBB">MBB</dfn>,</td></tr>
<tr><th id="1124">1124</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="265I" title='I' data-type='MachineBasicBlock::iterator' data-ref="265I" data-ref-filename="265I">I</dfn>,</td></tr>
<tr><th id="1125">1125</th><td>                                       <em>unsigned</em> <dfn class="local col6 decl" id="266ValueReg" title='ValueReg' data-type='unsigned int' data-ref="266ValueReg" data-ref-filename="266ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="267Address" title='Address' data-type='unsigned int' data-ref="267Address" data-ref-filename="267Address">Address</dfn>,</td></tr>
<tr><th id="1126">1126</th><td>                                       <em>unsigned</em> <dfn class="local col8 decl" id="268OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="268OffsetReg" data-ref-filename="268OffsetReg">OffsetReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1127">1127</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectRead</a>(<a class="local col4 ref" href="#264MBB" title='MBB' data-ref="264MBB" data-ref-filename="264MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#265I" title='I' data-ref="265I" data-ref-filename="265I">I</a>, <a class="local col6 ref" href="#266ValueReg" title='ValueReg' data-ref="266ValueReg" data-ref-filename="266ValueReg">ValueReg</a>, <a class="local col7 ref" href="#267Address" title='Address' data-ref="267Address" data-ref-filename="267Address">Address</a>, <a class="local col8 ref" href="#268OffsetReg" title='OffsetReg' data-ref="268OffsetReg" data-ref-filename="268OffsetReg">OffsetReg</a>, <var>0</var>);</td></tr>
<tr><th id="1128">1128</th><td>}</td></tr>
<tr><th id="1129">1129</th><td></td></tr>
<tr><th id="1130">1130</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildIndirectRead' data-ref="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo17buildIndirectReadEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildIndirectRead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="269MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="269MBB" data-ref-filename="269MBB">MBB</dfn>,</td></tr>
<tr><th id="1131">1131</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="270I" title='I' data-type='MachineBasicBlock::iterator' data-ref="270I" data-ref-filename="270I">I</dfn>,</td></tr>
<tr><th id="1132">1132</th><td>                                       <em>unsigned</em> <dfn class="local col1 decl" id="271ValueReg" title='ValueReg' data-type='unsigned int' data-ref="271ValueReg" data-ref-filename="271ValueReg">ValueReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="272Address" title='Address' data-type='unsigned int' data-ref="272Address" data-ref-filename="272Address">Address</dfn>,</td></tr>
<tr><th id="1133">1133</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="273OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="273OffsetReg" data-ref-filename="273OffsetReg">OffsetReg</dfn>,</td></tr>
<tr><th id="1134">1134</th><td>                                       <em>unsigned</em> <dfn class="local col4 decl" id="274AddrChan" title='AddrChan' data-type='unsigned int' data-ref="274AddrChan" data-ref-filename="274AddrChan">AddrChan</dfn>) <em>const</em> {</td></tr>
<tr><th id="1135">1135</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="275AddrReg" title='AddrReg' data-type='unsigned int' data-ref="275AddrReg" data-ref-filename="275AddrReg">AddrReg</dfn>;</td></tr>
<tr><th id="1136">1136</th><td>  <b>switch</b> (<a class="local col4 ref" href="#274AddrChan" title='AddrChan' data-ref="274AddrChan" data-ref-filename="274AddrChan">AddrChan</a>) {</td></tr>
<tr><th id="1137">1137</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid Channel"</q>);</td></tr>
<tr><th id="1138">1138</th><td>    <b>case</b> <var>0</var>: <a class="local col5 ref" href="#275AddrReg" title='AddrReg' data-ref="275AddrReg" data-ref-filename="275AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_AddrRegClass" title='llvm::R600::R600_AddrRegClass' data-ref="llvm::R600::R600_AddrRegClass" data-ref-filename="llvm..R600..R600_AddrRegClass">R600_AddrRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col2 ref" href="#272Address" title='Address' data-ref="272Address" data-ref-filename="272Address">Address</a>); <b>break</b>;</td></tr>
<tr><th id="1139">1139</th><td>    <b>case</b> <var>1</var>: <a class="local col5 ref" href="#275AddrReg" title='AddrReg' data-ref="275AddrReg" data-ref-filename="275AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Addr_YRegClass" title='llvm::R600::R600_Addr_YRegClass' data-ref="llvm::R600::R600_Addr_YRegClass" data-ref-filename="llvm..R600..R600_Addr_YRegClass">R600_Addr_YRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col2 ref" href="#272Address" title='Address' data-ref="272Address" data-ref-filename="272Address">Address</a>); <b>break</b>;</td></tr>
<tr><th id="1140">1140</th><td>    <b>case</b> <var>2</var>: <a class="local col5 ref" href="#275AddrReg" title='AddrReg' data-ref="275AddrReg" data-ref-filename="275AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Addr_ZRegClass" title='llvm::R600::R600_Addr_ZRegClass' data-ref="llvm::R600::R600_Addr_ZRegClass" data-ref-filename="llvm..R600..R600_Addr_ZRegClass">R600_Addr_ZRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col2 ref" href="#272Address" title='Address' data-ref="272Address" data-ref-filename="272Address">Address</a>); <b>break</b>;</td></tr>
<tr><th id="1141">1141</th><td>    <b>case</b> <var>3</var>: <a class="local col5 ref" href="#275AddrReg" title='AddrReg' data-ref="275AddrReg" data-ref-filename="275AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><span class="namespace">R600::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::R600_Addr_WRegClass" title='llvm::R600::R600_Addr_WRegClass' data-ref="llvm::R600::R600_Addr_WRegClass" data-ref-filename="llvm..R600..R600_Addr_WRegClass">R600_Addr_WRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col2 ref" href="#272Address" title='Address' data-ref="272Address" data-ref-filename="272Address">Address</a>); <b>break</b>;</td></tr>
<tr><th id="1142">1142</th><td>  }</td></tr>
<tr><th id="1143">1143</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="276MOVA" title='MOVA' data-type='llvm::MachineInstr *' data-ref="276MOVA" data-ref-filename="276MOVA">MOVA</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MBB" title='MBB' data-ref="269MBB" data-ref-filename="269MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270I" title='I' data-ref="270I" data-ref-filename="270I">I</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOVA_INT_eg" title='llvm::R600::MOVA_INT_eg' data-ref="llvm::R600::MOVA_INT_eg" data-ref-filename="llvm..R600..MOVA_INT_eg">MOVA_INT_eg</a>,</td></tr>
<tr><th id="1144">1144</th><td>                                                       <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::AR_X" title='llvm::R600::AR_X' data-ref="llvm::R600::AR_X" data-ref-filename="llvm..R600..AR_X">AR_X</a>,</td></tr>
<tr><th id="1145">1145</th><td>                                                       <a class="local col3 ref" href="#273OffsetReg" title='OffsetReg' data-ref="273OffsetReg" data-ref-filename="273OffsetReg">OffsetReg</a>);</td></tr>
<tr><th id="1146">1146</th><td>  <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</a>(<span class='refarg'>*<a class="local col6 ref" href="#276MOVA" title='MOVA' data-ref="276MOVA" data-ref-filename="276MOVA">MOVA</a></span>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::write" title='llvm::R600::OpName::write' data-ref="llvm::R600::OpName::write" data-ref-filename="llvm..R600..OpName..write">write</a>, <var>0</var>);</td></tr>
<tr><th id="1147">1147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="277Mov" title='Mov' data-type='llvm::MachineInstrBuilder' data-ref="277Mov" data-ref-filename="277Mov">Mov</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(<span class='refarg'>*<a class="local col9 ref" href="#269MBB" title='MBB' data-ref="269MBB" data-ref-filename="269MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270I" title='I' data-ref="270I" data-ref-filename="270I">I</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOV" title='llvm::R600::MOV' data-ref="llvm::R600::MOV" data-ref-filename="llvm..R600..MOV">MOV</a>,</td></tr>
<tr><th id="1148">1148</th><td>                                      <a class="local col1 ref" href="#271ValueReg" title='ValueReg' data-ref="271ValueReg" data-ref-filename="271ValueReg">ValueReg</a>,</td></tr>
<tr><th id="1149">1149</th><td>                                      <a class="local col5 ref" href="#275AddrReg" title='AddrReg' data-ref="275AddrReg" data-ref-filename="275AddrReg">AddrReg</a>)</td></tr>
<tr><th id="1150">1150</th><td>                                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::AR_X" title='llvm::R600::AR_X' data-ref="llvm::R600::AR_X" data-ref-filename="llvm..R600..AR_X">AR_X</a>,</td></tr>
<tr><th id="1151">1151</th><td>                                           <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1152">1152</th><td>  <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#277Mov" title='Mov' data-ref="277Mov" data-ref-filename="277Mov">Mov</a></span>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_rel" title='llvm::R600::OpName::src0_rel' data-ref="llvm::R600::OpName::src0_rel" data-ref-filename="llvm..R600..OpName..src0_rel">src0_rel</a>, <var>1</var>);</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <b>return</b> <a class="local col7 ref" href="#277Mov" title='Mov' data-ref="277Mov" data-ref-filename="277Mov">Mov</a>;</td></tr>
<tr><th id="1155">1155</th><td>}</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexBegin' data-ref="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE">getIndirectIndexBegin</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="278MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="278MF" data-ref-filename="278MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1158">1158</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="279MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="279MRI" data-ref-filename="279MRI">MRI</dfn> = <a class="local col8 ref" href="#278MF" title='MF' data-ref="278MF" data-ref-filename="278MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1159">1159</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="280MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="280MFI" data-ref-filename="280MFI">MFI</dfn> = <a class="local col8 ref" href="#278MF" title='MF' data-ref="278MF" data-ref-filename="278MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1160">1160</th><td>  <em>int</em> <dfn class="local col1 decl" id="281Offset" title='Offset' data-type='int' data-ref="281Offset" data-ref-filename="281Offset">Offset</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>  <b>if</b> (<a class="local col0 ref" href="#280MFI" title='MFI' data-ref="280MFI" data-ref-filename="280MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" title='llvm::MachineFrameInfo::getNumObjects' data-ref="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv">getNumObjects</a>() == <var>0</var>) {</td></tr>
<tr><th id="1163">1163</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1164">1164</th><td>  }</td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td>  <b>if</b> (<a class="local col9 ref" href="#279MRI" title='MRI' data-ref="279MRI" data-ref-filename="279MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12livein_emptyEv" title='llvm::MachineRegisterInfo::livein_empty' data-ref="_ZNK4llvm19MachineRegisterInfo12livein_emptyEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo12livein_emptyEv">livein_empty</a>()) {</td></tr>
<tr><th id="1167">1167</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1168">1168</th><td>  }</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="282IndirectRC" title='IndirectRC' data-type='const llvm::TargetRegisterClass *' data-ref="282IndirectRC" data-ref-filename="282IndirectRC">IndirectRC</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" title='llvm::R600InstrInfo::getIndirectAddrRegClass' data-ref="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv" data-ref-filename="_ZNK4llvm13R600InstrInfo23getIndirectAddrRegClassEv">getIndirectAddrRegClass</a>();</td></tr>
<tr><th id="1171">1171</th><td>  <b>for</b> (<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col3 decl" id="283LI" title='LI' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="283LI" data-ref-filename="283LI">LI</dfn> : <a class="local col9 ref" href="#279MRI" title='MRI' data-ref="279MRI" data-ref-filename="279MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7liveinsEv" title='llvm::MachineRegisterInfo::liveins' data-ref="_ZNK4llvm19MachineRegisterInfo7liveinsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="1172">1172</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="284Reg" title='Reg' data-type='llvm::Register' data-ref="284Reg" data-ref-filename="284Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#283LI" title='LI' data-ref="283LI" data-ref-filename="283LI">LI</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="1173">1173</th><td>    <b>if</b> (<a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() || !<a class="local col2 ref" href="#282IndirectRC" title='IndirectRC' data-ref="282IndirectRC" data-ref-filename="282IndirectRC">IndirectRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a>))</td></tr>
<tr><th id="1174">1174</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="285RegIndex" title='RegIndex' data-type='unsigned int' data-ref="285RegIndex" data-ref-filename="285RegIndex">RegIndex</dfn>;</td></tr>
<tr><th id="1177">1177</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="286RegEnd" title='RegEnd' data-type='unsigned int' data-ref="286RegEnd" data-ref-filename="286RegEnd">RegEnd</dfn>;</td></tr>
<tr><th id="1178">1178</th><td>    <b>for</b> (<a class="local col5 ref" href="#285RegIndex" title='RegIndex' data-ref="285RegIndex" data-ref-filename="285RegIndex">RegIndex</a> = <var>0</var>, <a class="local col6 ref" href="#286RegEnd" title='RegEnd' data-ref="286RegEnd" data-ref-filename="286RegEnd">RegEnd</a> = <a class="local col2 ref" href="#282IndirectRC" title='IndirectRC' data-ref="282IndirectRC" data-ref-filename="282IndirectRC">IndirectRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>(); <a class="local col5 ref" href="#285RegIndex" title='RegIndex' data-ref="285RegIndex" data-ref-filename="285RegIndex">RegIndex</a> != <a class="local col6 ref" href="#286RegEnd" title='RegEnd' data-ref="286RegEnd" data-ref-filename="286RegEnd">RegEnd</a>;</td></tr>
<tr><th id="1179">1179</th><td>                                                          ++<a class="local col5 ref" href="#285RegIndex" title='RegIndex' data-ref="285RegIndex" data-ref-filename="285RegIndex">RegIndex</a>) {</td></tr>
<tr><th id="1180">1180</th><td>      <b>if</b> (<a class="local col2 ref" href="#282IndirectRC" title='IndirectRC' data-ref="282IndirectRC" data-ref-filename="282IndirectRC">IndirectRC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass11getRegisterEj" title='llvm::TargetRegisterClass::getRegister' data-ref="_ZNK4llvm19TargetRegisterClass11getRegisterEj" data-ref-filename="_ZNK4llvm19TargetRegisterClass11getRegisterEj">getRegister</a>(<a class="local col5 ref" href="#285RegIndex" title='RegIndex' data-ref="285RegIndex" data-ref-filename="285RegIndex">RegIndex</a>) <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEj" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEj" data-ref-filename="_ZNK4llvm10MCRegistereqEj">==</a> (<em>unsigned</em>)<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a>)</td></tr>
<tr><th id="1181">1181</th><td>        <b>break</b>;</td></tr>
<tr><th id="1182">1182</th><td>    }</td></tr>
<tr><th id="1183">1183</th><td>    <a class="local col1 ref" href="#281Offset" title='Offset' data-ref="281Offset" data-ref-filename="281Offset">Offset</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col1 ref" href="#281Offset" title='Offset' data-ref="281Offset" data-ref-filename="281Offset">Offset</a>, (<em>int</em>)<a class="local col5 ref" href="#285RegIndex" title='RegIndex' data-ref="285RegIndex" data-ref-filename="285RegIndex">RegIndex</a>);</td></tr>
<tr><th id="1184">1184</th><td>  }</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>  <b>return</b> <a class="local col1 ref" href="#281Offset" title='Offset' data-ref="281Offset" data-ref-filename="281Offset">Offset</a> + <var>1</var>;</td></tr>
<tr><th id="1187">1187</th><td>}</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexEnd' data-ref="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm13R600InstrInfo19getIndirectIndexEndERKNS_15MachineFunctionE">getIndirectIndexEnd</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="287MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="287MF" data-ref-filename="287MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="1190">1190</th><td>  <em>int</em> <dfn class="local col8 decl" id="288Offset" title='Offset' data-type='int' data-ref="288Offset" data-ref-filename="288Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="1191">1191</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="289MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="289MFI" data-ref-filename="289MFI">MFI</dfn> = <a class="local col7 ref" href="#287MF" title='MF' data-ref="287MF" data-ref-filename="287MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <i>// Variable sized objects are not supported</i></td></tr>
<tr><th id="1194">1194</th><td>  <b>if</b> (<a class="local col9 ref" href="#289MFI" title='MFI' data-ref="289MFI" data-ref-filename="289MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" title='llvm::MachineFrameInfo::hasVarSizedObjects' data-ref="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo18hasVarSizedObjectsEv">hasVarSizedObjects</a>()) {</td></tr>
<tr><th id="1195">1195</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1196">1196</th><td>  }</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>  <b>if</b> (<a class="local col9 ref" href="#289MFI" title='MFI' data-ref="289MFI" data-ref-filename="289MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" title='llvm::MachineFrameInfo::getNumObjects' data-ref="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getNumObjectsEv">getNumObjects</a>() == <var>0</var>) {</td></tr>
<tr><th id="1199">1199</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="1200">1200</th><td>  }</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>  <em>const</em> <a class="type" href="R600Subtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget" data-ref-filename="llvm..R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col0 decl" id="290ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="290ST" data-ref-filename="290ST">ST</dfn> = <a class="local col7 ref" href="#287MF" title='MF' data-ref="287MF" data-ref-filename="287MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="R600Subtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget" data-ref-filename="llvm..R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="1203">1203</th><td>  <em>const</em> <a class="type" href="R600FrameLowering.h.html#llvm::R600FrameLowering" title='llvm::R600FrameLowering' data-ref="llvm::R600FrameLowering" data-ref-filename="llvm..R600FrameLowering">R600FrameLowering</a> *<dfn class="local col1 decl" id="291TFL" title='TFL' data-type='const llvm::R600FrameLowering *' data-ref="291TFL" data-ref-filename="291TFL">TFL</dfn> = <a class="local col0 ref" href="#290ST" title='ST' data-ref="290ST" data-ref-filename="290ST">ST</a>.<a class="virtual ref fn" href="R600Subtarget.h.html#_ZNK4llvm13R600Subtarget16getFrameLoweringEv" title='llvm::R600Subtarget::getFrameLowering' data-ref="_ZNK4llvm13R600Subtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm13R600Subtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="292IgnoredFrameReg" title='IgnoredFrameReg' data-type='llvm::Register' data-ref="292IgnoredFrameReg" data-ref-filename="292IgnoredFrameReg">IgnoredFrameReg</dfn>;</td></tr>
<tr><th id="1206">1206</th><td>  <a class="local col8 ref" href="#288Offset" title='Offset' data-ref="288Offset" data-ref-filename="288Offset">Offset</a> = <a class="local col1 ref" href="#291TFL" title='TFL' data-ref="291TFL" data-ref-filename="291TFL">TFL</a>-&gt;<a class="virtual ref fn" href="R600FrameLowering.h.html#_ZNK4llvm17R600FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" title='llvm::R600FrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm17R600FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE" data-ref-filename="_ZNK4llvm17R600FrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRNS_8RegisterE">getFrameIndexReference</a>(<a class="local col7 ref" href="#287MF" title='MF' data-ref="287MF" data-ref-filename="287MF">MF</a>, -<var>1</var>, <span class='refarg'><a class="local col2 ref" href="#292IgnoredFrameReg" title='IgnoredFrameReg' data-ref="292IgnoredFrameReg" data-ref-filename="292IgnoredFrameReg">IgnoredFrameReg</a></span>).<a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm11StackOffset8getFixedEv" title='llvm::StackOffset::getFixed' data-ref="_ZNK4llvm11StackOffset8getFixedEv" data-ref-filename="_ZNK4llvm11StackOffset8getFixedEv">getFixed</a>();</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" title='llvm::R600InstrInfo::getIndirectIndexBegin' data-ref="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE">getIndirectIndexBegin</a>(<a class="local col7 ref" href="#287MF" title='MF' data-ref="287MF" data-ref-filename="287MF">MF</a>) + <a class="local col8 ref" href="#288Offset" title='Offset' data-ref="288Offset" data-ref-filename="288Offset">Offset</a>;</td></tr>
<tr><th id="1209">1209</th><td>}</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo19getMaxAlusPerClauseEv" title='llvm::R600InstrInfo::getMaxAlusPerClause' data-ref="_ZNK4llvm13R600InstrInfo19getMaxAlusPerClauseEv" data-ref-filename="_ZNK4llvm13R600InstrInfo19getMaxAlusPerClauseEv">getMaxAlusPerClause</dfn>() <em>const</em> {</td></tr>
<tr><th id="1212">1212</th><td>  <b>return</b> <var>115</var>;</td></tr>
<tr><th id="1213">1213</th><td>}</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="293MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="293MBB" data-ref-filename="293MBB">MBB</dfn>,</td></tr>
<tr><th id="1216">1216</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="294I" title='I' data-type='MachineBasicBlock::iterator' data-ref="294I" data-ref-filename="294I">I</dfn>,</td></tr>
<tr><th id="1217">1217</th><td>                                                  <em>unsigned</em> <dfn class="local col5 decl" id="295Opcode" title='Opcode' data-type='unsigned int' data-ref="295Opcode" data-ref-filename="295Opcode">Opcode</dfn>,</td></tr>
<tr><th id="1218">1218</th><td>                                                  <em>unsigned</em> <dfn class="local col6 decl" id="296DstReg" title='DstReg' data-type='unsigned int' data-ref="296DstReg" data-ref-filename="296DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1219">1219</th><td>                                                  <em>unsigned</em> <dfn class="local col7 decl" id="297Src0Reg" title='Src0Reg' data-type='unsigned int' data-ref="297Src0Reg" data-ref-filename="297Src0Reg">Src0Reg</dfn>,</td></tr>
<tr><th id="1220">1220</th><td>                                                  <em>unsigned</em> <dfn class="local col8 decl" id="298Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="298Src1Reg" data-ref-filename="298Src1Reg">Src1Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1221">1221</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="299MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="299MIB" data-ref-filename="299MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#293MBB" title='MBB' data-ref="293MBB" data-ref-filename="293MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#294I" title='I' data-ref="294I" data-ref-filename="294I">I</a>, <a class="local col3 ref" href="#293MBB" title='MBB' data-ref="293MBB" data-ref-filename="293MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#294I" title='I' data-ref="294I" data-ref-filename="294I">I</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#295Opcode" title='Opcode' data-ref="295Opcode" data-ref-filename="295Opcode">Opcode</a>),</td></tr>
<tr><th id="1222">1222</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#296DstReg" title='DstReg' data-ref="296DstReg" data-ref-filename="296DstReg">DstReg</a>);           <i>// $dst</i></td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <b>if</b> (<a class="local col8 ref" href="#298Src1Reg" title='Src1Reg' data-ref="298Src1Reg" data-ref-filename="298Src1Reg">Src1Reg</a>) {</td></tr>
<tr><th id="1225">1225</th><td>    <a class="local col9 ref" href="#299MIB" title='MIB' data-ref="299MIB" data-ref-filename="299MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)     <i>// $update_exec_mask</i></td></tr>
<tr><th id="1226">1226</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);    <i>// $update_predicate</i></td></tr>
<tr><th id="1227">1227</th><td>  }</td></tr>
<tr><th id="1228">1228</th><td>  <a class="local col9 ref" href="#299MIB" title='MIB' data-ref="299MIB" data-ref-filename="299MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)        <i>// $write</i></td></tr>
<tr><th id="1229">1229</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $omod</i></td></tr>
<tr><th id="1230">1230</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $dst_rel</i></td></tr>
<tr><th id="1231">1231</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $dst_clamp</i></td></tr>
<tr><th id="1232">1232</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#297Src0Reg" title='Src0Reg' data-ref="297Src0Reg" data-ref-filename="297Src0Reg">Src0Reg</a>)  <i>// $src0</i></td></tr>
<tr><th id="1233">1233</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $src0_neg</i></td></tr>
<tr><th id="1234">1234</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $src0_rel</i></td></tr>
<tr><th id="1235">1235</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)        <i>// $src0_abs</i></td></tr>
<tr><th id="1236">1236</th><td>     .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);       <i>// $src0_sel</i></td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>  <b>if</b> (<a class="local col8 ref" href="#298Src1Reg" title='Src1Reg' data-ref="298Src1Reg" data-ref-filename="298Src1Reg">Src1Reg</a>) {</td></tr>
<tr><th id="1239">1239</th><td>    <a class="local col9 ref" href="#299MIB" title='MIB' data-ref="299MIB" data-ref-filename="299MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#298Src1Reg" title='Src1Reg' data-ref="298Src1Reg" data-ref-filename="298Src1Reg">Src1Reg</a>) <i>// $src1</i></td></tr>
<tr><th id="1240">1240</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)       <i>// $src1_neg</i></td></tr>
<tr><th id="1241">1241</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)       <i>// $src1_rel</i></td></tr>
<tr><th id="1242">1242</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)       <i>// $src1_abs</i></td></tr>
<tr><th id="1243">1243</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);      <i>// $src1_sel</i></td></tr>
<tr><th id="1244">1244</th><td>  }</td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td>  <i>//XXX: The r600g finalizer expects this to be 1, once we've moved the</i></td></tr>
<tr><th id="1247">1247</th><td><i>  //scheduling to the backend, we can change the default to 0.</i></td></tr>
<tr><th id="1248">1248</th><td>  <a class="local col9 ref" href="#299MIB" title='MIB' data-ref="299MIB" data-ref-filename="299MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)        <i>// $last</i></td></tr>
<tr><th id="1249">1249</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::PRED_SEL_OFF" title='llvm::R600::PRED_SEL_OFF' data-ref="llvm::R600::PRED_SEL_OFF" data-ref-filename="llvm..R600..PRED_SEL_OFF">PRED_SEL_OFF</a>) <i>// $pred_sel</i></td></tr>
<tr><th id="1250">1250</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)         <i>// $literal</i></td></tr>
<tr><th id="1251">1251</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);        <i>// $bank_swizzle</i></td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>  <b>return</b> <a class="local col9 ref" href="#299MIB" title='MIB' data-ref="299MIB" data-ref-filename="299MIB">MIB</a>;</td></tr>
<tr><th id="1254">1254</th><td>}</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><u>#define <dfn class="macro" id="_M/OPERAND_CASE" data-ref="_M/OPERAND_CASE">OPERAND_CASE</dfn>(Label) \</u></td></tr>
<tr><th id="1257">1257</th><td><u>  case Label: { \</u></td></tr>
<tr><th id="1258">1258</th><td><u>    static const unsigned <dfn class="local col2 decl" id="302Ops" title='Ops' data-type='const unsigned int [4]' data-ref="302Ops" data-ref-filename="302Ops"><dfn class="local col3 decl" id="303Ops" title='Ops' data-type='const unsigned int [4]' data-ref="303Ops" data-ref-filename="303Ops"><dfn class="local col4 decl" id="304Ops" title='Ops' data-type='const unsigned int [4]' data-ref="304Ops" data-ref-filename="304Ops"><dfn class="local col5 decl" id="305Ops" title='Ops' data-type='const unsigned int [4]' data-ref="305Ops" data-ref-filename="305Ops"><dfn class="local col6 decl" id="306Ops" title='Ops' data-type='const unsigned int [4]' data-ref="306Ops" data-ref-filename="306Ops"><dfn class="local col7 decl" id="307Ops" title='Ops' data-type='const unsigned int [4]' data-ref="307Ops" data-ref-filename="307Ops"><dfn class="local col8 decl" id="308Ops" title='Ops' data-type='const unsigned int [4]' data-ref="308Ops" data-ref-filename="308Ops"><dfn class="local col9 decl" id="309Ops" title='Ops' data-type='const unsigned int [4]' data-ref="309Ops" data-ref-filename="309Ops"><dfn class="local col0 decl" id="310Ops" title='Ops' data-type='const unsigned int [4]' data-ref="310Ops" data-ref-filename="310Ops"><dfn class="local col1 decl" id="311Ops" title='Ops' data-type='const unsigned int [4]' data-ref="311Ops" data-ref-filename="311Ops"><dfn class="local col2 decl" id="312Ops" title='Ops' data-type='const unsigned int [4]' data-ref="312Ops" data-ref-filename="312Ops"><dfn class="local col3 decl" id="313Ops" title='Ops' data-type='const unsigned int [4]' data-ref="313Ops" data-ref-filename="313Ops"><dfn class="local col4 decl" id="314Ops" title='Ops' data-type='const unsigned int [4]' data-ref="314Ops" data-ref-filename="314Ops"><dfn class="local col5 decl" id="315Ops" title='Ops' data-type='const unsigned int [4]' data-ref="315Ops" data-ref-filename="315Ops"><dfn class="local col6 decl" id="316Ops" title='Ops' data-type='const unsigned int [4]' data-ref="316Ops" data-ref-filename="316Ops"><dfn class="local col7 decl" id="317Ops" title='Ops' data-type='const unsigned int [4]' data-ref="317Ops" data-ref-filename="317Ops"><dfn class="local col8 decl" id="318Ops" title='Ops' data-type='const unsigned int [4]' data-ref="318Ops" data-ref-filename="318Ops">Ops</dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn></dfn>[] = \</u></td></tr>
<tr><th id="1259">1259</th><td><u>    { \</u></td></tr>
<tr><th id="1260">1260</th><td><u>      Label##_X, \</u></td></tr>
<tr><th id="1261">1261</th><td><u>      Label##_Y, \</u></td></tr>
<tr><th id="1262">1262</th><td><u>      Label##_Z, \</u></td></tr>
<tr><th id="1263">1263</th><td><u>      Label##_W \</u></td></tr>
<tr><th id="1264">1264</th><td><u>    }; \</u></td></tr>
<tr><th id="1265">1265</th><td><u>    return <a class="local col2 ref" href="#1270" title='Ops' data-ref="302Ops" data-ref-filename="302Ops"><a class="local col3 ref" href="#1271" title='Ops' data-ref="303Ops" data-ref-filename="303Ops"><a class="local col4 ref" href="#1272" title='Ops' data-ref="304Ops" data-ref-filename="304Ops"><a class="local col5 ref" href="#1273" title='Ops' data-ref="305Ops" data-ref-filename="305Ops"><a class="local col6 ref" href="#1274" title='Ops' data-ref="306Ops" data-ref-filename="306Ops"><a class="local col7 ref" href="#1275" title='Ops' data-ref="307Ops" data-ref-filename="307Ops"><a class="local col8 ref" href="#1276" title='Ops' data-ref="308Ops" data-ref-filename="308Ops"><a class="local col9 ref" href="#1277" title='Ops' data-ref="309Ops" data-ref-filename="309Ops"><a class="local col0 ref" href="#1278" title='Ops' data-ref="310Ops" data-ref-filename="310Ops"><a class="local col1 ref" href="#1279" title='Ops' data-ref="311Ops" data-ref-filename="311Ops"><a class="local col2 ref" href="#1280" title='Ops' data-ref="312Ops" data-ref-filename="312Ops"><a class="local col3 ref" href="#1281" title='Ops' data-ref="313Ops" data-ref-filename="313Ops"><a class="local col4 ref" href="#1282" title='Ops' data-ref="314Ops" data-ref-filename="314Ops"><a class="local col5 ref" href="#1283" title='Ops' data-ref="315Ops" data-ref-filename="315Ops"><a class="local col6 ref" href="#1284" title='Ops' data-ref="316Ops" data-ref-filename="316Ops"><a class="local col7 ref" href="#1285" title='Ops' data-ref="317Ops" data-ref-filename="317Ops"><a class="local col8 ref" href="#1286" title='Ops' data-ref="318Ops" data-ref-filename="318Ops">Ops</a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a></a>[<a class="local col1 ref" href="#301Slot" title='Slot' data-ref="301Slot" data-ref-filename="301Slot">Slot</a>]; \</u></td></tr>
<tr><th id="1266">1266</th><td><u>  }</u></td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL12getSlotedOpsjj" title='getSlotedOps' data-type='unsigned int getSlotedOps(unsigned int Op, unsigned int Slot)' data-ref="_ZL12getSlotedOpsjj" data-ref-filename="_ZL12getSlotedOpsjj">getSlotedOps</dfn>(<em>unsigned</em>  <dfn class="local col0 decl" id="300Op" title='Op' data-type='unsigned int' data-ref="300Op" data-ref-filename="300Op">Op</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="301Slot" title='Slot' data-type='unsigned int' data-ref="301Slot" data-ref-filename="301Slot">Slot</dfn>) {</td></tr>
<tr><th id="1269">1269</th><td>  <b>switch</b> (<a class="local col0 ref" href="#300Op" title='Op' data-ref="300Op" data-ref-filename="300Op">Op</a>) {</td></tr>
<tr><th id="1270">1270</th><td>  <a class="macro" href="#1256" title="case R600::OpName::update_exec_mask: { static const unsigned Ops[] = { R600::OpName::update_exec_mask_X, R600::OpName::update_exec_mask_Y, R600::OpName::update_exec_mask_Z, R600::OpName::update_exec_mask_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::update_exec_mask" title='llvm::R600::OpName::update_exec_mask' data-ref="llvm::R600::OpName::update_exec_mask" data-ref-filename="llvm..R600..OpName..update_exec_mask">update_exec_mask</a>)</td></tr>
<tr><th id="1271">1271</th><td>  <a class="macro" href="#1256" title="case R600::OpName::update_pred: { static const unsigned Ops[] = { R600::OpName::update_pred_X, R600::OpName::update_pred_Y, R600::OpName::update_pred_Z, R600::OpName::update_pred_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::update_pred" title='llvm::R600::OpName::update_pred' data-ref="llvm::R600::OpName::update_pred" data-ref-filename="llvm..R600..OpName..update_pred">update_pred</a>)</td></tr>
<tr><th id="1272">1272</th><td>  <a class="macro" href="#1256" title="case R600::OpName::write: { static const unsigned Ops[] = { R600::OpName::write_X, R600::OpName::write_Y, R600::OpName::write_Z, R600::OpName::write_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::write" title='llvm::R600::OpName::write' data-ref="llvm::R600::OpName::write" data-ref-filename="llvm..R600..OpName..write">write</a>)</td></tr>
<tr><th id="1273">1273</th><td>  <a class="macro" href="#1256" title="case R600::OpName::omod: { static const unsigned Ops[] = { R600::OpName::omod_X, R600::OpName::omod_Y, R600::OpName::omod_Z, R600::OpName::omod_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::omod" title='llvm::R600::OpName::omod' data-ref="llvm::R600::OpName::omod" data-ref-filename="llvm..R600..OpName..omod">omod</a>)</td></tr>
<tr><th id="1274">1274</th><td>  <a class="macro" href="#1256" title="case R600::OpName::dst_rel: { static const unsigned Ops[] = { R600::OpName::dst_rel_X, R600::OpName::dst_rel_Y, R600::OpName::dst_rel_Z, R600::OpName::dst_rel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::dst_rel" title='llvm::R600::OpName::dst_rel' data-ref="llvm::R600::OpName::dst_rel" data-ref-filename="llvm..R600..OpName..dst_rel">dst_rel</a>)</td></tr>
<tr><th id="1275">1275</th><td>  <a class="macro" href="#1256" title="case R600::OpName::clamp: { static const unsigned Ops[] = { R600::OpName::clamp_X, R600::OpName::clamp_Y, R600::OpName::clamp_Z, R600::OpName::clamp_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::clamp" title='llvm::R600::OpName::clamp' data-ref="llvm::R600::OpName::clamp" data-ref-filename="llvm..R600..OpName..clamp">clamp</a>)</td></tr>
<tr><th id="1276">1276</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src0: { static const unsigned Ops[] = { R600::OpName::src0_X, R600::OpName::src0_Y, R600::OpName::src0_Z, R600::OpName::src0_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0" title='llvm::R600::OpName::src0' data-ref="llvm::R600::OpName::src0" data-ref-filename="llvm..R600..OpName..src0">src0</a>)</td></tr>
<tr><th id="1277">1277</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src0_neg: { static const unsigned Ops[] = { R600::OpName::src0_neg_X, R600::OpName::src0_neg_Y, R600::OpName::src0_neg_Z, R600::OpName::src0_neg_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_neg" title='llvm::R600::OpName::src0_neg' data-ref="llvm::R600::OpName::src0_neg" data-ref-filename="llvm..R600..OpName..src0_neg">src0_neg</a>)</td></tr>
<tr><th id="1278">1278</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src0_rel: { static const unsigned Ops[] = { R600::OpName::src0_rel_X, R600::OpName::src0_rel_Y, R600::OpName::src0_rel_Z, R600::OpName::src0_rel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_rel" title='llvm::R600::OpName::src0_rel' data-ref="llvm::R600::OpName::src0_rel" data-ref-filename="llvm..R600..OpName..src0_rel">src0_rel</a>)</td></tr>
<tr><th id="1279">1279</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src0_abs: { static const unsigned Ops[] = { R600::OpName::src0_abs_X, R600::OpName::src0_abs_Y, R600::OpName::src0_abs_Z, R600::OpName::src0_abs_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_abs" title='llvm::R600::OpName::src0_abs' data-ref="llvm::R600::OpName::src0_abs" data-ref-filename="llvm..R600..OpName..src0_abs">src0_abs</a>)</td></tr>
<tr><th id="1280">1280</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src0_sel: { static const unsigned Ops[] = { R600::OpName::src0_sel_X, R600::OpName::src0_sel_Y, R600::OpName::src0_sel_Z, R600::OpName::src0_sel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel" title='llvm::R600::OpName::src0_sel' data-ref="llvm::R600::OpName::src0_sel" data-ref-filename="llvm..R600..OpName..src0_sel">src0_sel</a>)</td></tr>
<tr><th id="1281">1281</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src1: { static const unsigned Ops[] = { R600::OpName::src1_X, R600::OpName::src1_Y, R600::OpName::src1_Z, R600::OpName::src1_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1" title='llvm::R600::OpName::src1' data-ref="llvm::R600::OpName::src1" data-ref-filename="llvm..R600..OpName..src1">src1</a>)</td></tr>
<tr><th id="1282">1282</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src1_neg: { static const unsigned Ops[] = { R600::OpName::src1_neg_X, R600::OpName::src1_neg_Y, R600::OpName::src1_neg_Z, R600::OpName::src1_neg_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_neg" title='llvm::R600::OpName::src1_neg' data-ref="llvm::R600::OpName::src1_neg" data-ref-filename="llvm..R600..OpName..src1_neg">src1_neg</a>)</td></tr>
<tr><th id="1283">1283</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src1_rel: { static const unsigned Ops[] = { R600::OpName::src1_rel_X, R600::OpName::src1_rel_Y, R600::OpName::src1_rel_Z, R600::OpName::src1_rel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_rel" title='llvm::R600::OpName::src1_rel' data-ref="llvm::R600::OpName::src1_rel" data-ref-filename="llvm..R600..OpName..src1_rel">src1_rel</a>)</td></tr>
<tr><th id="1284">1284</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src1_abs: { static const unsigned Ops[] = { R600::OpName::src1_abs_X, R600::OpName::src1_abs_Y, R600::OpName::src1_abs_Z, R600::OpName::src1_abs_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_abs" title='llvm::R600::OpName::src1_abs' data-ref="llvm::R600::OpName::src1_abs" data-ref-filename="llvm..R600..OpName..src1_abs">src1_abs</a>)</td></tr>
<tr><th id="1285">1285</th><td>  <a class="macro" href="#1256" title="case R600::OpName::src1_sel: { static const unsigned Ops[] = { R600::OpName::src1_sel_X, R600::OpName::src1_sel_Y, R600::OpName::src1_sel_Z, R600::OpName::src1_sel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel" title='llvm::R600::OpName::src1_sel' data-ref="llvm::R600::OpName::src1_sel" data-ref-filename="llvm..R600..OpName..src1_sel">src1_sel</a>)</td></tr>
<tr><th id="1286">1286</th><td>  <a class="macro" href="#1256" title="case R600::OpName::pred_sel: { static const unsigned Ops[] = { R600::OpName::pred_sel_X, R600::OpName::pred_sel_Y, R600::OpName::pred_sel_Z, R600::OpName::pred_sel_W }; return Ops[Slot]; }" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a>(R600::OpName::<a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::pred_sel" title='llvm::R600::OpName::pred_sel' data-ref="llvm::R600::OpName::pred_sel" data-ref-filename="llvm..R600..OpName..pred_sel">pred_sel</a>)</td></tr>
<tr><th id="1287">1287</th><td>  <b>default</b>:</td></tr>
<tr><th id="1288">1288</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Wrong Operand"</q>);</td></tr>
<tr><th id="1289">1289</th><td>  }</td></tr>
<tr><th id="1290">1290</th><td>}</td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td><u>#undef <a class="macro" href="#1256" data-ref="_M/OPERAND_CASE">OPERAND_CASE</a></u></td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj" title='llvm::R600InstrInfo::buildSlotOfVectorInstruction' data-ref="_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo28buildSlotOfVectorInstructionERNS_17MachineBasicBlockEPNS_12MachineInstrEjj">buildSlotOfVectorInstruction</dfn>(</td></tr>
<tr><th id="1295">1295</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="319MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="319MBB" data-ref-filename="319MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="320MI" title='MI' data-type='llvm::MachineInstr *' data-ref="320MI" data-ref-filename="320MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="321Slot" title='Slot' data-type='unsigned int' data-ref="321Slot" data-ref-filename="321Slot">Slot</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="322DstReg" title='DstReg' data-type='unsigned int' data-ref="322DstReg" data-ref-filename="322DstReg">DstReg</dfn>)</td></tr>
<tr><th id="1296">1296</th><td>    <em>const</em> {</td></tr>
<tr><th id="1297">1297</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (MI-&gt;getOpcode() == R600::DOT_4 &amp;&amp; <q>"Not Implemented"</q>);</td></tr>
<tr><th id="1298">1298</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="323Opcode" title='Opcode' data-type='unsigned int' data-ref="323Opcode" data-ref-filename="323Opcode">Opcode</dfn>;</td></tr>
<tr><th id="1299">1299</th><td>  <b>if</b> (<a class="member field" href="R600InstrInfo.h.html#llvm::R600InstrInfo::ST" title='llvm::R600InstrInfo::ST' data-ref="llvm::R600InstrInfo::ST" data-ref-filename="llvm..R600InstrInfo..ST">ST</a>.<a class="ref fn" href="R600Subtarget.h.html#_ZNK4llvm13R600Subtarget13getGenerationEv" title='llvm::R600Subtarget::getGeneration' data-ref="_ZNK4llvm13R600Subtarget13getGenerationEv" data-ref-filename="_ZNK4llvm13R600Subtarget13getGenerationEv">getGeneration</a>() &lt;= <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a>::<a class="enum" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget::R700" title='llvm::AMDGPUSubtarget::R700' data-ref="llvm::AMDGPUSubtarget::R700" data-ref-filename="llvm..AMDGPUSubtarget..R700">R700</a>)</td></tr>
<tr><th id="1300">1300</th><td>    <a class="local col3 ref" href="#323Opcode" title='Opcode' data-ref="323Opcode" data-ref-filename="323Opcode">Opcode</a> = <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::DOT4_r600" title='llvm::R600::DOT4_r600' data-ref="llvm::R600::DOT4_r600" data-ref-filename="llvm..R600..DOT4_r600">DOT4_r600</a>;</td></tr>
<tr><th id="1301">1301</th><td>  <b>else</b></td></tr>
<tr><th id="1302">1302</th><td>    <a class="local col3 ref" href="#323Opcode" title='Opcode' data-ref="323Opcode" data-ref-filename="323Opcode">Opcode</a> = <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::DOT4_eg" title='llvm::R600::DOT4_eg' data-ref="llvm::R600::DOT4_eg" data-ref-filename="llvm..R600..DOT4_eg">DOT4_eg</a>;</td></tr>
<tr><th id="1303">1303</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="324I" title='I' data-type='MachineBasicBlock::iterator' data-ref="324I" data-ref-filename="324I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#320MI" title='MI' data-ref="320MI" data-ref-filename="320MI">MI</a>;</td></tr>
<tr><th id="1304">1304</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="325Src0" title='Src0' data-type='llvm::MachineOperand &amp;' data-ref="325Src0" data-ref-filename="325Src0">Src0</dfn> = <a class="local col0 ref" href="#320MI" title='MI' data-ref="320MI" data-ref-filename="320MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(</td></tr>
<tr><th id="1305">1305</th><td>      <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col0 ref" href="#320MI" title='MI' data-ref="320MI" data-ref-filename="320MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="tu ref fn" href="#_ZL12getSlotedOpsjj" title='getSlotedOps' data-use='c' data-ref="_ZL12getSlotedOpsjj" data-ref-filename="_ZL12getSlotedOpsjj">getSlotedOps</a>(<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0" title='llvm::R600::OpName::src0' data-ref="llvm::R600::OpName::src0" data-ref-filename="llvm..R600..OpName..src0">src0</a>, <a class="local col1 ref" href="#321Slot" title='Slot' data-ref="321Slot" data-ref-filename="321Slot">Slot</a>)));</td></tr>
<tr><th id="1306">1306</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="326Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="326Src1" data-ref-filename="326Src1">Src1</dfn> = <a class="local col0 ref" href="#320MI" title='MI' data-ref="320MI" data-ref-filename="320MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(</td></tr>
<tr><th id="1307">1307</th><td>      <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col0 ref" href="#320MI" title='MI' data-ref="320MI" data-ref-filename="320MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="tu ref fn" href="#_ZL12getSlotedOpsjj" title='getSlotedOps' data-use='c' data-ref="_ZL12getSlotedOpsjj" data-ref-filename="_ZL12getSlotedOpsjj">getSlotedOps</a>(<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1" title='llvm::R600::OpName::src1' data-ref="llvm::R600::OpName::src1" data-ref-filename="llvm..R600..OpName..src1">src1</a>, <a class="local col1 ref" href="#321Slot" title='Slot' data-ref="321Slot" data-ref-filename="321Slot">Slot</a>)));</td></tr>
<tr><th id="1308">1308</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="327MIB" title='MIB' data-type='llvm::MachineInstr *' data-ref="327MIB" data-ref-filename="327MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(</td></tr>
<tr><th id="1309">1309</th><td>      <span class='refarg'><a class="local col9 ref" href="#319MBB" title='MBB' data-ref="319MBB" data-ref-filename="319MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#324I" title='I' data-ref="324I" data-ref-filename="324I">I</a>, <a class="local col3 ref" href="#323Opcode" title='Opcode' data-ref="323Opcode" data-ref-filename="323Opcode">Opcode</a>, <a class="local col2 ref" href="#322DstReg" title='DstReg' data-ref="322DstReg" data-ref-filename="322DstReg">DstReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#325Src0" title='Src0' data-ref="325Src0" data-ref-filename="325Src0">Src0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#326Src1" title='Src1' data-ref="326Src1" data-ref-filename="326Src1">Src1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1310">1310</th><td>  <em>static</em> <em>const</em> <em>unsigned</em>  <dfn class="local col8 decl" id="328Operands" title='Operands' data-type='const unsigned int [14]' data-ref="328Operands" data-ref-filename="328Operands">Operands</dfn>[<var>14</var>] = {</td></tr>
<tr><th id="1311">1311</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::update_exec_mask" title='llvm::R600::OpName::update_exec_mask' data-ref="llvm::R600::OpName::update_exec_mask" data-ref-filename="llvm..R600..OpName..update_exec_mask">update_exec_mask</a>,</td></tr>
<tr><th id="1312">1312</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::update_pred" title='llvm::R600::OpName::update_pred' data-ref="llvm::R600::OpName::update_pred" data-ref-filename="llvm..R600..OpName..update_pred">update_pred</a>,</td></tr>
<tr><th id="1313">1313</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::write" title='llvm::R600::OpName::write' data-ref="llvm::R600::OpName::write" data-ref-filename="llvm..R600..OpName..write">write</a>,</td></tr>
<tr><th id="1314">1314</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::omod" title='llvm::R600::OpName::omod' data-ref="llvm::R600::OpName::omod" data-ref-filename="llvm..R600..OpName..omod">omod</a>,</td></tr>
<tr><th id="1315">1315</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::dst_rel" title='llvm::R600::OpName::dst_rel' data-ref="llvm::R600::OpName::dst_rel" data-ref-filename="llvm..R600..OpName..dst_rel">dst_rel</a>,</td></tr>
<tr><th id="1316">1316</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::clamp" title='llvm::R600::OpName::clamp' data-ref="llvm::R600::OpName::clamp" data-ref-filename="llvm..R600..OpName..clamp">clamp</a>,</td></tr>
<tr><th id="1317">1317</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_neg" title='llvm::R600::OpName::src0_neg' data-ref="llvm::R600::OpName::src0_neg" data-ref-filename="llvm..R600..OpName..src0_neg">src0_neg</a>,</td></tr>
<tr><th id="1318">1318</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_rel" title='llvm::R600::OpName::src0_rel' data-ref="llvm::R600::OpName::src0_rel" data-ref-filename="llvm..R600..OpName..src0_rel">src0_rel</a>,</td></tr>
<tr><th id="1319">1319</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_abs" title='llvm::R600::OpName::src0_abs' data-ref="llvm::R600::OpName::src0_abs" data-ref-filename="llvm..R600..OpName..src0_abs">src0_abs</a>,</td></tr>
<tr><th id="1320">1320</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_sel" title='llvm::R600::OpName::src0_sel' data-ref="llvm::R600::OpName::src0_sel" data-ref-filename="llvm..R600..OpName..src0_sel">src0_sel</a>,</td></tr>
<tr><th id="1321">1321</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_neg" title='llvm::R600::OpName::src1_neg' data-ref="llvm::R600::OpName::src1_neg" data-ref-filename="llvm..R600..OpName..src1_neg">src1_neg</a>,</td></tr>
<tr><th id="1322">1322</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_rel" title='llvm::R600::OpName::src1_rel' data-ref="llvm::R600::OpName::src1_rel" data-ref-filename="llvm..R600..OpName..src1_rel">src1_rel</a>,</td></tr>
<tr><th id="1323">1323</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_abs" title='llvm::R600::OpName::src1_abs' data-ref="llvm::R600::OpName::src1_abs" data-ref-filename="llvm..R600..OpName..src1_abs">src1_abs</a>,</td></tr>
<tr><th id="1324">1324</th><td>    <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_sel" title='llvm::R600::OpName::src1_sel' data-ref="llvm::R600::OpName::src1_sel" data-ref-filename="llvm..R600..OpName..src1_sel">src1_sel</a>,</td></tr>
<tr><th id="1325">1325</th><td>  };</td></tr>
<tr><th id="1326">1326</th><td></td></tr>
<tr><th id="1327">1327</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="329MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="329MO" data-ref-filename="329MO">MO</dfn> = <a class="local col0 ref" href="#320MI" title='MI' data-ref="320MI" data-ref-filename="320MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col0 ref" href="#320MI" title='MI' data-ref="320MI" data-ref-filename="320MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="1328">1328</th><td>      <a class="tu ref fn" href="#_ZL12getSlotedOpsjj" title='getSlotedOps' data-use='c' data-ref="_ZL12getSlotedOpsjj" data-ref-filename="_ZL12getSlotedOpsjj">getSlotedOps</a>(<span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::pred_sel" title='llvm::R600::OpName::pred_sel' data-ref="llvm::R600::OpName::pred_sel" data-ref-filename="llvm..R600..OpName..pred_sel">pred_sel</a>, <a class="local col1 ref" href="#321Slot" title='Slot' data-ref="321Slot" data-ref-filename="321Slot">Slot</a>)));</td></tr>
<tr><th id="1329">1329</th><td>  <a class="local col7 ref" href="#327MIB" title='MIB' data-ref="327MIB" data-ref-filename="327MIB">MIB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col3 ref" href="#323Opcode" title='Opcode' data-ref="323Opcode" data-ref-filename="323Opcode">Opcode</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::pred_sel" title='llvm::R600::OpName::pred_sel' data-ref="llvm::R600::OpName::pred_sel" data-ref-filename="llvm..R600..OpName..pred_sel">pred_sel</a>))</td></tr>
<tr><th id="1330">1330</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col9 ref" href="#329MO" title='MO' data-ref="329MO" data-ref-filename="329MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1331">1331</th><td></td></tr>
<tr><th id="1332">1332</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="330i" title='i' data-type='unsigned int' data-ref="330i" data-ref-filename="330i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#330i" title='i' data-ref="330i" data-ref-filename="330i">i</a> &lt; <var>14</var>; <a class="local col0 ref" href="#330i" title='i' data-ref="330i" data-ref-filename="330i">i</a>++) {</td></tr>
<tr><th id="1333">1333</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="331MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="331MO" data-ref-filename="331MO">MO</dfn> = <a class="local col0 ref" href="#320MI" title='MI' data-ref="320MI" data-ref-filename="320MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(</td></tr>
<tr><th id="1334">1334</th><td>        <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col0 ref" href="#320MI" title='MI' data-ref="320MI" data-ref-filename="320MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="tu ref fn" href="#_ZL12getSlotedOpsjj" title='getSlotedOps' data-use='c' data-ref="_ZL12getSlotedOpsjj" data-ref-filename="_ZL12getSlotedOpsjj">getSlotedOps</a>(<a class="local col8 ref" href="#328Operands" title='Operands' data-ref="328Operands" data-ref-filename="328Operands">Operands</a>[<a class="local col0 ref" href="#330i" title='i' data-ref="330i" data-ref-filename="330i">i</a>], <a class="local col1 ref" href="#321Slot" title='Slot' data-ref="321Slot" data-ref-filename="321Slot">Slot</a>)));</td></tr>
<tr><th id="1335">1335</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (MO.isImm());</td></tr>
<tr><th id="1336">1336</th><td>    <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</a>(<span class='refarg'>*<a class="local col7 ref" href="#327MIB" title='MIB' data-ref="327MIB" data-ref-filename="327MIB">MIB</a></span>, <a class="local col8 ref" href="#328Operands" title='Operands' data-ref="328Operands" data-ref-filename="328Operands">Operands</a>[<a class="local col0 ref" href="#330i" title='i' data-ref="330i" data-ref-filename="330i">i</a>], <a class="local col1 ref" href="#331MO" title='MO' data-ref="331MO" data-ref-filename="331MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1337">1337</th><td>  }</td></tr>
<tr><th id="1338">1338</th><td>  <a class="local col7 ref" href="#327MIB" title='MIB' data-ref="327MIB" data-ref-filename="327MIB">MIB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>20</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>0</var>);</td></tr>
<tr><th id="1339">1339</th><td>  <b>return</b> <a class="local col7 ref" href="#327MIB" title='MIB' data-ref="327MIB" data-ref-filename="327MIB">MIB</a>;</td></tr>
<tr><th id="1340">1340</th><td>}</td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo11buildMovImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" title='llvm::R600InstrInfo::buildMovImm' data-ref="_ZNK4llvm13R600InstrInfo11buildMovImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm" data-ref-filename="_ZNK4llvm13R600InstrInfo11buildMovImmERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjm">buildMovImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="332BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="332BB" data-ref-filename="332BB">BB</dfn>,</td></tr>
<tr><th id="1343">1343</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="333I" title='I' data-type='MachineBasicBlock::iterator' data-ref="333I" data-ref-filename="333I">I</dfn>,</td></tr>
<tr><th id="1344">1344</th><td>                                         <em>unsigned</em> <dfn class="local col4 decl" id="334DstReg" title='DstReg' data-type='unsigned int' data-ref="334DstReg" data-ref-filename="334DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1345">1345</th><td>                                         <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="335Imm" title='Imm' data-type='uint64_t' data-ref="335Imm" data-ref-filename="335Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="1346">1346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="336MovImm" title='MovImm' data-type='llvm::MachineInstr *' data-ref="336MovImm" data-ref-filename="336MovImm">MovImm</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(<span class='refarg'><a class="local col2 ref" href="#332BB" title='BB' data-ref="332BB" data-ref-filename="332BB">BB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#333I" title='I' data-ref="333I" data-ref-filename="333I">I</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOV" title='llvm::R600::MOV' data-ref="llvm::R600::MOV" data-ref-filename="llvm..R600..MOV">MOV</a>, <a class="local col4 ref" href="#334DstReg" title='DstReg' data-ref="334DstReg" data-ref-filename="334DstReg">DstReg</a>,</td></tr>
<tr><th id="1347">1347</th><td>                                                  <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenRegisterInfo.inc.html#llvm::R600::ALU_LITERAL_X" title='llvm::R600::ALU_LITERAL_X' data-ref="llvm::R600::ALU_LITERAL_X" data-ref-filename="llvm..R600..ALU_LITERAL_X">ALU_LITERAL_X</a>);</td></tr>
<tr><th id="1348">1348</th><td>  <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</a>(<span class='refarg'>*<a class="local col6 ref" href="#336MovImm" title='MovImm' data-ref="336MovImm" data-ref-filename="336MovImm">MovImm</a></span>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::literal" title='llvm::R600::OpName::literal' data-ref="llvm::R600::OpName::literal" data-ref-filename="llvm..R600..OpName..literal">literal</a>, <a class="local col5 ref" href="#335Imm" title='Imm' data-ref="335Imm" data-ref-filename="335Imm">Imm</a>);</td></tr>
<tr><th id="1349">1349</th><td>  <b>return</b> <a class="local col6 ref" href="#336MovImm" title='MovImm' data-ref="336MovImm" data-ref-filename="336MovImm">MovImm</a>;</td></tr>
<tr><th id="1350">1350</th><td>}</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" title='llvm::R600InstrInfo::buildMovInstr' data-ref="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13buildMovInstrEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjj">buildMovInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="337MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="337MBB" data-ref-filename="337MBB">MBB</dfn>,</td></tr>
<tr><th id="1353">1353</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="338I" title='I' data-type='MachineBasicBlock::iterator' data-ref="338I" data-ref-filename="338I">I</dfn>,</td></tr>
<tr><th id="1354">1354</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="339DstReg" title='DstReg' data-type='unsigned int' data-ref="339DstReg" data-ref-filename="339DstReg">DstReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="340SrcReg" title='SrcReg' data-type='unsigned int' data-ref="340SrcReg" data-ref-filename="340SrcReg">SrcReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1355">1355</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="member fn" href="#_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" title='llvm::R600InstrInfo::buildDefaultInstruction' data-ref="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj" data-ref-filename="_ZNK4llvm13R600InstrInfo23buildDefaultInstructionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjjj">buildDefaultInstruction</a>(<span class='refarg'>*<a class="local col7 ref" href="#337MBB" title='MBB' data-ref="337MBB" data-ref-filename="337MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#338I" title='I' data-ref="338I" data-ref-filename="338I">I</a>, <span class="namespace">R600::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::MOV" title='llvm::R600::MOV' data-ref="llvm::R600::MOV" data-ref-filename="llvm..R600..MOV">MOV</a>, <a class="local col9 ref" href="#339DstReg" title='DstReg' data-ref="339DstReg" data-ref-filename="339DstReg">DstReg</a>, <a class="local col0 ref" href="#340SrcReg" title='SrcReg' data-ref="340SrcReg" data-ref-filename="340SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1356">1356</th><td>}</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="341MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="341MI" data-ref-filename="341MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="342Op" title='Op' data-type='unsigned int' data-ref="342Op" data-ref-filename="342Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="1359">1359</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</a>(<a class="local col1 ref" href="#341MI" title='MI' data-ref="341MI" data-ref-filename="341MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col2 ref" href="#342Op" title='Op' data-ref="342Op" data-ref-filename="342Op">Op</a>);</td></tr>
<tr><th id="1360">1360</th><td>}</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><em>int</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxEjj">getOperandIdx</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="343Opcode" title='Opcode' data-type='unsigned int' data-ref="343Opcode" data-ref-filename="343Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="344Op" title='Op' data-type='unsigned int' data-ref="344Op" data-ref-filename="344Op">Op</dfn>) <em>const</em> {</td></tr>
<tr><th id="1363">1363</th><td>  <b>return</b> <span class="namespace">R600::</span><a class="ref fn" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#_ZN4llvm4R60018getNamedOperandIdxEtt" title='llvm::R600::getNamedOperandIdx' data-ref="_ZN4llvm4R60018getNamedOperandIdxEtt" data-ref-filename="_ZN4llvm4R60018getNamedOperandIdxEtt">getNamedOperandIdx</a>(<a class="local col3 ref" href="#343Opcode" title='Opcode' data-ref="343Opcode" data-ref-filename="343Opcode">Opcode</a>, <a class="local col4 ref" href="#344Op" title='Op' data-ref="344Op" data-ref-filename="344Op">Op</a>);</td></tr>
<tr><th id="1364">1364</th><td>}</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="345MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="345MI" data-ref-filename="345MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="346Op" title='Op' data-type='unsigned int' data-ref="346Op" data-ref-filename="346Op">Op</dfn>,</td></tr>
<tr><th id="1367">1367</th><td>                                  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="347Imm" title='Imm' data-type='int64_t' data-ref="347Imm" data-ref-filename="347Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="1368">1368</th><td>  <em>int</em> <dfn class="local col8 decl" id="348Idx" title='Idx' data-type='int' data-ref="348Idx" data-ref-filename="348Idx">Idx</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col5 ref" href="#345MI" title='MI' data-ref="345MI" data-ref-filename="345MI">MI</a>, <a class="local col6 ref" href="#346Op" title='Op' data-ref="346Op" data-ref-filename="346Op">Op</a>);</td></tr>
<tr><th id="1369">1369</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Idx != -<var>1</var> &amp;&amp; <q>"Operand not supported for this instruction."</q>);</td></tr>
<tr><th id="1370">1370</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(Idx).isImm());</td></tr>
<tr><th id="1371">1371</th><td>  <a class="local col5 ref" href="#345MI" title='MI' data-ref="345MI" data-ref-filename="345MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#348Idx" title='Idx' data-ref="348Idx" data-ref-filename="348Idx">Idx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#347Imm" title='Imm' data-ref="347Imm" data-ref-filename="347Imm">Imm</a>);</td></tr>
<tr><th id="1372">1372</th><td>}</td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1375">1375</th><td><i>// Instruction flag getters/setters</i></td></tr>
<tr><th id="1376">1376</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="349MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="349MI" data-ref-filename="349MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="350SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="350SrcIdx" data-ref-filename="350SrcIdx">SrcIdx</dfn>,</td></tr>
<tr><th id="1379">1379</th><td>                                         <em>unsigned</em> <dfn class="local col1 decl" id="351Flag" title='Flag' data-type='unsigned int' data-ref="351Flag" data-ref-filename="351Flag">Flag</dfn>) <em>const</em> {</td></tr>
<tr><th id="1380">1380</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="352TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="352TargetFlags" data-ref-filename="352TargetFlags">TargetFlags</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="1381">1381</th><td>  <em>int</em> <dfn class="local col3 decl" id="353FlagIndex" title='FlagIndex' data-type='int' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="1382">1382</th><td>  <b>if</b> (<a class="local col1 ref" href="#351Flag" title='Flag' data-ref="351Flag" data-ref-filename="351Flag">Flag</a> != <var>0</var>) {</td></tr>
<tr><th id="1383">1383</th><td>    <i>// If we pass something other than the default value of Flag to this</i></td></tr>
<tr><th id="1384">1384</th><td><i>    // function, it means we are want to set a flag on an instruction</i></td></tr>
<tr><th id="1385">1385</th><td><i>    // that uses native encoding.</i></td></tr>
<tr><th id="1386">1386</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(HAS_NATIVE_OPERANDS(TargetFlags));</td></tr>
<tr><th id="1387">1387</th><td>    <em>bool</em> <dfn class="local col4 decl" id="354IsOP3" title='IsOP3' data-type='bool' data-ref="354IsOP3" data-ref-filename="354IsOP3">IsOP3</dfn> = (<a class="local col2 ref" href="#352TargetFlags" title='TargetFlags' data-ref="352TargetFlags" data-ref-filename="352TargetFlags">TargetFlags</a> &amp; <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::OP3" title='R600_InstFlag::OP3' data-ref="R600_InstFlag::OP3" data-ref-filename="R600_InstFlag..OP3">OP3</a>) == <span class="namespace">R600_InstFlag::</span><a class="enum" href="R600Defines.h.html#R600_InstFlag::OP3" title='R600_InstFlag::OP3' data-ref="R600_InstFlag::OP3" data-ref-filename="R600_InstFlag..OP3">OP3</a>;</td></tr>
<tr><th id="1388">1388</th><td>    <b>switch</b> (<a class="local col1 ref" href="#351Flag" title='Flag' data-ref="351Flag" data-ref-filename="351Flag">Flag</a>) {</td></tr>
<tr><th id="1389">1389</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#14" title="(1 &lt;&lt; 0)" data-ref="_M/MO_FLAG_CLAMP">MO_FLAG_CLAMP</a>:</td></tr>
<tr><th id="1390">1390</th><td>      <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::clamp" title='llvm::R600::OpName::clamp' data-ref="llvm::R600::OpName::clamp" data-ref-filename="llvm..R600..OpName..clamp">clamp</a>);</td></tr>
<tr><th id="1391">1391</th><td>      <b>break</b>;</td></tr>
<tr><th id="1392">1392</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#17" title="(1 &lt;&lt; 3)" data-ref="_M/MO_FLAG_MASK">MO_FLAG_MASK</a>:</td></tr>
<tr><th id="1393">1393</th><td>      <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::write" title='llvm::R600::OpName::write' data-ref="llvm::R600::OpName::write" data-ref-filename="llvm..R600..OpName..write">write</a>);</td></tr>
<tr><th id="1394">1394</th><td>      <b>break</b>;</td></tr>
<tr><th id="1395">1395</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#19" title="(1 &lt;&lt; 5)" data-ref="_M/MO_FLAG_NOT_LAST">MO_FLAG_NOT_LAST</a>:</td></tr>
<tr><th id="1396">1396</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#20" title="(1 &lt;&lt; 6)" data-ref="_M/MO_FLAG_LAST">MO_FLAG_LAST</a>:</td></tr>
<tr><th id="1397">1397</th><td>      <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::last" title='llvm::R600::OpName::last' data-ref="llvm::R600::OpName::last" data-ref-filename="llvm..R600..OpName..last">last</a>);</td></tr>
<tr><th id="1398">1398</th><td>      <b>break</b>;</td></tr>
<tr><th id="1399">1399</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#15" title="(1 &lt;&lt; 1)" data-ref="_M/MO_FLAG_NEG">MO_FLAG_NEG</a>:</td></tr>
<tr><th id="1400">1400</th><td>      <b>switch</b> (<a class="local col0 ref" href="#350SrcIdx" title='SrcIdx' data-ref="350SrcIdx" data-ref-filename="350SrcIdx">SrcIdx</a>) {</td></tr>
<tr><th id="1401">1401</th><td>      <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1402">1402</th><td>        <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_neg" title='llvm::R600::OpName::src0_neg' data-ref="llvm::R600::OpName::src0_neg" data-ref-filename="llvm..R600..OpName..src0_neg">src0_neg</a>);</td></tr>
<tr><th id="1403">1403</th><td>        <b>break</b>;</td></tr>
<tr><th id="1404">1404</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1405">1405</th><td>        <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_neg" title='llvm::R600::OpName::src1_neg' data-ref="llvm::R600::OpName::src1_neg" data-ref-filename="llvm..R600..OpName..src1_neg">src1_neg</a>);</td></tr>
<tr><th id="1406">1406</th><td>        <b>break</b>;</td></tr>
<tr><th id="1407">1407</th><td>      <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1408">1408</th><td>        <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src2_neg" title='llvm::R600::OpName::src2_neg' data-ref="llvm::R600::OpName::src2_neg" data-ref-filename="llvm..R600..OpName..src2_neg">src2_neg</a>);</td></tr>
<tr><th id="1409">1409</th><td>        <b>break</b>;</td></tr>
<tr><th id="1410">1410</th><td>      }</td></tr>
<tr><th id="1411">1411</th><td>      <b>break</b>;</td></tr>
<tr><th id="1412">1412</th><td></td></tr>
<tr><th id="1413">1413</th><td>    <b>case</b> <a class="macro" href="R600Defines.h.html#16" title="(1 &lt;&lt; 2)" data-ref="_M/MO_FLAG_ABS">MO_FLAG_ABS</a>:</td></tr>
<tr><th id="1414">1414</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!IsOP3 &amp;&amp; <q>"Cannot set absolute value modifier for OP3 "</q></td></tr>
<tr><th id="1415">1415</th><td>                       <q>"instructions."</q>);</td></tr>
<tr><th id="1416">1416</th><td>      (<em>void</em>)<a class="local col4 ref" href="#354IsOP3" title='IsOP3' data-ref="354IsOP3" data-ref-filename="354IsOP3">IsOP3</a>;</td></tr>
<tr><th id="1417">1417</th><td>      <b>switch</b> (<a class="local col0 ref" href="#350SrcIdx" title='SrcIdx' data-ref="350SrcIdx" data-ref-filename="350SrcIdx">SrcIdx</a>) {</td></tr>
<tr><th id="1418">1418</th><td>      <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1419">1419</th><td>        <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src0_abs" title='llvm::R600::OpName::src0_abs' data-ref="llvm::R600::OpName::src0_abs" data-ref-filename="llvm..R600..OpName..src0_abs">src0_abs</a>);</td></tr>
<tr><th id="1420">1420</th><td>        <b>break</b>;</td></tr>
<tr><th id="1421">1421</th><td>      <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1422">1422</th><td>        <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>, <span class="namespace">R600::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/R600GenInstrInfo.inc.html#llvm::R600::OpName::src1_abs" title='llvm::R600::OpName::src1_abs' data-ref="llvm::R600::OpName::src1_abs" data-ref-filename="llvm..R600..OpName..src1_abs">src1_abs</a>);</td></tr>
<tr><th id="1423">1423</th><td>        <b>break</b>;</td></tr>
<tr><th id="1424">1424</th><td>      }</td></tr>
<tr><th id="1425">1425</th><td>      <b>break</b>;</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td>    <b>default</b>:</td></tr>
<tr><th id="1428">1428</th><td>      <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = -<var>1</var>;</td></tr>
<tr><th id="1429">1429</th><td>      <b>break</b>;</td></tr>
<tr><th id="1430">1430</th><td>    }</td></tr>
<tr><th id="1431">1431</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FlagIndex != -<var>1</var> &amp;&amp; <q>"Flag not supported for this instruction"</q>);</td></tr>
<tr><th id="1432">1432</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1433">1433</th><td>      <a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a> = <a class="macro" href="R600Defines.h.html#25" title="(((TargetFlags) &gt;&gt; 7) &amp; 0x3)" data-ref="_M/GET_FLAG_OPERAND_IDX">GET_FLAG_OPERAND_IDX</a>(<a class="local col2 ref" href="#352TargetFlags" title='TargetFlags' data-ref="352TargetFlags" data-ref-filename="352TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="1434">1434</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FlagIndex != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1435">1435</th><td>         <q>"Instruction flags not supported for this instruction"</q>);</td></tr>
<tr><th id="1436">1436</th><td>  }</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="355FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="355FlagOp" data-ref-filename="355FlagOp">FlagOp</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#353FlagIndex" title='FlagIndex' data-ref="353FlagIndex" data-ref-filename="353FlagIndex">FlagIndex</a>);</td></tr>
<tr><th id="1439">1439</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FlagOp.isImm());</td></tr>
<tr><th id="1440">1440</th><td>  <b>return</b> <a class="local col5 ref" href="#355FlagOp" title='FlagOp' data-ref="355FlagOp" data-ref-filename="355FlagOp">FlagOp</a>;</td></tr>
<tr><th id="1441">1441</th><td>}</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::addFlag' data-ref="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj">addFlag</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="356MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="356MI" data-ref-filename="356MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="357Operand" title='Operand' data-type='unsigned int' data-ref="357Operand" data-ref-filename="357Operand">Operand</dfn>,</td></tr>
<tr><th id="1444">1444</th><td>                            <em>unsigned</em> <dfn class="local col8 decl" id="358Flag" title='Flag' data-type='unsigned int' data-ref="358Flag" data-ref-filename="358Flag">Flag</dfn>) <em>const</em> {</td></tr>
<tr><th id="1445">1445</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="359TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="359TargetFlags" data-ref-filename="359TargetFlags">TargetFlags</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#356MI" title='MI' data-ref="356MI" data-ref-filename="356MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="1446">1446</th><td>  <b>if</b> (<a class="local col8 ref" href="#358Flag" title='Flag' data-ref="358Flag" data-ref-filename="358Flag">Flag</a> == <var>0</var>) {</td></tr>
<tr><th id="1447">1447</th><td>    <b>return</b>;</td></tr>
<tr><th id="1448">1448</th><td>  }</td></tr>
<tr><th id="1449">1449</th><td>  <b>if</b> (<a class="macro" href="R600Defines.h.html#50" title="((TargetFlags) &amp; R600_InstFlag::NATIVE_OPERANDS)" data-ref="_M/HAS_NATIVE_OPERANDS">HAS_NATIVE_OPERANDS</a>(<a class="local col9 ref" href="#359TargetFlags" title='TargetFlags' data-ref="359TargetFlags" data-ref-filename="359TargetFlags">TargetFlags</a>)) {</td></tr>
<tr><th id="1450">1450</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="360FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="360FlagOp" data-ref-filename="360FlagOp">FlagOp</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</a>(<span class='refarg'><a class="local col6 ref" href="#356MI" title='MI' data-ref="356MI" data-ref-filename="356MI">MI</a></span>, <a class="local col7 ref" href="#357Operand" title='Operand' data-ref="357Operand" data-ref-filename="357Operand">Operand</a>, <a class="local col8 ref" href="#358Flag" title='Flag' data-ref="358Flag" data-ref-filename="358Flag">Flag</a>);</td></tr>
<tr><th id="1451">1451</th><td>    <b>if</b> (<a class="local col8 ref" href="#358Flag" title='Flag' data-ref="358Flag" data-ref-filename="358Flag">Flag</a> == <a class="macro" href="R600Defines.h.html#19" title="(1 &lt;&lt; 5)" data-ref="_M/MO_FLAG_NOT_LAST">MO_FLAG_NOT_LAST</a>) {</td></tr>
<tr><th id="1452">1452</th><td>      <a class="member fn" href="#_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::clearFlag' data-ref="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj">clearFlag</a>(<span class='refarg'><a class="local col6 ref" href="#356MI" title='MI' data-ref="356MI" data-ref-filename="356MI">MI</a></span>, <a class="local col7 ref" href="#357Operand" title='Operand' data-ref="357Operand" data-ref-filename="357Operand">Operand</a>, <a class="macro" href="R600Defines.h.html#20" title="(1 &lt;&lt; 6)" data-ref="_M/MO_FLAG_LAST">MO_FLAG_LAST</a>);</td></tr>
<tr><th id="1453">1453</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#358Flag" title='Flag' data-ref="358Flag" data-ref-filename="358Flag">Flag</a> == <a class="macro" href="R600Defines.h.html#17" title="(1 &lt;&lt; 3)" data-ref="_M/MO_FLAG_MASK">MO_FLAG_MASK</a>) {</td></tr>
<tr><th id="1454">1454</th><td>      <a class="member fn" href="#_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::clearFlag' data-ref="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj">clearFlag</a>(<span class='refarg'><a class="local col6 ref" href="#356MI" title='MI' data-ref="356MI" data-ref-filename="356MI">MI</a></span>, <a class="local col7 ref" href="#357Operand" title='Operand' data-ref="357Operand" data-ref-filename="357Operand">Operand</a>, <a class="local col8 ref" href="#358Flag" title='Flag' data-ref="358Flag" data-ref-filename="358Flag">Flag</a>);</td></tr>
<tr><th id="1455">1455</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1456">1456</th><td>      <a class="local col0 ref" href="#360FlagOp" title='FlagOp' data-ref="360FlagOp" data-ref-filename="360FlagOp">FlagOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>1</var>);</td></tr>
<tr><th id="1457">1457</th><td>    }</td></tr>
<tr><th id="1458">1458</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1459">1459</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="361FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="361FlagOp" data-ref-filename="361FlagOp">FlagOp</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</a>(<span class='refarg'><a class="local col6 ref" href="#356MI" title='MI' data-ref="356MI" data-ref-filename="356MI">MI</a></span>, <a class="local col7 ref" href="#357Operand" title='Operand' data-ref="357Operand" data-ref-filename="357Operand">Operand</a>);</td></tr>
<tr><th id="1460">1460</th><td>      <a class="local col1 ref" href="#361FlagOp" title='FlagOp' data-ref="361FlagOp" data-ref-filename="361FlagOp">FlagOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#361FlagOp" title='FlagOp' data-ref="361FlagOp" data-ref-filename="361FlagOp">FlagOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() | (<a class="local col8 ref" href="#358Flag" title='Flag' data-ref="358Flag" data-ref-filename="358Flag">Flag</a> &lt;&lt; (<a class="macro" href="R600Defines.h.html#21" title="7" data-ref="_M/NUM_MO_FLAGS">NUM_MO_FLAGS</a> * <a class="local col7 ref" href="#357Operand" title='Operand' data-ref="357Operand" data-ref-filename="357Operand">Operand</a>)));</td></tr>
<tr><th id="1461">1461</th><td>  }</td></tr>
<tr><th id="1462">1462</th><td>}</td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td><em>void</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::clearFlag' data-ref="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9clearFlagERNS_12MachineInstrEjj">clearFlag</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="362MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="362MI" data-ref-filename="362MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="363Operand" title='Operand' data-type='unsigned int' data-ref="363Operand" data-ref-filename="363Operand">Operand</dfn>,</td></tr>
<tr><th id="1465">1465</th><td>                              <em>unsigned</em> <dfn class="local col4 decl" id="364Flag" title='Flag' data-type='unsigned int' data-ref="364Flag" data-ref-filename="364Flag">Flag</dfn>) <em>const</em> {</td></tr>
<tr><th id="1466">1466</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="365TargetFlags" title='TargetFlags' data-type='unsigned int' data-ref="365TargetFlags" data-ref-filename="365TargetFlags">TargetFlags</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#362MI" title='MI' data-ref="362MI" data-ref-filename="362MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()).<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="1467">1467</th><td>  <b>if</b> (<a class="macro" href="R600Defines.h.html#50" title="((TargetFlags) &amp; R600_InstFlag::NATIVE_OPERANDS)" data-ref="_M/HAS_NATIVE_OPERANDS">HAS_NATIVE_OPERANDS</a>(<a class="local col5 ref" href="#365TargetFlags" title='TargetFlags' data-ref="365TargetFlags" data-ref-filename="365TargetFlags">TargetFlags</a>)) {</td></tr>
<tr><th id="1468">1468</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="366FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="366FlagOp" data-ref-filename="366FlagOp">FlagOp</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</a>(<span class='refarg'><a class="local col2 ref" href="#362MI" title='MI' data-ref="362MI" data-ref-filename="362MI">MI</a></span>, <a class="local col3 ref" href="#363Operand" title='Operand' data-ref="363Operand" data-ref-filename="363Operand">Operand</a>, <a class="local col4 ref" href="#364Flag" title='Flag' data-ref="364Flag" data-ref-filename="364Flag">Flag</a>);</td></tr>
<tr><th id="1469">1469</th><td>    <a class="local col6 ref" href="#366FlagOp" title='FlagOp' data-ref="366FlagOp" data-ref-filename="366FlagOp">FlagOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>0</var>);</td></tr>
<tr><th id="1470">1470</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1471">1471</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="367FlagOp" title='FlagOp' data-type='llvm::MachineOperand &amp;' data-ref="367FlagOp" data-ref-filename="367FlagOp">FlagOp</dfn> = <a class="member fn" href="#_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::getFlagOp' data-ref="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj" data-ref-filename="_ZNK4llvm13R600InstrInfo9getFlagOpERNS_12MachineInstrEjj">getFlagOp</a>(<span class='refarg'><a class="local col2 ref" href="#362MI" title='MI' data-ref="362MI" data-ref-filename="362MI">MI</a></span>);</td></tr>
<tr><th id="1472">1472</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="368InstFlags" title='InstFlags' data-type='unsigned int' data-ref="368InstFlags" data-ref-filename="368InstFlags">InstFlags</dfn> = <a class="local col7 ref" href="#367FlagOp" title='FlagOp' data-ref="367FlagOp" data-ref-filename="367FlagOp">FlagOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1473">1473</th><td>    <a class="local col8 ref" href="#368InstFlags" title='InstFlags' data-ref="368InstFlags" data-ref-filename="368InstFlags">InstFlags</a> &amp;= ~(<a class="local col4 ref" href="#364Flag" title='Flag' data-ref="364Flag" data-ref-filename="364Flag">Flag</a> &lt;&lt; (<a class="macro" href="R600Defines.h.html#21" title="7" data-ref="_M/NUM_MO_FLAGS">NUM_MO_FLAGS</a> * <a class="local col3 ref" href="#363Operand" title='Operand' data-ref="363Operand" data-ref-filename="363Operand">Operand</a>));</td></tr>
<tr><th id="1474">1474</th><td>    <a class="local col7 ref" href="#367FlagOp" title='FlagOp' data-ref="367FlagOp" data-ref-filename="367FlagOp">FlagOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#368InstFlags" title='InstFlags' data-ref="368InstFlags" data-ref-filename="368InstFlags">InstFlags</a>);</td></tr>
<tr><th id="1475">1475</th><td>  }</td></tr>
<tr><th id="1476">1476</th><td>}</td></tr>
<tr><th id="1477">1477</th><td></td></tr>
<tr><th id="1478">1478</th><td><em>unsigned</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo" data-ref-filename="llvm..R600InstrInfo">R600InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm13R600InstrInfo34getAddressSpaceForPseudoSourceKindEj" title='llvm::R600InstrInfo::getAddressSpaceForPseudoSourceKind' data-ref="_ZNK4llvm13R600InstrInfo34getAddressSpaceForPseudoSourceKindEj" data-ref-filename="_ZNK4llvm13R600InstrInfo34getAddressSpaceForPseudoSourceKindEj">getAddressSpaceForPseudoSourceKind</dfn>(</td></tr>
<tr><th id="1479">1479</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="369Kind" title='Kind' data-type='unsigned int' data-ref="369Kind" data-ref-filename="369Kind">Kind</dfn>) <em>const</em> {</td></tr>
<tr><th id="1480">1480</th><td>  <b>switch</b> (<a class="local col9 ref" href="#369Kind" title='Kind' data-ref="369Kind" data-ref-filename="369Kind">Kind</a>) {</td></tr>
<tr><th id="1481">1481</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::Stack" title='llvm::PseudoSourceValue::Stack' data-ref="llvm::PseudoSourceValue::Stack" data-ref-filename="llvm..PseudoSourceValue..Stack">Stack</a>:</td></tr>
<tr><th id="1482">1482</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::FixedStack" title='llvm::PseudoSourceValue::FixedStack' data-ref="llvm::PseudoSourceValue::FixedStack" data-ref-filename="llvm..PseudoSourceValue..FixedStack">FixedStack</a>:</td></tr>
<tr><th id="1483">1483</th><td>    <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::PRIVATE_ADDRESS" title='llvm::AMDGPUAS::PRIVATE_ADDRESS' data-ref="llvm::AMDGPUAS::PRIVATE_ADDRESS" data-ref-filename="llvm..AMDGPUAS..PRIVATE_ADDRESS">PRIVATE_ADDRESS</a>;</td></tr>
<tr><th id="1484">1484</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::ConstantPool" title='llvm::PseudoSourceValue::ConstantPool' data-ref="llvm::PseudoSourceValue::ConstantPool" data-ref-filename="llvm..PseudoSourceValue..ConstantPool">ConstantPool</a>:</td></tr>
<tr><th id="1485">1485</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::GOT" title='llvm::PseudoSourceValue::GOT' data-ref="llvm::PseudoSourceValue::GOT" data-ref-filename="llvm..PseudoSourceValue..GOT">GOT</a>:</td></tr>
<tr><th id="1486">1486</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::JumpTable" title='llvm::PseudoSourceValue::JumpTable' data-ref="llvm::PseudoSourceValue::JumpTable" data-ref-filename="llvm..PseudoSourceValue..JumpTable">JumpTable</a>:</td></tr>
<tr><th id="1487">1487</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::GlobalValueCallEntry" title='llvm::PseudoSourceValue::GlobalValueCallEntry' data-ref="llvm::PseudoSourceValue::GlobalValueCallEntry" data-ref-filename="llvm..PseudoSourceValue..GlobalValueCallEntry">GlobalValueCallEntry</a>:</td></tr>
<tr><th id="1488">1488</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::ExternalSymbolCallEntry" title='llvm::PseudoSourceValue::ExternalSymbolCallEntry' data-ref="llvm::PseudoSourceValue::ExternalSymbolCallEntry" data-ref-filename="llvm..PseudoSourceValue..ExternalSymbolCallEntry">ExternalSymbolCallEntry</a>:</td></tr>
<tr><th id="1489">1489</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::TargetCustom" title='llvm::PseudoSourceValue::TargetCustom' data-ref="llvm::PseudoSourceValue::TargetCustom" data-ref-filename="llvm..PseudoSourceValue..TargetCustom">TargetCustom</a>:</td></tr>
<tr><th id="1490">1490</th><td>    <b>return</b> <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#llvm::AMDGPUAS::CONSTANT_ADDRESS" title='llvm::AMDGPUAS::CONSTANT_ADDRESS' data-ref="llvm::AMDGPUAS::CONSTANT_ADDRESS" data-ref-filename="llvm..AMDGPUAS..CONSTANT_ADDRESS">CONSTANT_ADDRESS</a>;</td></tr>
<tr><th id="1491">1491</th><td>  }</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid pseudo source kind"</q>);</td></tr>
<tr><th id="1494">1494</th><td>}</td></tr>
<tr><th id="1495">1495</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>