// Seed: 3917947736
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output reg id_5,
    input id_6,
    input id_7
);
  always @(posedge id_4 or posedge id_2) begin
    id_5 <= 1'h0;
  end
  logic id_8;
  logic id_9, id_10, id_11;
endmodule
