$comment
	File created using the following command:
		vcd file FUA.msim.vcd -direction
$end
$date
	Tue Dec 20 11:35:41 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FUA_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var reg 1 ) S0 $end
$var reg 1 * S1 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - c $end
$var wire 1 . d $end
$var wire 1 / e $end
$var wire 1 0 f $end
$var wire 1 1 g $end
$var wire 1 2 pin_name1 $end
$var wire 1 3 sampler $end
$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : a~output_o $end
$var wire 1 ; b~output_o $end
$var wire 1 < c~output_o $end
$var wire 1 = d~output_o $end
$var wire 1 > e~output_o $end
$var wire 1 ? f~output_o $end
$var wire 1 @ g~output_o $end
$var wire 1 A pin_name1~output_o $end
$var wire 1 B S0~input_o $end
$var wire 1 C S1~input_o $end
$var wire 1 D A0~input_o $end
$var wire 1 E B0~input_o $end
$var wire 1 F inst6|inst|inst4~0_combout $end
$var wire 1 G inst7|inst|inst4~0_combout $end
$var wire 1 H A1~input_o $end
$var wire 1 I inst|inst3~0_combout $end
$var wire 1 J B1~input_o $end
$var wire 1 K inst12|inst1~combout $end
$var wire 1 L inst12|inst~combout $end
$var wire 1 M inst|inst1~0_combout $end
$var wire 1 N inst6|inst1|inst4~0_combout $end
$var wire 1 O B2~input_o $end
$var wire 1 P inst12|inst2~combout $end
$var wire 1 Q A2~input_o $end
$var wire 1 R inst|inst2|18~combout $end
$var wire 1 S inst|inst8~combout $end
$var wire 1 T inst6|inst2|inst4~0_combout $end
$var wire 1 U B3~input_o $end
$var wire 1 V inst12|inst3~combout $end
$var wire 1 W A3~input_o $end
$var wire 1 X inst|inst2|20~combout $end
$var wire 1 Y inst6|inst3|inst4~0_combout $end
$var wire 1 Z inst7|inst|inst4~1_combout $end
$var wire 1 [ inst7|inst1|inst1~combout $end
$var wire 1 \ inst7|inst|inst1~combout $end
$var wire 1 ] inst7|inst2|inst1~3_combout $end
$var wire 1 ^ inst7|inst1|inst4~0_combout $end
$var wire 1 _ inst7|inst2|inst1~2_combout $end
$var wire 1 ` inst6|inst3|inst1~combout $end
$var wire 1 a inst6|inst2|inst1~combout $end
$var wire 1 b inst7|inst2|inst4~0_combout $end
$var wire 1 c inst7|inst3|inst1~combout $end
$var wire 1 d inst10|inst~0_combout $end
$var wire 1 e inst10|inst4~0_combout $end
$var wire 1 f inst10|inst5~combout $end
$var wire 1 g inst10|inst1~0_combout $end
$var wire 1 h inst10|inst1~1_combout $end
$var wire 1 i inst10|inst2~0_combout $end
$var wire 1 j inst10|inst3~0_combout $end
$var wire 1 k inst7|inst3|inst4~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
0-
0.
1/
00
01
02
x3
04
15
x6
17
18
19
0:
1;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
1T
0U
0V
0W
0X
1Y
0Z
1[
1\
1]
0^
1_
1`
1a
0b
1c
1d
0e
1f
1g
0h
1i
1j
0k
$end
#1000000
