[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ComplexHierPath/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 212
LIB: work
FILE: ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv
n<> u<211> t<Top_level_rule> c<1> l<1:1> el<21:10>
  n<> u<1> t<Null_rule> p<211> s<210> l<1:1>
  n<> u<210> t<Source_text> p<211> c<5> l<1:1> el<21:10>
    n<> u<5> t<Description> p<210> c<4> s<209> l<1:1> el<1:22>
      n<> u<4> t<Top_directives> p<5> c<3> l<1:1> el<1:22>
        n<> u<3> t<Default_nettype_directive> p<4> c<2> l<1:1> el<1:22>
          n<none> u<2> t<STRING_CONST> p<3> l<1:18> el<1:22>
    n<> u<209> t<Description> p<210> c<208> l<2:1> el<21:10>
      n<> u<208> t<Module_declaration> p<209> c<17> l<2:1> el<21:10>
        n<> u<17> t<Module_ansi_header> p<208> c<6> s<187> l<2:1> el<2:39>
          n<module> u<6> t<Module_keyword> p<17> s<7> l<2:1> el<2:7>
          n<genblk_dive_top> u<7> t<STRING_CONST> p<17> s<8> l<2:8> el<2:23>
          n<> u<8> t<Package_import_declaration_list> p<17> s<16> l<2:23> el<2:23>
          n<> u<16> t<Port_declaration_list> p<17> c<15> l<2:23> el<2:38>
            n<> u<15> t<Ansi_port_declaration> p<16> c<13> l<2:24> el<2:37>
              n<> u<13> t<Net_port_header> p<15> c<9> s<14> l<2:24> el<2:35>
                n<> u<9> t<PortDir_Out> p<13> s<12> l<2:24> el<2:30>
                n<> u<12> t<Net_port_type> p<13> c<10> l<2:31> el<2:35>
                  n<> u<10> t<NetType_Wire> p<12> s<11> l<2:31> el<2:35>
                  n<> u<11> t<Data_type_or_implicit> p<12> l<2:36> el<2:36>
              n<x> u<14> t<STRING_CONST> p<15> l<2:36> el<2:37>
        n<> u<187> t<Non_port_module_item> p<208> c<186> s<206> l<3:9> el<19:20>
          n<> u<186> t<Generate_region> p<187> c<184> l<3:9> el<19:20>
            n<> u<184> t<Generate_item> p<186> c<183> s<185> l<4:17> el<18:20>
              n<> u<183> t<Module_or_generate_item> p<184> c<182> l<4:17> el<18:20>
                n<> u<182> t<Module_common_item> p<183> c<181> l<4:17> el<18:20>
                  n<> u<181> t<Conditional_generate_construct> p<182> c<180> l<4:17> el<18:20>
                    n<> u<180> t<If_generate_construct> p<181> c<179> l<4:17> el<18:20>
                      n<> u<179> t<IF> p<180> s<21> l<4:17> el<4:19>
                      n<> u<21> t<Constant_expression> p<180> c<20> s<178> l<4:21> el<4:22>
                        n<> u<20> t<Constant_primary> p<21> c<19> l<4:21> el<4:22>
                          n<> u<19> t<Primary_literal> p<20> c<18> l<4:21> el<4:22>
                            n<1> u<18> t<INT_CONST> p<19> l<4:21> el<4:22>
                      n<> u<178> t<Generate_item> p<180> c<177> l<4:24> el<18:20>
                        n<> u<177> t<Generate_begin_end_block> p<178> c<22> l<4:24> el<18:20>
                          n<Z> u<22> t<STRING_CONST> p<177> s<175> l<4:32> el<4:33>
                          n<> u<175> t<Generate_item> p<177> c<174> s<176> l<5:25> el<17:28>
                            n<> u<174> t<Module_or_generate_item> p<175> c<173> l<5:25> el<17:28>
                              n<> u<173> t<Module_common_item> p<174> c<172> l<5:25> el<17:28>
                                n<> u<172> t<Conditional_generate_construct> p<173> c<171> l<5:25> el<17:28>
                                  n<> u<171> t<If_generate_construct> p<172> c<170> l<5:25> el<17:28>
                                    n<> u<170> t<IF> p<171> s<26> l<5:25> el<5:27>
                                    n<> u<26> t<Constant_expression> p<171> c<25> s<169> l<5:29> el<5:30>
                                      n<> u<25> t<Constant_primary> p<26> c<24> l<5:29> el<5:30>
                                        n<> u<24> t<Primary_literal> p<25> c<23> l<5:29> el<5:30>
                                          n<1> u<23> t<INT_CONST> p<24> l<5:29> el<5:30>
                                    n<> u<169> t<Generate_item> p<171> c<168> l<5:32> el<17:28>
                                      n<> u<168> t<Generate_begin_end_block> p<169> c<27> l<5:32> el<17:28>
                                        n<A> u<27> t<STRING_CONST> p<168> s<38> l<5:40> el<5:41>
                                        n<> u<38> t<Generate_item> p<168> c<37> s<145> l<6:33> el<6:40>
                                          n<> u<37> t<Module_or_generate_item> p<38> c<36> l<6:33> el<6:40>
                                            n<> u<36> t<Module_common_item> p<37> c<35> l<6:33> el<6:40>
                                              n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<6:33> el<6:40>
                                                n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<6:33> el<6:40>
                                                  n<> u<33> t<Net_declaration> p<34> c<28> l<6:33> el<6:40>
                                                    n<> u<28> t<NetType_Wire> p<33> s<29> l<6:33> el<6:37>
                                                    n<> u<29> t<Data_type_or_implicit> p<33> s<32> l<6:38> el<6:38>
                                                    n<> u<32> t<Net_decl_assignment_list> p<33> c<31> l<6:38> el<6:39>
                                                      n<> u<31> t<Net_decl_assignment> p<32> c<30> l<6:38> el<6:39>
                                                        n<x> u<30> t<STRING_CONST> p<31> l<6:38> el<6:39>
                                        n<> u<145> t<Generate_item> p<168> c<144> s<166> l<7:33> el<15:36>
                                          n<> u<144> t<Module_or_generate_item> p<145> c<143> l<7:33> el<15:36>
                                            n<> u<143> t<Module_common_item> p<144> c<142> l<7:33> el<15:36>
                                              n<> u<142> t<Conditional_generate_construct> p<143> c<141> l<7:33> el<15:36>
                                                n<> u<141> t<If_generate_construct> p<142> c<140> l<7:33> el<15:36>
                                                  n<> u<140> t<IF> p<141> s<42> l<7:33> el<7:35>
                                                  n<> u<42> t<Constant_expression> p<141> c<41> s<139> l<7:37> el<7:38>
                                                    n<> u<41> t<Constant_primary> p<42> c<40> l<7:37> el<7:38>
                                                      n<> u<40> t<Primary_literal> p<41> c<39> l<7:37> el<7:38>
                                                        n<1> u<39> t<INT_CONST> p<40> l<7:37> el<7:38>
                                                  n<> u<139> t<Generate_item> p<141> c<138> l<7:40> el<15:36>
                                                    n<> u<138> t<Generate_begin_end_block> p<139> c<43> l<7:40> el<15:36>
                                                      n<B> u<43> t<STRING_CONST> p<138> s<54> l<7:48> el<7:49>
                                                      n<> u<54> t<Generate_item> p<138> c<53> s<115> l<8:41> el<8:48>
                                                        n<> u<53> t<Module_or_generate_item> p<54> c<52> l<8:41> el<8:48>
                                                          n<> u<52> t<Module_common_item> p<53> c<51> l<8:41> el<8:48>
                                                            n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<8:41> el<8:48>
                                                              n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<8:41> el<8:48>
                                                                n<> u<49> t<Net_declaration> p<50> c<44> l<8:41> el<8:48>
                                                                  n<> u<44> t<NetType_Wire> p<49> s<45> l<8:41> el<8:45>
                                                                  n<> u<45> t<Data_type_or_implicit> p<49> s<48> l<8:46> el<8:46>
                                                                  n<> u<48> t<Net_decl_assignment_list> p<49> c<47> l<8:46> el<8:47>
                                                                    n<> u<47> t<Net_decl_assignment> p<48> c<46> l<8:46> el<8:47>
                                                                      n<x> u<46> t<STRING_CONST> p<47> l<8:46> el<8:47>
                                                      n<> u<115> t<Generate_item> p<138> c<114> s<136> l<9:41> el<13:44>
                                                        n<> u<114> t<Module_or_generate_item> p<115> c<113> l<9:41> el<13:44>
                                                          n<> u<113> t<Module_common_item> p<114> c<112> l<9:41> el<13:44>
                                                            n<> u<112> t<Conditional_generate_construct> p<113> c<111> l<9:41> el<13:44>
                                                              n<> u<111> t<If_generate_construct> p<112> c<110> l<9:41> el<13:44>
                                                                n<> u<110> t<IF> p<111> s<58> l<9:41> el<9:43>
                                                                n<> u<58> t<Constant_expression> p<111> c<57> s<109> l<9:45> el<9:46>
                                                                  n<> u<57> t<Constant_primary> p<58> c<56> l<9:45> el<9:46>
                                                                    n<> u<56> t<Primary_literal> p<57> c<55> l<9:45> el<9:46>
                                                                      n<1> u<55> t<INT_CONST> p<56> l<9:45> el<9:46>
                                                                n<> u<109> t<Generate_item> p<111> c<108> l<9:48> el<13:44>
                                                                  n<> u<108> t<Generate_begin_end_block> p<109> c<59> l<9:48> el<13:44>
                                                                    n<C> u<59> t<STRING_CONST> p<108> s<70> l<9:56> el<9:57>
                                                                    n<> u<70> t<Generate_item> p<108> c<69> s<86> l<10:49> el<10:56>
                                                                      n<> u<69> t<Module_or_generate_item> p<70> c<68> l<10:49> el<10:56>
                                                                        n<> u<68> t<Module_common_item> p<69> c<67> l<10:49> el<10:56>
                                                                          n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<10:49> el<10:56>
                                                                            n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<10:49> el<10:56>
                                                                              n<> u<65> t<Net_declaration> p<66> c<60> l<10:49> el<10:56>
                                                                                n<> u<60> t<NetType_Wire> p<65> s<61> l<10:49> el<10:53>
                                                                                n<> u<61> t<Data_type_or_implicit> p<65> s<64> l<10:54> el<10:54>
                                                                                n<> u<64> t<Net_decl_assignment_list> p<65> c<63> l<10:54> el<10:55>
                                                                                  n<> u<63> t<Net_decl_assignment> p<64> c<62> l<10:54> el<10:55>
                                                                                    n<x> u<62> t<STRING_CONST> p<63> l<10:54> el<10:55>
                                                                    n<> u<86> t<Generate_item> p<108> c<85> s<106> l<11:49> el<11:64>
                                                                      n<> u<85> t<Module_or_generate_item> p<86> c<84> l<11:49> el<11:64>
                                                                        n<> u<84> t<Module_common_item> p<85> c<83> l<11:49> el<11:64>
                                                                          n<> u<83> t<Continuous_assign> p<84> c<82> l<11:49> el<11:64>
                                                                            n<> u<82> t<Net_assignment_list> p<83> c<81> l<11:56> el<11:63>
                                                                              n<> u<81> t<Net_assignment> p<82> c<76> l<11:56> el<11:63>
                                                                                n<> u<76> t<Net_lvalue> p<81> c<72> s<80> l<11:56> el<11:59>
                                                                                  n<> u<72> t<Ps_or_hierarchical_identifier> p<76> c<71> s<75> l<11:56> el<11:57>
                                                                                    n<B> u<71> t<STRING_CONST> p<72> l<11:56> el<11:57>
                                                                                  n<> u<75> t<Constant_select> p<76> c<73> l<11:57> el<11:59>
                                                                                    n<x> u<73> t<STRING_CONST> p<75> s<74> l<11:58> el<11:59>
                                                                                    n<> u<74> t<Constant_bit_select> p<75> l<11:60> el<11:60>
                                                                                n<> u<80> t<Expression> p<81> c<79> l<11:62> el<11:63>
                                                                                  n<> u<79> t<Primary> p<80> c<78> l<11:62> el<11:63>
                                                                                    n<> u<78> t<Primary_literal> p<79> c<77> l<11:62> el<11:63>
                                                                                      n<0> u<77> t<INT_CONST> p<78> l<11:62> el<11:63>
                                                                    n<> u<106> t<Generate_item> p<108> c<105> s<107> l<12:49> el<12:66>
                                                                      n<> u<105> t<Module_or_generate_item> p<106> c<104> l<12:49> el<12:66>
                                                                        n<> u<104> t<Module_common_item> p<105> c<103> l<12:49> el<12:66>
                                                                          n<> u<103> t<Module_or_generate_item_declaration> p<104> c<102> l<12:49> el<12:66>
                                                                            n<> u<102> t<Package_or_generate_item_declaration> p<103> c<101> l<12:49> el<12:66>
                                                                              n<> u<101> t<Net_declaration> p<102> c<87> l<12:49> el<12:66>
                                                                                n<> u<87> t<NetType_Wire> p<101> s<88> l<12:49> el<12:53>
                                                                                n<> u<88> t<Data_type_or_implicit> p<101> s<100> l<12:54> el<12:54>
                                                                                n<> u<100> t<Net_decl_assignment_list> p<101> c<99> l<12:54> el<12:65>
                                                                                  n<> u<99> t<Net_decl_assignment> p<100> c<89> l<12:54> el<12:65>
                                                                                    n<z> u<89> t<STRING_CONST> p<99> s<98> l<12:54> el<12:55>
                                                                                    n<> u<98> t<Expression> p<99> c<97> l<12:58> el<12:65>
                                                                                      n<> u<97> t<Primary> p<98> c<96> l<12:58> el<12:65>
                                                                                        n<> u<96> t<Complex_func_call> p<97> c<90> l<12:58> el<12:65>
                                                                                          n<A> u<90> t<STRING_CONST> p<96> s<91> l<12:58> el<12:59>
                                                                                          n<B> u<91> t<STRING_CONST> p<96> s<92> l<12:60> el<12:61>
                                                                                          n<C> u<92> t<STRING_CONST> p<96> s<93> l<12:62> el<12:63>
                                                                                          n<x> u<93> t<STRING_CONST> p<96> s<95> l<12:64> el<12:65>
                                                                                          n<> u<95> t<Select> p<96> c<94> l<12:65> el<12:65>
                                                                                            n<> u<94> t<Bit_select> p<95> l<12:65> el<12:65>
                                                                    n<> u<107> t<END> p<108> l<13:41> el<13:44>
                                                      n<> u<136> t<Generate_item> p<138> c<135> s<137> l<14:41> el<14:62>
                                                        n<> u<135> t<Module_or_generate_item> p<136> c<134> l<14:41> el<14:62>
                                                          n<> u<134> t<Module_common_item> p<135> c<133> l<14:41> el<14:62>
                                                            n<> u<133> t<Continuous_assign> p<134> c<132> l<14:41> el<14:62>
                                                              n<> u<132> t<Net_assignment_list> p<133> c<131> l<14:48> el<14:61>
                                                                n<> u<131> t<Net_assignment> p<132> c<121> l<14:48> el<14:61>
                                                                  n<> u<121> t<Net_lvalue> p<131> c<117> s<130> l<14:48> el<14:51>
                                                                    n<> u<117> t<Ps_or_hierarchical_identifier> p<121> c<116> s<120> l<14:48> el<14:49>
                                                                      n<A> u<116> t<STRING_CONST> p<117> l<14:48> el<14:49>
                                                                    n<> u<120> t<Constant_select> p<121> c<118> l<14:49> el<14:51>
                                                                      n<x> u<118> t<STRING_CONST> p<120> s<119> l<14:50> el<14:51>
                                                                      n<> u<119> t<Constant_bit_select> p<120> l<14:52> el<14:52>
                                                                  n<> u<130> t<Expression> p<131> c<129> l<14:54> el<14:61>
                                                                    n<> u<129> t<Primary> p<130> c<128> l<14:54> el<14:61>
                                                                      n<> u<128> t<Complex_func_call> p<129> c<122> l<14:54> el<14:61>
                                                                        n<A> u<122> t<STRING_CONST> p<128> s<123> l<14:54> el<14:55>
                                                                        n<B> u<123> t<STRING_CONST> p<128> s<124> l<14:56> el<14:57>
                                                                        n<C> u<124> t<STRING_CONST> p<128> s<125> l<14:58> el<14:59>
                                                                        n<x> u<125> t<STRING_CONST> p<128> s<127> l<14:60> el<14:61>
                                                                        n<> u<127> t<Select> p<128> c<126> l<14:61> el<14:61>
                                                                          n<> u<126> t<Bit_select> p<127> l<14:61> el<14:61>
                                                      n<> u<137> t<END> p<138> l<15:33> el<15:36>
                                        n<> u<166> t<Generate_item> p<168> c<165> s<167> l<16:33> el<16:52>
                                          n<> u<165> t<Module_or_generate_item> p<166> c<164> l<16:33> el<16:52>
                                            n<> u<164> t<Module_common_item> p<165> c<163> l<16:33> el<16:52>
                                              n<> u<163> t<Continuous_assign> p<164> c<162> l<16:33> el<16:52>
                                                n<> u<162> t<Net_assignment_list> p<163> c<161> l<16:40> el<16:51>
                                                  n<> u<161> t<Net_assignment> p<162> c<153> l<16:40> el<16:51>
                                                    n<> u<153> t<Net_lvalue> p<161> c<147> s<160> l<16:40> el<16:45>
                                                      n<> u<147> t<Ps_or_hierarchical_identifier> p<153> c<146> s<152> l<16:40> el<16:41>
                                                        n<B> u<146> t<STRING_CONST> p<147> l<16:40> el<16:41>
                                                      n<> u<152> t<Constant_select> p<153> c<148> l<16:41> el<16:45>
                                                        n<C> u<148> t<STRING_CONST> p<152> s<149> l<16:42> el<16:43>
                                                        n<> u<149> t<Constant_bit_select> p<152> s<150> l<16:43> el<16:43>
                                                        n<x> u<150> t<STRING_CONST> p<152> s<151> l<16:44> el<16:45>
                                                        n<> u<151> t<Constant_bit_select> p<152> l<16:46> el<16:46>
                                                    n<> u<160> t<Expression> p<161> c<159> l<16:48> el<16:51>
                                                      n<> u<159> t<Primary> p<160> c<158> l<16:48> el<16:51>
                                                        n<> u<158> t<Complex_func_call> p<159> c<154> l<16:48> el<16:51>
                                                          n<B> u<154> t<STRING_CONST> p<158> s<155> l<16:48> el<16:49>
                                                          n<x> u<155> t<STRING_CONST> p<158> s<157> l<16:50> el<16:51>
                                                          n<> u<157> t<Select> p<158> c<156> l<16:51> el<16:51>
                                                            n<> u<156> t<Bit_select> p<157> l<16:51> el<16:51>
                                        n<> u<167> t<END> p<168> l<17:25> el<17:28>
                          n<> u<176> t<END> p<177> l<18:17> el<18:20>
            n<> u<185> t<ENDGENERATE> p<186> l<19:9> el<19:20>
        n<> u<206> t<Non_port_module_item> p<208> c<205> s<207> l<20:9> el<20:26>
          n<> u<205> t<Module_or_generate_item> p<206> c<204> l<20:9> el<20:26>
            n<> u<204> t<Module_common_item> p<205> c<203> l<20:9> el<20:26>
              n<> u<203> t<Continuous_assign> p<204> c<202> l<20:9> el<20:26>
                n<> u<202> t<Net_assignment_list> p<203> c<201> l<20:16> el<20:25>
                  n<> u<201> t<Net_assignment> p<202> c<192> l<20:16> el<20:25>
                    n<> u<192> t<Net_lvalue> p<201> c<189> s<200> l<20:16> el<20:17>
                      n<> u<189> t<Ps_or_hierarchical_identifier> p<192> c<188> s<191> l<20:16> el<20:17>
                        n<x> u<188> t<STRING_CONST> p<189> l<20:16> el<20:17>
                      n<> u<191> t<Constant_select> p<192> c<190> l<20:18> el<20:18>
                        n<> u<190> t<Constant_bit_select> p<191> l<20:18> el<20:18>
                    n<> u<200> t<Expression> p<201> c<199> l<20:20> el<20:25>
                      n<> u<199> t<Primary> p<200> c<198> l<20:20> el<20:25>
                        n<> u<198> t<Complex_func_call> p<199> c<193> l<20:20> el<20:25>
                          n<Z> u<193> t<STRING_CONST> p<198> s<194> l<20:20> el<20:21>
                          n<A> u<194> t<STRING_CONST> p<198> s<195> l<20:22> el<20:23>
                          n<x> u<195> t<STRING_CONST> p<198> s<197> l<20:24> el<20:25>
                          n<> u<197> t<Select> p<198> c<196> l<20:25> el<20:25>
                            n<> u<196> t<Bit_select> p<197> l<20:25> el<20:25>
        n<> u<207> t<ENDMODULE> p<208> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:2:1: No timescale set for "genblk_dive_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:2:1: Compile module "work@genblk_dive_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  5
Constant                                               5
ContAssign                                             4
Design                                                 1
GenIf                                                  4
GenRegion                                              1
HierPath                                               6
LogicNet                                               5
LogicTypespec                                          6
Module                                                 1
Port                                                   1
RefObj                                                17
RefTypespec                                            6
SourceFile                                             1
=== UHDM Object Stats End ===
[ERR:UH0734] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:20:20: Failed to bind object: "id: 43, name: Z".
[ERR:EL0535] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:20:20: Illegal implicit net "id:43, name: Z".
[ERR:UH0734] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:20:22: Failed to bind object: "id: 44, name: A".
[ERR:EL0535] ${SURELOG_DIR}/tests/ComplexHierPath/dut.sv:20:22: Illegal implicit net "id:44, name: A".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ComplexHierPath/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@genblk_dive_top
  |vpiInternalScope:
  \_GenRegion: (work@genblk_dive_top), line:3:9, endln:19:20
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiFullName:work@genblk_dive_top
    |vpiInternalScope:
    \_Begin: (work@genblk_dive_top), line:4:17, endln:18:20
      |vpiParent:
      \_GenRegion: (work@genblk_dive_top), line:3:9, endln:19:20
      |vpiFullName:work@genblk_dive_top
      |vpiInternalScope:
      \_Begin: (work@genblk_dive_top.Z), line:4:24, endln:18:20
        |vpiParent:
        \_Begin: (work@genblk_dive_top), line:4:17, endln:18:20
        |vpiName:Z
        |vpiFullName:work@genblk_dive_top.Z
        |vpiInternalScope:
        \_Begin: (work@genblk_dive_top.Z.A), line:5:32, endln:17:28
          |vpiParent:
          \_Begin: (work@genblk_dive_top.Z), line:4:24, endln:18:20
          |vpiName:A
          |vpiFullName:work@genblk_dive_top.Z.A
          |vpiInternalScope:
          \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
            |vpiParent:
            \_Begin: (work@genblk_dive_top.Z.A), line:5:32, endln:17:28
            |vpiName:B
            |vpiFullName:work@genblk_dive_top.Z.A.B
            |vpiInternalScope:
            \_Begin: (work@genblk_dive_top.Z.A.B.C), line:9:48, endln:13:44
              |vpiParent:
              \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
              |vpiName:C
              |vpiFullName:work@genblk_dive_top.Z.A.B.C
              |vpiTypedef:
              \_LogicTypespec: , line:10:49, endln:10:53
                |vpiParent:
                \_Begin: (work@genblk_dive_top.Z.A.B.C), line:9:48, endln:13:44
              |vpiTypedef:
              \_LogicTypespec: , line:12:49, endln:12:53
                |vpiParent:
                \_Begin: (work@genblk_dive_top.Z.A.B.C), line:9:48, endln:13:44
              |vpiImportTypespec:
              \_LogicTypespec: , line:10:49, endln:10:53
              |vpiImportTypespec:
              \_LogicTypespec: , line:12:49, endln:12:53
              |vpiStmt:
              \_ContAssign: , line:11:56, endln:11:63
                |vpiParent:
                \_Begin: (work@genblk_dive_top.Z.A.B.C), line:9:48, endln:13:44
                |vpiRhs:
                \_Constant: , line:11:62, endln:11:63
                  |vpiParent:
                  \_ContAssign: , line:11:56, endln:11:63
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_HierPath: (B.x), line:11:57, endln:11:59
                  |vpiParent:
                  \_ContAssign: , line:11:56, endln:11:63
                  |vpiActual:
                  \_RefObj: (B), line:11:57, endln:11:59
                    |vpiParent:
                    \_HierPath: (B.x), line:11:57, endln:11:59
                    |vpiName:B
                    |vpiActual:
                    \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
                  |vpiActual:
                  \_RefObj: (x), line:11:58, endln:11:59
                    |vpiParent:
                    \_HierPath: (B.x), line:11:57, endln:11:59
                    |vpiName:x
                    |vpiActual:
                    \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
                  |vpiName:B.x
            |vpiTypedef:
            \_LogicTypespec: , line:8:41, endln:8:45
              |vpiParent:
              \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
            |vpiImportTypespec:
            \_LogicTypespec: , line:8:41, endln:8:45
            |vpiStmt:
            \_GenIf: , line:9:41, endln:13:44
              |vpiParent:
              \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
              |vpiCondition:
              \_Constant: , line:9:45, endln:9:46
                |vpiParent:
                \_GenIf: , line:9:41, endln:13:44
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiStmt:
              \_Begin: (work@genblk_dive_top.Z.A.B.C), line:9:48, endln:13:44
            |vpiStmt:
            \_ContAssign: , line:14:48, endln:14:61
              |vpiParent:
              \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
              |vpiRhs:
              \_HierPath: (A.B.C.x), line:14:54, endln:14:61
                |vpiParent:
                \_ContAssign: , line:14:48, endln:14:61
                |vpiActual:
                \_RefObj: (A), line:14:54, endln:14:55
                  |vpiParent:
                  \_HierPath: (A.B.C.x), line:14:54, endln:14:61
                  |vpiName:A
                  |vpiActual:
                  \_Begin: (work@genblk_dive_top.Z.A), line:5:32, endln:17:28
                |vpiActual:
                \_RefObj: (B), line:14:56, endln:14:57
                  |vpiParent:
                  \_HierPath: (A.B.C.x), line:14:54, endln:14:61
                  |vpiName:B
                  |vpiActual:
                  \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
                |vpiActual:
                \_RefObj: (C), line:14:58, endln:14:59
                  |vpiParent:
                  \_HierPath: (A.B.C.x), line:14:54, endln:14:61
                  |vpiName:C
                  |vpiActual:
                  \_Begin: (work@genblk_dive_top.Z.A.B.C), line:9:48, endln:13:44
                |vpiActual:
                \_RefObj: (work@genblk_dive_top.Z.A.B.x), line:14:60, endln:14:61
                  |vpiParent:
                  \_HierPath: (A.B.C.x), line:14:54, endln:14:61
                  |vpiName:x
                  |vpiFullName:work@genblk_dive_top.Z.A.B.x
                  |vpiActual:
                  \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
                |vpiName:A.B.C.x
              |vpiLhs:
              \_HierPath: (A.x), line:14:49, endln:14:51
                |vpiParent:
                \_ContAssign: , line:14:48, endln:14:61
                |vpiActual:
                \_RefObj: (A), line:14:49, endln:14:51
                  |vpiParent:
                  \_HierPath: (A.x), line:14:49, endln:14:51
                  |vpiName:A
                  |vpiActual:
                  \_Begin: (work@genblk_dive_top.Z.A), line:5:32, endln:17:28
                |vpiActual:
                \_RefObj: (x), line:14:50, endln:14:51
                  |vpiParent:
                  \_HierPath: (A.x), line:14:49, endln:14:51
                  |vpiName:x
                  |vpiActual:
                  \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
                |vpiName:A.x
          |vpiTypedef:
          \_LogicTypespec: , line:6:33, endln:6:37
            |vpiParent:
            \_Begin: (work@genblk_dive_top.Z.A), line:5:32, endln:17:28
          |vpiImportTypespec:
          \_LogicTypespec: , line:6:33, endln:6:37
          |vpiStmt:
          \_GenIf: , line:7:33, endln:15:36
            |vpiParent:
            \_Begin: (work@genblk_dive_top.Z.A), line:5:32, endln:17:28
            |vpiCondition:
            \_Constant: , line:7:37, endln:7:38
              |vpiParent:
              \_GenIf: , line:7:33, endln:15:36
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
          |vpiStmt:
          \_ContAssign: , line:16:40, endln:16:51
            |vpiParent:
            \_Begin: (work@genblk_dive_top.Z.A), line:5:32, endln:17:28
            |vpiRhs:
            \_HierPath: (B.x), line:16:48, endln:16:51
              |vpiParent:
              \_ContAssign: , line:16:40, endln:16:51
              |vpiActual:
              \_RefObj: (B), line:16:48, endln:16:49
                |vpiParent:
                \_HierPath: (B.x), line:16:48, endln:16:51
                |vpiName:B
                |vpiActual:
                \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
              |vpiActual:
              \_RefObj: (work@genblk_dive_top.Z.A.x), line:16:50, endln:16:51
                |vpiParent:
                \_HierPath: (B.x), line:16:48, endln:16:51
                |vpiName:x
                |vpiFullName:work@genblk_dive_top.Z.A.x
                |vpiActual:
                \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
              |vpiName:B.x
            |vpiLhs:
            \_HierPath: (B.C.x), line:16:41, endln:16:45
              |vpiParent:
              \_ContAssign: , line:16:40, endln:16:51
              |vpiActual:
              \_RefObj: (B), line:16:41, endln:16:43
                |vpiParent:
                \_HierPath: (B.C.x), line:16:41, endln:16:45
                |vpiName:B
                |vpiActual:
                \_Begin: (work@genblk_dive_top.Z.A.B), line:7:40, endln:15:36
              |vpiActual:
              \_RefObj: (C), line:16:42, endln:16:43
                |vpiParent:
                \_HierPath: (B.C.x), line:16:41, endln:16:45
                |vpiName:C
                |vpiActual:
                \_Begin: (work@genblk_dive_top.Z.A.B.C), line:9:48, endln:13:44
              |vpiActual:
              \_RefObj: (x), line:16:44, endln:16:45
                |vpiParent:
                \_HierPath: (B.C.x), line:16:41, endln:16:45
                |vpiName:x
                |vpiActual:
                \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
              |vpiName:B.C.x
        |vpiStmt:
        \_GenIf: , line:5:25, endln:17:28
          |vpiParent:
          \_Begin: (work@genblk_dive_top.Z), line:4:24, endln:18:20
          |vpiCondition:
          \_Constant: , line:5:29, endln:5:30
            |vpiParent:
            \_GenIf: , line:5:25, endln:17:28
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@genblk_dive_top.Z.A), line:5:32, endln:17:28
      |vpiStmt:
      \_GenIf: , line:4:17, endln:18:20
        |vpiParent:
        \_Begin: (work@genblk_dive_top), line:4:17, endln:18:20
        |vpiCondition:
        \_Constant: , line:4:21, endln:4:22
          |vpiParent:
          \_GenIf: , line:4:17, endln:18:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@genblk_dive_top.Z), line:4:24, endln:18:20
    |vpiStmt:
    \_Begin: (work@genblk_dive_top), line:4:17, endln:18:20
  |vpiTypedef:
  \_LogicTypespec: , line:2:31, endln:2:35
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:31, endln:2:35
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:31, endln:2:35
  |vpiImportTypespec:
  \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@genblk_dive_top.x), line:2:31, endln:2:35
      |vpiParent:
      \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
      |vpiFullName:work@genblk_dive_top.x
      |vpiActual:
      \_LogicTypespec: , line:2:31, endln:2:35
    |vpiName:x
    |vpiFullName:work@genblk_dive_top.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@genblk_dive_top.x), line:6:38, endln:6:39
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@genblk_dive_top.x), line:6:33, endln:6:37
      |vpiParent:
      \_LogicNet: (work@genblk_dive_top.x), line:6:38, endln:6:39
      |vpiFullName:work@genblk_dive_top.x
      |vpiActual:
      \_LogicTypespec: , line:6:33, endln:6:37
    |vpiName:x
    |vpiFullName:work@genblk_dive_top.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@genblk_dive_top.x), line:8:46, endln:8:47
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@genblk_dive_top.x), line:8:41, endln:8:45
      |vpiParent:
      \_LogicNet: (work@genblk_dive_top.x), line:8:46, endln:8:47
      |vpiFullName:work@genblk_dive_top.x
      |vpiActual:
      \_LogicTypespec: , line:8:41, endln:8:45
    |vpiName:x
    |vpiFullName:work@genblk_dive_top.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@genblk_dive_top.x), line:10:54, endln:10:55
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@genblk_dive_top.x), line:10:49, endln:10:53
      |vpiParent:
      \_LogicNet: (work@genblk_dive_top.x), line:10:54, endln:10:55
      |vpiFullName:work@genblk_dive_top.x
      |vpiActual:
      \_LogicTypespec: , line:10:49, endln:10:53
    |vpiName:x
    |vpiFullName:work@genblk_dive_top.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@genblk_dive_top.z), line:12:54, endln:12:55
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiTypespec:
    \_RefTypespec: (work@genblk_dive_top.z), line:12:49, endln:12:53
      |vpiParent:
      \_LogicNet: (work@genblk_dive_top.z), line:12:54, endln:12:55
      |vpiFullName:work@genblk_dive_top.z
      |vpiActual:
      \_LogicTypespec: , line:12:49, endln:12:53
    |vpiName:z
    |vpiFullName:work@genblk_dive_top.z
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:31, endln:2:35
  |vpiDefName:work@genblk_dive_top
  |vpiNet:
  \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
  |vpiNet:
  \_LogicNet: (work@genblk_dive_top.x), line:6:38, endln:6:39
  |vpiNet:
  \_LogicNet: (work@genblk_dive_top.x), line:8:46, endln:8:47
  |vpiNet:
  \_LogicNet: (work@genblk_dive_top.x), line:10:54, endln:10:55
  |vpiNet:
  \_LogicNet: (work@genblk_dive_top.z), line:12:54, endln:12:55
  |vpiPort:
  \_Port: (x), line:2:36, endln:2:37
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiName:x
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@genblk_dive_top.x), line:2:31, endln:2:35
      |vpiParent:
      \_Port: (x), line:2:36, endln:2:37
      |vpiFullName:work@genblk_dive_top.x
      |vpiActual:
      \_LogicTypespec: , line:2:31, endln:2:35
  |vpiContAssign:
  \_ContAssign: , line:20:16, endln:20:25
    |vpiParent:
    \_Module: work@genblk_dive_top (work@genblk_dive_top), file:${SURELOG_DIR}/tests/ComplexHierPath/dut.sv, line:2:1, endln:21:10
    |vpiRhs:
    \_HierPath: (Z.A.x), line:20:20, endln:20:25
      |vpiParent:
      \_ContAssign: , line:20:16, endln:20:25
      |vpiActual:
      \_RefObj: (Z), line:20:20, endln:20:21
        |vpiParent:
        \_HierPath: (Z.A.x), line:20:20, endln:20:25
        |vpiName:Z
      |vpiActual:
      \_RefObj: (A), line:20:22, endln:20:23
        |vpiParent:
        \_HierPath: (Z.A.x), line:20:20, endln:20:25
        |vpiName:A
      |vpiActual:
      \_RefObj: (work@genblk_dive_top.x), line:20:24, endln:20:25
        |vpiParent:
        \_HierPath: (Z.A.x), line:20:20, endln:20:25
        |vpiName:x
        |vpiFullName:work@genblk_dive_top.x
        |vpiActual:
        \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
      |vpiName:Z.A.x
    |vpiLhs:
    \_RefObj: (work@genblk_dive_top.x), line:20:16, endln:20:17
      |vpiParent:
      \_ContAssign: , line:20:16, endln:20:25
      |vpiName:x
      |vpiFullName:work@genblk_dive_top.x
      |vpiActual:
      \_LogicNet: (work@genblk_dive_top.x), line:2:36, endln:2:37
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 1
[   NOTE] : 0
