#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16627b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1662940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16552d0 .functor NOT 1, L_0x16b0bb0, C4<0>, C4<0>, C4<0>;
L_0x16b0990 .functor XOR 2, L_0x16b0830, L_0x16b08f0, C4<00>, C4<00>;
L_0x16b0aa0 .functor XOR 2, L_0x16b0990, L_0x16b0a00, C4<00>, C4<00>;
v0x16ac2c0_0 .net *"_ivl_10", 1 0, L_0x16b0a00;  1 drivers
v0x16ac3c0_0 .net *"_ivl_12", 1 0, L_0x16b0aa0;  1 drivers
v0x16ac4a0_0 .net *"_ivl_2", 1 0, L_0x16af680;  1 drivers
v0x16ac560_0 .net *"_ivl_4", 1 0, L_0x16b0830;  1 drivers
v0x16ac640_0 .net *"_ivl_6", 1 0, L_0x16b08f0;  1 drivers
v0x16ac770_0 .net *"_ivl_8", 1 0, L_0x16b0990;  1 drivers
v0x16ac850_0 .net "a", 0 0, v0x16a9310_0;  1 drivers
v0x16ac8f0_0 .net "b", 0 0, v0x16a93b0_0;  1 drivers
v0x16ac990_0 .net "c", 0 0, v0x16a9450_0;  1 drivers
v0x16aca30_0 .var "clk", 0 0;
v0x16acad0_0 .net "d", 0 0, v0x16a9590_0;  1 drivers
v0x16acb70_0 .net "out_pos_dut", 0 0, L_0x16b05a0;  1 drivers
v0x16acc10_0 .net "out_pos_ref", 0 0, L_0x16ae140;  1 drivers
v0x16accb0_0 .net "out_sop_dut", 0 0, L_0x16af0a0;  1 drivers
v0x16acd50_0 .net "out_sop_ref", 0 0, L_0x1683ac0;  1 drivers
v0x16acdf0_0 .var/2u "stats1", 223 0;
v0x16ace90_0 .var/2u "strobe", 0 0;
v0x16acf30_0 .net "tb_match", 0 0, L_0x16b0bb0;  1 drivers
v0x16ad000_0 .net "tb_mismatch", 0 0, L_0x16552d0;  1 drivers
v0x16ad0a0_0 .net "wavedrom_enable", 0 0, v0x16a9860_0;  1 drivers
v0x16ad170_0 .net "wavedrom_title", 511 0, v0x16a9900_0;  1 drivers
L_0x16af680 .concat [ 1 1 0 0], L_0x16ae140, L_0x1683ac0;
L_0x16b0830 .concat [ 1 1 0 0], L_0x16ae140, L_0x1683ac0;
L_0x16b08f0 .concat [ 1 1 0 0], L_0x16b05a0, L_0x16af0a0;
L_0x16b0a00 .concat [ 1 1 0 0], L_0x16ae140, L_0x1683ac0;
L_0x16b0bb0 .cmp/eeq 2, L_0x16af680, L_0x16b0aa0;
S_0x1662ad0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1662940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16556b0 .functor AND 1, v0x16a9450_0, v0x16a9590_0, C4<1>, C4<1>;
L_0x1655a90 .functor NOT 1, v0x16a9310_0, C4<0>, C4<0>, C4<0>;
L_0x1655e70 .functor NOT 1, v0x16a93b0_0, C4<0>, C4<0>, C4<0>;
L_0x16560f0 .functor AND 1, L_0x1655a90, L_0x1655e70, C4<1>, C4<1>;
L_0x166d3d0 .functor AND 1, L_0x16560f0, v0x16a9450_0, C4<1>, C4<1>;
L_0x1683ac0 .functor OR 1, L_0x16556b0, L_0x166d3d0, C4<0>, C4<0>;
L_0x16ad5c0 .functor NOT 1, v0x16a93b0_0, C4<0>, C4<0>, C4<0>;
L_0x16ad630 .functor OR 1, L_0x16ad5c0, v0x16a9590_0, C4<0>, C4<0>;
L_0x16ad740 .functor AND 1, v0x16a9450_0, L_0x16ad630, C4<1>, C4<1>;
L_0x16ad800 .functor NOT 1, v0x16a9310_0, C4<0>, C4<0>, C4<0>;
L_0x16ad8d0 .functor OR 1, L_0x16ad800, v0x16a93b0_0, C4<0>, C4<0>;
L_0x16ad940 .functor AND 1, L_0x16ad740, L_0x16ad8d0, C4<1>, C4<1>;
L_0x16adac0 .functor NOT 1, v0x16a93b0_0, C4<0>, C4<0>, C4<0>;
L_0x16adb30 .functor OR 1, L_0x16adac0, v0x16a9590_0, C4<0>, C4<0>;
L_0x16ada50 .functor AND 1, v0x16a9450_0, L_0x16adb30, C4<1>, C4<1>;
L_0x16adcc0 .functor NOT 1, v0x16a9310_0, C4<0>, C4<0>, C4<0>;
L_0x16addc0 .functor OR 1, L_0x16adcc0, v0x16a9590_0, C4<0>, C4<0>;
L_0x16ade80 .functor AND 1, L_0x16ada50, L_0x16addc0, C4<1>, C4<1>;
L_0x16ae030 .functor XNOR 1, L_0x16ad940, L_0x16ade80, C4<0>, C4<0>;
v0x1654c00_0 .net *"_ivl_0", 0 0, L_0x16556b0;  1 drivers
v0x1655000_0 .net *"_ivl_12", 0 0, L_0x16ad5c0;  1 drivers
v0x16553e0_0 .net *"_ivl_14", 0 0, L_0x16ad630;  1 drivers
v0x16557c0_0 .net *"_ivl_16", 0 0, L_0x16ad740;  1 drivers
v0x1655ba0_0 .net *"_ivl_18", 0 0, L_0x16ad800;  1 drivers
v0x1655f80_0 .net *"_ivl_2", 0 0, L_0x1655a90;  1 drivers
v0x1656200_0 .net *"_ivl_20", 0 0, L_0x16ad8d0;  1 drivers
v0x16a7880_0 .net *"_ivl_24", 0 0, L_0x16adac0;  1 drivers
v0x16a7960_0 .net *"_ivl_26", 0 0, L_0x16adb30;  1 drivers
v0x16a7a40_0 .net *"_ivl_28", 0 0, L_0x16ada50;  1 drivers
v0x16a7b20_0 .net *"_ivl_30", 0 0, L_0x16adcc0;  1 drivers
v0x16a7c00_0 .net *"_ivl_32", 0 0, L_0x16addc0;  1 drivers
v0x16a7ce0_0 .net *"_ivl_36", 0 0, L_0x16ae030;  1 drivers
L_0x7f577db9a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16a7da0_0 .net *"_ivl_38", 0 0, L_0x7f577db9a018;  1 drivers
v0x16a7e80_0 .net *"_ivl_4", 0 0, L_0x1655e70;  1 drivers
v0x16a7f60_0 .net *"_ivl_6", 0 0, L_0x16560f0;  1 drivers
v0x16a8040_0 .net *"_ivl_8", 0 0, L_0x166d3d0;  1 drivers
v0x16a8120_0 .net "a", 0 0, v0x16a9310_0;  alias, 1 drivers
v0x16a81e0_0 .net "b", 0 0, v0x16a93b0_0;  alias, 1 drivers
v0x16a82a0_0 .net "c", 0 0, v0x16a9450_0;  alias, 1 drivers
v0x16a8360_0 .net "d", 0 0, v0x16a9590_0;  alias, 1 drivers
v0x16a8420_0 .net "out_pos", 0 0, L_0x16ae140;  alias, 1 drivers
v0x16a84e0_0 .net "out_sop", 0 0, L_0x1683ac0;  alias, 1 drivers
v0x16a85a0_0 .net "pos0", 0 0, L_0x16ad940;  1 drivers
v0x16a8660_0 .net "pos1", 0 0, L_0x16ade80;  1 drivers
L_0x16ae140 .functor MUXZ 1, L_0x7f577db9a018, L_0x16ad940, L_0x16ae030, C4<>;
S_0x16a87e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1662940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16a9310_0 .var "a", 0 0;
v0x16a93b0_0 .var "b", 0 0;
v0x16a9450_0 .var "c", 0 0;
v0x16a94f0_0 .net "clk", 0 0, v0x16aca30_0;  1 drivers
v0x16a9590_0 .var "d", 0 0;
v0x16a9680_0 .var/2u "fail", 0 0;
v0x16a9720_0 .var/2u "fail1", 0 0;
v0x16a97c0_0 .net "tb_match", 0 0, L_0x16b0bb0;  alias, 1 drivers
v0x16a9860_0 .var "wavedrom_enable", 0 0;
v0x16a9900_0 .var "wavedrom_title", 511 0;
E_0x1661120/0 .event negedge, v0x16a94f0_0;
E_0x1661120/1 .event posedge, v0x16a94f0_0;
E_0x1661120 .event/or E_0x1661120/0, E_0x1661120/1;
S_0x16a8b10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16a87e0;
 .timescale -12 -12;
v0x16a8d50_0 .var/2s "i", 31 0;
E_0x1660fc0 .event posedge, v0x16a94f0_0;
S_0x16a8e50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16a87e0;
 .timescale -12 -12;
v0x16a9050_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16a9130 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16a87e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16a9ae0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1662940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16ae2f0 .functor NOT 1, v0x16a9310_0, C4<0>, C4<0>, C4<0>;
L_0x16ae380 .functor NOT 1, v0x16a93b0_0, C4<0>, C4<0>, C4<0>;
L_0x16ae520 .functor AND 1, L_0x16ae2f0, L_0x16ae380, C4<1>, C4<1>;
L_0x16ae630 .functor AND 1, L_0x16ae520, v0x16a9450_0, C4<1>, C4<1>;
L_0x16ae830 .functor NOT 1, v0x16a9590_0, C4<0>, C4<0>, C4<0>;
L_0x16ae9b0 .functor AND 1, L_0x16ae630, L_0x16ae830, C4<1>, C4<1>;
L_0x16aeb00 .functor AND 1, v0x16a9310_0, v0x16a93b0_0, C4<1>, C4<1>;
L_0x16aec80 .functor AND 1, L_0x16aeb00, v0x16a9450_0, C4<1>, C4<1>;
L_0x16aed90 .functor AND 1, L_0x16aec80, v0x16a9590_0, C4<1>, C4<1>;
L_0x16aee50 .functor OR 1, L_0x16ae9b0, L_0x16aed90, C4<0>, C4<0>;
L_0x16aefc0 .functor NOT 1, v0x16a9310_0, C4<0>, C4<0>, C4<0>;
L_0x16af030 .functor AND 1, L_0x16aefc0, v0x16a93b0_0, C4<1>, C4<1>;
L_0x16af110 .functor AND 1, L_0x16af030, v0x16a9450_0, C4<1>, C4<1>;
L_0x16af1d0 .functor AND 1, L_0x16af110, v0x16a9590_0, C4<1>, C4<1>;
L_0x16af0a0 .functor OR 1, L_0x16aee50, L_0x16af1d0, C4<0>, C4<0>;
L_0x16af400 .functor OR 1, v0x16a9310_0, v0x16a93b0_0, C4<0>, C4<0>;
L_0x16af500 .functor NOT 1, v0x16a9450_0, C4<0>, C4<0>, C4<0>;
L_0x16af570 .functor OR 1, L_0x16af400, L_0x16af500, C4<0>, C4<0>;
L_0x16af720 .functor OR 1, L_0x16af570, v0x16a9590_0, C4<0>, C4<0>;
L_0x16af7e0 .functor NOT 1, v0x16a93b0_0, C4<0>, C4<0>, C4<0>;
L_0x16af900 .functor OR 1, v0x16a9310_0, L_0x16af7e0, C4<0>, C4<0>;
L_0x16af9c0 .functor OR 1, L_0x16af900, v0x16a9450_0, C4<0>, C4<0>;
L_0x16afb40 .functor NOT 1, v0x16a9590_0, C4<0>, C4<0>, C4<0>;
L_0x16afbb0 .functor OR 1, L_0x16af9c0, L_0x16afb40, C4<0>, C4<0>;
L_0x16afd90 .functor AND 1, L_0x16af720, L_0x16afbb0, C4<1>, C4<1>;
L_0x16afea0 .functor NOT 1, v0x16a9310_0, C4<0>, C4<0>, C4<0>;
L_0x16afff0 .functor NOT 1, v0x16a93b0_0, C4<0>, C4<0>, C4<0>;
L_0x16b0060 .functor OR 1, L_0x16afea0, L_0x16afff0, C4<0>, C4<0>;
L_0x16b0260 .functor OR 1, L_0x16b0060, v0x16a9450_0, C4<0>, C4<0>;
L_0x16b0320 .functor NOT 1, v0x16a9590_0, C4<0>, C4<0>, C4<0>;
L_0x16b0490 .functor OR 1, L_0x16b0260, L_0x16b0320, C4<0>, C4<0>;
L_0x16b05a0 .functor AND 1, L_0x16afd90, L_0x16b0490, C4<1>, C4<1>;
v0x16a9ca0_0 .net *"_ivl_0", 0 0, L_0x16ae2f0;  1 drivers
v0x16a9d80_0 .net *"_ivl_10", 0 0, L_0x16ae9b0;  1 drivers
v0x16a9e60_0 .net *"_ivl_12", 0 0, L_0x16aeb00;  1 drivers
v0x16a9f50_0 .net *"_ivl_14", 0 0, L_0x16aec80;  1 drivers
v0x16aa030_0 .net *"_ivl_16", 0 0, L_0x16aed90;  1 drivers
v0x16aa160_0 .net *"_ivl_18", 0 0, L_0x16aee50;  1 drivers
v0x16aa240_0 .net *"_ivl_2", 0 0, L_0x16ae380;  1 drivers
v0x16aa320_0 .net *"_ivl_20", 0 0, L_0x16aefc0;  1 drivers
v0x16aa400_0 .net *"_ivl_22", 0 0, L_0x16af030;  1 drivers
v0x16aa570_0 .net *"_ivl_24", 0 0, L_0x16af110;  1 drivers
v0x16aa650_0 .net *"_ivl_26", 0 0, L_0x16af1d0;  1 drivers
v0x16aa730_0 .net *"_ivl_30", 0 0, L_0x16af400;  1 drivers
v0x16aa810_0 .net *"_ivl_32", 0 0, L_0x16af500;  1 drivers
v0x16aa8f0_0 .net *"_ivl_34", 0 0, L_0x16af570;  1 drivers
v0x16aa9d0_0 .net *"_ivl_36", 0 0, L_0x16af720;  1 drivers
v0x16aaab0_0 .net *"_ivl_38", 0 0, L_0x16af7e0;  1 drivers
v0x16aab90_0 .net *"_ivl_4", 0 0, L_0x16ae520;  1 drivers
v0x16aad80_0 .net *"_ivl_40", 0 0, L_0x16af900;  1 drivers
v0x16aae60_0 .net *"_ivl_42", 0 0, L_0x16af9c0;  1 drivers
v0x16aaf40_0 .net *"_ivl_44", 0 0, L_0x16afb40;  1 drivers
v0x16ab020_0 .net *"_ivl_46", 0 0, L_0x16afbb0;  1 drivers
v0x16ab100_0 .net *"_ivl_48", 0 0, L_0x16afd90;  1 drivers
v0x16ab1e0_0 .net *"_ivl_50", 0 0, L_0x16afea0;  1 drivers
v0x16ab2c0_0 .net *"_ivl_52", 0 0, L_0x16afff0;  1 drivers
v0x16ab3a0_0 .net *"_ivl_54", 0 0, L_0x16b0060;  1 drivers
v0x16ab480_0 .net *"_ivl_56", 0 0, L_0x16b0260;  1 drivers
v0x16ab560_0 .net *"_ivl_58", 0 0, L_0x16b0320;  1 drivers
v0x16ab640_0 .net *"_ivl_6", 0 0, L_0x16ae630;  1 drivers
v0x16ab720_0 .net *"_ivl_60", 0 0, L_0x16b0490;  1 drivers
v0x16ab800_0 .net *"_ivl_8", 0 0, L_0x16ae830;  1 drivers
v0x16ab8e0_0 .net "a", 0 0, v0x16a9310_0;  alias, 1 drivers
v0x16ab980_0 .net "b", 0 0, v0x16a93b0_0;  alias, 1 drivers
v0x16aba70_0 .net "c", 0 0, v0x16a9450_0;  alias, 1 drivers
v0x16abd70_0 .net "d", 0 0, v0x16a9590_0;  alias, 1 drivers
v0x16abe60_0 .net "out_pos", 0 0, L_0x16b05a0;  alias, 1 drivers
v0x16abf20_0 .net "out_sop", 0 0, L_0x16af0a0;  alias, 1 drivers
S_0x16ac0a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1662940;
 .timescale -12 -12;
E_0x164a9f0 .event anyedge, v0x16ace90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16ace90_0;
    %nor/r;
    %assign/vec4 v0x16ace90_0, 0;
    %wait E_0x164a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16a87e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a9680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16a9720_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16a87e0;
T_4 ;
    %wait E_0x1661120;
    %load/vec4 v0x16a97c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16a9680_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16a87e0;
T_5 ;
    %wait E_0x1660fc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %wait E_0x1660fc0;
    %load/vec4 v0x16a9680_0;
    %store/vec4 v0x16a9720_0, 0, 1;
    %fork t_1, S_0x16a8b10;
    %jmp t_0;
    .scope S_0x16a8b10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16a8d50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16a8d50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1660fc0;
    %load/vec4 v0x16a8d50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16a8d50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16a8d50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16a87e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1661120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16a9590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a9450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16a93b0_0, 0;
    %assign/vec4 v0x16a9310_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16a9680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16a9720_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1662940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16aca30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ace90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1662940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16aca30_0;
    %inv;
    %store/vec4 v0x16aca30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1662940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16a94f0_0, v0x16ad000_0, v0x16ac850_0, v0x16ac8f0_0, v0x16ac990_0, v0x16acad0_0, v0x16acd50_0, v0x16accb0_0, v0x16acc10_0, v0x16acb70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1662940;
T_9 ;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1662940;
T_10 ;
    %wait E_0x1661120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16acdf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16acdf0_0, 4, 32;
    %load/vec4 v0x16acf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16acdf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16acdf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16acdf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16acd50_0;
    %load/vec4 v0x16acd50_0;
    %load/vec4 v0x16accb0_0;
    %xor;
    %load/vec4 v0x16acd50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16acdf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16acdf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16acc10_0;
    %load/vec4 v0x16acc10_0;
    %load/vec4 v0x16acb70_0;
    %xor;
    %load/vec4 v0x16acc10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16acdf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16acdf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16acdf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response19/top_module.sv";
