-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "11/29/2017 16:46:50"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS_System IS
    PORT (
	CLOCK_50 : IN std_logic;
	BUTTON : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX3_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1_D : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0_D : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END MIPS_System;

-- Design Ports Information
-- HEX3_D[0]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[2]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[4]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3_D[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[1]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[3]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2_D[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[2]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[3]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[4]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[5]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1_D[6]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[0]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0_D[6]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[2]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[6]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[7]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[8]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDG[9]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SW[9]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[2]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- BUTTON[1]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MIPS_System IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_BUTTON : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX3_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0_D : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(9 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reset_ff~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \BUTTON[0]~input_o\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \reset_ff~q\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[3]~30_cout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[3]~31_combout\ : std_logic;
SIGNAL \reset_ff~clkctrl_outclk\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[3]~32\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[4]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[4]~34\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[5]~36\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[6]~38\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[7]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[7]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[6]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[6]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[7]~40\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[8]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[8]~42\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[9]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ID_EX|q[3]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[5]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[5]~16_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|branch~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector3~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector3~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[6]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[7]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux24~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[7]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[7]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux56~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux25~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[6]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[6]~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[5]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[8]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux55~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux23~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[9]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux54~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux22~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[9]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[9]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[8]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~17\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~19\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux22~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux22~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[9]~44\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[10]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[10]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux53~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[10]~46\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[11]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[11]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux52~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux20~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[13]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[11]~48\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[12]~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[12]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[10]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[7]~11\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[8]~13\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[9]~15\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[10]~17\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[11]~19\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[12]~21\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[13]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[13]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[13]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[12]~50\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[13]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[13]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux18~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[13]~23\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[14]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[14]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[14]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[13]~52\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[14]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[14]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[15]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[14]~25\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[15]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[15]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[15]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[14]~54\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[15]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[15]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[12]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux51~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[12]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[11]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~21\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~23\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~25\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux19~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[21]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux10~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[22]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux9~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[23]~43\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[24]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[24]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[24]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[15]~56\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[16]~57_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[15]~27\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[16]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[16]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux15~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[16]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[16]~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[16]~58\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[17]~59_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[17]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux14~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[16]~29\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[17]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[17]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[17]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[17]~60\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[18]~62\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[19]~63_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[17]~31\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[18]~33\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[19]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[19]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux12~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[19]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[19]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[19]~64\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[20]~66\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[21]~68\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[22]~70\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[23]~72\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[24]~73_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[24]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux7~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[19]~35\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[20]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[20]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux11~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[20]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[20]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[20]~65_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[20]~37\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[21]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[21]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[21]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[21]~67_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[21]~39\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[22]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[22]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[22]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[22]~69_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[22]~41\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[23]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[23]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[23]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[23]~71_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[23]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[24]~45\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[25]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[25]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[25]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[24]~74\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[25]~75_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[25]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux6~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[11]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux20~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[10]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[10]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux21~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux21~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[8]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux23~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux23~3_combout\ : std_logic;
SIGNAL \Timer|CounterR[0]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux3~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[25]~47\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[26]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[26]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[26]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[25]~76\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[26]~77_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[26]~49\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[27]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[27]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux4~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[27]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[27]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[26]~78\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[27]~79_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[27]~51\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[28]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[28]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[27]~80\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[28]~81_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[28]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux35~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[28]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[28]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[27]~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[27]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux36~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[26]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[26]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux37~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux38~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[25]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[25]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux39~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[24]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[24]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux40~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[23]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[23]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux41~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[22]~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[22]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux42~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[21]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[21]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[20]~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[20]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux43~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux44~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[19]~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[19]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[18]~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[18]~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux45~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[17]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[17]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux46~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux47~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[16]~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[16]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux48~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[15]~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[15]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux49~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[14]~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[14]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux50~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[13]~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[13]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~27\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~29\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~31\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~33\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~35\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~37\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~39\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~41\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~43\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~45\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~47\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~49\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~51\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~53\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~55\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~57\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[28]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux3~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux3~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[26]~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux5~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux5~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[25]~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux6~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[27]~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux4~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux4~3_combout\ : std_logic;
SIGNAL \Decoder|Equal1~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[28]~53\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[29]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[29]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[28]~82\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[29]~83_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[29]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux34~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[29]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[29]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~59\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~60_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[29]~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux2~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[29]~55\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[30]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[30]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[29]~84\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[30]~85_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[30]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[30]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[30]~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux33~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~61\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~62_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[30]~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux1~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[18]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux13~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[30]~57\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[31]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[31]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[30]~86\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[31]~87_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[31]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux32~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[31]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[31]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[31]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~63\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~64_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux0~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux0~4_combout\ : std_logic;
SIGNAL \Decoder|Equal1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux18~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[20]~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux11~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[19]~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux12~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[16]~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux15~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[17]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux14~3_combout\ : std_logic;
SIGNAL \Decoder|Equal1~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[24]~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux7~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux7~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[21]~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux10~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[23]~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux8~3_combout\ : std_logic;
SIGNAL \Decoder|Equal1~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux16~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux17~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~30_combout\ : std_logic;
SIGNAL \Decoder|Equal1~4_combout\ : std_logic;
SIGNAL \Decoder|Equal1~5_combout\ : std_logic;
SIGNAL \Decoder|Equal1~6_combout\ : std_logic;
SIGNAL \Decoder|Equal1~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[65]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID|q[26]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|comb~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID|q[31]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID|q[30]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID|q[29]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|comb~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ra1_mux|y[2]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~3_combout\ : std_logic;
SIGNAL \BUTTON[2]~input_o\ : std_logic;
SIGNAL \uGPIO|button2|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|button2|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|button2|c_state.S14~q\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ra1_mux|y[0]~1_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~2_combout\ : std_logic;
SIGNAL \Timer|CompareR[31]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[65]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[2]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[2]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[1]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[2]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[4]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector2~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector2~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector2~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~31_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~29_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~26_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~50_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~33_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~34_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~35_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~37_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~53_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~38_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~43_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~47_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~41_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~40_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~42_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~39_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~55_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~54_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~48_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux61~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|R5[1]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~52_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux62~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[1]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[1]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[0]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[0]~26_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~1_cout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~3\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~5\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux29~6_combout\ : std_logic;
SIGNAL \uGPIO|Equal1~0_combout\ : std_logic;
SIGNAL \uGPIO|Equal1~1_combout\ : std_logic;
SIGNAL \Decoder|Equal3~0_combout\ : std_logic;
SIGNAL \uGPIO|DataOut[0]~0_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw1|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw1|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~2_combout\ : std_logic;
SIGNAL \BUTTON[1]~input_o\ : std_logic;
SIGNAL \uGPIO|button1|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|button1|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|button1|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|BUTTON_StatusR~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[65]~2_combout\ : std_logic;
SIGNAL \Timer|Equal2~0_combout\ : std_logic;
SIGNAL \read_data[1]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[65]~3_combout\ : std_logic;
SIGNAL \read_data[1]~9_combout\ : std_logic;
SIGNAL \read_data[1]~10_combout\ : std_logic;
SIGNAL \uGPIO|always3~0_combout\ : std_logic;
SIGNAL \read_data[1]~11_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~3_combout\ : std_logic;
SIGNAL \mips_cpu|c|EX_MEM|q[3]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|c|MEM_WB|q[0]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[1]~4_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|branch~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Equal0~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|pcsrc~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[1]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[1]~57_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[1]~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ra1_mux|y[1]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ra1_mux|y[3]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux30~21_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw0|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw0|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~0_combout\ : std_logic;
SIGNAL \read_data[0]~2_combout\ : std_logic;
SIGNAL \read_data[0]~0_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~0_combout\ : std_logic;
SIGNAL \read_data[0]~1_combout\ : std_logic;
SIGNAL \read_data[0]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[0]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[0]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[0]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[0]~56_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[0]~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux63~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[0]~59_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux31~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[1]~58_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux30~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~4_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~2_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~1_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~0_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~3_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~6_combout\ : std_logic;
SIGNAL \uGPIO|always0~0_combout\ : std_logic;
SIGNAL \uGPIO|BUTTON_StatusR~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw2|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw2|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[68]~4_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux27~19_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw3|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw3|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~4_combout\ : std_logic;
SIGNAL \read_data[3]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|MEM_WB|q[68]~5_combout\ : std_logic;
SIGNAL \read_data[3]~17_combout\ : std_logic;
SIGNAL \read_data[3]~18_combout\ : std_logic;
SIGNAL \read_data[3]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[3]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[3]~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux28~19_combout\ : std_logic;
SIGNAL \read_data[2]~4_combout\ : std_logic;
SIGNAL \read_data[2]~5_combout\ : std_logic;
SIGNAL \read_data[2]~6_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~3_combout\ : std_logic;
SIGNAL \read_data[2]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[2]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[2]~89_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[2]~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux29~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[2]~57_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux29~4_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~5_combout\ : std_logic;
SIGNAL \Timer|Equal3~0_combout\ : std_logic;
SIGNAL \Timer|CounterR[4]~41\ : std_logic;
SIGNAL \Timer|CounterR[5]~42_combout\ : std_logic;
SIGNAL \Timer|CounterR[5]~43\ : std_logic;
SIGNAL \Timer|CounterR[6]~44_combout\ : std_logic;
SIGNAL \Timer|CounterR[6]~45\ : std_logic;
SIGNAL \Timer|CounterR[7]~46_combout\ : std_logic;
SIGNAL \Timer|CounterR[7]~47\ : std_logic;
SIGNAL \Timer|CounterR[8]~48_combout\ : std_logic;
SIGNAL \Timer|CounterR[8]~49\ : std_logic;
SIGNAL \Timer|CounterR[9]~50_combout\ : std_logic;
SIGNAL \Timer|CounterR[9]~51\ : std_logic;
SIGNAL \Timer|CounterR[10]~52_combout\ : std_logic;
SIGNAL \Timer|CounterR[10]~53\ : std_logic;
SIGNAL \Timer|CounterR[11]~54_combout\ : std_logic;
SIGNAL \Timer|CounterR[11]~55\ : std_logic;
SIGNAL \Timer|CounterR[12]~56_combout\ : std_logic;
SIGNAL \Timer|CounterR[12]~57\ : std_logic;
SIGNAL \Timer|CounterR[13]~58_combout\ : std_logic;
SIGNAL \Timer|CounterR[13]~59\ : std_logic;
SIGNAL \Timer|CounterR[14]~60_combout\ : std_logic;
SIGNAL \Timer|CounterR[14]~61\ : std_logic;
SIGNAL \Timer|CounterR[15]~62_combout\ : std_logic;
SIGNAL \Timer|CounterR[15]~63\ : std_logic;
SIGNAL \Timer|CounterR[16]~64_combout\ : std_logic;
SIGNAL \Timer|CounterR[16]~65\ : std_logic;
SIGNAL \Timer|CounterR[17]~66_combout\ : std_logic;
SIGNAL \Timer|CompareR~7_combout\ : std_logic;
SIGNAL \Timer|CompareR~8_combout\ : std_logic;
SIGNAL \Timer|Equal0~10_combout\ : std_logic;
SIGNAL \Timer|CounterR[17]~67\ : std_logic;
SIGNAL \Timer|CounterR[18]~68_combout\ : std_logic;
SIGNAL \Timer|CounterR[18]~69\ : std_logic;
SIGNAL \Timer|CounterR[19]~70_combout\ : std_logic;
SIGNAL \Timer|CounterR[19]~71\ : std_logic;
SIGNAL \Timer|CounterR[20]~72_combout\ : std_logic;
SIGNAL \Timer|CompareR~11_combout\ : std_logic;
SIGNAL \Timer|CompareR~12_combout\ : std_logic;
SIGNAL \Timer|CounterR[20]~73\ : std_logic;
SIGNAL \Timer|CounterR[21]~74_combout\ : std_logic;
SIGNAL \Timer|Equal0~12_combout\ : std_logic;
SIGNAL \Timer|CompareR~9_combout\ : std_logic;
SIGNAL \Timer|CompareR~10_combout\ : std_logic;
SIGNAL \Timer|Equal0~11_combout\ : std_logic;
SIGNAL \Timer|CounterR[21]~75\ : std_logic;
SIGNAL \Timer|CounterR[22]~76_combout\ : std_logic;
SIGNAL \Timer|CounterR[22]~77\ : std_logic;
SIGNAL \Timer|CounterR[23]~78_combout\ : std_logic;
SIGNAL \Timer|CompareR~13_combout\ : std_logic;
SIGNAL \Timer|CompareR~14_combout\ : std_logic;
SIGNAL \Timer|Equal0~13_combout\ : std_logic;
SIGNAL \Timer|Equal0~14_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~8_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~7_combout\ : std_logic;
SIGNAL \Timer|Equal0~3_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~5_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~6_combout\ : std_logic;
SIGNAL \Timer|Equal0~2_combout\ : std_logic;
SIGNAL \Timer|Equal0~0_combout\ : std_logic;
SIGNAL \Timer|Equal0~1_combout\ : std_logic;
SIGNAL \Timer|Equal0~4_combout\ : std_logic;
SIGNAL \Timer|CompareR~18_combout\ : std_logic;
SIGNAL \Timer|CounterR[23]~79\ : std_logic;
SIGNAL \Timer|CounterR[24]~80_combout\ : std_logic;
SIGNAL \Timer|CounterR[24]~81\ : std_logic;
SIGNAL \Timer|CounterR[25]~82_combout\ : std_logic;
SIGNAL \Timer|CounterR[25]~83\ : std_logic;
SIGNAL \Timer|CounterR[26]~84_combout\ : std_logic;
SIGNAL \Timer|CounterR[26]~85\ : std_logic;
SIGNAL \Timer|CounterR[27]~86_combout\ : std_logic;
SIGNAL \Timer|CompareR~17_combout\ : std_logic;
SIGNAL \Timer|Equal0~16_combout\ : std_logic;
SIGNAL \Timer|CompareR~16_combout\ : std_logic;
SIGNAL \Timer|CompareR~15_combout\ : std_logic;
SIGNAL \Timer|Equal0~15_combout\ : std_logic;
SIGNAL \Timer|CompareR~20_combout\ : std_logic;
SIGNAL \Timer|CounterR[27]~87\ : std_logic;
SIGNAL \Timer|CounterR[28]~88_combout\ : std_logic;
SIGNAL \Timer|CounterR[28]~89\ : std_logic;
SIGNAL \Timer|CounterR[29]~90_combout\ : std_logic;
SIGNAL \Timer|CompareR~19_combout\ : std_logic;
SIGNAL \Timer|Equal0~17_combout\ : std_logic;
SIGNAL \Timer|CompareR~21_combout\ : std_logic;
SIGNAL \Timer|CompareR~22_combout\ : std_logic;
SIGNAL \Timer|CounterR[29]~91\ : std_logic;
SIGNAL \Timer|CounterR[30]~92_combout\ : std_logic;
SIGNAL \Timer|CounterR[30]~93\ : std_logic;
SIGNAL \Timer|CounterR[31]~94_combout\ : std_logic;
SIGNAL \Timer|Equal0~18_combout\ : std_logic;
SIGNAL \Timer|Equal0~19_combout\ : std_logic;
SIGNAL \Timer|CompareR~5_combout\ : std_logic;
SIGNAL \Timer|CompareR~6_combout\ : std_logic;
SIGNAL \Timer|Equal0~8_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~9_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R~8_combout\ : std_logic;
SIGNAL \Timer|Equal0~5_combout\ : std_logic;
SIGNAL \Timer|CompareR~1_combout\ : std_logic;
SIGNAL \Timer|CompareR~2_combout\ : std_logic;
SIGNAL \Timer|Equal0~6_combout\ : std_logic;
SIGNAL \Timer|CompareR~3_combout\ : std_logic;
SIGNAL \Timer|CompareR~4_combout\ : std_logic;
SIGNAL \Timer|Equal0~7_combout\ : std_logic;
SIGNAL \Timer|Equal0~9_combout\ : std_logic;
SIGNAL \Timer|Equal0~20_combout\ : std_logic;
SIGNAL \Timer|StatusR~0_combout\ : std_logic;
SIGNAL \Timer|always2~0_combout\ : std_logic;
SIGNAL \Timer|CounterR[0]~33\ : std_logic;
SIGNAL \Timer|CounterR[1]~34_combout\ : std_logic;
SIGNAL \Timer|CounterR[1]~35\ : std_logic;
SIGNAL \Timer|CounterR[2]~36_combout\ : std_logic;
SIGNAL \Timer|CounterR[2]~37\ : std_logic;
SIGNAL \Timer|CounterR[3]~38_combout\ : std_logic;
SIGNAL \Timer|CounterR[3]~39\ : std_logic;
SIGNAL \Timer|CounterR[4]~40_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~36_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S0~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~35_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S1~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~34_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S2~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~33_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S3~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~32_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S4~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~31_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S5~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~30_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S6~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~29_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S7~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~28_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S8~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~27_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S9~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~26_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S10~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~25_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S11~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~24_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S12~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~23_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S13~q\ : std_logic;
SIGNAL \uGPIO|sw4|c_state~22_combout\ : std_logic;
SIGNAL \uGPIO|sw4|c_state.S14~q\ : std_logic;
SIGNAL \uGPIO|SW_StatusR~3_combout\ : std_logic;
SIGNAL \read_data[4]~12_combout\ : std_logic;
SIGNAL \read_data[4]~13_combout\ : std_logic;
SIGNAL \read_data[4]~14_combout\ : std_logic;
SIGNAL \read_data[4]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[4]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[4]~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux59~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[3]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[3]~28_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux60~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~7\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~9\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~11\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~13\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~15\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux24~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|sze|y[31]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[18]~32_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[18]~44_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[18]~45_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q[18]~61_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[18]~30_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux13~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux58~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux57~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux25~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux25~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wrmux|y[3]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Decoder0~49_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[5]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux26~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux26~3_combout\ : std_logic;
SIGNAL \mips_cpu|c|hazard|y[1]~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|hazard|y[1]~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux0~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[4]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|b2[4]~27_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[4]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux27~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux27~3_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|WideOr4~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux2~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[3]~60_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux28~3_combout\ : std_logic;
SIGNAL \mips_cpu|c|hazard|y[0]~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|hazard|y[0]~3_combout\ : std_logic;
SIGNAL \mips_cpu|c|ad|Mux1~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux29~5_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector8~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[26]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux5~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|wd_mux|y[12]~36_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux19~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[12]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[12]~24_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[12]~25_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[11]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[11]~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[11]~23_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux0~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux26~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux21~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[10]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[10]~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[10]~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[9]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[9]~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[9]~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[8]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[8]~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[8]~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q[3]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[2]~1\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[3]~3\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[4]~5\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[5]~7\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[6]~9\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[7]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[7]~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[7]~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|comb~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|comb~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcreg|q[3]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[6]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[6]~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[6]~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[5]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[5]~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[5]~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[4]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[4]~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[4]~9_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~0_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~1_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~2_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~3_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~4_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~5_combout\ : std_logic;
SIGNAL \mips_cpu|hz|stall~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[3]~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[3]~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[3]~7_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Equal0~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Equal0~1_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Selector8~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcadd2|y[2]~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[2]~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|pcmux|y[2]~5_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr7~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr7~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|srcbmux|y[22]~51_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Add0~46_combout\ : std_logic;
SIGNAL \mips_cpu|dp|alu|Mux9~3_combout\ : std_logic;
SIGNAL \Decoder|Equal0~3_combout\ : std_logic;
SIGNAL \Decoder|Equal0~4_combout\ : std_logic;
SIGNAL \Decoder|Equal0~1_combout\ : std_logic;
SIGNAL \Decoder|Equal0~0_combout\ : std_logic;
SIGNAL \Decoder|Equal0~2_combout\ : std_logic;
SIGNAL \Decoder|Equal0~5_combout\ : std_logic;
SIGNAL \Decoder|Equal0~6_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|Decoder0~2_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr9~0_combout\ : std_logic;
SIGNAL \mips_cpu|c|md|WideOr9~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux2~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~7_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~8_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~2_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~3_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~4_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~5_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~6_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~9_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~0_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~1_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~10_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~11_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~12_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~16_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~17_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~18_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~13_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~14_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~15_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~19_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~20_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~21_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~22_combout\ : std_logic;
SIGNAL \mips_cpu|dp|rf|Mux31~23_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~0_combout\ : std_logic;
SIGNAL \uGPIO|Equal0~4_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[6]~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[6]~2_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~3_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~4_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[2]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~5_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~6_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[4]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R~7_combout\ : std_logic;
SIGNAL \uGPIO|HEX3_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[1]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[2]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[4]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX2_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[3]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[1]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[2]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX1_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|HEX0_R[3]~0_combout\ : std_logic;
SIGNAL \uGPIO|HEX0_R[3]~1_combout\ : std_logic;
SIGNAL \uGPIO|HEX0_R[6]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[7]~1_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[1]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[2]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[3]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[5]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[7]~feeder_combout\ : std_logic;
SIGNAL \uGPIO|LEDG_R[9]~feeder_combout\ : std_logic;
SIGNAL \mips_cpu|dp|IF_ID|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|IF_ID_pcplus4|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pll0|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mips_cpu|c|ID_EX|q\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mips_cpu|c|EX_MEM|q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mips_cpu|c|MEM_WB|q\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mips_cpu|dp|pcreg|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R9\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R8\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R7\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R6\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R5\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R4\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R31\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R30\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R3\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R29\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R28\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R27\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R26\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R25\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R24\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R23\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R22\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R21\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R20\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R19\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R18\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R17\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R16\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R15\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R14\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R13\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R12\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R11\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R10\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|rf|R1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|ID_EX|q\ : std_logic_vector(110 DOWNTO 0);
SIGNAL \mips_cpu|dp|ID_EX_pcplus4|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|dp|EX_MEM|q\ : std_logic_vector(69 DOWNTO 0);
SIGNAL \mips_cpu|dp|MEM_WB|q\ : std_logic_vector(68 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|CounterR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Timer|CompareR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|SW_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|LEDG_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX3_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX2_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX1_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|HEX0_R\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \uGPIO|BUTTON_StatusR\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mips_cpu|hz|ALT_INV_stall~6_combout\ : std_logic;
SIGNAL \ALT_INV_reset_ff~q\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_BUTTON <= BUTTON;
ww_SW <= SW;
HEX3_D <= ww_HEX3_D;
HEX2_D <= ww_HEX2_D;
HEX1_D <= ww_HEX1_D;
HEX0_D <= ww_HEX0_D;
LEDG <= ww_LEDG;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\pll0|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK_50~input_o\);

\pll0|altpll_component|auto_generated|wire_pll1_clk\(0) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(0);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(1) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(1);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(2) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(2);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(3) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(3);
\pll0|altpll_component|auto_generated|wire_pll1_clk\(4) <= \pll0|altpll_component|auto_generated|pll1_CLK_bus\(4);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux2~5_combout\ & \mips_cpu|dp|rf|Mux3~0_combout\ & \mips_cpu|dp|rf|Mux4~0_combout\ & \mips_cpu|dp|rf|Mux5~0_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~3_combout\ & \mips_cpu|dp|alu|Mux20~3_combout\ & \mips_cpu|dp|alu|Mux21~3_combout\ & \mips_cpu|dp|alu|Mux22~3_combout\ & 
\mips_cpu|dp|alu|Mux23~3_combout\ & \mips_cpu|dp|alu|Mux24~3_combout\ & \mips_cpu|dp|alu|Mux25~3_combout\ & \mips_cpu|dp|alu|Mux26~3_combout\ & \mips_cpu|dp|alu|Mux27~3_combout\ & \mips_cpu|dp|alu|Mux28~3_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux0~1_combout\ & \mips_cpu|dp|rf|Mux1~0_combout\ & \mips_cpu|dp|rf|Mux30~21_combout\ & \mips_cpu|dp|rf|Mux31~23_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~3_combout\ & \mips_cpu|dp|alu|Mux20~3_combout\ & \mips_cpu|dp|alu|Mux21~3_combout\ & \mips_cpu|dp|alu|Mux22~3_combout\ & 
\mips_cpu|dp|alu|Mux23~3_combout\ & \mips_cpu|dp|alu|Mux24~3_combout\ & \mips_cpu|dp|alu|Mux25~3_combout\ & \mips_cpu|dp|alu|Mux26~3_combout\ & \mips_cpu|dp|alu|Mux27~3_combout\ & \mips_cpu|dp|alu|Mux28~3_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux26~1_combout\ & \mips_cpu|dp|rf|Mux27~19_combout\ & \mips_cpu|dp|rf|Mux28~19_combout\ & \mips_cpu|dp|rf|Mux29~21_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~3_combout\ & \mips_cpu|dp|alu|Mux20~3_combout\ & \mips_cpu|dp|alu|Mux21~3_combout\ & \mips_cpu|dp|alu|Mux22~3_combout\ & 
\mips_cpu|dp|alu|Mux23~3_combout\ & \mips_cpu|dp|alu|Mux24~3_combout\ & \mips_cpu|dp|alu|Mux25~3_combout\ & \mips_cpu|dp|alu|Mux26~3_combout\ & \mips_cpu|dp|alu|Mux27~3_combout\ & \mips_cpu|dp|alu|Mux28~3_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux11~0_combout\ & \mips_cpu|dp|rf|Mux12~0_combout\ & \mips_cpu|dp|rf|Mux14~0_combout\ & \mips_cpu|dp|rf|Mux15~0_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~3_combout\ & \mips_cpu|dp|alu|Mux20~3_combout\ & \mips_cpu|dp|alu|Mux21~3_combout\ & \mips_cpu|dp|alu|Mux22~3_combout\ & 
\mips_cpu|dp|alu|Mux23~3_combout\ & \mips_cpu|dp|alu|Mux24~3_combout\ & \mips_cpu|dp|alu|Mux25~3_combout\ & \mips_cpu|dp|alu|Mux26~3_combout\ & \mips_cpu|dp|alu|Mux27~3_combout\ & \mips_cpu|dp|alu|Mux28~3_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux7~0_combout\ & \mips_cpu|dp|rf|Mux9~0_combout\ & \mips_cpu|dp|rf|Mux10~0_combout\ & \mips_cpu|dp|rf|Mux13~0_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~3_combout\ & \mips_cpu|dp|alu|Mux20~3_combout\ & \mips_cpu|dp|alu|Mux21~3_combout\ & \mips_cpu|dp|alu|Mux22~3_combout\ & 
\mips_cpu|dp|alu|Mux23~3_combout\ & \mips_cpu|dp|alu|Mux24~3_combout\ & \mips_cpu|dp|alu|Mux25~3_combout\ & \mips_cpu|dp|alu|Mux26~3_combout\ & \mips_cpu|dp|alu|Mux27~3_combout\ & \mips_cpu|dp|alu|Mux28~3_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux6~0_combout\ & \mips_cpu|dp|rf|Mux8~0_combout\ & \mips_cpu|dp|rf|Mux20~0_combout\ & \mips_cpu|dp|rf|Mux21~0_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~3_combout\ & \mips_cpu|dp|alu|Mux20~3_combout\ & \mips_cpu|dp|alu|Mux21~3_combout\ & \mips_cpu|dp|alu|Mux22~3_combout\ & 
\mips_cpu|dp|alu|Mux23~3_combout\ & \mips_cpu|dp|alu|Mux24~3_combout\ & \mips_cpu|dp|alu|Mux25~3_combout\ & \mips_cpu|dp|alu|Mux26~3_combout\ & \mips_cpu|dp|alu|Mux27~3_combout\ & \mips_cpu|dp|alu|Mux28~3_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux22~0_combout\ & \mips_cpu|dp|rf|Mux23~0_combout\ & \mips_cpu|dp|rf|Mux24~0_combout\ & \mips_cpu|dp|rf|Mux25~0_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~3_combout\ & \mips_cpu|dp|alu|Mux20~3_combout\ & \mips_cpu|dp|alu|Mux21~3_combout\ & \mips_cpu|dp|alu|Mux22~3_combout\ & 
\mips_cpu|dp|alu|Mux23~3_combout\ & \mips_cpu|dp|alu|Mux24~3_combout\ & \mips_cpu|dp|alu|Mux25~3_combout\ & \mips_cpu|dp|alu|Mux26~3_combout\ & \mips_cpu|dp|alu|Mux27~3_combout\ & \mips_cpu|dp|alu|Mux28~3_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(3);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\ <= (\mips_cpu|dp|rf|Mux16~0_combout\ & \mips_cpu|dp|rf|Mux17~0_combout\ & \mips_cpu|dp|rf|Mux18~0_combout\ & \mips_cpu|dp|rf|Mux19~0_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\mips_cpu|dp|pcreg|q\(12) & \mips_cpu|dp|pcreg|q\(11) & \mips_cpu|dp|pcreg|q\(10) & \mips_cpu|dp|pcreg|q\(9) & \mips_cpu|dp|pcreg|q\(8) & \mips_cpu|dp|pcreg|q\(7)
& \mips_cpu|dp|pcreg|q\(6) & \mips_cpu|dp|pcreg|q\(5) & \mips_cpu|dp|pcreg|q\(4) & \mips_cpu|dp|pcreg|q\(3) & \mips_cpu|dp|pcreg|q\(2));

\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\mips_cpu|dp|alu|Mux19~3_combout\ & \mips_cpu|dp|alu|Mux20~3_combout\ & \mips_cpu|dp|alu|Mux21~3_combout\ & \mips_cpu|dp|alu|Mux22~3_combout\ & 
\mips_cpu|dp|alu|Mux23~3_combout\ & \mips_cpu|dp|alu|Mux24~3_combout\ & \mips_cpu|dp|alu|Mux25~3_combout\ & \mips_cpu|dp|alu|Mux26~3_combout\ & \mips_cpu|dp|alu|Mux27~3_combout\ & \mips_cpu|dp|alu|Mux28~3_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\);

\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15) <= \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);

\reset_ff~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset_ff~q\);

\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(0));

\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(1));

\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \pll0|altpll_component|auto_generated|wire_pll1_clk\(2));
\mips_cpu|hz|ALT_INV_stall~6_combout\ <= NOT \mips_cpu|hz|stall~6_combout\;
\ALT_INV_reset_ff~q\ <= NOT \reset_ff~q\;

-- Location: IOOBUF_X32_Y29_N23
\HEX3_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(0),
	devoe => ww_devoe,
	o => ww_HEX3_D(0));

-- Location: IOOBUF_X39_Y29_N16
\HEX3_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(1),
	devoe => ww_devoe,
	o => ww_HEX3_D(1));

-- Location: IOOBUF_X32_Y29_N9
\HEX3_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(2),
	devoe => ww_devoe,
	o => ww_HEX3_D(2));

-- Location: IOOBUF_X32_Y29_N2
\HEX3_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(3),
	devoe => ww_devoe,
	o => ww_HEX3_D(3));

-- Location: IOOBUF_X37_Y29_N23
\HEX3_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(4),
	devoe => ww_devoe,
	o => ww_HEX3_D(4));

-- Location: IOOBUF_X37_Y29_N30
\HEX3_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(5),
	devoe => ww_devoe,
	o => ww_HEX3_D(5));

-- Location: IOOBUF_X39_Y29_N30
\HEX3_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX3_R\(6),
	devoe => ww_devoe,
	o => ww_HEX3_D(6));

-- Location: IOOBUF_X32_Y29_N30
\HEX2_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(0),
	devoe => ww_devoe,
	o => ww_HEX2_D(0));

-- Location: IOOBUF_X30_Y29_N30
\HEX2_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(1),
	devoe => ww_devoe,
	o => ww_HEX2_D(1));

-- Location: IOOBUF_X28_Y29_N2
\HEX2_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(2),
	devoe => ww_devoe,
	o => ww_HEX2_D(2));

-- Location: IOOBUF_X30_Y29_N2
\HEX2_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(3),
	devoe => ww_devoe,
	o => ww_HEX2_D(3));

-- Location: IOOBUF_X30_Y29_N16
\HEX2_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(4),
	devoe => ww_devoe,
	o => ww_HEX2_D(4));

-- Location: IOOBUF_X30_Y29_N23
\HEX2_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(5),
	devoe => ww_devoe,
	o => ww_HEX2_D(5));

-- Location: IOOBUF_X37_Y29_N2
\HEX2_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX2_R\(6),
	devoe => ww_devoe,
	o => ww_HEX2_D(6));

-- Location: IOOBUF_X21_Y29_N2
\HEX1_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(0),
	devoe => ww_devoe,
	o => ww_HEX1_D(0));

-- Location: IOOBUF_X21_Y29_N9
\HEX1_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(1),
	devoe => ww_devoe,
	o => ww_HEX1_D(1));

-- Location: IOOBUF_X23_Y29_N2
\HEX1_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(2),
	devoe => ww_devoe,
	o => ww_HEX1_D(2));

-- Location: IOOBUF_X23_Y29_N23
\HEX1_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(3),
	devoe => ww_devoe,
	o => ww_HEX1_D(3));

-- Location: IOOBUF_X23_Y29_N30
\HEX1_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(4),
	devoe => ww_devoe,
	o => ww_HEX1_D(4));

-- Location: IOOBUF_X28_Y29_N16
\HEX1_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(5),
	devoe => ww_devoe,
	o => ww_HEX1_D(5));

-- Location: IOOBUF_X26_Y29_N23
\HEX1_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX1_R\(6),
	devoe => ww_devoe,
	o => ww_HEX1_D(6));

-- Location: IOOBUF_X21_Y29_N23
\HEX0_D[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(0),
	devoe => ww_devoe,
	o => ww_HEX0_D(0));

-- Location: IOOBUF_X21_Y29_N30
\HEX0_D[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(1),
	devoe => ww_devoe,
	o => ww_HEX0_D(1));

-- Location: IOOBUF_X26_Y29_N2
\HEX0_D[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(2),
	devoe => ww_devoe,
	o => ww_HEX0_D(2));

-- Location: IOOBUF_X28_Y29_N30
\HEX0_D[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(3),
	devoe => ww_devoe,
	o => ww_HEX0_D(3));

-- Location: IOOBUF_X26_Y29_N9
\HEX0_D[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(4),
	devoe => ww_devoe,
	o => ww_HEX0_D(4));

-- Location: IOOBUF_X28_Y29_N23
\HEX0_D[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(5),
	devoe => ww_devoe,
	o => ww_HEX0_D(5));

-- Location: IOOBUF_X26_Y29_N16
\HEX0_D[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|HEX0_R\(6),
	devoe => ww_devoe,
	o => ww_HEX0_D(6));

-- Location: IOOBUF_X0_Y20_N9
\LEDG[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(0),
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X0_Y20_N2
\LEDG[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(1),
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X0_Y21_N23
\LEDG[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(2),
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X0_Y21_N16
\LEDG[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(3),
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X0_Y24_N23
\LEDG[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(4),
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X0_Y24_N16
\LEDG[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(5),
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X0_Y26_N23
\LEDG[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(6),
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X0_Y26_N16
\LEDG[7]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(7),
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X0_Y27_N9
\LEDG[8]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(8),
	devoe => ww_devoe,
	o => ww_LEDG(8));

-- Location: IOOBUF_X0_Y27_N16
\LEDG[9]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uGPIO|LEDG_R\(9),
	devoe => ww_devoe,
	o => ww_LEDG(9));

-- Location: IOIBUF_X41_Y15_N1
\CLOCK_50~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLL_2
\pll0|altpll_component|auto_generated|pll1\ : cycloneiii_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 30,
	c1_initial => 16,
	c1_low => 30,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 30,
	c2_initial => 31,
	c2_low => 30,
	c2_mode => "even",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 5,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "25000",
	clk2_counter => "c2",
	clk2_divide_by => 5,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 1,
	clk2_phase_shift => "50000",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 3418,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \pll0|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \pll0|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \pll0|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G8
\pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X0_Y21_N8
\BUTTON[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(0),
	o => \BUTTON[0]~input_o\);

-- Location: LCCOMB_X11_Y18_N22
reset : cycloneiii_lcell_comb
-- Equation(s):
-- \reset~combout\ = (\pll0|altpll_component|auto_generated|wire_pll1_locked\ & \BUTTON[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pll0|altpll_component|auto_generated|wire_pll1_locked\,
	datad => \BUTTON[0]~input_o\,
	combout => \reset~combout\);

-- Location: FF_X11_Y18_N23
reset_ff : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \reset_ff~q\);

-- Location: CLKCTRL_G9
\pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G7
\pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X14_Y16_N24
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X15_Y23_N2
\mips_cpu|dp|IF_ID_pcplus4|q[3]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[3]~30_cout\ = CARRY(\mips_cpu|dp|pcreg|q\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(2),
	datad => VCC,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[3]~30_cout\);

-- Location: LCCOMB_X15_Y23_N4
\mips_cpu|dp|IF_ID_pcplus4|q[3]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[3]~31_combout\ = (\mips_cpu|dp|pcreg|q\(3) & (!\mips_cpu|dp|IF_ID_pcplus4|q[3]~30_cout\)) # (!\mips_cpu|dp|pcreg|q\(3) & ((\mips_cpu|dp|IF_ID_pcplus4|q[3]~30_cout\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[3]~32\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[3]~30_cout\) # (!\mips_cpu|dp|pcreg|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(3),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[3]~30_cout\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[3]~31_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[3]~32\);

-- Location: CLKCTRL_G10
\reset_ff~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_ff~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_ff~clkctrl_outclk\);

-- Location: LCCOMB_X15_Y23_N6
\mips_cpu|dp|IF_ID_pcplus4|q[4]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[4]~33_combout\ = (\mips_cpu|dp|pcreg|q\(4) & (\mips_cpu|dp|IF_ID_pcplus4|q[3]~32\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(4) & (!\mips_cpu|dp|IF_ID_pcplus4|q[3]~32\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[4]~34\ = CARRY((\mips_cpu|dp|pcreg|q\(4) & !\mips_cpu|dp|IF_ID_pcplus4|q[3]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(4),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[3]~32\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[4]~33_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[4]~34\);

-- Location: FF_X15_Y23_N7
\mips_cpu|dp|IF_ID_pcplus4|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[4]~33_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(4));

-- Location: FF_X19_Y20_N3
\mips_cpu|dp|ID_EX_pcplus4|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(4),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(4));

-- Location: FF_X17_Y20_N21
\mips_cpu|dp|IF_ID|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(5));

-- Location: LCCOMB_X15_Y23_N8
\mips_cpu|dp|IF_ID_pcplus4|q[5]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[5]~35_combout\ = (\mips_cpu|dp|pcreg|q\(5) & (!\mips_cpu|dp|IF_ID_pcplus4|q[4]~34\)) # (!\mips_cpu|dp|pcreg|q\(5) & ((\mips_cpu|dp|IF_ID_pcplus4|q[4]~34\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[5]~36\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[4]~34\) # (!\mips_cpu|dp|pcreg|q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(5),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[4]~34\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[5]~35_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[5]~36\);

-- Location: LCCOMB_X15_Y23_N10
\mips_cpu|dp|IF_ID_pcplus4|q[6]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[6]~37_combout\ = (\mips_cpu|dp|pcreg|q\(6) & (\mips_cpu|dp|IF_ID_pcplus4|q[5]~36\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(6) & (!\mips_cpu|dp|IF_ID_pcplus4|q[5]~36\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[6]~38\ = CARRY((\mips_cpu|dp|pcreg|q\(6) & !\mips_cpu|dp|IF_ID_pcplus4|q[5]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(6),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[5]~36\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[6]~37_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[6]~38\);

-- Location: LCCOMB_X15_Y23_N12
\mips_cpu|dp|IF_ID_pcplus4|q[7]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[7]~39_combout\ = (\mips_cpu|dp|pcreg|q\(7) & (!\mips_cpu|dp|IF_ID_pcplus4|q[6]~38\)) # (!\mips_cpu|dp|pcreg|q\(7) & ((\mips_cpu|dp|IF_ID_pcplus4|q[6]~38\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[7]~40\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[6]~38\) # (!\mips_cpu|dp|pcreg|q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(7),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[6]~38\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[7]~39_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[7]~40\);

-- Location: FF_X15_Y23_N13
\mips_cpu|dp|IF_ID_pcplus4|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[7]~39_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(7));

-- Location: LCCOMB_X17_Y23_N0
\mips_cpu|dp|ID_EX_pcplus4|q[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[7]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(7),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[7]~feeder_combout\);

-- Location: FF_X17_Y23_N1
\mips_cpu|dp|ID_EX_pcplus4|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[7]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(7));

-- Location: FF_X15_Y23_N11
\mips_cpu|dp|IF_ID_pcplus4|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[6]~37_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(6));

-- Location: LCCOMB_X16_Y23_N16
\mips_cpu|dp|ID_EX_pcplus4|q[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[6]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(6),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[6]~feeder_combout\);

-- Location: FF_X16_Y23_N17
\mips_cpu|dp|ID_EX_pcplus4|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[6]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(6));

-- Location: LCCOMB_X15_Y23_N14
\mips_cpu|dp|IF_ID_pcplus4|q[8]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[8]~41_combout\ = (\mips_cpu|dp|pcreg|q\(8) & (\mips_cpu|dp|IF_ID_pcplus4|q[7]~40\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(8) & (!\mips_cpu|dp|IF_ID_pcplus4|q[7]~40\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[8]~42\ = CARRY((\mips_cpu|dp|pcreg|q\(8) & !\mips_cpu|dp|IF_ID_pcplus4|q[7]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(8),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[7]~40\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[8]~41_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[8]~42\);

-- Location: FF_X15_Y23_N15
\mips_cpu|dp|IF_ID_pcplus4|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[8]~41_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(8));

-- Location: LCCOMB_X16_Y23_N18
\mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(8),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder_combout\);

-- Location: FF_X16_Y23_N19
\mips_cpu|dp|ID_EX_pcplus4|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[8]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(8));

-- Location: LCCOMB_X15_Y23_N16
\mips_cpu|dp|IF_ID_pcplus4|q[9]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[9]~43_combout\ = (\mips_cpu|dp|pcreg|q\(9) & (!\mips_cpu|dp|IF_ID_pcplus4|q[8]~42\)) # (!\mips_cpu|dp|pcreg|q\(9) & ((\mips_cpu|dp|IF_ID_pcplus4|q[8]~42\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[9]~44\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[8]~42\) # (!\mips_cpu|dp|pcreg|q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(9),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[8]~42\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[9]~43_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[9]~44\);

-- Location: FF_X15_Y23_N17
\mips_cpu|dp|IF_ID_pcplus4|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[9]~43_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(9));

-- Location: LCCOMB_X14_Y23_N30
\mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(9),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder_combout\);

-- Location: FF_X14_Y23_N31
\mips_cpu|dp|ID_EX_pcplus4|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[9]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(9));

-- Location: FF_X17_Y20_N17
\mips_cpu|c|ID_EX|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(5));

-- Location: FF_X17_Y20_N19
\mips_cpu|c|ID_EX|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(4));

-- Location: LCCOMB_X17_Y20_N16
\mips_cpu|c|ad|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~0_combout\ = (\mips_cpu|c|ID_EX|q\(5) & !\mips_cpu|c|ID_EX|q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|c|ID_EX|q\(5),
	datad => \mips_cpu|c|ID_EX|q\(4),
	combout => \mips_cpu|c|ad|Mux2~0_combout\);

-- Location: LCCOMB_X17_Y20_N6
\mips_cpu|c|ID_EX|q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ID_EX|q[3]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	combout => \mips_cpu|c|ID_EX|q[3]~feeder_combout\);

-- Location: FF_X17_Y20_N7
\mips_cpu|c|ID_EX|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|ID_EX|q[3]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(3));

-- Location: FF_X17_Y20_N29
\mips_cpu|c|ID_EX|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(2));

-- Location: FF_X17_Y20_N11
\mips_cpu|c|ID_EX|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(1));

-- Location: LCCOMB_X17_Y20_N18
\mips_cpu|c|ad|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~0_combout\ = (!\mips_cpu|c|ID_EX|q\(3) & (\mips_cpu|c|ID_EX|q\(5) & (!\mips_cpu|c|ID_EX|q\(4) & !\mips_cpu|c|ID_EX|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(3),
	datab => \mips_cpu|c|ID_EX|q\(5),
	datac => \mips_cpu|c|ID_EX|q\(4),
	datad => \mips_cpu|c|ID_EX|q\(1),
	combout => \mips_cpu|c|ad|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y24_N4
\mips_cpu|c|md|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~0_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	combout => \mips_cpu|c|md|Decoder0~0_combout\);

-- Location: LCCOMB_X16_Y21_N24
\mips_cpu|c|md|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & (\mips_cpu|c|md|Decoder0~0_combout\ & \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datac => \mips_cpu|c|md|Decoder0~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	combout => \mips_cpu|c|md|Decoder0~1_combout\);

-- Location: FF_X15_Y23_N9
\mips_cpu|dp|IF_ID_pcplus4|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[5]~35_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(5));

-- Location: LCCOMB_X16_Y22_N10
\mips_cpu|dp|wd_mux|y[5]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[5]~16_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(5) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(5),
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[5]~16_combout\);

-- Location: LCCOMB_X15_Y24_N2
\mips_cpu|c|md|branch~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|branch~0_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	combout => \mips_cpu|c|md|branch~0_combout\);

-- Location: LCCOMB_X15_Y24_N22
\mips_cpu|c|md|Selector3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector3~0_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & (\mips_cpu|c|md|Equal0~1_combout\ & \mips_cpu|c|md|branch~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|branch~0_combout\,
	combout => \mips_cpu|c|md|Selector3~0_combout\);

-- Location: LCCOMB_X15_Y24_N8
\mips_cpu|c|md|Selector3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector3~1_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & \mips_cpu|c|md|Selector3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \mips_cpu|c|md|Selector3~0_combout\,
	combout => \mips_cpu|c|md|Selector3~1_combout\);

-- Location: FF_X15_Y24_N9
\mips_cpu|c|ID_EX|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|Selector3~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(9));

-- Location: LCCOMB_X16_Y22_N0
\mips_cpu|dp|wd_mux|y[6]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[6]~15_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(6) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(6),
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[6]~15_combout\);

-- Location: FF_X16_Y22_N1
\mips_cpu|dp|rf|R31[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[6]~15_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(6));

-- Location: FF_X17_Y22_N3
\mips_cpu|dp|ID_EX_pcplus4|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(18),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(18));

-- Location: LCCOMB_X14_Y23_N24
\mips_cpu|dp|wd_mux|y[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[7]~14_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(7) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(7),
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[7]~14_combout\);

-- Location: FF_X14_Y23_N25
\mips_cpu|dp|rf|R31[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[7]~14_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(7));

-- Location: LCCOMB_X20_Y23_N4
\mips_cpu|dp|rf|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux24~0_combout\ = (\mips_cpu|dp|rf|R31\(7) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(7),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux24~0_combout\);

-- Location: LCCOMB_X16_Y21_N26
\mips_cpu|dp|srcbmux|y[7]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[7]~18_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(7)))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(7),
	datad => \mips_cpu|dp|rf|Mux24~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[7]~18_combout\);

-- Location: LCCOMB_X16_Y21_N4
\mips_cpu|dp|alu|b2[7]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[7]~48_combout\ = \mips_cpu|dp|srcbmux|y[7]~18_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[7]~18_combout\,
	datab => \mips_cpu|c|ad|Mux0~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(6),
	datad => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|dp|alu|b2[7]~48_combout\);

-- Location: LCCOMB_X20_Y23_N18
\mips_cpu|dp|rf|Mux56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux56~0_combout\ = (\mips_cpu|dp|rf|R31\(7) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(7),
	datad => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux56~0_combout\);

-- Location: LCCOMB_X20_Y23_N24
\mips_cpu|dp|rf|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux25~0_combout\ = (\mips_cpu|dp|rf|R31\(6) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(6),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux25~0_combout\);

-- Location: LCCOMB_X17_Y18_N0
\mips_cpu|dp|srcbmux|y[6]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[6]~19_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|IF_ID|q\(6) & !\mips_cpu|c|md|Decoder0~1_combout\)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|Mux25~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(6),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[6]~19_combout\);

-- Location: LCCOMB_X15_Y20_N0
\mips_cpu|dp|alu|b2[6]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[6]~49_combout\ = \mips_cpu|dp|srcbmux|y[6]~19_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~0_combout\,
	datab => \mips_cpu|c|ID_EX|q\(7),
	datac => \mips_cpu|dp|srcbmux|y[6]~19_combout\,
	datad => \mips_cpu|c|ID_EX|q\(6),
	combout => \mips_cpu|dp|alu|b2[6]~49_combout\);

-- Location: LCCOMB_X15_Y20_N10
\mips_cpu|dp|alu|b2[5]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[5]~50_combout\ = \mips_cpu|dp|srcbmux|y[5]~20_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ad|Mux0~0_combout\) # (!\mips_cpu|c|ID_EX|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(6),
	datab => \mips_cpu|c|ID_EX|q\(7),
	datac => \mips_cpu|c|ad|Mux0~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[5]~20_combout\,
	combout => \mips_cpu|dp|alu|b2[5]~50_combout\);

-- Location: LCCOMB_X20_Y23_N2
\mips_cpu|dp|rf|Mux58~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~2_combout\ = (\mips_cpu|dp|rf|R31\(5) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(5),
	datad => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux58~2_combout\);

-- Location: LCCOMB_X14_Y23_N6
\mips_cpu|dp|wd_mux|y[8]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[8]~13_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(8) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(8),
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[8]~13_combout\);

-- Location: FF_X14_Y23_N7
\mips_cpu|dp|rf|R31[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[8]~13_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(8));

-- Location: LCCOMB_X14_Y19_N12
\mips_cpu|dp|rf|Mux55~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux55~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~1_combout\,
	datad => \mips_cpu|dp|rf|R31\(8),
	combout => \mips_cpu|dp|rf|Mux55~0_combout\);

-- Location: LCCOMB_X14_Y19_N22
\mips_cpu|dp|rf|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux23~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(8),
	combout => \mips_cpu|dp|rf|Mux23~0_combout\);

-- Location: LCCOMB_X14_Y23_N4
\mips_cpu|dp|wd_mux|y[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[9]~12_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(9) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(9),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[9]~12_combout\);

-- Location: FF_X14_Y23_N5
\mips_cpu|dp|rf|R31[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[9]~12_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(9));

-- Location: LCCOMB_X20_Y23_N14
\mips_cpu|dp|rf|Mux54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux54~0_combout\ = (\mips_cpu|dp|rf|R31\(9) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|R31\(9),
	datad => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux54~0_combout\);

-- Location: LCCOMB_X20_Y23_N8
\mips_cpu|dp|rf|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux22~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(9),
	combout => \mips_cpu|dp|rf|Mux22~0_combout\);

-- Location: LCCOMB_X14_Y19_N10
\mips_cpu|dp|srcbmux|y[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[9]~16_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|IF_ID|q\(9) & !\mips_cpu|c|md|Decoder0~1_combout\)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux22~0_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|IF_ID|q\(9),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[9]~16_combout\);

-- Location: LCCOMB_X14_Y19_N20
\mips_cpu|dp|alu|b2[9]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[9]~46_combout\ = \mips_cpu|dp|srcbmux|y[9]~16_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[9]~16_combout\,
	datac => \mips_cpu|c|ID_EX|q\(7),
	datad => \mips_cpu|c|ID_EX|q\(6),
	combout => \mips_cpu|dp|alu|b2[9]~46_combout\);

-- Location: LCCOMB_X14_Y19_N6
\mips_cpu|dp|alu|b2[8]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[8]~47_combout\ = \mips_cpu|dp|srcbmux|y[8]~17_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[8]~17_combout\,
	datac => \mips_cpu|c|ID_EX|q\(7),
	datad => \mips_cpu|c|ID_EX|q\(6),
	combout => \mips_cpu|dp|alu|b2[8]~47_combout\);

-- Location: LCCOMB_X15_Y19_N0
\mips_cpu|dp|alu|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~16_combout\ = ((\mips_cpu|dp|alu|b2[7]~48_combout\ $ (\mips_cpu|dp|rf|Mux56~0_combout\ $ (!\mips_cpu|dp|alu|Add0~15\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~17\ = CARRY((\mips_cpu|dp|alu|b2[7]~48_combout\ & ((\mips_cpu|dp|rf|Mux56~0_combout\) # (!\mips_cpu|dp|alu|Add0~15\))) # (!\mips_cpu|dp|alu|b2[7]~48_combout\ & (\mips_cpu|dp|rf|Mux56~0_combout\ & !\mips_cpu|dp|alu|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[7]~48_combout\,
	datab => \mips_cpu|dp|rf|Mux56~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~15\,
	combout => \mips_cpu|dp|alu|Add0~16_combout\,
	cout => \mips_cpu|dp|alu|Add0~17\);

-- Location: LCCOMB_X15_Y19_N2
\mips_cpu|dp|alu|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~18_combout\ = (\mips_cpu|dp|rf|Mux55~0_combout\ & ((\mips_cpu|dp|alu|b2[8]~47_combout\ & (\mips_cpu|dp|alu|Add0~17\ & VCC)) # (!\mips_cpu|dp|alu|b2[8]~47_combout\ & (!\mips_cpu|dp|alu|Add0~17\)))) # (!\mips_cpu|dp|rf|Mux55~0_combout\ 
-- & ((\mips_cpu|dp|alu|b2[8]~47_combout\ & (!\mips_cpu|dp|alu|Add0~17\)) # (!\mips_cpu|dp|alu|b2[8]~47_combout\ & ((\mips_cpu|dp|alu|Add0~17\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~19\ = CARRY((\mips_cpu|dp|rf|Mux55~0_combout\ & (!\mips_cpu|dp|alu|b2[8]~47_combout\ & !\mips_cpu|dp|alu|Add0~17\)) # (!\mips_cpu|dp|rf|Mux55~0_combout\ & ((!\mips_cpu|dp|alu|Add0~17\) # (!\mips_cpu|dp|alu|b2[8]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux55~0_combout\,
	datab => \mips_cpu|dp|alu|b2[8]~47_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~17\,
	combout => \mips_cpu|dp|alu|Add0~18_combout\,
	cout => \mips_cpu|dp|alu|Add0~19\);

-- Location: LCCOMB_X15_Y19_N4
\mips_cpu|dp|alu|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~20_combout\ = ((\mips_cpu|dp|rf|Mux54~0_combout\ $ (\mips_cpu|dp|alu|b2[9]~46_combout\ $ (!\mips_cpu|dp|alu|Add0~19\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~21\ = CARRY((\mips_cpu|dp|rf|Mux54~0_combout\ & ((\mips_cpu|dp|alu|b2[9]~46_combout\) # (!\mips_cpu|dp|alu|Add0~19\))) # (!\mips_cpu|dp|rf|Mux54~0_combout\ & (\mips_cpu|dp|alu|b2[9]~46_combout\ & !\mips_cpu|dp|alu|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux54~0_combout\,
	datab => \mips_cpu|dp|alu|b2[9]~46_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~19\,
	combout => \mips_cpu|dp|alu|Add0~20_combout\,
	cout => \mips_cpu|dp|alu|Add0~21\);

-- Location: LCCOMB_X16_Y19_N18
\mips_cpu|dp|alu|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux22~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|rf|Mux54~0_combout\) # (\mips_cpu|dp|srcbmux|y[9]~16_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux54~0_combout\ & \mips_cpu|dp|srcbmux|y[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux54~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[9]~16_combout\,
	combout => \mips_cpu|dp|alu|Mux22~2_combout\);

-- Location: LCCOMB_X16_Y19_N2
\mips_cpu|dp|alu|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux22~3_combout\ = (\mips_cpu|dp|alu|Mux22~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~20_combout\,
	datad => \mips_cpu|dp|alu|Mux22~2_combout\,
	combout => \mips_cpu|dp|alu|Mux22~3_combout\);

-- Location: LCCOMB_X15_Y23_N18
\mips_cpu|dp|IF_ID_pcplus4|q[10]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[10]~45_combout\ = (\mips_cpu|dp|pcreg|q\(10) & (\mips_cpu|dp|IF_ID_pcplus4|q[9]~44\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(10) & (!\mips_cpu|dp|IF_ID_pcplus4|q[9]~44\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[10]~46\ = CARRY((\mips_cpu|dp|pcreg|q\(10) & !\mips_cpu|dp|IF_ID_pcplus4|q[9]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(10),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[9]~44\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[10]~45_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[10]~46\);

-- Location: FF_X15_Y23_N19
\mips_cpu|dp|IF_ID_pcplus4|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[10]~45_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(10));

-- Location: LCCOMB_X14_Y23_N18
\mips_cpu|dp|wd_mux|y[10]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[10]~11_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(10) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(10),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[10]~11_combout\);

-- Location: FF_X14_Y23_N19
\mips_cpu|dp|rf|R31[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[10]~11_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(10));

-- Location: LCCOMB_X15_Y21_N24
\mips_cpu|dp|rf|Mux53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux53~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux58~1_combout\,
	datac => \mips_cpu|dp|rf|R31\(10),
	combout => \mips_cpu|dp|rf|Mux53~0_combout\);

-- Location: LCCOMB_X15_Y23_N20
\mips_cpu|dp|IF_ID_pcplus4|q[11]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[11]~47_combout\ = (\mips_cpu|dp|pcreg|q\(11) & (!\mips_cpu|dp|IF_ID_pcplus4|q[10]~46\)) # (!\mips_cpu|dp|pcreg|q\(11) & ((\mips_cpu|dp|IF_ID_pcplus4|q[10]~46\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[11]~48\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[10]~46\) # (!\mips_cpu|dp|pcreg|q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(11),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[10]~46\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[11]~47_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[11]~48\);

-- Location: FF_X15_Y23_N21
\mips_cpu|dp|IF_ID_pcplus4|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[11]~47_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(11));

-- Location: LCCOMB_X14_Y23_N0
\mips_cpu|dp|wd_mux|y[11]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[11]~10_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(11) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(11),
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[11]~10_combout\);

-- Location: FF_X14_Y23_N1
\mips_cpu|dp|rf|R31[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[11]~10_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(11));

-- Location: LCCOMB_X14_Y20_N4
\mips_cpu|dp|rf|Mux52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux52~0_combout\ = (\mips_cpu|dp|rf|R31\(11) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|R31\(11),
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux52~0_combout\);

-- Location: LCCOMB_X14_Y22_N16
\mips_cpu|dp|rf|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux20~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(11),
	combout => \mips_cpu|dp|rf|Mux20~0_combout\);

-- Location: LCCOMB_X16_Y17_N0
\mips_cpu|dp|ID_EX_pcplus4|q[13]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[13]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(13),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[13]~feeder_combout\);

-- Location: FF_X16_Y17_N1
\mips_cpu|dp|ID_EX_pcplus4|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[13]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(13));

-- Location: LCCOMB_X15_Y23_N22
\mips_cpu|dp|IF_ID_pcplus4|q[12]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[12]~49_combout\ = (\mips_cpu|dp|pcreg|q\(12) & (\mips_cpu|dp|IF_ID_pcplus4|q[11]~48\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(12) & (!\mips_cpu|dp|IF_ID_pcplus4|q[11]~48\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[12]~50\ = CARRY((\mips_cpu|dp|pcreg|q\(12) & !\mips_cpu|dp|IF_ID_pcplus4|q[11]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(12),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[11]~48\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[12]~49_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[12]~50\);

-- Location: FF_X15_Y23_N23
\mips_cpu|dp|IF_ID_pcplus4|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[12]~49_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(12));

-- Location: LCCOMB_X19_Y20_N20
\mips_cpu|dp|ID_EX_pcplus4|q[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[12]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(12),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[12]~feeder_combout\);

-- Location: FF_X19_Y20_N21
\mips_cpu|dp|ID_EX_pcplus4|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[12]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(12));

-- Location: FF_X14_Y23_N27
\mips_cpu|dp|ID_EX_pcplus4|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(11),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(11));

-- Location: LCCOMB_X14_Y23_N8
\mips_cpu|dp|ID_EX_pcplus4|q[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[10]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(10),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[10]~feeder_combout\);

-- Location: FF_X14_Y23_N9
\mips_cpu|dp|ID_EX_pcplus4|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[10]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(10));

-- Location: LCCOMB_X17_Y23_N12
\mips_cpu|dp|pcadd2|y[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[7]~10_combout\ = (\mips_cpu|dp|IF_ID|q\(5) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(7) & (\mips_cpu|dp|pcadd2|y[6]~9\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(7) & (!\mips_cpu|dp|pcadd2|y[6]~9\)))) # (!\mips_cpu|dp|IF_ID|q\(5) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(7) & (!\mips_cpu|dp|pcadd2|y[6]~9\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(7) & ((\mips_cpu|dp|pcadd2|y[6]~9\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[7]~11\ = CARRY((\mips_cpu|dp|IF_ID|q\(5) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(7) & !\mips_cpu|dp|pcadd2|y[6]~9\)) # (!\mips_cpu|dp|IF_ID|q\(5) & ((!\mips_cpu|dp|pcadd2|y[6]~9\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(5),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(7),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[6]~9\,
	combout => \mips_cpu|dp|pcadd2|y[7]~10_combout\,
	cout => \mips_cpu|dp|pcadd2|y[7]~11\);

-- Location: LCCOMB_X17_Y23_N14
\mips_cpu|dp|pcadd2|y[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[8]~12_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(8) $ (\mips_cpu|dp|IF_ID|q\(6) $ (!\mips_cpu|dp|pcadd2|y[7]~11\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[8]~13\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(8) & ((\mips_cpu|dp|IF_ID|q\(6)) # (!\mips_cpu|dp|pcadd2|y[7]~11\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(8) & (\mips_cpu|dp|IF_ID|q\(6) & !\mips_cpu|dp|pcadd2|y[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(8),
	datab => \mips_cpu|dp|IF_ID|q\(6),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[7]~11\,
	combout => \mips_cpu|dp|pcadd2|y[8]~12_combout\,
	cout => \mips_cpu|dp|pcadd2|y[8]~13\);

-- Location: LCCOMB_X17_Y23_N16
\mips_cpu|dp|pcadd2|y[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[9]~14_combout\ = (\mips_cpu|dp|ID_EX_pcplus4|q\(9) & ((\mips_cpu|dp|IF_ID|q\(7) & (\mips_cpu|dp|pcadd2|y[8]~13\ & VCC)) # (!\mips_cpu|dp|IF_ID|q\(7) & (!\mips_cpu|dp|pcadd2|y[8]~13\)))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(9) & 
-- ((\mips_cpu|dp|IF_ID|q\(7) & (!\mips_cpu|dp|pcadd2|y[8]~13\)) # (!\mips_cpu|dp|IF_ID|q\(7) & ((\mips_cpu|dp|pcadd2|y[8]~13\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[9]~15\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(9) & (!\mips_cpu|dp|IF_ID|q\(7) & !\mips_cpu|dp|pcadd2|y[8]~13\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(9) & ((!\mips_cpu|dp|pcadd2|y[8]~13\) # (!\mips_cpu|dp|IF_ID|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(9),
	datab => \mips_cpu|dp|IF_ID|q\(7),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[8]~13\,
	combout => \mips_cpu|dp|pcadd2|y[9]~14_combout\,
	cout => \mips_cpu|dp|pcadd2|y[9]~15\);

-- Location: LCCOMB_X17_Y23_N18
\mips_cpu|dp|pcadd2|y[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[10]~16_combout\ = ((\mips_cpu|dp|IF_ID|q\(8) $ (\mips_cpu|dp|ID_EX_pcplus4|q\(10) $ (!\mips_cpu|dp|pcadd2|y[9]~15\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[10]~17\ = CARRY((\mips_cpu|dp|IF_ID|q\(8) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(10)) # (!\mips_cpu|dp|pcadd2|y[9]~15\))) # (!\mips_cpu|dp|IF_ID|q\(8) & (\mips_cpu|dp|ID_EX_pcplus4|q\(10) & !\mips_cpu|dp|pcadd2|y[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(8),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(10),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[9]~15\,
	combout => \mips_cpu|dp|pcadd2|y[10]~16_combout\,
	cout => \mips_cpu|dp|pcadd2|y[10]~17\);

-- Location: LCCOMB_X17_Y23_N20
\mips_cpu|dp|pcadd2|y[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[11]~18_combout\ = (\mips_cpu|dp|ID_EX_pcplus4|q\(11) & ((\mips_cpu|dp|IF_ID|q\(9) & (\mips_cpu|dp|pcadd2|y[10]~17\ & VCC)) # (!\mips_cpu|dp|IF_ID|q\(9) & (!\mips_cpu|dp|pcadd2|y[10]~17\)))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(11) & 
-- ((\mips_cpu|dp|IF_ID|q\(9) & (!\mips_cpu|dp|pcadd2|y[10]~17\)) # (!\mips_cpu|dp|IF_ID|q\(9) & ((\mips_cpu|dp|pcadd2|y[10]~17\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[11]~19\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(11) & (!\mips_cpu|dp|IF_ID|q\(9) & !\mips_cpu|dp|pcadd2|y[10]~17\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(11) & ((!\mips_cpu|dp|pcadd2|y[10]~17\) # (!\mips_cpu|dp|IF_ID|q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(11),
	datab => \mips_cpu|dp|IF_ID|q\(9),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[10]~17\,
	combout => \mips_cpu|dp|pcadd2|y[11]~18_combout\,
	cout => \mips_cpu|dp|pcadd2|y[11]~19\);

-- Location: LCCOMB_X17_Y23_N22
\mips_cpu|dp|pcadd2|y[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[12]~20_combout\ = ((\mips_cpu|dp|IF_ID|q\(10) $ (\mips_cpu|dp|ID_EX_pcplus4|q\(12) $ (!\mips_cpu|dp|pcadd2|y[11]~19\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[12]~21\ = CARRY((\mips_cpu|dp|IF_ID|q\(10) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(12)) # (!\mips_cpu|dp|pcadd2|y[11]~19\))) # (!\mips_cpu|dp|IF_ID|q\(10) & (\mips_cpu|dp|ID_EX_pcplus4|q\(12) & !\mips_cpu|dp|pcadd2|y[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(10),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(12),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[11]~19\,
	combout => \mips_cpu|dp|pcadd2|y[12]~20_combout\,
	cout => \mips_cpu|dp|pcadd2|y[12]~21\);

-- Location: LCCOMB_X17_Y23_N24
\mips_cpu|dp|pcadd2|y[13]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[13]~22_combout\ = (\mips_cpu|dp|ID_EX_pcplus4|q\(13) & ((\mips_cpu|dp|IF_ID|q\(11) & (\mips_cpu|dp|pcadd2|y[12]~21\ & VCC)) # (!\mips_cpu|dp|IF_ID|q\(11) & (!\mips_cpu|dp|pcadd2|y[12]~21\)))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(13) & 
-- ((\mips_cpu|dp|IF_ID|q\(11) & (!\mips_cpu|dp|pcadd2|y[12]~21\)) # (!\mips_cpu|dp|IF_ID|q\(11) & ((\mips_cpu|dp|pcadd2|y[12]~21\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[13]~23\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(13) & (!\mips_cpu|dp|IF_ID|q\(11) & !\mips_cpu|dp|pcadd2|y[12]~21\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(13) & ((!\mips_cpu|dp|pcadd2|y[12]~21\) # (!\mips_cpu|dp|IF_ID|q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(13),
	datab => \mips_cpu|dp|IF_ID|q\(11),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[12]~21\,
	combout => \mips_cpu|dp|pcadd2|y[13]~22_combout\,
	cout => \mips_cpu|dp|pcadd2|y[13]~23\);

-- Location: LCCOMB_X19_Y23_N24
\mips_cpu|dp|pcmux|y[13]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[13]~54_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcreg|q[3]~6_combout\) # (\mips_cpu|dp|rf|Mux18~0_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[13]~22_combout\ & 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[13]~22_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux18~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[13]~54_combout\);

-- Location: LCCOMB_X19_Y23_N18
\mips_cpu|dp|pcmux|y[13]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[13]~55_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[13]~54_combout\ & (\mips_cpu|dp|IF_ID|q\(11))) # (!\mips_cpu|dp|pcmux|y[13]~54_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(13)))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[13]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(11),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(13),
	datad => \mips_cpu|dp|pcmux|y[13]~54_combout\,
	combout => \mips_cpu|dp|pcmux|y[13]~55_combout\);

-- Location: FF_X19_Y23_N19
\mips_cpu|dp|pcreg|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[13]~55_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(13));

-- Location: LCCOMB_X15_Y23_N24
\mips_cpu|dp|IF_ID_pcplus4|q[13]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[13]~51_combout\ = (\mips_cpu|dp|pcreg|q\(13) & (!\mips_cpu|dp|IF_ID_pcplus4|q[12]~50\)) # (!\mips_cpu|dp|pcreg|q\(13) & ((\mips_cpu|dp|IF_ID_pcplus4|q[12]~50\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[13]~52\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[12]~50\) # (!\mips_cpu|dp|pcreg|q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(13),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[12]~50\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[13]~51_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[13]~52\);

-- Location: FF_X15_Y23_N25
\mips_cpu|dp|IF_ID_pcplus4|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[13]~51_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(13));

-- Location: LCCOMB_X16_Y22_N14
\mips_cpu|dp|wd_mux|y[13]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[13]~35_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(13) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(13),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[13]~35_combout\);

-- Location: FF_X16_Y22_N15
\mips_cpu|dp|rf|R31[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[13]~35_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(13));

-- Location: LCCOMB_X20_Y18_N20
\mips_cpu|dp|rf|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux18~0_combout\ = (\mips_cpu|dp|rf|R31\(13) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(13),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux18~0_combout\);

-- Location: LCCOMB_X14_Y23_N22
\mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(14),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder_combout\);

-- Location: FF_X14_Y23_N23
\mips_cpu|dp|ID_EX_pcplus4|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[14]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(14));

-- Location: LCCOMB_X17_Y23_N26
\mips_cpu|dp|pcadd2|y[14]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[14]~24_combout\ = ((\mips_cpu|dp|IF_ID|q\(12) $ (\mips_cpu|dp|ID_EX_pcplus4|q\(14) $ (!\mips_cpu|dp|pcadd2|y[13]~23\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[14]~25\ = CARRY((\mips_cpu|dp|IF_ID|q\(12) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(14)) # (!\mips_cpu|dp|pcadd2|y[13]~23\))) # (!\mips_cpu|dp|IF_ID|q\(12) & (\mips_cpu|dp|ID_EX_pcplus4|q\(14) & !\mips_cpu|dp|pcadd2|y[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(12),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(14),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[13]~23\,
	combout => \mips_cpu|dp|pcadd2|y[14]~24_combout\,
	cout => \mips_cpu|dp|pcadd2|y[14]~25\);

-- Location: LCCOMB_X16_Y21_N2
\mips_cpu|dp|pcmux|y[14]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[14]~52_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & (\mips_cpu|c|md|Selector8~1_combout\)) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|rf|Mux17~0_combout\))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|pcadd2|y[14]~24_combout\,
	datad => \mips_cpu|dp|rf|Mux17~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[14]~52_combout\);

-- Location: LCCOMB_X16_Y21_N0
\mips_cpu|dp|pcmux|y[14]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[14]~53_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[14]~52_combout\ & ((\mips_cpu|dp|IF_ID|q\(12)))) # (!\mips_cpu|dp|pcmux|y[14]~52_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(14))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[14]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(14),
	datab => \mips_cpu|dp|IF_ID|q\(12),
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|pcmux|y[14]~52_combout\,
	combout => \mips_cpu|dp|pcmux|y[14]~53_combout\);

-- Location: FF_X16_Y21_N1
\mips_cpu|dp|pcreg|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[14]~53_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(14));

-- Location: LCCOMB_X15_Y23_N26
\mips_cpu|dp|IF_ID_pcplus4|q[14]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[14]~53_combout\ = (\mips_cpu|dp|pcreg|q\(14) & (\mips_cpu|dp|IF_ID_pcplus4|q[13]~52\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(14) & (!\mips_cpu|dp|IF_ID_pcplus4|q[13]~52\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[14]~54\ = CARRY((\mips_cpu|dp|pcreg|q\(14) & !\mips_cpu|dp|IF_ID_pcplus4|q[13]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(14),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[13]~52\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[14]~53_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[14]~54\);

-- Location: FF_X15_Y23_N27
\mips_cpu|dp|IF_ID_pcplus4|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[14]~53_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(14));

-- Location: LCCOMB_X14_Y23_N16
\mips_cpu|dp|wd_mux|y[14]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[14]~34_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(14) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(14),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[14]~34_combout\);

-- Location: FF_X14_Y23_N17
\mips_cpu|dp|rf|R31[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[14]~34_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(14));

-- Location: LCCOMB_X19_Y20_N6
\mips_cpu|dp|rf|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux17~0_combout\ = (\mips_cpu|dp|rf|R31\(14) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(14),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux17~0_combout\);

-- Location: M9K_X13_Y21_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F010F00F000F00F0F00000F000000001F110",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~6_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: FF_X17_Y18_N23
\mips_cpu|dp|IF_ID|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(13),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(13));

-- Location: LCCOMB_X14_Y23_N28
\mips_cpu|dp|ID_EX_pcplus4|q[15]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[15]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(15),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[15]~feeder_combout\);

-- Location: FF_X14_Y23_N29
\mips_cpu|dp|ID_EX_pcplus4|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[15]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(15));

-- Location: LCCOMB_X17_Y23_N28
\mips_cpu|dp|pcadd2|y[15]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[15]~26_combout\ = (\mips_cpu|dp|IF_ID|q\(13) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(15) & (\mips_cpu|dp|pcadd2|y[14]~25\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(15) & (!\mips_cpu|dp|pcadd2|y[14]~25\)))) # (!\mips_cpu|dp|IF_ID|q\(13) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(15) & (!\mips_cpu|dp|pcadd2|y[14]~25\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(15) & ((\mips_cpu|dp|pcadd2|y[14]~25\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[15]~27\ = CARRY((\mips_cpu|dp|IF_ID|q\(13) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(15) & !\mips_cpu|dp|pcadd2|y[14]~25\)) # (!\mips_cpu|dp|IF_ID|q\(13) & ((!\mips_cpu|dp|pcadd2|y[14]~25\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(13),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(15),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[14]~25\,
	combout => \mips_cpu|dp|pcadd2|y[15]~26_combout\,
	cout => \mips_cpu|dp|pcadd2|y[15]~27\);

-- Location: LCCOMB_X19_Y22_N8
\mips_cpu|dp|pcmux|y[15]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[15]~50_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcreg|q[3]~6_combout\) # ((\mips_cpu|dp|rf|Mux16~0_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & 
-- (\mips_cpu|dp|pcadd2|y[15]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|pcadd2|y[15]~26_combout\,
	datad => \mips_cpu|dp|rf|Mux16~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[15]~50_combout\);

-- Location: LCCOMB_X19_Y22_N12
\mips_cpu|dp|pcmux|y[15]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[15]~51_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[15]~50_combout\ & ((\mips_cpu|dp|IF_ID|q\(13)))) # (!\mips_cpu|dp|pcmux|y[15]~50_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(15))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[15]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(15),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(13),
	datad => \mips_cpu|dp|pcmux|y[15]~50_combout\,
	combout => \mips_cpu|dp|pcmux|y[15]~51_combout\);

-- Location: FF_X19_Y22_N13
\mips_cpu|dp|pcreg|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[15]~51_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(15));

-- Location: LCCOMB_X15_Y23_N28
\mips_cpu|dp|IF_ID_pcplus4|q[15]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[15]~55_combout\ = (\mips_cpu|dp|pcreg|q\(15) & (!\mips_cpu|dp|IF_ID_pcplus4|q[14]~54\)) # (!\mips_cpu|dp|pcreg|q\(15) & ((\mips_cpu|dp|IF_ID_pcplus4|q[14]~54\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[15]~56\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[14]~54\) # (!\mips_cpu|dp|pcreg|q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(15),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[14]~54\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[15]~55_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[15]~56\);

-- Location: FF_X15_Y23_N29
\mips_cpu|dp|IF_ID_pcplus4|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[15]~55_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(15));

-- Location: LCCOMB_X14_Y23_N14
\mips_cpu|dp|wd_mux|y[15]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[15]~33_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(15) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(15),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[15]~33_combout\);

-- Location: FF_X14_Y23_N15
\mips_cpu|dp|rf|R31[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[15]~33_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(15));

-- Location: LCCOMB_X19_Y20_N26
\mips_cpu|dp|rf|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux16~0_combout\ = (\mips_cpu|dp|rf|R31\(15) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(15),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux16~0_combout\);

-- Location: FF_X16_Y21_N19
\mips_cpu|dp|IF_ID|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(12),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(12));

-- Location: LCCOMB_X16_Y21_N18
\mips_cpu|dp|srcbmux|y[12]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[12]~41_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|IF_ID|q\(12) & !\mips_cpu|c|md|Decoder0~1_combout\)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|Mux19~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(12),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[12]~41_combout\);

-- Location: LCCOMB_X20_Y23_N30
\mips_cpu|dp|rf|Mux51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux51~0_combout\ = (\mips_cpu|dp|rf|R31\(12) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(12),
	datad => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux51~0_combout\);

-- Location: LCCOMB_X20_Y18_N14
\mips_cpu|dp|alu|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|srcbmux|y[12]~41_combout\) # (\mips_cpu|dp|rf|Mux51~0_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[12]~41_combout\ & \mips_cpu|dp|rf|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|srcbmux|y[12]~41_combout\,
	datad => \mips_cpu|dp|rf|Mux51~0_combout\,
	combout => \mips_cpu|dp|alu|Mux19~2_combout\);

-- Location: LCCOMB_X16_Y21_N30
\mips_cpu|dp|alu|b2[12]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[12]~55_combout\ = \mips_cpu|dp|srcbmux|y[12]~41_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ad|Mux0~0_combout\) # (!\mips_cpu|c|ID_EX|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(7),
	datab => \mips_cpu|c|ad|Mux0~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(6),
	datad => \mips_cpu|dp|srcbmux|y[12]~41_combout\,
	combout => \mips_cpu|dp|alu|b2[12]~55_combout\);

-- Location: LCCOMB_X14_Y20_N22
\mips_cpu|dp|alu|b2[11]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[11]~44_combout\ = \mips_cpu|dp|srcbmux|y[11]~14_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[11]~14_combout\,
	datab => \mips_cpu|c|ad|Mux0~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(6),
	datad => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|dp|alu|b2[11]~44_combout\);

-- Location: LCCOMB_X15_Y19_N6
\mips_cpu|dp|alu|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~22_combout\ = (\mips_cpu|dp|rf|Mux53~0_combout\ & ((\mips_cpu|dp|alu|b2[10]~45_combout\ & (\mips_cpu|dp|alu|Add0~21\ & VCC)) # (!\mips_cpu|dp|alu|b2[10]~45_combout\ & (!\mips_cpu|dp|alu|Add0~21\)))) # 
-- (!\mips_cpu|dp|rf|Mux53~0_combout\ & ((\mips_cpu|dp|alu|b2[10]~45_combout\ & (!\mips_cpu|dp|alu|Add0~21\)) # (!\mips_cpu|dp|alu|b2[10]~45_combout\ & ((\mips_cpu|dp|alu|Add0~21\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~23\ = CARRY((\mips_cpu|dp|rf|Mux53~0_combout\ & (!\mips_cpu|dp|alu|b2[10]~45_combout\ & !\mips_cpu|dp|alu|Add0~21\)) # (!\mips_cpu|dp|rf|Mux53~0_combout\ & ((!\mips_cpu|dp|alu|Add0~21\) # (!\mips_cpu|dp|alu|b2[10]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~0_combout\,
	datab => \mips_cpu|dp|alu|b2[10]~45_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~21\,
	combout => \mips_cpu|dp|alu|Add0~22_combout\,
	cout => \mips_cpu|dp|alu|Add0~23\);

-- Location: LCCOMB_X15_Y19_N8
\mips_cpu|dp|alu|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~24_combout\ = ((\mips_cpu|dp|rf|Mux52~0_combout\ $ (\mips_cpu|dp|alu|b2[11]~44_combout\ $ (!\mips_cpu|dp|alu|Add0~23\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~25\ = CARRY((\mips_cpu|dp|rf|Mux52~0_combout\ & ((\mips_cpu|dp|alu|b2[11]~44_combout\) # (!\mips_cpu|dp|alu|Add0~23\))) # (!\mips_cpu|dp|rf|Mux52~0_combout\ & (\mips_cpu|dp|alu|b2[11]~44_combout\ & !\mips_cpu|dp|alu|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux52~0_combout\,
	datab => \mips_cpu|dp|alu|b2[11]~44_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~23\,
	combout => \mips_cpu|dp|alu|Add0~24_combout\,
	cout => \mips_cpu|dp|alu|Add0~25\);

-- Location: LCCOMB_X15_Y19_N10
\mips_cpu|dp|alu|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~26_combout\ = (\mips_cpu|dp|alu|b2[12]~55_combout\ & ((\mips_cpu|dp|rf|Mux51~0_combout\ & (\mips_cpu|dp|alu|Add0~25\ & VCC)) # (!\mips_cpu|dp|rf|Mux51~0_combout\ & (!\mips_cpu|dp|alu|Add0~25\)))) # 
-- (!\mips_cpu|dp|alu|b2[12]~55_combout\ & ((\mips_cpu|dp|rf|Mux51~0_combout\ & (!\mips_cpu|dp|alu|Add0~25\)) # (!\mips_cpu|dp|rf|Mux51~0_combout\ & ((\mips_cpu|dp|alu|Add0~25\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~27\ = CARRY((\mips_cpu|dp|alu|b2[12]~55_combout\ & (!\mips_cpu|dp|rf|Mux51~0_combout\ & !\mips_cpu|dp|alu|Add0~25\)) # (!\mips_cpu|dp|alu|b2[12]~55_combout\ & ((!\mips_cpu|dp|alu|Add0~25\) # (!\mips_cpu|dp|rf|Mux51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[12]~55_combout\,
	datab => \mips_cpu|dp|rf|Mux51~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~25\,
	combout => \mips_cpu|dp|alu|Add0~26_combout\,
	cout => \mips_cpu|dp|alu|Add0~27\);

-- Location: LCCOMB_X16_Y19_N28
\mips_cpu|dp|alu|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux19~3_combout\ = (\mips_cpu|dp|alu|Mux19~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Mux19~2_combout\,
	datad => \mips_cpu|dp|alu|Add0~26_combout\,
	combout => \mips_cpu|dp|alu|Mux19~3_combout\);

-- Location: FF_X17_Y22_N13
\mips_cpu|dp|ID_EX_pcplus4|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(23),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(23));

-- Location: LCCOMB_X16_Y22_N28
\mips_cpu|dp|wd_mux|y[21]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[21]~27_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(21) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(21),
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[21]~27_combout\);

-- Location: FF_X16_Y22_N29
\mips_cpu|dp|rf|R31[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[21]~27_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(21));

-- Location: LCCOMB_X14_Y20_N26
\mips_cpu|dp|rf|Mux10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux10~0_combout\ = (\mips_cpu|dp|rf|R31\(21) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(21),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux10~0_combout\);

-- Location: LCCOMB_X16_Y22_N2
\mips_cpu|dp|wd_mux|y[22]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[22]~26_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(22) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(22),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|c|md|Selector8~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|dp|wd_mux|y[22]~26_combout\);

-- Location: FF_X16_Y22_N3
\mips_cpu|dp|rf|R31[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[22]~26_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(22));

-- Location: LCCOMB_X17_Y18_N30
\mips_cpu|dp|rf|Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux9~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(22),
	combout => \mips_cpu|dp|rf|Mux9~0_combout\);

-- Location: FF_X17_Y22_N15
\mips_cpu|dp|ID_EX_pcplus4|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(24),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(24));

-- Location: LCCOMB_X17_Y22_N12
\mips_cpu|dp|pcadd2|y[23]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[23]~42_combout\ = (\mips_cpu|dp|ID_EX_pcplus4|q\(23) & ((\mips_cpu|dp|sze|y[31]~0_combout\ & (\mips_cpu|dp|pcadd2|y[22]~41\ & VCC)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|pcadd2|y[22]~41\)))) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(23) & ((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|pcadd2|y[22]~41\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|pcadd2|y[22]~41\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[23]~43\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(23) & (!\mips_cpu|dp|sze|y[31]~0_combout\ & !\mips_cpu|dp|pcadd2|y[22]~41\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(23) & ((!\mips_cpu|dp|pcadd2|y[22]~41\) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(23),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[22]~41\,
	combout => \mips_cpu|dp|pcadd2|y[23]~42_combout\,
	cout => \mips_cpu|dp|pcadd2|y[23]~43\);

-- Location: LCCOMB_X17_Y22_N14
\mips_cpu|dp|pcadd2|y[24]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[24]~44_combout\ = ((\mips_cpu|dp|sze|y[31]~0_combout\ $ (\mips_cpu|dp|ID_EX_pcplus4|q\(24) $ (!\mips_cpu|dp|pcadd2|y[23]~43\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[24]~45\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(24)) # (!\mips_cpu|dp|pcadd2|y[23]~43\))) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & (\mips_cpu|dp|ID_EX_pcplus4|q\(24) & 
-- !\mips_cpu|dp|pcadd2|y[23]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(24),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[23]~43\,
	combout => \mips_cpu|dp|pcadd2|y[24]~44_combout\,
	cout => \mips_cpu|dp|pcadd2|y[24]~45\);

-- Location: LCCOMB_X19_Y22_N20
\mips_cpu|dp|pcmux|y[24]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[24]~32_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|rf|Mux7~0_combout\) # (\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[24]~44_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcadd2|y[24]~44_combout\,
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	combout => \mips_cpu|dp|pcmux|y[24]~32_combout\);

-- Location: LCCOMB_X19_Y22_N28
\mips_cpu|dp|pcmux|y[24]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[24]~33_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[24]~32_combout\ & (\mips_cpu|dp|IF_ID|q\(22))) # (!\mips_cpu|dp|pcmux|y[24]~32_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(24)))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[24]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(24),
	datad => \mips_cpu|dp|pcmux|y[24]~32_combout\,
	combout => \mips_cpu|dp|pcmux|y[24]~33_combout\);

-- Location: FF_X19_Y22_N29
\mips_cpu|dp|pcreg|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[24]~33_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(24));

-- Location: LCCOMB_X15_Y23_N30
\mips_cpu|dp|IF_ID_pcplus4|q[16]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[16]~57_combout\ = (\mips_cpu|dp|pcreg|q\(16) & (\mips_cpu|dp|IF_ID_pcplus4|q[15]~56\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(16) & (!\mips_cpu|dp|IF_ID_pcplus4|q[15]~56\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[16]~58\ = CARRY((\mips_cpu|dp|pcreg|q\(16) & !\mips_cpu|dp|IF_ID_pcplus4|q[15]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(16),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[15]~56\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[16]~57_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[16]~58\);

-- Location: FF_X15_Y23_N31
\mips_cpu|dp|IF_ID_pcplus4|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[16]~57_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(16));

-- Location: LCCOMB_X19_Y22_N16
\mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(16),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder_combout\);

-- Location: FF_X19_Y22_N17
\mips_cpu|dp|ID_EX_pcplus4|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[16]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(16));

-- Location: LCCOMB_X17_Y23_N30
\mips_cpu|dp|pcadd2|y[16]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[16]~28_combout\ = ((\mips_cpu|dp|IF_ID|q\(14) $ (\mips_cpu|dp|ID_EX_pcplus4|q\(16) $ (!\mips_cpu|dp|pcadd2|y[15]~27\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[16]~29\ = CARRY((\mips_cpu|dp|IF_ID|q\(14) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(16)) # (!\mips_cpu|dp|pcadd2|y[15]~27\))) # (!\mips_cpu|dp|IF_ID|q\(14) & (\mips_cpu|dp|ID_EX_pcplus4|q\(16) & !\mips_cpu|dp|pcadd2|y[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(14),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(16),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[15]~27\,
	combout => \mips_cpu|dp|pcadd2|y[16]~28_combout\,
	cout => \mips_cpu|dp|pcadd2|y[16]~29\);

-- Location: LCCOMB_X16_Y20_N10
\mips_cpu|dp|wd_mux|y[16]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[16]~32_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(16) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Equal0~1_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(16),
	datac => \mips_cpu|c|md|Selector8~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|dp|wd_mux|y[16]~32_combout\);

-- Location: FF_X16_Y20_N11
\mips_cpu|dp|rf|R31[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[16]~32_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(16));

-- Location: LCCOMB_X16_Y20_N22
\mips_cpu|dp|rf|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux15~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(16),
	combout => \mips_cpu|dp|rf|Mux15~0_combout\);

-- Location: LCCOMB_X19_Y22_N30
\mips_cpu|dp|pcmux|y[16]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[16]~48_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|rf|Mux15~0_combout\) # (\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[16]~28_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcadd2|y[16]~28_combout\,
	datac => \mips_cpu|dp|rf|Mux15~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	combout => \mips_cpu|dp|pcmux|y[16]~48_combout\);

-- Location: LCCOMB_X19_Y22_N2
\mips_cpu|dp|pcmux|y[16]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[16]~49_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[16]~48_combout\ & ((\mips_cpu|dp|IF_ID|q\(14)))) # (!\mips_cpu|dp|pcmux|y[16]~48_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(16))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[16]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(16),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|pcmux|y[16]~48_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(14),
	combout => \mips_cpu|dp|pcmux|y[16]~49_combout\);

-- Location: FF_X19_Y22_N3
\mips_cpu|dp|pcreg|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[16]~49_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(16));

-- Location: LCCOMB_X15_Y22_N0
\mips_cpu|dp|IF_ID_pcplus4|q[17]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[17]~59_combout\ = (\mips_cpu|dp|pcreg|q\(17) & (!\mips_cpu|dp|IF_ID_pcplus4|q[16]~58\)) # (!\mips_cpu|dp|pcreg|q\(17) & ((\mips_cpu|dp|IF_ID_pcplus4|q[16]~58\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[17]~60\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[16]~58\) # (!\mips_cpu|dp|pcreg|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(17),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[16]~58\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[17]~59_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[17]~60\);

-- Location: FF_X15_Y22_N1
\mips_cpu|dp|IF_ID_pcplus4|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[17]~59_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(17));

-- Location: LCCOMB_X16_Y22_N12
\mips_cpu|dp|wd_mux|y[17]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[17]~31_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(17) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(17),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[17]~31_combout\);

-- Location: FF_X16_Y22_N13
\mips_cpu|dp|rf|R31[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[17]~31_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(17));

-- Location: LCCOMB_X17_Y19_N26
\mips_cpu|dp|rf|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux14~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(17),
	combout => \mips_cpu|dp|rf|Mux14~0_combout\);

-- Location: FF_X17_Y22_N1
\mips_cpu|dp|ID_EX_pcplus4|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(17),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(17));

-- Location: LCCOMB_X17_Y22_N0
\mips_cpu|dp|pcadd2|y[17]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[17]~30_combout\ = (\mips_cpu|dp|IF_ID|q\(15) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(17) & (\mips_cpu|dp|pcadd2|y[16]~29\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(17) & (!\mips_cpu|dp|pcadd2|y[16]~29\)))) # (!\mips_cpu|dp|IF_ID|q\(15) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(17) & (!\mips_cpu|dp|pcadd2|y[16]~29\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(17) & ((\mips_cpu|dp|pcadd2|y[16]~29\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[17]~31\ = CARRY((\mips_cpu|dp|IF_ID|q\(15) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(17) & !\mips_cpu|dp|pcadd2|y[16]~29\)) # (!\mips_cpu|dp|IF_ID|q\(15) & ((!\mips_cpu|dp|pcadd2|y[16]~29\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(15),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(17),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[16]~29\,
	combout => \mips_cpu|dp|pcadd2|y[17]~30_combout\,
	cout => \mips_cpu|dp|pcadd2|y[17]~31\);

-- Location: LCCOMB_X17_Y21_N4
\mips_cpu|dp|pcmux|y[17]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[17]~46_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Mux14~0_combout\)) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd2|y[17]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux14~0_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[17]~30_combout\,
	combout => \mips_cpu|dp|pcmux|y[17]~46_combout\);

-- Location: LCCOMB_X17_Y21_N18
\mips_cpu|dp|pcmux|y[17]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[17]~47_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[17]~46_combout\ & (\mips_cpu|dp|IF_ID|q\(15))) # (!\mips_cpu|dp|pcmux|y[17]~46_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(17)))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[17]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(15),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(17),
	datad => \mips_cpu|dp|pcmux|y[17]~46_combout\,
	combout => \mips_cpu|dp|pcmux|y[17]~47_combout\);

-- Location: FF_X17_Y21_N19
\mips_cpu|dp|pcreg|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[17]~47_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(17));

-- Location: LCCOMB_X15_Y22_N2
\mips_cpu|dp|IF_ID_pcplus4|q[18]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[18]~61_combout\ = (\mips_cpu|dp|pcreg|q\(18) & (\mips_cpu|dp|IF_ID_pcplus4|q[17]~60\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(18) & (!\mips_cpu|dp|IF_ID_pcplus4|q[17]~60\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[18]~62\ = CARRY((\mips_cpu|dp|pcreg|q\(18) & !\mips_cpu|dp|IF_ID_pcplus4|q[17]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(18),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[17]~60\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[18]~61_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[18]~62\);

-- Location: LCCOMB_X15_Y22_N4
\mips_cpu|dp|IF_ID_pcplus4|q[19]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[19]~63_combout\ = (\mips_cpu|dp|pcreg|q\(19) & (!\mips_cpu|dp|IF_ID_pcplus4|q[18]~62\)) # (!\mips_cpu|dp|pcreg|q\(19) & ((\mips_cpu|dp|IF_ID_pcplus4|q[18]~62\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[19]~64\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[18]~62\) # (!\mips_cpu|dp|pcreg|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(19),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[18]~62\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[19]~63_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[19]~64\);

-- Location: FF_X15_Y22_N5
\mips_cpu|dp|IF_ID_pcplus4|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[19]~63_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(19));

-- Location: FF_X17_Y22_N5
\mips_cpu|dp|ID_EX_pcplus4|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(19),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(19));

-- Location: LCCOMB_X17_Y22_N2
\mips_cpu|dp|pcadd2|y[18]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[18]~32_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(18) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[17]~31\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[18]~33\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(18) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[17]~31\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(18) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[17]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(18),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[17]~31\,
	combout => \mips_cpu|dp|pcadd2|y[18]~32_combout\,
	cout => \mips_cpu|dp|pcadd2|y[18]~33\);

-- Location: LCCOMB_X17_Y22_N4
\mips_cpu|dp|pcadd2|y[19]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[19]~34_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(19) & (\mips_cpu|dp|pcadd2|y[18]~33\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(19) & (!\mips_cpu|dp|pcadd2|y[18]~33\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(19) & (!\mips_cpu|dp|pcadd2|y[18]~33\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(19) & ((\mips_cpu|dp|pcadd2|y[18]~33\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[19]~35\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(19) & !\mips_cpu|dp|pcadd2|y[18]~33\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[18]~33\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(19),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[18]~33\,
	combout => \mips_cpu|dp|pcadd2|y[19]~34_combout\,
	cout => \mips_cpu|dp|pcadd2|y[19]~35\);

-- Location: LCCOMB_X16_Y22_N16
\mips_cpu|dp|wd_mux|y[19]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[19]~29_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(19) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(19),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[19]~29_combout\);

-- Location: FF_X16_Y22_N17
\mips_cpu|dp|rf|R31[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[19]~29_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(19));

-- Location: LCCOMB_X19_Y20_N22
\mips_cpu|dp|rf|Mux12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux12~0_combout\ = (\mips_cpu|dp|rf|R31\(19) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(19),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux12~0_combout\);

-- Location: LCCOMB_X19_Y22_N18
\mips_cpu|dp|pcmux|y[19]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[19]~42_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcreg|q[3]~6_combout\) # ((\mips_cpu|dp|rf|Mux12~0_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & 
-- (\mips_cpu|dp|pcadd2|y[19]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|pcadd2|y[19]~34_combout\,
	datad => \mips_cpu|dp|rf|Mux12~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[19]~42_combout\);

-- Location: LCCOMB_X19_Y22_N10
\mips_cpu|dp|pcmux|y[19]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[19]~43_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[19]~42_combout\ & ((\mips_cpu|dp|IF_ID|q\(17)))) # (!\mips_cpu|dp|pcmux|y[19]~42_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(19))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[19]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(19),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(17),
	datad => \mips_cpu|dp|pcmux|y[19]~42_combout\,
	combout => \mips_cpu|dp|pcmux|y[19]~43_combout\);

-- Location: FF_X19_Y22_N11
\mips_cpu|dp|pcreg|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[19]~43_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(19));

-- Location: LCCOMB_X15_Y22_N6
\mips_cpu|dp|IF_ID_pcplus4|q[20]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[20]~65_combout\ = (\mips_cpu|dp|pcreg|q\(20) & (\mips_cpu|dp|IF_ID_pcplus4|q[19]~64\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(20) & (!\mips_cpu|dp|IF_ID_pcplus4|q[19]~64\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[20]~66\ = CARRY((\mips_cpu|dp|pcreg|q\(20) & !\mips_cpu|dp|IF_ID_pcplus4|q[19]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(20),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[19]~64\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[20]~65_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[20]~66\);

-- Location: LCCOMB_X15_Y22_N8
\mips_cpu|dp|IF_ID_pcplus4|q[21]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[21]~67_combout\ = (\mips_cpu|dp|pcreg|q\(21) & (!\mips_cpu|dp|IF_ID_pcplus4|q[20]~66\)) # (!\mips_cpu|dp|pcreg|q\(21) & ((\mips_cpu|dp|IF_ID_pcplus4|q[20]~66\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[21]~68\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[20]~66\) # (!\mips_cpu|dp|pcreg|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(21),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[20]~66\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[21]~67_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[21]~68\);

-- Location: LCCOMB_X15_Y22_N10
\mips_cpu|dp|IF_ID_pcplus4|q[22]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[22]~69_combout\ = (\mips_cpu|dp|pcreg|q\(22) & (\mips_cpu|dp|IF_ID_pcplus4|q[21]~68\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(22) & (!\mips_cpu|dp|IF_ID_pcplus4|q[21]~68\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[22]~70\ = CARRY((\mips_cpu|dp|pcreg|q\(22) & !\mips_cpu|dp|IF_ID_pcplus4|q[21]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(22),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[21]~68\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[22]~69_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[22]~70\);

-- Location: LCCOMB_X15_Y22_N12
\mips_cpu|dp|IF_ID_pcplus4|q[23]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[23]~71_combout\ = (\mips_cpu|dp|pcreg|q\(23) & (!\mips_cpu|dp|IF_ID_pcplus4|q[22]~70\)) # (!\mips_cpu|dp|pcreg|q\(23) & ((\mips_cpu|dp|IF_ID_pcplus4|q[22]~70\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[23]~72\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[22]~70\) # (!\mips_cpu|dp|pcreg|q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(23),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[22]~70\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[23]~71_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[23]~72\);

-- Location: LCCOMB_X15_Y22_N14
\mips_cpu|dp|IF_ID_pcplus4|q[24]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[24]~73_combout\ = (\mips_cpu|dp|pcreg|q\(24) & (\mips_cpu|dp|IF_ID_pcplus4|q[23]~72\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(24) & (!\mips_cpu|dp|IF_ID_pcplus4|q[23]~72\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[24]~74\ = CARRY((\mips_cpu|dp|pcreg|q\(24) & !\mips_cpu|dp|IF_ID_pcplus4|q[23]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(24),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[23]~72\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[24]~73_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[24]~74\);

-- Location: FF_X15_Y22_N15
\mips_cpu|dp|IF_ID_pcplus4|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[24]~73_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(24));

-- Location: LCCOMB_X16_Y22_N30
\mips_cpu|dp|wd_mux|y[24]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[24]~24_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(24) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(24),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|c|md|Selector8~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|dp|wd_mux|y[24]~24_combout\);

-- Location: FF_X16_Y22_N31
\mips_cpu|dp|rf|R31[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[24]~24_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(24));

-- Location: LCCOMB_X14_Y19_N14
\mips_cpu|dp|rf|Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux7~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(24),
	combout => \mips_cpu|dp|rf|Mux7~0_combout\);

-- Location: M9K_X13_Y18_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000666AA671A66A66AA66A6A6A66AA6AAA0AB160660",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 18,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~6_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: FF_X19_Y18_N5
\mips_cpu|dp|IF_ID|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(18),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(18));

-- Location: LCCOMB_X17_Y22_N6
\mips_cpu|dp|pcadd2|y[20]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[20]~36_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(20) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[19]~35\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[20]~37\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(20) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[19]~35\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(20) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[19]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(20),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[19]~35\,
	combout => \mips_cpu|dp|pcadd2|y[20]~36_combout\,
	cout => \mips_cpu|dp|pcadd2|y[20]~37\);

-- Location: LCCOMB_X16_Y22_N22
\mips_cpu|dp|wd_mux|y[20]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[20]~28_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(20) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(20),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[20]~28_combout\);

-- Location: FF_X16_Y22_N23
\mips_cpu|dp|rf|R31[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[20]~28_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(20));

-- Location: LCCOMB_X19_Y20_N10
\mips_cpu|dp|rf|Mux11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux11~0_combout\ = (\mips_cpu|dp|rf|R31\(20) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(20),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux11~0_combout\);

-- Location: LCCOMB_X19_Y18_N8
\mips_cpu|dp|pcmux|y[20]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[20]~40_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|rf|Mux11~0_combout\))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[20]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[20]~36_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Mux11~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[20]~40_combout\);

-- Location: LCCOMB_X19_Y18_N22
\mips_cpu|dp|pcmux|y[20]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[20]~41_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[20]~40_combout\ & ((\mips_cpu|dp|IF_ID|q\(18)))) # (!\mips_cpu|dp|pcmux|y[20]~40_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(20))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(20),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(18),
	datad => \mips_cpu|dp|pcmux|y[20]~40_combout\,
	combout => \mips_cpu|dp|pcmux|y[20]~41_combout\);

-- Location: FF_X19_Y18_N23
\mips_cpu|dp|pcreg|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[20]~41_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(20));

-- Location: FF_X15_Y22_N7
\mips_cpu|dp|IF_ID_pcplus4|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[20]~65_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(20));

-- Location: FF_X17_Y22_N7
\mips_cpu|dp|ID_EX_pcplus4|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(20),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(20));

-- Location: LCCOMB_X17_Y22_N8
\mips_cpu|dp|pcadd2|y[21]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[21]~38_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(21) & (\mips_cpu|dp|pcadd2|y[20]~37\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(21) & (!\mips_cpu|dp|pcadd2|y[20]~37\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(21) & (!\mips_cpu|dp|pcadd2|y[20]~37\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(21) & ((\mips_cpu|dp|pcadd2|y[20]~37\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[21]~39\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(21) & !\mips_cpu|dp|pcadd2|y[20]~37\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[20]~37\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(21),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[20]~37\,
	combout => \mips_cpu|dp|pcadd2|y[21]~38_combout\,
	cout => \mips_cpu|dp|pcadd2|y[21]~39\);

-- Location: LCCOMB_X19_Y22_N0
\mips_cpu|dp|pcmux|y[21]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[21]~38_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|rf|Mux10~0_combout\) # (\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[21]~38_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcadd2|y[21]~38_combout\,
	datac => \mips_cpu|dp|rf|Mux10~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	combout => \mips_cpu|dp|pcmux|y[21]~38_combout\);

-- Location: LCCOMB_X19_Y23_N28
\mips_cpu|dp|pcmux|y[21]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[21]~39_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[21]~38_combout\ & ((\mips_cpu|dp|IF_ID|q\(19)))) # (!\mips_cpu|dp|pcmux|y[21]~38_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(21))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[21]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(21),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(19),
	datad => \mips_cpu|dp|pcmux|y[21]~38_combout\,
	combout => \mips_cpu|dp|pcmux|y[21]~39_combout\);

-- Location: FF_X19_Y23_N29
\mips_cpu|dp|pcreg|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[21]~39_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(21));

-- Location: FF_X15_Y22_N9
\mips_cpu|dp|IF_ID_pcplus4|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[21]~67_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(21));

-- Location: FF_X17_Y22_N9
\mips_cpu|dp|ID_EX_pcplus4|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(21),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(21));

-- Location: LCCOMB_X17_Y22_N10
\mips_cpu|dp|pcadd2|y[22]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[22]~40_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(22) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[21]~39\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[22]~41\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(22) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[21]~39\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(22) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(22),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[21]~39\,
	combout => \mips_cpu|dp|pcadd2|y[22]~40_combout\,
	cout => \mips_cpu|dp|pcadd2|y[22]~41\);

-- Location: LCCOMB_X19_Y18_N16
\mips_cpu|dp|pcmux|y[22]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[22]~36_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|rf|Mux9~0_combout\) # (\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[22]~40_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcadd2|y[22]~40_combout\,
	datac => \mips_cpu|dp|rf|Mux9~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	combout => \mips_cpu|dp|pcmux|y[22]~36_combout\);

-- Location: LCCOMB_X19_Y18_N2
\mips_cpu|dp|pcmux|y[22]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[22]~37_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[22]~36_combout\ & (\mips_cpu|dp|IF_ID|q\(20))) # (!\mips_cpu|dp|pcmux|y[22]~36_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(22)))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(20),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(22),
	datad => \mips_cpu|dp|pcmux|y[22]~36_combout\,
	combout => \mips_cpu|dp|pcmux|y[22]~37_combout\);

-- Location: FF_X19_Y18_N3
\mips_cpu|dp|pcreg|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[22]~37_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(22));

-- Location: FF_X15_Y22_N11
\mips_cpu|dp|IF_ID_pcplus4|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[22]~69_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(22));

-- Location: FF_X17_Y22_N11
\mips_cpu|dp|ID_EX_pcplus4|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(22),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(22));

-- Location: LCCOMB_X19_Y22_N22
\mips_cpu|dp|pcmux|y[23]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[23]~34_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|rf|Mux8~0_combout\) # (\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[23]~42_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcadd2|y[23]~42_combout\,
	datac => \mips_cpu|dp|rf|Mux8~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	combout => \mips_cpu|dp|pcmux|y[23]~34_combout\);

-- Location: FF_X20_Y20_N1
\mips_cpu|dp|IF_ID|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(21),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(21));

-- Location: LCCOMB_X19_Y22_N4
\mips_cpu|dp|pcmux|y[23]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[23]~35_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[23]~34_combout\ & ((\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|pcmux|y[23]~34_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(23))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[23]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(23),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|pcmux|y[23]~34_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|pcmux|y[23]~35_combout\);

-- Location: FF_X19_Y22_N5
\mips_cpu|dp|pcreg|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[23]~35_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(23));

-- Location: FF_X15_Y22_N13
\mips_cpu|dp|IF_ID_pcplus4|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[23]~71_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(23));

-- Location: LCCOMB_X16_Y22_N8
\mips_cpu|dp|wd_mux|y[23]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[23]~25_combout\ = (\mips_cpu|c|md|Selector8~0_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(23) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~0_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(23),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|dp|wd_mux|y[23]~25_combout\);

-- Location: FF_X16_Y22_N9
\mips_cpu|dp|rf|R31[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[23]~25_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(23));

-- Location: LCCOMB_X14_Y18_N26
\mips_cpu|dp|rf|Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux8~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \mips_cpu|dp|rf|R31\(23),
	combout => \mips_cpu|dp|rf|Mux8~0_combout\);

-- Location: M9K_X13_Y17_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C3020300300C3003030C00C30C010CD003222",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~6_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: FF_X16_Y23_N5
\mips_cpu|dp|IF_ID|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(23),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(23));

-- Location: FF_X17_Y22_N17
\mips_cpu|dp|ID_EX_pcplus4|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(25),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(25));

-- Location: LCCOMB_X17_Y22_N16
\mips_cpu|dp|pcadd2|y[25]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[25]~46_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(25) & (\mips_cpu|dp|pcadd2|y[24]~45\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(25) & (!\mips_cpu|dp|pcadd2|y[24]~45\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(25) & (!\mips_cpu|dp|pcadd2|y[24]~45\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(25) & ((\mips_cpu|dp|pcadd2|y[24]~45\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[25]~47\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(25) & !\mips_cpu|dp|pcadd2|y[24]~45\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[24]~45\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(25),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[24]~45\,
	combout => \mips_cpu|dp|pcadd2|y[25]~46_combout\,
	cout => \mips_cpu|dp|pcadd2|y[25]~47\);

-- Location: LCCOMB_X14_Y21_N22
\mips_cpu|dp|pcmux|y[25]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[25]~30_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|rf|Mux6~0_combout\))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[25]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[25]~46_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Mux6~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[25]~30_combout\);

-- Location: LCCOMB_X14_Y21_N12
\mips_cpu|dp|pcmux|y[25]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[25]~31_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[25]~30_combout\ & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|pcmux|y[25]~30_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(25)))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[25]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|pcmux|y[25]~30_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(25),
	combout => \mips_cpu|dp|pcmux|y[25]~31_combout\);

-- Location: FF_X14_Y21_N13
\mips_cpu|dp|pcreg|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[25]~31_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(25));

-- Location: LCCOMB_X15_Y22_N16
\mips_cpu|dp|IF_ID_pcplus4|q[25]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[25]~75_combout\ = (\mips_cpu|dp|pcreg|q\(25) & (!\mips_cpu|dp|IF_ID_pcplus4|q[24]~74\)) # (!\mips_cpu|dp|pcreg|q\(25) & ((\mips_cpu|dp|IF_ID_pcplus4|q[24]~74\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[25]~76\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[24]~74\) # (!\mips_cpu|dp|pcreg|q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(25),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[24]~74\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[25]~75_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[25]~76\);

-- Location: FF_X15_Y22_N17
\mips_cpu|dp|IF_ID_pcplus4|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[25]~75_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(25));

-- Location: LCCOMB_X16_Y22_N4
\mips_cpu|dp|wd_mux|y[25]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[25]~23_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(25) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(25),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[25]~23_combout\);

-- Location: FF_X16_Y22_N5
\mips_cpu|dp|rf|R31[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[25]~23_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(25));

-- Location: LCCOMB_X14_Y21_N16
\mips_cpu|dp|rf|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux6~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(25),
	combout => \mips_cpu|dp|rf|Mux6~0_combout\);

-- Location: FF_X14_Y20_N15
\mips_cpu|dp|IF_ID|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(11),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(11));

-- Location: LCCOMB_X14_Y20_N14
\mips_cpu|dp|srcbmux|y[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[11]~14_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|IF_ID|q\(11) & !\mips_cpu|c|md|Decoder0~1_combout\)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|Mux20~0_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(11),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[11]~14_combout\);

-- Location: LCCOMB_X14_Y20_N16
\mips_cpu|dp|alu|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|rf|Mux52~0_combout\) # (\mips_cpu|dp|srcbmux|y[11]~14_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux52~0_combout\ & \mips_cpu|dp|srcbmux|y[11]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|rf|Mux52~0_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[11]~14_combout\,
	combout => \mips_cpu|dp|alu|Mux20~2_combout\);

-- Location: LCCOMB_X17_Y17_N4
\mips_cpu|dp|alu|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux20~3_combout\ = (\mips_cpu|dp|alu|Mux20~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Mux20~2_combout\,
	datad => \mips_cpu|dp|alu|Add0~24_combout\,
	combout => \mips_cpu|dp|alu|Mux20~3_combout\);

-- Location: FF_X15_Y21_N29
\mips_cpu|dp|IF_ID|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(10),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(10));

-- Location: LCCOMB_X15_Y21_N28
\mips_cpu|dp|srcbmux|y[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[10]~15_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|IF_ID|q\(10) & !\mips_cpu|c|md|Decoder0~1_combout\)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux21~0_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|IF_ID|q\(10),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[10]~15_combout\);

-- Location: LCCOMB_X17_Y20_N22
\mips_cpu|dp|alu|b2[10]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[10]~45_combout\ = \mips_cpu|dp|srcbmux|y[10]~15_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(6),
	datab => \mips_cpu|c|ad|Mux0~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[10]~15_combout\,
	datad => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|dp|alu|b2[10]~45_combout\);

-- Location: LCCOMB_X15_Y21_N22
\mips_cpu|dp|alu|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux21~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux53~0_combout\ & ((\mips_cpu|dp|srcbmux|y[10]~15_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|rf|Mux53~0_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[10]~15_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux53~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[10]~15_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux21~2_combout\);

-- Location: LCCOMB_X17_Y17_N2
\mips_cpu|dp|alu|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux21~3_combout\ = (\mips_cpu|dp|alu|Mux21~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~22_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Add0~22_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Mux21~2_combout\,
	combout => \mips_cpu|dp|alu|Mux21~3_combout\);

-- Location: M9K_X13_Y19_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000F00F000F00F0F00000F000000000F000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~6_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: FF_X14_Y19_N17
\mips_cpu|dp|IF_ID|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(8),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(8));

-- Location: LCCOMB_X14_Y19_N16
\mips_cpu|dp|srcbmux|y[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[8]~17_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|IF_ID|q\(8) & !\mips_cpu|c|md|Decoder0~1_combout\)))) # (!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux23~0_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|IF_ID|q\(8),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[8]~17_combout\);

-- Location: LCCOMB_X14_Y19_N4
\mips_cpu|dp|alu|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux23~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|rf|Mux55~0_combout\) # (\mips_cpu|dp|srcbmux|y[8]~17_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux55~0_combout\ & \mips_cpu|dp|srcbmux|y[8]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux55~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[8]~17_combout\,
	combout => \mips_cpu|dp|alu|Mux23~2_combout\);

-- Location: LCCOMB_X16_Y18_N4
\mips_cpu|dp|alu|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux23~3_combout\ = (\mips_cpu|dp|alu|Mux23~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Mux23~2_combout\,
	datad => \mips_cpu|dp|alu|Add0~18_combout\,
	combout => \mips_cpu|dp|alu|Mux23~3_combout\);

-- Location: FF_X16_Y23_N11
\mips_cpu|dp|IF_ID|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(24),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(24));

-- Location: LCCOMB_X11_Y21_N0
\Timer|CounterR[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[0]~32_combout\ = \Timer|CounterR\(0) $ (VCC)
-- \Timer|CounterR[0]~33\ = CARRY(\Timer|CounterR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(0),
	datad => VCC,
	combout => \Timer|CounterR[0]~32_combout\,
	cout => \Timer|CounterR[0]~33\);

-- Location: LCCOMB_X14_Y21_N2
\mips_cpu|dp|rf|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux3~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \mips_cpu|dp|rf|R31\(28),
	combout => \mips_cpu|dp|rf|Mux3~0_combout\);

-- Location: FF_X17_Y22_N23
\mips_cpu|dp|ID_EX_pcplus4|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(28),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(28));

-- Location: FF_X19_Y18_N29
\mips_cpu|dp|IF_ID|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(25),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(25));

-- Location: LCCOMB_X17_Y22_N18
\mips_cpu|dp|pcadd2|y[26]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[26]~48_combout\ = ((\mips_cpu|dp|sze|y[31]~0_combout\ $ (\mips_cpu|dp|ID_EX_pcplus4|q\(26) $ (!\mips_cpu|dp|pcadd2|y[25]~47\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[26]~49\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(26)) # (!\mips_cpu|dp|pcadd2|y[25]~47\))) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & (\mips_cpu|dp|ID_EX_pcplus4|q\(26) & 
-- !\mips_cpu|dp|pcadd2|y[25]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(26),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[25]~47\,
	combout => \mips_cpu|dp|pcadd2|y[26]~48_combout\,
	cout => \mips_cpu|dp|pcadd2|y[26]~49\);

-- Location: LCCOMB_X15_Y21_N14
\mips_cpu|dp|pcmux|y[26]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[26]~28_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcreg|q[3]~6_combout\) # (\mips_cpu|dp|rf|Mux5~0_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[26]~48_combout\ & 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcadd2|y[26]~48_combout\,
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux5~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[26]~28_combout\);

-- Location: LCCOMB_X16_Y23_N30
\mips_cpu|dp|pcmux|y[26]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[26]~29_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[26]~28_combout\ & (\mips_cpu|dp|IF_ID|q\(24))) # (!\mips_cpu|dp|pcmux|y[26]~28_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(26)))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[26]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(26),
	datad => \mips_cpu|dp|pcmux|y[26]~28_combout\,
	combout => \mips_cpu|dp|pcmux|y[26]~29_combout\);

-- Location: FF_X16_Y23_N31
\mips_cpu|dp|pcreg|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[26]~29_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(26));

-- Location: LCCOMB_X15_Y22_N18
\mips_cpu|dp|IF_ID_pcplus4|q[26]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[26]~77_combout\ = (\mips_cpu|dp|pcreg|q\(26) & (\mips_cpu|dp|IF_ID_pcplus4|q[25]~76\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(26) & (!\mips_cpu|dp|IF_ID_pcplus4|q[25]~76\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[26]~78\ = CARRY((\mips_cpu|dp|pcreg|q\(26) & !\mips_cpu|dp|IF_ID_pcplus4|q[25]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|pcreg|q\(26),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[25]~76\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[26]~77_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[26]~78\);

-- Location: FF_X15_Y22_N19
\mips_cpu|dp|IF_ID_pcplus4|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[26]~77_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(26));

-- Location: FF_X17_Y22_N19
\mips_cpu|dp|ID_EX_pcplus4|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(26),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(26));

-- Location: LCCOMB_X17_Y22_N20
\mips_cpu|dp|pcadd2|y[27]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[27]~50_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(27) & (\mips_cpu|dp|pcadd2|y[26]~49\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(27) & (!\mips_cpu|dp|pcadd2|y[26]~49\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(27) & (!\mips_cpu|dp|pcadd2|y[26]~49\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(27) & ((\mips_cpu|dp|pcadd2|y[26]~49\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[27]~51\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(27) & !\mips_cpu|dp|pcadd2|y[26]~49\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[26]~49\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(27),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[26]~49\,
	combout => \mips_cpu|dp|pcadd2|y[27]~50_combout\,
	cout => \mips_cpu|dp|pcadd2|y[27]~51\);

-- Location: LCCOMB_X16_Y22_N24
\mips_cpu|dp|wd_mux|y[27]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[27]~21_combout\ = (\mips_cpu|c|md|Selector8~0_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(27) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~0_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(27),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|dp|wd_mux|y[27]~21_combout\);

-- Location: FF_X16_Y22_N25
\mips_cpu|dp|rf|R31[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[27]~21_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(27));

-- Location: LCCOMB_X14_Y20_N20
\mips_cpu|dp|rf|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux4~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \mips_cpu|dp|rf|R31\(27),
	combout => \mips_cpu|dp|rf|Mux4~0_combout\);

-- Location: LCCOMB_X17_Y24_N6
\mips_cpu|dp|pcmux|y[27]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[27]~26_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & (\mips_cpu|c|md|Selector8~1_combout\)) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|rf|Mux4~0_combout\))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[27]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|pcadd2|y[27]~50_combout\,
	datad => \mips_cpu|dp|rf|Mux4~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[27]~26_combout\);

-- Location: LCCOMB_X15_Y22_N30
\mips_cpu|dp|pcmux|y[27]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[27]~27_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[27]~26_combout\ & ((\mips_cpu|dp|IF_ID|q\(25)))) # (!\mips_cpu|dp|pcmux|y[27]~26_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(27))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[27]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(27),
	datac => \mips_cpu|dp|IF_ID|q\(25),
	datad => \mips_cpu|dp|pcmux|y[27]~26_combout\,
	combout => \mips_cpu|dp|pcmux|y[27]~27_combout\);

-- Location: FF_X15_Y22_N31
\mips_cpu|dp|pcreg|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[27]~27_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(27));

-- Location: LCCOMB_X15_Y22_N20
\mips_cpu|dp|IF_ID_pcplus4|q[27]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[27]~79_combout\ = (\mips_cpu|dp|pcreg|q\(27) & (!\mips_cpu|dp|IF_ID_pcplus4|q[26]~78\)) # (!\mips_cpu|dp|pcreg|q\(27) & ((\mips_cpu|dp|IF_ID_pcplus4|q[26]~78\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[27]~80\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[26]~78\) # (!\mips_cpu|dp|pcreg|q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(27),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[26]~78\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[27]~79_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[27]~80\);

-- Location: FF_X15_Y22_N21
\mips_cpu|dp|IF_ID_pcplus4|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[27]~79_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(27));

-- Location: FF_X17_Y22_N21
\mips_cpu|dp|ID_EX_pcplus4|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(27),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(27));

-- Location: LCCOMB_X17_Y22_N22
\mips_cpu|dp|pcadd2|y[28]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[28]~52_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(28) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[27]~51\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[28]~53\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(28) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[27]~51\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(28) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[27]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(28),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[27]~51\,
	combout => \mips_cpu|dp|pcadd2|y[28]~52_combout\,
	cout => \mips_cpu|dp|pcadd2|y[28]~53\);

-- Location: LCCOMB_X14_Y22_N14
\mips_cpu|dp|pcreg|q[28]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[28]~4_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Mux3~0_combout\)) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd2|y[28]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux3~0_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[28]~52_combout\,
	combout => \mips_cpu|dp|pcreg|q[28]~4_combout\);

-- Location: FF_X14_Y22_N15
\mips_cpu|dp|pcreg|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[28]~4_combout\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(28),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(28));

-- Location: LCCOMB_X15_Y22_N22
\mips_cpu|dp|IF_ID_pcplus4|q[28]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[28]~81_combout\ = (\mips_cpu|dp|pcreg|q\(28) & (\mips_cpu|dp|IF_ID_pcplus4|q[27]~80\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(28) & (!\mips_cpu|dp|IF_ID_pcplus4|q[27]~80\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[28]~82\ = CARRY((\mips_cpu|dp|pcreg|q\(28) & !\mips_cpu|dp|IF_ID_pcplus4|q[27]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(28),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[27]~80\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[28]~81_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[28]~82\);

-- Location: FF_X15_Y22_N23
\mips_cpu|dp|IF_ID_pcplus4|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[28]~81_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(28));

-- Location: LCCOMB_X16_Y22_N6
\mips_cpu|dp|wd_mux|y[28]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[28]~20_combout\ = (\mips_cpu|c|md|Selector8~0_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~0_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(28),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|dp|wd_mux|y[28]~20_combout\);

-- Location: FF_X16_Y22_N7
\mips_cpu|dp|rf|R31[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[28]~20_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(28));

-- Location: LCCOMB_X14_Y21_N0
\mips_cpu|dp|rf|Mux35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux35~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux58~1_combout\,
	datac => \mips_cpu|dp|rf|R31\(28),
	combout => \mips_cpu|dp|rf|Mux35~0_combout\);

-- Location: LCCOMB_X16_Y21_N20
\mips_cpu|dp|srcbmux|y[28]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[28]~25_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(12)))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(12),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[28]~25_combout\);

-- Location: LCCOMB_X14_Y21_N4
\mips_cpu|dp|alu|b2[28]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[28]~31_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[28]~25_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|Mux3~0_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[28]~25_combout\,
	combout => \mips_cpu|dp|alu|b2[28]~31_combout\);

-- Location: LCCOMB_X14_Y20_N6
\mips_cpu|dp|srcbmux|y[27]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[27]~26_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(11))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|IF_ID|q\(11),
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[27]~26_combout\);

-- Location: LCCOMB_X14_Y20_N0
\mips_cpu|dp|alu|b2[27]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[27]~32_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[27]~26_combout\) # ((\mips_cpu|dp|rf|Mux4~0_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|rf|Mux4~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|srcbmux|y[27]~26_combout\,
	combout => \mips_cpu|dp|alu|b2[27]~32_combout\);

-- Location: LCCOMB_X14_Y20_N10
\mips_cpu|dp|rf|Mux36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux36~0_combout\ = (\mips_cpu|dp|rf|R31\(27) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(27),
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux36~0_combout\);

-- Location: LCCOMB_X15_Y21_N4
\mips_cpu|dp|srcbmux|y[26]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[26]~27_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(10))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(10),
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[26]~27_combout\);

-- Location: LCCOMB_X15_Y21_N6
\mips_cpu|dp|alu|b2[26]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[26]~33_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[26]~27_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|srcbmux|y[26]~27_combout\,
	datad => \mips_cpu|dp|rf|Mux5~0_combout\,
	combout => \mips_cpu|dp|alu|b2[26]~33_combout\);

-- Location: LCCOMB_X15_Y21_N0
\mips_cpu|dp|rf|Mux37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux37~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux58~1_combout\,
	datad => \mips_cpu|dp|rf|R31\(26),
	combout => \mips_cpu|dp|rf|Mux37~0_combout\);

-- Location: LCCOMB_X14_Y21_N6
\mips_cpu|dp|rf|Mux38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux38~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	datad => \mips_cpu|dp|rf|R31\(25),
	combout => \mips_cpu|dp|rf|Mux38~0_combout\);

-- Location: LCCOMB_X14_Y19_N2
\mips_cpu|dp|srcbmux|y[25]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[25]~28_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(9))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(9),
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|c|md|Decoder0~1_combout\,
	datad => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[25]~28_combout\);

-- Location: LCCOMB_X14_Y21_N26
\mips_cpu|dp|alu|b2[25]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[25]~34_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[25]~28_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|srcbmux|y[25]~28_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|rf|Mux6~0_combout\,
	combout => \mips_cpu|dp|alu|b2[25]~34_combout\);

-- Location: LCCOMB_X14_Y19_N28
\mips_cpu|dp|rf|Mux39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux39~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~1_combout\,
	datad => \mips_cpu|dp|rf|R31\(24),
	combout => \mips_cpu|dp|rf|Mux39~0_combout\);

-- Location: LCCOMB_X14_Y19_N24
\mips_cpu|dp|srcbmux|y[24]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[24]~29_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(8))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~1_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(8),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[24]~29_combout\);

-- Location: LCCOMB_X14_Y19_N18
\mips_cpu|dp|alu|b2[24]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[24]~35_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[24]~29_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|rf|Mux7~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[24]~29_combout\,
	combout => \mips_cpu|dp|alu|b2[24]~35_combout\);

-- Location: LCCOMB_X14_Y18_N16
\mips_cpu|dp|rf|Mux40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux40~0_combout\ = (\mips_cpu|dp|rf|R31\(23) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(23),
	datad => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux40~0_combout\);

-- Location: LCCOMB_X14_Y18_N4
\mips_cpu|dp|srcbmux|y[23]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[23]~30_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(7)))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(7),
	combout => \mips_cpu|dp|srcbmux|y[23]~30_combout\);

-- Location: LCCOMB_X14_Y18_N22
\mips_cpu|dp|alu|b2[23]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[23]~36_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[23]~30_combout\) # ((\mips_cpu|dp|rf|Mux8~0_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux8~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[23]~30_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|alu|b2[23]~36_combout\);

-- Location: LCCOMB_X17_Y18_N4
\mips_cpu|dp|rf|Mux41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux41~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	datad => \mips_cpu|dp|rf|R31\(22),
	combout => \mips_cpu|dp|rf|Mux41~0_combout\);

-- Location: LCCOMB_X17_Y18_N24
\mips_cpu|dp|srcbmux|y[22]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[22]~31_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(6))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(6),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[22]~31_combout\);

-- Location: LCCOMB_X17_Y18_N26
\mips_cpu|dp|alu|b2[22]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[22]~37_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[22]~31_combout\) # ((\mips_cpu|dp|rf|Mux9~0_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux9~0_combout\,
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|srcbmux|y[22]~31_combout\,
	combout => \mips_cpu|dp|alu|b2[22]~37_combout\);

-- Location: LCCOMB_X12_Y20_N30
\mips_cpu|dp|rf|Mux42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux42~0_combout\ = (\mips_cpu|dp|rf|R31\(21) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(21),
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux42~0_combout\);

-- Location: LCCOMB_X14_Y20_N28
\mips_cpu|dp|srcbmux|y[21]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[21]~32_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(5))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|IF_ID|q\(5),
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[21]~32_combout\);

-- Location: LCCOMB_X14_Y20_N30
\mips_cpu|dp|alu|b2[21]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[21]~38_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[21]~32_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|Mux10~0_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[21]~32_combout\,
	combout => \mips_cpu|dp|alu|b2[21]~38_combout\);

-- Location: LCCOMB_X19_Y19_N6
\mips_cpu|dp|srcbmux|y[20]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[20]~33_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(4)))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(4),
	combout => \mips_cpu|dp|srcbmux|y[20]~33_combout\);

-- Location: LCCOMB_X19_Y19_N16
\mips_cpu|dp|alu|b2[20]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[20]~39_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[20]~33_combout\) # ((\mips_cpu|dp|rf|Mux11~0_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux11~0_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[20]~33_combout\,
	combout => \mips_cpu|dp|alu|b2[20]~39_combout\);

-- Location: LCCOMB_X19_Y20_N24
\mips_cpu|dp|rf|Mux43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux43~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux58~1_combout\,
	datac => \mips_cpu|dp|rf|R31\(20),
	combout => \mips_cpu|dp|rf|Mux43~0_combout\);

-- Location: LCCOMB_X19_Y20_N12
\mips_cpu|dp|rf|Mux44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux44~0_combout\ = (\mips_cpu|dp|rf|R31\(19) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|R31\(19),
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux44~0_combout\);

-- Location: LCCOMB_X17_Y19_N20
\mips_cpu|dp|srcbmux|y[19]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[19]~34_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(3))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~1_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(3),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[19]~34_combout\);

-- Location: LCCOMB_X17_Y19_N14
\mips_cpu|dp|alu|b2[19]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[19]~40_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[19]~34_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|Mux12~0_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[19]~34_combout\,
	combout => \mips_cpu|dp|alu|b2[19]~40_combout\);

-- Location: LCCOMB_X19_Y19_N14
\mips_cpu|dp|srcbmux|y[18]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[18]~35_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(2)))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(2),
	combout => \mips_cpu|dp|srcbmux|y[18]~35_combout\);

-- Location: LCCOMB_X19_Y19_N8
\mips_cpu|dp|alu|b2[18]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[18]~41_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[18]~35_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|dp|srcbmux|y[18]~35_combout\,
	datad => \mips_cpu|dp|rf|Mux13~0_combout\,
	combout => \mips_cpu|dp|alu|b2[18]~41_combout\);

-- Location: LCCOMB_X19_Y19_N18
\mips_cpu|dp|rf|Mux45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux45~0_combout\ = (\mips_cpu|dp|rf|R31\(18) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(18),
	datad => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux45~0_combout\);

-- Location: LCCOMB_X17_Y19_N28
\mips_cpu|dp|srcbmux|y[17]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[17]~36_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(1)))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|sze|y[31]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~1_combout\,
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|IF_ID|q\(1),
	combout => \mips_cpu|dp|srcbmux|y[17]~36_combout\);

-- Location: LCCOMB_X17_Y19_N30
\mips_cpu|dp|alu|b2[17]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[17]~42_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[17]~36_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|srcbmux|y[17]~36_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|rf|Mux14~0_combout\,
	combout => \mips_cpu|dp|alu|b2[17]~42_combout\);

-- Location: LCCOMB_X17_Y19_N8
\mips_cpu|dp|rf|Mux46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux46~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	datad => \mips_cpu|dp|rf|R31\(17),
	combout => \mips_cpu|dp|rf|Mux46~0_combout\);

-- Location: LCCOMB_X16_Y20_N20
\mips_cpu|dp|rf|Mux47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux47~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux58~1_combout\,
	datad => \mips_cpu|dp|rf|R31\(16),
	combout => \mips_cpu|dp|rf|Mux47~0_combout\);

-- Location: FF_X16_Y23_N9
\mips_cpu|dp|IF_ID|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(0));

-- Location: LCCOMB_X16_Y20_N8
\mips_cpu|dp|srcbmux|y[16]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[16]~37_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(0))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(0),
	datad => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[16]~37_combout\);

-- Location: LCCOMB_X16_Y20_N26
\mips_cpu|dp|alu|b2[16]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[16]~43_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[16]~37_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|srcbmux|y[16]~37_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|rf|Mux15~0_combout\,
	combout => \mips_cpu|dp|alu|b2[16]~43_combout\);

-- Location: LCCOMB_X19_Y20_N8
\mips_cpu|dp|rf|Mux48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux48~0_combout\ = (\mips_cpu|dp|rf|R31\(15) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(15),
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux48~0_combout\);

-- Location: LCCOMB_X16_Y21_N22
\mips_cpu|dp|srcbmux|y[15]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[15]~38_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|IF_ID|q\(15) & (!\mips_cpu|c|md|Decoder0~1_combout\))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(15),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|rf|Mux16~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[15]~38_combout\);

-- Location: LCCOMB_X16_Y21_N8
\mips_cpu|dp|alu|b2[15]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[15]~52_combout\ = \mips_cpu|dp|srcbmux|y[15]~38_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[15]~38_combout\,
	datab => \mips_cpu|c|ad|Mux0~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(6),
	datad => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|dp|alu|b2[15]~52_combout\);

-- Location: LCCOMB_X19_Y20_N28
\mips_cpu|dp|rf|Mux49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux49~0_combout\ = (\mips_cpu|dp|rf|R31\(14) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|R31\(14),
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux49~0_combout\);

-- Location: LCCOMB_X16_Y21_N16
\mips_cpu|dp|srcbmux|y[14]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[14]~39_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(14)))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(14),
	datad => \mips_cpu|dp|rf|Mux17~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[14]~39_combout\);

-- Location: LCCOMB_X16_Y21_N10
\mips_cpu|dp|alu|b2[14]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[14]~53_combout\ = \mips_cpu|dp|srcbmux|y[14]~39_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ad|Mux0~0_combout\) # (!\mips_cpu|c|ID_EX|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(7),
	datab => \mips_cpu|c|ID_EX|q\(6),
	datac => \mips_cpu|c|ad|Mux0~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[14]~39_combout\,
	combout => \mips_cpu|dp|alu|b2[14]~53_combout\);

-- Location: LCCOMB_X16_Y19_N0
\mips_cpu|dp|rf|Mux50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux50~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux58~1_combout\,
	datac => \mips_cpu|dp|rf|R31\(13),
	combout => \mips_cpu|dp|rf|Mux50~0_combout\);

-- Location: LCCOMB_X17_Y18_N22
\mips_cpu|dp|srcbmux|y[13]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[13]~40_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(13)))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(13),
	datad => \mips_cpu|dp|rf|Mux18~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[13]~40_combout\);

-- Location: LCCOMB_X16_Y21_N28
\mips_cpu|dp|alu|b2[13]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[13]~54_combout\ = \mips_cpu|dp|srcbmux|y[13]~40_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ad|Mux0~0_combout\) # (!\mips_cpu|c|ID_EX|q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(7),
	datab => \mips_cpu|c|ID_EX|q\(6),
	datac => \mips_cpu|c|ad|Mux0~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[13]~40_combout\,
	combout => \mips_cpu|dp|alu|b2[13]~54_combout\);

-- Location: LCCOMB_X15_Y19_N12
\mips_cpu|dp|alu|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~28_combout\ = ((\mips_cpu|dp|rf|Mux50~0_combout\ $ (\mips_cpu|dp|alu|b2[13]~54_combout\ $ (!\mips_cpu|dp|alu|Add0~27\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~29\ = CARRY((\mips_cpu|dp|rf|Mux50~0_combout\ & ((\mips_cpu|dp|alu|b2[13]~54_combout\) # (!\mips_cpu|dp|alu|Add0~27\))) # (!\mips_cpu|dp|rf|Mux50~0_combout\ & (\mips_cpu|dp|alu|b2[13]~54_combout\ & !\mips_cpu|dp|alu|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux50~0_combout\,
	datab => \mips_cpu|dp|alu|b2[13]~54_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~27\,
	combout => \mips_cpu|dp|alu|Add0~28_combout\,
	cout => \mips_cpu|dp|alu|Add0~29\);

-- Location: LCCOMB_X15_Y19_N14
\mips_cpu|dp|alu|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~30_combout\ = (\mips_cpu|dp|rf|Mux49~0_combout\ & ((\mips_cpu|dp|alu|b2[14]~53_combout\ & (\mips_cpu|dp|alu|Add0~29\ & VCC)) # (!\mips_cpu|dp|alu|b2[14]~53_combout\ & (!\mips_cpu|dp|alu|Add0~29\)))) # 
-- (!\mips_cpu|dp|rf|Mux49~0_combout\ & ((\mips_cpu|dp|alu|b2[14]~53_combout\ & (!\mips_cpu|dp|alu|Add0~29\)) # (!\mips_cpu|dp|alu|b2[14]~53_combout\ & ((\mips_cpu|dp|alu|Add0~29\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~31\ = CARRY((\mips_cpu|dp|rf|Mux49~0_combout\ & (!\mips_cpu|dp|alu|b2[14]~53_combout\ & !\mips_cpu|dp|alu|Add0~29\)) # (!\mips_cpu|dp|rf|Mux49~0_combout\ & ((!\mips_cpu|dp|alu|Add0~29\) # (!\mips_cpu|dp|alu|b2[14]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux49~0_combout\,
	datab => \mips_cpu|dp|alu|b2[14]~53_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~29\,
	combout => \mips_cpu|dp|alu|Add0~30_combout\,
	cout => \mips_cpu|dp|alu|Add0~31\);

-- Location: LCCOMB_X15_Y19_N16
\mips_cpu|dp|alu|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~32_combout\ = ((\mips_cpu|dp|rf|Mux48~0_combout\ $ (\mips_cpu|dp|alu|b2[15]~52_combout\ $ (!\mips_cpu|dp|alu|Add0~31\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~33\ = CARRY((\mips_cpu|dp|rf|Mux48~0_combout\ & ((\mips_cpu|dp|alu|b2[15]~52_combout\) # (!\mips_cpu|dp|alu|Add0~31\))) # (!\mips_cpu|dp|rf|Mux48~0_combout\ & (\mips_cpu|dp|alu|b2[15]~52_combout\ & !\mips_cpu|dp|alu|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux48~0_combout\,
	datab => \mips_cpu|dp|alu|b2[15]~52_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~31\,
	combout => \mips_cpu|dp|alu|Add0~32_combout\,
	cout => \mips_cpu|dp|alu|Add0~33\);

-- Location: LCCOMB_X15_Y19_N18
\mips_cpu|dp|alu|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~34_combout\ = (\mips_cpu|dp|rf|Mux47~0_combout\ & ((\mips_cpu|dp|alu|b2[16]~43_combout\ & (\mips_cpu|dp|alu|Add0~33\ & VCC)) # (!\mips_cpu|dp|alu|b2[16]~43_combout\ & (!\mips_cpu|dp|alu|Add0~33\)))) # 
-- (!\mips_cpu|dp|rf|Mux47~0_combout\ & ((\mips_cpu|dp|alu|b2[16]~43_combout\ & (!\mips_cpu|dp|alu|Add0~33\)) # (!\mips_cpu|dp|alu|b2[16]~43_combout\ & ((\mips_cpu|dp|alu|Add0~33\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~35\ = CARRY((\mips_cpu|dp|rf|Mux47~0_combout\ & (!\mips_cpu|dp|alu|b2[16]~43_combout\ & !\mips_cpu|dp|alu|Add0~33\)) # (!\mips_cpu|dp|rf|Mux47~0_combout\ & ((!\mips_cpu|dp|alu|Add0~33\) # (!\mips_cpu|dp|alu|b2[16]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux47~0_combout\,
	datab => \mips_cpu|dp|alu|b2[16]~43_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~33\,
	combout => \mips_cpu|dp|alu|Add0~34_combout\,
	cout => \mips_cpu|dp|alu|Add0~35\);

-- Location: LCCOMB_X15_Y19_N20
\mips_cpu|dp|alu|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~36_combout\ = ((\mips_cpu|dp|alu|b2[17]~42_combout\ $ (\mips_cpu|dp|rf|Mux46~0_combout\ $ (!\mips_cpu|dp|alu|Add0~35\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~37\ = CARRY((\mips_cpu|dp|alu|b2[17]~42_combout\ & ((\mips_cpu|dp|rf|Mux46~0_combout\) # (!\mips_cpu|dp|alu|Add0~35\))) # (!\mips_cpu|dp|alu|b2[17]~42_combout\ & (\mips_cpu|dp|rf|Mux46~0_combout\ & !\mips_cpu|dp|alu|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[17]~42_combout\,
	datab => \mips_cpu|dp|rf|Mux46~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~35\,
	combout => \mips_cpu|dp|alu|Add0~36_combout\,
	cout => \mips_cpu|dp|alu|Add0~37\);

-- Location: LCCOMB_X15_Y19_N22
\mips_cpu|dp|alu|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~38_combout\ = (\mips_cpu|dp|alu|b2[18]~41_combout\ & ((\mips_cpu|dp|rf|Mux45~0_combout\ & (\mips_cpu|dp|alu|Add0~37\ & VCC)) # (!\mips_cpu|dp|rf|Mux45~0_combout\ & (!\mips_cpu|dp|alu|Add0~37\)))) # 
-- (!\mips_cpu|dp|alu|b2[18]~41_combout\ & ((\mips_cpu|dp|rf|Mux45~0_combout\ & (!\mips_cpu|dp|alu|Add0~37\)) # (!\mips_cpu|dp|rf|Mux45~0_combout\ & ((\mips_cpu|dp|alu|Add0~37\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~39\ = CARRY((\mips_cpu|dp|alu|b2[18]~41_combout\ & (!\mips_cpu|dp|rf|Mux45~0_combout\ & !\mips_cpu|dp|alu|Add0~37\)) # (!\mips_cpu|dp|alu|b2[18]~41_combout\ & ((!\mips_cpu|dp|alu|Add0~37\) # (!\mips_cpu|dp|rf|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[18]~41_combout\,
	datab => \mips_cpu|dp|rf|Mux45~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~37\,
	combout => \mips_cpu|dp|alu|Add0~38_combout\,
	cout => \mips_cpu|dp|alu|Add0~39\);

-- Location: LCCOMB_X15_Y19_N24
\mips_cpu|dp|alu|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~40_combout\ = ((\mips_cpu|dp|rf|Mux44~0_combout\ $ (\mips_cpu|dp|alu|b2[19]~40_combout\ $ (!\mips_cpu|dp|alu|Add0~39\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~41\ = CARRY((\mips_cpu|dp|rf|Mux44~0_combout\ & ((\mips_cpu|dp|alu|b2[19]~40_combout\) # (!\mips_cpu|dp|alu|Add0~39\))) # (!\mips_cpu|dp|rf|Mux44~0_combout\ & (\mips_cpu|dp|alu|b2[19]~40_combout\ & !\mips_cpu|dp|alu|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~0_combout\,
	datab => \mips_cpu|dp|alu|b2[19]~40_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~39\,
	combout => \mips_cpu|dp|alu|Add0~40_combout\,
	cout => \mips_cpu|dp|alu|Add0~41\);

-- Location: LCCOMB_X15_Y19_N26
\mips_cpu|dp|alu|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~42_combout\ = (\mips_cpu|dp|alu|b2[20]~39_combout\ & ((\mips_cpu|dp|rf|Mux43~0_combout\ & (\mips_cpu|dp|alu|Add0~41\ & VCC)) # (!\mips_cpu|dp|rf|Mux43~0_combout\ & (!\mips_cpu|dp|alu|Add0~41\)))) # 
-- (!\mips_cpu|dp|alu|b2[20]~39_combout\ & ((\mips_cpu|dp|rf|Mux43~0_combout\ & (!\mips_cpu|dp|alu|Add0~41\)) # (!\mips_cpu|dp|rf|Mux43~0_combout\ & ((\mips_cpu|dp|alu|Add0~41\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~43\ = CARRY((\mips_cpu|dp|alu|b2[20]~39_combout\ & (!\mips_cpu|dp|rf|Mux43~0_combout\ & !\mips_cpu|dp|alu|Add0~41\)) # (!\mips_cpu|dp|alu|b2[20]~39_combout\ & ((!\mips_cpu|dp|alu|Add0~41\) # (!\mips_cpu|dp|rf|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[20]~39_combout\,
	datab => \mips_cpu|dp|rf|Mux43~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~41\,
	combout => \mips_cpu|dp|alu|Add0~42_combout\,
	cout => \mips_cpu|dp|alu|Add0~43\);

-- Location: LCCOMB_X15_Y19_N28
\mips_cpu|dp|alu|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~44_combout\ = ((\mips_cpu|dp|rf|Mux42~0_combout\ $ (\mips_cpu|dp|alu|b2[21]~38_combout\ $ (!\mips_cpu|dp|alu|Add0~43\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~45\ = CARRY((\mips_cpu|dp|rf|Mux42~0_combout\ & ((\mips_cpu|dp|alu|b2[21]~38_combout\) # (!\mips_cpu|dp|alu|Add0~43\))) # (!\mips_cpu|dp|rf|Mux42~0_combout\ & (\mips_cpu|dp|alu|b2[21]~38_combout\ & !\mips_cpu|dp|alu|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~0_combout\,
	datab => \mips_cpu|dp|alu|b2[21]~38_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~43\,
	combout => \mips_cpu|dp|alu|Add0~44_combout\,
	cout => \mips_cpu|dp|alu|Add0~45\);

-- Location: LCCOMB_X15_Y19_N30
\mips_cpu|dp|alu|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~46_combout\ = (\mips_cpu|dp|rf|Mux41~0_combout\ & ((\mips_cpu|dp|alu|b2[22]~37_combout\ & (\mips_cpu|dp|alu|Add0~45\ & VCC)) # (!\mips_cpu|dp|alu|b2[22]~37_combout\ & (!\mips_cpu|dp|alu|Add0~45\)))) # 
-- (!\mips_cpu|dp|rf|Mux41~0_combout\ & ((\mips_cpu|dp|alu|b2[22]~37_combout\ & (!\mips_cpu|dp|alu|Add0~45\)) # (!\mips_cpu|dp|alu|b2[22]~37_combout\ & ((\mips_cpu|dp|alu|Add0~45\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~47\ = CARRY((\mips_cpu|dp|rf|Mux41~0_combout\ & (!\mips_cpu|dp|alu|b2[22]~37_combout\ & !\mips_cpu|dp|alu|Add0~45\)) # (!\mips_cpu|dp|rf|Mux41~0_combout\ & ((!\mips_cpu|dp|alu|Add0~45\) # (!\mips_cpu|dp|alu|b2[22]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux41~0_combout\,
	datab => \mips_cpu|dp|alu|b2[22]~37_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~45\,
	combout => \mips_cpu|dp|alu|Add0~46_combout\,
	cout => \mips_cpu|dp|alu|Add0~47\);

-- Location: LCCOMB_X15_Y18_N0
\mips_cpu|dp|alu|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~48_combout\ = ((\mips_cpu|dp|rf|Mux40~0_combout\ $ (\mips_cpu|dp|alu|b2[23]~36_combout\ $ (!\mips_cpu|dp|alu|Add0~47\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~49\ = CARRY((\mips_cpu|dp|rf|Mux40~0_combout\ & ((\mips_cpu|dp|alu|b2[23]~36_combout\) # (!\mips_cpu|dp|alu|Add0~47\))) # (!\mips_cpu|dp|rf|Mux40~0_combout\ & (\mips_cpu|dp|alu|b2[23]~36_combout\ & !\mips_cpu|dp|alu|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux40~0_combout\,
	datab => \mips_cpu|dp|alu|b2[23]~36_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~47\,
	combout => \mips_cpu|dp|alu|Add0~48_combout\,
	cout => \mips_cpu|dp|alu|Add0~49\);

-- Location: LCCOMB_X15_Y18_N2
\mips_cpu|dp|alu|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~50_combout\ = (\mips_cpu|dp|rf|Mux39~0_combout\ & ((\mips_cpu|dp|alu|b2[24]~35_combout\ & (\mips_cpu|dp|alu|Add0~49\ & VCC)) # (!\mips_cpu|dp|alu|b2[24]~35_combout\ & (!\mips_cpu|dp|alu|Add0~49\)))) # 
-- (!\mips_cpu|dp|rf|Mux39~0_combout\ & ((\mips_cpu|dp|alu|b2[24]~35_combout\ & (!\mips_cpu|dp|alu|Add0~49\)) # (!\mips_cpu|dp|alu|b2[24]~35_combout\ & ((\mips_cpu|dp|alu|Add0~49\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~51\ = CARRY((\mips_cpu|dp|rf|Mux39~0_combout\ & (!\mips_cpu|dp|alu|b2[24]~35_combout\ & !\mips_cpu|dp|alu|Add0~49\)) # (!\mips_cpu|dp|rf|Mux39~0_combout\ & ((!\mips_cpu|dp|alu|Add0~49\) # (!\mips_cpu|dp|alu|b2[24]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~0_combout\,
	datab => \mips_cpu|dp|alu|b2[24]~35_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~49\,
	combout => \mips_cpu|dp|alu|Add0~50_combout\,
	cout => \mips_cpu|dp|alu|Add0~51\);

-- Location: LCCOMB_X15_Y18_N4
\mips_cpu|dp|alu|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~52_combout\ = ((\mips_cpu|dp|rf|Mux38~0_combout\ $ (\mips_cpu|dp|alu|b2[25]~34_combout\ $ (!\mips_cpu|dp|alu|Add0~51\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~53\ = CARRY((\mips_cpu|dp|rf|Mux38~0_combout\ & ((\mips_cpu|dp|alu|b2[25]~34_combout\) # (!\mips_cpu|dp|alu|Add0~51\))) # (!\mips_cpu|dp|rf|Mux38~0_combout\ & (\mips_cpu|dp|alu|b2[25]~34_combout\ & !\mips_cpu|dp|alu|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux38~0_combout\,
	datab => \mips_cpu|dp|alu|b2[25]~34_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~51\,
	combout => \mips_cpu|dp|alu|Add0~52_combout\,
	cout => \mips_cpu|dp|alu|Add0~53\);

-- Location: LCCOMB_X15_Y18_N6
\mips_cpu|dp|alu|Add0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~54_combout\ = (\mips_cpu|dp|alu|b2[26]~33_combout\ & ((\mips_cpu|dp|rf|Mux37~0_combout\ & (\mips_cpu|dp|alu|Add0~53\ & VCC)) # (!\mips_cpu|dp|rf|Mux37~0_combout\ & (!\mips_cpu|dp|alu|Add0~53\)))) # 
-- (!\mips_cpu|dp|alu|b2[26]~33_combout\ & ((\mips_cpu|dp|rf|Mux37~0_combout\ & (!\mips_cpu|dp|alu|Add0~53\)) # (!\mips_cpu|dp|rf|Mux37~0_combout\ & ((\mips_cpu|dp|alu|Add0~53\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~55\ = CARRY((\mips_cpu|dp|alu|b2[26]~33_combout\ & (!\mips_cpu|dp|rf|Mux37~0_combout\ & !\mips_cpu|dp|alu|Add0~53\)) # (!\mips_cpu|dp|alu|b2[26]~33_combout\ & ((!\mips_cpu|dp|alu|Add0~53\) # (!\mips_cpu|dp|rf|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[26]~33_combout\,
	datab => \mips_cpu|dp|rf|Mux37~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~53\,
	combout => \mips_cpu|dp|alu|Add0~54_combout\,
	cout => \mips_cpu|dp|alu|Add0~55\);

-- Location: LCCOMB_X15_Y18_N8
\mips_cpu|dp|alu|Add0~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~56_combout\ = ((\mips_cpu|dp|alu|b2[27]~32_combout\ $ (\mips_cpu|dp|rf|Mux36~0_combout\ $ (!\mips_cpu|dp|alu|Add0~55\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~57\ = CARRY((\mips_cpu|dp|alu|b2[27]~32_combout\ & ((\mips_cpu|dp|rf|Mux36~0_combout\) # (!\mips_cpu|dp|alu|Add0~55\))) # (!\mips_cpu|dp|alu|b2[27]~32_combout\ & (\mips_cpu|dp|rf|Mux36~0_combout\ & !\mips_cpu|dp|alu|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[27]~32_combout\,
	datab => \mips_cpu|dp|rf|Mux36~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~55\,
	combout => \mips_cpu|dp|alu|Add0~56_combout\,
	cout => \mips_cpu|dp|alu|Add0~57\);

-- Location: LCCOMB_X15_Y18_N10
\mips_cpu|dp|alu|Add0~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~58_combout\ = (\mips_cpu|dp|rf|Mux35~0_combout\ & ((\mips_cpu|dp|alu|b2[28]~31_combout\ & (\mips_cpu|dp|alu|Add0~57\ & VCC)) # (!\mips_cpu|dp|alu|b2[28]~31_combout\ & (!\mips_cpu|dp|alu|Add0~57\)))) # 
-- (!\mips_cpu|dp|rf|Mux35~0_combout\ & ((\mips_cpu|dp|alu|b2[28]~31_combout\ & (!\mips_cpu|dp|alu|Add0~57\)) # (!\mips_cpu|dp|alu|b2[28]~31_combout\ & ((\mips_cpu|dp|alu|Add0~57\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~59\ = CARRY((\mips_cpu|dp|rf|Mux35~0_combout\ & (!\mips_cpu|dp|alu|b2[28]~31_combout\ & !\mips_cpu|dp|alu|Add0~57\)) # (!\mips_cpu|dp|rf|Mux35~0_combout\ & ((!\mips_cpu|dp|alu|Add0~57\) # (!\mips_cpu|dp|alu|b2[28]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~0_combout\,
	datab => \mips_cpu|dp|alu|b2[28]~31_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~57\,
	combout => \mips_cpu|dp|alu|Add0~58_combout\,
	cout => \mips_cpu|dp|alu|Add0~59\);

-- Location: LCCOMB_X14_Y21_N28
\mips_cpu|dp|srcbmux|y[28]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[28]~45_combout\ = (\mips_cpu|dp|srcbmux|y[28]~25_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \mips_cpu|dp|rf|R31\(28),
	datad => \mips_cpu|dp|srcbmux|y[28]~25_combout\,
	combout => \mips_cpu|dp|srcbmux|y[28]~45_combout\);

-- Location: LCCOMB_X14_Y21_N30
\mips_cpu|dp|alu|Mux3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux3~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux35~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[28]~45_combout\))) # (!\mips_cpu|dp|rf|Mux35~0_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[28]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux35~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[28]~45_combout\,
	combout => \mips_cpu|dp|alu|Mux3~2_combout\);

-- Location: LCCOMB_X15_Y18_N26
\mips_cpu|dp|alu|Mux3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux3~3_combout\ = (\mips_cpu|dp|alu|Mux3~2_combout\) # ((\mips_cpu|dp|alu|Add0~58_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~58_combout\,
	datab => \mips_cpu|dp|alu|Mux3~2_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux3~3_combout\);

-- Location: LCCOMB_X15_Y21_N16
\mips_cpu|dp|srcbmux|y[26]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[26]~47_combout\ = (\mips_cpu|dp|srcbmux|y[26]~27_combout\) # ((\mips_cpu|dp|rf|R31\(26) & (\mips_cpu|dp|rf|Mux26~0_combout\ & !\mips_cpu|c|ID_EX|q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(26),
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \mips_cpu|dp|srcbmux|y[26]~27_combout\,
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|srcbmux|y[26]~47_combout\);

-- Location: LCCOMB_X15_Y18_N18
\mips_cpu|dp|alu|Mux5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux5~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|srcbmux|y[26]~47_combout\) # (\mips_cpu|dp|rf|Mux37~0_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[26]~47_combout\ & \mips_cpu|dp|rf|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|srcbmux|y[26]~47_combout\,
	datac => \mips_cpu|dp|rf|Mux37~0_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux5~2_combout\);

-- Location: LCCOMB_X15_Y18_N28
\mips_cpu|dp|alu|Mux5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux5~3_combout\ = (\mips_cpu|dp|alu|Mux5~2_combout\) # ((\mips_cpu|dp|alu|Add0~54_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~54_combout\,
	datab => \mips_cpu|dp|alu|Mux5~2_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux5~3_combout\);

-- Location: LCCOMB_X14_Y21_N24
\mips_cpu|dp|srcbmux|y[25]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[25]~48_combout\ = (\mips_cpu|dp|srcbmux|y[25]~28_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|srcbmux|y[25]~28_combout\,
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(25),
	combout => \mips_cpu|dp|srcbmux|y[25]~48_combout\);

-- Location: LCCOMB_X14_Y21_N18
\mips_cpu|dp|alu|Mux6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|rf|Mux38~0_combout\) # (\mips_cpu|dp|srcbmux|y[25]~48_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux38~0_combout\ & \mips_cpu|dp|srcbmux|y[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux38~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[25]~48_combout\,
	combout => \mips_cpu|dp|alu|Mux6~2_combout\);

-- Location: LCCOMB_X15_Y18_N30
\mips_cpu|dp|alu|Mux6~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux6~3_combout\ = (\mips_cpu|dp|alu|Mux6~2_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|dp|alu|Add0~52_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|alu|Mux6~2_combout\,
	datac => \mips_cpu|dp|alu|Add0~52_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux6~3_combout\);

-- Location: LCCOMB_X14_Y20_N8
\mips_cpu|dp|srcbmux|y[27]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[27]~46_combout\ = (\mips_cpu|dp|srcbmux|y[27]~26_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \mips_cpu|dp|rf|R31\(27),
	datad => \mips_cpu|dp|srcbmux|y[27]~26_combout\,
	combout => \mips_cpu|dp|srcbmux|y[27]~46_combout\);

-- Location: LCCOMB_X14_Y20_N18
\mips_cpu|dp|alu|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux4~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[27]~46_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|rf|Mux36~0_combout\))) # (!\mips_cpu|dp|srcbmux|y[27]~46_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|rf|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[27]~46_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|rf|Mux36~0_combout\,
	combout => \mips_cpu|dp|alu|Mux4~2_combout\);

-- Location: LCCOMB_X15_Y18_N24
\mips_cpu|dp|alu|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux4~3_combout\ = (\mips_cpu|dp|alu|Mux4~2_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|dp|alu|Add0~56_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|alu|Mux4~2_combout\,
	datac => \mips_cpu|dp|alu|Add0~56_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux4~3_combout\);

-- Location: LCCOMB_X15_Y18_N20
\Decoder|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~1_combout\ = (\mips_cpu|dp|alu|Mux3~3_combout\ & (\mips_cpu|dp|alu|Mux5~3_combout\ & (\mips_cpu|dp|alu|Mux6~3_combout\ & \mips_cpu|dp|alu|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux3~3_combout\,
	datab => \mips_cpu|dp|alu|Mux5~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux4~3_combout\,
	combout => \Decoder|Equal1~1_combout\);

-- Location: LCCOMB_X17_Y18_N12
\mips_cpu|dp|rf|Mux2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~5_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(29),
	combout => \mips_cpu|dp|rf|Mux2~5_combout\);

-- Location: FF_X17_Y22_N25
\mips_cpu|dp|ID_EX_pcplus4|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(29),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(29));

-- Location: LCCOMB_X17_Y22_N24
\mips_cpu|dp|pcadd2|y[29]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[29]~54_combout\ = (\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(29) & (\mips_cpu|dp|pcadd2|y[28]~53\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(29) & (!\mips_cpu|dp|pcadd2|y[28]~53\)))) # 
-- (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(29) & (!\mips_cpu|dp|pcadd2|y[28]~53\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(29) & ((\mips_cpu|dp|pcadd2|y[28]~53\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[29]~55\ = CARRY((\mips_cpu|dp|sze|y[31]~0_combout\ & (!\mips_cpu|dp|ID_EX_pcplus4|q\(29) & !\mips_cpu|dp|pcadd2|y[28]~53\)) # (!\mips_cpu|dp|sze|y[31]~0_combout\ & ((!\mips_cpu|dp|pcadd2|y[28]~53\) # 
-- (!\mips_cpu|dp|ID_EX_pcplus4|q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|sze|y[31]~0_combout\,
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(29),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[28]~53\,
	combout => \mips_cpu|dp|pcadd2|y[29]~54_combout\,
	cout => \mips_cpu|dp|pcadd2|y[29]~55\);

-- Location: LCCOMB_X14_Y22_N12
\mips_cpu|dp|pcreg|q[29]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[29]~2_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Mux2~5_combout\)) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd2|y[29]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~5_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[29]~54_combout\,
	combout => \mips_cpu|dp|pcreg|q[29]~2_combout\);

-- Location: FF_X14_Y22_N13
\mips_cpu|dp|pcreg|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[29]~2_combout\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(29),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(29));

-- Location: LCCOMB_X15_Y22_N24
\mips_cpu|dp|IF_ID_pcplus4|q[29]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[29]~83_combout\ = (\mips_cpu|dp|pcreg|q\(29) & (!\mips_cpu|dp|IF_ID_pcplus4|q[28]~82\)) # (!\mips_cpu|dp|pcreg|q\(29) & ((\mips_cpu|dp|IF_ID_pcplus4|q[28]~82\) # (GND)))
-- \mips_cpu|dp|IF_ID_pcplus4|q[29]~84\ = CARRY((!\mips_cpu|dp|IF_ID_pcplus4|q[28]~82\) # (!\mips_cpu|dp|pcreg|q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(29),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[28]~82\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[29]~83_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[29]~84\);

-- Location: FF_X15_Y22_N25
\mips_cpu|dp|IF_ID_pcplus4|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[29]~83_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(29));

-- Location: LCCOMB_X16_Y22_N20
\mips_cpu|dp|wd_mux|y[29]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[29]~19_combout\ = (\mips_cpu|c|md|Selector8~0_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(29) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~0_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(29),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|dp|wd_mux|y[29]~19_combout\);

-- Location: FF_X16_Y22_N21
\mips_cpu|dp|rf|R31[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[29]~19_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(29));

-- Location: LCCOMB_X17_Y18_N18
\mips_cpu|dp|rf|Mux34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux34~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux58~1_combout\,
	datad => \mips_cpu|dp|rf|R31\(29),
	combout => \mips_cpu|dp|rf|Mux34~0_combout\);

-- Location: LCCOMB_X17_Y18_N8
\mips_cpu|dp|srcbmux|y[29]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[29]~24_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(13))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(13),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[29]~24_combout\);

-- Location: LCCOMB_X17_Y18_N10
\mips_cpu|dp|alu|b2[29]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[29]~30_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[29]~24_combout\) # ((\mips_cpu|dp|rf|Mux2~5_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~5_combout\,
	datab => \mips_cpu|c|ad|Mux0~1_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|srcbmux|y[29]~24_combout\,
	combout => \mips_cpu|dp|alu|b2[29]~30_combout\);

-- Location: LCCOMB_X15_Y18_N12
\mips_cpu|dp|alu|Add0~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~60_combout\ = ((\mips_cpu|dp|rf|Mux34~0_combout\ $ (\mips_cpu|dp|alu|b2[29]~30_combout\ $ (!\mips_cpu|dp|alu|Add0~59\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~61\ = CARRY((\mips_cpu|dp|rf|Mux34~0_combout\ & ((\mips_cpu|dp|alu|b2[29]~30_combout\) # (!\mips_cpu|dp|alu|Add0~59\))) # (!\mips_cpu|dp|rf|Mux34~0_combout\ & (\mips_cpu|dp|alu|b2[29]~30_combout\ & !\mips_cpu|dp|alu|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~0_combout\,
	datab => \mips_cpu|dp|alu|b2[29]~30_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~59\,
	combout => \mips_cpu|dp|alu|Add0~60_combout\,
	cout => \mips_cpu|dp|alu|Add0~61\);

-- Location: LCCOMB_X17_Y18_N28
\mips_cpu|dp|srcbmux|y[29]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[29]~42_combout\ = (\mips_cpu|dp|srcbmux|y[29]~24_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|R31\(29) & \mips_cpu|dp|rf|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|R31\(29),
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[29]~24_combout\,
	combout => \mips_cpu|dp|srcbmux|y[29]~42_combout\);

-- Location: LCCOMB_X17_Y18_N6
\mips_cpu|dp|alu|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux34~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[29]~42_combout\))) # (!\mips_cpu|dp|rf|Mux34~0_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[29]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux34~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[29]~42_combout\,
	combout => \mips_cpu|dp|alu|Mux2~2_combout\);

-- Location: LCCOMB_X16_Y18_N30
\mips_cpu|dp|alu|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux2~3_combout\ = (\mips_cpu|dp|alu|Mux2~2_combout\) # ((\mips_cpu|dp|alu|Add0~60_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~60_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux2~2_combout\,
	combout => \mips_cpu|dp|alu|Mux2~3_combout\);

-- Location: FF_X17_Y22_N27
\mips_cpu|dp|ID_EX_pcplus4|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(30),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(30));

-- Location: LCCOMB_X17_Y22_N26
\mips_cpu|dp|pcadd2|y[30]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[30]~56_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(30) $ (\mips_cpu|dp|sze|y[31]~0_combout\ $ (!\mips_cpu|dp|pcadd2|y[29]~55\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[30]~57\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(30) & ((\mips_cpu|dp|sze|y[31]~0_combout\) # (!\mips_cpu|dp|pcadd2|y[29]~55\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(30) & (\mips_cpu|dp|sze|y[31]~0_combout\ & 
-- !\mips_cpu|dp|pcadd2|y[29]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(30),
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[29]~55\,
	combout => \mips_cpu|dp|pcadd2|y[30]~56_combout\,
	cout => \mips_cpu|dp|pcadd2|y[30]~57\);

-- Location: LCCOMB_X14_Y22_N26
\mips_cpu|dp|pcreg|q[30]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[30]~3_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Mux1~0_combout\)) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd2|y[30]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux1~0_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[30]~56_combout\,
	combout => \mips_cpu|dp|pcreg|q[30]~3_combout\);

-- Location: FF_X14_Y22_N27
\mips_cpu|dp|pcreg|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[30]~3_combout\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(30),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(30));

-- Location: LCCOMB_X15_Y22_N26
\mips_cpu|dp|IF_ID_pcplus4|q[30]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[30]~85_combout\ = (\mips_cpu|dp|pcreg|q\(30) & (\mips_cpu|dp|IF_ID_pcplus4|q[29]~84\ $ (GND))) # (!\mips_cpu|dp|pcreg|q\(30) & (!\mips_cpu|dp|IF_ID_pcplus4|q[29]~84\ & VCC))
-- \mips_cpu|dp|IF_ID_pcplus4|q[30]~86\ = CARRY((\mips_cpu|dp|pcreg|q\(30) & !\mips_cpu|dp|IF_ID_pcplus4|q[29]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q\(30),
	datad => VCC,
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[29]~84\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[30]~85_combout\,
	cout => \mips_cpu|dp|IF_ID_pcplus4|q[30]~86\);

-- Location: FF_X15_Y22_N27
\mips_cpu|dp|IF_ID_pcplus4|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[30]~85_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(30));

-- Location: LCCOMB_X14_Y23_N20
\mips_cpu|dp|wd_mux|y[30]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[30]~18_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(30) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(30),
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[30]~18_combout\);

-- Location: FF_X14_Y23_N21
\mips_cpu|dp|rf|R31[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[30]~18_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(30));

-- Location: LCCOMB_X12_Y22_N28
\mips_cpu|dp|rf|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux1~0_combout\ = (\mips_cpu|dp|rf|R31\(30) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|R31\(30),
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux1~0_combout\);

-- Location: LCCOMB_X16_Y20_N6
\mips_cpu|dp|srcbmux|y[30]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[30]~23_combout\ = (\mips_cpu|c|ID_EX|q\(10) & ((\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(14))) # (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|sze|y[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(14),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|sze|y[31]~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[30]~23_combout\);

-- Location: LCCOMB_X16_Y20_N0
\mips_cpu|dp|alu|b2[30]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[30]~29_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[30]~23_combout\) # ((\mips_cpu|dp|rf|Mux1~0_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|rf|Mux1~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|srcbmux|y[30]~23_combout\,
	combout => \mips_cpu|dp|alu|b2[30]~29_combout\);

-- Location: LCCOMB_X16_Y20_N28
\mips_cpu|dp|rf|Mux33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux33~0_combout\ = (\mips_cpu|dp|rf|R31\(30) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(30),
	datad => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux33~0_combout\);

-- Location: LCCOMB_X15_Y18_N14
\mips_cpu|dp|alu|Add0~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~62_combout\ = (\mips_cpu|dp|alu|b2[30]~29_combout\ & ((\mips_cpu|dp|rf|Mux33~0_combout\ & (\mips_cpu|dp|alu|Add0~61\ & VCC)) # (!\mips_cpu|dp|rf|Mux33~0_combout\ & (!\mips_cpu|dp|alu|Add0~61\)))) # 
-- (!\mips_cpu|dp|alu|b2[30]~29_combout\ & ((\mips_cpu|dp|rf|Mux33~0_combout\ & (!\mips_cpu|dp|alu|Add0~61\)) # (!\mips_cpu|dp|rf|Mux33~0_combout\ & ((\mips_cpu|dp|alu|Add0~61\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~63\ = CARRY((\mips_cpu|dp|alu|b2[30]~29_combout\ & (!\mips_cpu|dp|rf|Mux33~0_combout\ & !\mips_cpu|dp|alu|Add0~61\)) # (!\mips_cpu|dp|alu|b2[30]~29_combout\ & ((!\mips_cpu|dp|alu|Add0~61\) # (!\mips_cpu|dp|rf|Mux33~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[30]~29_combout\,
	datab => \mips_cpu|dp|rf|Mux33~0_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~61\,
	combout => \mips_cpu|dp|alu|Add0~62_combout\,
	cout => \mips_cpu|dp|alu|Add0~63\);

-- Location: LCCOMB_X16_Y20_N12
\mips_cpu|dp|srcbmux|y[30]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[30]~43_combout\ = (\mips_cpu|dp|srcbmux|y[30]~23_combout\) # ((\mips_cpu|dp|rf|R31\(30) & (!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[30]~23_combout\,
	datab => \mips_cpu|dp|rf|R31\(30),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[30]~43_combout\);

-- Location: LCCOMB_X16_Y18_N18
\mips_cpu|dp|alu|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|rf|Mux33~0_combout\) # (\mips_cpu|dp|srcbmux|y[30]~43_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux33~0_combout\ & \mips_cpu|dp|srcbmux|y[30]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux33~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[30]~43_combout\,
	combout => \mips_cpu|dp|alu|Mux1~2_combout\);

-- Location: LCCOMB_X16_Y18_N2
\mips_cpu|dp|alu|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux1~3_combout\ = (\mips_cpu|dp|alu|Mux1~2_combout\) # ((\mips_cpu|dp|alu|Add0~62_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~62_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux1~2_combout\,
	combout => \mips_cpu|dp|alu|Mux1~3_combout\);

-- Location: LCCOMB_X19_Y19_N2
\mips_cpu|dp|srcbmux|y[18]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[18]~44_combout\ = (\mips_cpu|dp|srcbmux|y[18]~35_combout\) # ((\mips_cpu|dp|rf|R31\(18) & (!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(18),
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|srcbmux|y[18]~35_combout\,
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[18]~44_combout\);

-- Location: LCCOMB_X19_Y19_N4
\mips_cpu|dp|alu|Mux13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|rf|Mux45~0_combout\) # (\mips_cpu|dp|srcbmux|y[18]~44_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux45~0_combout\ & \mips_cpu|dp|srcbmux|y[18]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux2~1_combout\,
	datab => \mips_cpu|dp|rf|Mux45~0_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[18]~44_combout\,
	combout => \mips_cpu|dp|alu|Mux13~2_combout\);

-- Location: LCCOMB_X16_Y18_N14
\mips_cpu|dp|alu|Mux13~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux13~3_combout\ = (\mips_cpu|dp|alu|Mux13~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~38_combout\,
	datad => \mips_cpu|dp|alu|Mux13~2_combout\,
	combout => \mips_cpu|dp|alu|Mux13~3_combout\);

-- Location: LCCOMB_X12_Y22_N2
\mips_cpu|dp|rf|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~1_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(31),
	combout => \mips_cpu|dp|rf|Mux0~1_combout\);

-- Location: FF_X17_Y22_N29
\mips_cpu|dp|ID_EX_pcplus4|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(31),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(31));

-- Location: LCCOMB_X17_Y22_N28
\mips_cpu|dp|pcadd2|y[31]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[31]~58_combout\ = \mips_cpu|dp|sze|y[31]~0_combout\ $ (\mips_cpu|dp|pcadd2|y[30]~57\ $ (\mips_cpu|dp|ID_EX_pcplus4|q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|sze|y[31]~0_combout\,
	datad => \mips_cpu|dp|ID_EX_pcplus4|q\(31),
	cin => \mips_cpu|dp|pcadd2|y[30]~57\,
	combout => \mips_cpu|dp|pcadd2|y[31]~58_combout\);

-- Location: LCCOMB_X14_Y22_N8
\mips_cpu|dp|pcreg|q[31]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[31]~1_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Mux0~1_combout\)) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd2|y[31]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux0~1_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[31]~58_combout\,
	combout => \mips_cpu|dp|pcreg|q[31]~1_combout\);

-- Location: FF_X14_Y22_N9
\mips_cpu|dp|pcreg|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[31]~1_combout\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(31),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(31));

-- Location: LCCOMB_X15_Y22_N28
\mips_cpu|dp|IF_ID_pcplus4|q[31]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[31]~87_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q[30]~86\ $ (\mips_cpu|dp|pcreg|q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(31),
	cin => \mips_cpu|dp|IF_ID_pcplus4|q[30]~86\,
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[31]~87_combout\);

-- Location: FF_X15_Y22_N29
\mips_cpu|dp|IF_ID_pcplus4|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[31]~87_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(31));

-- Location: LCCOMB_X14_Y23_N2
\mips_cpu|dp|wd_mux|y[31]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[31]~17_combout\ = (\mips_cpu|c|md|Selector8~0_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(31) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|c|md|Selector8~0_combout\,
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(31),
	combout => \mips_cpu|dp|wd_mux|y[31]~17_combout\);

-- Location: FF_X14_Y23_N3
\mips_cpu|dp|rf|R31[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[31]~17_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(31));

-- Location: LCCOMB_X12_Y22_N8
\mips_cpu|dp|rf|Mux32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux32~0_combout\ = (\mips_cpu|dp|rf|Mux58~1_combout\ & \mips_cpu|dp|rf|R31\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux58~1_combout\,
	datad => \mips_cpu|dp|rf|R31\(31),
	combout => \mips_cpu|dp|rf|Mux32~0_combout\);

-- Location: LCCOMB_X17_Y21_N10
\mips_cpu|c|md|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr1~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & (((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28)) # ((!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & 
-- \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	combout => \mips_cpu|c|md|WideOr1~0_combout\);

-- Location: LCCOMB_X17_Y21_N28
\mips_cpu|dp|srcbmux|y[31]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[31]~21_combout\ = (\mips_cpu|c|md|WideOr1~0_combout\) # ((\mips_cpu|c|md|Decoder0~1_combout\) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|WideOr1~0_combout\,
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	combout => \mips_cpu|dp|srcbmux|y[31]~21_combout\);

-- Location: LCCOMB_X16_Y21_N6
\mips_cpu|dp|srcbmux|y[31]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[31]~22_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|IF_ID|q\(15) & ((\mips_cpu|dp|srcbmux|y[31]~21_combout\)))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(15),
	datab => \mips_cpu|dp|rf|Mux0~1_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|srcbmux|y[31]~21_combout\,
	combout => \mips_cpu|dp|srcbmux|y[31]~22_combout\);

-- Location: LCCOMB_X16_Y21_N14
\mips_cpu|dp|alu|b2[31]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[31]~51_combout\ = \mips_cpu|dp|srcbmux|y[31]~22_combout\ $ (((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[31]~22_combout\,
	datab => \mips_cpu|c|ad|Mux0~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(6),
	datad => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|dp|alu|b2[31]~51_combout\);

-- Location: LCCOMB_X15_Y18_N16
\mips_cpu|dp|alu|Add0~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~64_combout\ = \mips_cpu|dp|rf|Mux32~0_combout\ $ (\mips_cpu|dp|alu|b2[31]~51_combout\ $ (!\mips_cpu|dp|alu|Add0~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux32~0_combout\,
	datab => \mips_cpu|dp|alu|b2[31]~51_combout\,
	cin => \mips_cpu|dp|alu|Add0~63\,
	combout => \mips_cpu|dp|alu|Add0~64_combout\);

-- Location: LCCOMB_X16_Y18_N0
\mips_cpu|dp|alu|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux0~3_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[31]~22_combout\ & ((\mips_cpu|dp|rf|Mux32~0_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|srcbmux|y[31]~22_combout\ & 
-- (\mips_cpu|dp|rf|Mux32~0_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[31]~22_combout\,
	datab => \mips_cpu|dp|rf|Mux32~0_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux0~3_combout\);

-- Location: LCCOMB_X16_Y18_N16
\mips_cpu|dp|alu|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux0~4_combout\ = (\mips_cpu|dp|alu|Mux0~3_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~64_combout\,
	datad => \mips_cpu|dp|alu|Mux0~3_combout\,
	combout => \mips_cpu|dp|alu|Mux0~4_combout\);

-- Location: LCCOMB_X16_Y18_N20
\Decoder|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~0_combout\ = (\mips_cpu|dp|alu|Mux2~3_combout\ & (\mips_cpu|dp|alu|Mux1~3_combout\ & (\mips_cpu|dp|alu|Mux13~3_combout\ & \mips_cpu|dp|alu|Mux0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux2~3_combout\,
	datab => \mips_cpu|dp|alu|Mux1~3_combout\,
	datac => \mips_cpu|dp|alu|Mux13~3_combout\,
	datad => \mips_cpu|dp|alu|Mux0~4_combout\,
	combout => \Decoder|Equal1~0_combout\);

-- Location: LCCOMB_X16_Y19_N4
\mips_cpu|dp|alu|Mux18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux50~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[13]~40_combout\))) # (!\mips_cpu|dp|rf|Mux50~0_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[13]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|rf|Mux50~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[13]~40_combout\,
	combout => \mips_cpu|dp|alu|Mux18~2_combout\);

-- Location: LCCOMB_X16_Y19_N20
\mips_cpu|dp|alu|Mux18~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux18~3_combout\ = (\mips_cpu|dp|alu|Mux18~2_combout\) # ((\mips_cpu|dp|alu|Add0~28_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~28_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Mux18~2_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux18~3_combout\);

-- Location: LCCOMB_X19_Y19_N22
\mips_cpu|dp|srcbmux|y[20]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[20]~53_combout\ = (\mips_cpu|dp|srcbmux|y[20]~33_combout\) # ((\mips_cpu|dp|rf|R31\(20) & (!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[20]~33_combout\,
	datab => \mips_cpu|dp|rf|R31\(20),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[20]~53_combout\);

-- Location: LCCOMB_X16_Y19_N30
\mips_cpu|dp|alu|Mux11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[20]~53_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|rf|Mux43~0_combout\))) # (!\mips_cpu|dp|srcbmux|y[20]~53_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|rf|Mux43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[20]~53_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux43~0_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux11~2_combout\);

-- Location: LCCOMB_X16_Y19_N6
\mips_cpu|dp|alu|Mux11~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux11~3_combout\ = (\mips_cpu|dp|alu|Mux11~2_combout\) # ((\mips_cpu|dp|alu|Add0~42_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~42_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Mux11~2_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux11~3_combout\);

-- Location: LCCOMB_X17_Y19_N0
\mips_cpu|dp|srcbmux|y[19]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[19]~54_combout\ = (\mips_cpu|dp|srcbmux|y[19]~34_combout\) # ((\mips_cpu|dp|rf|R31\(19) & (\mips_cpu|dp|rf|Mux26~0_combout\ & !\mips_cpu|c|ID_EX|q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(19),
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|srcbmux|y[19]~34_combout\,
	combout => \mips_cpu|dp|srcbmux|y[19]~54_combout\);

-- Location: LCCOMB_X16_Y19_N8
\mips_cpu|dp|alu|Mux12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux44~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[19]~54_combout\))) # (!\mips_cpu|dp|rf|Mux44~0_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[19]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux44~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|srcbmux|y[19]~54_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux12~2_combout\);

-- Location: LCCOMB_X16_Y19_N16
\mips_cpu|dp|alu|Mux12~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux12~3_combout\ = (\mips_cpu|dp|alu|Mux12~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Mux12~2_combout\,
	datad => \mips_cpu|dp|alu|Add0~40_combout\,
	combout => \mips_cpu|dp|alu|Mux12~3_combout\);

-- Location: LCCOMB_X16_Y20_N14
\mips_cpu|dp|srcbmux|y[16]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[16]~55_combout\ = (\mips_cpu|dp|srcbmux|y[16]~37_combout\) # ((\mips_cpu|dp|rf|Mux26~0_combout\ & (!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|R31\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[16]~37_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|rf|R31\(16),
	combout => \mips_cpu|dp|srcbmux|y[16]~55_combout\);

-- Location: LCCOMB_X16_Y20_N24
\mips_cpu|dp|alu|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|srcbmux|y[16]~55_combout\) # (\mips_cpu|dp|rf|Mux47~0_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[16]~55_combout\ & \mips_cpu|dp|rf|Mux47~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|srcbmux|y[16]~55_combout\,
	datad => \mips_cpu|dp|rf|Mux47~0_combout\,
	combout => \mips_cpu|dp|alu|Mux15~2_combout\);

-- Location: LCCOMB_X16_Y20_N30
\mips_cpu|dp|alu|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux15~3_combout\ = (\mips_cpu|dp|alu|Mux15~2_combout\) # ((\mips_cpu|dp|alu|Add0~34_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~34_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux15~2_combout\,
	combout => \mips_cpu|dp|alu|Mux15~3_combout\);

-- Location: LCCOMB_X17_Y19_N18
\mips_cpu|dp|srcbmux|y[17]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[17]~56_combout\ = (\mips_cpu|dp|srcbmux|y[17]~36_combout\) # ((\mips_cpu|dp|rf|R31\(17) & (!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(17),
	datab => \mips_cpu|dp|srcbmux|y[17]~36_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[17]~56_combout\);

-- Location: LCCOMB_X17_Y19_N4
\mips_cpu|dp|alu|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|rf|Mux46~0_combout\) # (\mips_cpu|dp|srcbmux|y[17]~56_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux46~0_combout\ & \mips_cpu|dp|srcbmux|y[17]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux46~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[17]~56_combout\,
	combout => \mips_cpu|dp|alu|Mux14~2_combout\);

-- Location: LCCOMB_X16_Y19_N26
\mips_cpu|dp|alu|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux14~3_combout\ = (\mips_cpu|dp|alu|Mux14~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~36_combout\,
	datad => \mips_cpu|dp|alu|Mux14~2_combout\,
	combout => \mips_cpu|dp|alu|Mux14~3_combout\);

-- Location: LCCOMB_X16_Y19_N10
\Decoder|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~3_combout\ = (\mips_cpu|dp|alu|Mux11~3_combout\ & (\mips_cpu|dp|alu|Mux12~3_combout\ & (\mips_cpu|dp|alu|Mux15~3_combout\ & \mips_cpu|dp|alu|Mux14~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux11~3_combout\,
	datab => \mips_cpu|dp|alu|Mux12~3_combout\,
	datac => \mips_cpu|dp|alu|Mux15~3_combout\,
	datad => \mips_cpu|dp|alu|Mux14~3_combout\,
	combout => \Decoder|Equal1~3_combout\);

-- Location: LCCOMB_X14_Y19_N30
\mips_cpu|dp|srcbmux|y[24]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[24]~49_combout\ = (\mips_cpu|dp|srcbmux|y[24]~29_combout\) # ((\mips_cpu|dp|rf|Mux26~0_combout\ & (!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|R31\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[24]~29_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|rf|R31\(24),
	combout => \mips_cpu|dp|srcbmux|y[24]~49_combout\);

-- Location: LCCOMB_X14_Y18_N8
\mips_cpu|dp|alu|Mux7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux7~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux39~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[24]~49_combout\))) # (!\mips_cpu|dp|rf|Mux39~0_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[24]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux39~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|srcbmux|y[24]~49_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux7~2_combout\);

-- Location: LCCOMB_X14_Y18_N0
\mips_cpu|dp|alu|Mux7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux7~3_combout\ = (\mips_cpu|dp|alu|Mux7~2_combout\) # ((\mips_cpu|dp|alu|Add0~50_combout\ & (\mips_cpu|c|ad|Mux1~0_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~50_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Mux7~2_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux7~3_combout\);

-- Location: LCCOMB_X14_Y20_N12
\mips_cpu|dp|srcbmux|y[21]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[21]~52_combout\ = (\mips_cpu|dp|srcbmux|y[21]~32_combout\) # ((\mips_cpu|dp|rf|R31\(21) & (!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(21),
	datab => \mips_cpu|dp|srcbmux|y[21]~32_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[21]~52_combout\);

-- Location: LCCOMB_X14_Y18_N24
\mips_cpu|dp|alu|Mux10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux42~0_combout\ & ((\mips_cpu|dp|srcbmux|y[21]~52_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|rf|Mux42~0_combout\ & 
-- (\mips_cpu|dp|srcbmux|y[21]~52_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux42~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[21]~52_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux10~2_combout\);

-- Location: LCCOMB_X14_Y18_N30
\mips_cpu|dp|alu|Mux10~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux10~3_combout\ = (\mips_cpu|dp|alu|Mux10~2_combout\) # ((\mips_cpu|dp|alu|Add0~44_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~44_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Mux10~2_combout\,
	combout => \mips_cpu|dp|alu|Mux10~3_combout\);

-- Location: LCCOMB_X14_Y18_N10
\mips_cpu|dp|srcbmux|y[23]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[23]~50_combout\ = (\mips_cpu|dp|srcbmux|y[23]~30_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|R31\(23) & \mips_cpu|dp|rf|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|srcbmux|y[23]~30_combout\,
	datac => \mips_cpu|dp|rf|R31\(23),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|srcbmux|y[23]~50_combout\);

-- Location: LCCOMB_X14_Y18_N28
\mips_cpu|dp|alu|Mux8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[23]~50_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|rf|Mux40~0_combout\))) # (!\mips_cpu|dp|srcbmux|y[23]~50_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|rf|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[23]~50_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux40~0_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux8~2_combout\);

-- Location: LCCOMB_X14_Y18_N18
\mips_cpu|dp|alu|Mux8~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux8~3_combout\ = (\mips_cpu|dp|alu|Mux8~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~48_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Mux8~2_combout\,
	datac => \mips_cpu|dp|alu|Add0~48_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux8~3_combout\);

-- Location: LCCOMB_X14_Y18_N2
\Decoder|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~2_combout\ = (\mips_cpu|dp|alu|Mux9~3_combout\ & (\mips_cpu|dp|alu|Mux7~3_combout\ & (\mips_cpu|dp|alu|Mux10~3_combout\ & \mips_cpu|dp|alu|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux9~3_combout\,
	datab => \mips_cpu|dp|alu|Mux7~3_combout\,
	datac => \mips_cpu|dp|alu|Mux10~3_combout\,
	datad => \mips_cpu|dp|alu|Mux8~3_combout\,
	combout => \Decoder|Equal1~2_combout\);

-- Location: LCCOMB_X16_Y18_N10
\mips_cpu|dp|alu|Mux16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux16~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[15]~38_combout\ & ((\mips_cpu|dp|rf|Mux48~0_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|srcbmux|y[15]~38_combout\ & 
-- (\mips_cpu|dp|rf|Mux48~0_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|srcbmux|y[15]~38_combout\,
	datac => \mips_cpu|dp|rf|Mux48~0_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux16~0_combout\);

-- Location: LCCOMB_X16_Y18_N8
\mips_cpu|dp|alu|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux17~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|rf|Mux49~0_combout\) # (\mips_cpu|dp|srcbmux|y[14]~39_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux49~0_combout\ & \mips_cpu|dp|srcbmux|y[14]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux49~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[14]~39_combout\,
	combout => \mips_cpu|dp|alu|Mux17~0_combout\);

-- Location: LCCOMB_X16_Y18_N6
\Decoder|Equal1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~4_combout\ = ((\mips_cpu|c|ad|Mux2~1_combout\) # ((!\mips_cpu|dp|alu|Add0~32_combout\ & !\mips_cpu|dp|alu|Add0~30_combout\))) # (!\mips_cpu|c|ad|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~32_combout\,
	datad => \mips_cpu|dp|alu|Add0~30_combout\,
	combout => \Decoder|Equal1~4_combout\);

-- Location: LCCOMB_X16_Y18_N12
\Decoder|Equal1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~5_combout\ = (!\mips_cpu|dp|alu|Mux16~0_combout\ & (!\mips_cpu|dp|alu|Mux17~0_combout\ & \Decoder|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux16~0_combout\,
	datac => \mips_cpu|dp|alu|Mux17~0_combout\,
	datad => \Decoder|Equal1~4_combout\,
	combout => \Decoder|Equal1~5_combout\);

-- Location: LCCOMB_X16_Y19_N12
\Decoder|Equal1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~6_combout\ = (\Decoder|Equal1~3_combout\ & (\Decoder|Equal1~2_combout\ & (!\mips_cpu|dp|alu|Mux19~3_combout\ & \Decoder|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~3_combout\,
	datab => \Decoder|Equal1~2_combout\,
	datac => \mips_cpu|dp|alu|Mux19~3_combout\,
	datad => \Decoder|Equal1~5_combout\,
	combout => \Decoder|Equal1~6_combout\);

-- Location: LCCOMB_X12_Y18_N20
\Decoder|Equal1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal1~7_combout\ = (\Decoder|Equal1~1_combout\ & (\Decoder|Equal1~0_combout\ & (!\mips_cpu|dp|alu|Mux18~3_combout\ & \Decoder|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~1_combout\,
	datab => \Decoder|Equal1~0_combout\,
	datac => \mips_cpu|dp|alu|Mux18~3_combout\,
	datad => \Decoder|Equal1~6_combout\,
	combout => \Decoder|Equal1~7_combout\);

-- Location: LCCOMB_X14_Y17_N22
\mips_cpu|dp|MEM_WB|q[65]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[65]~0_combout\ = (!\mips_cpu|c|EX_MEM|q\(2) & \Decoder|Equal1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|EX_MEM|q\(2),
	datac => \Decoder|Equal1~7_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[65]~0_combout\);

-- Location: M9K_X13_Y16_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000633366006636633663666336336636552DD22333",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~6_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: FF_X20_Y20_N19
\mips_cpu|dp|IF_ID|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(16),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(16));

-- Location: LCCOMB_X17_Y20_N26
\mips_cpu|dp|IF_ID|q[26]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID|q[26]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	combout => \mips_cpu|dp|IF_ID|q[26]~feeder_combout\);

-- Location: FF_X17_Y20_N27
\mips_cpu|dp|IF_ID|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID|q[26]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(26));

-- Location: FF_X17_Y20_N25
\mips_cpu|dp|IF_ID|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(27));

-- Location: LCCOMB_X17_Y20_N24
\mips_cpu|dp|comb~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|comb~1_combout\ = (\mips_cpu|dp|IF_ID|q\(26)) # ((\mips_cpu|dp|IF_ID|q\(4)) # ((\mips_cpu|dp|IF_ID|q\(27)) # (\mips_cpu|dp|IF_ID|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(26),
	datab => \mips_cpu|dp|IF_ID|q\(4),
	datac => \mips_cpu|dp|IF_ID|q\(27),
	datad => \mips_cpu|dp|IF_ID|q\(5),
	combout => \mips_cpu|dp|comb~1_combout\);

-- Location: LCCOMB_X17_Y21_N0
\mips_cpu|dp|IF_ID|q[31]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID|q[31]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	combout => \mips_cpu|dp|IF_ID|q[31]~feeder_combout\);

-- Location: FF_X17_Y21_N1
\mips_cpu|dp|IF_ID|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID|q[31]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(31));

-- Location: LCCOMB_X17_Y21_N2
\mips_cpu|dp|IF_ID|q[30]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID|q[30]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	combout => \mips_cpu|dp|IF_ID|q[30]~feeder_combout\);

-- Location: FF_X17_Y21_N3
\mips_cpu|dp|IF_ID|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID|q[30]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(30));

-- Location: FF_X17_Y21_N15
\mips_cpu|dp|IF_ID|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(28));

-- Location: LCCOMB_X17_Y21_N20
\mips_cpu|dp|IF_ID|q[29]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID|q[29]~feeder_combout\ = \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	combout => \mips_cpu|dp|IF_ID|q[29]~feeder_combout\);

-- Location: FF_X17_Y21_N21
\mips_cpu|dp|IF_ID|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID|q[29]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(29));

-- Location: LCCOMB_X17_Y21_N14
\mips_cpu|dp|comb~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|comb~0_combout\ = (\mips_cpu|dp|IF_ID|q\(31)) # ((\mips_cpu|dp|IF_ID|q\(30)) # ((\mips_cpu|dp|IF_ID|q\(28)) # (\mips_cpu|dp|IF_ID|q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(31),
	datab => \mips_cpu|dp|IF_ID|q\(30),
	datac => \mips_cpu|dp|IF_ID|q\(28),
	datad => \mips_cpu|dp|IF_ID|q\(29),
	combout => \mips_cpu|dp|comb~0_combout\);

-- Location: LCCOMB_X21_Y19_N6
\mips_cpu|dp|ra1_mux|y[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ra1_mux|y[2]~2_combout\ = (!\mips_cpu|dp|IF_ID|q\(18) & ((\mips_cpu|dp|comb~1_combout\) # ((\mips_cpu|dp|comb~2_combout\) # (\mips_cpu|dp|comb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~2_combout\,
	datac => \mips_cpu|dp|comb~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(18),
	combout => \mips_cpu|dp|ra1_mux|y[2]~2_combout\);

-- Location: LCCOMB_X21_Y21_N0
\mips_cpu|dp|rf|Mux2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~3_combout\ = ((\mips_cpu|dp|IF_ID|q\(17) & \mips_cpu|dp|IF_ID|q\(16))) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(17),
	datac => \mips_cpu|dp|IF_ID|q\(16),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux2~3_combout\);

-- Location: IOIBUF_X0_Y23_N1
\BUTTON[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(2),
	o => \BUTTON[2]~input_o\);

-- Location: LCCOMB_X10_Y18_N12
\uGPIO|button2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~36_combout\ = (!\BUTTON[2]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BUTTON[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~36_combout\);

-- Location: FF_X10_Y18_N13
\uGPIO|button2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S0~q\);

-- Location: LCCOMB_X10_Y18_N26
\uGPIO|button2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~35_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & !\uGPIO|button2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S0~q\,
	combout => \uGPIO|button2|c_state~35_combout\);

-- Location: FF_X10_Y18_N27
\uGPIO|button2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S1~q\);

-- Location: LCCOMB_X10_Y18_N0
\uGPIO|button2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~34_combout\ = (\uGPIO|button2|c_state.S1~q\ & (!\BUTTON[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button2|c_state.S1~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~34_combout\);

-- Location: FF_X10_Y18_N1
\uGPIO|button2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S2~q\);

-- Location: LCCOMB_X10_Y18_N6
\uGPIO|button2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~33_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S2~q\,
	combout => \uGPIO|button2|c_state~33_combout\);

-- Location: FF_X10_Y18_N7
\uGPIO|button2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S3~q\);

-- Location: LCCOMB_X10_Y18_N4
\uGPIO|button2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~32_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S3~q\,
	combout => \uGPIO|button2|c_state~32_combout\);

-- Location: FF_X10_Y18_N5
\uGPIO|button2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S4~q\);

-- Location: LCCOMB_X10_Y18_N2
\uGPIO|button2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~31_combout\ = (!\BUTTON[2]~input_o\ & (\uGPIO|button2|c_state.S4~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \uGPIO|button2|c_state.S4~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~31_combout\);

-- Location: FF_X10_Y18_N3
\uGPIO|button2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S5~q\);

-- Location: LCCOMB_X10_Y18_N8
\uGPIO|button2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~30_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S5~q\,
	combout => \uGPIO|button2|c_state~30_combout\);

-- Location: FF_X10_Y18_N9
\uGPIO|button2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S6~q\);

-- Location: LCCOMB_X10_Y18_N30
\uGPIO|button2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~29_combout\ = (!\BUTTON[2]~input_o\ & (\uGPIO|button2|c_state.S6~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUTTON[2]~input_o\,
	datac => \uGPIO|button2|c_state.S6~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~29_combout\);

-- Location: FF_X10_Y18_N31
\uGPIO|button2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S7~q\);

-- Location: LCCOMB_X10_Y18_N20
\uGPIO|button2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~28_combout\ = (\uGPIO|button2|c_state.S7~q\ & (!\BUTTON[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button2|c_state.S7~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~28_combout\);

-- Location: FF_X10_Y18_N21
\uGPIO|button2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S8~q\);

-- Location: LCCOMB_X10_Y18_N18
\uGPIO|button2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~27_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S8~q\,
	combout => \uGPIO|button2|c_state~27_combout\);

-- Location: FF_X10_Y18_N19
\uGPIO|button2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S9~q\);

-- Location: LCCOMB_X10_Y18_N24
\uGPIO|button2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~26_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S9~q\,
	combout => \uGPIO|button2|c_state~26_combout\);

-- Location: FF_X10_Y18_N25
\uGPIO|button2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S10~q\);

-- Location: LCCOMB_X10_Y18_N22
\uGPIO|button2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~25_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S10~q\,
	combout => \uGPIO|button2|c_state~25_combout\);

-- Location: FF_X10_Y18_N23
\uGPIO|button2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S11~q\);

-- Location: LCCOMB_X10_Y18_N28
\uGPIO|button2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~24_combout\ = (\uGPIO|button2|c_state.S11~q\ & (!\BUTTON[2]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button2|c_state.S11~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|button2|c_state~24_combout\);

-- Location: FF_X10_Y18_N29
\uGPIO|button2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S12~q\);

-- Location: LCCOMB_X10_Y18_N10
\uGPIO|button2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~23_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S12~q\,
	combout => \uGPIO|button2|c_state~23_combout\);

-- Location: FF_X10_Y18_N11
\uGPIO|button2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S13~q\);

-- Location: LCCOMB_X10_Y18_N16
\uGPIO|button2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button2|c_state~22_combout\ = (\reset_ff~q\ & (!\BUTTON[2]~input_o\ & \uGPIO|button2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \BUTTON[2]~input_o\,
	datad => \uGPIO|button2|c_state.S13~q\,
	combout => \uGPIO|button2|c_state~22_combout\);

-- Location: FF_X10_Y18_N17
\uGPIO|button2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button2|c_state.S14~q\);

-- Location: LCCOMB_X17_Y17_N10
\mips_cpu|dp|alu|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux0~2_combout\ = (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux0~2_combout\);

-- Location: LCCOMB_X21_Y19_N10
\mips_cpu|dp|ra1_mux|y[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ra1_mux|y[0]~1_combout\ = (\mips_cpu|dp|IF_ID|q\(16)) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~0_combout\ & !\mips_cpu|dp|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|comb~2_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(16),
	combout => \mips_cpu|dp|ra1_mux|y[0]~1_combout\);

-- Location: LCCOMB_X12_Y20_N0
\uGPIO|LEDG_R~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~2_combout\ = (\mips_cpu|dp|rf|Mux30~21_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~21_combout\,
	datac => \reset_ff~q\,
	combout => \uGPIO|LEDG_R~2_combout\);

-- Location: LCCOMB_X14_Y17_N24
\Timer|CompareR[31]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR[31]~0_combout\ = ((\uGPIO|Equal0~6_combout\ & (\Decoder|Equal1~7_combout\ & \mips_cpu|c|EX_MEM|q\(2)))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~6_combout\,
	datab => \Decoder|Equal1~7_combout\,
	datac => \reset_ff~q\,
	datad => \mips_cpu|c|EX_MEM|q\(2),
	combout => \Timer|CompareR[31]~0_combout\);

-- Location: FF_X12_Y20_N1
\Timer|CompareR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~2_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(1));

-- Location: LCCOMB_X14_Y17_N20
\mips_cpu|dp|MEM_WB|q[65]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[65]~1_combout\ = (!\mips_cpu|c|EX_MEM|q\(2) & (\Decoder|Equal1~7_combout\ & \uGPIO|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|EX_MEM|q\(2),
	datab => \Decoder|Equal1~7_combout\,
	datac => \uGPIO|Equal0~6_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[65]~1_combout\);

-- Location: LCCOMB_X19_Y19_N0
\mips_cpu|dp|srcbmux|y[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[2]~8_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|IF_ID|q\(2) & !\mips_cpu|c|md|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|IF_ID|q\(2),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[2]~8_combout\);

-- Location: LCCOMB_X19_Y19_N26
\mips_cpu|dp|alu|b2[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[2]~24_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[2]~8_combout\) # ((\mips_cpu|dp|rf|Mux29~21_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~21_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[2]~8_combout\,
	combout => \mips_cpu|dp|alu|b2[2]~24_combout\);

-- Location: LCCOMB_X19_Y22_N14
\mips_cpu|dp|wrmux|y[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[1]~2_combout\ = (\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|IF_ID|q\(12)))) # (!\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|IF_ID|q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(17),
	datab => \mips_cpu|c|ID_EX|q\(9),
	datad => \mips_cpu|dp|IF_ID|q\(12),
	combout => \mips_cpu|dp|wrmux|y[1]~2_combout\);

-- Location: FF_X19_Y22_N15
\mips_cpu|dp|EX_MEM|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[1]~2_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(2));

-- Location: FF_X19_Y22_N7
\mips_cpu|dp|MEM_WB|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(1));

-- Location: LCCOMB_X19_Y22_N26
\mips_cpu|dp|wrmux|y[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[2]~3_combout\ = (\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|IF_ID|q\(13)))) # (!\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|IF_ID|q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(18),
	datab => \mips_cpu|c|ID_EX|q\(9),
	datac => \mips_cpu|dp|IF_ID|q\(13),
	combout => \mips_cpu|dp|wrmux|y[2]~3_combout\);

-- Location: FF_X19_Y22_N27
\mips_cpu|dp|EX_MEM|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[2]~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(3));

-- Location: FF_X19_Y22_N25
\mips_cpu|dp|MEM_WB|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(3),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(2));

-- Location: LCCOMB_X22_Y21_N22
\mips_cpu|dp|rf|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~20_combout\ = (\mips_cpu|dp|MEM_WB|q\(1) & (!\mips_cpu|dp|MEM_WB|q\(2) & !\mips_cpu|c|md|Selector8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~20_combout\);

-- Location: LCCOMB_X19_Y23_N22
\mips_cpu|dp|wrmux|y[4]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[4]~0_combout\ = (\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|IF_ID|q\(15))) # (!\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|IF_ID|q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(15),
	datac => \mips_cpu|dp|IF_ID|q\(20),
	datad => \mips_cpu|c|ID_EX|q\(9),
	combout => \mips_cpu|dp|wrmux|y[4]~0_combout\);

-- Location: FF_X19_Y23_N23
\mips_cpu|dp|EX_MEM|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[4]~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(5));

-- Location: FF_X19_Y23_N11
\mips_cpu|dp|MEM_WB|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(5),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(4));

-- Location: LCCOMB_X19_Y23_N26
\mips_cpu|dp|wrmux|y[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[0]~1_combout\ = (\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|IF_ID|q\(11))) # (!\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|IF_ID|q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(11),
	datab => \mips_cpu|c|ID_EX|q\(9),
	datac => \mips_cpu|dp|IF_ID|q\(16),
	combout => \mips_cpu|dp|wrmux|y[0]~1_combout\);

-- Location: FF_X19_Y23_N27
\mips_cpu|dp|EX_MEM|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[0]~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(1));

-- Location: FF_X19_Y23_N7
\mips_cpu|dp|MEM_WB|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(1),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(0));

-- Location: LCCOMB_X15_Y24_N10
\mips_cpu|c|md|Selector2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector2~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	combout => \mips_cpu|c|md|Selector2~0_combout\);

-- Location: LCCOMB_X15_Y24_N28
\mips_cpu|c|md|Selector2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector2~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) $ (((\mips_cpu|c|md|Selector2~0_combout\))))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) & (!\mips_cpu|c|md|Selector2~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)) # (\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector2~0_combout\,
	combout => \mips_cpu|c|md|Selector2~1_combout\);

-- Location: LCCOMB_X15_Y24_N30
\mips_cpu|c|md|Selector2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector2~2_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & (\mips_cpu|c|md|Selector2~1_combout\ & ((\mips_cpu|c|md|Selector2~0_combout\) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector2~0_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \mips_cpu|c|md|Selector2~1_combout\,
	combout => \mips_cpu|c|md|Selector2~2_combout\);

-- Location: FF_X15_Y24_N31
\mips_cpu|c|ID_EX|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|Selector2~2_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(8));

-- Location: FF_X19_Y23_N9
\mips_cpu|c|EX_MEM|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|ID_EX|q\(8),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|EX_MEM|q\(0));

-- Location: FF_X19_Y23_N17
\mips_cpu|c|MEM_WB|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|EX_MEM|q\(0),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|MEM_WB|q\(1));

-- Location: LCCOMB_X19_Y23_N16
\mips_cpu|dp|rf|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~15_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|dp|MEM_WB|q\(0) & (\mips_cpu|c|MEM_WB|q\(1) & !\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|MEM_WB|q\(0),
	datac => \mips_cpu|c|MEM_WB|q\(1),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~15_combout\);

-- Location: LCCOMB_X22_Y21_N24
\mips_cpu|dp|rf|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~32_combout\ = (\mips_cpu|dp|rf|Decoder0~20_combout\ & (\mips_cpu|dp|rf|Decoder0~15_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\) # (\mips_cpu|dp|MEM_WB|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~20_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~15_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~32_combout\);

-- Location: FF_X20_Y17_N7
\mips_cpu|dp|rf|R11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(2));

-- Location: LCCOMB_X19_Y23_N2
\mips_cpu|dp|rf|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~12_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|c|MEM_WB|q\(1) & (!\mips_cpu|dp|MEM_WB|q\(0) & !\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|c|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(0),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~12_combout\);

-- Location: LCCOMB_X20_Y19_N20
\mips_cpu|dp|rf|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~28_combout\ = (!\mips_cpu|dp|MEM_WB|q\(2) & (!\mips_cpu|dp|MEM_WB|q\(1) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|MEM_WB|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(2),
	datab => \mips_cpu|dp|MEM_WB|q\(1),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|MEM_WB|q\(3),
	combout => \mips_cpu|dp|rf|Decoder0~28_combout\);

-- Location: LCCOMB_X19_Y17_N14
\mips_cpu|dp|rf|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~31_combout\ = (\mips_cpu|dp|rf|Decoder0~12_combout\ & \mips_cpu|dp|rf|Decoder0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Decoder0~12_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~28_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~31_combout\);

-- Location: FF_X19_Y17_N23
\mips_cpu|dp|rf|R8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(2));

-- Location: LCCOMB_X20_Y17_N12
\mips_cpu|dp|rf|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~29_combout\ = (\mips_cpu|dp|rf|Decoder0~28_combout\ & \mips_cpu|dp|rf|Decoder0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Decoder0~28_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~15_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~29_combout\);

-- Location: FF_X20_Y17_N29
\mips_cpu|dp|rf|R9[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(2));

-- Location: LCCOMB_X20_Y17_N28
\mips_cpu|dp|rf|Mux61~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~0_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R9\(2)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R8\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R8\(2),
	datac => \mips_cpu|dp|rf|R9\(2),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux61~0_combout\);

-- Location: LCCOMB_X22_Y21_N6
\mips_cpu|dp|rf|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~30_combout\ = (\mips_cpu|dp|rf|Decoder0~12_combout\ & (\mips_cpu|dp|rf|Decoder0~20_combout\ & ((\mips_cpu|dp|MEM_WB|q\(3)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datab => \mips_cpu|dp|rf|Decoder0~12_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~20_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~30_combout\);

-- Location: FF_X19_Y17_N21
\mips_cpu|dp|rf|R10[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(2));

-- Location: LCCOMB_X19_Y17_N20
\mips_cpu|dp|rf|Mux61~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~1_combout\ = (\mips_cpu|dp|rf|Mux61~0_combout\ & ((\mips_cpu|dp|rf|R11\(2)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|rf|Mux61~0_combout\ & (((\mips_cpu|dp|rf|R10\(2) & \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(2),
	datab => \mips_cpu|dp|rf|Mux61~0_combout\,
	datac => \mips_cpu|dp|rf|R10\(2),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|rf|Mux61~1_combout\);

-- Location: LCCOMB_X19_Y18_N28
\mips_cpu|dp|rf|Mux59~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~0_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & !\mips_cpu|dp|IF_ID|q\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|IF_ID|q\(25),
	combout => \mips_cpu|dp|rf|Mux59~0_combout\);

-- Location: LCCOMB_X20_Y21_N8
\mips_cpu|dp|rf|Mux59~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~3_combout\ = (\mips_cpu|dp|IF_ID|q\(23)) # ((!\mips_cpu|dp|IF_ID|q\(22) & \mips_cpu|dp|IF_ID|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux59~3_combout\);

-- Location: LCCOMB_X20_Y21_N18
\mips_cpu|dp|rf|Mux59~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~4_combout\ = (\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|IF_ID|q\(22) & \mips_cpu|dp|IF_ID|q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux59~4_combout\);

-- Location: LCCOMB_X19_Y23_N6
\mips_cpu|dp|rf|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~22_combout\ = (\mips_cpu|c|MEM_WB|q\(1) & ((\mips_cpu|c|md|Selector8~1_combout\) # (\mips_cpu|dp|MEM_WB|q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(0),
	datad => \mips_cpu|c|MEM_WB|q\(1),
	combout => \mips_cpu|dp|rf|Decoder0~22_combout\);

-- Location: LCCOMB_X19_Y23_N4
\mips_cpu|dp|rf|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~23_combout\ = (!\mips_cpu|dp|MEM_WB|q\(4) & (\mips_cpu|dp|rf|Decoder0~22_combout\ & (!\mips_cpu|c|md|Selector8~1_combout\ & !\mips_cpu|dp|MEM_WB|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|dp|rf|Decoder0~22_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|MEM_WB|q\(3),
	combout => \mips_cpu|dp|rf|Decoder0~23_combout\);

-- Location: LCCOMB_X22_Y21_N18
\mips_cpu|dp|rf|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~24_combout\ = (!\mips_cpu|dp|MEM_WB|q\(1) & (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|MEM_WB|q\(2) & \mips_cpu|dp|rf|Decoder0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(1),
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|dp|rf|Decoder0~23_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~24_combout\);

-- Location: FF_X21_Y21_N11
\mips_cpu|dp|rf|R1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(2));

-- Location: LCCOMB_X19_Y22_N6
\mips_cpu|dp|rf|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~26_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|MEM_WB|q\(1) & \mips_cpu|dp|MEM_WB|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(1),
	datad => \mips_cpu|dp|MEM_WB|q\(2),
	combout => \mips_cpu|dp|rf|Decoder0~26_combout\);

-- Location: LCCOMB_X20_Y22_N28
\mips_cpu|dp|rf|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~27_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Decoder0~26_combout\ & (\mips_cpu|dp|rf|Decoder0~12_combout\ & !\mips_cpu|dp|MEM_WB|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|rf|Decoder0~26_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~12_combout\,
	datad => \mips_cpu|dp|MEM_WB|q\(3),
	combout => \mips_cpu|dp|rf|Decoder0~27_combout\);

-- Location: FF_X20_Y20_N21
\mips_cpu|dp|rf|R4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(2));

-- Location: LCCOMB_X19_Y22_N24
\mips_cpu|dp|rf|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~13_combout\ = (\mips_cpu|c|md|Selector8~1_combout\) # ((\mips_cpu|dp|MEM_WB|q\(2) & \mips_cpu|dp|MEM_WB|q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|dp|MEM_WB|q\(1),
	combout => \mips_cpu|dp|rf|Decoder0~13_combout\);

-- Location: LCCOMB_X22_Y21_N12
\mips_cpu|dp|rf|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~25_combout\ = (!\mips_cpu|dp|MEM_WB|q\(3) & (\mips_cpu|dp|rf|Decoder0~13_combout\ & (\mips_cpu|dp|rf|Decoder0~12_combout\ & !\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datab => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~12_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~25_combout\);

-- Location: FF_X20_Y21_N5
\mips_cpu|dp|rf|R6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(2));

-- Location: LCCOMB_X20_Y20_N20
\mips_cpu|dp|rf|Mux61~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~12_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R6\(2))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(2),
	datad => \mips_cpu|dp|rf|R6\(2),
	combout => \mips_cpu|dp|rf|Mux61~12_combout\);

-- Location: LCCOMB_X22_Y21_N4
\mips_cpu|dp|rf|Decoder0~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~51_combout\ = (!\mips_cpu|dp|MEM_WB|q\(1) & (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|MEM_WB|q\(2) & \mips_cpu|dp|rf|Decoder0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(1),
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|dp|rf|Decoder0~23_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~51_combout\);

-- Location: FF_X21_Y21_N29
\mips_cpu|dp|rf|R5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(2));

-- Location: LCCOMB_X20_Y21_N30
\mips_cpu|dp|rf|Mux61~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~13_combout\ = (\mips_cpu|dp|rf|Mux61~12_combout\ & (((\mips_cpu|dp|rf|R7\(2))) # (!\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|rf|Mux61~12_combout\ & (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~12_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R7\(2),
	datad => \mips_cpu|dp|rf|R5\(2),
	combout => \mips_cpu|dp|rf|Mux61~13_combout\);

-- Location: LCCOMB_X21_Y21_N10
\mips_cpu|dp|rf|Mux61~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~14_combout\ = (\mips_cpu|dp|rf|Mux59~3_combout\ & ((\mips_cpu|dp|rf|Mux59~4_combout\ & ((\mips_cpu|dp|rf|Mux61~13_combout\))) # (!\mips_cpu|dp|rf|Mux59~4_combout\ & (\mips_cpu|dp|rf|R1\(2))))) # (!\mips_cpu|dp|rf|Mux59~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux59~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~3_combout\,
	datab => \mips_cpu|dp|rf|Mux59~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(2),
	datad => \mips_cpu|dp|rf|Mux61~13_combout\,
	combout => \mips_cpu|dp|rf|Mux61~14_combout\);

-- Location: LCCOMB_X21_Y17_N14
\mips_cpu|dp|rf|Mux59~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~2_combout\ = (!\mips_cpu|dp|IF_ID|q\(23) & \mips_cpu|dp|IF_ID|q\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|IF_ID|q\(23),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|rf|Mux59~2_combout\);

-- Location: LCCOMB_X22_Y21_N2
\mips_cpu|dp|rf|Decoder0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~50_combout\ = (\mips_cpu|dp|MEM_WB|q\(1) & (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|MEM_WB|q\(2) & \mips_cpu|dp|rf|Decoder0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(1),
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|dp|rf|Decoder0~23_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~50_combout\);

-- Location: FF_X21_Y17_N21
\mips_cpu|dp|rf|R3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(2));

-- Location: LCCOMB_X22_Y21_N0
\mips_cpu|dp|rf|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~21_combout\ = (!\mips_cpu|dp|MEM_WB|q\(3) & (\mips_cpu|dp|rf|Decoder0~12_combout\ & (\mips_cpu|dp|rf|Decoder0~20_combout\ & !\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datab => \mips_cpu|dp|rf|Decoder0~12_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~20_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~21_combout\);

-- Location: FF_X21_Y17_N3
\mips_cpu|dp|rf|R2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(2));

-- Location: LCCOMB_X21_Y17_N20
\mips_cpu|dp|rf|Mux61~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~15_combout\ = (\mips_cpu|dp|rf|Mux61~14_combout\ & (((\mips_cpu|dp|rf|R3\(2))) # (!\mips_cpu|dp|rf|Mux59~2_combout\))) # (!\mips_cpu|dp|rf|Mux61~14_combout\ & (\mips_cpu|dp|rf|Mux59~2_combout\ & ((\mips_cpu|dp|rf|R2\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~14_combout\,
	datab => \mips_cpu|dp|rf|Mux59~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(2),
	datad => \mips_cpu|dp|rf|R2\(2),
	combout => \mips_cpu|dp|rf|Mux61~15_combout\);

-- Location: LCCOMB_X22_Y17_N26
\mips_cpu|dp|rf|Mux59~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~1_combout\ = (\mips_cpu|dp|IF_ID|q\(25)) # ((\mips_cpu|dp|IF_ID|q\(23) & \mips_cpu|dp|IF_ID|q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|IF_ID|q\(25),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|rf|Mux59~1_combout\);

-- Location: LCCOMB_X19_Y23_N20
\mips_cpu|dp|rf|Decoder0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~33_combout\ = (\mips_cpu|dp|MEM_WB|q\(4) & (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|MEM_WB|q\(3) & \mips_cpu|dp|rf|Decoder0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(3),
	datad => \mips_cpu|dp|rf|Decoder0~22_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~33_combout\);

-- Location: LCCOMB_X20_Y19_N8
\mips_cpu|dp|rf|Decoder0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~36_combout\ = (!\mips_cpu|dp|MEM_WB|q\(2) & (!\mips_cpu|dp|MEM_WB|q\(1) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(2),
	datab => \mips_cpu|dp|MEM_WB|q\(1),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~33_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~36_combout\);

-- Location: FF_X20_Y19_N23
\mips_cpu|dp|rf|R17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(2));

-- Location: LCCOMB_X19_Y23_N0
\mips_cpu|dp|rf|Decoder0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~34_combout\ = (\mips_cpu|c|MEM_WB|q\(1) & ((\mips_cpu|c|md|Selector8~1_combout\) # ((\mips_cpu|dp|MEM_WB|q\(4) & \mips_cpu|dp|MEM_WB|q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(4),
	datab => \mips_cpu|c|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(0),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~34_combout\);

-- Location: LCCOMB_X20_Y19_N6
\mips_cpu|dp|rf|Decoder0~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~35_combout\ = (\mips_cpu|dp|rf|Decoder0~34_combout\ & \mips_cpu|dp|rf|Decoder0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Decoder0~34_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~28_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~35_combout\);

-- Location: FF_X20_Y19_N13
\mips_cpu|dp|rf|R25[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(2));

-- Location: LCCOMB_X16_Y23_N4
\mips_cpu|dp|rf|Mux61~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~4_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (((\mips_cpu|dp|IF_ID|q\(23)) # (\mips_cpu|dp|rf|R25\(2))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R17\(2) & (!\mips_cpu|dp|IF_ID|q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R17\(2),
	datac => \mips_cpu|dp|IF_ID|q\(23),
	datad => \mips_cpu|dp|rf|R25\(2),
	combout => \mips_cpu|dp|rf|Mux61~4_combout\);

-- Location: LCCOMB_X22_Y21_N10
\mips_cpu|dp|rf|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~16_combout\ = (\mips_cpu|dp|MEM_WB|q\(2) & (!\mips_cpu|dp|MEM_WB|q\(1) & (\mips_cpu|dp|MEM_WB|q\(3) & !\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(2),
	datab => \mips_cpu|dp|MEM_WB|q\(1),
	datac => \mips_cpu|dp|MEM_WB|q\(3),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~16_combout\);

-- Location: LCCOMB_X20_Y18_N24
\mips_cpu|dp|rf|Decoder0~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~37_combout\ = (\mips_cpu|dp|rf|Decoder0~16_combout\ & \mips_cpu|dp|rf|Decoder0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Decoder0~16_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~34_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~37_combout\);

-- Location: FF_X20_Y18_N23
\mips_cpu|dp|rf|R29[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(2));

-- Location: LCCOMB_X20_Y19_N18
\mips_cpu|dp|rf|Decoder0~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~53_combout\ = (\mips_cpu|dp|MEM_WB|q\(2) & (!\mips_cpu|dp|MEM_WB|q\(1) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(2),
	datab => \mips_cpu|dp|MEM_WB|q\(1),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~33_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~53_combout\);

-- Location: FF_X21_Y19_N3
\mips_cpu|dp|rf|R21[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(2));

-- Location: LCCOMB_X20_Y18_N22
\mips_cpu|dp|rf|Mux61~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~5_combout\ = (\mips_cpu|dp|rf|Mux61~4_combout\ & (((\mips_cpu|dp|rf|R29\(2))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|rf|Mux61~4_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R21\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~4_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R29\(2),
	datad => \mips_cpu|dp|rf|R21\(2),
	combout => \mips_cpu|dp|rf|Mux61~5_combout\);

-- Location: LCCOMB_X19_Y23_N10
\mips_cpu|dp|rf|Decoder0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~38_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(4) & \mips_cpu|c|MEM_WB|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(0),
	datac => \mips_cpu|dp|MEM_WB|q\(4),
	datad => \mips_cpu|c|MEM_WB|q\(1),
	combout => \mips_cpu|dp|rf|Decoder0~38_combout\);

-- Location: LCCOMB_X21_Y22_N4
\mips_cpu|dp|rf|Decoder0~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~43_combout\ = (\mips_cpu|dp|rf|Decoder0~38_combout\ & \mips_cpu|dp|rf|Decoder0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Decoder0~38_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~28_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~43_combout\);

-- Location: FF_X21_Y22_N23
\mips_cpu|dp|rf|R24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(2));

-- Location: LCCOMB_X20_Y22_N20
\mips_cpu|dp|rf|Decoder0~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~45_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|MEM_WB|q\(3) & \mips_cpu|dp|rf|Decoder0~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|rf|Decoder0~38_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~45_combout\);

-- Location: LCCOMB_X20_Y22_N6
\mips_cpu|dp|rf|Decoder0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~46_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|MEM_WB|q\(2) & (!\mips_cpu|dp|MEM_WB|q\(1) & \mips_cpu|dp|rf|Decoder0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(2),
	datac => \mips_cpu|dp|MEM_WB|q\(1),
	datad => \mips_cpu|dp|rf|Decoder0~45_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~46_combout\);

-- Location: FF_X20_Y22_N15
\mips_cpu|dp|rf|R16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(2));

-- Location: LCCOMB_X16_Y23_N10
\mips_cpu|dp|rf|Mux61~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~6_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R24\(2))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R16\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R24\(2),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|IF_ID|q\(24),
	datad => \mips_cpu|dp|rf|R16\(2),
	combout => \mips_cpu|dp|rf|Mux61~6_combout\);

-- Location: LCCOMB_X20_Y22_N26
\mips_cpu|dp|rf|Decoder0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~44_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Decoder0~26_combout\ & (\mips_cpu|dp|rf|Decoder0~38_combout\ & !\mips_cpu|dp|MEM_WB|q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|rf|Decoder0~26_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~38_combout\,
	datad => \mips_cpu|dp|MEM_WB|q\(3),
	combout => \mips_cpu|dp|rf|Decoder0~44_combout\);

-- Location: FF_X20_Y22_N5
\mips_cpu|dp|rf|R20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(2));

-- Location: LCCOMB_X21_Y22_N6
\mips_cpu|dp|rf|Decoder0~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~47_combout\ = (\mips_cpu|dp|rf|Decoder0~38_combout\ & \mips_cpu|dp|rf|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Decoder0~38_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~16_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~47_combout\);

-- Location: FF_X21_Y22_N17
\mips_cpu|dp|rf|R28[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(2));

-- Location: LCCOMB_X21_Y22_N16
\mips_cpu|dp|rf|Mux61~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~7_combout\ = (\mips_cpu|dp|rf|Mux61~6_combout\ & (((\mips_cpu|dp|rf|R28\(2)) # (!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|rf|Mux61~6_combout\ & (\mips_cpu|dp|rf|R20\(2) & ((\mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~6_combout\,
	datab => \mips_cpu|dp|rf|R20\(2),
	datac => \mips_cpu|dp|rf|R28\(2),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|rf|Mux61~7_combout\);

-- Location: LCCOMB_X20_Y20_N26
\mips_cpu|dp|rf|Mux61~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~8_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|Mux61~5_combout\)) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|Mux61~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~5_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|rf|Mux61~7_combout\,
	combout => \mips_cpu|dp|rf|Mux61~8_combout\);

-- Location: LCCOMB_X20_Y22_N0
\mips_cpu|dp|rf|Decoder0~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~41_combout\ = (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|MEM_WB|q\(3) & (\mips_cpu|dp|rf|Decoder0~38_combout\ & \mips_cpu|dp|rf|Decoder0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|rf|Decoder0~38_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~20_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~41_combout\);

-- Location: FF_X22_Y19_N9
\mips_cpu|dp|rf|R18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(2));

-- Location: LCCOMB_X22_Y21_N26
\mips_cpu|dp|rf|Decoder0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~40_combout\ = (\mips_cpu|dp|rf|Decoder0~38_combout\ & (\mips_cpu|dp|rf|Decoder0~13_combout\ & (!\mips_cpu|dp|MEM_WB|q\(3) & !\mips_cpu|c|md|Selector8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~38_combout\,
	datab => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(3),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~40_combout\);

-- Location: FF_X22_Y19_N7
\mips_cpu|dp|rf|R22[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(2));

-- Location: LCCOMB_X22_Y19_N6
\mips_cpu|dp|rf|Mux61~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~2_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R22\(2)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R18\(2) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R18\(2),
	datac => \mips_cpu|dp|rf|R22\(2),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|rf|Mux61~2_combout\);

-- Location: LCCOMB_X22_Y21_N20
\mips_cpu|dp|rf|Decoder0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~42_combout\ = (\mips_cpu|dp|rf|Decoder0~38_combout\ & (\mips_cpu|dp|rf|Decoder0~13_combout\ & ((\mips_cpu|dp|MEM_WB|q\(3)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~38_combout\,
	datab => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(3),
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~42_combout\);

-- Location: FF_X23_Y19_N31
\mips_cpu|dp|rf|R30[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(2));

-- Location: LCCOMB_X20_Y22_N30
\mips_cpu|dp|rf|Decoder0~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~39_combout\ = (\mips_cpu|dp|rf|Decoder0~38_combout\ & (\mips_cpu|dp|rf|Decoder0~20_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\) # (\mips_cpu|dp|MEM_WB|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|rf|Decoder0~38_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~20_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~39_combout\);

-- Location: FF_X23_Y19_N21
\mips_cpu|dp|rf|R26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(2));

-- Location: LCCOMB_X23_Y19_N30
\mips_cpu|dp|rf|Mux61~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~3_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux61~2_combout\ & (\mips_cpu|dp|rf|R30\(2))) # (!\mips_cpu|dp|rf|Mux61~2_combout\ & ((\mips_cpu|dp|rf|R26\(2)))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|Mux61~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|Mux61~2_combout\,
	datac => \mips_cpu|dp|rf|R30\(2),
	datad => \mips_cpu|dp|rf|R26\(2),
	combout => \mips_cpu|dp|rf|Mux61~3_combout\);

-- Location: LCCOMB_X20_Y19_N30
\mips_cpu|dp|rf|Decoder0~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~55_combout\ = (!\mips_cpu|dp|MEM_WB|q\(2) & (\mips_cpu|dp|MEM_WB|q\(1) & (!\mips_cpu|c|md|Selector8~1_combout\ & \mips_cpu|dp|rf|Decoder0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(2),
	datab => \mips_cpu|dp|MEM_WB|q\(1),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~33_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~55_combout\);

-- Location: FF_X23_Y17_N29
\mips_cpu|dp|rf|R19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(2));

-- Location: LCCOMB_X20_Y19_N4
\mips_cpu|dp|rf|Decoder0~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~54_combout\ = (\mips_cpu|dp|rf|Decoder0~33_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\) # ((\mips_cpu|dp|MEM_WB|q\(2) & \mips_cpu|dp|MEM_WB|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(2),
	datab => \mips_cpu|dp|MEM_WB|q\(1),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~33_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~54_combout\);

-- Location: FF_X22_Y17_N25
\mips_cpu|dp|rf|R23[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(2));

-- Location: LCCOMB_X23_Y17_N28
\mips_cpu|dp|rf|Mux61~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~9_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(2)))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R19\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(2),
	datad => \mips_cpu|dp|rf|R23\(2),
	combout => \mips_cpu|dp|rf|Mux61~9_combout\);

-- Location: FF_X23_Y17_N31
\mips_cpu|dp|rf|R31[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(2));

-- Location: LCCOMB_X22_Y21_N14
\mips_cpu|dp|rf|Decoder0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~48_combout\ = (\mips_cpu|dp|rf|Decoder0~20_combout\ & (\mips_cpu|dp|rf|Decoder0~34_combout\ & ((\mips_cpu|dp|MEM_WB|q\(3)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Decoder0~20_combout\,
	datab => \mips_cpu|dp|MEM_WB|q\(3),
	datac => \mips_cpu|dp|rf|Decoder0~34_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~48_combout\);

-- Location: FF_X22_Y17_N31
\mips_cpu|dp|rf|R27[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(2));

-- Location: LCCOMB_X23_Y17_N30
\mips_cpu|dp|rf|Mux61~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~10_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux61~9_combout\ & (\mips_cpu|dp|rf|R31\(2))) # (!\mips_cpu|dp|rf|Mux61~9_combout\ & ((\mips_cpu|dp|rf|R27\(2)))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|Mux61~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|Mux61~9_combout\,
	datac => \mips_cpu|dp|rf|R31\(2),
	datad => \mips_cpu|dp|rf|R27\(2),
	combout => \mips_cpu|dp|rf|Mux61~10_combout\);

-- Location: LCCOMB_X21_Y17_N0
\mips_cpu|dp|rf|Mux61~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~11_combout\ = (\mips_cpu|dp|rf|Mux61~8_combout\ & (((\mips_cpu|dp|rf|Mux61~10_combout\)) # (!\mips_cpu|dp|IF_ID|q\(22)))) # (!\mips_cpu|dp|rf|Mux61~8_combout\ & (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|Mux61~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~8_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|Mux61~3_combout\,
	datad => \mips_cpu|dp|rf|Mux61~10_combout\,
	combout => \mips_cpu|dp|rf|Mux61~11_combout\);

-- Location: LCCOMB_X21_Y17_N8
\mips_cpu|dp|rf|Mux61~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~16_combout\ = (\mips_cpu|dp|rf|Mux59~1_combout\ & (((\mips_cpu|dp|rf|Mux59~0_combout\) # (\mips_cpu|dp|rf|Mux61~11_combout\)))) # (!\mips_cpu|dp|rf|Mux59~1_combout\ & (\mips_cpu|dp|rf|Mux61~15_combout\ & 
-- (!\mips_cpu|dp|rf|Mux59~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~15_combout\,
	datab => \mips_cpu|dp|rf|Mux59~1_combout\,
	datac => \mips_cpu|dp|rf|Mux59~0_combout\,
	datad => \mips_cpu|dp|rf|Mux61~11_combout\,
	combout => \mips_cpu|dp|rf|Mux61~16_combout\);

-- Location: LCCOMB_X22_Y20_N4
\mips_cpu|dp|rf|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~17_combout\ = (\mips_cpu|dp|rf|Decoder0~15_combout\ & \mips_cpu|dp|rf|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Decoder0~15_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~16_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~17_combout\);

-- Location: FF_X22_Y20_N13
\mips_cpu|dp|rf|R13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(2));

-- Location: LCCOMB_X22_Y21_N16
\mips_cpu|dp|rf|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~14_combout\ = (\mips_cpu|dp|rf|Decoder0~13_combout\ & (\mips_cpu|dp|rf|Decoder0~12_combout\ & ((\mips_cpu|dp|MEM_WB|q\(3)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datab => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~12_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~14_combout\);

-- Location: FF_X21_Y20_N29
\mips_cpu|dp|rf|R14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(2));

-- Location: LCCOMB_X22_Y20_N22
\mips_cpu|dp|rf|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~18_combout\ = (\mips_cpu|dp|rf|Decoder0~12_combout\ & \mips_cpu|dp|rf|Decoder0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Decoder0~12_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~16_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~18_combout\);

-- Location: FF_X22_Y20_N31
\mips_cpu|dp|rf|R12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(2));

-- Location: LCCOMB_X21_Y20_N28
\mips_cpu|dp|rf|Mux61~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~17_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R14\(2))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R12\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R14\(2),
	datad => \mips_cpu|dp|rf|R12\(2),
	combout => \mips_cpu|dp|rf|Mux61~17_combout\);

-- Location: LCCOMB_X22_Y21_N28
\mips_cpu|dp|rf|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~19_combout\ = (\mips_cpu|dp|rf|Decoder0~13_combout\ & (\mips_cpu|dp|rf|Decoder0~15_combout\ & ((\mips_cpu|dp|MEM_WB|q\(3)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datad => \mips_cpu|dp|rf|Decoder0~15_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~19_combout\);

-- Location: FF_X21_Y20_N15
\mips_cpu|dp|rf|R15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(2));

-- Location: LCCOMB_X22_Y20_N24
\mips_cpu|dp|rf|Mux61~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~18_combout\ = (\mips_cpu|dp|rf|Mux61~17_combout\ & (((\mips_cpu|dp|rf|R15\(2)) # (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|rf|Mux61~17_combout\ & (\mips_cpu|dp|rf|R13\(2) & (\mips_cpu|dp|IF_ID|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R13\(2),
	datab => \mips_cpu|dp|rf|Mux61~17_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|rf|R15\(2),
	combout => \mips_cpu|dp|rf|Mux61~18_combout\);

-- Location: LCCOMB_X21_Y17_N10
\mips_cpu|dp|rf|Mux61~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux61~19_combout\ = (\mips_cpu|dp|rf|Mux59~0_combout\ & ((\mips_cpu|dp|rf|Mux61~16_combout\ & ((\mips_cpu|dp|rf|Mux61~18_combout\))) # (!\mips_cpu|dp|rf|Mux61~16_combout\ & (\mips_cpu|dp|rf|Mux61~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux59~0_combout\ & (((\mips_cpu|dp|rf|Mux61~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux61~1_combout\,
	datab => \mips_cpu|dp|rf|Mux59~0_combout\,
	datac => \mips_cpu|dp|rf|Mux61~16_combout\,
	datad => \mips_cpu|dp|rf|Mux61~18_combout\,
	combout => \mips_cpu|dp|rf|Mux61~19_combout\);

-- Location: FF_X22_Y20_N21
\mips_cpu|dp|rf|R12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(1));

-- Location: FF_X22_Y20_N3
\mips_cpu|dp|rf|R13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(1));

-- Location: LCCOMB_X22_Y20_N2
\mips_cpu|dp|rf|Mux62~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~17_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R13\(1)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R12\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R12\(1),
	datac => \mips_cpu|dp|rf|R13\(1),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux62~17_combout\);

-- Location: FF_X21_Y20_N19
\mips_cpu|dp|rf|R15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(1));

-- Location: FF_X21_Y20_N25
\mips_cpu|dp|rf|R14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(1));

-- Location: LCCOMB_X21_Y20_N20
\mips_cpu|dp|rf|Mux62~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~18_combout\ = (\mips_cpu|dp|rf|Mux62~17_combout\ & ((\mips_cpu|dp|rf|R15\(1)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|rf|Mux62~17_combout\ & (((\mips_cpu|dp|IF_ID|q\(22) & \mips_cpu|dp|rf|R14\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~17_combout\,
	datab => \mips_cpu|dp|rf|R15\(1),
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|rf|R14\(1),
	combout => \mips_cpu|dp|rf|Mux62~18_combout\);

-- Location: FF_X20_Y17_N27
\mips_cpu|dp|rf|R11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(1));

-- Location: FF_X19_Y17_N11
\mips_cpu|dp|rf|R8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(1));

-- Location: FF_X19_Y17_N25
\mips_cpu|dp|rf|R10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(1));

-- Location: LCCOMB_X19_Y17_N24
\mips_cpu|dp|rf|Mux62~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~10_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(1)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R8\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(1),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(1),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|rf|Mux62~10_combout\);

-- Location: LCCOMB_X20_Y17_N16
\mips_cpu|dp|rf|Mux62~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~11_combout\ = (\mips_cpu|dp|rf|Mux62~10_combout\ & ((\mips_cpu|dp|rf|R11\(1)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|rf|Mux62~10_combout\ & (((\mips_cpu|dp|rf|R9\(1) & \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(1),
	datab => \mips_cpu|dp|rf|Mux62~10_combout\,
	datac => \mips_cpu|dp|rf|R9\(1),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux62~11_combout\);

-- Location: FF_X20_Y20_N3
\mips_cpu|dp|rf|R4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(1));

-- Location: LCCOMB_X21_Y21_N18
\mips_cpu|dp|rf|R5[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|R5[1]~feeder_combout\ = \mips_cpu|dp|wd_mux|y[1]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	combout => \mips_cpu|dp|rf|R5[1]~feeder_combout\);

-- Location: FF_X21_Y21_N19
\mips_cpu|dp|rf|R5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|rf|R5[1]~feeder_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(1));

-- Location: LCCOMB_X20_Y20_N2
\mips_cpu|dp|rf|Mux62~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~12_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(21))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(1)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(1),
	datad => \mips_cpu|dp|rf|R5\(1),
	combout => \mips_cpu|dp|rf|Mux62~12_combout\);

-- Location: FF_X20_Y21_N13
\mips_cpu|dp|rf|R6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(1));

-- Location: LCCOMB_X22_Y21_N30
\mips_cpu|dp|rf|Decoder0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~52_combout\ = (\mips_cpu|dp|rf|Decoder0~23_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\) # ((\mips_cpu|dp|MEM_WB|q\(1) & \mips_cpu|dp|MEM_WB|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(1),
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|MEM_WB|q\(2),
	datad => \mips_cpu|dp|rf|Decoder0~23_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~52_combout\);

-- Location: FF_X20_Y21_N7
\mips_cpu|dp|rf|R7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(1));

-- Location: LCCOMB_X20_Y21_N12
\mips_cpu|dp|rf|Mux62~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~13_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|Mux62~12_combout\ & ((\mips_cpu|dp|rf|R7\(1)))) # (!\mips_cpu|dp|rf|Mux62~12_combout\ & (\mips_cpu|dp|rf|R6\(1))))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|Mux62~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|Mux62~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(1),
	datad => \mips_cpu|dp|rf|R7\(1),
	combout => \mips_cpu|dp|rf|Mux62~13_combout\);

-- Location: FF_X21_Y21_N17
\mips_cpu|dp|rf|R1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(1));

-- Location: LCCOMB_X20_Y21_N24
\mips_cpu|dp|rf|Mux62~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~14_combout\ = (\mips_cpu|dp|rf|Mux59~4_combout\ & ((\mips_cpu|dp|rf|Mux62~13_combout\) # ((!\mips_cpu|dp|rf|Mux59~3_combout\)))) # (!\mips_cpu|dp|rf|Mux59~4_combout\ & (((\mips_cpu|dp|rf|Mux59~3_combout\ & \mips_cpu|dp|rf|R1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~13_combout\,
	datab => \mips_cpu|dp|rf|Mux59~4_combout\,
	datac => \mips_cpu|dp|rf|Mux59~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(1),
	combout => \mips_cpu|dp|rf|Mux62~14_combout\);

-- Location: FF_X21_Y17_N31
\mips_cpu|dp|rf|R3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(1));

-- Location: FF_X21_Y17_N29
\mips_cpu|dp|rf|R2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(1));

-- Location: LCCOMB_X21_Y17_N30
\mips_cpu|dp|rf|Mux62~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~15_combout\ = (\mips_cpu|dp|rf|Mux62~14_combout\ & (((\mips_cpu|dp|rf|R3\(1))) # (!\mips_cpu|dp|rf|Mux59~2_combout\))) # (!\mips_cpu|dp|rf|Mux62~14_combout\ & (\mips_cpu|dp|rf|Mux59~2_combout\ & ((\mips_cpu|dp|rf|R2\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~14_combout\,
	datab => \mips_cpu|dp|rf|Mux59~2_combout\,
	datac => \mips_cpu|dp|rf|R3\(1),
	datad => \mips_cpu|dp|rf|R2\(1),
	combout => \mips_cpu|dp|rf|Mux62~15_combout\);

-- Location: LCCOMB_X21_Y17_N24
\mips_cpu|dp|rf|Mux62~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~16_combout\ = (\mips_cpu|dp|rf|Mux59~0_combout\ & ((\mips_cpu|dp|rf|Mux62~11_combout\) # ((\mips_cpu|dp|rf|Mux59~1_combout\)))) # (!\mips_cpu|dp|rf|Mux59~0_combout\ & (((\mips_cpu|dp|rf|Mux62~15_combout\ & 
-- !\mips_cpu|dp|rf|Mux59~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~11_combout\,
	datab => \mips_cpu|dp|rf|Mux59~0_combout\,
	datac => \mips_cpu|dp|rf|Mux62~15_combout\,
	datad => \mips_cpu|dp|rf|Mux59~1_combout\,
	combout => \mips_cpu|dp|rf|Mux62~16_combout\);

-- Location: FF_X20_Y19_N27
\mips_cpu|dp|rf|R17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(1));

-- Location: FF_X20_Y19_N17
\mips_cpu|dp|rf|R25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(1));

-- Location: LCCOMB_X20_Y19_N16
\mips_cpu|dp|rf|Mux62~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~0_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R25\(1)))) # (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R17\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R17\(1),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(1),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|rf|Mux62~0_combout\);

-- Location: FF_X20_Y18_N17
\mips_cpu|dp|rf|R21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(1));

-- Location: FF_X20_Y18_N11
\mips_cpu|dp|rf|R29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(1));

-- Location: LCCOMB_X20_Y18_N16
\mips_cpu|dp|rf|Mux62~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~1_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|Mux62~0_combout\ & ((\mips_cpu|dp|rf|R29\(1)))) # (!\mips_cpu|dp|rf|Mux62~0_combout\ & (\mips_cpu|dp|rf|R21\(1))))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (\mips_cpu|dp|rf|Mux62~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|Mux62~0_combout\,
	datac => \mips_cpu|dp|rf|R21\(1),
	datad => \mips_cpu|dp|rf|R29\(1),
	combout => \mips_cpu|dp|rf|Mux62~1_combout\);

-- Location: FF_X23_Y17_N3
\mips_cpu|dp|rf|R31[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(1));

-- Location: FF_X22_Y17_N9
\mips_cpu|dp|rf|R27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(1));

-- Location: FF_X23_Y17_N9
\mips_cpu|dp|rf|R19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(1));

-- Location: FF_X22_Y17_N11
\mips_cpu|dp|rf|R23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(1));

-- Location: LCCOMB_X22_Y17_N10
\mips_cpu|dp|rf|Mux62~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~7_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R23\(1)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R19\(1) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R19\(1),
	datac => \mips_cpu|dp|rf|R23\(1),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|rf|Mux62~7_combout\);

-- Location: LCCOMB_X22_Y17_N8
\mips_cpu|dp|rf|Mux62~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~8_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux62~7_combout\ & (\mips_cpu|dp|rf|R31\(1))) # (!\mips_cpu|dp|rf|Mux62~7_combout\ & ((\mips_cpu|dp|rf|R27\(1)))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (((\mips_cpu|dp|rf|Mux62~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R31\(1),
	datac => \mips_cpu|dp|rf|R27\(1),
	datad => \mips_cpu|dp|rf|Mux62~7_combout\,
	combout => \mips_cpu|dp|rf|Mux62~8_combout\);

-- Location: FF_X23_Y19_N27
\mips_cpu|dp|rf|R30[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(1));

-- Location: FF_X23_Y19_N17
\mips_cpu|dp|rf|R26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(1));

-- Location: FF_X22_Y19_N5
\mips_cpu|dp|rf|R18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(1));

-- Location: FF_X22_Y19_N3
\mips_cpu|dp|rf|R22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(1));

-- Location: LCCOMB_X22_Y19_N2
\mips_cpu|dp|rf|Mux62~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~2_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R22\(1)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R18\(1) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R18\(1),
	datac => \mips_cpu|dp|rf|R22\(1),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|rf|Mux62~2_combout\);

-- Location: LCCOMB_X23_Y19_N16
\mips_cpu|dp|rf|Mux62~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~3_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux62~2_combout\ & (\mips_cpu|dp|rf|R30\(1))) # (!\mips_cpu|dp|rf|Mux62~2_combout\ & ((\mips_cpu|dp|rf|R26\(1)))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (((\mips_cpu|dp|rf|Mux62~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(1),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R26\(1),
	datad => \mips_cpu|dp|rf|Mux62~2_combout\,
	combout => \mips_cpu|dp|rf|Mux62~3_combout\);

-- Location: FF_X21_Y22_N15
\mips_cpu|dp|rf|R28[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(1));

-- Location: FF_X20_Y22_N25
\mips_cpu|dp|rf|R20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(1));

-- Location: FF_X21_Y22_N29
\mips_cpu|dp|rf|R24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(1));

-- Location: FF_X20_Y22_N19
\mips_cpu|dp|rf|R16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(1));

-- Location: LCCOMB_X21_Y22_N28
\mips_cpu|dp|rf|Mux62~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~4_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R24\(1))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R16\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R24\(1),
	datad => \mips_cpu|dp|rf|R16\(1),
	combout => \mips_cpu|dp|rf|Mux62~4_combout\);

-- Location: LCCOMB_X20_Y22_N24
\mips_cpu|dp|rf|Mux62~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~5_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|Mux62~4_combout\ & (\mips_cpu|dp|rf|R28\(1))) # (!\mips_cpu|dp|rf|Mux62~4_combout\ & ((\mips_cpu|dp|rf|R20\(1)))))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (((\mips_cpu|dp|rf|Mux62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(1),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(1),
	datad => \mips_cpu|dp|rf|Mux62~4_combout\,
	combout => \mips_cpu|dp|rf|Mux62~5_combout\);

-- Location: LCCOMB_X20_Y20_N6
\mips_cpu|dp|rf|Mux62~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~6_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|Mux62~3_combout\)) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|Mux62~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~3_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|rf|Mux62~5_combout\,
	combout => \mips_cpu|dp|rf|Mux62~6_combout\);

-- Location: LCCOMB_X20_Y20_N16
\mips_cpu|dp|rf|Mux62~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~9_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|Mux62~6_combout\ & ((\mips_cpu|dp|rf|Mux62~8_combout\))) # (!\mips_cpu|dp|rf|Mux62~6_combout\ & (\mips_cpu|dp|rf|Mux62~1_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (((\mips_cpu|dp|rf|Mux62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~1_combout\,
	datab => \mips_cpu|dp|rf|Mux62~8_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|rf|Mux62~6_combout\,
	combout => \mips_cpu|dp|rf|Mux62~9_combout\);

-- Location: LCCOMB_X21_Y17_N26
\mips_cpu|dp|rf|Mux62~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux62~19_combout\ = (\mips_cpu|dp|rf|Mux62~16_combout\ & ((\mips_cpu|dp|rf|Mux62~18_combout\) # ((!\mips_cpu|dp|rf|Mux59~1_combout\)))) # (!\mips_cpu|dp|rf|Mux62~16_combout\ & (((\mips_cpu|dp|rf|Mux62~9_combout\ & 
-- \mips_cpu|dp|rf|Mux59~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~18_combout\,
	datab => \mips_cpu|dp|rf|Mux62~16_combout\,
	datac => \mips_cpu|dp|rf|Mux62~9_combout\,
	datad => \mips_cpu|dp|rf|Mux59~1_combout\,
	combout => \mips_cpu|dp|rf|Mux62~19_combout\);

-- Location: LCCOMB_X17_Y19_N24
\mips_cpu|dp|srcbmux|y[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[1]~9_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|IF_ID|q\(1) & !\mips_cpu|c|md|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|IF_ID|q\(1),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[1]~9_combout\);

-- Location: LCCOMB_X17_Y19_N2
\mips_cpu|dp|alu|b2[1]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[1]~25_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[1]~9_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & \mips_cpu|dp|rf|Mux30~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|rf|Mux30~21_combout\,
	datac => \mips_cpu|c|ad|Mux0~1_combout\,
	datad => \mips_cpu|dp|srcbmux|y[1]~9_combout\,
	combout => \mips_cpu|dp|alu|b2[1]~25_combout\);

-- Location: LCCOMB_X16_Y20_N16
\mips_cpu|dp|srcbmux|y[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[0]~10_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & \mips_cpu|dp|IF_ID|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(0),
	combout => \mips_cpu|dp|srcbmux|y[0]~10_combout\);

-- Location: LCCOMB_X16_Y20_N2
\mips_cpu|dp|alu|b2[0]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[0]~26_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[0]~10_combout\) # ((\mips_cpu|dp|rf|Mux31~23_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|rf|Mux31~23_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|srcbmux|y[0]~10_combout\,
	combout => \mips_cpu|dp|alu|b2[0]~26_combout\);

-- Location: LCCOMB_X14_Y19_N0
\mips_cpu|c|ad|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~2_combout\ = (!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|c|ad|Mux0~2_combout\);

-- Location: LCCOMB_X15_Y20_N16
\mips_cpu|dp|alu|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~1_cout\ = CARRY((\mips_cpu|c|ID_EX|q\(6) & \mips_cpu|c|ad|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(6),
	datab => \mips_cpu|c|ad|Mux0~2_combout\,
	datad => VCC,
	cout => \mips_cpu|dp|alu|Add0~1_cout\);

-- Location: LCCOMB_X15_Y20_N18
\mips_cpu|dp|alu|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~2_combout\ = (\mips_cpu|dp|alu|b2[0]~26_combout\ & ((\mips_cpu|dp|rf|Mux63~19_combout\ & (\mips_cpu|dp|alu|Add0~1_cout\ & VCC)) # (!\mips_cpu|dp|rf|Mux63~19_combout\ & (!\mips_cpu|dp|alu|Add0~1_cout\)))) # 
-- (!\mips_cpu|dp|alu|b2[0]~26_combout\ & ((\mips_cpu|dp|rf|Mux63~19_combout\ & (!\mips_cpu|dp|alu|Add0~1_cout\)) # (!\mips_cpu|dp|rf|Mux63~19_combout\ & ((\mips_cpu|dp|alu|Add0~1_cout\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~3\ = CARRY((\mips_cpu|dp|alu|b2[0]~26_combout\ & (!\mips_cpu|dp|rf|Mux63~19_combout\ & !\mips_cpu|dp|alu|Add0~1_cout\)) # (!\mips_cpu|dp|alu|b2[0]~26_combout\ & ((!\mips_cpu|dp|alu|Add0~1_cout\) # 
-- (!\mips_cpu|dp|rf|Mux63~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[0]~26_combout\,
	datab => \mips_cpu|dp|rf|Mux63~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~1_cout\,
	combout => \mips_cpu|dp|alu|Add0~2_combout\,
	cout => \mips_cpu|dp|alu|Add0~3\);

-- Location: LCCOMB_X15_Y20_N20
\mips_cpu|dp|alu|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~4_combout\ = ((\mips_cpu|dp|rf|Mux62~19_combout\ $ (\mips_cpu|dp|alu|b2[1]~25_combout\ $ (!\mips_cpu|dp|alu|Add0~3\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~5\ = CARRY((\mips_cpu|dp|rf|Mux62~19_combout\ & ((\mips_cpu|dp|alu|b2[1]~25_combout\) # (!\mips_cpu|dp|alu|Add0~3\))) # (!\mips_cpu|dp|rf|Mux62~19_combout\ & (\mips_cpu|dp|alu|b2[1]~25_combout\ & !\mips_cpu|dp|alu|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~19_combout\,
	datab => \mips_cpu|dp|alu|b2[1]~25_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~3\,
	combout => \mips_cpu|dp|alu|Add0~4_combout\,
	cout => \mips_cpu|dp|alu|Add0~5\);

-- Location: LCCOMB_X15_Y20_N22
\mips_cpu|dp|alu|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~6_combout\ = (\mips_cpu|dp|alu|b2[2]~24_combout\ & ((\mips_cpu|dp|rf|Mux61~19_combout\ & (\mips_cpu|dp|alu|Add0~5\ & VCC)) # (!\mips_cpu|dp|rf|Mux61~19_combout\ & (!\mips_cpu|dp|alu|Add0~5\)))) # (!\mips_cpu|dp|alu|b2[2]~24_combout\ 
-- & ((\mips_cpu|dp|rf|Mux61~19_combout\ & (!\mips_cpu|dp|alu|Add0~5\)) # (!\mips_cpu|dp|rf|Mux61~19_combout\ & ((\mips_cpu|dp|alu|Add0~5\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~7\ = CARRY((\mips_cpu|dp|alu|b2[2]~24_combout\ & (!\mips_cpu|dp|rf|Mux61~19_combout\ & !\mips_cpu|dp|alu|Add0~5\)) # (!\mips_cpu|dp|alu|b2[2]~24_combout\ & ((!\mips_cpu|dp|alu|Add0~5\) # (!\mips_cpu|dp|rf|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[2]~24_combout\,
	datab => \mips_cpu|dp|rf|Mux61~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~5\,
	combout => \mips_cpu|dp|alu|Add0~6_combout\,
	cout => \mips_cpu|dp|alu|Add0~7\);

-- Location: LCCOMB_X17_Y17_N6
\mips_cpu|dp|alu|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux29~6_combout\ = (\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~6_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Add0~6_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux29~6_combout\);

-- Location: LCCOMB_X17_Y17_N12
\uGPIO|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal1~0_combout\ = (!\mips_cpu|dp|alu|Mux28~3_combout\ & (!\mips_cpu|dp|alu|Mux27~3_combout\ & ((\mips_cpu|dp|alu|Mux29~4_combout\) # (\mips_cpu|dp|alu|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux28~3_combout\,
	datab => \mips_cpu|dp|alu|Mux29~4_combout\,
	datac => \mips_cpu|dp|alu|Mux27~3_combout\,
	datad => \mips_cpu|dp|alu|Mux29~6_combout\,
	combout => \uGPIO|Equal1~0_combout\);

-- Location: LCCOMB_X14_Y17_N18
\uGPIO|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal1~1_combout\ = (!\mips_cpu|dp|alu|Mux23~3_combout\ & (\uGPIO|Equal1~0_combout\ & (!\mips_cpu|dp|alu|Mux22~3_combout\ & \uGPIO|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~3_combout\,
	datab => \uGPIO|Equal1~0_combout\,
	datac => \mips_cpu|dp|alu|Mux22~3_combout\,
	datad => \uGPIO|Equal0~3_combout\,
	combout => \uGPIO|Equal1~1_combout\);

-- Location: LCCOMB_X12_Y18_N18
\Decoder|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal3~0_combout\ = (((!\Decoder|Equal1~6_combout\) # (!\mips_cpu|dp|alu|Mux18~3_combout\)) # (!\Decoder|Equal1~0_combout\)) # (!\Decoder|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~1_combout\,
	datab => \Decoder|Equal1~0_combout\,
	datac => \mips_cpu|dp|alu|Mux18~3_combout\,
	datad => \Decoder|Equal1~6_combout\,
	combout => \Decoder|Equal3~0_combout\);

-- Location: LCCOMB_X12_Y18_N30
\uGPIO|DataOut[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|DataOut[0]~0_combout\ = (!\mips_cpu|c|EX_MEM|q\(2) & (\uGPIO|Equal1~1_combout\ & !\Decoder|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|EX_MEM|q\(2),
	datab => \uGPIO|Equal1~1_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \uGPIO|DataOut[0]~0_combout\);

-- Location: IOIBUF_X0_Y27_N1
\SW[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LCCOMB_X10_Y19_N20
\uGPIO|sw1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~36_combout\ = (\reset_ff~q\ & \SW[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~36_combout\);

-- Location: FF_X10_Y19_N21
\uGPIO|sw1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S0~q\);

-- Location: LCCOMB_X10_Y19_N18
\uGPIO|sw1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~35_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw1|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S0~q\,
	combout => \uGPIO|sw1|c_state~35_combout\);

-- Location: FF_X10_Y19_N19
\uGPIO|sw1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S1~q\);

-- Location: LCCOMB_X10_Y19_N24
\uGPIO|sw1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~34_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S1~q\,
	combout => \uGPIO|sw1|c_state~34_combout\);

-- Location: FF_X10_Y19_N25
\uGPIO|sw1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S2~q\);

-- Location: LCCOMB_X10_Y19_N22
\uGPIO|sw1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~33_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S2~q\,
	combout => \uGPIO|sw1|c_state~33_combout\);

-- Location: FF_X10_Y19_N23
\uGPIO|sw1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S3~q\);

-- Location: LCCOMB_X10_Y19_N4
\uGPIO|sw1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~32_combout\ = (\reset_ff~q\ & (\uGPIO|sw1|c_state.S3~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|sw1|c_state.S3~q\,
	datad => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~32_combout\);

-- Location: FF_X10_Y19_N5
\uGPIO|sw1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S4~q\);

-- Location: LCCOMB_X10_Y19_N10
\uGPIO|sw1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~31_combout\ = (\uGPIO|sw1|c_state.S4~q\ & (\reset_ff~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw1|c_state.S4~q\,
	datac => \reset_ff~q\,
	datad => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~31_combout\);

-- Location: FF_X10_Y19_N11
\uGPIO|sw1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S5~q\);

-- Location: LCCOMB_X10_Y19_N16
\uGPIO|sw1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~30_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S5~q\,
	combout => \uGPIO|sw1|c_state~30_combout\);

-- Location: FF_X10_Y19_N17
\uGPIO|sw1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S6~q\);

-- Location: LCCOMB_X10_Y19_N6
\uGPIO|sw1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~29_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S6~q\,
	combout => \uGPIO|sw1|c_state~29_combout\);

-- Location: FF_X10_Y19_N7
\uGPIO|sw1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S7~q\);

-- Location: LCCOMB_X10_Y19_N12
\uGPIO|sw1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~28_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S7~q\,
	combout => \uGPIO|sw1|c_state~28_combout\);

-- Location: FF_X10_Y19_N13
\uGPIO|sw1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S8~q\);

-- Location: LCCOMB_X10_Y19_N2
\uGPIO|sw1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~27_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S8~q\,
	combout => \uGPIO|sw1|c_state~27_combout\);

-- Location: FF_X10_Y19_N3
\uGPIO|sw1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S9~q\);

-- Location: LCCOMB_X10_Y19_N0
\uGPIO|sw1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~26_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S9~q\,
	combout => \uGPIO|sw1|c_state~26_combout\);

-- Location: FF_X10_Y19_N1
\uGPIO|sw1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S10~q\);

-- Location: LCCOMB_X10_Y19_N14
\uGPIO|sw1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~25_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S10~q\,
	combout => \uGPIO|sw1|c_state~25_combout\);

-- Location: FF_X10_Y19_N15
\uGPIO|sw1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S11~q\);

-- Location: LCCOMB_X10_Y19_N28
\uGPIO|sw1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~24_combout\ = (\uGPIO|sw1|c_state.S11~q\ & (\reset_ff~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|sw1|c_state.S11~q\,
	datac => \reset_ff~q\,
	datad => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~24_combout\);

-- Location: FF_X10_Y19_N29
\uGPIO|sw1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S12~q\);

-- Location: LCCOMB_X10_Y19_N26
\uGPIO|sw1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~23_combout\ = (\SW[1]~input_o\ & (\reset_ff~q\ & \uGPIO|sw1|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|sw1|c_state.S12~q\,
	combout => \uGPIO|sw1|c_state~23_combout\);

-- Location: FF_X10_Y19_N27
\uGPIO|sw1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S13~q\);

-- Location: LCCOMB_X10_Y19_N8
\uGPIO|sw1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw1|c_state~22_combout\ = (\reset_ff~q\ & (\uGPIO|sw1|c_state.S13~q\ & \SW[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|sw1|c_state.S13~q\,
	datad => \SW[1]~input_o\,
	combout => \uGPIO|sw1|c_state~22_combout\);

-- Location: FF_X10_Y19_N9
\uGPIO|sw1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw1|c_state.S14~q\);

-- Location: LCCOMB_X11_Y18_N6
\uGPIO|SW_StatusR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~2_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(1)) # (\uGPIO|sw1|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(1),
	datad => \uGPIO|sw1|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~2_combout\);

-- Location: FF_X11_Y18_N7
\uGPIO|SW_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~2_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(1));

-- Location: IOIBUF_X0_Y23_N15
\BUTTON[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BUTTON(1),
	o => \BUTTON[1]~input_o\);

-- Location: LCCOMB_X8_Y22_N28
\uGPIO|button1|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~36_combout\ = (\reset_ff~q\ & !\BUTTON[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \BUTTON[1]~input_o\,
	combout => \uGPIO|button1|c_state~36_combout\);

-- Location: FF_X8_Y22_N29
\uGPIO|button1|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S0~q\);

-- Location: LCCOMB_X8_Y22_N18
\uGPIO|button1|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~35_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & !\uGPIO|button1|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S0~q\,
	combout => \uGPIO|button1|c_state~35_combout\);

-- Location: FF_X8_Y22_N19
\uGPIO|button1|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S1~q\);

-- Location: LCCOMB_X8_Y22_N0
\uGPIO|button1|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~34_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S1~q\,
	combout => \uGPIO|button1|c_state~34_combout\);

-- Location: FF_X8_Y22_N1
\uGPIO|button1|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S2~q\);

-- Location: LCCOMB_X8_Y22_N30
\uGPIO|button1|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~33_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S2~q\,
	combout => \uGPIO|button1|c_state~33_combout\);

-- Location: FF_X8_Y22_N31
\uGPIO|button1|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S3~q\);

-- Location: LCCOMB_X8_Y22_N4
\uGPIO|button1|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~32_combout\ = (\uGPIO|button1|c_state.S3~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button1|c_state.S3~q\,
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	combout => \uGPIO|button1|c_state~32_combout\);

-- Location: FF_X8_Y22_N5
\uGPIO|button1|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S4~q\);

-- Location: LCCOMB_X8_Y22_N10
\uGPIO|button1|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~31_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datac => \uGPIO|button1|c_state.S4~q\,
	combout => \uGPIO|button1|c_state~31_combout\);

-- Location: FF_X8_Y22_N11
\uGPIO|button1|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S5~q\);

-- Location: LCCOMB_X8_Y22_N16
\uGPIO|button1|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~30_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S5~q\,
	combout => \uGPIO|button1|c_state~30_combout\);

-- Location: FF_X8_Y22_N17
\uGPIO|button1|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S6~q\);

-- Location: LCCOMB_X8_Y22_N22
\uGPIO|button1|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~29_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S6~q\,
	combout => \uGPIO|button1|c_state~29_combout\);

-- Location: FF_X8_Y22_N23
\uGPIO|button1|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S7~q\);

-- Location: LCCOMB_X8_Y22_N12
\uGPIO|button1|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~28_combout\ = (\uGPIO|button1|c_state.S7~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button1|c_state.S7~q\,
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	combout => \uGPIO|button1|c_state~28_combout\);

-- Location: FF_X8_Y22_N13
\uGPIO|button1|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S8~q\);

-- Location: LCCOMB_X8_Y22_N26
\uGPIO|button1|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~27_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S8~q\,
	combout => \uGPIO|button1|c_state~27_combout\);

-- Location: FF_X8_Y22_N27
\uGPIO|button1|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S9~q\);

-- Location: LCCOMB_X8_Y22_N8
\uGPIO|button1|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~26_combout\ = (\uGPIO|button1|c_state.S9~q\ & (!\BUTTON[1]~input_o\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button1|c_state.S9~q\,
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	combout => \uGPIO|button1|c_state~26_combout\);

-- Location: FF_X8_Y22_N9
\uGPIO|button1|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S10~q\);

-- Location: LCCOMB_X8_Y22_N6
\uGPIO|button1|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~25_combout\ = (\reset_ff~q\ & (!\BUTTON[1]~input_o\ & \uGPIO|button1|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \BUTTON[1]~input_o\,
	datac => \uGPIO|button1|c_state.S10~q\,
	combout => \uGPIO|button1|c_state~25_combout\);

-- Location: FF_X8_Y22_N7
\uGPIO|button1|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S11~q\);

-- Location: LCCOMB_X8_Y22_N20
\uGPIO|button1|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~24_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S11~q\,
	combout => \uGPIO|button1|c_state~24_combout\);

-- Location: FF_X8_Y22_N21
\uGPIO|button1|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S12~q\);

-- Location: LCCOMB_X8_Y22_N2
\uGPIO|button1|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~23_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S12~q\,
	combout => \uGPIO|button1|c_state~23_combout\);

-- Location: FF_X8_Y22_N3
\uGPIO|button1|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S13~q\);

-- Location: LCCOMB_X8_Y22_N24
\uGPIO|button1|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|button1|c_state~22_combout\ = (!\BUTTON[1]~input_o\ & (\reset_ff~q\ & \uGPIO|button1|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUTTON[1]~input_o\,
	datac => \reset_ff~q\,
	datad => \uGPIO|button1|c_state.S13~q\,
	combout => \uGPIO|button1|c_state~22_combout\);

-- Location: FF_X8_Y22_N25
\uGPIO|button1|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|button1|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|button1|c_state.S14~q\);

-- Location: LCCOMB_X11_Y18_N0
\uGPIO|BUTTON_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|BUTTON_StatusR~1_combout\ = (!\uGPIO|always0~0_combout\ & ((\uGPIO|button1|c_state.S14~q\) # (\uGPIO|BUTTON_StatusR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uGPIO|button1|c_state.S14~q\,
	datac => \uGPIO|BUTTON_StatusR\(1),
	datad => \uGPIO|always0~0_combout\,
	combout => \uGPIO|BUTTON_StatusR~1_combout\);

-- Location: FF_X11_Y18_N1
\uGPIO|BUTTON_StatusR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|BUTTON_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|BUTTON_StatusR\(1));

-- Location: LCCOMB_X12_Y18_N8
\mips_cpu|dp|MEM_WB|q[65]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[65]~2_combout\ = (!\Decoder|Equal3~0_combout\ & ((\uGPIO|Equal0~6_combout\) # (\uGPIO|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder|Equal3~0_combout\,
	datac => \uGPIO|Equal0~6_combout\,
	datad => \uGPIO|Equal1~1_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[65]~2_combout\);

-- Location: LCCOMB_X14_Y17_N2
\Timer|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal2~0_combout\ = (\mips_cpu|dp|alu|Mux23~3_combout\ & (\uGPIO|Equal0~5_combout\ & (!\mips_cpu|dp|alu|Mux22~3_combout\ & \uGPIO|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~3_combout\,
	datab => \uGPIO|Equal0~5_combout\,
	datac => \mips_cpu|dp|alu|Mux22~3_combout\,
	datad => \uGPIO|Equal0~3_combout\,
	combout => \Timer|Equal2~0_combout\);

-- Location: LCCOMB_X14_Y17_N6
\read_data[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~8_combout\ = (!\mips_cpu|c|EX_MEM|q\(2) & (\Timer|CounterR\(1) & (\Decoder|Equal1~7_combout\ & \Timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|EX_MEM|q\(2),
	datab => \Timer|CounterR\(1),
	datac => \Decoder|Equal1~7_combout\,
	datad => \Timer|Equal2~0_combout\,
	combout => \read_data[1]~8_combout\);

-- Location: LCCOMB_X12_Y18_N4
\mips_cpu|dp|MEM_WB|q[65]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[65]~3_combout\ = (\Decoder|Equal3~0_combout\ & ((\Decoder|Equal1~7_combout\))) # (!\Decoder|Equal3~0_combout\ & (\uGPIO|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder|Equal3~0_combout\,
	datac => \uGPIO|Equal0~6_combout\,
	datad => \Decoder|Equal1~7_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[65]~3_combout\);

-- Location: M9K_X13_Y22_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008008880088088088808880880888880080013000",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~6_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X12_Y18_N24
\read_data[1]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~9_combout\ = (\mips_cpu|dp|MEM_WB|q[65]~3_combout\ & ((\read_data[1]~8_combout\) # ((!\Decoder|Equal3~0_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[65]~3_combout\ & (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1) & 
-- \Decoder|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[1]~8_combout\,
	datab => \mips_cpu|dp|MEM_WB|q[65]~3_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(1),
	datad => \Decoder|Equal3~0_combout\,
	combout => \read_data[1]~9_combout\);

-- Location: LCCOMB_X11_Y18_N30
\read_data[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~10_combout\ = (\mips_cpu|dp|MEM_WB|q[65]~2_combout\ & ((\read_data[1]~9_combout\ & ((\uGPIO|BUTTON_StatusR\(1)))) # (!\read_data[1]~9_combout\ & (\uGPIO|SW_StatusR\(1))))) # (!\mips_cpu|dp|MEM_WB|q[65]~2_combout\ & 
-- (((\read_data[1]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|SW_StatusR\(1),
	datab => \uGPIO|BUTTON_StatusR\(1),
	datac => \mips_cpu|dp|MEM_WB|q[65]~2_combout\,
	datad => \read_data[1]~9_combout\,
	combout => \read_data[1]~10_combout\);

-- Location: LCCOMB_X15_Y17_N18
\uGPIO|always3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|always3~0_combout\ = (\mips_cpu|c|EX_MEM|q\(2) & !\Decoder|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|EX_MEM|q\(2),
	datac => \Decoder|Equal3~0_combout\,
	combout => \uGPIO|always3~0_combout\);

-- Location: LCCOMB_X15_Y17_N22
\read_data[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[1]~11_combout\ = (\mips_cpu|dp|MEM_WB|q[65]~1_combout\ & (\Timer|CompareR\(1))) # (!\mips_cpu|dp|MEM_WB|q[65]~1_combout\ & (((\read_data[1]~10_combout\ & !\uGPIO|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(1),
	datab => \mips_cpu|dp|MEM_WB|q[65]~1_combout\,
	datac => \read_data[1]~10_combout\,
	datad => \uGPIO|always3~0_combout\,
	combout => \read_data[1]~11_combout\);

-- Location: FF_X15_Y17_N23
\mips_cpu|dp|MEM_WB|q[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[1]~11_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(65));

-- Location: FF_X15_Y18_N27
\mips_cpu|dp|EX_MEM|q[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux3~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(66));

-- Location: FF_X15_Y17_N17
\mips_cpu|dp|MEM_WB|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(66),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(33));

-- Location: LCCOMB_X15_Y24_N26
\mips_cpu|c|md|Decoder0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~3_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & \mips_cpu|c|md|Decoder0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \mips_cpu|c|md|Decoder0~2_combout\,
	combout => \mips_cpu|c|md|Decoder0~3_combout\);

-- Location: FF_X15_Y24_N27
\mips_cpu|c|ID_EX|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|Decoder0~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(13));

-- Location: LCCOMB_X15_Y17_N10
\mips_cpu|c|EX_MEM|q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|EX_MEM|q[3]~feeder_combout\ = \mips_cpu|c|ID_EX|q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|c|ID_EX|q\(13),
	combout => \mips_cpu|c|EX_MEM|q[3]~feeder_combout\);

-- Location: FF_X15_Y17_N11
\mips_cpu|c|EX_MEM|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|EX_MEM|q[3]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|EX_MEM|q\(3));

-- Location: LCCOMB_X15_Y17_N0
\mips_cpu|c|MEM_WB|q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|MEM_WB|q[0]~feeder_combout\ = \mips_cpu|c|EX_MEM|q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|c|EX_MEM|q\(3),
	combout => \mips_cpu|c|MEM_WB|q[0]~feeder_combout\);

-- Location: FF_X15_Y17_N1
\mips_cpu|c|MEM_WB|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|MEM_WB|q[0]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|MEM_WB|q\(0));

-- Location: LCCOMB_X15_Y17_N16
\mips_cpu|dp|wd_mux|y[1]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[1]~4_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(65))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(65),
	datac => \mips_cpu|dp|MEM_WB|q\(33),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|wd_mux|y[1]~4_combout\);

-- Location: LCCOMB_X15_Y24_N18
\mips_cpu|c|md|branch~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|branch~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & 
-- \mips_cpu|c|md|branch~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \mips_cpu|c|md|branch~0_combout\,
	combout => \mips_cpu|c|md|branch~1_combout\);

-- Location: FF_X15_Y24_N19
\mips_cpu|c|ID_EX|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|branch~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(11));

-- Location: FF_X17_Y21_N17
\mips_cpu|c|EX_MEM|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|ID_EX|q\(11),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|EX_MEM|q\(1));

-- Location: LCCOMB_X17_Y21_N22
\mips_cpu|dp|alu|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Equal0~0_combout\ = (!\mips_cpu|dp|alu|Mux19~3_combout\ & (\uGPIO|Equal0~6_combout\ & \Decoder|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux19~3_combout\,
	datab => \uGPIO|Equal0~6_combout\,
	datad => \Decoder|Equal0~6_combout\,
	combout => \mips_cpu|dp|alu|Equal0~0_combout\);

-- Location: FF_X17_Y21_N23
\mips_cpu|dp|EX_MEM|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Equal0~0_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(0));

-- Location: LCCOMB_X17_Y21_N16
\mips_cpu|c|pcsrc~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|pcsrc~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) $ (!\mips_cpu|dp|EX_MEM|q\(0))) # (!\mips_cpu|c|EX_MEM|q\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datac => \mips_cpu|c|EX_MEM|q\(1),
	datad => \mips_cpu|dp|EX_MEM|q\(0),
	combout => \mips_cpu|c|pcsrc~0_combout\);

-- Location: LCCOMB_X17_Y24_N12
\mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(1),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder_combout\);

-- Location: FF_X17_Y24_N13
\mips_cpu|dp|ID_EX_pcplus4|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[1]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(1));

-- Location: LCCOMB_X17_Y24_N2
\mips_cpu|dp|pcreg|q[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[1]~5_combout\ = (\mips_cpu|c|pcsrc~0_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(1))) # (!\mips_cpu|c|pcsrc~0_combout\ & ((\mips_cpu|dp|ID_EX_pcplus4|q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|pcsrc~0_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(1),
	datad => \mips_cpu|dp|ID_EX_pcplus4|q\(1),
	combout => \mips_cpu|dp|pcreg|q[1]~5_combout\);

-- Location: LCCOMB_X21_Y19_N30
\mips_cpu|dp|pcmux|y[1]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[1]~57_combout\ = (!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~0_combout\ & (!\mips_cpu|dp|comb~2_combout\ & \mips_cpu|dp|rf|Mux30~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|comb~2_combout\,
	datad => \mips_cpu|dp|rf|Mux30~21_combout\,
	combout => \mips_cpu|dp|pcmux|y[1]~57_combout\);

-- Location: FF_X17_Y24_N3
\mips_cpu|dp|pcreg|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[1]~5_combout\,
	asdata => \mips_cpu|dp|pcmux|y[1]~57_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|c|md|Selector8~1_combout\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(1));

-- Location: LCCOMB_X17_Y24_N14
\mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder_combout\ = \mips_cpu|dp|pcreg|q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(1),
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder_combout\);

-- Location: FF_X17_Y24_N15
\mips_cpu|dp|IF_ID_pcplus4|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[1]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(1));

-- Location: LCCOMB_X21_Y20_N18
\mips_cpu|dp|wd_mux|y[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[1]~5_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(1)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|wd_mux|y[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wd_mux|y[1]~4_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(1),
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|wd_mux|y[1]~5_combout\);

-- Location: FF_X20_Y17_N17
\mips_cpu|dp|rf|R9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[1]~5_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(1));

-- Location: LCCOMB_X21_Y19_N8
\mips_cpu|dp|ra1_mux|y[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ra1_mux|y[1]~0_combout\ = (\mips_cpu|dp|IF_ID|q\(17)) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~0_combout\ & !\mips_cpu|dp|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|comb~2_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(17),
	combout => \mips_cpu|dp|ra1_mux|y[1]~0_combout\);

-- Location: LCCOMB_X19_Y17_N10
\mips_cpu|dp|rf|Mux30~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(1))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(1),
	datad => \mips_cpu|dp|rf|R10\(1),
	combout => \mips_cpu|dp|rf|Mux30~7_combout\);

-- Location: LCCOMB_X20_Y17_N26
\mips_cpu|dp|rf|Mux30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~8_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux30~7_combout\ & ((\mips_cpu|dp|rf|R11\(1)))) # (!\mips_cpu|dp|rf|Mux30~7_combout\ & (\mips_cpu|dp|rf|R9\(1))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|R9\(1),
	datac => \mips_cpu|dp|rf|R11\(1),
	datad => \mips_cpu|dp|rf|Mux30~7_combout\,
	combout => \mips_cpu|dp|rf|Mux30~8_combout\);

-- Location: LCCOMB_X21_Y21_N22
\mips_cpu|dp|rf|Mux2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~2_combout\ = ((!\mips_cpu|dp|IF_ID|q\(17) & \mips_cpu|dp|IF_ID|q\(16))) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(17),
	datac => \mips_cpu|dp|IF_ID|q\(16),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux2~2_combout\);

-- Location: LCCOMB_X20_Y20_N24
\mips_cpu|dp|rf|Mux30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~2_combout\ = (\mips_cpu|dp|IF_ID|q\(16) & ((\mips_cpu|dp|rf|R5\(1)) # ((\mips_cpu|dp|IF_ID|q\(17))))) # (!\mips_cpu|dp|IF_ID|q\(16) & (((!\mips_cpu|dp|IF_ID|q\(17) & \mips_cpu|dp|rf|R4\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(1),
	datab => \mips_cpu|dp|IF_ID|q\(16),
	datac => \mips_cpu|dp|IF_ID|q\(17),
	datad => \mips_cpu|dp|rf|R4\(1),
	combout => \mips_cpu|dp|rf|Mux30~2_combout\);

-- Location: LCCOMB_X21_Y19_N24
\mips_cpu|dp|rf|Mux30~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~3_combout\ = (\mips_cpu|dp|rf|Mux30~2_combout\) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~2_combout\ & !\mips_cpu|dp|comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~2_combout\,
	datac => \mips_cpu|dp|rf|Mux30~2_combout\,
	datad => \mips_cpu|dp|comb~0_combout\,
	combout => \mips_cpu|dp|rf|Mux30~3_combout\);

-- Location: LCCOMB_X20_Y21_N6
\mips_cpu|dp|rf|Mux30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux30~3_combout\ & ((\mips_cpu|dp|rf|R7\(1)))) # (!\mips_cpu|dp|rf|Mux30~3_combout\ & (\mips_cpu|dp|rf|R6\(1))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(1),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R7\(1),
	datad => \mips_cpu|dp|rf|Mux30~3_combout\,
	combout => \mips_cpu|dp|rf|Mux30~4_combout\);

-- Location: LCCOMB_X21_Y21_N16
\mips_cpu|dp|rf|Mux30~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~5_combout\ = (\mips_cpu|dp|rf|Mux2~2_combout\ & ((\mips_cpu|dp|rf|Mux2~3_combout\ & (\mips_cpu|dp|rf|Mux30~4_combout\)) # (!\mips_cpu|dp|rf|Mux2~3_combout\ & ((\mips_cpu|dp|rf|R1\(1)))))) # (!\mips_cpu|dp|rf|Mux2~2_combout\ & 
-- (((\mips_cpu|dp|rf|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~2_combout\,
	datab => \mips_cpu|dp|rf|Mux30~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(1),
	datad => \mips_cpu|dp|rf|Mux2~3_combout\,
	combout => \mips_cpu|dp|rf|Mux30~5_combout\);

-- Location: LCCOMB_X21_Y21_N8
\mips_cpu|dp|rf|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~1_combout\ = (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\) # (!\mips_cpu|dp|IF_ID|q\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|IF_ID|q\(17),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux2~1_combout\);

-- Location: LCCOMB_X21_Y17_N28
\mips_cpu|dp|rf|Mux30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~6_combout\ = (\mips_cpu|dp|rf|Mux30~5_combout\ & ((\mips_cpu|dp|rf|R3\(1)) # ((\mips_cpu|dp|rf|Mux2~1_combout\)))) # (!\mips_cpu|dp|rf|Mux30~5_combout\ & (((\mips_cpu|dp|rf|R2\(1) & !\mips_cpu|dp|rf|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(1),
	datab => \mips_cpu|dp|rf|Mux30~5_combout\,
	datac => \mips_cpu|dp|rf|R2\(1),
	datad => \mips_cpu|dp|rf|Mux2~1_combout\,
	combout => \mips_cpu|dp|rf|Mux30~6_combout\);

-- Location: LCCOMB_X22_Y19_N24
\mips_cpu|dp|rf|Mux2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~4_combout\ = (\mips_cpu|dp|IF_ID|q\(20)) # ((!\mips_cpu|dp|comb~3_combout\) # (!\mips_cpu|dp|IF_ID|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(20),
	datac => \mips_cpu|dp|IF_ID|q\(19),
	datad => \mips_cpu|dp|comb~3_combout\,
	combout => \mips_cpu|dp|rf|Mux2~4_combout\);

-- Location: LCCOMB_X21_Y18_N2
\mips_cpu|dp|rf|Mux30~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~9_combout\ = (\mips_cpu|dp|rf|Mux2~0_combout\ & (((\mips_cpu|dp|rf|Mux2~4_combout\)))) # (!\mips_cpu|dp|rf|Mux2~0_combout\ & ((\mips_cpu|dp|rf|Mux2~4_combout\ & ((\mips_cpu|dp|rf|Mux30~6_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux2~4_combout\ & (\mips_cpu|dp|rf|Mux30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~8_combout\,
	datab => \mips_cpu|dp|rf|Mux30~6_combout\,
	datac => \mips_cpu|dp|rf|Mux2~0_combout\,
	datad => \mips_cpu|dp|rf|Mux2~4_combout\,
	combout => \mips_cpu|dp|rf|Mux30~9_combout\);

-- Location: LCCOMB_X22_Y20_N20
\mips_cpu|dp|rf|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(1)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(1),
	datad => \mips_cpu|dp|rf|R13\(1),
	combout => \mips_cpu|dp|rf|Mux30~0_combout\);

-- Location: LCCOMB_X21_Y20_N24
\mips_cpu|dp|rf|Mux30~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux30~0_combout\ & (\mips_cpu|dp|rf|R15\(1))) # (!\mips_cpu|dp|rf|Mux30~0_combout\ & ((\mips_cpu|dp|rf|R14\(1)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R15\(1),
	datac => \mips_cpu|dp|rf|R14\(1),
	datad => \mips_cpu|dp|rf|Mux30~0_combout\,
	combout => \mips_cpu|dp|rf|Mux30~1_combout\);

-- Location: LCCOMB_X21_Y19_N4
\mips_cpu|dp|ra1_mux|y[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ra1_mux|y[3]~3_combout\ = (\mips_cpu|dp|IF_ID|q\(19)) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~2_combout\ & !\mips_cpu|dp|comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~2_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(19),
	datad => \mips_cpu|dp|comb~0_combout\,
	combout => \mips_cpu|dp|ra1_mux|y[3]~3_combout\);

-- Location: LCCOMB_X20_Y19_N26
\mips_cpu|dp|rf|Mux30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|R25\(1)) # ((!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((\mips_cpu|dp|rf|R17\(1) & 
-- \mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R25\(1),
	datac => \mips_cpu|dp|rf|R17\(1),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux30~10_combout\);

-- Location: LCCOMB_X20_Y18_N10
\mips_cpu|dp|rf|Mux30~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~11_combout\ = (\mips_cpu|dp|rf|Mux30~10_combout\ & (((\mips_cpu|dp|rf|R29\(1)) # (\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux30~10_combout\ & (\mips_cpu|dp|rf|R21\(1) & ((!\mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~10_combout\,
	datab => \mips_cpu|dp|rf|R21\(1),
	datac => \mips_cpu|dp|rf|R29\(1),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux30~11_combout\);

-- Location: LCCOMB_X20_Y22_N18
\mips_cpu|dp|rf|Mux30~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~15_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & ((\mips_cpu|dp|rf|R16\(1)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & (\mips_cpu|dp|rf|R20\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R20\(1),
	datac => \mips_cpu|dp|rf|R16\(1),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux30~15_combout\);

-- Location: LCCOMB_X21_Y22_N14
\mips_cpu|dp|rf|Mux30~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~16_combout\ = (\mips_cpu|dp|rf|Mux30~15_combout\ & (((\mips_cpu|dp|rf|R28\(1))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\))) # (!\mips_cpu|dp|rf|Mux30~15_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|R24\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~15_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datac => \mips_cpu|dp|rf|R28\(1),
	datad => \mips_cpu|dp|rf|R24\(1),
	combout => \mips_cpu|dp|rf|Mux30~16_combout\);

-- Location: LCCOMB_X22_Y19_N4
\mips_cpu|dp|rf|Mux30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~12_combout\ = (\mips_cpu|dp|IF_ID|q\(19) & (((\mips_cpu|dp|IF_ID|q\(18))))) # (!\mips_cpu|dp|IF_ID|q\(19) & ((\mips_cpu|dp|IF_ID|q\(18) & (\mips_cpu|dp|rf|R22\(1))) # (!\mips_cpu|dp|IF_ID|q\(18) & ((\mips_cpu|dp|rf|R18\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(1),
	datab => \mips_cpu|dp|IF_ID|q\(19),
	datac => \mips_cpu|dp|rf|R18\(1),
	datad => \mips_cpu|dp|IF_ID|q\(18),
	combout => \mips_cpu|dp|rf|Mux30~12_combout\);

-- Location: LCCOMB_X21_Y19_N18
\mips_cpu|dp|rf|Mux30~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~13_combout\ = (\mips_cpu|dp|rf|Mux30~12_combout\) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~0_combout\ & !\mips_cpu|dp|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|comb~2_combout\,
	datad => \mips_cpu|dp|rf|Mux30~12_combout\,
	combout => \mips_cpu|dp|rf|Mux30~13_combout\);

-- Location: LCCOMB_X23_Y19_N26
\mips_cpu|dp|rf|Mux30~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|Mux30~13_combout\ & ((\mips_cpu|dp|rf|R30\(1)))) # (!\mips_cpu|dp|rf|Mux30~13_combout\ & (\mips_cpu|dp|rf|R26\(1))))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux30~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R26\(1),
	datac => \mips_cpu|dp|rf|R30\(1),
	datad => \mips_cpu|dp|rf|Mux30~13_combout\,
	combout => \mips_cpu|dp|rf|Mux30~14_combout\);

-- Location: LCCOMB_X21_Y22_N8
\mips_cpu|dp|rf|Mux30~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~17_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # (\mips_cpu|dp|rf|Mux30~14_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux30~16_combout\ & 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux30~16_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux30~14_combout\,
	combout => \mips_cpu|dp|rf|Mux30~17_combout\);

-- Location: LCCOMB_X23_Y17_N8
\mips_cpu|dp|rf|Mux30~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~18_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((\mips_cpu|dp|rf|R27\(1))) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & 
-- (\mips_cpu|dp|rf|R19\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(1),
	datad => \mips_cpu|dp|rf|R27\(1),
	combout => \mips_cpu|dp|rf|Mux30~18_combout\);

-- Location: LCCOMB_X23_Y17_N2
\mips_cpu|dp|rf|Mux30~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~19_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & (((\mips_cpu|dp|rf|Mux30~18_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & ((\mips_cpu|dp|rf|Mux30~18_combout\ & ((\mips_cpu|dp|rf|R31\(1)))) # 
-- (!\mips_cpu|dp|rf|Mux30~18_combout\ & (\mips_cpu|dp|rf|R23\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R23\(1),
	datab => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|rf|R31\(1),
	datad => \mips_cpu|dp|rf|Mux30~18_combout\,
	combout => \mips_cpu|dp|rf|Mux30~19_combout\);

-- Location: LCCOMB_X21_Y22_N18
\mips_cpu|dp|rf|Mux30~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~20_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux30~17_combout\ & ((\mips_cpu|dp|rf|Mux30~19_combout\))) # (!\mips_cpu|dp|rf|Mux30~17_combout\ & (\mips_cpu|dp|rf|Mux30~11_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~11_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux30~17_combout\,
	datad => \mips_cpu|dp|rf|Mux30~19_combout\,
	combout => \mips_cpu|dp|rf|Mux30~20_combout\);

-- Location: LCCOMB_X21_Y22_N12
\mips_cpu|dp|rf|Mux30~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux30~21_combout\ = (\mips_cpu|dp|rf|Mux30~9_combout\ & (((\mips_cpu|dp|rf|Mux30~20_combout\) # (!\mips_cpu|dp|rf|Mux2~0_combout\)))) # (!\mips_cpu|dp|rf|Mux30~9_combout\ & (\mips_cpu|dp|rf|Mux30~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux30~9_combout\,
	datab => \mips_cpu|dp|rf|Mux30~1_combout\,
	datac => \mips_cpu|dp|rf|Mux2~0_combout\,
	datad => \mips_cpu|dp|rf|Mux30~20_combout\,
	combout => \mips_cpu|dp|rf|Mux30~21_combout\);

-- Location: IOIBUF_X0_Y24_N1
\SW[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X8_Y20_N4
\uGPIO|sw0|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~36_combout\ = (\reset_ff~q\ & \SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \SW[0]~input_o\,
	combout => \uGPIO|sw0|c_state~36_combout\);

-- Location: FF_X8_Y20_N5
\uGPIO|sw0|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S0~q\);

-- Location: LCCOMB_X8_Y20_N26
\uGPIO|sw0|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~35_combout\ = (\SW[0]~input_o\ & (!\uGPIO|sw0|c_state.S0~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \uGPIO|sw0|c_state.S0~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~35_combout\);

-- Location: FF_X8_Y20_N27
\uGPIO|sw0|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S1~q\);

-- Location: LCCOMB_X8_Y20_N24
\uGPIO|sw0|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~34_combout\ = (\SW[0]~input_o\ & (\uGPIO|sw0|c_state.S1~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \uGPIO|sw0|c_state.S1~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~34_combout\);

-- Location: FF_X8_Y20_N25
\uGPIO|sw0|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S2~q\);

-- Location: LCCOMB_X8_Y20_N14
\uGPIO|sw0|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~33_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S2~q\,
	combout => \uGPIO|sw0|c_state~33_combout\);

-- Location: FF_X8_Y20_N15
\uGPIO|sw0|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S3~q\);

-- Location: LCCOMB_X8_Y20_N28
\uGPIO|sw0|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~32_combout\ = (\SW[0]~input_o\ & (\uGPIO|sw0|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \uGPIO|sw0|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~32_combout\);

-- Location: FF_X8_Y20_N29
\uGPIO|sw0|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S4~q\);

-- Location: LCCOMB_X8_Y20_N2
\uGPIO|sw0|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~31_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S4~q\,
	combout => \uGPIO|sw0|c_state~31_combout\);

-- Location: FF_X8_Y20_N3
\uGPIO|sw0|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S5~q\);

-- Location: LCCOMB_X8_Y20_N0
\uGPIO|sw0|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~30_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S5~q\,
	combout => \uGPIO|sw0|c_state~30_combout\);

-- Location: FF_X8_Y20_N1
\uGPIO|sw0|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S6~q\);

-- Location: LCCOMB_X8_Y20_N6
\uGPIO|sw0|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~29_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S6~q\,
	combout => \uGPIO|sw0|c_state~29_combout\);

-- Location: FF_X8_Y20_N7
\uGPIO|sw0|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S7~q\);

-- Location: LCCOMB_X8_Y20_N20
\uGPIO|sw0|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~28_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S7~q\,
	combout => \uGPIO|sw0|c_state~28_combout\);

-- Location: FF_X8_Y20_N21
\uGPIO|sw0|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S8~q\);

-- Location: LCCOMB_X8_Y20_N18
\uGPIO|sw0|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~27_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S8~q\,
	combout => \uGPIO|sw0|c_state~27_combout\);

-- Location: FF_X8_Y20_N19
\uGPIO|sw0|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S9~q\);

-- Location: LCCOMB_X8_Y20_N8
\uGPIO|sw0|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~26_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S9~q\,
	combout => \uGPIO|sw0|c_state~26_combout\);

-- Location: FF_X8_Y20_N9
\uGPIO|sw0|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S10~q\);

-- Location: LCCOMB_X8_Y20_N22
\uGPIO|sw0|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~25_combout\ = (\SW[0]~input_o\ & (\uGPIO|sw0|c_state.S10~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \uGPIO|sw0|c_state.S10~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~25_combout\);

-- Location: FF_X8_Y20_N23
\uGPIO|sw0|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S11~q\);

-- Location: LCCOMB_X8_Y20_N12
\uGPIO|sw0|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~24_combout\ = (\SW[0]~input_o\ & (\uGPIO|sw0|c_state.S11~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \uGPIO|sw0|c_state.S11~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw0|c_state~24_combout\);

-- Location: FF_X8_Y20_N13
\uGPIO|sw0|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S12~q\);

-- Location: LCCOMB_X8_Y20_N10
\uGPIO|sw0|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~23_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S12~q\,
	combout => \uGPIO|sw0|c_state~23_combout\);

-- Location: FF_X8_Y20_N11
\uGPIO|sw0|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S13~q\);

-- Location: LCCOMB_X8_Y20_N16
\uGPIO|sw0|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw0|c_state~22_combout\ = (\reset_ff~q\ & (\SW[0]~input_o\ & \uGPIO|sw0|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \SW[0]~input_o\,
	datad => \uGPIO|sw0|c_state.S13~q\,
	combout => \uGPIO|sw0|c_state~22_combout\);

-- Location: FF_X8_Y20_N17
\uGPIO|sw0|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw0|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw0|c_state.S14~q\);

-- Location: LCCOMB_X11_Y18_N24
\uGPIO|SW_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~0_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(0)) # (\uGPIO|sw0|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(0),
	datad => \uGPIO|sw0|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~0_combout\);

-- Location: FF_X11_Y18_N25
\uGPIO|SW_StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(0));

-- Location: LCCOMB_X11_Y18_N26
\read_data[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~2_combout\ = (\Decoder|Equal3~0_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0))) # (!\Decoder|Equal3~0_combout\ & (((\uGPIO|SW_StatusR\(0) & \uGPIO|DataOut[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(0),
	datab => \uGPIO|SW_StatusR\(0),
	datac => \uGPIO|DataOut[0]~0_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \read_data[0]~2_combout\);

-- Location: LCCOMB_X14_Y17_N28
\read_data[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~0_combout\ = (\Timer|Equal2~0_combout\ & (\Timer|CounterR\(0))) # (!\Timer|Equal2~0_combout\ & (((\Timer|StatusR\(0) & \Timer|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(0),
	datab => \Timer|StatusR\(0),
	datac => \Timer|Equal3~0_combout\,
	datad => \Timer|Equal2~0_combout\,
	combout => \read_data[0]~0_combout\);

-- Location: LCCOMB_X14_Y17_N12
\uGPIO|LEDG_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~0_combout\ = (\mips_cpu|dp|rf|Mux31~23_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux31~23_combout\,
	combout => \uGPIO|LEDG_R~0_combout\);

-- Location: FF_X14_Y17_N13
\Timer|CompareR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~0_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(0));

-- Location: LCCOMB_X14_Y17_N0
\read_data[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~1_combout\ = (\mips_cpu|dp|MEM_WB|q[65]~0_combout\ & ((\uGPIO|Equal0~6_combout\ & ((\Timer|CompareR\(0)))) # (!\uGPIO|Equal0~6_combout\ & (\read_data[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[65]~0_combout\,
	datab => \read_data[0]~0_combout\,
	datac => \uGPIO|Equal0~6_combout\,
	datad => \Timer|CompareR\(0),
	combout => \read_data[0]~1_combout\);

-- Location: LCCOMB_X11_Y18_N8
\read_data[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[0]~3_combout\ = (\read_data[0]~1_combout\) # ((!\Decoder|Equal1~7_combout\ & \read_data[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal1~7_combout\,
	datac => \read_data[0]~2_combout\,
	datad => \read_data[0]~1_combout\,
	combout => \read_data[0]~3_combout\);

-- Location: FF_X11_Y18_N9
\mips_cpu|dp|MEM_WB|q[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[0]~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(64));

-- Location: FF_X15_Y18_N25
\mips_cpu|dp|EX_MEM|q[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux4~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(65));

-- Location: FF_X15_Y17_N31
\mips_cpu|dp|MEM_WB|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(65),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(32));

-- Location: LCCOMB_X15_Y17_N30
\mips_cpu|dp|wd_mux|y[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[0]~0_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(64))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(64),
	datac => \mips_cpu|dp|MEM_WB|q\(32),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|wd_mux|y[0]~0_combout\);

-- Location: LCCOMB_X17_Y24_N26
\mips_cpu|dp|ID_EX_pcplus4|q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[0]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(0),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[0]~feeder_combout\);

-- Location: FF_X17_Y24_N27
\mips_cpu|dp|ID_EX_pcplus4|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[0]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(0));

-- Location: LCCOMB_X17_Y24_N0
\mips_cpu|dp|pcreg|q[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[0]~0_combout\ = (\mips_cpu|c|pcsrc~0_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(0)))) # (!\mips_cpu|c|pcsrc~0_combout\ & (\mips_cpu|dp|ID_EX_pcplus4|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(0),
	datab => \mips_cpu|c|pcsrc~0_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(0),
	combout => \mips_cpu|dp|pcreg|q[0]~0_combout\);

-- Location: LCCOMB_X21_Y19_N20
\mips_cpu|dp|pcmux|y[0]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[0]~56_combout\ = (!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~0_combout\ & (!\mips_cpu|dp|comb~2_combout\ & \mips_cpu|dp|rf|Mux31~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|comb~2_combout\,
	datad => \mips_cpu|dp|rf|Mux31~23_combout\,
	combout => \mips_cpu|dp|pcmux|y[0]~56_combout\);

-- Location: FF_X17_Y24_N1
\mips_cpu|dp|pcreg|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcreg|q[0]~0_combout\,
	asdata => \mips_cpu|dp|pcmux|y[0]~56_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sload => \mips_cpu|c|md|Selector8~1_combout\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(0));

-- Location: LCCOMB_X17_Y24_N28
\mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder_combout\ = \mips_cpu|dp|pcreg|q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(0),
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder_combout\);

-- Location: FF_X17_Y24_N29
\mips_cpu|dp|IF_ID_pcplus4|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[0]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(0));

-- Location: LCCOMB_X23_Y17_N10
\mips_cpu|dp|wd_mux|y[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[0]~1_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(0)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|wd_mux|y[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|wd_mux|y[0]~0_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(0),
	combout => \mips_cpu|dp|wd_mux|y[0]~1_combout\);

-- Location: FF_X19_Y17_N27
\mips_cpu|dp|rf|R8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(0));

-- Location: FF_X19_Y17_N9
\mips_cpu|dp|rf|R10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(0));

-- Location: LCCOMB_X19_Y17_N8
\mips_cpu|dp|rf|Mux63~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~10_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(0)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R8\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(0),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(0),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|rf|Mux63~10_combout\);

-- Location: FF_X20_Y17_N19
\mips_cpu|dp|rf|R11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(0));

-- Location: FF_X20_Y17_N9
\mips_cpu|dp|rf|R9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(0));

-- Location: LCCOMB_X20_Y17_N8
\mips_cpu|dp|rf|Mux63~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~11_combout\ = (\mips_cpu|dp|rf|Mux63~10_combout\ & ((\mips_cpu|dp|rf|R11\(0)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|rf|Mux63~10_combout\ & (((\mips_cpu|dp|rf|R9\(0) & \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~10_combout\,
	datab => \mips_cpu|dp|rf|R11\(0),
	datac => \mips_cpu|dp|rf|R9\(0),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux63~11_combout\);

-- Location: FF_X21_Y21_N3
\mips_cpu|dp|rf|R1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(0));

-- Location: FF_X20_Y21_N3
\mips_cpu|dp|rf|R7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(0));

-- Location: FF_X20_Y21_N17
\mips_cpu|dp|rf|R6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(0));

-- Location: FF_X21_Y21_N5
\mips_cpu|dp|rf|R5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(0));

-- Location: FF_X20_Y20_N29
\mips_cpu|dp|rf|R4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(0));

-- Location: LCCOMB_X20_Y20_N0
\mips_cpu|dp|rf|Mux63~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~12_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R5\(0))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R4\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(0),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|IF_ID|q\(21),
	datad => \mips_cpu|dp|rf|R4\(0),
	combout => \mips_cpu|dp|rf|Mux63~12_combout\);

-- Location: LCCOMB_X20_Y21_N16
\mips_cpu|dp|rf|Mux63~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~13_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|Mux63~12_combout\ & (\mips_cpu|dp|rf|R7\(0))) # (!\mips_cpu|dp|rf|Mux63~12_combout\ & ((\mips_cpu|dp|rf|R6\(0)))))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (((\mips_cpu|dp|rf|Mux63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R7\(0),
	datac => \mips_cpu|dp|rf|R6\(0),
	datad => \mips_cpu|dp|rf|Mux63~12_combout\,
	combout => \mips_cpu|dp|rf|Mux63~13_combout\);

-- Location: LCCOMB_X20_Y21_N26
\mips_cpu|dp|rf|Mux63~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~14_combout\ = (\mips_cpu|dp|rf|Mux59~3_combout\ & ((\mips_cpu|dp|rf|Mux59~4_combout\ & ((\mips_cpu|dp|rf|Mux63~13_combout\))) # (!\mips_cpu|dp|rf|Mux59~4_combout\ & (\mips_cpu|dp|rf|R1\(0))))) # (!\mips_cpu|dp|rf|Mux59~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux59~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R1\(0),
	datab => \mips_cpu|dp|rf|Mux63~13_combout\,
	datac => \mips_cpu|dp|rf|Mux59~3_combout\,
	datad => \mips_cpu|dp|rf|Mux59~4_combout\,
	combout => \mips_cpu|dp|rf|Mux63~14_combout\);

-- Location: FF_X21_Y18_N27
\mips_cpu|dp|rf|R3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(0));

-- Location: FF_X21_Y18_N17
\mips_cpu|dp|rf|R2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(0));

-- Location: LCCOMB_X21_Y18_N26
\mips_cpu|dp|rf|Mux63~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~15_combout\ = (\mips_cpu|dp|rf|Mux59~2_combout\ & ((\mips_cpu|dp|rf|Mux63~14_combout\ & (\mips_cpu|dp|rf|R3\(0))) # (!\mips_cpu|dp|rf|Mux63~14_combout\ & ((\mips_cpu|dp|rf|R2\(0)))))) # (!\mips_cpu|dp|rf|Mux59~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~2_combout\,
	datab => \mips_cpu|dp|rf|Mux63~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(0),
	datad => \mips_cpu|dp|rf|R2\(0),
	combout => \mips_cpu|dp|rf|Mux63~15_combout\);

-- Location: LCCOMB_X21_Y17_N4
\mips_cpu|dp|rf|Mux63~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~16_combout\ = (\mips_cpu|dp|rf|Mux59~0_combout\ & ((\mips_cpu|dp|rf|Mux63~11_combout\) # ((\mips_cpu|dp|rf|Mux59~1_combout\)))) # (!\mips_cpu|dp|rf|Mux59~0_combout\ & (((\mips_cpu|dp|rf|Mux63~15_combout\ & 
-- !\mips_cpu|dp|rf|Mux59~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~11_combout\,
	datab => \mips_cpu|dp|rf|Mux59~0_combout\,
	datac => \mips_cpu|dp|rf|Mux63~15_combout\,
	datad => \mips_cpu|dp|rf|Mux59~1_combout\,
	combout => \mips_cpu|dp|rf|Mux63~16_combout\);

-- Location: FF_X21_Y22_N27
\mips_cpu|dp|rf|R28[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(0));

-- Location: FF_X21_Y22_N1
\mips_cpu|dp|rf|R24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(0));

-- Location: FF_X20_Y22_N11
\mips_cpu|dp|rf|R16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(0));

-- Location: FF_X20_Y22_N17
\mips_cpu|dp|rf|R20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(0));

-- Location: LCCOMB_X20_Y22_N10
\mips_cpu|dp|rf|Mux63~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~4_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R20\(0)))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R16\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R16\(0),
	datad => \mips_cpu|dp|rf|R20\(0),
	combout => \mips_cpu|dp|rf|Mux63~4_combout\);

-- Location: LCCOMB_X21_Y22_N0
\mips_cpu|dp|rf|Mux63~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~5_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux63~4_combout\ & (\mips_cpu|dp|rf|R28\(0))) # (!\mips_cpu|dp|rf|Mux63~4_combout\ & ((\mips_cpu|dp|rf|R24\(0)))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (((\mips_cpu|dp|rf|Mux63~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(0),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R24\(0),
	datad => \mips_cpu|dp|rf|Mux63~4_combout\,
	combout => \mips_cpu|dp|rf|Mux63~5_combout\);

-- Location: FF_X22_Y19_N21
\mips_cpu|dp|rf|R18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(0));

-- Location: FF_X22_Y19_N19
\mips_cpu|dp|rf|R22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(0));

-- Location: LCCOMB_X22_Y19_N20
\mips_cpu|dp|rf|Mux63~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~2_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24)) # ((\mips_cpu|dp|rf|R22\(0))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (!\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|rf|R18\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R18\(0),
	datad => \mips_cpu|dp|rf|R22\(0),
	combout => \mips_cpu|dp|rf|Mux63~2_combout\);

-- Location: FF_X23_Y19_N9
\mips_cpu|dp|rf|R26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(0));

-- Location: FF_X23_Y19_N3
\mips_cpu|dp|rf|R30[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(0));

-- Location: LCCOMB_X23_Y19_N8
\mips_cpu|dp|rf|Mux63~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~3_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux63~2_combout\ & ((\mips_cpu|dp|rf|R30\(0)))) # (!\mips_cpu|dp|rf|Mux63~2_combout\ & (\mips_cpu|dp|rf|R26\(0))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|Mux63~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|Mux63~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(0),
	datad => \mips_cpu|dp|rf|R30\(0),
	combout => \mips_cpu|dp|rf|Mux63~3_combout\);

-- Location: LCCOMB_X20_Y20_N12
\mips_cpu|dp|rf|Mux63~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~6_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|rf|Mux63~3_combout\) # (\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|Mux63~5_combout\ & ((!\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|Mux63~5_combout\,
	datac => \mips_cpu|dp|rf|Mux63~3_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux63~6_combout\);

-- Location: FF_X23_Y17_N11
\mips_cpu|dp|rf|R31[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(0));

-- Location: FF_X22_Y17_N3
\mips_cpu|dp|rf|R27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(0));

-- Location: FF_X23_Y17_N17
\mips_cpu|dp|rf|R19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(0));

-- Location: FF_X22_Y17_N17
\mips_cpu|dp|rf|R23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(0));

-- Location: LCCOMB_X22_Y17_N16
\mips_cpu|dp|rf|Mux63~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~7_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R23\(0)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R19\(0) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R19\(0),
	datac => \mips_cpu|dp|rf|R23\(0),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|rf|Mux63~7_combout\);

-- Location: LCCOMB_X22_Y17_N2
\mips_cpu|dp|rf|Mux63~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~8_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux63~7_combout\ & (\mips_cpu|dp|rf|R31\(0))) # (!\mips_cpu|dp|rf|Mux63~7_combout\ & ((\mips_cpu|dp|rf|R27\(0)))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (((\mips_cpu|dp|rf|Mux63~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R31\(0),
	datac => \mips_cpu|dp|rf|R27\(0),
	datad => \mips_cpu|dp|rf|Mux63~7_combout\,
	combout => \mips_cpu|dp|rf|Mux63~8_combout\);

-- Location: FF_X20_Y18_N3
\mips_cpu|dp|rf|R29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(0));

-- Location: FF_X20_Y18_N9
\mips_cpu|dp|rf|R21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(0));

-- Location: FF_X20_Y19_N1
\mips_cpu|dp|rf|R25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(0));

-- Location: FF_X20_Y19_N11
\mips_cpu|dp|rf|R17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(0));

-- Location: LCCOMB_X20_Y19_N0
\mips_cpu|dp|rf|Mux63~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~0_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(0))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R17\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(0),
	datad => \mips_cpu|dp|rf|R17\(0),
	combout => \mips_cpu|dp|rf|Mux63~0_combout\);

-- Location: LCCOMB_X20_Y18_N8
\mips_cpu|dp|rf|Mux63~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~1_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|Mux63~0_combout\ & (\mips_cpu|dp|rf|R29\(0))) # (!\mips_cpu|dp|rf|Mux63~0_combout\ & ((\mips_cpu|dp|rf|R21\(0)))))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (((\mips_cpu|dp|rf|Mux63~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(0),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R21\(0),
	datad => \mips_cpu|dp|rf|Mux63~0_combout\,
	combout => \mips_cpu|dp|rf|Mux63~1_combout\);

-- Location: LCCOMB_X21_Y20_N30
\mips_cpu|dp|rf|Mux63~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~9_combout\ = (\mips_cpu|dp|rf|Mux63~6_combout\ & (((\mips_cpu|dp|rf|Mux63~8_combout\)) # (!\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|rf|Mux63~6_combout\ & (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|Mux63~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~6_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|Mux63~8_combout\,
	datad => \mips_cpu|dp|rf|Mux63~1_combout\,
	combout => \mips_cpu|dp|rf|Mux63~9_combout\);

-- Location: FF_X22_Y20_N1
\mips_cpu|dp|rf|R13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(0));

-- Location: FF_X22_Y20_N19
\mips_cpu|dp|rf|R12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(0));

-- Location: LCCOMB_X22_Y20_N0
\mips_cpu|dp|rf|Mux63~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~17_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|rf|R13\(0))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R12\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R13\(0),
	datad => \mips_cpu|dp|rf|R12\(0),
	combout => \mips_cpu|dp|rf|Mux63~17_combout\);

-- Location: FF_X21_Y20_N27
\mips_cpu|dp|rf|R15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(0));

-- Location: FF_X21_Y20_N1
\mips_cpu|dp|rf|R14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[0]~1_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(0));

-- Location: LCCOMB_X21_Y20_N26
\mips_cpu|dp|rf|Mux63~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~18_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|Mux63~17_combout\ & (\mips_cpu|dp|rf|R15\(0))) # (!\mips_cpu|dp|rf|Mux63~17_combout\ & ((\mips_cpu|dp|rf|R14\(0)))))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|Mux63~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|Mux63~17_combout\,
	datac => \mips_cpu|dp|rf|R15\(0),
	datad => \mips_cpu|dp|rf|R14\(0),
	combout => \mips_cpu|dp|rf|Mux63~18_combout\);

-- Location: LCCOMB_X21_Y20_N16
\mips_cpu|dp|rf|Mux63~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux63~19_combout\ = (\mips_cpu|dp|rf|Mux63~16_combout\ & (((\mips_cpu|dp|rf|Mux63~18_combout\)) # (!\mips_cpu|dp|rf|Mux59~1_combout\))) # (!\mips_cpu|dp|rf|Mux63~16_combout\ & (\mips_cpu|dp|rf|Mux59~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux63~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~16_combout\,
	datab => \mips_cpu|dp|rf|Mux59~1_combout\,
	datac => \mips_cpu|dp|rf|Mux63~9_combout\,
	datad => \mips_cpu|dp|rf|Mux63~18_combout\,
	combout => \mips_cpu|dp|rf|Mux63~19_combout\);

-- Location: LCCOMB_X16_Y20_N4
\mips_cpu|dp|srcbmux|y[0]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[0]~59_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(0)))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(0),
	datad => \mips_cpu|dp|rf|Mux31~23_combout\,
	combout => \mips_cpu|dp|srcbmux|y[0]~59_combout\);

-- Location: LCCOMB_X17_Y17_N26
\mips_cpu|dp|alu|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~0_combout\ = (\mips_cpu|dp|rf|Mux63~19_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # ((!\mips_cpu|c|ad|Mux1~0_combout\ & \mips_cpu|dp|srcbmux|y[0]~59_combout\)))) # (!\mips_cpu|dp|rf|Mux63~19_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|c|ad|Mux1~0_combout\) # (\mips_cpu|dp|srcbmux|y[0]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux63~19_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[0]~59_combout\,
	combout => \mips_cpu|dp|alu|Mux31~0_combout\);

-- Location: LCCOMB_X17_Y17_N28
\mips_cpu|dp|alu|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux31~1_combout\ = (\mips_cpu|dp|alu|Mux31~0_combout\ & (((\mips_cpu|dp|alu|Add0~64_combout\) # (!\mips_cpu|c|ad|Mux1~0_combout\)))) # (!\mips_cpu|dp|alu|Mux31~0_combout\ & (\mips_cpu|dp|alu|Add0~2_combout\ & 
-- (\mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux31~0_combout\,
	datab => \mips_cpu|dp|alu|Add0~2_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~64_combout\,
	combout => \mips_cpu|dp|alu|Mux31~1_combout\);

-- Location: LCCOMB_X17_Y19_N12
\mips_cpu|dp|srcbmux|y[1]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[1]~58_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(1))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux30~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~1_combout\,
	datab => \mips_cpu|dp|rf|Mux30~21_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|IF_ID|q\(1),
	combout => \mips_cpu|dp|srcbmux|y[1]~58_combout\);

-- Location: LCCOMB_X17_Y17_N8
\mips_cpu|dp|alu|Mux30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux30~0_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux62~19_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[1]~58_combout\))) # (!\mips_cpu|dp|rf|Mux62~19_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[1]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux62~19_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|srcbmux|y[1]~58_combout\,
	combout => \mips_cpu|dp|alu|Mux30~0_combout\);

-- Location: LCCOMB_X17_Y17_N30
\uGPIO|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~2_combout\ = (!\mips_cpu|dp|alu|Mux31~1_combout\ & (!\mips_cpu|dp|alu|Mux30~0_combout\ & ((!\mips_cpu|dp|alu|Add0~4_combout\) # (!\mips_cpu|dp|alu|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux0~2_combout\,
	datab => \mips_cpu|dp|alu|Mux31~1_combout\,
	datac => \mips_cpu|dp|alu|Mux30~0_combout\,
	datad => \mips_cpu|dp|alu|Add0~4_combout\,
	combout => \uGPIO|Equal0~2_combout\);

-- Location: LCCOMB_X17_Y17_N22
\uGPIO|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~1_combout\ = (!\mips_cpu|dp|alu|Mux21~2_combout\ & (!\mips_cpu|dp|alu|Mux24~3_combout\ & ((!\mips_cpu|dp|alu|Mux0~2_combout\) # (!\mips_cpu|dp|alu|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux21~2_combout\,
	datab => \mips_cpu|dp|alu|Mux24~3_combout\,
	datac => \mips_cpu|dp|alu|Add0~22_combout\,
	datad => \mips_cpu|dp|alu|Mux0~2_combout\,
	combout => \uGPIO|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y17_N20
\uGPIO|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~0_combout\ = (!\mips_cpu|dp|alu|Mux26~3_combout\ & (!\mips_cpu|dp|alu|Mux20~2_combout\ & ((!\mips_cpu|dp|alu|Mux0~2_combout\) # (!\mips_cpu|dp|alu|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~24_combout\,
	datab => \mips_cpu|dp|alu|Mux26~3_combout\,
	datac => \mips_cpu|dp|alu|Mux20~2_combout\,
	datad => \mips_cpu|dp|alu|Mux0~2_combout\,
	combout => \uGPIO|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y17_N24
\uGPIO|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~3_combout\ = (\uGPIO|Equal0~2_combout\ & (!\mips_cpu|dp|alu|Mux25~3_combout\ & (\uGPIO|Equal0~1_combout\ & \uGPIO|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~2_combout\,
	datab => \mips_cpu|dp|alu|Mux25~3_combout\,
	datac => \uGPIO|Equal0~1_combout\,
	datad => \uGPIO|Equal0~0_combout\,
	combout => \uGPIO|Equal0~3_combout\);

-- Location: LCCOMB_X14_Y17_N30
\uGPIO|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~6_combout\ = (!\mips_cpu|dp|alu|Mux23~3_combout\ & (\uGPIO|Equal0~5_combout\ & (!\mips_cpu|dp|alu|Mux22~3_combout\ & \uGPIO|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~3_combout\,
	datab => \uGPIO|Equal0~5_combout\,
	datac => \mips_cpu|dp|alu|Mux22~3_combout\,
	datad => \uGPIO|Equal0~3_combout\,
	combout => \uGPIO|Equal0~6_combout\);

-- Location: LCCOMB_X14_Y17_N14
\uGPIO|always0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|always0~0_combout\ = (\uGPIO|Equal0~6_combout\ & (!\Decoder|Equal3~0_combout\ & !\mips_cpu|c|EX_MEM|q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~6_combout\,
	datac => \Decoder|Equal3~0_combout\,
	datad => \mips_cpu|c|EX_MEM|q\(2),
	combout => \uGPIO|always0~0_combout\);

-- Location: LCCOMB_X11_Y18_N12
\uGPIO|BUTTON_StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|BUTTON_StatusR~0_combout\ = (!\uGPIO|always0~0_combout\ & ((\uGPIO|button2|c_state.S14~q\) # (\uGPIO|BUTTON_StatusR\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|button2|c_state.S14~q\,
	datac => \uGPIO|BUTTON_StatusR\(2),
	datad => \uGPIO|always0~0_combout\,
	combout => \uGPIO|BUTTON_StatusR~0_combout\);

-- Location: FF_X11_Y18_N13
\uGPIO|BUTTON_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|BUTTON_StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|BUTTON_StatusR\(2));

-- Location: IOIBUF_X0_Y25_N22
\SW[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X9_Y22_N12
\uGPIO|sw2|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~36_combout\ = (\SW[2]~input_o\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[2]~input_o\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw2|c_state~36_combout\);

-- Location: FF_X9_Y22_N13
\uGPIO|sw2|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S0~q\);

-- Location: LCCOMB_X9_Y22_N26
\uGPIO|sw2|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~35_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & !\uGPIO|sw2|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S0~q\,
	combout => \uGPIO|sw2|c_state~35_combout\);

-- Location: FF_X9_Y22_N27
\uGPIO|sw2|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S1~q\);

-- Location: LCCOMB_X9_Y22_N24
\uGPIO|sw2|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~34_combout\ = (\uGPIO|sw2|c_state.S1~q\ & (\reset_ff~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S1~q\,
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~34_combout\);

-- Location: FF_X9_Y22_N25
\uGPIO|sw2|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S2~q\);

-- Location: LCCOMB_X9_Y22_N6
\uGPIO|sw2|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~33_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S2~q\,
	combout => \uGPIO|sw2|c_state~33_combout\);

-- Location: FF_X9_Y22_N7
\uGPIO|sw2|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S3~q\);

-- Location: LCCOMB_X9_Y22_N20
\uGPIO|sw2|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~32_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S3~q\,
	combout => \uGPIO|sw2|c_state~32_combout\);

-- Location: FF_X9_Y22_N21
\uGPIO|sw2|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S4~q\);

-- Location: LCCOMB_X9_Y22_N2
\uGPIO|sw2|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~31_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S4~q\,
	combout => \uGPIO|sw2|c_state~31_combout\);

-- Location: FF_X9_Y22_N3
\uGPIO|sw2|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S5~q\);

-- Location: LCCOMB_X9_Y22_N0
\uGPIO|sw2|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~30_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S5~q\,
	combout => \uGPIO|sw2|c_state~30_combout\);

-- Location: FF_X9_Y22_N1
\uGPIO|sw2|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S6~q\);

-- Location: LCCOMB_X9_Y22_N22
\uGPIO|sw2|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~29_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S6~q\,
	combout => \uGPIO|sw2|c_state~29_combout\);

-- Location: FF_X9_Y22_N23
\uGPIO|sw2|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S7~q\);

-- Location: LCCOMB_X9_Y22_N28
\uGPIO|sw2|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~28_combout\ = (\uGPIO|sw2|c_state.S7~q\ & (\reset_ff~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~28_combout\);

-- Location: FF_X9_Y22_N29
\uGPIO|sw2|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S8~q\);

-- Location: LCCOMB_X9_Y22_N18
\uGPIO|sw2|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~27_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S8~q\,
	combout => \uGPIO|sw2|c_state~27_combout\);

-- Location: FF_X9_Y22_N19
\uGPIO|sw2|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S9~q\);

-- Location: LCCOMB_X9_Y22_N16
\uGPIO|sw2|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~26_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S9~q\,
	combout => \uGPIO|sw2|c_state~26_combout\);

-- Location: FF_X9_Y22_N17
\uGPIO|sw2|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S10~q\);

-- Location: LCCOMB_X9_Y22_N30
\uGPIO|sw2|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~25_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S10~q\,
	combout => \uGPIO|sw2|c_state~25_combout\);

-- Location: FF_X9_Y22_N31
\uGPIO|sw2|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S11~q\);

-- Location: LCCOMB_X9_Y22_N4
\uGPIO|sw2|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~24_combout\ = (\uGPIO|sw2|c_state.S11~q\ & (\reset_ff~q\ & \SW[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw2|c_state.S11~q\,
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	combout => \uGPIO|sw2|c_state~24_combout\);

-- Location: FF_X9_Y22_N5
\uGPIO|sw2|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S12~q\);

-- Location: LCCOMB_X9_Y22_N10
\uGPIO|sw2|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~23_combout\ = (\SW[2]~input_o\ & (\reset_ff~q\ & \uGPIO|sw2|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \reset_ff~q\,
	datac => \uGPIO|sw2|c_state.S12~q\,
	combout => \uGPIO|sw2|c_state~23_combout\);

-- Location: FF_X9_Y22_N11
\uGPIO|sw2|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S13~q\);

-- Location: LCCOMB_X9_Y22_N8
\uGPIO|sw2|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw2|c_state~22_combout\ = (\reset_ff~q\ & (\SW[2]~input_o\ & \uGPIO|sw2|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[2]~input_o\,
	datad => \uGPIO|sw2|c_state.S13~q\,
	combout => \uGPIO|sw2|c_state~22_combout\);

-- Location: FF_X9_Y22_N9
\uGPIO|sw2|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw2|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw2|c_state.S14~q\);

-- Location: LCCOMB_X11_Y18_N10
\uGPIO|SW_StatusR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~1_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(2)) # (\uGPIO|sw2|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(2),
	datad => \uGPIO|sw2|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~1_combout\);

-- Location: FF_X11_Y18_N11
\uGPIO|SW_StatusR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~1_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(2));

-- Location: LCCOMB_X12_Y18_N10
\mips_cpu|dp|MEM_WB|q[68]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[68]~4_combout\ = (\Decoder|Equal1~7_combout\ & ((\uGPIO|Equal0~6_combout\) # (\Timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder|Equal1~7_combout\,
	datac => \uGPIO|Equal0~6_combout\,
	datad => \Timer|Equal2~0_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[68]~4_combout\);

-- Location: LCCOMB_X19_Y21_N14
\uGPIO|LEDG_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~4_combout\ = (\mips_cpu|dp|rf|Mux28~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux28~19_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|LEDG_R~4_combout\);

-- Location: FF_X19_Y21_N15
\Timer|CompareR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~4_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(3));

-- Location: FF_X21_Y18_N31
\mips_cpu|dp|rf|R3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(4));

-- Location: FF_X20_Y21_N15
\mips_cpu|dp|rf|R7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(4));

-- Location: FF_X21_Y21_N7
\mips_cpu|dp|rf|R5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(4));

-- Location: FF_X20_Y20_N9
\mips_cpu|dp|rf|R4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(4));

-- Location: FF_X20_Y21_N29
\mips_cpu|dp|rf|R6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(4));

-- Location: LCCOMB_X20_Y21_N28
\mips_cpu|dp|rf|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|rf|R6\(4)) # (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R4\(4) & 
-- ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R4\(4),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(4),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux27~0_combout\);

-- Location: LCCOMB_X21_Y21_N6
\mips_cpu|dp|rf|Mux27~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~1_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux27~0_combout\ & (\mips_cpu|dp|rf|R7\(4))) # (!\mips_cpu|dp|rf|Mux27~0_combout\ & ((\mips_cpu|dp|rf|R5\(4)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(4),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R5\(4),
	datad => \mips_cpu|dp|rf|Mux27~0_combout\,
	combout => \mips_cpu|dp|rf|Mux27~1_combout\);

-- Location: FF_X21_Y21_N13
\mips_cpu|dp|rf|R1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(4));

-- Location: LCCOMB_X21_Y21_N24
\mips_cpu|dp|rf|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~2_combout\ = (\mips_cpu|dp|rf|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux27~1_combout\) # ((!\mips_cpu|dp|rf|Mux2~2_combout\)))) # (!\mips_cpu|dp|rf|Mux2~3_combout\ & (((\mips_cpu|dp|rf|Mux2~2_combout\ & \mips_cpu|dp|rf|R1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~1_combout\,
	datab => \mips_cpu|dp|rf|Mux2~3_combout\,
	datac => \mips_cpu|dp|rf|Mux2~2_combout\,
	datad => \mips_cpu|dp|rf|R1\(4),
	combout => \mips_cpu|dp|rf|Mux27~2_combout\);

-- Location: FF_X21_Y18_N13
\mips_cpu|dp|rf|R2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(4));

-- Location: LCCOMB_X21_Y18_N12
\mips_cpu|dp|rf|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~3_combout\ = (\mips_cpu|dp|rf|Mux27~2_combout\ & ((\mips_cpu|dp|rf|R3\(4)) # ((\mips_cpu|dp|rf|Mux2~1_combout\)))) # (!\mips_cpu|dp|rf|Mux27~2_combout\ & (((\mips_cpu|dp|rf|R2\(4) & !\mips_cpu|dp|rf|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(4),
	datab => \mips_cpu|dp|rf|Mux27~2_combout\,
	datac => \mips_cpu|dp|rf|R2\(4),
	datad => \mips_cpu|dp|rf|Mux2~1_combout\,
	combout => \mips_cpu|dp|rf|Mux27~3_combout\);

-- Location: FF_X20_Y22_N23
\mips_cpu|dp|rf|R16[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(4));

-- Location: FF_X20_Y22_N13
\mips_cpu|dp|rf|R20[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(4));

-- Location: LCCOMB_X20_Y22_N12
\mips_cpu|dp|rf|Mux27~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & (\mips_cpu|dp|rf|R16\(4))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & ((\mips_cpu|dp|rf|R20\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R16\(4),
	datac => \mips_cpu|dp|rf|R20\(4),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux27~13_combout\);

-- Location: FF_X21_Y22_N31
\mips_cpu|dp|rf|R24[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(4));

-- Location: FF_X21_Y22_N25
\mips_cpu|dp|rf|R28[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(4));

-- Location: LCCOMB_X21_Y22_N30
\mips_cpu|dp|rf|Mux27~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~14_combout\ = (\mips_cpu|dp|rf|Mux27~13_combout\ & (((\mips_cpu|dp|rf|R28\(4))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\))) # (!\mips_cpu|dp|rf|Mux27~13_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (\mips_cpu|dp|rf|R24\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~13_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datac => \mips_cpu|dp|rf|R24\(4),
	datad => \mips_cpu|dp|rf|R28\(4),
	combout => \mips_cpu|dp|rf|Mux27~14_combout\);

-- Location: FF_X20_Y18_N31
\mips_cpu|dp|rf|R29[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(4));

-- Location: FF_X20_Y19_N29
\mips_cpu|dp|rf|R25[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(4));

-- Location: LCCOMB_X20_Y19_N28
\mips_cpu|dp|rf|Mux27~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~11_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((\mips_cpu|dp|rf|R25\(4)) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (\mips_cpu|dp|rf|R17\(4) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R17\(4),
	datac => \mips_cpu|dp|rf|R25\(4),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux27~11_combout\);

-- Location: FF_X20_Y18_N29
\mips_cpu|dp|rf|R21[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(4));

-- Location: LCCOMB_X20_Y18_N28
\mips_cpu|dp|rf|Mux27~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~12_combout\ = (\mips_cpu|dp|rf|Mux27~11_combout\ & ((\mips_cpu|dp|rf|R29\(4)) # ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux27~11_combout\ & (((\mips_cpu|dp|rf|R21\(4) & !\mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(4),
	datab => \mips_cpu|dp|rf|Mux27~11_combout\,
	datac => \mips_cpu|dp|rf|R21\(4),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux27~12_combout\);

-- Location: LCCOMB_X21_Y22_N10
\mips_cpu|dp|rf|Mux27~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux27~12_combout\))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux27~14_combout\,
	datad => \mips_cpu|dp|rf|Mux27~12_combout\,
	combout => \mips_cpu|dp|rf|Mux27~15_combout\);

-- Location: FF_X23_Y19_N23
\mips_cpu|dp|rf|R30[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(4));

-- Location: FF_X23_Y19_N29
\mips_cpu|dp|rf|R26[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(4));

-- Location: FF_X22_Y19_N31
\mips_cpu|dp|rf|R22[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(4));

-- Location: FF_X22_Y19_N1
\mips_cpu|dp|rf|R18[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(4));

-- Location: LCCOMB_X22_Y19_N0
\mips_cpu|dp|rf|Mux27~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~9_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & (((\mips_cpu|dp|rf|R18\(4) & !\mips_cpu|dp|ra1_mux|y[3]~3_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & ((\mips_cpu|dp|rf|R22\(4)) # 
-- ((\mips_cpu|dp|ra1_mux|y[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R22\(4),
	datab => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(4),
	datad => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	combout => \mips_cpu|dp|rf|Mux27~9_combout\);

-- Location: LCCOMB_X23_Y19_N28
\mips_cpu|dp|rf|Mux27~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|Mux27~9_combout\ & (\mips_cpu|dp|rf|R30\(4))) # (!\mips_cpu|dp|rf|Mux27~9_combout\ & ((\mips_cpu|dp|rf|R26\(4)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R30\(4),
	datab => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datac => \mips_cpu|dp|rf|R26\(4),
	datad => \mips_cpu|dp|rf|Mux27~9_combout\,
	combout => \mips_cpu|dp|rf|Mux27~10_combout\);

-- Location: FF_X23_Y17_N13
\mips_cpu|dp|rf|R19[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(4));

-- Location: FF_X22_Y17_N13
\mips_cpu|dp|rf|R27[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(4));

-- Location: LCCOMB_X22_Y17_N12
\mips_cpu|dp|rf|Mux27~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((\mips_cpu|dp|rf|R27\(4)) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (\mips_cpu|dp|rf|R19\(4) & 
-- ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R19\(4),
	datac => \mips_cpu|dp|rf|R27\(4),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux27~16_combout\);

-- Location: FF_X22_Y17_N23
\mips_cpu|dp|rf|R23[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(4));

-- Location: FF_X23_Y17_N7
\mips_cpu|dp|rf|R31[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(4));

-- Location: LCCOMB_X22_Y17_N22
\mips_cpu|dp|rf|Mux27~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~17_combout\ = (\mips_cpu|dp|rf|Mux27~16_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\) # ((\mips_cpu|dp|rf|R31\(4))))) # (!\mips_cpu|dp|rf|Mux27~16_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & (\mips_cpu|dp|rf|R23\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~16_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|rf|R23\(4),
	datad => \mips_cpu|dp|rf|R31\(4),
	combout => \mips_cpu|dp|rf|Mux27~17_combout\);

-- Location: LCCOMB_X22_Y17_N0
\mips_cpu|dp|rf|Mux27~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~18_combout\ = (\mips_cpu|dp|rf|Mux27~15_combout\ & (((\mips_cpu|dp|rf|Mux27~17_combout\) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux27~15_combout\ & (\mips_cpu|dp|rf|Mux27~10_combout\ & 
-- (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~15_combout\,
	datab => \mips_cpu|dp|rf|Mux27~10_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux27~17_combout\,
	combout => \mips_cpu|dp|rf|Mux27~18_combout\);

-- Location: FF_X20_Y17_N21
\mips_cpu|dp|rf|R9[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(4));

-- Location: FF_X19_Y17_N7
\mips_cpu|dp|rf|R8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(4));

-- Location: LCCOMB_X19_Y17_N6
\mips_cpu|dp|rf|Mux27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~6_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(4)) # ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R8\(4) & 
-- !\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(4),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(4),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux27~6_combout\);

-- Location: FF_X20_Y17_N23
\mips_cpu|dp|rf|R11[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(4));

-- Location: FF_X19_Y17_N13
\mips_cpu|dp|rf|R10[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(4));

-- Location: LCCOMB_X20_Y17_N22
\mips_cpu|dp|rf|Mux27~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~7_combout\ = (\mips_cpu|dp|rf|Mux27~6_combout\ & (((\mips_cpu|dp|rf|R11\(4))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux27~6_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R10\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~6_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(4),
	datad => \mips_cpu|dp|rf|R10\(4),
	combout => \mips_cpu|dp|rf|Mux27~7_combout\);

-- Location: FF_X21_Y20_N13
\mips_cpu|dp|rf|R15[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(4));

-- Location: FF_X22_Y20_N15
\mips_cpu|dp|rf|R13[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(4));

-- Location: FF_X22_Y20_N17
\mips_cpu|dp|rf|R12[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(4));

-- Location: FF_X21_Y20_N3
\mips_cpu|dp|rf|R14[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(4));

-- Location: LCCOMB_X22_Y20_N16
\mips_cpu|dp|rf|Mux27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(4))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(4),
	datad => \mips_cpu|dp|rf|R14\(4),
	combout => \mips_cpu|dp|rf|Mux27~4_combout\);

-- Location: LCCOMB_X22_Y20_N14
\mips_cpu|dp|rf|Mux27~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~5_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux27~4_combout\ & (\mips_cpu|dp|rf|R15\(4))) # (!\mips_cpu|dp|rf|Mux27~4_combout\ & ((\mips_cpu|dp|rf|R13\(4)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (((\mips_cpu|dp|rf|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(4),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(4),
	datad => \mips_cpu|dp|rf|Mux27~4_combout\,
	combout => \mips_cpu|dp|rf|Mux27~5_combout\);

-- Location: LCCOMB_X21_Y18_N0
\mips_cpu|dp|rf|Mux27~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~8_combout\ = (\mips_cpu|dp|rf|Mux2~4_combout\ & (((\mips_cpu|dp|rf|Mux2~0_combout\)))) # (!\mips_cpu|dp|rf|Mux2~4_combout\ & ((\mips_cpu|dp|rf|Mux2~0_combout\ & ((\mips_cpu|dp|rf|Mux27~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux2~0_combout\ & (\mips_cpu|dp|rf|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~4_combout\,
	datab => \mips_cpu|dp|rf|Mux27~7_combout\,
	datac => \mips_cpu|dp|rf|Mux2~0_combout\,
	datad => \mips_cpu|dp|rf|Mux27~5_combout\,
	combout => \mips_cpu|dp|rf|Mux27~8_combout\);

-- Location: LCCOMB_X21_Y18_N18
\mips_cpu|dp|rf|Mux27~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux27~19_combout\ = (\mips_cpu|dp|rf|Mux27~8_combout\ & (((\mips_cpu|dp|rf|Mux27~18_combout\) # (!\mips_cpu|dp|rf|Mux2~4_combout\)))) # (!\mips_cpu|dp|rf|Mux27~8_combout\ & (\mips_cpu|dp|rf|Mux27~3_combout\ & 
-- ((\mips_cpu|dp|rf|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~3_combout\,
	datab => \mips_cpu|dp|rf|Mux27~18_combout\,
	datac => \mips_cpu|dp|rf|Mux27~8_combout\,
	datad => \mips_cpu|dp|rf|Mux2~4_combout\,
	combout => \mips_cpu|dp|rf|Mux27~19_combout\);

-- Location: M9K_X13_Y20_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E046C9E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A04209081A01B030C01D0E50040F300800909F880",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~6_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\,
	portbdataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: IOIBUF_X0_Y23_N8
\SW[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X10_Y22_N12
\uGPIO|sw3|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~36_combout\ = (\reset_ff~q\ & \SW[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \SW[3]~input_o\,
	combout => \uGPIO|sw3|c_state~36_combout\);

-- Location: FF_X10_Y22_N13
\uGPIO|sw3|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S0~q\);

-- Location: LCCOMB_X10_Y22_N2
\uGPIO|sw3|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~35_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & !\uGPIO|sw3|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S0~q\,
	combout => \uGPIO|sw3|c_state~35_combout\);

-- Location: FF_X10_Y22_N3
\uGPIO|sw3|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S1~q\);

-- Location: LCCOMB_X10_Y22_N24
\uGPIO|sw3|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~34_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S1~q\,
	combout => \uGPIO|sw3|c_state~34_combout\);

-- Location: FF_X10_Y22_N25
\uGPIO|sw3|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S2~q\);

-- Location: LCCOMB_X10_Y22_N14
\uGPIO|sw3|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~33_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S2~q\,
	combout => \uGPIO|sw3|c_state~33_combout\);

-- Location: FF_X10_Y22_N15
\uGPIO|sw3|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S3~q\);

-- Location: LCCOMB_X10_Y22_N20
\uGPIO|sw3|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~32_combout\ = (\SW[3]~input_o\ & (\uGPIO|sw3|c_state.S3~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \uGPIO|sw3|c_state.S3~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw3|c_state~32_combout\);

-- Location: FF_X10_Y22_N21
\uGPIO|sw3|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S4~q\);

-- Location: LCCOMB_X10_Y22_N10
\uGPIO|sw3|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~31_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S4~q\,
	combout => \uGPIO|sw3|c_state~31_combout\);

-- Location: FF_X10_Y22_N11
\uGPIO|sw3|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S5~q\);

-- Location: LCCOMB_X10_Y22_N16
\uGPIO|sw3|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~30_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S5~q\,
	combout => \uGPIO|sw3|c_state~30_combout\);

-- Location: FF_X10_Y22_N17
\uGPIO|sw3|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S6~q\);

-- Location: LCCOMB_X10_Y22_N22
\uGPIO|sw3|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~29_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S6~q\,
	combout => \uGPIO|sw3|c_state~29_combout\);

-- Location: FF_X10_Y22_N23
\uGPIO|sw3|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S7~q\);

-- Location: LCCOMB_X10_Y22_N4
\uGPIO|sw3|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~28_combout\ = (\SW[3]~input_o\ & (\uGPIO|sw3|c_state.S7~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \uGPIO|sw3|c_state.S7~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw3|c_state~28_combout\);

-- Location: FF_X10_Y22_N5
\uGPIO|sw3|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S8~q\);

-- Location: LCCOMB_X10_Y22_N26
\uGPIO|sw3|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~27_combout\ = (\SW[3]~input_o\ & (\uGPIO|sw3|c_state.S8~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \uGPIO|sw3|c_state.S8~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw3|c_state~27_combout\);

-- Location: FF_X10_Y22_N27
\uGPIO|sw3|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S9~q\);

-- Location: LCCOMB_X10_Y22_N0
\uGPIO|sw3|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~26_combout\ = (\SW[3]~input_o\ & (\uGPIO|sw3|c_state.S9~q\ & \reset_ff~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datac => \uGPIO|sw3|c_state.S9~q\,
	datad => \reset_ff~q\,
	combout => \uGPIO|sw3|c_state~26_combout\);

-- Location: FF_X10_Y22_N1
\uGPIO|sw3|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S10~q\);

-- Location: LCCOMB_X10_Y22_N6
\uGPIO|sw3|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~25_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S10~q\,
	combout => \uGPIO|sw3|c_state~25_combout\);

-- Location: FF_X10_Y22_N7
\uGPIO|sw3|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S11~q\);

-- Location: LCCOMB_X10_Y22_N28
\uGPIO|sw3|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~24_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S11~q\,
	combout => \uGPIO|sw3|c_state~24_combout\);

-- Location: FF_X10_Y22_N29
\uGPIO|sw3|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S12~q\);

-- Location: LCCOMB_X10_Y22_N18
\uGPIO|sw3|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~23_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S12~q\,
	combout => \uGPIO|sw3|c_state~23_combout\);

-- Location: FF_X10_Y22_N19
\uGPIO|sw3|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S13~q\);

-- Location: LCCOMB_X10_Y22_N8
\uGPIO|sw3|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw3|c_state~22_combout\ = (\SW[3]~input_o\ & (\reset_ff~q\ & \uGPIO|sw3|c_state.S13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[3]~input_o\,
	datab => \reset_ff~q\,
	datad => \uGPIO|sw3|c_state.S13~q\,
	combout => \uGPIO|sw3|c_state~22_combout\);

-- Location: FF_X10_Y22_N9
\uGPIO|sw3|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw3|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw3|c_state.S14~q\);

-- Location: LCCOMB_X11_Y18_N20
\uGPIO|SW_StatusR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~4_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|SW_StatusR\(3)) # (\uGPIO|sw3|c_state.S14~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|DataOut[0]~0_combout\,
	datac => \uGPIO|SW_StatusR\(3),
	datad => \uGPIO|sw3|c_state.S14~q\,
	combout => \uGPIO|SW_StatusR~4_combout\);

-- Location: FF_X11_Y18_N21
\uGPIO|SW_StatusR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~4_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(3));

-- Location: LCCOMB_X12_Y18_N16
\read_data[3]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~16_combout\ = (\uGPIO|SW_StatusR\(3) & (!\Decoder|Equal3~0_combout\ & (!\mips_cpu|c|EX_MEM|q\(2) & \uGPIO|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|SW_StatusR\(3),
	datab => \Decoder|Equal3~0_combout\,
	datac => \mips_cpu|c|EX_MEM|q\(2),
	datad => \uGPIO|Equal1~1_combout\,
	combout => \read_data[3]~16_combout\);

-- Location: LCCOMB_X12_Y18_N22
\mips_cpu|dp|MEM_WB|q[68]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|MEM_WB|q[68]~5_combout\ = (\Decoder|Equal1~7_combout\ & ((\uGPIO|Equal0~6_combout\))) # (!\Decoder|Equal1~7_combout\ & (\Decoder|Equal3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Decoder|Equal3~0_combout\,
	datac => \uGPIO|Equal0~6_combout\,
	datad => \Decoder|Equal1~7_combout\,
	combout => \mips_cpu|dp|MEM_WB|q[68]~5_combout\);

-- Location: LCCOMB_X12_Y18_N28
\read_data[3]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~17_combout\ = (\mips_cpu|dp|MEM_WB|q[68]~5_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3)) # ((\Decoder|Equal1~7_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[68]~5_combout\ & (((\read_data[3]~16_combout\ & 
-- !\Decoder|Equal1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(3),
	datab => \read_data[3]~16_combout\,
	datac => \mips_cpu|dp|MEM_WB|q[68]~5_combout\,
	datad => \Decoder|Equal1~7_combout\,
	combout => \read_data[3]~17_combout\);

-- Location: LCCOMB_X12_Y18_N14
\read_data[3]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~18_combout\ = (\mips_cpu|dp|MEM_WB|q[68]~4_combout\ & ((\read_data[3]~17_combout\ & (\Timer|CompareR\(3))) # (!\read_data[3]~17_combout\ & ((\Timer|CounterR\(3)))))) # (!\mips_cpu|dp|MEM_WB|q[68]~4_combout\ & (((\read_data[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[68]~4_combout\,
	datab => \Timer|CompareR\(3),
	datac => \Timer|CounterR\(3),
	datad => \read_data[3]~17_combout\,
	combout => \read_data[3]~18_combout\);

-- Location: LCCOMB_X15_Y17_N6
\read_data[3]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[3]~19_combout\ = (\read_data[3]~18_combout\ & ((!\Decoder|Equal1~7_combout\) # (!\mips_cpu|c|EX_MEM|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|EX_MEM|q\(2),
	datac => \read_data[3]~18_combout\,
	datad => \Decoder|Equal1~7_combout\,
	combout => \read_data[3]~19_combout\);

-- Location: FF_X15_Y17_N7
\mips_cpu|dp|MEM_WB|q[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[3]~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(67));

-- Location: FF_X16_Y18_N3
\mips_cpu|dp|EX_MEM|q[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux1~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(68));

-- Location: FF_X15_Y17_N25
\mips_cpu|dp|MEM_WB|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(68),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(35));

-- Location: LCCOMB_X15_Y17_N24
\mips_cpu|dp|wd_mux|y[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[3]~8_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(67))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(67),
	datac => \mips_cpu|dp|MEM_WB|q\(35),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|wd_mux|y[3]~8_combout\);

-- Location: LCCOMB_X21_Y20_N8
\mips_cpu|dp|wd_mux|y[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[3]~9_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(3)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|wd_mux|y[3]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|wd_mux|y[3]~8_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(3),
	combout => \mips_cpu|dp|wd_mux|y[3]~9_combout\);

-- Location: FF_X21_Y20_N9
\mips_cpu|dp|rf|R15[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R15\(3));

-- Location: FF_X21_Y20_N23
\mips_cpu|dp|rf|R14[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R14\(3));

-- Location: FF_X22_Y20_N7
\mips_cpu|dp|rf|R12[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R12\(3));

-- Location: FF_X22_Y20_N29
\mips_cpu|dp|rf|R13[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R13\(3));

-- Location: LCCOMB_X22_Y20_N6
\mips_cpu|dp|rf|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(3)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(3),
	datad => \mips_cpu|dp|rf|R13\(3),
	combout => \mips_cpu|dp|rf|Mux28~0_combout\);

-- Location: LCCOMB_X21_Y20_N22
\mips_cpu|dp|rf|Mux28~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~1_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux28~0_combout\ & (\mips_cpu|dp|rf|R15\(3))) # (!\mips_cpu|dp|rf|Mux28~0_combout\ & ((\mips_cpu|dp|rf|R14\(3)))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|R15\(3),
	datac => \mips_cpu|dp|rf|R14\(3),
	datad => \mips_cpu|dp|rf|Mux28~0_combout\,
	combout => \mips_cpu|dp|rf|Mux28~1_combout\);

-- Location: FF_X21_Y18_N7
\mips_cpu|dp|rf|R3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R3\(3));

-- Location: FF_X21_Y21_N27
\mips_cpu|dp|rf|R1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R1\(3));

-- Location: FF_X20_Y20_N15
\mips_cpu|dp|rf|R4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R4\(3));

-- Location: FF_X21_Y21_N21
\mips_cpu|dp|rf|R5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R5\(3));

-- Location: LCCOMB_X20_Y20_N14
\mips_cpu|dp|rf|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~2_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\) # ((\mips_cpu|dp|rf|R5\(3))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (\mips_cpu|dp|rf|R4\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R4\(3),
	datad => \mips_cpu|dp|rf|R5\(3),
	combout => \mips_cpu|dp|rf|Mux28~2_combout\);

-- Location: FF_X20_Y21_N11
\mips_cpu|dp|rf|R7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(3));

-- Location: FF_X20_Y21_N1
\mips_cpu|dp|rf|R6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R6\(3));

-- Location: LCCOMB_X20_Y21_N10
\mips_cpu|dp|rf|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~3_combout\ = (\mips_cpu|dp|rf|Mux28~2_combout\ & (((\mips_cpu|dp|rf|R7\(3))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux28~2_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R6\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~2_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R7\(3),
	datad => \mips_cpu|dp|rf|R6\(3),
	combout => \mips_cpu|dp|rf|Mux28~3_combout\);

-- Location: LCCOMB_X21_Y21_N26
\mips_cpu|dp|rf|Mux28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~4_combout\ = (\mips_cpu|dp|rf|Mux2~2_combout\ & ((\mips_cpu|dp|rf|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux28~3_combout\))) # (!\mips_cpu|dp|rf|Mux2~3_combout\ & (\mips_cpu|dp|rf|R1\(3))))) # (!\mips_cpu|dp|rf|Mux2~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~2_combout\,
	datab => \mips_cpu|dp|rf|Mux2~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(3),
	datad => \mips_cpu|dp|rf|Mux28~3_combout\,
	combout => \mips_cpu|dp|rf|Mux28~4_combout\);

-- Location: FF_X21_Y18_N21
\mips_cpu|dp|rf|R2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R2\(3));

-- Location: LCCOMB_X21_Y18_N20
\mips_cpu|dp|rf|Mux28~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~5_combout\ = (\mips_cpu|dp|rf|Mux28~4_combout\ & ((\mips_cpu|dp|rf|R3\(3)) # ((\mips_cpu|dp|rf|Mux2~1_combout\)))) # (!\mips_cpu|dp|rf|Mux28~4_combout\ & (((\mips_cpu|dp|rf|R2\(3) & !\mips_cpu|dp|rf|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(3),
	datab => \mips_cpu|dp|rf|Mux28~4_combout\,
	datac => \mips_cpu|dp|rf|R2\(3),
	datad => \mips_cpu|dp|rf|Mux2~1_combout\,
	combout => \mips_cpu|dp|rf|Mux28~5_combout\);

-- Location: FF_X19_Y17_N29
\mips_cpu|dp|rf|R8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R8\(3));

-- Location: FF_X19_Y17_N19
\mips_cpu|dp|rf|R10[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R10\(3));

-- Location: LCCOMB_X19_Y17_N28
\mips_cpu|dp|rf|Mux28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~6_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(3))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(3),
	datad => \mips_cpu|dp|rf|R10\(3),
	combout => \mips_cpu|dp|rf|Mux28~6_combout\);

-- Location: FF_X20_Y17_N11
\mips_cpu|dp|rf|R11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R11\(3));

-- Location: FF_X20_Y17_N25
\mips_cpu|dp|rf|R9[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R9\(3));

-- Location: LCCOMB_X20_Y17_N10
\mips_cpu|dp|rf|Mux28~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~7_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux28~6_combout\ & (\mips_cpu|dp|rf|R11\(3))) # (!\mips_cpu|dp|rf|Mux28~6_combout\ & ((\mips_cpu|dp|rf|R9\(3)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux28~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux28~6_combout\,
	datac => \mips_cpu|dp|rf|R11\(3),
	datad => \mips_cpu|dp|rf|R9\(3),
	combout => \mips_cpu|dp|rf|Mux28~7_combout\);

-- Location: LCCOMB_X21_Y18_N24
\mips_cpu|dp|rf|Mux28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~8_combout\ = (\mips_cpu|dp|rf|Mux2~0_combout\ & (((\mips_cpu|dp|rf|Mux2~4_combout\)))) # (!\mips_cpu|dp|rf|Mux2~0_combout\ & ((\mips_cpu|dp|rf|Mux2~4_combout\ & (\mips_cpu|dp|rf|Mux28~5_combout\)) # (!\mips_cpu|dp|rf|Mux2~4_combout\ 
-- & ((\mips_cpu|dp|rf|Mux28~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~0_combout\,
	datab => \mips_cpu|dp|rf|Mux28~5_combout\,
	datac => \mips_cpu|dp|rf|Mux28~7_combout\,
	datad => \mips_cpu|dp|rf|Mux2~4_combout\,
	combout => \mips_cpu|dp|rf|Mux28~8_combout\);

-- Location: FF_X20_Y19_N25
\mips_cpu|dp|rf|R25[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R25\(3));

-- Location: FF_X20_Y19_N3
\mips_cpu|dp|rf|R17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(3));

-- Location: LCCOMB_X20_Y19_N2
\mips_cpu|dp|rf|Mux28~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|R25\(3)) # ((!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((\mips_cpu|dp|rf|R17\(3) & 
-- \mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R25\(3),
	datac => \mips_cpu|dp|rf|R17\(3),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux28~9_combout\);

-- Location: FF_X20_Y18_N27
\mips_cpu|dp|rf|R29[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R29\(3));

-- Location: FF_X20_Y18_N1
\mips_cpu|dp|rf|R21[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R21\(3));

-- Location: LCCOMB_X20_Y18_N26
\mips_cpu|dp|rf|Mux28~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~10_combout\ = (\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & (\mips_cpu|dp|rf|Mux28~9_combout\)) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & ((\mips_cpu|dp|rf|Mux28~9_combout\ & (\mips_cpu|dp|rf|R29\(3))) # (!\mips_cpu|dp|rf|Mux28~9_combout\ 
-- & ((\mips_cpu|dp|rf|R21\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datab => \mips_cpu|dp|rf|Mux28~9_combout\,
	datac => \mips_cpu|dp|rf|R29\(3),
	datad => \mips_cpu|dp|rf|R21\(3),
	combout => \mips_cpu|dp|rf|Mux28~10_combout\);

-- Location: FF_X20_Y22_N9
\mips_cpu|dp|rf|R20[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R20\(3));

-- Location: FF_X20_Y22_N3
\mips_cpu|dp|rf|R16[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R16\(3));

-- Location: LCCOMB_X20_Y22_N2
\mips_cpu|dp|rf|Mux28~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~13_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & ((\mips_cpu|dp|rf|R16\(3)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & (\mips_cpu|dp|rf|R20\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R20\(3),
	datac => \mips_cpu|dp|rf|R16\(3),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux28~13_combout\);

-- Location: FF_X20_Y23_N27
\mips_cpu|dp|rf|R28[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R28\(3));

-- Location: FF_X20_Y23_N1
\mips_cpu|dp|rf|R24[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R24\(3));

-- Location: LCCOMB_X20_Y23_N26
\mips_cpu|dp|rf|Mux28~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~14_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|Mux28~13_combout\ & (\mips_cpu|dp|rf|R28\(3))) # (!\mips_cpu|dp|rf|Mux28~13_combout\ & ((\mips_cpu|dp|rf|R24\(3)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux28~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux28~13_combout\,
	datac => \mips_cpu|dp|rf|R28\(3),
	datad => \mips_cpu|dp|rf|R24\(3),
	combout => \mips_cpu|dp|rf|Mux28~14_combout\);

-- Location: FF_X22_Y19_N29
\mips_cpu|dp|rf|R18[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R18\(3));

-- Location: FF_X22_Y19_N27
\mips_cpu|dp|rf|R22[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R22\(3));

-- Location: LCCOMB_X22_Y19_N28
\mips_cpu|dp|rf|Mux28~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~11_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & (\mips_cpu|dp|rf|R18\(3))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & ((\mips_cpu|dp|rf|R22\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(3),
	datad => \mips_cpu|dp|rf|R22\(3),
	combout => \mips_cpu|dp|rf|Mux28~11_combout\);

-- Location: FF_X23_Y19_N11
\mips_cpu|dp|rf|R30[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R30\(3));

-- Location: FF_X23_Y19_N25
\mips_cpu|dp|rf|R26[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R26\(3));

-- Location: LCCOMB_X23_Y19_N10
\mips_cpu|dp|rf|Mux28~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~12_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|Mux28~11_combout\ & (\mips_cpu|dp|rf|R30\(3))) # (!\mips_cpu|dp|rf|Mux28~11_combout\ & ((\mips_cpu|dp|rf|R26\(3)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux28~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|Mux28~11_combout\,
	datac => \mips_cpu|dp|rf|R30\(3),
	datad => \mips_cpu|dp|rf|R26\(3),
	combout => \mips_cpu|dp|rf|Mux28~12_combout\);

-- Location: LCCOMB_X22_Y20_N8
\mips_cpu|dp|rf|Mux28~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~15_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # (\mips_cpu|dp|rf|Mux28~12_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|Mux28~14_combout\ & 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|rf|Mux28~14_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datad => \mips_cpu|dp|rf|Mux28~12_combout\,
	combout => \mips_cpu|dp|rf|Mux28~15_combout\);

-- Location: FF_X23_Y17_N27
\mips_cpu|dp|rf|R19[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R19\(3));

-- Location: FF_X22_Y17_N19
\mips_cpu|dp|rf|R27[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R27\(3));

-- Location: LCCOMB_X23_Y17_N26
\mips_cpu|dp|rf|Mux28~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~16_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((\mips_cpu|dp|rf|R27\(3))) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & 
-- (\mips_cpu|dp|rf|R19\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(3),
	datad => \mips_cpu|dp|rf|R27\(3),
	combout => \mips_cpu|dp|rf|Mux28~16_combout\);

-- Location: FF_X22_Y17_N5
\mips_cpu|dp|rf|R23[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R23\(3));

-- Location: FF_X23_Y17_N21
\mips_cpu|dp|rf|R31[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[3]~9_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(3));

-- Location: LCCOMB_X23_Y17_N20
\mips_cpu|dp|rf|Mux28~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~17_combout\ = (\mips_cpu|dp|rf|Mux28~16_combout\ & (((\mips_cpu|dp|rf|R31\(3)) # (\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux28~16_combout\ & (\mips_cpu|dp|rf|R23\(3) & ((!\mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~16_combout\,
	datab => \mips_cpu|dp|rf|R23\(3),
	datac => \mips_cpu|dp|rf|R31\(3),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux28~17_combout\);

-- Location: LCCOMB_X22_Y20_N10
\mips_cpu|dp|rf|Mux28~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~18_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux28~15_combout\ & ((\mips_cpu|dp|rf|Mux28~17_combout\))) # (!\mips_cpu|dp|rf|Mux28~15_combout\ & (\mips_cpu|dp|rf|Mux28~10_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~10_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux28~15_combout\,
	datad => \mips_cpu|dp|rf|Mux28~17_combout\,
	combout => \mips_cpu|dp|rf|Mux28~18_combout\);

-- Location: LCCOMB_X21_Y18_N10
\mips_cpu|dp|rf|Mux28~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux28~19_combout\ = (\mips_cpu|dp|rf|Mux28~8_combout\ & (((\mips_cpu|dp|rf|Mux28~18_combout\) # (!\mips_cpu|dp|rf|Mux2~0_combout\)))) # (!\mips_cpu|dp|rf|Mux28~8_combout\ & (\mips_cpu|dp|rf|Mux28~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux28~1_combout\,
	datab => \mips_cpu|dp|rf|Mux28~8_combout\,
	datac => \mips_cpu|dp|rf|Mux2~0_combout\,
	datad => \mips_cpu|dp|rf|Mux28~18_combout\,
	combout => \mips_cpu|dp|rf|Mux28~19_combout\);

-- Location: LCCOMB_X12_Y18_N26
\read_data[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~4_combout\ = (!\mips_cpu|c|EX_MEM|q\(2) & (\Decoder|Equal1~7_combout\ & (\Timer|CounterR\(2) & \Timer|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|EX_MEM|q\(2),
	datab => \Decoder|Equal1~7_combout\,
	datac => \Timer|CounterR\(2),
	datad => \Timer|Equal2~0_combout\,
	combout => \read_data[2]~4_combout\);

-- Location: LCCOMB_X12_Y18_N6
\read_data[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~5_combout\ = (\mips_cpu|dp|MEM_WB|q[65]~3_combout\ & (((\read_data[2]~4_combout\) # (!\Decoder|Equal3~0_combout\)))) # (!\mips_cpu|dp|MEM_WB|q[65]~3_combout\ & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2) & 
-- ((\Decoder|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(2),
	datab => \mips_cpu|dp|MEM_WB|q[65]~3_combout\,
	datac => \read_data[2]~4_combout\,
	datad => \Decoder|Equal3~0_combout\,
	combout => \read_data[2]~5_combout\);

-- Location: LCCOMB_X11_Y18_N28
\read_data[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~6_combout\ = (\mips_cpu|dp|MEM_WB|q[65]~2_combout\ & ((\read_data[2]~5_combout\ & (\uGPIO|BUTTON_StatusR\(2))) # (!\read_data[2]~5_combout\ & ((\uGPIO|SW_StatusR\(2)))))) # (!\mips_cpu|dp|MEM_WB|q[65]~2_combout\ & 
-- (((\read_data[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|BUTTON_StatusR\(2),
	datab => \uGPIO|SW_StatusR\(2),
	datac => \mips_cpu|dp|MEM_WB|q[65]~2_combout\,
	datad => \read_data[2]~5_combout\,
	combout => \read_data[2]~6_combout\);

-- Location: LCCOMB_X19_Y21_N28
\uGPIO|LEDG_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~3_combout\ = (\mips_cpu|dp|rf|Mux29~21_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux29~21_combout\,
	combout => \uGPIO|LEDG_R~3_combout\);

-- Location: FF_X19_Y21_N29
\Timer|CompareR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~3_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(2));

-- Location: LCCOMB_X15_Y17_N26
\read_data[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[2]~7_combout\ = (\mips_cpu|dp|MEM_WB|q[65]~1_combout\ & (((\Timer|CompareR\(2))))) # (!\mips_cpu|dp|MEM_WB|q[65]~1_combout\ & (\read_data[2]~6_combout\ & ((!\uGPIO|always3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[2]~6_combout\,
	datab => \mips_cpu|dp|MEM_WB|q[65]~1_combout\,
	datac => \Timer|CompareR\(2),
	datad => \uGPIO|always3~0_combout\,
	combout => \read_data[2]~7_combout\);

-- Location: FF_X15_Y17_N27
\mips_cpu|dp|MEM_WB|q[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[2]~7_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(66));

-- Location: FF_X16_Y18_N31
\mips_cpu|dp|EX_MEM|q[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux2~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(67));

-- Location: FF_X15_Y17_N21
\mips_cpu|dp|MEM_WB|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(67),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(34));

-- Location: LCCOMB_X15_Y17_N20
\mips_cpu|dp|wd_mux|y[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[2]~2_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(66))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(66),
	datac => \mips_cpu|dp|MEM_WB|q\(34),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|wd_mux|y[2]~2_combout\);

-- Location: LCCOMB_X16_Y23_N14
\mips_cpu|dp|IF_ID_pcplus4|q[2]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|IF_ID_pcplus4|q[2]~89_combout\ = !\mips_cpu|dp|pcreg|q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|pcreg|q\(2),
	combout => \mips_cpu|dp|IF_ID_pcplus4|q[2]~89_combout\);

-- Location: FF_X16_Y23_N15
\mips_cpu|dp|IF_ID_pcplus4|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[2]~89_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(2));

-- Location: LCCOMB_X21_Y20_N14
\mips_cpu|dp|wd_mux|y[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[2]~3_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(2)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|wd_mux|y[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|wd_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(2),
	combout => \mips_cpu|dp|wd_mux|y[2]~3_combout\);

-- Location: FF_X20_Y21_N31
\mips_cpu|dp|rf|R7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[2]~3_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R7\(2));

-- Location: LCCOMB_X20_Y21_N4
\mips_cpu|dp|rf|Mux29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~0_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|rf|R6\(2))) # 
-- (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R4\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R6\(2),
	datad => \mips_cpu|dp|rf|R4\(2),
	combout => \mips_cpu|dp|rf|Mux29~0_combout\);

-- Location: LCCOMB_X21_Y21_N28
\mips_cpu|dp|rf|Mux29~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~1_combout\ = (\mips_cpu|dp|rf|Mux29~0_combout\ & ((\mips_cpu|dp|rf|R7\(2)) # ((!\mips_cpu|dp|ra1_mux|y[0]~1_combout\)))) # (!\mips_cpu|dp|rf|Mux29~0_combout\ & (((\mips_cpu|dp|rf|R5\(2) & \mips_cpu|dp|ra1_mux|y[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R7\(2),
	datab => \mips_cpu|dp|rf|Mux29~0_combout\,
	datac => \mips_cpu|dp|rf|R5\(2),
	datad => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	combout => \mips_cpu|dp|rf|Mux29~1_combout\);

-- Location: LCCOMB_X21_Y21_N30
\mips_cpu|dp|rf|Mux29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~2_combout\ = (\mips_cpu|dp|rf|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux29~1_combout\) # ((!\mips_cpu|dp|rf|Mux2~2_combout\)))) # (!\mips_cpu|dp|rf|Mux2~3_combout\ & (((\mips_cpu|dp|rf|Mux2~2_combout\ & \mips_cpu|dp|rf|R1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~3_combout\,
	datab => \mips_cpu|dp|rf|Mux29~1_combout\,
	datac => \mips_cpu|dp|rf|Mux2~2_combout\,
	datad => \mips_cpu|dp|rf|R1\(2),
	combout => \mips_cpu|dp|rf|Mux29~2_combout\);

-- Location: LCCOMB_X21_Y17_N2
\mips_cpu|dp|rf|Mux29~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~3_combout\ = (\mips_cpu|dp|rf|Mux29~2_combout\ & ((\mips_cpu|dp|rf|R3\(2)) # ((\mips_cpu|dp|rf|Mux2~1_combout\)))) # (!\mips_cpu|dp|rf|Mux29~2_combout\ & (((\mips_cpu|dp|rf|R2\(2) & !\mips_cpu|dp|rf|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~2_combout\,
	datab => \mips_cpu|dp|rf|R3\(2),
	datac => \mips_cpu|dp|rf|R2\(2),
	datad => \mips_cpu|dp|rf|Mux2~1_combout\,
	combout => \mips_cpu|dp|rf|Mux29~3_combout\);

-- Location: LCCOMB_X22_Y19_N8
\mips_cpu|dp|rf|Mux29~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~9_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\)) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & (\mips_cpu|dp|rf|R18\(2))) # 
-- (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & ((\mips_cpu|dp|rf|R22\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|rf|R18\(2),
	datad => \mips_cpu|dp|rf|R22\(2),
	combout => \mips_cpu|dp|rf|Mux29~9_combout\);

-- Location: LCCOMB_X23_Y19_N20
\mips_cpu|dp|rf|Mux29~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~10_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|Mux29~9_combout\ & (\mips_cpu|dp|rf|R30\(2))) # (!\mips_cpu|dp|rf|Mux29~9_combout\ & ((\mips_cpu|dp|rf|R26\(2)))))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R30\(2),
	datac => \mips_cpu|dp|rf|R26\(2),
	datad => \mips_cpu|dp|rf|Mux29~9_combout\,
	combout => \mips_cpu|dp|rf|Mux29~10_combout\);

-- Location: LCCOMB_X20_Y22_N14
\mips_cpu|dp|rf|Mux29~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~14_combout\ = (\mips_cpu|dp|IF_ID|q\(18) & ((\mips_cpu|dp|rf|R20\(2)) # ((\mips_cpu|dp|IF_ID|q\(19))))) # (!\mips_cpu|dp|IF_ID|q\(18) & (((\mips_cpu|dp|rf|R16\(2) & !\mips_cpu|dp|IF_ID|q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(18),
	datab => \mips_cpu|dp|rf|R20\(2),
	datac => \mips_cpu|dp|rf|R16\(2),
	datad => \mips_cpu|dp|IF_ID|q\(19),
	combout => \mips_cpu|dp|rf|Mux29~14_combout\);

-- Location: LCCOMB_X21_Y19_N14
\mips_cpu|dp|rf|Mux29~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~15_combout\ = (\mips_cpu|dp|rf|Mux29~14_combout\) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~0_combout\ & !\mips_cpu|dp|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|comb~2_combout\,
	datad => \mips_cpu|dp|rf|Mux29~14_combout\,
	combout => \mips_cpu|dp|rf|Mux29~15_combout\);

-- Location: LCCOMB_X21_Y22_N22
\mips_cpu|dp|rf|Mux29~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~16_combout\ = (\mips_cpu|dp|rf|Mux29~15_combout\ & (((\mips_cpu|dp|rf|R28\(2))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\))) # (!\mips_cpu|dp|rf|Mux29~15_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (\mips_cpu|dp|rf|R24\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~15_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datac => \mips_cpu|dp|rf|R24\(2),
	datad => \mips_cpu|dp|rf|R28\(2),
	combout => \mips_cpu|dp|rf|Mux29~16_combout\);

-- Location: LCCOMB_X20_Y19_N22
\mips_cpu|dp|rf|Mux29~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~11_combout\ = (\mips_cpu|dp|IF_ID|q\(18) & (((\mips_cpu|dp|IF_ID|q\(19))))) # (!\mips_cpu|dp|IF_ID|q\(18) & ((\mips_cpu|dp|IF_ID|q\(19) & (\mips_cpu|dp|rf|R25\(2))) # (!\mips_cpu|dp|IF_ID|q\(19) & ((\mips_cpu|dp|rf|R17\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R25\(2),
	datab => \mips_cpu|dp|IF_ID|q\(18),
	datac => \mips_cpu|dp|rf|R17\(2),
	datad => \mips_cpu|dp|IF_ID|q\(19),
	combout => \mips_cpu|dp|rf|Mux29~11_combout\);

-- Location: LCCOMB_X21_Y19_N12
\mips_cpu|dp|rf|Mux29~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~12_combout\ = (\mips_cpu|dp|rf|Mux29~11_combout\) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~0_combout\ & !\mips_cpu|dp|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|comb~2_combout\,
	datad => \mips_cpu|dp|rf|Mux29~11_combout\,
	combout => \mips_cpu|dp|rf|Mux29~12_combout\);

-- Location: LCCOMB_X21_Y19_N2
\mips_cpu|dp|rf|Mux29~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~13_combout\ = (\mips_cpu|dp|rf|Mux29~12_combout\ & ((\mips_cpu|dp|rf|R29\(2)) # ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux29~12_combout\ & (((\mips_cpu|dp|rf|R21\(2) & !\mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~12_combout\,
	datab => \mips_cpu|dp|rf|R29\(2),
	datac => \mips_cpu|dp|rf|R21\(2),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux29~13_combout\);

-- Location: LCCOMB_X21_Y22_N2
\mips_cpu|dp|rf|Mux29~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~17_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux29~13_combout\))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux29~16_combout\,
	datad => \mips_cpu|dp|rf|Mux29~13_combout\,
	combout => \mips_cpu|dp|rf|Mux29~17_combout\);

-- Location: LCCOMB_X22_Y17_N30
\mips_cpu|dp|rf|Mux29~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~18_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((\mips_cpu|dp|rf|R27\(2))) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & 
-- ((\mips_cpu|dp|rf|R19\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|rf|R27\(2),
	datad => \mips_cpu|dp|rf|R19\(2),
	combout => \mips_cpu|dp|rf|Mux29~18_combout\);

-- Location: LCCOMB_X22_Y17_N24
\mips_cpu|dp|rf|Mux29~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~19_combout\ = (\mips_cpu|dp|rf|Mux29~18_combout\ & ((\mips_cpu|dp|rf|R31\(2)) # ((\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux29~18_combout\ & (((\mips_cpu|dp|rf|R23\(2) & !\mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~18_combout\,
	datab => \mips_cpu|dp|rf|R31\(2),
	datac => \mips_cpu|dp|rf|R23\(2),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux29~19_combout\);

-- Location: LCCOMB_X22_Y17_N20
\mips_cpu|dp|rf|Mux29~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~20_combout\ = (\mips_cpu|dp|rf|Mux29~17_combout\ & (((\mips_cpu|dp|rf|Mux29~19_combout\) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux29~17_combout\ & (\mips_cpu|dp|rf|Mux29~10_combout\ & 
-- (\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~10_combout\,
	datab => \mips_cpu|dp|rf|Mux29~17_combout\,
	datac => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datad => \mips_cpu|dp|rf|Mux29~19_combout\,
	combout => \mips_cpu|dp|rf|Mux29~20_combout\);

-- Location: LCCOMB_X19_Y17_N22
\mips_cpu|dp|rf|Mux29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~6_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R9\(2)) # ((\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|R8\(2) & 
-- !\mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R9\(2),
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(2),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux29~6_combout\);

-- Location: LCCOMB_X20_Y17_N6
\mips_cpu|dp|rf|Mux29~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~7_combout\ = (\mips_cpu|dp|rf|Mux29~6_combout\ & (((\mips_cpu|dp|rf|R11\(2))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\))) # (!\mips_cpu|dp|rf|Mux29~6_combout\ & (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|R10\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~6_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R11\(2),
	datad => \mips_cpu|dp|rf|R10\(2),
	combout => \mips_cpu|dp|rf|Mux29~7_combout\);

-- Location: LCCOMB_X22_Y20_N30
\mips_cpu|dp|rf|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R14\(2))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R12\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(2),
	datad => \mips_cpu|dp|rf|R14\(2),
	combout => \mips_cpu|dp|rf|Mux29~4_combout\);

-- Location: LCCOMB_X22_Y20_N12
\mips_cpu|dp|rf|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~5_combout\ = (\mips_cpu|dp|rf|Mux29~4_combout\ & (((\mips_cpu|dp|rf|R15\(2))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\))) # (!\mips_cpu|dp|rf|Mux29~4_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R13\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~4_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R13\(2),
	datad => \mips_cpu|dp|rf|R15\(2),
	combout => \mips_cpu|dp|rf|Mux29~5_combout\);

-- Location: LCCOMB_X21_Y18_N8
\mips_cpu|dp|rf|Mux29~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~8_combout\ = (\mips_cpu|dp|rf|Mux2~4_combout\ & (((\mips_cpu|dp|rf|Mux2~0_combout\)))) # (!\mips_cpu|dp|rf|Mux2~4_combout\ & ((\mips_cpu|dp|rf|Mux2~0_combout\ & ((\mips_cpu|dp|rf|Mux29~5_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux2~0_combout\ & (\mips_cpu|dp|rf|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~4_combout\,
	datab => \mips_cpu|dp|rf|Mux29~7_combout\,
	datac => \mips_cpu|dp|rf|Mux2~0_combout\,
	datad => \mips_cpu|dp|rf|Mux29~5_combout\,
	combout => \mips_cpu|dp|rf|Mux29~8_combout\);

-- Location: LCCOMB_X22_Y17_N14
\mips_cpu|dp|rf|Mux29~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux29~21_combout\ = (\mips_cpu|dp|rf|Mux2~4_combout\ & ((\mips_cpu|dp|rf|Mux29~8_combout\ & ((\mips_cpu|dp|rf|Mux29~20_combout\))) # (!\mips_cpu|dp|rf|Mux29~8_combout\ & (\mips_cpu|dp|rf|Mux29~3_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux2~4_combout\ & (((\mips_cpu|dp|rf|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux29~3_combout\,
	datab => \mips_cpu|dp|rf|Mux29~20_combout\,
	datac => \mips_cpu|dp|rf|Mux2~4_combout\,
	datad => \mips_cpu|dp|rf|Mux29~8_combout\,
	combout => \mips_cpu|dp|rf|Mux29~21_combout\);

-- Location: LCCOMB_X19_Y19_N30
\mips_cpu|dp|srcbmux|y[2]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[2]~57_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|IF_ID|q\(2) & (!\mips_cpu|c|md|Decoder0~1_combout\))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux29~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(2),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|rf|Mux29~21_combout\,
	datad => \mips_cpu|c|ID_EX|q\(10),
	combout => \mips_cpu|dp|srcbmux|y[2]~57_combout\);

-- Location: LCCOMB_X17_Y17_N16
\mips_cpu|dp|alu|Mux29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux29~4_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[2]~57_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|rf|Mux61~19_combout\))) # (!\mips_cpu|dp|srcbmux|y[2]~57_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|rf|Mux61~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[2]~57_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|c|ad|Mux1~0_combout\,
	datad => \mips_cpu|dp|rf|Mux61~19_combout\,
	combout => \mips_cpu|dp|alu|Mux29~4_combout\);

-- Location: LCCOMB_X17_Y17_N18
\uGPIO|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~5_combout\ = (!\mips_cpu|dp|alu|Mux28~3_combout\ & (!\mips_cpu|dp|alu|Mux29~4_combout\ & (!\mips_cpu|dp|alu|Mux27~3_combout\ & !\mips_cpu|dp|alu|Mux29~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux28~3_combout\,
	datab => \mips_cpu|dp|alu|Mux29~4_combout\,
	datac => \mips_cpu|dp|alu|Mux27~3_combout\,
	datad => \mips_cpu|dp|alu|Mux29~6_combout\,
	combout => \uGPIO|Equal0~5_combout\);

-- Location: LCCOMB_X14_Y17_N8
\Timer|Equal3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal3~0_combout\ = (!\mips_cpu|dp|alu|Mux23~3_combout\ & (\uGPIO|Equal0~5_combout\ & (\mips_cpu|dp|alu|Mux22~3_combout\ & \uGPIO|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~3_combout\,
	datab => \uGPIO|Equal0~5_combout\,
	datac => \mips_cpu|dp|alu|Mux22~3_combout\,
	datad => \uGPIO|Equal0~3_combout\,
	combout => \Timer|Equal3~0_combout\);

-- Location: LCCOMB_X11_Y21_N8
\Timer|CounterR[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[4]~40_combout\ = (\Timer|CounterR\(4) & (\Timer|CounterR[3]~39\ $ (GND))) # (!\Timer|CounterR\(4) & (!\Timer|CounterR[3]~39\ & VCC))
-- \Timer|CounterR[4]~41\ = CARRY((\Timer|CounterR\(4) & !\Timer|CounterR[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(4),
	datad => VCC,
	cin => \Timer|CounterR[3]~39\,
	combout => \Timer|CounterR[4]~40_combout\,
	cout => \Timer|CounterR[4]~41\);

-- Location: LCCOMB_X11_Y21_N10
\Timer|CounterR[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[5]~42_combout\ = (\Timer|CounterR\(5) & (!\Timer|CounterR[4]~41\)) # (!\Timer|CounterR\(5) & ((\Timer|CounterR[4]~41\) # (GND)))
-- \Timer|CounterR[5]~43\ = CARRY((!\Timer|CounterR[4]~41\) # (!\Timer|CounterR\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(5),
	datad => VCC,
	cin => \Timer|CounterR[4]~41\,
	combout => \Timer|CounterR[5]~42_combout\,
	cout => \Timer|CounterR[5]~43\);

-- Location: FF_X11_Y21_N11
\Timer|CounterR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[5]~42_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(5));

-- Location: LCCOMB_X11_Y21_N12
\Timer|CounterR[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[6]~44_combout\ = (\Timer|CounterR\(6) & (\Timer|CounterR[5]~43\ $ (GND))) # (!\Timer|CounterR\(6) & (!\Timer|CounterR[5]~43\ & VCC))
-- \Timer|CounterR[6]~45\ = CARRY((\Timer|CounterR\(6) & !\Timer|CounterR[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(6),
	datad => VCC,
	cin => \Timer|CounterR[5]~43\,
	combout => \Timer|CounterR[6]~44_combout\,
	cout => \Timer|CounterR[6]~45\);

-- Location: FF_X11_Y21_N13
\Timer|CounterR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[6]~44_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(6));

-- Location: LCCOMB_X11_Y21_N14
\Timer|CounterR[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[7]~46_combout\ = (\Timer|CounterR\(7) & (!\Timer|CounterR[6]~45\)) # (!\Timer|CounterR\(7) & ((\Timer|CounterR[6]~45\) # (GND)))
-- \Timer|CounterR[7]~47\ = CARRY((!\Timer|CounterR[6]~45\) # (!\Timer|CounterR\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(7),
	datad => VCC,
	cin => \Timer|CounterR[6]~45\,
	combout => \Timer|CounterR[7]~46_combout\,
	cout => \Timer|CounterR[7]~47\);

-- Location: FF_X11_Y21_N15
\Timer|CounterR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[7]~46_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(7));

-- Location: LCCOMB_X11_Y21_N16
\Timer|CounterR[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[8]~48_combout\ = (\Timer|CounterR\(8) & (\Timer|CounterR[7]~47\ $ (GND))) # (!\Timer|CounterR\(8) & (!\Timer|CounterR[7]~47\ & VCC))
-- \Timer|CounterR[8]~49\ = CARRY((\Timer|CounterR\(8) & !\Timer|CounterR[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(8),
	datad => VCC,
	cin => \Timer|CounterR[7]~47\,
	combout => \Timer|CounterR[8]~48_combout\,
	cout => \Timer|CounterR[8]~49\);

-- Location: FF_X11_Y21_N17
\Timer|CounterR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[8]~48_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(8));

-- Location: LCCOMB_X11_Y21_N18
\Timer|CounterR[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[9]~50_combout\ = (\Timer|CounterR\(9) & (!\Timer|CounterR[8]~49\)) # (!\Timer|CounterR\(9) & ((\Timer|CounterR[8]~49\) # (GND)))
-- \Timer|CounterR[9]~51\ = CARRY((!\Timer|CounterR[8]~49\) # (!\Timer|CounterR\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(9),
	datad => VCC,
	cin => \Timer|CounterR[8]~49\,
	combout => \Timer|CounterR[9]~50_combout\,
	cout => \Timer|CounterR[9]~51\);

-- Location: FF_X11_Y21_N19
\Timer|CounterR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[9]~50_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(9));

-- Location: LCCOMB_X11_Y21_N20
\Timer|CounterR[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[10]~52_combout\ = (\Timer|CounterR\(10) & (\Timer|CounterR[9]~51\ $ (GND))) # (!\Timer|CounterR\(10) & (!\Timer|CounterR[9]~51\ & VCC))
-- \Timer|CounterR[10]~53\ = CARRY((\Timer|CounterR\(10) & !\Timer|CounterR[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(10),
	datad => VCC,
	cin => \Timer|CounterR[9]~51\,
	combout => \Timer|CounterR[10]~52_combout\,
	cout => \Timer|CounterR[10]~53\);

-- Location: FF_X11_Y21_N21
\Timer|CounterR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[10]~52_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(10));

-- Location: LCCOMB_X11_Y21_N22
\Timer|CounterR[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[11]~54_combout\ = (\Timer|CounterR\(11) & (!\Timer|CounterR[10]~53\)) # (!\Timer|CounterR\(11) & ((\Timer|CounterR[10]~53\) # (GND)))
-- \Timer|CounterR[11]~55\ = CARRY((!\Timer|CounterR[10]~53\) # (!\Timer|CounterR\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(11),
	datad => VCC,
	cin => \Timer|CounterR[10]~53\,
	combout => \Timer|CounterR[11]~54_combout\,
	cout => \Timer|CounterR[11]~55\);

-- Location: FF_X11_Y21_N23
\Timer|CounterR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[11]~54_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(11));

-- Location: LCCOMB_X11_Y21_N24
\Timer|CounterR[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[12]~56_combout\ = (\Timer|CounterR\(12) & (\Timer|CounterR[11]~55\ $ (GND))) # (!\Timer|CounterR\(12) & (!\Timer|CounterR[11]~55\ & VCC))
-- \Timer|CounterR[12]~57\ = CARRY((\Timer|CounterR\(12) & !\Timer|CounterR[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(12),
	datad => VCC,
	cin => \Timer|CounterR[11]~55\,
	combout => \Timer|CounterR[12]~56_combout\,
	cout => \Timer|CounterR[12]~57\);

-- Location: FF_X11_Y21_N25
\Timer|CounterR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[12]~56_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(12));

-- Location: LCCOMB_X11_Y21_N26
\Timer|CounterR[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[13]~58_combout\ = (\Timer|CounterR\(13) & (!\Timer|CounterR[12]~57\)) # (!\Timer|CounterR\(13) & ((\Timer|CounterR[12]~57\) # (GND)))
-- \Timer|CounterR[13]~59\ = CARRY((!\Timer|CounterR[12]~57\) # (!\Timer|CounterR\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(13),
	datad => VCC,
	cin => \Timer|CounterR[12]~57\,
	combout => \Timer|CounterR[13]~58_combout\,
	cout => \Timer|CounterR[13]~59\);

-- Location: FF_X11_Y21_N27
\Timer|CounterR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[13]~58_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(13));

-- Location: LCCOMB_X11_Y21_N28
\Timer|CounterR[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[14]~60_combout\ = (\Timer|CounterR\(14) & (\Timer|CounterR[13]~59\ $ (GND))) # (!\Timer|CounterR\(14) & (!\Timer|CounterR[13]~59\ & VCC))
-- \Timer|CounterR[14]~61\ = CARRY((\Timer|CounterR\(14) & !\Timer|CounterR[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(14),
	datad => VCC,
	cin => \Timer|CounterR[13]~59\,
	combout => \Timer|CounterR[14]~60_combout\,
	cout => \Timer|CounterR[14]~61\);

-- Location: FF_X11_Y21_N29
\Timer|CounterR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[14]~60_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(14));

-- Location: LCCOMB_X11_Y21_N30
\Timer|CounterR[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[15]~62_combout\ = (\Timer|CounterR\(15) & (!\Timer|CounterR[14]~61\)) # (!\Timer|CounterR\(15) & ((\Timer|CounterR[14]~61\) # (GND)))
-- \Timer|CounterR[15]~63\ = CARRY((!\Timer|CounterR[14]~61\) # (!\Timer|CounterR\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(15),
	datad => VCC,
	cin => \Timer|CounterR[14]~61\,
	combout => \Timer|CounterR[15]~62_combout\,
	cout => \Timer|CounterR[15]~63\);

-- Location: FF_X11_Y21_N31
\Timer|CounterR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[15]~62_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(15));

-- Location: LCCOMB_X11_Y20_N0
\Timer|CounterR[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[16]~64_combout\ = (\Timer|CounterR\(16) & (\Timer|CounterR[15]~63\ $ (GND))) # (!\Timer|CounterR\(16) & (!\Timer|CounterR[15]~63\ & VCC))
-- \Timer|CounterR[16]~65\ = CARRY((\Timer|CounterR\(16) & !\Timer|CounterR[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(16),
	datad => VCC,
	cin => \Timer|CounterR[15]~63\,
	combout => \Timer|CounterR[16]~64_combout\,
	cout => \Timer|CounterR[16]~65\);

-- Location: FF_X11_Y20_N1
\Timer|CounterR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[16]~64_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(16));

-- Location: LCCOMB_X11_Y20_N2
\Timer|CounterR[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[17]~66_combout\ = (\Timer|CounterR\(17) & (!\Timer|CounterR[16]~65\)) # (!\Timer|CounterR\(17) & ((\Timer|CounterR[16]~65\) # (GND)))
-- \Timer|CounterR[17]~67\ = CARRY((!\Timer|CounterR[16]~65\) # (!\Timer|CounterR\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(17),
	datad => VCC,
	cin => \Timer|CounterR[16]~65\,
	combout => \Timer|CounterR[17]~66_combout\,
	cout => \Timer|CounterR[17]~67\);

-- Location: FF_X11_Y20_N3
\Timer|CounterR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[17]~66_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(17));

-- Location: LCCOMB_X16_Y20_N18
\Timer|CompareR~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~7_combout\ = ((\mips_cpu|dp|rf|R31\(16) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(16),
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~7_combout\);

-- Location: FF_X16_Y20_N19
\Timer|CompareR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~7_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(16));

-- Location: LCCOMB_X17_Y19_N10
\Timer|CompareR~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~8_combout\ = ((\mips_cpu|dp|rf|R31\(17) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(17),
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~8_combout\);

-- Location: FF_X17_Y19_N11
\Timer|CompareR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~8_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(17));

-- Location: LCCOMB_X12_Y20_N6
\Timer|Equal0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~10_combout\ = (\Timer|CounterR\(17) & (\Timer|CompareR\(17) & (\Timer|CompareR\(16) $ (!\Timer|CounterR\(16))))) # (!\Timer|CounterR\(17) & (!\Timer|CompareR\(17) & (\Timer|CompareR\(16) $ (!\Timer|CounterR\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(17),
	datab => \Timer|CompareR\(16),
	datac => \Timer|CounterR\(16),
	datad => \Timer|CompareR\(17),
	combout => \Timer|Equal0~10_combout\);

-- Location: LCCOMB_X11_Y20_N4
\Timer|CounterR[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[18]~68_combout\ = (\Timer|CounterR\(18) & (\Timer|CounterR[17]~67\ $ (GND))) # (!\Timer|CounterR\(18) & (!\Timer|CounterR[17]~67\ & VCC))
-- \Timer|CounterR[18]~69\ = CARRY((\Timer|CounterR\(18) & !\Timer|CounterR[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(18),
	datad => VCC,
	cin => \Timer|CounterR[17]~67\,
	combout => \Timer|CounterR[18]~68_combout\,
	cout => \Timer|CounterR[18]~69\);

-- Location: FF_X11_Y20_N5
\Timer|CounterR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[18]~68_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(18));

-- Location: LCCOMB_X11_Y20_N6
\Timer|CounterR[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[19]~70_combout\ = (\Timer|CounterR\(19) & (!\Timer|CounterR[18]~69\)) # (!\Timer|CounterR\(19) & ((\Timer|CounterR[18]~69\) # (GND)))
-- \Timer|CounterR[19]~71\ = CARRY((!\Timer|CounterR[18]~69\) # (!\Timer|CounterR\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(19),
	datad => VCC,
	cin => \Timer|CounterR[18]~69\,
	combout => \Timer|CounterR[19]~70_combout\,
	cout => \Timer|CounterR[19]~71\);

-- Location: FF_X11_Y20_N7
\Timer|CounterR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[19]~70_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(19));

-- Location: LCCOMB_X11_Y20_N8
\Timer|CounterR[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[20]~72_combout\ = (\Timer|CounterR\(20) & (\Timer|CounterR[19]~71\ $ (GND))) # (!\Timer|CounterR\(20) & (!\Timer|CounterR[19]~71\ & VCC))
-- \Timer|CounterR[20]~73\ = CARRY((\Timer|CounterR\(20) & !\Timer|CounterR[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(20),
	datad => VCC,
	cin => \Timer|CounterR[19]~71\,
	combout => \Timer|CounterR[20]~72_combout\,
	cout => \Timer|CounterR[20]~73\);

-- Location: FF_X11_Y20_N9
\Timer|CounterR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[20]~72_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(20));

-- Location: LCCOMB_X12_Y20_N4
\Timer|CompareR~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~11_combout\ = ((\mips_cpu|dp|rf|R31\(20) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|R31\(20),
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~11_combout\);

-- Location: FF_X12_Y20_N5
\Timer|CompareR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~11_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(20));

-- Location: LCCOMB_X12_Y20_N22
\Timer|CompareR~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~12_combout\ = ((\mips_cpu|dp|rf|R31\(21) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(21),
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~12_combout\);

-- Location: FF_X12_Y20_N23
\Timer|CompareR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~12_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(21));

-- Location: LCCOMB_X11_Y20_N10
\Timer|CounterR[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[21]~74_combout\ = (\Timer|CounterR\(21) & (!\Timer|CounterR[20]~73\)) # (!\Timer|CounterR\(21) & ((\Timer|CounterR[20]~73\) # (GND)))
-- \Timer|CounterR[21]~75\ = CARRY((!\Timer|CounterR[20]~73\) # (!\Timer|CounterR\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(21),
	datad => VCC,
	cin => \Timer|CounterR[20]~73\,
	combout => \Timer|CounterR[21]~74_combout\,
	cout => \Timer|CounterR[21]~75\);

-- Location: FF_X11_Y20_N11
\Timer|CounterR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[21]~74_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(21));

-- Location: LCCOMB_X12_Y20_N16
\Timer|Equal0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~12_combout\ = (\Timer|CounterR\(20) & (\Timer|CompareR\(20) & (\Timer|CompareR\(21) $ (!\Timer|CounterR\(21))))) # (!\Timer|CounterR\(20) & (!\Timer|CompareR\(20) & (\Timer|CompareR\(21) $ (!\Timer|CounterR\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(20),
	datab => \Timer|CompareR\(20),
	datac => \Timer|CompareR\(21),
	datad => \Timer|CounterR\(21),
	combout => \Timer|Equal0~12_combout\);

-- Location: LCCOMB_X19_Y19_N12
\Timer|CompareR~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~9_combout\ = ((\mips_cpu|dp|rf|R31\(18) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|R31\(18),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~9_combout\);

-- Location: FF_X19_Y19_N13
\Timer|CompareR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~9_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(18));

-- Location: LCCOMB_X12_Y20_N24
\Timer|CompareR~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~10_combout\ = ((\mips_cpu|dp|rf|R31\(19) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(19),
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~10_combout\);

-- Location: FF_X12_Y20_N25
\Timer|CompareR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~10_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(19));

-- Location: LCCOMB_X12_Y20_N26
\Timer|Equal0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~11_combout\ = (\Timer|CompareR\(18) & (\Timer|CounterR\(18) & (\Timer|CounterR\(19) $ (!\Timer|CompareR\(19))))) # (!\Timer|CompareR\(18) & (!\Timer|CounterR\(18) & (\Timer|CounterR\(19) $ (!\Timer|CompareR\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(18),
	datab => \Timer|CounterR\(18),
	datac => \Timer|CounterR\(19),
	datad => \Timer|CompareR\(19),
	combout => \Timer|Equal0~11_combout\);

-- Location: LCCOMB_X11_Y20_N12
\Timer|CounterR[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[22]~76_combout\ = (\Timer|CounterR\(22) & (\Timer|CounterR[21]~75\ $ (GND))) # (!\Timer|CounterR\(22) & (!\Timer|CounterR[21]~75\ & VCC))
-- \Timer|CounterR[22]~77\ = CARRY((\Timer|CounterR\(22) & !\Timer|CounterR[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(22),
	datad => VCC,
	cin => \Timer|CounterR[21]~75\,
	combout => \Timer|CounterR[22]~76_combout\,
	cout => \Timer|CounterR[22]~77\);

-- Location: FF_X11_Y20_N13
\Timer|CounterR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[22]~76_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(22));

-- Location: LCCOMB_X11_Y20_N14
\Timer|CounterR[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[23]~78_combout\ = (\Timer|CounterR\(23) & (!\Timer|CounterR[22]~77\)) # (!\Timer|CounterR\(23) & ((\Timer|CounterR[22]~77\) # (GND)))
-- \Timer|CounterR[23]~79\ = CARRY((!\Timer|CounterR[22]~77\) # (!\Timer|CounterR\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(23),
	datad => VCC,
	cin => \Timer|CounterR[22]~77\,
	combout => \Timer|CounterR[23]~78_combout\,
	cout => \Timer|CounterR[23]~79\);

-- Location: FF_X11_Y20_N15
\Timer|CounterR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[23]~78_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(23));

-- Location: LCCOMB_X12_Y20_N18
\Timer|CompareR~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~13_combout\ = ((\mips_cpu|dp|rf|R31\(22) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(22),
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~13_combout\);

-- Location: FF_X12_Y20_N19
\Timer|CompareR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~13_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(22));

-- Location: LCCOMB_X14_Y18_N14
\Timer|CompareR~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~14_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(23))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|R31\(23),
	combout => \Timer|CompareR~14_combout\);

-- Location: FF_X14_Y18_N15
\Timer|CompareR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~14_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(23));

-- Location: LCCOMB_X12_Y20_N28
\Timer|Equal0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~13_combout\ = (\Timer|CounterR\(23) & (\Timer|CompareR\(23) & (\Timer|CompareR\(22) $ (!\Timer|CounterR\(22))))) # (!\Timer|CounterR\(23) & (!\Timer|CompareR\(23) & (\Timer|CompareR\(22) $ (!\Timer|CounterR\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(23),
	datab => \Timer|CompareR\(22),
	datac => \Timer|CompareR\(23),
	datad => \Timer|CounterR\(22),
	combout => \Timer|Equal0~13_combout\);

-- Location: LCCOMB_X12_Y20_N14
\Timer|Equal0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~14_combout\ = (\Timer|Equal0~10_combout\ & (\Timer|Equal0~12_combout\ & (\Timer|Equal0~11_combout\ & \Timer|Equal0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~10_combout\,
	datab => \Timer|Equal0~12_combout\,
	datac => \Timer|Equal0~11_combout\,
	datad => \Timer|Equal0~13_combout\,
	combout => \Timer|Equal0~14_combout\);

-- Location: LCCOMB_X19_Y21_N26
\uGPIO|HEX3_R~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~8_combout\ = ((\mips_cpu|dp|rf|R31\(6) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|R31\(6),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \uGPIO|HEX3_R~8_combout\);

-- Location: FF_X19_Y21_N27
\Timer|CompareR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~8_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(6));

-- Location: LCCOMB_X19_Y21_N20
\uGPIO|LEDG_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~7_combout\ = ((\mips_cpu|dp|rf|R31\(7) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|R31\(7),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \uGPIO|LEDG_R~7_combout\);

-- Location: FF_X19_Y21_N21
\Timer|CompareR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~7_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(7));

-- Location: LCCOMB_X19_Y21_N10
\Timer|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~3_combout\ = (\Timer|CounterR\(6) & (\Timer|CompareR\(6) & (\Timer|CounterR\(7) $ (!\Timer|CompareR\(7))))) # (!\Timer|CounterR\(6) & (!\Timer|CompareR\(6) & (\Timer|CounterR\(7) $ (!\Timer|CompareR\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(6),
	datab => \Timer|CounterR\(7),
	datac => \Timer|CompareR\(6),
	datad => \Timer|CompareR\(7),
	combout => \Timer|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y21_N8
\uGPIO|LEDG_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~5_combout\ = (\mips_cpu|dp|rf|Mux27~19_combout\) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~19_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|LEDG_R~5_combout\);

-- Location: FF_X19_Y21_N9
\Timer|CompareR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~5_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(4));

-- Location: LCCOMB_X19_Y21_N18
\uGPIO|LEDG_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~6_combout\ = ((\mips_cpu|dp|rf|R31\(5) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|R31\(5),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \uGPIO|LEDG_R~6_combout\);

-- Location: FF_X19_Y21_N19
\Timer|CompareR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~6_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(5));

-- Location: LCCOMB_X19_Y21_N0
\Timer|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~2_combout\ = (\Timer|CounterR\(5) & (\Timer|CompareR\(5) & (\Timer|CompareR\(4) $ (!\Timer|CounterR\(4))))) # (!\Timer|CounterR\(5) & (!\Timer|CompareR\(5) & (\Timer|CompareR\(4) $ (!\Timer|CounterR\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(5),
	datab => \Timer|CompareR\(4),
	datac => \Timer|CounterR\(4),
	datad => \Timer|CompareR\(5),
	combout => \Timer|Equal0~2_combout\);

-- Location: LCCOMB_X14_Y17_N4
\Timer|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~0_combout\ = (\Timer|CounterR\(0) & (\Timer|CompareR\(0) & (\Timer|CounterR\(1) $ (!\Timer|CompareR\(1))))) # (!\Timer|CounterR\(0) & (!\Timer|CompareR\(0) & (\Timer|CounterR\(1) $ (!\Timer|CompareR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(0),
	datab => \Timer|CounterR\(1),
	datac => \Timer|CompareR\(1),
	datad => \Timer|CompareR\(0),
	combout => \Timer|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y21_N6
\Timer|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~1_combout\ = (\Timer|CounterR\(2) & (\Timer|CompareR\(2) & (\Timer|CompareR\(3) $ (!\Timer|CounterR\(3))))) # (!\Timer|CounterR\(2) & (!\Timer|CompareR\(2) & (\Timer|CompareR\(3) $ (!\Timer|CounterR\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(2),
	datab => \Timer|CompareR\(3),
	datac => \Timer|CounterR\(3),
	datad => \Timer|CompareR\(2),
	combout => \Timer|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y21_N4
\Timer|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~4_combout\ = (\Timer|Equal0~3_combout\ & (\Timer|Equal0~2_combout\ & (\Timer|Equal0~0_combout\ & \Timer|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~3_combout\,
	datab => \Timer|Equal0~2_combout\,
	datac => \Timer|Equal0~0_combout\,
	datad => \Timer|Equal0~1_combout\,
	combout => \Timer|Equal0~4_combout\);

-- Location: LCCOMB_X12_Y22_N12
\Timer|CompareR~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~18_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(27))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(27),
	combout => \Timer|CompareR~18_combout\);

-- Location: FF_X12_Y22_N13
\Timer|CompareR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~18_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(27));

-- Location: LCCOMB_X11_Y20_N16
\Timer|CounterR[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[24]~80_combout\ = (\Timer|CounterR\(24) & (\Timer|CounterR[23]~79\ $ (GND))) # (!\Timer|CounterR\(24) & (!\Timer|CounterR[23]~79\ & VCC))
-- \Timer|CounterR[24]~81\ = CARRY((\Timer|CounterR\(24) & !\Timer|CounterR[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(24),
	datad => VCC,
	cin => \Timer|CounterR[23]~79\,
	combout => \Timer|CounterR[24]~80_combout\,
	cout => \Timer|CounterR[24]~81\);

-- Location: FF_X11_Y20_N17
\Timer|CounterR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[24]~80_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(24));

-- Location: LCCOMB_X11_Y20_N18
\Timer|CounterR[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[25]~82_combout\ = (\Timer|CounterR\(25) & (!\Timer|CounterR[24]~81\)) # (!\Timer|CounterR\(25) & ((\Timer|CounterR[24]~81\) # (GND)))
-- \Timer|CounterR[25]~83\ = CARRY((!\Timer|CounterR[24]~81\) # (!\Timer|CounterR\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(25),
	datad => VCC,
	cin => \Timer|CounterR[24]~81\,
	combout => \Timer|CounterR[25]~82_combout\,
	cout => \Timer|CounterR[25]~83\);

-- Location: FF_X11_Y20_N19
\Timer|CounterR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[25]~82_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(25));

-- Location: LCCOMB_X11_Y20_N20
\Timer|CounterR[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[26]~84_combout\ = (\Timer|CounterR\(26) & (\Timer|CounterR[25]~83\ $ (GND))) # (!\Timer|CounterR\(26) & (!\Timer|CounterR[25]~83\ & VCC))
-- \Timer|CounterR[26]~85\ = CARRY((\Timer|CounterR\(26) & !\Timer|CounterR[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(26),
	datad => VCC,
	cin => \Timer|CounterR[25]~83\,
	combout => \Timer|CounterR[26]~84_combout\,
	cout => \Timer|CounterR[26]~85\);

-- Location: FF_X11_Y20_N21
\Timer|CounterR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[26]~84_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(26));

-- Location: LCCOMB_X11_Y20_N22
\Timer|CounterR[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[27]~86_combout\ = (\Timer|CounterR\(27) & (!\Timer|CounterR[26]~85\)) # (!\Timer|CounterR\(27) & ((\Timer|CounterR[26]~85\) # (GND)))
-- \Timer|CounterR[27]~87\ = CARRY((!\Timer|CounterR[26]~85\) # (!\Timer|CounterR\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(27),
	datad => VCC,
	cin => \Timer|CounterR[26]~85\,
	combout => \Timer|CounterR[27]~86_combout\,
	cout => \Timer|CounterR[27]~87\);

-- Location: FF_X11_Y20_N23
\Timer|CounterR[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[27]~86_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(27));

-- Location: LCCOMB_X15_Y21_N20
\Timer|CompareR~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~17_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(26))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|R31\(26),
	combout => \Timer|CompareR~17_combout\);

-- Location: FF_X15_Y21_N21
\Timer|CompareR[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~17_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(26));

-- Location: LCCOMB_X12_Y22_N22
\Timer|Equal0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~16_combout\ = (\Timer|CompareR\(27) & (\Timer|CounterR\(27) & (\Timer|CounterR\(26) $ (!\Timer|CompareR\(26))))) # (!\Timer|CompareR\(27) & (!\Timer|CounterR\(27) & (\Timer|CounterR\(26) $ (!\Timer|CompareR\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(27),
	datab => \Timer|CounterR\(27),
	datac => \Timer|CounterR\(26),
	datad => \Timer|CompareR\(26),
	combout => \Timer|Equal0~16_combout\);

-- Location: LCCOMB_X12_Y22_N16
\Timer|CompareR~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~16_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(25))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|R31\(25),
	combout => \Timer|CompareR~16_combout\);

-- Location: FF_X12_Y22_N17
\Timer|CompareR[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~16_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(25));

-- Location: LCCOMB_X14_Y19_N26
\Timer|CompareR~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~15_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(24))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|R31\(24),
	combout => \Timer|CompareR~15_combout\);

-- Location: FF_X14_Y19_N27
\Timer|CompareR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~15_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(24));

-- Location: LCCOMB_X12_Y22_N18
\Timer|Equal0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~15_combout\ = (\Timer|CounterR\(24) & (\Timer|CompareR\(24) & (\Timer|CompareR\(25) $ (!\Timer|CounterR\(25))))) # (!\Timer|CounterR\(24) & (!\Timer|CompareR\(24) & (\Timer|CompareR\(25) $ (!\Timer|CounterR\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(24),
	datab => \Timer|CompareR\(25),
	datac => \Timer|CompareR\(24),
	datad => \Timer|CounterR\(25),
	combout => \Timer|Equal0~15_combout\);

-- Location: LCCOMB_X12_Y22_N26
\Timer|CompareR~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~20_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(29))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(29),
	combout => \Timer|CompareR~20_combout\);

-- Location: FF_X12_Y22_N27
\Timer|CompareR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~20_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(29));

-- Location: LCCOMB_X11_Y20_N24
\Timer|CounterR[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[28]~88_combout\ = (\Timer|CounterR\(28) & (\Timer|CounterR[27]~87\ $ (GND))) # (!\Timer|CounterR\(28) & (!\Timer|CounterR[27]~87\ & VCC))
-- \Timer|CounterR[28]~89\ = CARRY((\Timer|CounterR\(28) & !\Timer|CounterR[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(28),
	datad => VCC,
	cin => \Timer|CounterR[27]~87\,
	combout => \Timer|CounterR[28]~88_combout\,
	cout => \Timer|CounterR[28]~89\);

-- Location: FF_X11_Y20_N25
\Timer|CounterR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[28]~88_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(28));

-- Location: LCCOMB_X11_Y20_N26
\Timer|CounterR[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[29]~90_combout\ = (\Timer|CounterR\(29) & (!\Timer|CounterR[28]~89\)) # (!\Timer|CounterR\(29) & ((\Timer|CounterR[28]~89\) # (GND)))
-- \Timer|CounterR[29]~91\ = CARRY((!\Timer|CounterR[28]~89\) # (!\Timer|CounterR\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(29),
	datad => VCC,
	cin => \Timer|CounterR[28]~89\,
	combout => \Timer|CounterR[29]~90_combout\,
	cout => \Timer|CounterR[29]~91\);

-- Location: FF_X11_Y20_N27
\Timer|CounterR[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[29]~90_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(29));

-- Location: LCCOMB_X12_Y22_N0
\Timer|CompareR~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~19_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(28))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(28),
	combout => \Timer|CompareR~19_combout\);

-- Location: FF_X12_Y22_N1
\Timer|CompareR[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~19_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(28));

-- Location: LCCOMB_X12_Y22_N4
\Timer|Equal0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~17_combout\ = (\Timer|CompareR\(29) & (\Timer|CounterR\(29) & (\Timer|CounterR\(28) $ (!\Timer|CompareR\(28))))) # (!\Timer|CompareR\(29) & (!\Timer|CounterR\(29) & (\Timer|CounterR\(28) $ (!\Timer|CompareR\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(29),
	datab => \Timer|CounterR\(28),
	datac => \Timer|CounterR\(29),
	datad => \Timer|CompareR\(28),
	combout => \Timer|Equal0~17_combout\);

-- Location: LCCOMB_X12_Y22_N6
\Timer|CompareR~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~21_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(30))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datab => \mips_cpu|dp|rf|R31\(30),
	datad => \reset_ff~q\,
	combout => \Timer|CompareR~21_combout\);

-- Location: FF_X12_Y22_N7
\Timer|CompareR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~21_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(30));

-- Location: LCCOMB_X12_Y22_N24
\Timer|CompareR~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~22_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(31))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(31),
	combout => \Timer|CompareR~22_combout\);

-- Location: FF_X12_Y22_N25
\Timer|CompareR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~22_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(31));

-- Location: LCCOMB_X11_Y20_N28
\Timer|CounterR[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[30]~92_combout\ = (\Timer|CounterR\(30) & (\Timer|CounterR[29]~91\ $ (GND))) # (!\Timer|CounterR\(30) & (!\Timer|CounterR[29]~91\ & VCC))
-- \Timer|CounterR[30]~93\ = CARRY((\Timer|CounterR\(30) & !\Timer|CounterR[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(30),
	datad => VCC,
	cin => \Timer|CounterR[29]~91\,
	combout => \Timer|CounterR[30]~92_combout\,
	cout => \Timer|CounterR[30]~93\);

-- Location: FF_X11_Y20_N29
\Timer|CounterR[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[30]~92_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(30));

-- Location: LCCOMB_X11_Y20_N30
\Timer|CounterR[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[31]~94_combout\ = \Timer|CounterR\(31) $ (\Timer|CounterR[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(31),
	cin => \Timer|CounterR[30]~93\,
	combout => \Timer|CounterR[31]~94_combout\);

-- Location: FF_X11_Y20_N31
\Timer|CounterR[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[31]~94_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(31));

-- Location: LCCOMB_X12_Y22_N10
\Timer|Equal0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~18_combout\ = (\Timer|CompareR\(30) & (\Timer|CounterR\(30) & (\Timer|CompareR\(31) $ (!\Timer|CounterR\(31))))) # (!\Timer|CompareR\(30) & (!\Timer|CounterR\(30) & (\Timer|CompareR\(31) $ (!\Timer|CounterR\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(30),
	datab => \Timer|CompareR\(31),
	datac => \Timer|CounterR\(31),
	datad => \Timer|CounterR\(30),
	combout => \Timer|Equal0~18_combout\);

-- Location: LCCOMB_X12_Y22_N20
\Timer|Equal0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~19_combout\ = (\Timer|Equal0~16_combout\ & (\Timer|Equal0~15_combout\ & (\Timer|Equal0~17_combout\ & \Timer|Equal0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~16_combout\,
	datab => \Timer|Equal0~15_combout\,
	datac => \Timer|Equal0~17_combout\,
	datad => \Timer|Equal0~18_combout\,
	combout => \Timer|Equal0~19_combout\);

-- Location: LCCOMB_X12_Y22_N30
\Timer|CompareR~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~5_combout\ = ((\mips_cpu|dp|rf|R31\(14) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(14),
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~5_combout\);

-- Location: FF_X12_Y22_N31
\Timer|CompareR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~5_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(14));

-- Location: LCCOMB_X12_Y20_N10
\Timer|CompareR~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~6_combout\ = ((\mips_cpu|dp|rf|R31\(15) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|R31\(15),
	datac => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~6_combout\);

-- Location: FF_X12_Y20_N11
\Timer|CompareR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~6_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(15));

-- Location: LCCOMB_X12_Y20_N12
\Timer|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~8_combout\ = (\Timer|CounterR\(15) & (\Timer|CompareR\(15) & (\Timer|CompareR\(14) $ (!\Timer|CounterR\(14))))) # (!\Timer|CounterR\(15) & (!\Timer|CompareR\(15) & (\Timer|CompareR\(14) $ (!\Timer|CounterR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(15),
	datab => \Timer|CompareR\(14),
	datac => \Timer|CounterR\(14),
	datad => \Timer|CompareR\(15),
	combout => \Timer|Equal0~8_combout\);

-- Location: LCCOMB_X12_Y21_N30
\uGPIO|LEDG_R~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~9_combout\ = ((\mips_cpu|dp|rf|R31\(9) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|rf|R31\(9),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \uGPIO|LEDG_R~9_combout\);

-- Location: FF_X12_Y21_N31
\Timer|CompareR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~9_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(9));

-- Location: LCCOMB_X14_Y19_N8
\uGPIO|LEDG_R~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R~8_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(8))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux26~0_combout\,
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|R31\(8),
	combout => \uGPIO|LEDG_R~8_combout\);

-- Location: FF_X14_Y19_N9
\Timer|CompareR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R~8_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(8));

-- Location: LCCOMB_X12_Y21_N16
\Timer|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~5_combout\ = (\Timer|CompareR\(9) & (\Timer|CounterR\(9) & (\Timer|CounterR\(8) $ (!\Timer|CompareR\(8))))) # (!\Timer|CompareR\(9) & (!\Timer|CounterR\(9) & (\Timer|CounterR\(8) $ (!\Timer|CompareR\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(9),
	datab => \Timer|CounterR\(9),
	datac => \Timer|CounterR\(8),
	datad => \Timer|CompareR\(8),
	combout => \Timer|Equal0~5_combout\);

-- Location: LCCOMB_X15_Y21_N2
\Timer|CompareR~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~1_combout\ = ((\mips_cpu|dp|rf|R31\(10) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(10),
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \reset_ff~q\,
	combout => \Timer|CompareR~1_combout\);

-- Location: FF_X15_Y21_N3
\Timer|CompareR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~1_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(10));

-- Location: LCCOMB_X12_Y21_N26
\Timer|CompareR~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~2_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(11))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \mips_cpu|dp|rf|R31\(11),
	combout => \Timer|CompareR~2_combout\);

-- Location: FF_X12_Y21_N27
\Timer|CompareR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~2_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(11));

-- Location: LCCOMB_X12_Y21_N4
\Timer|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~6_combout\ = (\Timer|CompareR\(10) & (\Timer|CounterR\(10) & (\Timer|CompareR\(11) $ (!\Timer|CounterR\(11))))) # (!\Timer|CompareR\(10) & (!\Timer|CounterR\(10) & (\Timer|CompareR\(11) $ (!\Timer|CounterR\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(10),
	datab => \Timer|CounterR\(10),
	datac => \Timer|CompareR\(11),
	datad => \Timer|CounterR\(11),
	combout => \Timer|Equal0~6_combout\);

-- Location: LCCOMB_X12_Y21_N6
\Timer|CompareR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~3_combout\ = ((\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(12))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(12),
	combout => \Timer|CompareR~3_combout\);

-- Location: FF_X12_Y21_N7
\Timer|CompareR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~3_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(12));

-- Location: LCCOMB_X12_Y21_N24
\Timer|CompareR~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CompareR~4_combout\ = ((\mips_cpu|dp|rf|R31\(13) & \mips_cpu|dp|rf|Mux26~0_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|R31\(13),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \Timer|CompareR~4_combout\);

-- Location: FF_X12_Y21_N25
\Timer|CompareR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CompareR~4_combout\,
	ena => \Timer|CompareR[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CompareR\(13));

-- Location: LCCOMB_X12_Y21_N18
\Timer|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~7_combout\ = (\Timer|CompareR\(12) & (\Timer|CounterR\(12) & (\Timer|CounterR\(13) $ (!\Timer|CompareR\(13))))) # (!\Timer|CompareR\(12) & (!\Timer|CounterR\(12) & (\Timer|CounterR\(13) $ (!\Timer|CompareR\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CompareR\(12),
	datab => \Timer|CounterR\(12),
	datac => \Timer|CounterR\(13),
	datad => \Timer|CompareR\(13),
	combout => \Timer|Equal0~7_combout\);

-- Location: LCCOMB_X12_Y21_N20
\Timer|Equal0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~9_combout\ = (\Timer|Equal0~8_combout\ & (\Timer|Equal0~5_combout\ & (\Timer|Equal0~6_combout\ & \Timer|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~8_combout\,
	datab => \Timer|Equal0~5_combout\,
	datac => \Timer|Equal0~6_combout\,
	datad => \Timer|Equal0~7_combout\,
	combout => \Timer|Equal0~9_combout\);

-- Location: LCCOMB_X12_Y21_N14
\Timer|Equal0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|Equal0~20_combout\ = (\Timer|Equal0~14_combout\ & (\Timer|Equal0~4_combout\ & (\Timer|Equal0~19_combout\ & \Timer|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|Equal0~14_combout\,
	datab => \Timer|Equal0~4_combout\,
	datac => \Timer|Equal0~19_combout\,
	datad => \Timer|Equal0~9_combout\,
	combout => \Timer|Equal0~20_combout\);

-- Location: LCCOMB_X14_Y17_N16
\Timer|StatusR~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|StatusR~0_combout\ = (\Timer|Equal0~20_combout\) # ((\Timer|StatusR\(0) & ((!\Timer|Equal3~0_combout\) # (!\mips_cpu|dp|MEM_WB|q[65]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q[65]~0_combout\,
	datab => \Timer|Equal3~0_combout\,
	datac => \Timer|StatusR\(0),
	datad => \Timer|Equal0~20_combout\,
	combout => \Timer|StatusR~0_combout\);

-- Location: FF_X14_Y17_N17
\Timer|StatusR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|StatusR~0_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|StatusR\(0));

-- Location: LCCOMB_X14_Y17_N10
\Timer|always2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|always2~0_combout\ = (\Timer|StatusR\(0)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset_ff~q\,
	datad => \Timer|StatusR\(0),
	combout => \Timer|always2~0_combout\);

-- Location: FF_X11_Y21_N1
\Timer|CounterR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[0]~32_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(0));

-- Location: LCCOMB_X11_Y21_N2
\Timer|CounterR[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[1]~34_combout\ = (\Timer|CounterR\(1) & (!\Timer|CounterR[0]~33\)) # (!\Timer|CounterR\(1) & ((\Timer|CounterR[0]~33\) # (GND)))
-- \Timer|CounterR[1]~35\ = CARRY((!\Timer|CounterR[0]~33\) # (!\Timer|CounterR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(1),
	datad => VCC,
	cin => \Timer|CounterR[0]~33\,
	combout => \Timer|CounterR[1]~34_combout\,
	cout => \Timer|CounterR[1]~35\);

-- Location: FF_X11_Y21_N3
\Timer|CounterR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[1]~34_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(1));

-- Location: LCCOMB_X11_Y21_N4
\Timer|CounterR[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[2]~36_combout\ = (\Timer|CounterR\(2) & (\Timer|CounterR[1]~35\ $ (GND))) # (!\Timer|CounterR\(2) & (!\Timer|CounterR[1]~35\ & VCC))
-- \Timer|CounterR[2]~37\ = CARRY((\Timer|CounterR\(2) & !\Timer|CounterR[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer|CounterR\(2),
	datad => VCC,
	cin => \Timer|CounterR[1]~35\,
	combout => \Timer|CounterR[2]~36_combout\,
	cout => \Timer|CounterR[2]~37\);

-- Location: FF_X11_Y21_N5
\Timer|CounterR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[2]~36_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(2));

-- Location: LCCOMB_X11_Y21_N6
\Timer|CounterR[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Timer|CounterR[3]~38_combout\ = (\Timer|CounterR\(3) & (!\Timer|CounterR[2]~37\)) # (!\Timer|CounterR\(3) & ((\Timer|CounterR[2]~37\) # (GND)))
-- \Timer|CounterR[3]~39\ = CARRY((!\Timer|CounterR[2]~37\) # (!\Timer|CounterR\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(3),
	datad => VCC,
	cin => \Timer|CounterR[2]~37\,
	combout => \Timer|CounterR[3]~38_combout\,
	cout => \Timer|CounterR[3]~39\);

-- Location: FF_X11_Y21_N7
\Timer|CounterR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[3]~38_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(3));

-- Location: FF_X11_Y21_N9
\Timer|CounterR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \Timer|CounterR[4]~40_combout\,
	sclr => \Timer|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer|CounterR\(4));

-- Location: IOIBUF_X0_Y27_N22
\SW[4]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X8_Y21_N28
\uGPIO|sw4|c_state~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~36_combout\ = (\reset_ff~q\ & \SW[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~36_combout\);

-- Location: FF_X8_Y21_N29
\uGPIO|sw4|c_state.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S0~q\);

-- Location: LCCOMB_X8_Y21_N18
\uGPIO|sw4|c_state~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~35_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & !\uGPIO|sw4|c_state.S0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S0~q\,
	combout => \uGPIO|sw4|c_state~35_combout\);

-- Location: FF_X8_Y21_N19
\uGPIO|sw4|c_state.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S1~q\);

-- Location: LCCOMB_X8_Y21_N16
\uGPIO|sw4|c_state~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~34_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S1~q\,
	combout => \uGPIO|sw4|c_state~34_combout\);

-- Location: FF_X8_Y21_N17
\uGPIO|sw4|c_state.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S2~q\);

-- Location: LCCOMB_X8_Y21_N6
\uGPIO|sw4|c_state~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~33_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S2~q\,
	combout => \uGPIO|sw4|c_state~33_combout\);

-- Location: FF_X8_Y21_N7
\uGPIO|sw4|c_state.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S3~q\);

-- Location: LCCOMB_X8_Y21_N4
\uGPIO|sw4|c_state~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~32_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S3~q\,
	combout => \uGPIO|sw4|c_state~32_combout\);

-- Location: FF_X8_Y21_N5
\uGPIO|sw4|c_state.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S4~q\);

-- Location: LCCOMB_X8_Y21_N10
\uGPIO|sw4|c_state~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~31_combout\ = (\reset_ff~q\ & (\uGPIO|sw4|c_state.S4~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \uGPIO|sw4|c_state.S4~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~31_combout\);

-- Location: FF_X8_Y21_N11
\uGPIO|sw4|c_state.S5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S5~q\);

-- Location: LCCOMB_X8_Y21_N8
\uGPIO|sw4|c_state~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~30_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S5~q\,
	combout => \uGPIO|sw4|c_state~30_combout\);

-- Location: FF_X8_Y21_N9
\uGPIO|sw4|c_state.S6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S6~q\);

-- Location: LCCOMB_X8_Y21_N22
\uGPIO|sw4|c_state~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~29_combout\ = (\reset_ff~q\ & (\uGPIO|sw4|c_state.S6~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \uGPIO|sw4|c_state.S6~q\,
	datad => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~29_combout\);

-- Location: FF_X8_Y21_N23
\uGPIO|sw4|c_state.S7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S7~q\);

-- Location: LCCOMB_X8_Y21_N12
\uGPIO|sw4|c_state~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~28_combout\ = (\uGPIO|sw4|c_state.S7~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S7~q\,
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~28_combout\);

-- Location: FF_X8_Y21_N13
\uGPIO|sw4|c_state.S8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S8~q\);

-- Location: LCCOMB_X8_Y21_N2
\uGPIO|sw4|c_state~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~27_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S8~q\,
	combout => \uGPIO|sw4|c_state~27_combout\);

-- Location: FF_X8_Y21_N3
\uGPIO|sw4|c_state.S9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S9~q\);

-- Location: LCCOMB_X8_Y21_N0
\uGPIO|sw4|c_state~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~26_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S9~q\,
	combout => \uGPIO|sw4|c_state~26_combout\);

-- Location: FF_X8_Y21_N1
\uGPIO|sw4|c_state.S10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S10~q\);

-- Location: LCCOMB_X8_Y21_N30
\uGPIO|sw4|c_state~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~25_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S10~q\,
	combout => \uGPIO|sw4|c_state~25_combout\);

-- Location: FF_X8_Y21_N31
\uGPIO|sw4|c_state.S11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S11~q\);

-- Location: LCCOMB_X8_Y21_N20
\uGPIO|sw4|c_state~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~24_combout\ = (\uGPIO|sw4|c_state.S11~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S11~q\,
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~24_combout\);

-- Location: FF_X8_Y21_N21
\uGPIO|sw4|c_state.S12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S12~q\);

-- Location: LCCOMB_X8_Y21_N26
\uGPIO|sw4|c_state~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~23_combout\ = (\reset_ff~q\ & (\SW[4]~input_o\ & \uGPIO|sw4|c_state.S12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	datad => \uGPIO|sw4|c_state.S12~q\,
	combout => \uGPIO|sw4|c_state~23_combout\);

-- Location: FF_X8_Y21_N27
\uGPIO|sw4|c_state.S13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S13~q\);

-- Location: LCCOMB_X8_Y21_N24
\uGPIO|sw4|c_state~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|sw4|c_state~22_combout\ = (\uGPIO|sw4|c_state.S13~q\ & (\reset_ff~q\ & \SW[4]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|sw4|c_state.S13~q\,
	datab => \reset_ff~q\,
	datac => \SW[4]~input_o\,
	combout => \uGPIO|sw4|c_state~22_combout\);

-- Location: FF_X8_Y21_N25
\uGPIO|sw4|c_state.S14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|sw4|c_state~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|sw4|c_state.S14~q\);

-- Location: LCCOMB_X11_Y18_N2
\uGPIO|SW_StatusR~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|SW_StatusR~3_combout\ = (!\uGPIO|DataOut[0]~0_combout\ & ((\uGPIO|sw4|c_state.S14~q\) # (\uGPIO|SW_StatusR\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|DataOut[0]~0_combout\,
	datab => \uGPIO|sw4|c_state.S14~q\,
	datac => \uGPIO|SW_StatusR\(4),
	combout => \uGPIO|SW_StatusR~3_combout\);

-- Location: FF_X11_Y18_N3
\uGPIO|SW_StatusR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|SW_StatusR~3_combout\,
	sclr => \ALT_INV_reset_ff~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|SW_StatusR\(4));

-- Location: LCCOMB_X12_Y18_N12
\read_data[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~12_combout\ = (\uGPIO|SW_StatusR\(4) & (\uGPIO|Equal1~1_combout\ & (!\mips_cpu|c|EX_MEM|q\(2) & !\Decoder|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|SW_StatusR\(4),
	datab => \uGPIO|Equal1~1_combout\,
	datac => \mips_cpu|c|EX_MEM|q\(2),
	datad => \Decoder|Equal3~0_combout\,
	combout => \read_data[4]~12_combout\);

-- Location: LCCOMB_X12_Y18_N0
\read_data[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~13_combout\ = (\Decoder|Equal1~7_combout\ & (((\mips_cpu|dp|MEM_WB|q[68]~5_combout\)))) # (!\Decoder|Equal1~7_combout\ & ((\mips_cpu|dp|MEM_WB|q[68]~5_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4)))) # 
-- (!\mips_cpu|dp|MEM_WB|q[68]~5_combout\ & (\read_data[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data[4]~12_combout\,
	datab => \Decoder|Equal1~7_combout\,
	datac => \mips_cpu|dp|MEM_WB|q[68]~5_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_b\(4),
	combout => \read_data[4]~13_combout\);

-- Location: LCCOMB_X12_Y18_N2
\read_data[4]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~14_combout\ = (\read_data[4]~13_combout\ & (((\Timer|CompareR\(4)) # (!\mips_cpu|dp|MEM_WB|q[68]~4_combout\)))) # (!\read_data[4]~13_combout\ & (\Timer|CounterR\(4) & ((\mips_cpu|dp|MEM_WB|q[68]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer|CounterR\(4),
	datab => \read_data[4]~13_combout\,
	datac => \Timer|CompareR\(4),
	datad => \mips_cpu|dp|MEM_WB|q[68]~4_combout\,
	combout => \read_data[4]~14_combout\);

-- Location: LCCOMB_X15_Y17_N2
\read_data[4]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \read_data[4]~15_combout\ = (\read_data[4]~14_combout\ & ((!\Decoder|Equal1~7_combout\) # (!\mips_cpu|c|EX_MEM|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|EX_MEM|q\(2),
	datac => \read_data[4]~14_combout\,
	datad => \Decoder|Equal1~7_combout\,
	combout => \read_data[4]~15_combout\);

-- Location: FF_X15_Y17_N3
\mips_cpu|dp|MEM_WB|q[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \read_data[4]~15_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(68));

-- Location: FF_X16_Y18_N17
\mips_cpu|dp|EX_MEM|q[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|alu|Mux0~4_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(69));

-- Location: FF_X15_Y17_N29
\mips_cpu|dp|MEM_WB|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(69),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(36));

-- Location: LCCOMB_X15_Y17_N28
\mips_cpu|dp|wd_mux|y[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[4]~6_combout\ = (\mips_cpu|c|MEM_WB|q\(0) & (\mips_cpu|dp|MEM_WB|q\(68))) # (!\mips_cpu|c|MEM_WB|q\(0) & ((\mips_cpu|dp|MEM_WB|q\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|MEM_WB|q\(68),
	datac => \mips_cpu|dp|MEM_WB|q\(36),
	datad => \mips_cpu|c|MEM_WB|q\(0),
	combout => \mips_cpu|dp|wd_mux|y[4]~6_combout\);

-- Location: LCCOMB_X21_Y20_N12
\mips_cpu|dp|wd_mux|y[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[4]~7_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(4))) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|wd_mux|y[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(4),
	datac => \mips_cpu|dp|wd_mux|y[4]~6_combout\,
	combout => \mips_cpu|dp|wd_mux|y[4]~7_combout\);

-- Location: FF_X20_Y19_N15
\mips_cpu|dp|rf|R17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|wd_mux|y[4]~7_combout\,
	sload => VCC,
	ena => \mips_cpu|dp|rf|Decoder0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R17\(4));

-- Location: LCCOMB_X20_Y19_N14
\mips_cpu|dp|rf|Mux59~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~9_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(4))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R17\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R17\(4),
	datad => \mips_cpu|dp|rf|R25\(4),
	combout => \mips_cpu|dp|rf|Mux59~9_combout\);

-- Location: LCCOMB_X20_Y18_N30
\mips_cpu|dp|rf|Mux59~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~10_combout\ = (\mips_cpu|dp|rf|Mux59~9_combout\ & (((\mips_cpu|dp|rf|R29\(4))) # (!\mips_cpu|dp|IF_ID|q\(23)))) # (!\mips_cpu|dp|rf|Mux59~9_combout\ & (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R21\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~9_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R29\(4),
	datad => \mips_cpu|dp|rf|R21\(4),
	combout => \mips_cpu|dp|rf|Mux59~10_combout\);

-- Location: LCCOMB_X20_Y22_N22
\mips_cpu|dp|rf|Mux59~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~11_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R24\(4))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R16\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R16\(4),
	datad => \mips_cpu|dp|rf|R24\(4),
	combout => \mips_cpu|dp|rf|Mux59~11_combout\);

-- Location: LCCOMB_X21_Y22_N24
\mips_cpu|dp|rf|Mux59~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~12_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|Mux59~11_combout\ & ((\mips_cpu|dp|rf|R28\(4)))) # (!\mips_cpu|dp|rf|Mux59~11_combout\ & (\mips_cpu|dp|rf|R20\(4))))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (((\mips_cpu|dp|rf|Mux59~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R20\(4),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R28\(4),
	datad => \mips_cpu|dp|rf|Mux59~11_combout\,
	combout => \mips_cpu|dp|rf|Mux59~12_combout\);

-- Location: LCCOMB_X20_Y20_N30
\mips_cpu|dp|rf|Mux59~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~13_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|Mux59~10_combout\)) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- ((\mips_cpu|dp|rf|Mux59~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|Mux59~10_combout\,
	datac => \mips_cpu|dp|rf|Mux59~12_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux59~13_combout\);

-- Location: LCCOMB_X22_Y19_N30
\mips_cpu|dp|rf|Mux59~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~7_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24)) # ((\mips_cpu|dp|rf|R22\(4))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R18\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R22\(4),
	datad => \mips_cpu|dp|rf|R18\(4),
	combout => \mips_cpu|dp|rf|Mux59~7_combout\);

-- Location: LCCOMB_X23_Y19_N22
\mips_cpu|dp|rf|Mux59~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~8_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux59~7_combout\ & ((\mips_cpu|dp|rf|R30\(4)))) # (!\mips_cpu|dp|rf|Mux59~7_combout\ & (\mips_cpu|dp|rf|R26\(4))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (((\mips_cpu|dp|rf|Mux59~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R26\(4),
	datac => \mips_cpu|dp|rf|R30\(4),
	datad => \mips_cpu|dp|rf|Mux59~7_combout\,
	combout => \mips_cpu|dp|rf|Mux59~8_combout\);

-- Location: LCCOMB_X23_Y17_N12
\mips_cpu|dp|rf|Mux59~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~14_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|IF_ID|q\(23))) # (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R23\(4)))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R19\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R19\(4),
	datad => \mips_cpu|dp|rf|R23\(4),
	combout => \mips_cpu|dp|rf|Mux59~14_combout\);

-- Location: LCCOMB_X23_Y17_N6
\mips_cpu|dp|rf|Mux59~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~15_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux59~14_combout\ & ((\mips_cpu|dp|rf|R31\(4)))) # (!\mips_cpu|dp|rf|Mux59~14_combout\ & (\mips_cpu|dp|rf|R27\(4))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (((\mips_cpu|dp|rf|Mux59~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|R27\(4),
	datac => \mips_cpu|dp|rf|R31\(4),
	datad => \mips_cpu|dp|rf|Mux59~14_combout\,
	combout => \mips_cpu|dp|rf|Mux59~15_combout\);

-- Location: LCCOMB_X23_Y17_N24
\mips_cpu|dp|rf|Mux59~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~16_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|Mux59~13_combout\ & ((\mips_cpu|dp|rf|Mux59~15_combout\))) # (!\mips_cpu|dp|rf|Mux59~13_combout\ & (\mips_cpu|dp|rf|Mux59~8_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|Mux59~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|Mux59~13_combout\,
	datac => \mips_cpu|dp|rf|Mux59~8_combout\,
	datad => \mips_cpu|dp|rf|Mux59~15_combout\,
	combout => \mips_cpu|dp|rf|Mux59~16_combout\);

-- Location: LCCOMB_X20_Y20_N8
\mips_cpu|dp|rf|Mux59~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~17_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R6\(4))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R4\(4),
	datad => \mips_cpu|dp|rf|R6\(4),
	combout => \mips_cpu|dp|rf|Mux59~17_combout\);

-- Location: LCCOMB_X20_Y21_N14
\mips_cpu|dp|rf|Mux59~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~18_combout\ = (\mips_cpu|dp|rf|Mux59~17_combout\ & (((\mips_cpu|dp|rf|R7\(4))) # (!\mips_cpu|dp|IF_ID|q\(21)))) # (!\mips_cpu|dp|rf|Mux59~17_combout\ & (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R5\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~17_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R7\(4),
	datad => \mips_cpu|dp|rf|R5\(4),
	combout => \mips_cpu|dp|rf|Mux59~18_combout\);

-- Location: LCCOMB_X21_Y21_N12
\mips_cpu|dp|rf|Mux59~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~19_combout\ = (\mips_cpu|dp|rf|Mux59~3_combout\ & ((\mips_cpu|dp|rf|Mux59~4_combout\ & ((\mips_cpu|dp|rf|Mux59~18_combout\))) # (!\mips_cpu|dp|rf|Mux59~4_combout\ & (\mips_cpu|dp|rf|R1\(4))))) # (!\mips_cpu|dp|rf|Mux59~3_combout\ & 
-- (\mips_cpu|dp|rf|Mux59~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~3_combout\,
	datab => \mips_cpu|dp|rf|Mux59~4_combout\,
	datac => \mips_cpu|dp|rf|R1\(4),
	datad => \mips_cpu|dp|rf|Mux59~18_combout\,
	combout => \mips_cpu|dp|rf|Mux59~19_combout\);

-- Location: LCCOMB_X21_Y18_N30
\mips_cpu|dp|rf|Mux59~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~20_combout\ = (\mips_cpu|dp|rf|Mux59~19_combout\ & (((\mips_cpu|dp|rf|R3\(4)) # (!\mips_cpu|dp|rf|Mux59~2_combout\)))) # (!\mips_cpu|dp|rf|Mux59~19_combout\ & (\mips_cpu|dp|rf|R2\(4) & ((\mips_cpu|dp|rf|Mux59~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R2\(4),
	datab => \mips_cpu|dp|rf|Mux59~19_combout\,
	datac => \mips_cpu|dp|rf|R3\(4),
	datad => \mips_cpu|dp|rf|Mux59~2_combout\,
	combout => \mips_cpu|dp|rf|Mux59~20_combout\);

-- Location: LCCOMB_X21_Y17_N22
\mips_cpu|dp|rf|Mux59~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~21_combout\ = (\mips_cpu|dp|rf|Mux59~0_combout\ & (((\mips_cpu|dp|rf|Mux59~1_combout\)))) # (!\mips_cpu|dp|rf|Mux59~0_combout\ & ((\mips_cpu|dp|rf|Mux59~1_combout\ & (\mips_cpu|dp|rf|Mux59~16_combout\)) # 
-- (!\mips_cpu|dp|rf|Mux59~1_combout\ & ((\mips_cpu|dp|rf|Mux59~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~16_combout\,
	datab => \mips_cpu|dp|rf|Mux59~0_combout\,
	datac => \mips_cpu|dp|rf|Mux59~20_combout\,
	datad => \mips_cpu|dp|rf|Mux59~1_combout\,
	combout => \mips_cpu|dp|rf|Mux59~21_combout\);

-- Location: LCCOMB_X20_Y17_N20
\mips_cpu|dp|rf|Mux59~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~5_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (((\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R9\(4)))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R8\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R8\(4),
	datac => \mips_cpu|dp|rf|R9\(4),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux59~5_combout\);

-- Location: LCCOMB_X19_Y17_N12
\mips_cpu|dp|rf|Mux59~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~6_combout\ = (\mips_cpu|dp|rf|Mux59~5_combout\ & ((\mips_cpu|dp|rf|R11\(4)) # ((!\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|rf|Mux59~5_combout\ & (((\mips_cpu|dp|rf|R10\(4) & \mips_cpu|dp|IF_ID|q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~5_combout\,
	datab => \mips_cpu|dp|rf|R11\(4),
	datac => \mips_cpu|dp|rf|R10\(4),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|rf|Mux59~6_combout\);

-- Location: LCCOMB_X21_Y20_N2
\mips_cpu|dp|rf|Mux59~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~22_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|IF_ID|q\(21)) # ((\mips_cpu|dp|rf|R14\(4))))) # (!\mips_cpu|dp|IF_ID|q\(22) & (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|R12\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R14\(4),
	datad => \mips_cpu|dp|rf|R12\(4),
	combout => \mips_cpu|dp|rf|Mux59~22_combout\);

-- Location: LCCOMB_X22_Y20_N26
\mips_cpu|dp|rf|Mux59~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~23_combout\ = (\mips_cpu|dp|rf|Mux59~22_combout\ & ((\mips_cpu|dp|rf|R15\(4)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|rf|Mux59~22_combout\ & (((\mips_cpu|dp|rf|R13\(4) & \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(4),
	datab => \mips_cpu|dp|rf|R13\(4),
	datac => \mips_cpu|dp|rf|Mux59~22_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux59~23_combout\);

-- Location: LCCOMB_X19_Y17_N16
\mips_cpu|dp|rf|Mux59~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux59~24_combout\ = (\mips_cpu|dp|rf|Mux59~21_combout\ & (((\mips_cpu|dp|rf|Mux59~23_combout\) # (!\mips_cpu|dp|rf|Mux59~0_combout\)))) # (!\mips_cpu|dp|rf|Mux59~21_combout\ & (\mips_cpu|dp|rf|Mux59~6_combout\ & 
-- (\mips_cpu|dp|rf|Mux59~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~21_combout\,
	datab => \mips_cpu|dp|rf|Mux59~6_combout\,
	datac => \mips_cpu|dp|rf|Mux59~0_combout\,
	datad => \mips_cpu|dp|rf|Mux59~23_combout\,
	combout => \mips_cpu|dp|rf|Mux59~24_combout\);

-- Location: LCCOMB_X14_Y20_N24
\mips_cpu|dp|srcbmux|y[3]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[3]~13_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|IF_ID|q\(3) & !\mips_cpu|c|md|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|IF_ID|q\(3),
	datad => \mips_cpu|c|md|Decoder0~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[3]~13_combout\);

-- Location: LCCOMB_X14_Y20_N2
\mips_cpu|dp|alu|b2[3]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[3]~28_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[3]~13_combout\) # ((\mips_cpu|dp|rf|Mux28~19_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|rf|Mux28~19_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|srcbmux|y[3]~13_combout\,
	combout => \mips_cpu|dp|alu|b2[3]~28_combout\);

-- Location: LCCOMB_X20_Y19_N24
\mips_cpu|dp|rf|Mux60~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~0_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R25\(3))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R17\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R25\(3),
	datad => \mips_cpu|dp|rf|R17\(3),
	combout => \mips_cpu|dp|rf|Mux60~0_combout\);

-- Location: LCCOMB_X20_Y18_N0
\mips_cpu|dp|rf|Mux60~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~1_combout\ = (\mips_cpu|dp|rf|Mux60~0_combout\ & ((\mips_cpu|dp|rf|R29\(3)) # ((!\mips_cpu|dp|IF_ID|q\(23))))) # (!\mips_cpu|dp|rf|Mux60~0_combout\ & (((\mips_cpu|dp|rf|R21\(3) & \mips_cpu|dp|IF_ID|q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R29\(3),
	datab => \mips_cpu|dp|rf|Mux60~0_combout\,
	datac => \mips_cpu|dp|rf|R21\(3),
	datad => \mips_cpu|dp|IF_ID|q\(23),
	combout => \mips_cpu|dp|rf|Mux60~1_combout\);

-- Location: LCCOMB_X22_Y17_N4
\mips_cpu|dp|rf|Mux60~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~7_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & (((\mips_cpu|dp|rf|R23\(3)) # (\mips_cpu|dp|IF_ID|q\(24))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|R19\(3) & ((!\mips_cpu|dp|IF_ID|q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|rf|R19\(3),
	datac => \mips_cpu|dp|rf|R23\(3),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|rf|Mux60~7_combout\);

-- Location: LCCOMB_X22_Y17_N18
\mips_cpu|dp|rf|Mux60~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~8_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux60~7_combout\ & ((\mips_cpu|dp|rf|R31\(3)))) # (!\mips_cpu|dp|rf|Mux60~7_combout\ & (\mips_cpu|dp|rf|R27\(3))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|Mux60~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|Mux60~7_combout\,
	datac => \mips_cpu|dp|rf|R27\(3),
	datad => \mips_cpu|dp|rf|R31\(3),
	combout => \mips_cpu|dp|rf|Mux60~8_combout\);

-- Location: LCCOMB_X22_Y19_N26
\mips_cpu|dp|rf|Mux60~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~2_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|IF_ID|q\(24)) # ((\mips_cpu|dp|rf|R22\(3))))) # (!\mips_cpu|dp|IF_ID|q\(23) & (!\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|R18\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(23),
	datab => \mips_cpu|dp|IF_ID|q\(24),
	datac => \mips_cpu|dp|rf|R22\(3),
	datad => \mips_cpu|dp|rf|R18\(3),
	combout => \mips_cpu|dp|rf|Mux60~2_combout\);

-- Location: LCCOMB_X23_Y19_N24
\mips_cpu|dp|rf|Mux60~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~3_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|rf|Mux60~2_combout\ & ((\mips_cpu|dp|rf|R30\(3)))) # (!\mips_cpu|dp|rf|Mux60~2_combout\ & (\mips_cpu|dp|rf|R26\(3))))) # (!\mips_cpu|dp|IF_ID|q\(24) & 
-- (\mips_cpu|dp|rf|Mux60~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|rf|Mux60~2_combout\,
	datac => \mips_cpu|dp|rf|R26\(3),
	datad => \mips_cpu|dp|rf|R30\(3),
	combout => \mips_cpu|dp|rf|Mux60~3_combout\);

-- Location: LCCOMB_X20_Y23_N0
\mips_cpu|dp|rf|Mux60~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~4_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & ((\mips_cpu|dp|IF_ID|q\(23)) # ((\mips_cpu|dp|rf|R24\(3))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|R16\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R24\(3),
	datad => \mips_cpu|dp|rf|R16\(3),
	combout => \mips_cpu|dp|rf|Mux60~4_combout\);

-- Location: LCCOMB_X20_Y22_N8
\mips_cpu|dp|rf|Mux60~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~5_combout\ = (\mips_cpu|dp|IF_ID|q\(23) & ((\mips_cpu|dp|rf|Mux60~4_combout\ & (\mips_cpu|dp|rf|R28\(3))) # (!\mips_cpu|dp|rf|Mux60~4_combout\ & ((\mips_cpu|dp|rf|R20\(3)))))) # (!\mips_cpu|dp|IF_ID|q\(23) & 
-- (((\mips_cpu|dp|rf|Mux60~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R28\(3),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|R20\(3),
	datad => \mips_cpu|dp|rf|Mux60~4_combout\,
	combout => \mips_cpu|dp|rf|Mux60~5_combout\);

-- Location: LCCOMB_X20_Y20_N10
\mips_cpu|dp|rf|Mux60~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~6_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|Mux60~3_combout\)) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- ((\mips_cpu|dp|rf|Mux60~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~3_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|rf|Mux60~5_combout\,
	combout => \mips_cpu|dp|rf|Mux60~6_combout\);

-- Location: LCCOMB_X20_Y20_N4
\mips_cpu|dp|rf|Mux60~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~9_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|rf|Mux60~6_combout\ & ((\mips_cpu|dp|rf|Mux60~8_combout\))) # (!\mips_cpu|dp|rf|Mux60~6_combout\ & (\mips_cpu|dp|rf|Mux60~1_combout\)))) # (!\mips_cpu|dp|IF_ID|q\(21) & 
-- (((\mips_cpu|dp|rf|Mux60~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|Mux60~1_combout\,
	datac => \mips_cpu|dp|rf|Mux60~8_combout\,
	datad => \mips_cpu|dp|rf|Mux60~6_combout\,
	combout => \mips_cpu|dp|rf|Mux60~9_combout\);

-- Location: LCCOMB_X20_Y20_N22
\mips_cpu|dp|rf|Mux60~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~12_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22)) # (\mips_cpu|dp|rf|R5\(3))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (\mips_cpu|dp|rf|R4\(3) & (!\mips_cpu|dp|IF_ID|q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|rf|R4\(3),
	datac => \mips_cpu|dp|IF_ID|q\(22),
	datad => \mips_cpu|dp|rf|R5\(3),
	combout => \mips_cpu|dp|rf|Mux60~12_combout\);

-- Location: LCCOMB_X20_Y21_N0
\mips_cpu|dp|rf|Mux60~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~13_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|Mux60~12_combout\ & ((\mips_cpu|dp|rf|R7\(3)))) # (!\mips_cpu|dp|rf|Mux60~12_combout\ & (\mips_cpu|dp|rf|R6\(3))))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (\mips_cpu|dp|rf|Mux60~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|Mux60~12_combout\,
	datac => \mips_cpu|dp|rf|R6\(3),
	datad => \mips_cpu|dp|rf|R7\(3),
	combout => \mips_cpu|dp|rf|Mux60~13_combout\);

-- Location: LCCOMB_X20_Y21_N20
\mips_cpu|dp|rf|Mux60~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~14_combout\ = (\mips_cpu|dp|rf|Mux59~4_combout\ & ((\mips_cpu|dp|rf|Mux60~13_combout\) # ((!\mips_cpu|dp|rf|Mux59~3_combout\)))) # (!\mips_cpu|dp|rf|Mux59~4_combout\ & (((\mips_cpu|dp|rf|Mux59~3_combout\ & \mips_cpu|dp|rf|R1\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~13_combout\,
	datab => \mips_cpu|dp|rf|Mux59~4_combout\,
	datac => \mips_cpu|dp|rf|Mux59~3_combout\,
	datad => \mips_cpu|dp|rf|R1\(3),
	combout => \mips_cpu|dp|rf|Mux60~14_combout\);

-- Location: LCCOMB_X21_Y18_N6
\mips_cpu|dp|rf|Mux60~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~15_combout\ = (\mips_cpu|dp|rf|Mux59~2_combout\ & ((\mips_cpu|dp|rf|Mux60~14_combout\ & (\mips_cpu|dp|rf|R3\(3))) # (!\mips_cpu|dp|rf|Mux60~14_combout\ & ((\mips_cpu|dp|rf|R2\(3)))))) # (!\mips_cpu|dp|rf|Mux59~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux60~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux59~2_combout\,
	datab => \mips_cpu|dp|rf|Mux60~14_combout\,
	datac => \mips_cpu|dp|rf|R3\(3),
	datad => \mips_cpu|dp|rf|R2\(3),
	combout => \mips_cpu|dp|rf|Mux60~15_combout\);

-- Location: LCCOMB_X19_Y17_N18
\mips_cpu|dp|rf|Mux60~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~10_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & (((\mips_cpu|dp|IF_ID|q\(22))))) # (!\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R10\(3)))) # (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|rf|R8\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R8\(3),
	datab => \mips_cpu|dp|IF_ID|q\(21),
	datac => \mips_cpu|dp|rf|R10\(3),
	datad => \mips_cpu|dp|IF_ID|q\(22),
	combout => \mips_cpu|dp|rf|Mux60~10_combout\);

-- Location: LCCOMB_X20_Y17_N24
\mips_cpu|dp|rf|Mux60~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~11_combout\ = (\mips_cpu|dp|rf|Mux60~10_combout\ & ((\mips_cpu|dp|rf|R11\(3)) # ((!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|rf|Mux60~10_combout\ & (((\mips_cpu|dp|rf|R9\(3) & \mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R11\(3),
	datab => \mips_cpu|dp|rf|Mux60~10_combout\,
	datac => \mips_cpu|dp|rf|R9\(3),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux60~11_combout\);

-- Location: LCCOMB_X21_Y17_N16
\mips_cpu|dp|rf|Mux60~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~16_combout\ = (\mips_cpu|dp|rf|Mux59~1_combout\ & (((\mips_cpu|dp|rf|Mux59~0_combout\)))) # (!\mips_cpu|dp|rf|Mux59~1_combout\ & ((\mips_cpu|dp|rf|Mux59~0_combout\ & ((\mips_cpu|dp|rf|Mux60~11_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux59~0_combout\ & (\mips_cpu|dp|rf|Mux60~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~15_combout\,
	datab => \mips_cpu|dp|rf|Mux59~1_combout\,
	datac => \mips_cpu|dp|rf|Mux59~0_combout\,
	datad => \mips_cpu|dp|rf|Mux60~11_combout\,
	combout => \mips_cpu|dp|rf|Mux60~16_combout\);

-- Location: LCCOMB_X22_Y20_N28
\mips_cpu|dp|rf|Mux60~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~17_combout\ = (\mips_cpu|dp|IF_ID|q\(21) & ((\mips_cpu|dp|IF_ID|q\(22)) # ((\mips_cpu|dp|rf|R13\(3))))) # (!\mips_cpu|dp|IF_ID|q\(21) & (!\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|R12\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(21),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|rf|R13\(3),
	datad => \mips_cpu|dp|rf|R12\(3),
	combout => \mips_cpu|dp|rf|Mux60~17_combout\);

-- Location: LCCOMB_X21_Y20_N10
\mips_cpu|dp|rf|Mux60~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~18_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & ((\mips_cpu|dp|rf|Mux60~17_combout\ & (\mips_cpu|dp|rf|R15\(3))) # (!\mips_cpu|dp|rf|Mux60~17_combout\ & ((\mips_cpu|dp|rf|R14\(3)))))) # (!\mips_cpu|dp|IF_ID|q\(22) & 
-- (((\mips_cpu|dp|rf|Mux60~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|rf|R15\(3),
	datac => \mips_cpu|dp|rf|R14\(3),
	datad => \mips_cpu|dp|rf|Mux60~17_combout\,
	combout => \mips_cpu|dp|rf|Mux60~18_combout\);

-- Location: LCCOMB_X21_Y17_N18
\mips_cpu|dp|rf|Mux60~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux60~19_combout\ = (\mips_cpu|dp|rf|Mux60~16_combout\ & (((\mips_cpu|dp|rf|Mux60~18_combout\) # (!\mips_cpu|dp|rf|Mux59~1_combout\)))) # (!\mips_cpu|dp|rf|Mux60~16_combout\ & (\mips_cpu|dp|rf|Mux60~9_combout\ & 
-- ((\mips_cpu|dp|rf|Mux59~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux60~9_combout\,
	datab => \mips_cpu|dp|rf|Mux60~16_combout\,
	datac => \mips_cpu|dp|rf|Mux60~18_combout\,
	datad => \mips_cpu|dp|rf|Mux59~1_combout\,
	combout => \mips_cpu|dp|rf|Mux60~19_combout\);

-- Location: LCCOMB_X15_Y20_N24
\mips_cpu|dp|alu|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~8_combout\ = ((\mips_cpu|dp|alu|b2[3]~28_combout\ $ (\mips_cpu|dp|rf|Mux60~19_combout\ $ (!\mips_cpu|dp|alu|Add0~7\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~9\ = CARRY((\mips_cpu|dp|alu|b2[3]~28_combout\ & ((\mips_cpu|dp|rf|Mux60~19_combout\) # (!\mips_cpu|dp|alu|Add0~7\))) # (!\mips_cpu|dp|alu|b2[3]~28_combout\ & (\mips_cpu|dp|rf|Mux60~19_combout\ & !\mips_cpu|dp|alu|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[3]~28_combout\,
	datab => \mips_cpu|dp|rf|Mux60~19_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~7\,
	combout => \mips_cpu|dp|alu|Add0~8_combout\,
	cout => \mips_cpu|dp|alu|Add0~9\);

-- Location: LCCOMB_X15_Y20_N26
\mips_cpu|dp|alu|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~10_combout\ = (\mips_cpu|dp|alu|b2[4]~27_combout\ & ((\mips_cpu|dp|rf|Mux59~24_combout\ & (\mips_cpu|dp|alu|Add0~9\ & VCC)) # (!\mips_cpu|dp|rf|Mux59~24_combout\ & (!\mips_cpu|dp|alu|Add0~9\)))) # (!\mips_cpu|dp|alu|b2[4]~27_combout\ 
-- & ((\mips_cpu|dp|rf|Mux59~24_combout\ & (!\mips_cpu|dp|alu|Add0~9\)) # (!\mips_cpu|dp|rf|Mux59~24_combout\ & ((\mips_cpu|dp|alu|Add0~9\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~11\ = CARRY((\mips_cpu|dp|alu|b2[4]~27_combout\ & (!\mips_cpu|dp|rf|Mux59~24_combout\ & !\mips_cpu|dp|alu|Add0~9\)) # (!\mips_cpu|dp|alu|b2[4]~27_combout\ & ((!\mips_cpu|dp|alu|Add0~9\) # (!\mips_cpu|dp|rf|Mux59~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[4]~27_combout\,
	datab => \mips_cpu|dp|rf|Mux59~24_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~9\,
	combout => \mips_cpu|dp|alu|Add0~10_combout\,
	cout => \mips_cpu|dp|alu|Add0~11\);

-- Location: LCCOMB_X15_Y20_N28
\mips_cpu|dp|alu|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~12_combout\ = ((\mips_cpu|dp|alu|b2[5]~50_combout\ $ (\mips_cpu|dp|rf|Mux58~2_combout\ $ (!\mips_cpu|dp|alu|Add0~11\)))) # (GND)
-- \mips_cpu|dp|alu|Add0~13\ = CARRY((\mips_cpu|dp|alu|b2[5]~50_combout\ & ((\mips_cpu|dp|rf|Mux58~2_combout\) # (!\mips_cpu|dp|alu|Add0~11\))) # (!\mips_cpu|dp|alu|b2[5]~50_combout\ & (\mips_cpu|dp|rf|Mux58~2_combout\ & !\mips_cpu|dp|alu|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|b2[5]~50_combout\,
	datab => \mips_cpu|dp|rf|Mux58~2_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~11\,
	combout => \mips_cpu|dp|alu|Add0~12_combout\,
	cout => \mips_cpu|dp|alu|Add0~13\);

-- Location: LCCOMB_X15_Y20_N30
\mips_cpu|dp|alu|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Add0~14_combout\ = (\mips_cpu|dp|rf|Mux57~0_combout\ & ((\mips_cpu|dp|alu|b2[6]~49_combout\ & (\mips_cpu|dp|alu|Add0~13\ & VCC)) # (!\mips_cpu|dp|alu|b2[6]~49_combout\ & (!\mips_cpu|dp|alu|Add0~13\)))) # (!\mips_cpu|dp|rf|Mux57~0_combout\ 
-- & ((\mips_cpu|dp|alu|b2[6]~49_combout\ & (!\mips_cpu|dp|alu|Add0~13\)) # (!\mips_cpu|dp|alu|b2[6]~49_combout\ & ((\mips_cpu|dp|alu|Add0~13\) # (GND)))))
-- \mips_cpu|dp|alu|Add0~15\ = CARRY((\mips_cpu|dp|rf|Mux57~0_combout\ & (!\mips_cpu|dp|alu|b2[6]~49_combout\ & !\mips_cpu|dp|alu|Add0~13\)) # (!\mips_cpu|dp|rf|Mux57~0_combout\ & ((!\mips_cpu|dp|alu|Add0~13\) # (!\mips_cpu|dp|alu|b2[6]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~0_combout\,
	datab => \mips_cpu|dp|alu|b2[6]~49_combout\,
	datad => VCC,
	cin => \mips_cpu|dp|alu|Add0~13\,
	combout => \mips_cpu|dp|alu|Add0~14_combout\,
	cout => \mips_cpu|dp|alu|Add0~15\);

-- Location: LCCOMB_X16_Y21_N12
\mips_cpu|dp|alu|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux56~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[7]~18_combout\))) # (!\mips_cpu|dp|rf|Mux56~0_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[7]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux56~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|srcbmux|y[7]~18_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux24~2_combout\);

-- Location: LCCOMB_X17_Y17_N0
\mips_cpu|dp|alu|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux24~3_combout\ = (\mips_cpu|dp|alu|Mux24~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~16_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Add0~16_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Mux24~2_combout\,
	combout => \mips_cpu|dp|alu|Mux24~3_combout\);

-- Location: FF_X17_Y21_N31
\mips_cpu|dp|IF_ID|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(15),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(15));

-- Location: LCCOMB_X17_Y21_N30
\mips_cpu|dp|sze|y[31]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|sze|y[31]~0_combout\ = (\mips_cpu|dp|IF_ID|q\(15) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # (\mips_cpu|c|md|WideOr1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \mips_cpu|dp|IF_ID|q\(15),
	datad => \mips_cpu|c|md|WideOr1~0_combout\,
	combout => \mips_cpu|dp|sze|y[31]~0_combout\);

-- Location: LCCOMB_X19_Y23_N12
\mips_cpu|dp|pcmux|y[18]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[18]~44_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcreg|q[3]~6_combout\) # (\mips_cpu|dp|rf|Mux13~0_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[18]~32_combout\ & 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[18]~32_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux13~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[18]~44_combout\);

-- Location: LCCOMB_X19_Y23_N30
\mips_cpu|dp|pcmux|y[18]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[18]~45_combout\ = (\mips_cpu|dp|pcmux|y[18]~44_combout\ & (((\mips_cpu|dp|IF_ID|q\(16))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\))) # (!\mips_cpu|dp|pcmux|y[18]~44_combout\ & (\mips_cpu|dp|pcreg|q[3]~6_combout\ & 
-- ((\mips_cpu|dp|IF_ID_pcplus4|q\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[18]~44_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(16),
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(18),
	combout => \mips_cpu|dp|pcmux|y[18]~45_combout\);

-- Location: FF_X19_Y23_N31
\mips_cpu|dp|pcreg|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[18]~45_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(18));

-- Location: FF_X15_Y22_N3
\mips_cpu|dp|IF_ID_pcplus4|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[18]~61_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(18));

-- Location: LCCOMB_X16_Y22_N26
\mips_cpu|dp|wd_mux|y[18]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[18]~30_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(18) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(18),
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \mips_cpu|c|md|Selector8~0_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|dp|wd_mux|y[18]~30_combout\);

-- Location: FF_X16_Y22_N27
\mips_cpu|dp|rf|R31[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[18]~30_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(18));

-- Location: LCCOMB_X19_Y19_N20
\mips_cpu|dp|rf|Mux13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux13~0_combout\ = (\mips_cpu|dp|rf|R31\(18) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(18),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux13~0_combout\);

-- Location: FF_X20_Y20_N23
\mips_cpu|dp|IF_ID|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(22),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(22));

-- Location: LCCOMB_X22_Y17_N6
\mips_cpu|dp|rf|Mux58~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~0_combout\ = (\mips_cpu|dp|IF_ID|q\(25) & \mips_cpu|dp|IF_ID|q\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|IF_ID|q\(25),
	datad => \mips_cpu|dp|IF_ID|q\(24),
	combout => \mips_cpu|dp|rf|Mux58~0_combout\);

-- Location: LCCOMB_X20_Y23_N12
\mips_cpu|dp|rf|Mux58~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux58~1_combout\ = (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|IF_ID|q\(23) & (\mips_cpu|dp|rf|Mux58~0_combout\ & \mips_cpu|dp|IF_ID|q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(22),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|rf|Mux58~0_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|dp|rf|Mux58~1_combout\);

-- Location: LCCOMB_X20_Y23_N22
\mips_cpu|dp|rf|Mux57~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux57~0_combout\ = (\mips_cpu|dp|rf|R31\(6) & \mips_cpu|dp|rf|Mux58~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|R31\(6),
	datad => \mips_cpu|dp|rf|Mux58~1_combout\,
	combout => \mips_cpu|dp|rf|Mux57~0_combout\);

-- Location: LCCOMB_X15_Y20_N12
\mips_cpu|dp|alu|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux25~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|rf|Mux57~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|srcbmux|y[6]~19_combout\))) # (!\mips_cpu|dp|rf|Mux57~0_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|srcbmux|y[6]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux57~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|srcbmux|y[6]~19_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux25~2_combout\);

-- Location: LCCOMB_X15_Y20_N6
\mips_cpu|dp|alu|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux25~3_combout\ = (\mips_cpu|dp|alu|Mux25~2_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|dp|alu|Add0~14_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux25~2_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~14_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux25~3_combout\);

-- Location: FF_X16_Y21_N17
\mips_cpu|dp|IF_ID|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(14),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(14));

-- Location: LCCOMB_X19_Y23_N14
\mips_cpu|dp|wrmux|y[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wrmux|y[3]~4_combout\ = (\mips_cpu|c|ID_EX|q\(9) & ((\mips_cpu|dp|IF_ID|q\(14)))) # (!\mips_cpu|c|ID_EX|q\(9) & (\mips_cpu|dp|IF_ID|q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|ID_EX|q\(9),
	datac => \mips_cpu|dp|IF_ID|q\(19),
	datad => \mips_cpu|dp|IF_ID|q\(14),
	combout => \mips_cpu|dp|wrmux|y[3]~4_combout\);

-- Location: FF_X19_Y23_N15
\mips_cpu|dp|EX_MEM|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wrmux|y[3]~4_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|EX_MEM|q\(4));

-- Location: FF_X19_Y23_N21
\mips_cpu|dp|MEM_WB|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|EX_MEM|q\(4),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|MEM_WB|q\(3));

-- Location: LCCOMB_X22_Y21_N8
\mips_cpu|dp|rf|Decoder0~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Decoder0~49_combout\ = (\mips_cpu|dp|rf|Decoder0~13_combout\ & (\mips_cpu|dp|rf|Decoder0~34_combout\ & ((\mips_cpu|dp|MEM_WB|q\(3)) # (\mips_cpu|c|md|Selector8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|MEM_WB|q\(3),
	datab => \mips_cpu|dp|rf|Decoder0~13_combout\,
	datac => \mips_cpu|dp|rf|Decoder0~34_combout\,
	datad => \mips_cpu|c|md|Selector8~1_combout\,
	combout => \mips_cpu|dp|rf|Decoder0~49_combout\);

-- Location: FF_X16_Y22_N11
\mips_cpu|dp|rf|R31[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[5]~16_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(5));

-- Location: LCCOMB_X20_Y23_N28
\mips_cpu|dp|rf|Mux26~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~1_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(5),
	combout => \mips_cpu|dp|rf|Mux26~1_combout\);

-- Location: LCCOMB_X17_Y20_N20
\mips_cpu|dp|srcbmux|y[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[5]~20_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(5)))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(5),
	datad => \mips_cpu|dp|rf|Mux26~1_combout\,
	combout => \mips_cpu|dp|srcbmux|y[5]~20_combout\);

-- Location: LCCOMB_X15_Y20_N2
\mips_cpu|dp|alu|Mux26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux26~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[5]~20_combout\ & ((\mips_cpu|dp|rf|Mux58~2_combout\) # (\mips_cpu|c|ad|Mux2~1_combout\))) # (!\mips_cpu|dp|srcbmux|y[5]~20_combout\ & 
-- (\mips_cpu|dp|rf|Mux58~2_combout\ & \mips_cpu|c|ad|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[5]~20_combout\,
	datab => \mips_cpu|dp|rf|Mux58~2_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux26~2_combout\);

-- Location: LCCOMB_X15_Y20_N4
\mips_cpu|dp|alu|Mux26~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux26~3_combout\ = (\mips_cpu|dp|alu|Mux26~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|alu|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Mux26~2_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Add0~12_combout\,
	combout => \mips_cpu|dp|alu|Mux26~3_combout\);

-- Location: M9K_X13_Y23_N0
\Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B8833B083B83B833B83B383B833B339FB9F0F008",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "insts_data.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_5ul2:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 26,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \mips_cpu|c|EX_MEM|q\(2),
	portbre => VCC,
	clk0 => \pll0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \pll0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	ena1 => \Decoder|Equal0~6_combout\,
	portadatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portbdatain => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAIN_bus\,
	portaaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Inst_Data_Mem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X17_Y21_N12
\mips_cpu|c|hazard|y[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|hazard|y[1]~0_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (\mips_cpu|c|md|Equal0~1_combout\ & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	combout => \mips_cpu|c|hazard|y[1]~0_combout\);

-- Location: LCCOMB_X17_Y21_N8
\mips_cpu|c|hazard|y[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|hazard|y[1]~1_combout\ = (!\mips_cpu|hz|stall~6_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & \mips_cpu|c|hazard|y[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|hz|stall~6_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \mips_cpu|c|hazard|y[1]~0_combout\,
	combout => \mips_cpu|c|hazard|y[1]~1_combout\);

-- Location: FF_X17_Y21_N9
\mips_cpu|c|ID_EX|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|hazard|y[1]~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(7));

-- Location: LCCOMB_X17_Y20_N30
\mips_cpu|c|ad|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux0~1_combout\ = (\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(7)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(6),
	datab => \mips_cpu|c|ad|Mux0~0_combout\,
	datad => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|c|ad|Mux0~1_combout\);

-- Location: LCCOMB_X17_Y20_N14
\mips_cpu|dp|srcbmux|y[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[4]~12_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & \mips_cpu|dp|IF_ID|q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|c|md|Decoder0~1_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(4),
	combout => \mips_cpu|dp|srcbmux|y[4]~12_combout\);

-- Location: LCCOMB_X17_Y20_N8
\mips_cpu|dp|alu|b2[4]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|b2[4]~27_combout\ = \mips_cpu|c|ad|Mux0~1_combout\ $ (((\mips_cpu|dp|srcbmux|y[4]~12_combout\) # ((\mips_cpu|dp|rf|Mux27~19_combout\ & !\mips_cpu|c|ID_EX|q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux0~1_combout\,
	datab => \mips_cpu|dp|rf|Mux27~19_combout\,
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|srcbmux|y[4]~12_combout\,
	combout => \mips_cpu|dp|alu|b2[4]~27_combout\);

-- Location: LCCOMB_X19_Y19_N28
\mips_cpu|dp|srcbmux|y[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[4]~11_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & ((\mips_cpu|dp|IF_ID|q\(4))))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~1_combout\,
	datab => \mips_cpu|c|ID_EX|q\(10),
	datac => \mips_cpu|dp|rf|Mux27~19_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(4),
	combout => \mips_cpu|dp|srcbmux|y[4]~11_combout\);

-- Location: LCCOMB_X15_Y20_N8
\mips_cpu|dp|alu|Mux27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux27~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[4]~11_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|rf|Mux59~24_combout\))) # (!\mips_cpu|dp|srcbmux|y[4]~11_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|rf|Mux59~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[4]~11_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|rf|Mux59~24_combout\,
	combout => \mips_cpu|dp|alu|Mux27~2_combout\);

-- Location: LCCOMB_X15_Y20_N14
\mips_cpu|dp|alu|Mux27~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux27~3_combout\ = (\mips_cpu|dp|alu|Mux27~2_combout\) # ((\mips_cpu|dp|alu|Add0~10_combout\ & (!\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Add0~10_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Mux27~2_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux27~3_combout\);

-- Location: FF_X17_Y20_N1
\mips_cpu|c|ID_EX|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(0));

-- Location: LCCOMB_X17_Y20_N0
\mips_cpu|c|ad|WideOr4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|WideOr4~0_combout\ = (\mips_cpu|c|ID_EX|q\(3)) # ((\mips_cpu|c|ID_EX|q\(2) & ((\mips_cpu|c|ID_EX|q\(0)) # (\mips_cpu|c|ID_EX|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(3),
	datab => \mips_cpu|c|ID_EX|q\(2),
	datac => \mips_cpu|c|ID_EX|q\(0),
	datad => \mips_cpu|c|ID_EX|q\(1),
	combout => \mips_cpu|c|ad|WideOr4~0_combout\);

-- Location: LCCOMB_X17_Y20_N12
\mips_cpu|c|ad|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux2~1_combout\ = (\mips_cpu|c|ID_EX|q\(7) & (((\mips_cpu|c|ad|WideOr4~0_combout\) # (!\mips_cpu|c|ad|Mux2~0_combout\)) # (!\mips_cpu|c|ID_EX|q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(6),
	datab => \mips_cpu|c|ad|Mux2~0_combout\,
	datac => \mips_cpu|c|ad|WideOr4~0_combout\,
	datad => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|c|ad|Mux2~1_combout\);

-- Location: LCCOMB_X17_Y19_N6
\mips_cpu|dp|srcbmux|y[3]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[3]~60_combout\ = (\mips_cpu|c|ID_EX|q\(10) & (!\mips_cpu|c|md|Decoder0~1_combout\ & (\mips_cpu|dp|IF_ID|q\(3)))) # (!\mips_cpu|c|ID_EX|q\(10) & (((\mips_cpu|dp|rf|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~1_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(3),
	datac => \mips_cpu|c|ID_EX|q\(10),
	datad => \mips_cpu|dp|rf|Mux28~19_combout\,
	combout => \mips_cpu|dp|srcbmux|y[3]~60_combout\);

-- Location: LCCOMB_X16_Y19_N22
\mips_cpu|dp|alu|Mux28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\ & ((\mips_cpu|dp|rf|Mux60~19_combout\) # (\mips_cpu|dp|srcbmux|y[3]~60_combout\))) # (!\mips_cpu|c|ad|Mux2~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux60~19_combout\ & \mips_cpu|dp|srcbmux|y[3]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux60~19_combout\,
	datad => \mips_cpu|dp|srcbmux|y[3]~60_combout\,
	combout => \mips_cpu|dp|alu|Mux28~2_combout\);

-- Location: LCCOMB_X16_Y19_N14
\mips_cpu|dp|alu|Mux28~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux28~3_combout\ = (\mips_cpu|dp|alu|Mux28~2_combout\) # ((!\mips_cpu|c|ad|Mux2~1_combout\ & (\mips_cpu|dp|alu|Add0~8_combout\ & \mips_cpu|c|ad|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux28~2_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|alu|Add0~8_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux28~3_combout\);

-- Location: LCCOMB_X15_Y24_N12
\mips_cpu|c|hazard|y[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|hazard|y[0]~2_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28)) # ((\mips_cpu|c|md|Equal0~1_combout\ & 
-- !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|c|hazard|y[0]~2_combout\);

-- Location: LCCOMB_X15_Y24_N14
\mips_cpu|c|hazard|y[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|hazard|y[0]~3_combout\ = (!\mips_cpu|hz|stall~6_combout\ & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & \mips_cpu|c|hazard|y[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|hz|stall~6_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \mips_cpu|c|hazard|y[0]~2_combout\,
	combout => \mips_cpu|c|hazard|y[0]~3_combout\);

-- Location: FF_X15_Y24_N15
\mips_cpu|c|ID_EX|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|hazard|y[0]~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(6));

-- Location: LCCOMB_X17_Y20_N28
\mips_cpu|c|ad|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|ad|Mux1~0_combout\ = ((\mips_cpu|c|ID_EX|q\(6) & ((!\mips_cpu|c|ID_EX|q\(2)) # (!\mips_cpu|c|ad|Mux0~0_combout\)))) # (!\mips_cpu|c|ID_EX|q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(6),
	datab => \mips_cpu|c|ad|Mux0~0_combout\,
	datac => \mips_cpu|c|ID_EX|q\(2),
	datad => \mips_cpu|c|ID_EX|q\(7),
	combout => \mips_cpu|c|ad|Mux1~0_combout\);

-- Location: LCCOMB_X17_Y17_N14
\mips_cpu|dp|alu|Mux29~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux29~5_combout\ = (\mips_cpu|dp|alu|Mux29~4_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~6_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ad|Mux1~0_combout\,
	datab => \mips_cpu|dp|alu|Add0~6_combout\,
	datac => \mips_cpu|c|ad|Mux2~1_combout\,
	datad => \mips_cpu|dp|alu|Mux29~4_combout\,
	combout => \mips_cpu|dp|alu|Mux29~5_combout\);

-- Location: LCCOMB_X17_Y21_N24
\mips_cpu|c|md|Selector8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector8~0_combout\ = (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	combout => \mips_cpu|c|md|Selector8~0_combout\);

-- Location: LCCOMB_X16_Y22_N18
\mips_cpu|dp|wd_mux|y[26]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[26]~22_combout\ = (\mips_cpu|c|md|Selector8~0_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(26) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~0_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(26),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \mips_cpu|dp|wd_mux|y[26]~22_combout\);

-- Location: FF_X16_Y22_N19
\mips_cpu|dp|rf|R31[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[26]~22_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(26));

-- Location: LCCOMB_X15_Y21_N10
\mips_cpu|dp|rf|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux5~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(26),
	combout => \mips_cpu|dp|rf|Mux5~0_combout\);

-- Location: LCCOMB_X14_Y23_N10
\mips_cpu|dp|wd_mux|y[12]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|wd_mux|y[12]~36_combout\ = (\mips_cpu|dp|IF_ID_pcplus4|q\(12) & (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(12),
	datac => \mips_cpu|c|md|Equal0~1_combout\,
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|dp|wd_mux|y[12]~36_combout\);

-- Location: FF_X14_Y23_N11
\mips_cpu|dp|rf|R31[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|wd_mux|y[12]~36_combout\,
	ena => \mips_cpu|dp|rf|Decoder0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|rf|R31\(12));

-- Location: LCCOMB_X14_Y23_N12
\mips_cpu|dp|rf|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux19~0_combout\ = (\mips_cpu|dp|rf|R31\(12) & \mips_cpu|dp|rf|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R31\(12),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \mips_cpu|dp|rf|Mux19~0_combout\);

-- Location: LCCOMB_X15_Y21_N8
\mips_cpu|dp|pcmux|y[12]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[12]~24_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Mux19~0_combout\)) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd2|y[12]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datab => \mips_cpu|dp|rf|Mux19~0_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[12]~20_combout\,
	combout => \mips_cpu|dp|pcmux|y[12]~24_combout\);

-- Location: LCCOMB_X15_Y21_N12
\mips_cpu|dp|pcmux|y[12]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[12]~25_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[12]~24_combout\ & ((\mips_cpu|dp|IF_ID|q\(10)))) # (!\mips_cpu|dp|pcmux|y[12]~24_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(12))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (\mips_cpu|dp|pcmux|y[12]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datab => \mips_cpu|dp|pcmux|y[12]~24_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(12),
	datad => \mips_cpu|dp|IF_ID|q\(10),
	combout => \mips_cpu|dp|pcmux|y[12]~25_combout\);

-- Location: FF_X15_Y21_N13
\mips_cpu|dp|pcreg|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[12]~25_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(12));

-- Location: FF_X14_Y19_N11
\mips_cpu|dp|IF_ID|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(9),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(9));

-- Location: LCCOMB_X14_Y22_N20
\mips_cpu|dp|pcmux|y[11]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[11]~22_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|rf|Mux20~0_combout\))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[11]~18_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|rf|Mux20~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[11]~22_combout\);

-- Location: LCCOMB_X14_Y22_N10
\mips_cpu|dp|pcmux|y[11]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[11]~23_combout\ = (\mips_cpu|dp|pcmux|y[11]~22_combout\ & ((\mips_cpu|dp|IF_ID|q\(9)) # ((!\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|dp|pcmux|y[11]~22_combout\ & (((\mips_cpu|dp|IF_ID_pcplus4|q\(11) & 
-- \mips_cpu|dp|pcreg|q[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(9),
	datab => \mips_cpu|dp|pcmux|y[11]~22_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(11),
	datad => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	combout => \mips_cpu|dp|pcmux|y[11]~23_combout\);

-- Location: FF_X14_Y22_N11
\mips_cpu|dp|pcreg|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[11]~23_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(11));

-- Location: FF_X20_Y20_N25
\mips_cpu|dp|IF_ID|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(17),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(17));

-- Location: LCCOMB_X22_Y19_N22
\mips_cpu|dp|rf|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux0~0_combout\ = (((!\mips_cpu|dp|IF_ID|q\(18)) # (!\mips_cpu|dp|IF_ID|q\(16))) # (!\mips_cpu|dp|IF_ID|q\(19))) # (!\mips_cpu|dp|IF_ID|q\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(17),
	datab => \mips_cpu|dp|IF_ID|q\(19),
	datac => \mips_cpu|dp|IF_ID|q\(16),
	datad => \mips_cpu|dp|IF_ID|q\(18),
	combout => \mips_cpu|dp|rf|Mux0~0_combout\);

-- Location: LCCOMB_X22_Y19_N16
\mips_cpu|dp|rf|Mux26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux26~0_combout\ = (\mips_cpu|dp|rf|Mux2~0_combout\ & (\mips_cpu|dp|rf|Mux2~4_combout\ & ((!\mips_cpu|dp|rf|Mux0~0_combout\) # (!\mips_cpu|dp|comb~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~0_combout\,
	datab => \mips_cpu|dp|comb~3_combout\,
	datac => \mips_cpu|dp|rf|Mux0~0_combout\,
	datad => \mips_cpu|dp|rf|Mux2~4_combout\,
	combout => \mips_cpu|dp|rf|Mux26~0_combout\);

-- Location: LCCOMB_X15_Y21_N26
\mips_cpu|dp|rf|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux21~0_combout\ = (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|rf|Mux26~0_combout\,
	datac => \mips_cpu|dp|rf|R31\(10),
	combout => \mips_cpu|dp|rf|Mux21~0_combout\);

-- Location: LCCOMB_X15_Y21_N30
\mips_cpu|dp|pcmux|y[10]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[10]~20_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|c|md|Selector8~1_combout\)))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|rf|Mux21~0_combout\)) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcadd2|y[10]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datab => \mips_cpu|dp|rf|Mux21~0_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcadd2|y[10]~16_combout\,
	combout => \mips_cpu|dp|pcmux|y[10]~20_combout\);

-- Location: LCCOMB_X15_Y21_N18
\mips_cpu|dp|pcmux|y[10]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[10]~21_combout\ = (\mips_cpu|dp|pcmux|y[10]~20_combout\ & (((\mips_cpu|dp|IF_ID|q\(8)) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|dp|pcmux|y[10]~20_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(10) & 
-- (\mips_cpu|dp|pcreg|q[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[10]~20_combout\,
	datab => \mips_cpu|dp|IF_ID_pcplus4|q\(10),
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(8),
	combout => \mips_cpu|dp|pcmux|y[10]~21_combout\);

-- Location: FF_X15_Y21_N19
\mips_cpu|dp|pcreg|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[10]~21_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(10));

-- Location: FF_X16_Y21_N27
\mips_cpu|dp|IF_ID|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(7),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(7));

-- Location: LCCOMB_X20_Y23_N6
\mips_cpu|dp|pcmux|y[9]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[9]~18_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & (\mips_cpu|c|md|Selector8~1_combout\)) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|rf|Mux22~0_combout\))) # 
-- (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|pcadd2|y[9]~14_combout\,
	datad => \mips_cpu|dp|rf|Mux22~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[9]~18_combout\);

-- Location: LCCOMB_X15_Y23_N0
\mips_cpu|dp|pcmux|y[9]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[9]~19_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[9]~18_combout\ & ((\mips_cpu|dp|IF_ID|q\(7)))) # (!\mips_cpu|dp|pcmux|y[9]~18_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(9))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(9),
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|pcmux|y[9]~18_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(7),
	combout => \mips_cpu|dp|pcmux|y[9]~19_combout\);

-- Location: FF_X15_Y23_N1
\mips_cpu|dp|pcreg|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[9]~19_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(9));

-- Location: FF_X17_Y18_N1
\mips_cpu|dp|IF_ID|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(6),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(6));

-- Location: LCCOMB_X16_Y23_N20
\mips_cpu|dp|pcmux|y[8]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[8]~16_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcreg|q[3]~6_combout\) # ((\mips_cpu|dp|rf|Mux23~0_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & 
-- (\mips_cpu|dp|pcadd2|y[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|pcadd2|y[8]~12_combout\,
	datad => \mips_cpu|dp|rf|Mux23~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[8]~16_combout\);

-- Location: LCCOMB_X16_Y23_N0
\mips_cpu|dp|pcmux|y[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[8]~17_combout\ = (\mips_cpu|dp|pcmux|y[8]~16_combout\ & (((\mips_cpu|dp|IF_ID|q\(6)) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|dp|pcmux|y[8]~16_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(8) & 
-- (\mips_cpu|dp|pcreg|q[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(8),
	datab => \mips_cpu|dp|pcmux|y[8]~16_combout\,
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(6),
	combout => \mips_cpu|dp|pcmux|y[8]~17_combout\);

-- Location: FF_X16_Y23_N1
\mips_cpu|dp|pcreg|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[8]~17_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(8));

-- Location: FF_X17_Y20_N15
\mips_cpu|dp|IF_ID|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(4));

-- Location: LCCOMB_X16_Y23_N6
\mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(5),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder_combout\);

-- Location: FF_X16_Y23_N7
\mips_cpu|dp|ID_EX_pcplus4|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[5]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(5));

-- Location: LCCOMB_X19_Y20_N16
\mips_cpu|dp|ID_EX_pcplus4|q[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|ID_EX_pcplus4|q[3]~feeder_combout\ = \mips_cpu|dp|IF_ID_pcplus4|q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(3),
	combout => \mips_cpu|dp|ID_EX_pcplus4|q[3]~feeder_combout\);

-- Location: FF_X19_Y20_N17
\mips_cpu|dp|ID_EX_pcplus4|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|ID_EX_pcplus4|q[3]~feeder_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(3));

-- Location: FF_X16_Y23_N3
\mips_cpu|dp|ID_EX_pcplus4|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID_pcplus4|q\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX_pcplus4|q\(2));

-- Location: LCCOMB_X17_Y23_N2
\mips_cpu|dp|pcadd2|y[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[2]~0_combout\ = (\mips_cpu|dp|ID_EX_pcplus4|q\(2) & (\mips_cpu|dp|IF_ID|q\(0) $ (VCC))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(2) & (\mips_cpu|dp|IF_ID|q\(0) & VCC))
-- \mips_cpu|dp|pcadd2|y[2]~1\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(2) & \mips_cpu|dp|IF_ID|q\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(2),
	datab => \mips_cpu|dp|IF_ID|q\(0),
	datad => VCC,
	combout => \mips_cpu|dp|pcadd2|y[2]~0_combout\,
	cout => \mips_cpu|dp|pcadd2|y[2]~1\);

-- Location: LCCOMB_X17_Y23_N4
\mips_cpu|dp|pcadd2|y[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[3]~2_combout\ = (\mips_cpu|dp|ID_EX_pcplus4|q\(3) & ((\mips_cpu|dp|IF_ID|q\(1) & (\mips_cpu|dp|pcadd2|y[2]~1\ & VCC)) # (!\mips_cpu|dp|IF_ID|q\(1) & (!\mips_cpu|dp|pcadd2|y[2]~1\)))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(3) & 
-- ((\mips_cpu|dp|IF_ID|q\(1) & (!\mips_cpu|dp|pcadd2|y[2]~1\)) # (!\mips_cpu|dp|IF_ID|q\(1) & ((\mips_cpu|dp|pcadd2|y[2]~1\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[3]~3\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(3) & (!\mips_cpu|dp|IF_ID|q\(1) & !\mips_cpu|dp|pcadd2|y[2]~1\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(3) & ((!\mips_cpu|dp|pcadd2|y[2]~1\) # (!\mips_cpu|dp|IF_ID|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(3),
	datab => \mips_cpu|dp|IF_ID|q\(1),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[2]~1\,
	combout => \mips_cpu|dp|pcadd2|y[3]~2_combout\,
	cout => \mips_cpu|dp|pcadd2|y[3]~3\);

-- Location: LCCOMB_X17_Y23_N6
\mips_cpu|dp|pcadd2|y[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[4]~4_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(4) $ (\mips_cpu|dp|IF_ID|q\(2) $ (!\mips_cpu|dp|pcadd2|y[3]~3\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[4]~5\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(4) & ((\mips_cpu|dp|IF_ID|q\(2)) # (!\mips_cpu|dp|pcadd2|y[3]~3\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(4) & (\mips_cpu|dp|IF_ID|q\(2) & !\mips_cpu|dp|pcadd2|y[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(4),
	datab => \mips_cpu|dp|IF_ID|q\(2),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[3]~3\,
	combout => \mips_cpu|dp|pcadd2|y[4]~4_combout\,
	cout => \mips_cpu|dp|pcadd2|y[4]~5\);

-- Location: LCCOMB_X17_Y23_N8
\mips_cpu|dp|pcadd2|y[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[5]~6_combout\ = (\mips_cpu|dp|IF_ID|q\(3) & ((\mips_cpu|dp|ID_EX_pcplus4|q\(5) & (\mips_cpu|dp|pcadd2|y[4]~5\ & VCC)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(5) & (!\mips_cpu|dp|pcadd2|y[4]~5\)))) # (!\mips_cpu|dp|IF_ID|q\(3) & 
-- ((\mips_cpu|dp|ID_EX_pcplus4|q\(5) & (!\mips_cpu|dp|pcadd2|y[4]~5\)) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(5) & ((\mips_cpu|dp|pcadd2|y[4]~5\) # (GND)))))
-- \mips_cpu|dp|pcadd2|y[5]~7\ = CARRY((\mips_cpu|dp|IF_ID|q\(3) & (!\mips_cpu|dp|ID_EX_pcplus4|q\(5) & !\mips_cpu|dp|pcadd2|y[4]~5\)) # (!\mips_cpu|dp|IF_ID|q\(3) & ((!\mips_cpu|dp|pcadd2|y[4]~5\) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(3),
	datab => \mips_cpu|dp|ID_EX_pcplus4|q\(5),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[4]~5\,
	combout => \mips_cpu|dp|pcadd2|y[5]~6_combout\,
	cout => \mips_cpu|dp|pcadd2|y[5]~7\);

-- Location: LCCOMB_X17_Y23_N10
\mips_cpu|dp|pcadd2|y[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcadd2|y[6]~8_combout\ = ((\mips_cpu|dp|ID_EX_pcplus4|q\(6) $ (\mips_cpu|dp|IF_ID|q\(4) $ (!\mips_cpu|dp|pcadd2|y[5]~7\)))) # (GND)
-- \mips_cpu|dp|pcadd2|y[6]~9\ = CARRY((\mips_cpu|dp|ID_EX_pcplus4|q\(6) & ((\mips_cpu|dp|IF_ID|q\(4)) # (!\mips_cpu|dp|pcadd2|y[5]~7\))) # (!\mips_cpu|dp|ID_EX_pcplus4|q\(6) & (\mips_cpu|dp|IF_ID|q\(4) & !\mips_cpu|dp|pcadd2|y[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX_pcplus4|q\(6),
	datab => \mips_cpu|dp|IF_ID|q\(4),
	datad => VCC,
	cin => \mips_cpu|dp|pcadd2|y[5]~7\,
	combout => \mips_cpu|dp|pcadd2|y[6]~8_combout\,
	cout => \mips_cpu|dp|pcadd2|y[6]~9\);

-- Location: LCCOMB_X20_Y23_N20
\mips_cpu|dp|pcmux|y[7]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[7]~14_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|rf|Mux24~0_combout\) # (\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[7]~10_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[7]~10_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|rf|Mux24~0_combout\,
	datad => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	combout => \mips_cpu|dp|pcmux|y[7]~14_combout\);

-- Location: LCCOMB_X16_Y23_N22
\mips_cpu|dp|pcmux|y[7]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[7]~15_combout\ = (\mips_cpu|dp|pcmux|y[7]~14_combout\ & (((\mips_cpu|dp|IF_ID|q\(5))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\))) # (!\mips_cpu|dp|pcmux|y[7]~14_combout\ & (\mips_cpu|dp|pcreg|q[3]~6_combout\ & 
-- ((\mips_cpu|dp|IF_ID_pcplus4|q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[7]~14_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(5),
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(7),
	combout => \mips_cpu|dp|pcmux|y[7]~15_combout\);

-- Location: FF_X16_Y23_N23
\mips_cpu|dp|pcreg|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[7]~15_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(7));

-- Location: FF_X17_Y19_N25
\mips_cpu|dp|IF_ID|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(1));

-- Location: LCCOMB_X16_Y23_N8
\mips_cpu|dp|comb~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|comb~2_combout\ = (\mips_cpu|dp|IF_ID|q\(1)) # (((\mips_cpu|dp|IF_ID|q\(0)) # (\mips_cpu|dp|IF_ID|q\(2))) # (!\mips_cpu|dp|IF_ID|q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(1),
	datab => \mips_cpu|dp|IF_ID|q\(3),
	datac => \mips_cpu|dp|IF_ID|q\(0),
	datad => \mips_cpu|dp|IF_ID|q\(2),
	combout => \mips_cpu|dp|comb~2_combout\);

-- Location: LCCOMB_X21_Y19_N28
\mips_cpu|dp|comb~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|comb~3_combout\ = (\mips_cpu|dp|comb~2_combout\) # ((\mips_cpu|dp|comb~1_combout\) # (\mips_cpu|dp|comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|dp|comb~2_combout\,
	datac => \mips_cpu|dp|comb~1_combout\,
	datad => \mips_cpu|dp|comb~0_combout\,
	combout => \mips_cpu|dp|comb~3_combout\);

-- Location: LCCOMB_X17_Y24_N24
\mips_cpu|dp|pcreg|q[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcreg|q[3]~6_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|comb~3_combout\)) # (!\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|c|pcsrc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|comb~3_combout\,
	datad => \mips_cpu|c|pcsrc~0_combout\,
	combout => \mips_cpu|dp|pcreg|q[3]~6_combout\);

-- Location: LCCOMB_X20_Y23_N10
\mips_cpu|dp|pcmux|y[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[6]~12_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcreg|q[3]~6_combout\) # (\mips_cpu|dp|rf|Mux25~0_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[6]~8_combout\ & 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[6]~8_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux25~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[6]~12_combout\);

-- Location: LCCOMB_X16_Y23_N28
\mips_cpu|dp|pcmux|y[6]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[6]~13_combout\ = (\mips_cpu|dp|pcreg|q[3]~6_combout\ & ((\mips_cpu|dp|pcmux|y[6]~12_combout\ & (\mips_cpu|dp|IF_ID|q\(4))) # (!\mips_cpu|dp|pcmux|y[6]~12_combout\ & ((\mips_cpu|dp|IF_ID_pcplus4|q\(6)))))) # 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & (((\mips_cpu|dp|pcmux|y[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(4),
	datac => \mips_cpu|dp|pcmux|y[6]~12_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(6),
	combout => \mips_cpu|dp|pcmux|y[6]~13_combout\);

-- Location: FF_X16_Y23_N29
\mips_cpu|dp|pcreg|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[6]~13_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(6));

-- Location: FF_X14_Y20_N25
\mips_cpu|dp|IF_ID|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(3));

-- Location: LCCOMB_X20_Y23_N16
\mips_cpu|dp|pcmux|y[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[5]~10_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcreg|q[3]~6_combout\) # (\mips_cpu|dp|rf|Mux26~1_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[5]~6_combout\ & 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[5]~6_combout\,
	datab => \mips_cpu|c|md|Selector8~1_combout\,
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux26~1_combout\,
	combout => \mips_cpu|dp|pcmux|y[5]~10_combout\);

-- Location: LCCOMB_X16_Y23_N26
\mips_cpu|dp|pcmux|y[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[5]~11_combout\ = (\mips_cpu|dp|pcmux|y[5]~10_combout\ & ((\mips_cpu|dp|IF_ID|q\(3)) # ((!\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|dp|pcmux|y[5]~10_combout\ & (((\mips_cpu|dp|pcreg|q[3]~6_combout\ & 
-- \mips_cpu|dp|IF_ID_pcplus4|q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[5]~10_combout\,
	datab => \mips_cpu|dp|IF_ID|q\(3),
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(5),
	combout => \mips_cpu|dp|pcmux|y[5]~11_combout\);

-- Location: FF_X16_Y23_N27
\mips_cpu|dp|pcreg|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[5]~11_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(5));

-- Location: FF_X19_Y19_N1
\mips_cpu|dp|IF_ID|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(2));

-- Location: LCCOMB_X19_Y19_N10
\mips_cpu|dp|pcmux|y[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[4]~8_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|rf|Mux27~19_combout\) # (\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[4]~4_combout\ & 
-- ((!\mips_cpu|dp|pcreg|q[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcadd2|y[4]~4_combout\,
	datab => \mips_cpu|dp|rf|Mux27~19_combout\,
	datac => \mips_cpu|c|md|Selector8~1_combout\,
	datad => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	combout => \mips_cpu|dp|pcmux|y[4]~8_combout\);

-- Location: LCCOMB_X19_Y19_N24
\mips_cpu|dp|pcmux|y[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[4]~9_combout\ = (\mips_cpu|dp|pcmux|y[4]~8_combout\ & (((\mips_cpu|dp|IF_ID|q\(2))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\))) # (!\mips_cpu|dp|pcmux|y[4]~8_combout\ & (\mips_cpu|dp|pcreg|q[3]~6_combout\ & 
-- (\mips_cpu|dp|IF_ID_pcplus4|q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[4]~8_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID_pcplus4|q\(4),
	datad => \mips_cpu|dp|IF_ID|q\(2),
	combout => \mips_cpu|dp|pcmux|y[4]~9_combout\);

-- Location: FF_X19_Y19_N25
\mips_cpu|dp|pcreg|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[4]~9_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(4));

-- Location: FF_X19_Y18_N27
\mips_cpu|dp|IF_ID|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(20),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(20));

-- Location: FF_X19_Y18_N7
\mips_cpu|dp|ID_EX|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(20),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(5));

-- Location: FF_X19_Y18_N21
\mips_cpu|dp|ID_EX|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(17),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(2));

-- Location: FF_X19_Y18_N19
\mips_cpu|dp|ID_EX|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(16),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(1));

-- Location: LCCOMB_X19_Y18_N18
\mips_cpu|hz|stall~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~0_combout\ = (\mips_cpu|dp|ID_EX|q\(2) & (\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|ID_EX|q\(1) $ (!\mips_cpu|dp|IF_ID|q\(21))))) # (!\mips_cpu|dp|ID_EX|q\(2) & (!\mips_cpu|dp|IF_ID|q\(22) & (\mips_cpu|dp|ID_EX|q\(1) $ 
-- (!\mips_cpu|dp|IF_ID|q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(2),
	datab => \mips_cpu|dp|IF_ID|q\(22),
	datac => \mips_cpu|dp|ID_EX|q\(1),
	datad => \mips_cpu|dp|IF_ID|q\(21),
	combout => \mips_cpu|hz|stall~0_combout\);

-- Location: FF_X19_Y18_N11
\mips_cpu|dp|ID_EX|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(18),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(3));

-- Location: FF_X19_Y18_N15
\mips_cpu|dp|ID_EX|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|dp|IF_ID|q\(19),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|ID_EX|q\(4));

-- Location: LCCOMB_X19_Y18_N10
\mips_cpu|hz|stall~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~1_combout\ = (\mips_cpu|dp|IF_ID|q\(24) & (\mips_cpu|dp|ID_EX|q\(4) & (\mips_cpu|dp|IF_ID|q\(23) $ (!\mips_cpu|dp|ID_EX|q\(3))))) # (!\mips_cpu|dp|IF_ID|q\(24) & (!\mips_cpu|dp|ID_EX|q\(4) & (\mips_cpu|dp|IF_ID|q\(23) $ 
-- (!\mips_cpu|dp|ID_EX|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(24),
	datab => \mips_cpu|dp|IF_ID|q\(23),
	datac => \mips_cpu|dp|ID_EX|q\(3),
	datad => \mips_cpu|dp|ID_EX|q\(4),
	combout => \mips_cpu|hz|stall~1_combout\);

-- Location: LCCOMB_X19_Y18_N12
\mips_cpu|hz|stall~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~2_combout\ = (\mips_cpu|hz|stall~0_combout\ & (\mips_cpu|hz|stall~1_combout\ & (\mips_cpu|dp|ID_EX|q\(5) $ (!\mips_cpu|dp|IF_ID|q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ID_EX|q\(5),
	datab => \mips_cpu|hz|stall~0_combout\,
	datac => \mips_cpu|hz|stall~1_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(25),
	combout => \mips_cpu|hz|stall~2_combout\);

-- Location: LCCOMB_X19_Y18_N20
\mips_cpu|hz|stall~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~3_combout\ = (\mips_cpu|dp|IF_ID|q\(16) & (\mips_cpu|dp|ID_EX|q\(1) & (\mips_cpu|dp|IF_ID|q\(17) $ (!\mips_cpu|dp|ID_EX|q\(2))))) # (!\mips_cpu|dp|IF_ID|q\(16) & (!\mips_cpu|dp|ID_EX|q\(1) & (\mips_cpu|dp|IF_ID|q\(17) $ 
-- (!\mips_cpu|dp|ID_EX|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(16),
	datab => \mips_cpu|dp|IF_ID|q\(17),
	datac => \mips_cpu|dp|ID_EX|q\(2),
	datad => \mips_cpu|dp|ID_EX|q\(1),
	combout => \mips_cpu|hz|stall~3_combout\);

-- Location: LCCOMB_X19_Y18_N14
\mips_cpu|hz|stall~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~4_combout\ = (\mips_cpu|dp|IF_ID|q\(19) & (\mips_cpu|dp|ID_EX|q\(4) & (\mips_cpu|dp|IF_ID|q\(18) $ (!\mips_cpu|dp|ID_EX|q\(3))))) # (!\mips_cpu|dp|IF_ID|q\(19) & (!\mips_cpu|dp|ID_EX|q\(4) & (\mips_cpu|dp|IF_ID|q\(18) $ 
-- (!\mips_cpu|dp|ID_EX|q\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(19),
	datab => \mips_cpu|dp|IF_ID|q\(18),
	datac => \mips_cpu|dp|ID_EX|q\(4),
	datad => \mips_cpu|dp|ID_EX|q\(3),
	combout => \mips_cpu|hz|stall~4_combout\);

-- Location: LCCOMB_X19_Y18_N6
\mips_cpu|hz|stall~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~5_combout\ = (\mips_cpu|hz|stall~4_combout\ & (\mips_cpu|dp|IF_ID|q\(20) $ (!\mips_cpu|dp|ID_EX|q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(20),
	datab => \mips_cpu|hz|stall~4_combout\,
	datac => \mips_cpu|dp|ID_EX|q\(5),
	combout => \mips_cpu|hz|stall~5_combout\);

-- Location: LCCOMB_X19_Y18_N24
\mips_cpu|hz|stall~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|hz|stall~6_combout\ = (\mips_cpu|c|ID_EX|q\(13) & ((\mips_cpu|hz|stall~2_combout\) # ((\mips_cpu|hz|stall~3_combout\ & \mips_cpu|hz|stall~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|hz|stall~2_combout\,
	datab => \mips_cpu|c|ID_EX|q\(13),
	datac => \mips_cpu|hz|stall~3_combout\,
	datad => \mips_cpu|hz|stall~5_combout\,
	combout => \mips_cpu|hz|stall~6_combout\);

-- Location: FF_X15_Y23_N5
\mips_cpu|dp|IF_ID_pcplus4|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|IF_ID_pcplus4|q[3]~31_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID_pcplus4|q\(3));

-- Location: LCCOMB_X17_Y19_N16
\mips_cpu|dp|pcmux|y[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[3]~6_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & (((\mips_cpu|dp|pcreg|q[3]~6_combout\) # (\mips_cpu|dp|rf|Mux28~19_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (\mips_cpu|dp|pcadd2|y[3]~2_combout\ & 
-- (!\mips_cpu|dp|pcreg|q[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcadd2|y[3]~2_combout\,
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|rf|Mux28~19_combout\,
	combout => \mips_cpu|dp|pcmux|y[3]~6_combout\);

-- Location: LCCOMB_X17_Y19_N22
\mips_cpu|dp|pcmux|y[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[3]~7_combout\ = (\mips_cpu|dp|pcmux|y[3]~6_combout\ & (((\mips_cpu|dp|IF_ID|q\(1)) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\)))) # (!\mips_cpu|dp|pcmux|y[3]~6_combout\ & (\mips_cpu|dp|IF_ID_pcplus4|q\(3) & 
-- (\mips_cpu|dp|pcreg|q[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID_pcplus4|q\(3),
	datab => \mips_cpu|dp|pcmux|y[3]~6_combout\,
	datac => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datad => \mips_cpu|dp|IF_ID|q\(1),
	combout => \mips_cpu|dp|pcmux|y[3]~7_combout\);

-- Location: FF_X17_Y19_N23
\mips_cpu|dp|pcreg|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[3]~7_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(3));

-- Location: LCCOMB_X17_Y20_N2
\mips_cpu|c|md|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Equal0~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2)) # (((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1)) # (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(2),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(3),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(1),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(0),
	combout => \mips_cpu|c|md|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y20_N4
\mips_cpu|c|md|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Equal0~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4)) # (\mips_cpu|c|md|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(5),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(4),
	datad => \mips_cpu|c|md|Equal0~0_combout\,
	combout => \mips_cpu|c|md|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y21_N26
\mips_cpu|c|md|Selector8~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Selector8~1_combout\ = (\mips_cpu|c|md|Selector8~0_combout\ & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)) # (!\mips_cpu|c|md|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mips_cpu|c|md|Equal0~1_combout\,
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \mips_cpu|c|md|Selector8~0_combout\,
	combout => \mips_cpu|c|md|Selector8~1_combout\);

-- Location: LCCOMB_X16_Y23_N12
\mips_cpu|dp|pcmux|y[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[2]~4_combout\ = (\mips_cpu|c|md|Selector8~1_combout\ & ((\mips_cpu|dp|pcreg|q[3]~6_combout\) # ((\mips_cpu|dp|rf|Mux29~21_combout\)))) # (!\mips_cpu|c|md|Selector8~1_combout\ & (!\mips_cpu|dp|pcreg|q[3]~6_combout\ & 
-- ((\mips_cpu|dp|pcadd2|y[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Selector8~1_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|rf|Mux29~21_combout\,
	datad => \mips_cpu|dp|pcadd2|y[2]~0_combout\,
	combout => \mips_cpu|dp|pcmux|y[2]~4_combout\);

-- Location: LCCOMB_X16_Y23_N24
\mips_cpu|dp|pcmux|y[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|pcmux|y[2]~5_combout\ = (\mips_cpu|dp|pcmux|y[2]~4_combout\ & (((\mips_cpu|dp|IF_ID|q\(0))) # (!\mips_cpu|dp|pcreg|q[3]~6_combout\))) # (!\mips_cpu|dp|pcmux|y[2]~4_combout\ & (\mips_cpu|dp|pcreg|q[3]~6_combout\ & 
-- ((\mips_cpu|dp|IF_ID_pcplus4|q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|pcmux|y[2]~4_combout\,
	datab => \mips_cpu|dp|pcreg|q[3]~6_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(0),
	datad => \mips_cpu|dp|IF_ID_pcplus4|q\(2),
	combout => \mips_cpu|dp|pcmux|y[2]~5_combout\);

-- Location: FF_X16_Y23_N25
\mips_cpu|dp|pcreg|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|dp|pcmux|y[2]~5_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|pcreg|q\(2));

-- Location: LCCOMB_X15_Y24_N16
\mips_cpu|c|md|WideOr7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr7~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28)))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	combout => \mips_cpu|c|md|WideOr7~2_combout\);

-- Location: LCCOMB_X15_Y24_N24
\mips_cpu|c|md|WideOr7~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr7~3_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31)) # (\mips_cpu|c|md|WideOr7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \mips_cpu|c|md|WideOr7~2_combout\,
	combout => \mips_cpu|c|md|WideOr7~3_combout\);

-- Location: FF_X15_Y24_N25
\mips_cpu|c|ID_EX|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|WideOr7~3_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(10));

-- Location: LCCOMB_X17_Y18_N16
\mips_cpu|dp|srcbmux|y[22]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|srcbmux|y[22]~51_combout\ = (\mips_cpu|dp|srcbmux|y[22]~31_combout\) # ((!\mips_cpu|c|ID_EX|q\(10) & (\mips_cpu|dp|rf|Mux26~0_combout\ & \mips_cpu|dp|rf|R31\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|ID_EX|q\(10),
	datab => \mips_cpu|dp|srcbmux|y[22]~31_combout\,
	datac => \mips_cpu|dp|rf|Mux26~0_combout\,
	datad => \mips_cpu|dp|rf|R31\(22),
	combout => \mips_cpu|dp|srcbmux|y[22]~51_combout\);

-- Location: LCCOMB_X14_Y18_N6
\mips_cpu|dp|alu|Mux9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~2_combout\ = (!\mips_cpu|c|ad|Mux1~0_combout\ & ((\mips_cpu|dp|srcbmux|y[22]~51_combout\ & ((\mips_cpu|c|ad|Mux2~1_combout\) # (\mips_cpu|dp|rf|Mux41~0_combout\))) # (!\mips_cpu|dp|srcbmux|y[22]~51_combout\ & 
-- (\mips_cpu|c|ad|Mux2~1_combout\ & \mips_cpu|dp|rf|Mux41~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|srcbmux|y[22]~51_combout\,
	datab => \mips_cpu|c|ad|Mux2~1_combout\,
	datac => \mips_cpu|dp|rf|Mux41~0_combout\,
	datad => \mips_cpu|c|ad|Mux1~0_combout\,
	combout => \mips_cpu|dp|alu|Mux9~2_combout\);

-- Location: LCCOMB_X14_Y18_N20
\mips_cpu|dp|alu|Mux9~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|alu|Mux9~3_combout\ = (\mips_cpu|dp|alu|Mux9~2_combout\) # ((\mips_cpu|c|ad|Mux1~0_combout\ & (\mips_cpu|dp|alu|Add0~46_combout\ & !\mips_cpu|c|ad|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux9~2_combout\,
	datab => \mips_cpu|c|ad|Mux1~0_combout\,
	datac => \mips_cpu|dp|alu|Add0~46_combout\,
	datad => \mips_cpu|c|ad|Mux2~1_combout\,
	combout => \mips_cpu|dp|alu|Mux9~3_combout\);

-- Location: LCCOMB_X14_Y18_N12
\Decoder|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~3_combout\ = (!\mips_cpu|dp|alu|Mux9~3_combout\ & (!\mips_cpu|dp|alu|Mux7~3_combout\ & (!\mips_cpu|dp|alu|Mux10~3_combout\ & !\mips_cpu|dp|alu|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux9~3_combout\,
	datab => \mips_cpu|dp|alu|Mux7~3_combout\,
	datac => \mips_cpu|dp|alu|Mux10~3_combout\,
	datad => \mips_cpu|dp|alu|Mux8~3_combout\,
	combout => \Decoder|Equal0~3_combout\);

-- Location: LCCOMB_X15_Y18_N22
\Decoder|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~4_combout\ = (\Decoder|Equal0~3_combout\ & (!\mips_cpu|dp|alu|Mux5~3_combout\ & (!\mips_cpu|dp|alu|Mux6~3_combout\ & !\mips_cpu|dp|alu|Mux4~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal0~3_combout\,
	datab => \mips_cpu|dp|alu|Mux5~3_combout\,
	datac => \mips_cpu|dp|alu|Mux6~3_combout\,
	datad => \mips_cpu|dp|alu|Mux4~3_combout\,
	combout => \Decoder|Equal0~4_combout\);

-- Location: LCCOMB_X16_Y18_N22
\Decoder|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~1_combout\ = (!\mips_cpu|dp|alu|Mux14~3_combout\ & (!\mips_cpu|dp|alu|Mux0~3_combout\ & (!\mips_cpu|dp|alu|Mux13~3_combout\ & \Decoder|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux14~3_combout\,
	datab => \mips_cpu|dp|alu|Mux0~3_combout\,
	datac => \mips_cpu|dp|alu|Mux13~3_combout\,
	datad => \Decoder|Equal1~5_combout\,
	combout => \Decoder|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y19_N24
\Decoder|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~0_combout\ = (!\mips_cpu|dp|alu|Mux11~3_combout\ & (!\mips_cpu|dp|alu|Mux12~3_combout\ & (!\mips_cpu|dp|alu|Mux15~3_combout\ & !\mips_cpu|dp|alu|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux11~3_combout\,
	datab => \mips_cpu|dp|alu|Mux12~3_combout\,
	datac => \mips_cpu|dp|alu|Mux15~3_combout\,
	datad => \mips_cpu|dp|alu|Mux18~3_combout\,
	combout => \Decoder|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y18_N24
\Decoder|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~2_combout\ = (\Decoder|Equal0~1_combout\ & (\Decoder|Equal0~0_combout\ & ((!\mips_cpu|dp|alu|Add0~64_combout\) # (!\mips_cpu|dp|alu|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal0~1_combout\,
	datab => \mips_cpu|dp|alu|Mux0~2_combout\,
	datac => \mips_cpu|dp|alu|Add0~64_combout\,
	datad => \Decoder|Equal0~0_combout\,
	combout => \Decoder|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y18_N26
\Decoder|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~5_combout\ = (!\mips_cpu|dp|alu|Mux2~3_combout\ & !\mips_cpu|dp|alu|Mux3~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux2~3_combout\,
	datac => \mips_cpu|dp|alu|Mux3~3_combout\,
	combout => \Decoder|Equal0~5_combout\);

-- Location: LCCOMB_X16_Y18_N28
\Decoder|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Decoder|Equal0~6_combout\ = (\Decoder|Equal0~4_combout\ & (\Decoder|Equal0~2_combout\ & (\Decoder|Equal0~5_combout\ & !\mips_cpu|dp|alu|Mux1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Decoder|Equal0~4_combout\,
	datab => \Decoder|Equal0~2_combout\,
	datac => \Decoder|Equal0~5_combout\,
	datad => \mips_cpu|dp|alu|Mux1~3_combout\,
	combout => \Decoder|Equal0~6_combout\);

-- Location: LCCOMB_X15_Y24_N6
\mips_cpu|c|md|Decoder0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|Decoder0~2_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & 
-- !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	combout => \mips_cpu|c|md|Decoder0~2_combout\);

-- Location: LCCOMB_X15_Y24_N0
\mips_cpu|c|md|WideOr9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr9~0_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26))) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27)))))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29) & 
-- ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28)))) # (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27) & (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26) 
-- & !\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(26),
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(27),
	datad => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(28),
	combout => \mips_cpu|c|md|WideOr9~0_combout\);

-- Location: LCCOMB_X15_Y24_N20
\mips_cpu|c|md|WideOr9~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|c|md|WideOr9~1_combout\ = (\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30)) # ((\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & (!\mips_cpu|c|md|Decoder0~2_combout\)) # 
-- (!\Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31) & ((\mips_cpu|c|md|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|c|md|Decoder0~2_combout\,
	datab => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(30),
	datac => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(31),
	datad => \mips_cpu|c|md|WideOr9~0_combout\,
	combout => \mips_cpu|c|md|WideOr9~1_combout\);

-- Location: FF_X15_Y24_N21
\mips_cpu|c|ID_EX|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mips_cpu|c|md|WideOr9~1_combout\,
	clrn => \reset_ff~clkctrl_outclk\,
	sclr => \mips_cpu|hz|stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|ID_EX|q\(12));

-- Location: FF_X12_Y18_N17
\mips_cpu|c|EX_MEM|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mips_cpu|c|ID_EX|q\(12),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|c|EX_MEM|q\(2));

-- Location: FF_X19_Y18_N31
\mips_cpu|dp|IF_ID|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \Inst_Data_Mem|altsyncram_component|auto_generated|q_a\(19),
	clrn => \reset_ff~clkctrl_outclk\,
	sload => VCC,
	ena => \mips_cpu|hz|ALT_INV_stall~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mips_cpu|dp|IF_ID|q\(19));

-- Location: LCCOMB_X19_Y18_N26
\mips_cpu|dp|rf|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux2~0_combout\ = ((\mips_cpu|dp|IF_ID|q\(20)) # ((\mips_cpu|dp|IF_ID|q\(19) & \mips_cpu|dp|IF_ID|q\(18)))) # (!\mips_cpu|dp|comb~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(19),
	datab => \mips_cpu|dp|comb~3_combout\,
	datac => \mips_cpu|dp|IF_ID|q\(20),
	datad => \mips_cpu|dp|IF_ID|q\(18),
	combout => \mips_cpu|dp|rf|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y17_N26
\mips_cpu|dp|rf|Mux31~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~7_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|R10\(0))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|R8\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R8\(0),
	datad => \mips_cpu|dp|rf|R10\(0),
	combout => \mips_cpu|dp|rf|Mux31~7_combout\);

-- Location: LCCOMB_X20_Y17_N18
\mips_cpu|dp|rf|Mux31~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~8_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux31~7_combout\ & (\mips_cpu|dp|rf|R11\(0))) # (!\mips_cpu|dp|rf|Mux31~7_combout\ & ((\mips_cpu|dp|rf|R9\(0)))))) # (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux31~7_combout\,
	datac => \mips_cpu|dp|rf|R11\(0),
	datad => \mips_cpu|dp|rf|R9\(0),
	combout => \mips_cpu|dp|rf|Mux31~8_combout\);

-- Location: LCCOMB_X20_Y20_N18
\mips_cpu|dp|rf|Mux31~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~2_combout\ = (\mips_cpu|dp|IF_ID|q\(17) & (((\mips_cpu|dp|IF_ID|q\(16))))) # (!\mips_cpu|dp|IF_ID|q\(17) & ((\mips_cpu|dp|IF_ID|q\(16) & (\mips_cpu|dp|rf|R5\(0))) # (!\mips_cpu|dp|IF_ID|q\(16) & ((\mips_cpu|dp|rf|R4\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R5\(0),
	datab => \mips_cpu|dp|IF_ID|q\(17),
	datac => \mips_cpu|dp|IF_ID|q\(16),
	datad => \mips_cpu|dp|rf|R4\(0),
	combout => \mips_cpu|dp|rf|Mux31~2_combout\);

-- Location: LCCOMB_X21_Y19_N0
\mips_cpu|dp|rf|Mux31~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~3_combout\ = (\mips_cpu|dp|rf|Mux31~2_combout\) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~2_combout\ & !\mips_cpu|dp|comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~2_combout\,
	datac => \mips_cpu|dp|rf|Mux31~2_combout\,
	datad => \mips_cpu|dp|comb~0_combout\,
	combout => \mips_cpu|dp|rf|Mux31~3_combout\);

-- Location: LCCOMB_X20_Y21_N2
\mips_cpu|dp|rf|Mux31~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~4_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|rf|Mux31~3_combout\ & ((\mips_cpu|dp|rf|R7\(0)))) # (!\mips_cpu|dp|rf|Mux31~3_combout\ & (\mips_cpu|dp|rf|R6\(0))))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & 
-- (((\mips_cpu|dp|rf|Mux31~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R6\(0),
	datab => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datac => \mips_cpu|dp|rf|R7\(0),
	datad => \mips_cpu|dp|rf|Mux31~3_combout\,
	combout => \mips_cpu|dp|rf|Mux31~4_combout\);

-- Location: LCCOMB_X21_Y21_N2
\mips_cpu|dp|rf|Mux31~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~5_combout\ = (\mips_cpu|dp|rf|Mux2~2_combout\ & ((\mips_cpu|dp|rf|Mux2~3_combout\ & ((\mips_cpu|dp|rf|Mux31~4_combout\))) # (!\mips_cpu|dp|rf|Mux2~3_combout\ & (\mips_cpu|dp|rf|R1\(0))))) # (!\mips_cpu|dp|rf|Mux2~2_combout\ & 
-- (\mips_cpu|dp|rf|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~2_combout\,
	datab => \mips_cpu|dp|rf|Mux2~3_combout\,
	datac => \mips_cpu|dp|rf|R1\(0),
	datad => \mips_cpu|dp|rf|Mux31~4_combout\,
	combout => \mips_cpu|dp|rf|Mux31~5_combout\);

-- Location: LCCOMB_X21_Y18_N16
\mips_cpu|dp|rf|Mux31~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~6_combout\ = (\mips_cpu|dp|rf|Mux31~5_combout\ & ((\mips_cpu|dp|rf|R3\(0)) # ((\mips_cpu|dp|rf|Mux2~1_combout\)))) # (!\mips_cpu|dp|rf|Mux31~5_combout\ & (((\mips_cpu|dp|rf|R2\(0) & !\mips_cpu|dp|rf|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R3\(0),
	datab => \mips_cpu|dp|rf|Mux31~5_combout\,
	datac => \mips_cpu|dp|rf|R2\(0),
	datad => \mips_cpu|dp|rf|Mux2~1_combout\,
	combout => \mips_cpu|dp|rf|Mux31~6_combout\);

-- Location: LCCOMB_X21_Y18_N28
\mips_cpu|dp|rf|Mux31~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~9_combout\ = (\mips_cpu|dp|rf|Mux2~0_combout\ & (((\mips_cpu|dp|rf|Mux2~4_combout\)))) # (!\mips_cpu|dp|rf|Mux2~0_combout\ & ((\mips_cpu|dp|rf|Mux2~4_combout\ & ((\mips_cpu|dp|rf|Mux31~6_combout\))) # 
-- (!\mips_cpu|dp|rf|Mux2~4_combout\ & (\mips_cpu|dp|rf|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~8_combout\,
	datab => \mips_cpu|dp|rf|Mux31~6_combout\,
	datac => \mips_cpu|dp|rf|Mux2~0_combout\,
	datad => \mips_cpu|dp|rf|Mux2~4_combout\,
	combout => \mips_cpu|dp|rf|Mux31~9_combout\);

-- Location: LCCOMB_X22_Y20_N18
\mips_cpu|dp|rf|Mux31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~0_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (\mips_cpu|dp|ra1_mux|y[0]~1_combout\)) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|R13\(0)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (\mips_cpu|dp|rf|R12\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|R12\(0),
	datad => \mips_cpu|dp|rf|R13\(0),
	combout => \mips_cpu|dp|rf|Mux31~0_combout\);

-- Location: LCCOMB_X21_Y20_N0
\mips_cpu|dp|rf|Mux31~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~1_combout\ = (\mips_cpu|dp|rf|Mux31~0_combout\ & ((\mips_cpu|dp|rf|R15\(0)) # ((!\mips_cpu|dp|ra1_mux|y[1]~0_combout\)))) # (!\mips_cpu|dp|rf|Mux31~0_combout\ & (((\mips_cpu|dp|rf|R14\(0) & \mips_cpu|dp|ra1_mux|y[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R15\(0),
	datab => \mips_cpu|dp|rf|Mux31~0_combout\,
	datac => \mips_cpu|dp|rf|R14\(0),
	datad => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	combout => \mips_cpu|dp|rf|Mux31~1_combout\);

-- Location: LCCOMB_X20_Y19_N10
\mips_cpu|dp|rf|Mux31~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~10_combout\ = (\mips_cpu|dp|IF_ID|q\(19) & ((\mips_cpu|dp|IF_ID|q\(18)) # ((\mips_cpu|dp|rf|R25\(0))))) # (!\mips_cpu|dp|IF_ID|q\(19) & (!\mips_cpu|dp|IF_ID|q\(18) & (\mips_cpu|dp|rf|R17\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(19),
	datab => \mips_cpu|dp|IF_ID|q\(18),
	datac => \mips_cpu|dp|rf|R17\(0),
	datad => \mips_cpu|dp|rf|R25\(0),
	combout => \mips_cpu|dp|rf|Mux31~10_combout\);

-- Location: LCCOMB_X21_Y19_N26
\mips_cpu|dp|rf|Mux31~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~11_combout\ = (\mips_cpu|dp|rf|Mux31~10_combout\) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~0_combout\ & !\mips_cpu|dp|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|comb~2_combout\,
	datad => \mips_cpu|dp|rf|Mux31~10_combout\,
	combout => \mips_cpu|dp|rf|Mux31~11_combout\);

-- Location: LCCOMB_X20_Y18_N2
\mips_cpu|dp|rf|Mux31~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~12_combout\ = (\mips_cpu|dp|rf|Mux31~11_combout\ & (((\mips_cpu|dp|rf|R29\(0)) # (\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux31~11_combout\ & (\mips_cpu|dp|rf|R21\(0) & ((!\mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~11_combout\,
	datab => \mips_cpu|dp|rf|R21\(0),
	datac => \mips_cpu|dp|rf|R29\(0),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux31~12_combout\);

-- Location: LCCOMB_X19_Y18_N4
\mips_cpu|dp|rf|Mux31~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~16_combout\ = (\mips_cpu|dp|IF_ID|q\(19) & (((\mips_cpu|dp|IF_ID|q\(18))))) # (!\mips_cpu|dp|IF_ID|q\(19) & ((\mips_cpu|dp|IF_ID|q\(18) & (\mips_cpu|dp|rf|R20\(0))) # (!\mips_cpu|dp|IF_ID|q\(18) & ((\mips_cpu|dp|rf|R16\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|IF_ID|q\(19),
	datab => \mips_cpu|dp|rf|R20\(0),
	datac => \mips_cpu|dp|IF_ID|q\(18),
	datad => \mips_cpu|dp|rf|R16\(0),
	combout => \mips_cpu|dp|rf|Mux31~16_combout\);

-- Location: LCCOMB_X21_Y19_N16
\mips_cpu|dp|rf|Mux31~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~17_combout\ = (\mips_cpu|dp|rf|Mux31~16_combout\) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~0_combout\ & !\mips_cpu|dp|comb~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~0_combout\,
	datac => \mips_cpu|dp|comb~2_combout\,
	datad => \mips_cpu|dp|rf|Mux31~16_combout\,
	combout => \mips_cpu|dp|rf|Mux31~17_combout\);

-- Location: LCCOMB_X21_Y22_N26
\mips_cpu|dp|rf|Mux31~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~18_combout\ = (\mips_cpu|dp|rf|Mux31~17_combout\ & (((\mips_cpu|dp|rf|R28\(0))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\))) # (!\mips_cpu|dp|rf|Mux31~17_combout\ & (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|R24\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~17_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datac => \mips_cpu|dp|rf|R28\(0),
	datad => \mips_cpu|dp|rf|R24\(0),
	combout => \mips_cpu|dp|rf|Mux31~18_combout\);

-- Location: LCCOMB_X19_Y18_N30
\mips_cpu|dp|rf|Mux31~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~13_combout\ = (\mips_cpu|dp|IF_ID|q\(18) & (((\mips_cpu|dp|IF_ID|q\(19)) # (\mips_cpu|dp|rf|R22\(0))))) # (!\mips_cpu|dp|IF_ID|q\(18) & (\mips_cpu|dp|rf|R18\(0) & (!\mips_cpu|dp|IF_ID|q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|R18\(0),
	datab => \mips_cpu|dp|IF_ID|q\(18),
	datac => \mips_cpu|dp|IF_ID|q\(19),
	datad => \mips_cpu|dp|rf|R22\(0),
	combout => \mips_cpu|dp|rf|Mux31~13_combout\);

-- Location: LCCOMB_X21_Y19_N22
\mips_cpu|dp|rf|Mux31~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~14_combout\ = (\mips_cpu|dp|rf|Mux31~13_combout\) # ((!\mips_cpu|dp|comb~1_combout\ & (!\mips_cpu|dp|comb~2_combout\ & !\mips_cpu|dp|comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|comb~1_combout\,
	datab => \mips_cpu|dp|comb~2_combout\,
	datac => \mips_cpu|dp|rf|Mux31~13_combout\,
	datad => \mips_cpu|dp|comb~0_combout\,
	combout => \mips_cpu|dp|rf|Mux31~14_combout\);

-- Location: LCCOMB_X23_Y19_N2
\mips_cpu|dp|rf|Mux31~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~15_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & ((\mips_cpu|dp|rf|Mux31~14_combout\ & ((\mips_cpu|dp|rf|R30\(0)))) # (!\mips_cpu|dp|rf|Mux31~14_combout\ & (\mips_cpu|dp|rf|R26\(0))))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & 
-- (((\mips_cpu|dp|rf|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|rf|R26\(0),
	datac => \mips_cpu|dp|rf|R30\(0),
	datad => \mips_cpu|dp|rf|Mux31~14_combout\,
	combout => \mips_cpu|dp|rf|Mux31~15_combout\);

-- Location: LCCOMB_X21_Y22_N20
\mips_cpu|dp|rf|Mux31~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~19_combout\ = (\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & ((\mips_cpu|dp|ra1_mux|y[0]~1_combout\) # ((\mips_cpu|dp|rf|Mux31~15_combout\)))) # (!\mips_cpu|dp|ra1_mux|y[1]~0_combout\ & (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & 
-- (\mips_cpu|dp|rf|Mux31~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[1]~0_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datac => \mips_cpu|dp|rf|Mux31~18_combout\,
	datad => \mips_cpu|dp|rf|Mux31~15_combout\,
	combout => \mips_cpu|dp|rf|Mux31~19_combout\);

-- Location: LCCOMB_X23_Y17_N16
\mips_cpu|dp|rf|Mux31~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~20_combout\ = (\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (((\mips_cpu|dp|rf|R27\(0))) # (!\mips_cpu|dp|ra1_mux|y[2]~2_combout\))) # (!\mips_cpu|dp|ra1_mux|y[3]~3_combout\ & (\mips_cpu|dp|ra1_mux|y[2]~2_combout\ & 
-- (\mips_cpu|dp|rf|R19\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[3]~3_combout\,
	datab => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	datac => \mips_cpu|dp|rf|R19\(0),
	datad => \mips_cpu|dp|rf|R27\(0),
	combout => \mips_cpu|dp|rf|Mux31~20_combout\);

-- Location: LCCOMB_X22_Y17_N28
\mips_cpu|dp|rf|Mux31~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~21_combout\ = (\mips_cpu|dp|rf|Mux31~20_combout\ & (((\mips_cpu|dp|rf|R31\(0)) # (\mips_cpu|dp|ra1_mux|y[2]~2_combout\)))) # (!\mips_cpu|dp|rf|Mux31~20_combout\ & (\mips_cpu|dp|rf|R23\(0) & ((!\mips_cpu|dp|ra1_mux|y[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux31~20_combout\,
	datab => \mips_cpu|dp|rf|R23\(0),
	datac => \mips_cpu|dp|rf|R31\(0),
	datad => \mips_cpu|dp|ra1_mux|y[2]~2_combout\,
	combout => \mips_cpu|dp|rf|Mux31~21_combout\);

-- Location: LCCOMB_X20_Y18_N12
\mips_cpu|dp|rf|Mux31~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~22_combout\ = (\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & ((\mips_cpu|dp|rf|Mux31~19_combout\ & ((\mips_cpu|dp|rf|Mux31~21_combout\))) # (!\mips_cpu|dp|rf|Mux31~19_combout\ & (\mips_cpu|dp|rf|Mux31~12_combout\)))) # 
-- (!\mips_cpu|dp|ra1_mux|y[0]~1_combout\ & (((\mips_cpu|dp|rf|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|ra1_mux|y[0]~1_combout\,
	datab => \mips_cpu|dp|rf|Mux31~12_combout\,
	datac => \mips_cpu|dp|rf|Mux31~19_combout\,
	datad => \mips_cpu|dp|rf|Mux31~21_combout\,
	combout => \mips_cpu|dp|rf|Mux31~22_combout\);

-- Location: LCCOMB_X21_Y18_N22
\mips_cpu|dp|rf|Mux31~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mips_cpu|dp|rf|Mux31~23_combout\ = (\mips_cpu|dp|rf|Mux2~0_combout\ & ((\mips_cpu|dp|rf|Mux31~9_combout\ & ((\mips_cpu|dp|rf|Mux31~22_combout\))) # (!\mips_cpu|dp|rf|Mux31~9_combout\ & (\mips_cpu|dp|rf|Mux31~1_combout\)))) # 
-- (!\mips_cpu|dp|rf|Mux2~0_combout\ & (\mips_cpu|dp|rf|Mux31~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux2~0_combout\,
	datab => \mips_cpu|dp|rf|Mux31~9_combout\,
	datac => \mips_cpu|dp|rf|Mux31~1_combout\,
	datad => \mips_cpu|dp|rf|Mux31~22_combout\,
	combout => \mips_cpu|dp|rf|Mux31~23_combout\);

-- Location: LCCOMB_X22_Y25_N22
\uGPIO|HEX3_R~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~0_combout\ = (\reset_ff~q\ & \mips_cpu|dp|rf|Mux31~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux31~23_combout\,
	combout => \uGPIO|HEX3_R~0_combout\);

-- Location: LCCOMB_X14_Y17_N26
\uGPIO|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|Equal0~4_combout\ = (!\mips_cpu|dp|alu|Mux23~3_combout\ & (!\mips_cpu|dp|alu|Mux22~3_combout\ & \uGPIO|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux23~3_combout\,
	datac => \mips_cpu|dp|alu|Mux22~3_combout\,
	datad => \uGPIO|Equal0~3_combout\,
	combout => \uGPIO|Equal0~4_combout\);

-- Location: LCCOMB_X15_Y17_N8
\uGPIO|HEX3_R[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[6]~1_combout\ = (\uGPIO|Equal0~4_combout\ & (\mips_cpu|dp|alu|Mux27~3_combout\ & (!\Decoder|Equal3~0_combout\ & \mips_cpu|c|EX_MEM|q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uGPIO|Equal0~4_combout\,
	datab => \mips_cpu|dp|alu|Mux27~3_combout\,
	datac => \Decoder|Equal3~0_combout\,
	datad => \mips_cpu|c|EX_MEM|q\(2),
	combout => \uGPIO|HEX3_R[6]~1_combout\);

-- Location: LCCOMB_X22_Y25_N26
\uGPIO|HEX3_R[6]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[6]~2_combout\ = ((\mips_cpu|dp|alu|Mux28~3_combout\ & (\uGPIO|HEX3_R[6]~1_combout\ & !\mips_cpu|dp|alu|Mux29~5_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|alu|Mux28~3_combout\,
	datac => \uGPIO|HEX3_R[6]~1_combout\,
	datad => \mips_cpu|dp|alu|Mux29~5_combout\,
	combout => \uGPIO|HEX3_R[6]~2_combout\);

-- Location: FF_X30_Y25_N17
\uGPIO|HEX3_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(0));

-- Location: LCCOMB_X22_Y25_N16
\uGPIO|HEX3_R~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~3_combout\ = (\reset_ff~q\ & \mips_cpu|dp|rf|Mux30~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|Mux30~21_combout\,
	combout => \uGPIO|HEX3_R~3_combout\);

-- Location: FF_X30_Y25_N19
\uGPIO|HEX3_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~3_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(1));

-- Location: LCCOMB_X19_Y21_N16
\uGPIO|HEX3_R~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~4_combout\ = (\reset_ff~q\ & \mips_cpu|dp|rf|Mux29~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datad => \mips_cpu|dp|rf|Mux29~21_combout\,
	combout => \uGPIO|HEX3_R~4_combout\);

-- Location: LCCOMB_X30_Y25_N28
\uGPIO|HEX3_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[2]~feeder_combout\ = \uGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~4_combout\,
	combout => \uGPIO|HEX3_R[2]~feeder_combout\);

-- Location: FF_X30_Y25_N29
\uGPIO|HEX3_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[2]~feeder_combout\,
	ena => \uGPIO|HEX3_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(2));

-- Location: LCCOMB_X19_Y21_N2
\uGPIO|HEX3_R~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~5_combout\ = (\mips_cpu|dp|rf|Mux28~19_combout\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mips_cpu|dp|rf|Mux28~19_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~5_combout\);

-- Location: FF_X30_Y25_N15
\uGPIO|HEX3_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(3));

-- Location: LCCOMB_X19_Y21_N12
\uGPIO|HEX3_R~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~6_combout\ = (\mips_cpu|dp|rf|Mux27~19_combout\ & \reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|rf|Mux27~19_combout\,
	datad => \reset_ff~q\,
	combout => \uGPIO|HEX3_R~6_combout\);

-- Location: LCCOMB_X30_Y25_N0
\uGPIO|HEX3_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[4]~feeder_combout\ = \uGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~6_combout\,
	combout => \uGPIO|HEX3_R[4]~feeder_combout\);

-- Location: FF_X30_Y25_N1
\uGPIO|HEX3_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[4]~feeder_combout\,
	ena => \uGPIO|HEX3_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(4));

-- Location: LCCOMB_X19_Y21_N22
\uGPIO|HEX3_R~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R~7_combout\ = (\reset_ff~q\ & (\mips_cpu|dp|rf|R31\(5) & \mips_cpu|dp|rf|Mux26~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset_ff~q\,
	datac => \mips_cpu|dp|rf|R31\(5),
	datad => \mips_cpu|dp|rf|Mux26~0_combout\,
	combout => \uGPIO|HEX3_R~7_combout\);

-- Location: FF_X30_Y25_N27
\uGPIO|HEX3_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~7_combout\,
	sload => VCC,
	ena => \uGPIO|HEX3_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(5));

-- Location: LCCOMB_X30_Y25_N12
\uGPIO|HEX3_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX3_R[6]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|HEX3_R[6]~feeder_combout\);

-- Location: FF_X30_Y25_N13
\uGPIO|HEX3_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R[6]~feeder_combout\,
	ena => \uGPIO|HEX3_R[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX3_R\(6));

-- Location: LCCOMB_X22_Y25_N28
\uGPIO|HEX2_R[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[1]~0_combout\ = ((!\mips_cpu|dp|alu|Mux28~3_combout\ & (\uGPIO|HEX3_R[6]~1_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|alu|Mux28~3_combout\,
	datac => \uGPIO|HEX3_R[6]~1_combout\,
	datad => \mips_cpu|dp|alu|Mux29~5_combout\,
	combout => \uGPIO|HEX2_R[1]~0_combout\);

-- Location: FF_X30_Y25_N23
\uGPIO|HEX2_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(0));

-- Location: FF_X30_Y25_N9
\uGPIO|HEX2_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~3_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(1));

-- Location: LCCOMB_X30_Y25_N2
\uGPIO|HEX2_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[2]~feeder_combout\ = \uGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~4_combout\,
	combout => \uGPIO|HEX2_R[2]~feeder_combout\);

-- Location: FF_X30_Y25_N3
\uGPIO|HEX2_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[2]~feeder_combout\,
	ena => \uGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(2));

-- Location: FF_X30_Y25_N5
\uGPIO|HEX2_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(3));

-- Location: LCCOMB_X30_Y25_N30
\uGPIO|HEX2_R[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[4]~feeder_combout\ = \uGPIO|HEX3_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~6_combout\,
	combout => \uGPIO|HEX2_R[4]~feeder_combout\);

-- Location: FF_X30_Y25_N31
\uGPIO|HEX2_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[4]~feeder_combout\,
	ena => \uGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(4));

-- Location: FF_X30_Y25_N25
\uGPIO|HEX2_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~7_combout\,
	sload => VCC,
	ena => \uGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(5));

-- Location: LCCOMB_X30_Y25_N10
\uGPIO|HEX2_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX2_R[6]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|HEX2_R[6]~feeder_combout\);

-- Location: FF_X30_Y25_N11
\uGPIO|HEX2_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX2_R[6]~feeder_combout\,
	ena => \uGPIO|HEX2_R[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX2_R\(6));

-- Location: LCCOMB_X22_Y25_N30
\uGPIO|HEX1_R[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[3]~0_combout\ = ((!\mips_cpu|dp|alu|Mux28~3_combout\ & (\uGPIO|HEX3_R[6]~1_combout\ & !\mips_cpu|dp|alu|Mux29~5_combout\))) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datab => \mips_cpu|dp|alu|Mux28~3_combout\,
	datac => \uGPIO|HEX3_R[6]~1_combout\,
	datad => \mips_cpu|dp|alu|Mux29~5_combout\,
	combout => \uGPIO|HEX1_R[3]~0_combout\);

-- Location: FF_X22_Y25_N9
\uGPIO|HEX1_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~0_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(0));

-- Location: LCCOMB_X22_Y25_N18
\uGPIO|HEX1_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[1]~feeder_combout\ = \uGPIO|HEX3_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~3_combout\,
	combout => \uGPIO|HEX1_R[1]~feeder_combout\);

-- Location: FF_X22_Y25_N19
\uGPIO|HEX1_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[1]~feeder_combout\,
	ena => \uGPIO|HEX1_R[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(1));

-- Location: LCCOMB_X22_Y25_N20
\uGPIO|HEX1_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[2]~feeder_combout\ = \uGPIO|HEX3_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~4_combout\,
	combout => \uGPIO|HEX1_R[2]~feeder_combout\);

-- Location: FF_X22_Y25_N21
\uGPIO|HEX1_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[2]~feeder_combout\,
	ena => \uGPIO|HEX1_R[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(2));

-- Location: FF_X22_Y25_N15
\uGPIO|HEX1_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~5_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(3));

-- Location: FF_X22_Y25_N1
\uGPIO|HEX1_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~6_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(4));

-- Location: FF_X22_Y25_N3
\uGPIO|HEX1_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~7_combout\,
	sload => VCC,
	ena => \uGPIO|HEX1_R[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(5));

-- Location: LCCOMB_X22_Y25_N12
\uGPIO|HEX1_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX1_R[6]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|HEX1_R[6]~feeder_combout\);

-- Location: FF_X22_Y25_N13
\uGPIO|HEX1_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX1_R[6]~feeder_combout\,
	ena => \uGPIO|HEX1_R[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX1_R\(6));

-- Location: LCCOMB_X15_Y17_N12
\uGPIO|HEX0_R[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX0_R[3]~0_combout\ = (\mips_cpu|dp|alu|Mux28~3_combout\ & (!\mips_cpu|dp|alu|Mux27~3_combout\ & (\uGPIO|Equal0~4_combout\ & \uGPIO|always3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mips_cpu|dp|alu|Mux28~3_combout\,
	datab => \mips_cpu|dp|alu|Mux27~3_combout\,
	datac => \uGPIO|Equal0~4_combout\,
	datad => \uGPIO|always3~0_combout\,
	combout => \uGPIO|HEX0_R[3]~0_combout\);

-- Location: LCCOMB_X22_Y25_N24
\uGPIO|HEX0_R[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX0_R[3]~1_combout\ = ((\uGPIO|HEX0_R[3]~0_combout\ & \mips_cpu|dp|alu|Mux29~5_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|HEX0_R[3]~0_combout\,
	datad => \mips_cpu|dp|alu|Mux29~5_combout\,
	combout => \uGPIO|HEX0_R[3]~1_combout\);

-- Location: FF_X22_Y25_N23
\uGPIO|HEX0_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~0_combout\,
	ena => \uGPIO|HEX0_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(0));

-- Location: FF_X22_Y25_N17
\uGPIO|HEX0_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~3_combout\,
	ena => \uGPIO|HEX0_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(1));

-- Location: FF_X19_Y21_N17
\uGPIO|HEX0_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~4_combout\,
	ena => \uGPIO|HEX0_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(2));

-- Location: FF_X19_Y21_N3
\uGPIO|HEX0_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~5_combout\,
	ena => \uGPIO|HEX0_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(3));

-- Location: FF_X19_Y21_N13
\uGPIO|HEX0_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~6_combout\,
	ena => \uGPIO|HEX0_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(4));

-- Location: FF_X19_Y21_N23
\uGPIO|HEX0_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX3_R~7_combout\,
	ena => \uGPIO|HEX0_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(5));

-- Location: LCCOMB_X19_Y21_N24
\uGPIO|HEX0_R[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|HEX0_R[6]~feeder_combout\ = \uGPIO|HEX3_R~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|HEX3_R~8_combout\,
	combout => \uGPIO|HEX0_R[6]~feeder_combout\);

-- Location: FF_X19_Y21_N25
\uGPIO|HEX0_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|HEX0_R[6]~feeder_combout\,
	ena => \uGPIO|HEX0_R[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|HEX0_R\(6));

-- Location: LCCOMB_X22_Y25_N10
\uGPIO|LEDG_R[7]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[7]~1_combout\ = ((\uGPIO|HEX0_R[3]~0_combout\ & !\mips_cpu|dp|alu|Mux29~5_combout\)) # (!\reset_ff~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset_ff~q\,
	datac => \uGPIO|HEX0_R[3]~0_combout\,
	datad => \mips_cpu|dp|alu|Mux29~5_combout\,
	combout => \uGPIO|LEDG_R[7]~1_combout\);

-- Location: FF_X12_Y20_N9
\uGPIO|LEDG_R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~0_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(0));

-- Location: LCCOMB_X12_Y20_N2
\uGPIO|LEDG_R[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[1]~feeder_combout\ = \uGPIO|LEDG_R~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~2_combout\,
	combout => \uGPIO|LEDG_R[1]~feeder_combout\);

-- Location: FF_X12_Y20_N3
\uGPIO|LEDG_R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[1]~feeder_combout\,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(1));

-- Location: LCCOMB_X12_Y21_N0
\uGPIO|LEDG_R[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[2]~feeder_combout\ = \uGPIO|LEDG_R~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~3_combout\,
	combout => \uGPIO|LEDG_R[2]~feeder_combout\);

-- Location: FF_X12_Y21_N1
\uGPIO|LEDG_R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[2]~feeder_combout\,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(2));

-- Location: LCCOMB_X12_Y21_N10
\uGPIO|LEDG_R[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[3]~feeder_combout\ = \uGPIO|LEDG_R~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~4_combout\,
	combout => \uGPIO|LEDG_R[3]~feeder_combout\);

-- Location: FF_X12_Y21_N11
\uGPIO|LEDG_R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[3]~feeder_combout\,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(3));

-- Location: FF_X12_Y21_N29
\uGPIO|LEDG_R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~5_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(4));

-- Location: LCCOMB_X12_Y21_N22
\uGPIO|LEDG_R[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[5]~feeder_combout\ = \uGPIO|LEDG_R~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~6_combout\,
	combout => \uGPIO|LEDG_R[5]~feeder_combout\);

-- Location: FF_X12_Y21_N23
\uGPIO|LEDG_R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[5]~feeder_combout\,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(5));

-- Location: FF_X12_Y20_N21
\uGPIO|LEDG_R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|HEX3_R~8_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(6));

-- Location: LCCOMB_X12_Y21_N8
\uGPIO|LEDG_R[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[7]~feeder_combout\ = \uGPIO|LEDG_R~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~7_combout\,
	combout => \uGPIO|LEDG_R[7]~feeder_combout\);

-- Location: FF_X12_Y21_N9
\uGPIO|LEDG_R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[7]~feeder_combout\,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(7));

-- Location: FF_X12_Y21_N3
\uGPIO|LEDG_R[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \uGPIO|LEDG_R~8_combout\,
	sload => VCC,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(8));

-- Location: LCCOMB_X12_Y21_N12
\uGPIO|LEDG_R[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \uGPIO|LEDG_R[9]~feeder_combout\ = \uGPIO|LEDG_R~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uGPIO|LEDG_R~9_combout\,
	combout => \uGPIO|LEDG_R[9]~feeder_combout\);

-- Location: FF_X12_Y21_N13
\uGPIO|LEDG_R[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \pll0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \uGPIO|LEDG_R[9]~feeder_combout\,
	ena => \uGPIO|LEDG_R[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uGPIO|LEDG_R\(9));

-- Location: IOIBUF_X0_Y25_N1
\SW[9]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X0_Y26_N1
\SW[8]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X0_Y26_N8
\SW[7]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X0_Y25_N15
\SW[6]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X0_Y22_N15
\SW[5]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);
END structure;


