
****************************************
Report : qor
Design : mult
Version: TEMPUS 14.22-s053_1
Sat Apr  4 00:27:33 MST 2015
Date   : 
****************************************


  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           18
  Critical Path Length:              1225.10000
  Critical Path Slack:                604.90000
  Total Negative Slack:                 0.00000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:               551.20000
  Critical Path Slack:                398.80000
  Total Negative Slack:                 0.00000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'reg2reg' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:               574.20000
  Critical Path Slack:                581.10000
  Total Negative Slack:                 0.00000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:               574.20000
  Critical Path Slack:                581.10000
  Total Negative Slack:                 0.00000
  No. of Violating Paths:                     0
  ---------------------------------------------


  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:               892.80000
  Critical Path Slack:                424.30000
  Total Negative Slack:                 0.00000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:               519.50000
  Critical Path Slack:               1019.50000
  Total Negative Slack:                 0.00000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'reg2reg' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:               527.30000
  Critical Path Slack:                 59.70000
  Total Negative Slack:                 0.00000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:               527.30000
  Critical Path Slack:                 59.70000
  Total Negative Slack:                 0.00000
  No. of Violating Paths:                     0
  ---------------------------------------------


  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                    0
  Hierarchical Port Count:                    0
  Leaf Cell Count:                          229
  ---------------------------------------------


  Area
  ---------------------------------------------
  Design Area:                        27.030000
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:              167
  min_capacitance Count:                      1
  min_capacitance Cost:                -0.05000
  Total DRC Cost:                      -0.05000
  ---------------------------------------------

