$date
	Fri Dec 26 10:26:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_d_ff_async_en $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#5
1"
#10
0"
1#
1$
#15
1!
1"
#20
0"
0#
#25
0!
1"
#30
0"
1#
#35
1!
1"
#40
0"
0#
0$
#45
1"
#50
0"
1#
#55
1"
#60
0"
0#
#65
1"
#70
0!
0"
1#
1%
1$
#75
1"
#80
0"
#85
1"
#90
0"
0%
#95
1!
1"
#100
0"
#105
1"
#110
0!
0"
1%
0$
#115
1"
#120
0"
0#
#125
1"
#130
0"
0%
#135
1"
#140
0"
1%
#145
1"
#150
0"
