0.7
2020.2
Oct 14 2022
05:20:55
E:/Codes/verilog-vivado/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1707898716,verilog,,E:/Codes/verilog-vivado/half_adder/half_adder.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
E:/Codes/verilog-vivado/half_adder/half_adder.srcs/sources_1/new/half_adder.v,1707058437,verilog,,E:/Codes/verilog-vivado/ripple_carry_adder_4/ripple_carry_adder_4.srcs/sources_1/new/ripple_carry_adder_4.v,,half_adder,,,,,,,,
E:/Codes/verilog-vivado/ripple_carry_adder_4/ripple_carry_adder_4.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
E:/Codes/verilog-vivado/ripple_carry_adder_4/ripple_carry_adder_4.srcs/sim_1/new/tb_ripple_carry_adder_4.v,1712734096,verilog,,,,tb_ripple_carry_adder_4,,,,,,,,
E:/Codes/verilog-vivado/ripple_carry_adder_4/ripple_carry_adder_4.srcs/sources_1/new/ripple_carry_adder_4.v,1707901339,verilog,,E:/Codes/verilog-vivado/ripple_carry_adder_4/ripple_carry_adder_4.srcs/sim_1/new/tb_ripple_carry_adder_4.v,,ripple_carry_adder_4,,,,,,,,
