{
  "design": {
    "design_info": {
      "boundary_crc": "0x8FB331471FF613BC",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../compfft.gen/sources_1/bd/led",
      "name": "led",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "PS7": {
        "proc_sys_reset_0": "",
        "processing_system7_0": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {
            "auto_pc": ""
          },
          "m01_couplers": {},
          "m02_couplers": {}
        }
      },
      "GPIOCONTROLLER": {
        "axi_gpio_0": "",
        "axi_bram_ctrl_0": "",
        "xlslice_0": "",
        "axi_bram_ctrl_1": ""
      },
      "Buffers": {
        "util_ds_buf_0": "",
        "util_ds_buf_1": ""
      },
      "ADC1": {
        "axis_red_pitaya_adc_0": "",
        "xlslice_1": ""
      },
      "ADC1_to_FFT": {
        "adc2bram_0": "",
        "blk_mem_gen_0": "",
        "bra2bram_0": ""
      },
      "FFT": {
        "xfft_0": "",
        "xlconcat_4": "",
        "xlconstant_5": "",
        "xlconstant_7": "",
        "xlconstant_8": ""
      },
      "c_addsub_1": "",
      "FFT_to_PSD": {
        "c_addsub_0": "",
        "mult_gen_0": "",
        "mult_gen_1": ""
      },
      "blk_mem_gen_08": "",
      "outcou_0": "",
      "xlconcat_0": "",
      "xlconstant_0": "",
      "xlconstant_2": "",
      "xlconcat_1": "",
      "xlconstant_3": "",
      "blk_mem_gen_1": "",
      "accumol_0": "",
      "xlslice_2": "",
      "xlconcat_2": "",
      "xlconstant_4": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "blk_mem_gen_2": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_clk_n_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "led_adc_clk_n_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "adc_clk_p_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "led_adc_clk_p_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "daisy_p_i": {
        "type": "clk",
        "direction": "I",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "led_daisy_p_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "daisy_n_i": {
        "type": "clk",
        "direction": "I",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "led_daisy_n_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "daisy_n_o": {
        "type": "clk",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "led_daisy_n_i",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_p_o": {
        "type": "clk",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "led_daisy_n_i",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "led_o": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "8",
            "value_src": "ip_prop"
          }
        }
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "dac_clk_o": {
        "direction": "O"
      },
      "dac_rst_o": {
        "direction": "O"
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "Vaux0_v_p": {
        "direction": "I"
      },
      "Vaux0_v_n": {
        "direction": "I"
      },
      "Vaux1_v_p": {
        "direction": "I"
      },
      "Vaux1_v_n": {
        "direction": "I"
      },
      "Vaux8_v_p": {
        "direction": "I"
      },
      "Vaux8_v_n": {
        "direction": "I"
      },
      "Vaux9_v_p": {
        "direction": "I"
      },
      "Vaux9_v_n": {
        "direction": "I"
      },
      "Vp_Vn_v_p": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "Vp_Vn_v_n": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "exp_p_trg": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "exp_n_alex": {
        "type": "data",
        "direction": "I",
        "left": "4",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "PS7": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "ip_revision": "16",
            "xci_name": "led_proc_sys_reset_0_1",
            "xci_path": "ip/led_proc_sys_reset_0_1/led_proc_sys_reset_0_1.xci",
            "inst_hier_path": "PS7/proc_sys_reset_0"
          },
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "ip_revision": "6",
            "xci_name": "led_processing_system7_0_0",
            "xci_path": "ip/led_processing_system7_0_0/led_processing_system7_0_0.xci",
            "inst_hier_path": "PS7/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_CLK0_FREQ": {
                "value": "125000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x3FFFFFFF"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3 (Low Voltage)"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41K256M16 RE-125"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "arm > led GPIOCONTROLLER/axi_bram_ctrl_0 led GPIOCONTROLLER/axi_bram_ctrl_1",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/led_axi_interconnect_0_1/led_axi_interconnect_0_1.xci",
            "inst_hier_path": "PS7/axi_interconnect_0",
            "xci_name": "led_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "ip_revision": "34",
                "xci_name": "led_axi_interconnect_0_imp_xbar_0",
                "xci_path": "ip/led_axi_interconnect_0_imp_xbar_0/led_axi_interconnect_0_imp_xbar_0.xci",
                "inst_hier_path": "PS7/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "33",
                    "xci_name": "led_axi_interconnect_0_imp_auto_pc_1",
                    "xci_path": "ip/led_axi_interconnect_0_imp_auto_pc_1/led_axi_interconnect_0_imp_auto_pc_1.xci",
                    "inst_hier_path": "PS7/axi_interconnect_0/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "ip_revision": "33",
                    "xci_name": "led_axi_interconnect_0_imp_auto_pc_0",
                    "xci_path": "ip/led_axi_interconnect_0_imp_auto_pc_0/led_axi_interconnect_0_imp_auto_pc_0.xci",
                    "inst_hier_path": "PS7/axi_interconnect_0/m00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m00_couplers/M_AXI",
                  "M00_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m01_couplers/M_AXI",
                  "M01_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "m02_couplers/M_AXI",
                  "M02_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "axi_interconnect_0/M01_AXI"
            ]
          },
          "axi_interconnect_0_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "axi_interconnect_0/M02_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "axi_interconnect_0/S00_AXI"
            ]
          }
        },
        "nets": {
          "proc_sys_reset_0_interconnect_aresetn": {
            "ports": [
              "proc_sys_reset_0/interconnect_aresetn",
              "axi_interconnect_0/ARESETN"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "S00_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/M01_ARESETN",
              "axi_interconnect_0/M02_ARESETN"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M01_ACLK",
              "proc_sys_reset_0/slowest_sync_clk",
              "FCLK_CLK0",
              "axi_interconnect_0/M02_ACLK"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "proc_sys_reset_0/ext_reset_in"
            ]
          }
        }
      },
      "GPIOCONTROLLER": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "BRAM_PORTA": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "BRAM_PORTA1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "gpio2_io_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "ip_revision": "35",
            "xci_name": "led_axi_gpio_0_0",
            "xci_path": "ip/led_axi_gpio_0_0/led_axi_gpio_0_0.xci",
            "inst_hier_path": "GPIOCONTROLLER/axi_gpio_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_IS_DUAL": {
                "value": "1"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "11",
            "xci_name": "led_axi_bram_ctrl_0_1",
            "xci_path": "ip/led_axi_bram_ctrl_0_1/led_axi_bram_ctrl_0_1.xci",
            "inst_hier_path": "GPIOCONTROLLER/axi_bram_ctrl_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x40000000 32 > led blk_mem_gen_1",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "4",
            "xci_name": "led_xlslice_0_0",
            "xci_path": "ip/led_xlslice_0_0/led_xlslice_0_0.xci",
            "inst_hier_path": "GPIOCONTROLLER/xlslice_0"
          },
          "axi_bram_ctrl_1": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "ip_revision": "11",
            "xci_name": "led_axi_bram_ctrl_0_2",
            "xci_path": "ip/led_axi_bram_ctrl_0_2/led_axi_bram_ctrl_0_2.xci",
            "inst_hier_path": "GPIOCONTROLLER/axi_bram_ctrl_1",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32"
              },
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x42000000 32 > led blk_mem_gen_2",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "axi_bram_ctrl_1/BRAM_PORTA",
              "BRAM_PORTA1"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "S_AXI2",
              "axi_bram_ctrl_1/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "BRAM_PORTA",
              "axi_bram_ctrl_0/BRAM_PORTA"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "axi_interconnect_0_M01_AXI": {
            "interface_ports": [
              "S_AXI1",
              "axi_bram_ctrl_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "xlslice_0/Din"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "axi_bram_ctrl_1/s_axi_aresetn"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_aclk",
              "axi_bram_ctrl_0/s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "axi_bram_ctrl_1/s_axi_aclk"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "gpio2_io_i",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "Dout"
            ]
          }
        }
      },
      "Buffers": {
        "ports": {
          "daisy_p_i": {
            "type": "clk",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "daisy_n_i": {
            "type": "clk",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "daisy_p_o": {
            "type": "clk",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "daisy_n_o": {
            "type": "clk",
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "7",
            "xci_name": "led_util_ds_buf_0_0",
            "xci_path": "ip/led_util_ds_buf_0_0/led_util_ds_buf_0_0.xci",
            "inst_hier_path": "Buffers/util_ds_buf_0",
            "parameters": {
              "C_SIZE": {
                "value": "2"
              }
            }
          },
          "util_ds_buf_1": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "7",
            "xci_name": "led_util_ds_buf_1_0",
            "xci_path": "ip/led_util_ds_buf_1_0/led_util_ds_buf_1_0.xci",
            "inst_hier_path": "Buffers/util_ds_buf_1",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "OBUFDS"
              },
              "C_SIZE": {
                "value": "2"
              }
            }
          }
        },
        "nets": {
          "daisy_n_i_1": {
            "ports": [
              "daisy_n_i",
              "util_ds_buf_0/IBUF_DS_N"
            ]
          },
          "daisy_n_o_1": {
            "ports": [
              "util_ds_buf_1/OBUF_DS_N",
              "daisy_n_o"
            ]
          },
          "daisy_p_i_1": {
            "ports": [
              "daisy_p_i",
              "util_ds_buf_0/IBUF_DS_P"
            ]
          },
          "daisy_p_o_1": {
            "ports": [
              "util_ds_buf_1/OBUF_DS_P",
              "daisy_p_o"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "util_ds_buf_1/OBUF_IN"
            ]
          }
        }
      },
      "ADC1": {
        "ports": {
          "adc_clk": {
            "type": "clk",
            "direction": "O"
          },
          "adc_csn_o": {
            "direction": "O"
          },
          "adc_clk_p_i": {
            "type": "clk",
            "direction": "I"
          },
          "adc_clk_n_i": {
            "type": "clk",
            "direction": "I"
          },
          "adc_dat_a_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_dat_b_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "m_axis_tvalid": {
            "direction": "O"
          },
          "Dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "axis_red_pitaya_adc_0": {
            "vlnv": "user.org:user:axis_red_pitaya_adc:1.0",
            "ip_revision": "2",
            "xci_name": "led_axis_red_pitaya_adc_0_1",
            "xci_path": "ip/led_axis_red_pitaya_adc_0_1/led_axis_red_pitaya_adc_0_1.xci",
            "inst_hier_path": "ADC1/axis_red_pitaya_adc_0"
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "ip_revision": "4",
            "xci_name": "led_xlslice_1_0",
            "xci_path": "ip/led_xlslice_1_0/led_xlslice_1_0.xci",
            "inst_hier_path": "ADC1/xlslice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              }
            }
          }
        },
        "nets": {
          "adc_clk_n_0_1": {
            "ports": [
              "adc_clk_n_i",
              "axis_red_pitaya_adc_0/adc_clk_n"
            ]
          },
          "adc_clk_p_0_1": {
            "ports": [
              "adc_clk_p_i",
              "axis_red_pitaya_adc_0/adc_clk_p"
            ]
          },
          "adc_dat_a_i_1": {
            "ports": [
              "adc_dat_a_i",
              "axis_red_pitaya_adc_0/adc_dat_a"
            ]
          },
          "adc_dat_b_i_1": {
            "ports": [
              "adc_dat_b_i",
              "axis_red_pitaya_adc_0/adc_dat_b"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_clk",
              "adc_clk"
            ]
          },
          "axis_red_pitaya_adc_0_adc_csn": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_csn",
              "adc_csn_o"
            ]
          },
          "axis_red_pitaya_adc_0_m_axis_tdata": {
            "ports": [
              "axis_red_pitaya_adc_0/m_axis_tdata",
              "xlslice_1/Din"
            ]
          },
          "axis_red_pitaya_adc_0_m_axis_tvalid": {
            "ports": [
              "axis_red_pitaya_adc_0/m_axis_tvalid",
              "m_axis_tvalid"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "Dout"
            ]
          }
        }
      },
      "ADC1_to_FFT": {
        "ports": {
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "S_AXIS_t_valid": {
            "direction": "I"
          },
          "clka": {
            "type": "clk",
            "direction": "I"
          },
          "dina": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "doutb": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "finished": {
            "direction": "O"
          }
        },
        "components": {
          "adc2bram_0": {
            "vlnv": "xilinx.com:module_ref:adc2bram:1.0",
            "ip_revision": "1",
            "xci_name": "led_adc2bram_0_0",
            "xci_path": "ip/led_adc2bram_0_0/led_adc2bram_0_0.xci",
            "inst_hier_path": "ADC1_to_FFT/adc2bram_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "adc2bram",
              "boundary_crc": "0x0"
            },
            "ports": {
              "reset": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_HIGH"
                  }
                }
              },
              "S_AXIS_t_valid": {
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "led_axis_red_pitaya_adc_0_1_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "addra": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "wea": {
                "direction": "O"
              },
              "finished": {
                "direction": "O"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "9",
            "xci_name": "led_blk_mem_gen_0_1",
            "xci_path": "ip/led_blk_mem_gen_0_1/led_blk_mem_gen_0_1.xci",
            "inst_hier_path": "ADC1_to_FFT/blk_mem_gen_0",
            "parameters": {
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Memory_Type": {
                "value": "Simple_Dual_Port_RAM"
              },
              "Write_Depth_A": {
                "value": "1024"
              },
              "Write_Width_A": {
                "value": "16"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "bra2bram_0": {
            "vlnv": "xilinx.com:module_ref:bra2bram:1.0",
            "ip_revision": "1",
            "xci_name": "led_bra2bram_0_0",
            "xci_path": "ip/led_bra2bram_0_0/led_bra2bram_0_0.xci",
            "inst_hier_path": "ADC1_to_FFT/bra2bram_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "bra2bram",
              "boundary_crc": "0x0"
            },
            "ports": {
              "reset": {
                "type": "rst",
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "reset",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "1.25e+08",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "led_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "addra": {
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "finished": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "GPIOCONTROLLER_Dout": {
            "ports": [
              "reset",
              "adc2bram_0/reset"
            ]
          },
          "adc2bram_0_addra": {
            "ports": [
              "adc2bram_0/addra",
              "blk_mem_gen_0/addra"
            ]
          },
          "adc2bram_0_finished": {
            "ports": [
              "adc2bram_0/finished",
              "bra2bram_0/reset"
            ]
          },
          "adc2bram_0_wea": {
            "ports": [
              "adc2bram_0/wea",
              "blk_mem_gen_0/wea"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "clka",
              "blk_mem_gen_0/clka",
              "adc2bram_0/aclk"
            ]
          },
          "axis_red_pitaya_adc_0_m_axis_tvalid": {
            "ports": [
              "S_AXIS_t_valid",
              "adc2bram_0/S_AXIS_t_valid"
            ]
          },
          "blk_mem_gen_0_doutb": {
            "ports": [
              "blk_mem_gen_0/doutb",
              "doutb"
            ]
          },
          "bra2bram_0_addra": {
            "ports": [
              "bra2bram_0/addra",
              "blk_mem_gen_0/addrb"
            ]
          },
          "bra2bram_0_finished": {
            "ports": [
              "bra2bram_0/finished",
              "finished"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "aclk",
              "blk_mem_gen_0/clkb",
              "bra2bram_0/aclk"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "dina",
              "blk_mem_gen_0/dina"
            ]
          }
        }
      },
      "FFT": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axis_data_tlast": {
            "direction": "I"
          },
          "m_axis_data_tdata": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "m_axis_data_tvalid": {
            "direction": "O"
          },
          "In0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "m_axis_data_tlast_0": {
            "direction": "O"
          }
        },
        "components": {
          "xfft_0": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "ip_revision": "13",
            "xci_name": "led_xfft_0_1",
            "xci_path": "ip/led_xfft_0_1/led_xfft_0_1.xci",
            "inst_hier_path": "FFT/xfft_0",
            "parameters": {
              "implementation_options": {
                "value": "pipelined_streaming_io"
              },
              "input_width": {
                "value": "14"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "3"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "phase_factor_width": {
                "value": "16"
              },
              "scaling_options": {
                "value": "unscaled"
              },
              "target_clock_frequency": {
                "value": "125"
              }
            }
          },
          "xlconcat_4": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "led_xlconcat_4_0",
            "xci_path": "ip/led_xlconcat_4_0/led_xlconcat_4_0.xci",
            "inst_hier_path": "FFT/xlconcat_4",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_5": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "led_xlconstant_5_0",
            "xci_path": "ip/led_xlconstant_5_0/led_xlconstant_5_0.xci",
            "inst_hier_path": "FFT/xlconstant_5",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_7": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "led_xlconstant_7_0",
            "xci_path": "ip/led_xlconstant_7_0/led_xlconstant_7_0.xci",
            "inst_hier_path": "FFT/xlconstant_7"
          },
          "xlconstant_8": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "led_xlconstant_8_0",
            "xci_path": "ip/led_xlconstant_8_0/led_xlconstant_8_0.xci",
            "inst_hier_path": "FFT/xlconstant_8"
          }
        },
        "nets": {
          "In0_1": {
            "ports": [
              "In0",
              "xlconcat_4/In0"
            ]
          },
          "bra2bram_0_finished": {
            "ports": [
              "s_axis_data_tlast",
              "xfft_0/s_axis_data_tlast"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "aclk",
              "xfft_0/aclk"
            ]
          },
          "xfft_0_m_axis_data_tdata": {
            "ports": [
              "xfft_0/m_axis_data_tdata",
              "m_axis_data_tdata"
            ]
          },
          "xfft_0_m_axis_data_tlast": {
            "ports": [
              "xfft_0/m_axis_data_tlast",
              "m_axis_data_tlast_0"
            ]
          },
          "xfft_0_m_axis_data_tvalid": {
            "ports": [
              "xfft_0/m_axis_data_tvalid",
              "m_axis_data_tvalid"
            ]
          },
          "xlconcat_4_dout": {
            "ports": [
              "xlconcat_4/dout",
              "xfft_0/s_axis_data_tdata"
            ]
          },
          "xlconstant_5_dout": {
            "ports": [
              "xlconstant_5/dout",
              "xlconcat_4/In1"
            ]
          },
          "xlconstant_7_dout": {
            "ports": [
              "xlconstant_7/dout",
              "xfft_0/m_axis_data_tready"
            ]
          },
          "xlconstant_8_dout": {
            "ports": [
              "xlconstant_8/dout",
              "xfft_0/s_axis_data_tvalid"
            ]
          }
        }
      },
      "c_addsub_1": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "ip_revision": "19",
        "xci_name": "led_c_addsub_1_0",
        "xci_path": "ip/led_c_addsub_1_0/led_c_addsub_1_0.xci",
        "inst_hier_path": "c_addsub_1",
        "parameters": {
          "A_Width": {
            "value": "64"
          },
          "B_Value": {
            "value": "0000000000000000000000000000000000000000000000000000000000000000"
          },
          "B_Width": {
            "value": "64"
          },
          "CE": {
            "value": "false"
          },
          "Implementation": {
            "value": "Fabric"
          },
          "Latency": {
            "value": "1"
          },
          "Out_Width": {
            "value": "64"
          }
        }
      },
      "FFT_to_PSD": {
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "S": {
            "type": "data",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "A": {
            "type": "data",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "A1": {
            "type": "data",
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "c_addsub_0": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "ip_revision": "19",
            "xci_name": "led_c_addsub_0_0",
            "xci_path": "ip/led_c_addsub_0_0/led_c_addsub_0_0.xci",
            "inst_hier_path": "FFT_to_PSD/c_addsub_0",
            "parameters": {
              "A_Width": {
                "value": "64"
              },
              "B_Value": {
                "value": "0000000000000000000000000000000000000000000000000000000000000000"
              },
              "B_Width": {
                "value": "64"
              },
              "CE": {
                "value": "false"
              },
              "Implementation": {
                "value": "Fabric"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "64"
              }
            }
          },
          "mult_gen_0": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "ip_revision": "22",
            "xci_name": "led_mult_gen_0_0",
            "xci_path": "ip/led_mult_gen_0_0/led_mult_gen_0_0.xci",
            "inst_hier_path": "FFT_to_PSD/mult_gen_0",
            "parameters": {
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "OptGoal": {
                "value": "Speed"
              },
              "PortAWidth": {
                "value": "32"
              },
              "PortBWidth": {
                "value": "32"
              }
            }
          },
          "mult_gen_1": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "ip_revision": "22",
            "xci_name": "led_mult_gen_1_0",
            "xci_path": "ip/led_mult_gen_1_0/led_mult_gen_1_0.xci",
            "inst_hier_path": "FFT_to_PSD/mult_gen_1",
            "parameters": {
              "Multiplier_Construction": {
                "value": "Use_Mults"
              },
              "OptGoal": {
                "value": "Speed"
              },
              "PortAWidth": {
                "value": "32"
              },
              "PortBWidth": {
                "value": "32"
              }
            }
          }
        },
        "nets": {
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "CLK",
              "mult_gen_0/CLK",
              "mult_gen_1/CLK",
              "c_addsub_0/CLK"
            ]
          },
          "c_addsub_0_S": {
            "ports": [
              "c_addsub_0/S",
              "S"
            ]
          },
          "mult_gen_0_P": {
            "ports": [
              "mult_gen_0/P",
              "c_addsub_0/B"
            ]
          },
          "mult_gen_1_P": {
            "ports": [
              "mult_gen_1/P",
              "c_addsub_0/A"
            ]
          },
          "xfft_0_m_axis_data_tdata": {
            "ports": [
              "A",
              "mult_gen_0/A",
              "mult_gen_0/B"
            ]
          },
          "xlslice_3_Dout": {
            "ports": [
              "A1",
              "mult_gen_1/A",
              "mult_gen_1/B"
            ]
          }
        }
      },
      "blk_mem_gen_08": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "9",
        "xci_name": "led_blk_mem_gen_0_2",
        "xci_path": "ip/led_blk_mem_gen_0_2/led_blk_mem_gen_0_2.xci",
        "inst_hier_path": "blk_mem_gen_08",
        "parameters": {
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Write_Depth_A": {
            "value": "1024"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "outcou_0": {
        "vlnv": "xilinx.com:module_ref:outcou:1.0",
        "ip_revision": "1",
        "xci_name": "led_outcou_0_0",
        "xci_path": "ip/led_outcou_0_0/led_outcou_0_0.xci",
        "inst_hier_path": "outcou_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "outcou",
          "boundary_crc": "0x0"
        },
        "ports": {
          "r": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "led_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "tlast": {
            "direction": "I"
          },
          "accou": {
            "direction": "O",
            "left": "9",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                  "{} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                  "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            }
          },
          "finad": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "led_xlconcat_0_1",
        "xci_path": "ip/led_xlconcat_0_1/led_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "12"
          },
          "IN1_WIDTH": {
            "value": "20"
          },
          "IN2_WIDTH": {
            "value": "20"
          },
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "led_xlconstant_0_2",
        "xci_path": "ip/led_xlconstant_0_2/led_xlconstant_0_2.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "led_xlconstant_2_1",
        "xci_path": "ip/led_xlconstant_2_1/led_xlconstant_2_1.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "20"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "led_xlconcat_1_1",
        "xci_path": "ip/led_xlconcat_1_1/led_xlconcat_1_1.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "IN1_WIDTH": {
            "value": "31"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "led_xlconstant_3_1",
        "xci_path": "ip/led_xlconstant_3_1/led_xlconstant_3_1.xci",
        "inst_hier_path": "xlconstant_3",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "31"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "9",
        "xci_name": "led_blk_mem_gen_1_2",
        "xci_path": "ip/led_blk_mem_gen_1_2/led_blk_mem_gen_1_2.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "accumol_0": {
        "vlnv": "xilinx.com:module_ref:accumol:1.0",
        "ip_revision": "1",
        "xci_name": "led_accumol_0_0",
        "xci_path": "ip/led_accumol_0_0/led_accumol_0_0.xci",
        "inst_hier_path": "accumol_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "accumol",
          "boundary_crc": "0x0"
        },
        "ports": {
          "r": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "led_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "tlast": {
            "direction": "I"
          },
          "rdata": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "addread": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "wrdata": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "o": {
            "direction": "O"
          },
          "h": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "b": {
            "direction": "O"
          },
          "ma": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "statey": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "led_xlslice_2_0",
        "xci_path": "ip/led_xlslice_2_0/led_xlslice_2_0.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "led_xlconcat_2_0",
        "xci_path": "ip/led_xlconcat_2_0/led_xlconcat_2_0.xci",
        "inst_hier_path": "xlconcat_2",
        "parameters": {
          "IN2_WIDTH": {
            "value": "6"
          },
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "led_xlconstant_4_0",
        "xci_path": "ip/led_xlconstant_4_0/led_xlconstant_4_0.xci",
        "inst_hier_path": "xlconstant_4",
        "parameters": {
          "CONST_VAL": {
            "value": "11"
          },
          "CONST_WIDTH": {
            "value": "6"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "led_xlslice_3_0",
        "xci_path": "ip/led_xlslice_3_0/led_xlslice_3_0.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "led_xlslice_3_1",
        "xci_path": "ip/led_xlslice_3_1/led_xlslice_3_1.xci",
        "inst_hier_path": "xlslice_4",
        "parameters": {
          "DIN_FROM": {
            "value": "63"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "led_xlslice_0_4",
        "xci_path": "ip/led_xlslice_0_4/led_xlslice_0_4.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "led_xlslice_0_5",
        "xci_path": "ip/led_xlslice_0_5/led_xlslice_0_5.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "63"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "64"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "9",
        "xci_name": "led_blk_mem_gen_1_4",
        "xci_path": "ip/led_blk_mem_gen_1_4/led_blk_mem_gen_1_4.xci",
        "inst_hier_path": "blk_mem_gen_2",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      }
    },
    "interface_nets": {
      "GPIOCONTROLLER_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_1/BRAM_PORTB",
          "GPIOCONTROLLER/BRAM_PORTA"
        ]
      },
      "GPIOCONTROLLER_BRAM_PORTA1": {
        "interface_ports": [
          "blk_mem_gen_2/BRAM_PORTB",
          "GPIOCONTROLLER/BRAM_PORTA1"
        ]
      },
      "S_AXI2_1": {
        "interface_ports": [
          "GPIOCONTROLLER/S_AXI2",
          "PS7/M02_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "PS7/M00_AXI",
          "GPIOCONTROLLER/S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "PS7/M01_AXI",
          "GPIOCONTROLLER/S_AXI1"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS7/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS7/FIXED_IO"
        ]
      }
    },
    "nets": {
      "ADC1_Dout": {
        "ports": [
          "ADC1/Dout",
          "FFT/In0"
        ]
      },
      "FFT_m_axis_data_tdata": {
        "ports": [
          "FFT/m_axis_data_tdata",
          "xlslice_3/Din",
          "xlslice_4/Din"
        ]
      },
      "FFT_to_PSD_S": {
        "ports": [
          "FFT_to_PSD/S",
          "c_addsub_1/A"
        ]
      },
      "GPIOCONTROLLER_Dout": {
        "ports": [
          "GPIOCONTROLLER/Dout",
          "ADC1_to_FFT/reset",
          "accumol_0/r",
          "outcou_0/r"
        ]
      },
      "accum_0_addread": {
        "ports": [
          "accumol_0/addread",
          "blk_mem_gen_08/addrb"
        ]
      },
      "accum_0_f": {
        "ports": [
          "accumol_0/h",
          "blk_mem_gen_1/wea",
          "blk_mem_gen_2/wea"
        ]
      },
      "accumol_0_b": {
        "ports": [
          "accumol_0/b",
          "xlconcat_1/In0"
        ]
      },
      "accumol_0_o": {
        "ports": [
          "accumol_0/o",
          "blk_mem_gen_08/wea"
        ]
      },
      "accumol_0_wrdata": {
        "ports": [
          "accumol_0/wrdata",
          "xlslice_1/Din",
          "xlslice_0/Din",
          "c_addsub_1/B"
        ]
      },
      "adc_clk_n_0_1": {
        "ports": [
          "adc_clk_n_i",
          "ADC1/adc_clk_n_i"
        ]
      },
      "adc_clk_p_0_1": {
        "ports": [
          "adc_clk_p_i",
          "ADC1/adc_clk_p_i"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "ADC1/adc_dat_a_i"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "ADC1/adc_dat_b_i"
        ]
      },
      "axis_red_pitaya_adc_0_adc_clk": {
        "ports": [
          "ADC1/adc_clk",
          "ADC1_to_FFT/clka"
        ]
      },
      "axis_red_pitaya_adc_0_adc_csn": {
        "ports": [
          "ADC1/adc_csn_o",
          "adc_csn_o"
        ]
      },
      "axis_red_pitaya_adc_0_m_axis_tvalid": {
        "ports": [
          "ADC1/m_axis_tvalid",
          "ADC1_to_FFT/S_AXIS_t_valid"
        ]
      },
      "blk_mem_gen_0_doutb1": {
        "ports": [
          "blk_mem_gen_08/doutb",
          "accumol_0/rdata"
        ]
      },
      "bra2bram_0_finished": {
        "ports": [
          "ADC1_to_FFT/finished",
          "FFT/s_axis_data_tlast"
        ]
      },
      "c_addsub_1_S": {
        "ports": [
          "c_addsub_1/S",
          "xlslice_2/Din",
          "blk_mem_gen_08/dina"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i",
          "Buffers/daisy_n_i"
        ]
      },
      "daisy_n_o_1": {
        "ports": [
          "Buffers/daisy_n_o",
          "daisy_n_o"
        ]
      },
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i",
          "Buffers/daisy_p_i"
        ]
      },
      "daisy_p_o_1": {
        "ports": [
          "Buffers/daisy_p_o",
          "daisy_p_o"
        ]
      },
      "outcou_0_accou": {
        "ports": [
          "outcou_0/accou",
          "blk_mem_gen_08/addra"
        ]
      },
      "outcou_0_finad": {
        "ports": [
          "outcou_0/finad",
          "xlconcat_0/In0"
        ]
      },
      "ppp_0_tl": {
        "ports": [
          "FFT/m_axis_data_tlast_0",
          "accumol_0/tlast",
          "outcou_0/tlast"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "PS7/S00_ARESETN",
          "GPIOCONTROLLER/s_axi_aresetn"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "PS7/FCLK_CLK0",
          "GPIOCONTROLLER/s_axi_aclk",
          "blk_mem_gen_08/clkb",
          "blk_mem_gen_08/clka",
          "blk_mem_gen_1/clka",
          "FFT_to_PSD/CLK",
          "c_addsub_1/CLK",
          "ADC1_to_FFT/aclk",
          "FFT/aclk",
          "blk_mem_gen_2/clka",
          "accumol_0/clk",
          "outcou_0/clk"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "blk_mem_gen_1/addra",
          "blk_mem_gen_2/addra"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "GPIOCONTROLLER/gpio2_io_i"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "led_o"
        ]
      },
      "xlconstant_0_dout1": {
        "ports": [
          "xlconstant_0/dout",
          "blk_mem_gen_1/ena",
          "blk_mem_gen_2/ena"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xlconcat_0/In1"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "xlconcat_1/In1"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "xlconcat_2/In2"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "blk_mem_gen_1/dina"
        ]
      },
      "xlslice_1_Dout1": {
        "ports": [
          "xlslice_1/Dout",
          "blk_mem_gen_2/dina"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "xlconcat_2/In1"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "FFT_to_PSD/A"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "FFT_to_PSD/A1"
        ]
      }
    },
    "addressing": {
      "/PS7/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/GPIOCONTROLLER/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/GPIOCONTROLLER/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "8K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/GPIOCONTROLLER/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}