{
  "module_name": "af9005.h",
  "hash_id": "73231461b9fe953117e2a266c23ce0c3a53a05b1f6ef299822bf16a8609991ee",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/usb/dvb-usb/af9005.h",
  "human_readable_source": " \n \n#ifndef _DVB_USB_AF9005_H_\n#define _DVB_USB_AF9005_H_\n\n#define DVB_USB_LOG_PREFIX \"af9005\"\n#include \"dvb-usb.h\"\n\nextern int dvb_usb_af9005_debug;\n#define deb_info(args...) dprintk(dvb_usb_af9005_debug,0x01,args)\n#define deb_xfer(args...) dprintk(dvb_usb_af9005_debug,0x02,args)\n#define deb_rc(args...)   dprintk(dvb_usb_af9005_debug,0x04,args)\n#define deb_reg(args...)  dprintk(dvb_usb_af9005_debug,0x08,args)\n#define deb_i2c(args...)  dprintk(dvb_usb_af9005_debug,0x10,args)\n#define deb_fw(args...)   dprintk(dvb_usb_af9005_debug,0x20,args)\n\nextern bool dvb_usb_af9005_led;\n\n \n#define FW_BULKOUT_SIZE 250\nenum {\n\tFW_CONFIG,\n\tFW_CONFIRM,\n\tFW_BOOT\n};\n\n \n#define AF9005_OFDM_REG  0\n#define AF9005_TUNER_REG 1\n\n#define AF9005_REGISTER_RW     0x20\n#define AF9005_REGISTER_RW_ACK 0x21\n\n#define AF9005_CMD_OFDM_REG 0x00\n#define AF9005_CMD_TUNER    0x80\n#define AF9005_CMD_BURST    0x02\n#define AF9005_CMD_AUTOINC  0x04\n#define AF9005_CMD_READ     0x00\n#define AF9005_CMD_WRITE    0x01\n\n \n#define APO_REG_RESET\t\t\t\t\t0xAEFF\n\n#define APO_REG_I2C_RW_CAN_TUNER            0xF000\n#define APO_REG_I2C_RW_SILICON_TUNER        0xF001\n#define APO_REG_GPIO_RW_SILICON_TUNER       0xFFFE\t \n#define APO_REG_TRIGGER_OFSM                0xFFFF\t \n\n \n#define xd_p_reg_aagc_inverted_agc\t0xA000\n#define\treg_aagc_inverted_agc_pos 0\n#define\treg_aagc_inverted_agc_len 1\n#define\treg_aagc_inverted_agc_lsb 0\n#define xd_p_reg_aagc_sign_only\t0xA000\n#define\treg_aagc_sign_only_pos 1\n#define\treg_aagc_sign_only_len 1\n#define\treg_aagc_sign_only_lsb 0\n#define xd_p_reg_aagc_slow_adc_en\t0xA000\n#define\treg_aagc_slow_adc_en_pos 2\n#define\treg_aagc_slow_adc_en_len 1\n#define\treg_aagc_slow_adc_en_lsb 0\n#define xd_p_reg_aagc_slow_adc_scale\t0xA000\n#define\treg_aagc_slow_adc_scale_pos 3\n#define\treg_aagc_slow_adc_scale_len 5\n#define\treg_aagc_slow_adc_scale_lsb 0\n#define xd_p_reg_aagc_check_slow_adc_lock\t0xA001\n#define\treg_aagc_check_slow_adc_lock_pos 0\n#define\treg_aagc_check_slow_adc_lock_len 1\n#define\treg_aagc_check_slow_adc_lock_lsb 0\n#define xd_p_reg_aagc_init_control\t0xA001\n#define\treg_aagc_init_control_pos 1\n#define\treg_aagc_init_control_len 1\n#define\treg_aagc_init_control_lsb 0\n#define xd_p_reg_aagc_total_gain_sel\t0xA001\n#define\treg_aagc_total_gain_sel_pos 2\n#define\treg_aagc_total_gain_sel_len 2\n#define\treg_aagc_total_gain_sel_lsb 0\n#define xd_p_reg_aagc_out_inv\t0xA001\n#define\treg_aagc_out_inv_pos 5\n#define\treg_aagc_out_inv_len 1\n#define\treg_aagc_out_inv_lsb 0\n#define xd_p_reg_aagc_int_en\t0xA001\n#define\treg_aagc_int_en_pos 6\n#define\treg_aagc_int_en_len 1\n#define\treg_aagc_int_en_lsb 0\n#define xd_p_reg_aagc_lock_change_flag\t0xA001\n#define\treg_aagc_lock_change_flag_pos 7\n#define\treg_aagc_lock_change_flag_len 1\n#define\treg_aagc_lock_change_flag_lsb 0\n#define xd_p_reg_aagc_rf_loop_bw_scale_acquire\t0xA002\n#define\treg_aagc_rf_loop_bw_scale_acquire_pos 0\n#define\treg_aagc_rf_loop_bw_scale_acquire_len 5\n#define\treg_aagc_rf_loop_bw_scale_acquire_lsb 0\n#define xd_p_reg_aagc_rf_loop_bw_scale_track\t0xA003\n#define\treg_aagc_rf_loop_bw_scale_track_pos 0\n#define\treg_aagc_rf_loop_bw_scale_track_len 5\n#define\treg_aagc_rf_loop_bw_scale_track_lsb 0\n#define xd_p_reg_aagc_if_loop_bw_scale_acquire\t0xA004\n#define\treg_aagc_if_loop_bw_scale_acquire_pos 0\n#define\treg_aagc_if_loop_bw_scale_acquire_len 5\n#define\treg_aagc_if_loop_bw_scale_acquire_lsb 0\n#define xd_p_reg_aagc_if_loop_bw_scale_track\t0xA005\n#define\treg_aagc_if_loop_bw_scale_track_pos 0\n#define\treg_aagc_if_loop_bw_scale_track_len 5\n#define\treg_aagc_if_loop_bw_scale_track_lsb 0\n#define xd_p_reg_aagc_max_rf_agc_7_0\t0xA006\n#define\treg_aagc_max_rf_agc_7_0_pos 0\n#define\treg_aagc_max_rf_agc_7_0_len 8\n#define\treg_aagc_max_rf_agc_7_0_lsb 0\n#define xd_p_reg_aagc_max_rf_agc_9_8\t0xA007\n#define\treg_aagc_max_rf_agc_9_8_pos 0\n#define\treg_aagc_max_rf_agc_9_8_len 2\n#define\treg_aagc_max_rf_agc_9_8_lsb 8\n#define xd_p_reg_aagc_min_rf_agc_7_0\t0xA008\n#define\treg_aagc_min_rf_agc_7_0_pos 0\n#define\treg_aagc_min_rf_agc_7_0_len 8\n#define\treg_aagc_min_rf_agc_7_0_lsb 0\n#define xd_p_reg_aagc_min_rf_agc_9_8\t0xA009\n#define\treg_aagc_min_rf_agc_9_8_pos 0\n#define\treg_aagc_min_rf_agc_9_8_len 2\n#define\treg_aagc_min_rf_agc_9_8_lsb 8\n#define xd_p_reg_aagc_max_if_agc_7_0\t0xA00A\n#define\treg_aagc_max_if_agc_7_0_pos 0\n#define\treg_aagc_max_if_agc_7_0_len 8\n#define\treg_aagc_max_if_agc_7_0_lsb 0\n#define xd_p_reg_aagc_max_if_agc_9_8\t0xA00B\n#define\treg_aagc_max_if_agc_9_8_pos 0\n#define\treg_aagc_max_if_agc_9_8_len 2\n#define\treg_aagc_max_if_agc_9_8_lsb 8\n#define xd_p_reg_aagc_min_if_agc_7_0\t0xA00C\n#define\treg_aagc_min_if_agc_7_0_pos 0\n#define\treg_aagc_min_if_agc_7_0_len 8\n#define\treg_aagc_min_if_agc_7_0_lsb 0\n#define xd_p_reg_aagc_min_if_agc_9_8\t0xA00D\n#define\treg_aagc_min_if_agc_9_8_pos 0\n#define\treg_aagc_min_if_agc_9_8_len 2\n#define\treg_aagc_min_if_agc_9_8_lsb 8\n#define xd_p_reg_aagc_lock_sample_scale\t0xA00E\n#define\treg_aagc_lock_sample_scale_pos 0\n#define\treg_aagc_lock_sample_scale_len 5\n#define\treg_aagc_lock_sample_scale_lsb 0\n#define xd_p_reg_aagc_rf_agc_lock_scale_acquire\t0xA00F\n#define\treg_aagc_rf_agc_lock_scale_acquire_pos 0\n#define\treg_aagc_rf_agc_lock_scale_acquire_len 3\n#define\treg_aagc_rf_agc_lock_scale_acquire_lsb 0\n#define xd_p_reg_aagc_rf_agc_lock_scale_track\t0xA00F\n#define\treg_aagc_rf_agc_lock_scale_track_pos 3\n#define\treg_aagc_rf_agc_lock_scale_track_len 3\n#define\treg_aagc_rf_agc_lock_scale_track_lsb 0\n#define xd_p_reg_aagc_if_agc_lock_scale_acquire\t0xA010\n#define\treg_aagc_if_agc_lock_scale_acquire_pos 0\n#define\treg_aagc_if_agc_lock_scale_acquire_len 3\n#define\treg_aagc_if_agc_lock_scale_acquire_lsb 0\n#define xd_p_reg_aagc_if_agc_lock_scale_track\t0xA010\n#define\treg_aagc_if_agc_lock_scale_track_pos 3\n#define\treg_aagc_if_agc_lock_scale_track_len 3\n#define\treg_aagc_if_agc_lock_scale_track_lsb 0\n#define xd_p_reg_aagc_rf_top_numerator_7_0\t0xA011\n#define\treg_aagc_rf_top_numerator_7_0_pos 0\n#define\treg_aagc_rf_top_numerator_7_0_len 8\n#define\treg_aagc_rf_top_numerator_7_0_lsb 0\n#define xd_p_reg_aagc_rf_top_numerator_9_8\t0xA012\n#define\treg_aagc_rf_top_numerator_9_8_pos 0\n#define\treg_aagc_rf_top_numerator_9_8_len 2\n#define\treg_aagc_rf_top_numerator_9_8_lsb 8\n#define xd_p_reg_aagc_if_top_numerator_7_0\t0xA013\n#define\treg_aagc_if_top_numerator_7_0_pos 0\n#define\treg_aagc_if_top_numerator_7_0_len 8\n#define\treg_aagc_if_top_numerator_7_0_lsb 0\n#define xd_p_reg_aagc_if_top_numerator_9_8\t0xA014\n#define\treg_aagc_if_top_numerator_9_8_pos 0\n#define\treg_aagc_if_top_numerator_9_8_len 2\n#define\treg_aagc_if_top_numerator_9_8_lsb 8\n#define xd_p_reg_aagc_adc_out_desired_7_0\t0xA015\n#define\treg_aagc_adc_out_desired_7_0_pos 0\n#define\treg_aagc_adc_out_desired_7_0_len 8\n#define\treg_aagc_adc_out_desired_7_0_lsb 0\n#define xd_p_reg_aagc_adc_out_desired_8\t0xA016\n#define\treg_aagc_adc_out_desired_8_pos 0\n#define\treg_aagc_adc_out_desired_8_len 1\n#define\treg_aagc_adc_out_desired_8_lsb 0\n#define xd_p_reg_aagc_fixed_gain\t0xA016\n#define\treg_aagc_fixed_gain_pos 3\n#define\treg_aagc_fixed_gain_len 1\n#define\treg_aagc_fixed_gain_lsb 0\n#define xd_p_reg_aagc_lock_count_th\t0xA016\n#define\treg_aagc_lock_count_th_pos 4\n#define\treg_aagc_lock_count_th_len 4\n#define\treg_aagc_lock_count_th_lsb 0\n#define xd_p_reg_aagc_fixed_rf_agc_control_7_0\t0xA017\n#define\treg_aagc_fixed_rf_agc_control_7_0_pos 0\n#define\treg_aagc_fixed_rf_agc_control_7_0_len 8\n#define\treg_aagc_fixed_rf_agc_control_7_0_lsb 0\n#define xd_p_reg_aagc_fixed_rf_agc_control_15_8\t0xA018\n#define\treg_aagc_fixed_rf_agc_control_15_8_pos 0\n#define\treg_aagc_fixed_rf_agc_control_15_8_len 8\n#define\treg_aagc_fixed_rf_agc_control_15_8_lsb 8\n#define xd_p_reg_aagc_fixed_rf_agc_control_23_16\t0xA019\n#define\treg_aagc_fixed_rf_agc_control_23_16_pos 0\n#define\treg_aagc_fixed_rf_agc_control_23_16_len 8\n#define\treg_aagc_fixed_rf_agc_control_23_16_lsb 16\n#define xd_p_reg_aagc_fixed_rf_agc_control_30_24\t0xA01A\n#define\treg_aagc_fixed_rf_agc_control_30_24_pos 0\n#define\treg_aagc_fixed_rf_agc_control_30_24_len 7\n#define\treg_aagc_fixed_rf_agc_control_30_24_lsb 24\n#define xd_p_reg_aagc_fixed_if_agc_control_7_0\t0xA01B\n#define\treg_aagc_fixed_if_agc_control_7_0_pos 0\n#define\treg_aagc_fixed_if_agc_control_7_0_len 8\n#define\treg_aagc_fixed_if_agc_control_7_0_lsb 0\n#define xd_p_reg_aagc_fixed_if_agc_control_15_8\t0xA01C\n#define\treg_aagc_fixed_if_agc_control_15_8_pos 0\n#define\treg_aagc_fixed_if_agc_control_15_8_len 8\n#define\treg_aagc_fixed_if_agc_control_15_8_lsb 8\n#define xd_p_reg_aagc_fixed_if_agc_control_23_16\t0xA01D\n#define\treg_aagc_fixed_if_agc_control_23_16_pos 0\n#define\treg_aagc_fixed_if_agc_control_23_16_len 8\n#define\treg_aagc_fixed_if_agc_control_23_16_lsb 16\n#define xd_p_reg_aagc_fixed_if_agc_control_30_24\t0xA01E\n#define\treg_aagc_fixed_if_agc_control_30_24_pos 0\n#define\treg_aagc_fixed_if_agc_control_30_24_len 7\n#define\treg_aagc_fixed_if_agc_control_30_24_lsb 24\n#define xd_p_reg_aagc_rf_agc_unlock_numerator\t0xA01F\n#define\treg_aagc_rf_agc_unlock_numerator_pos 0\n#define\treg_aagc_rf_agc_unlock_numerator_len 6\n#define\treg_aagc_rf_agc_unlock_numerator_lsb 0\n#define xd_p_reg_aagc_if_agc_unlock_numerator\t0xA020\n#define\treg_aagc_if_agc_unlock_numerator_pos 0\n#define\treg_aagc_if_agc_unlock_numerator_len 6\n#define\treg_aagc_if_agc_unlock_numerator_lsb 0\n#define xd_p_reg_unplug_th\t0xA021\n#define\treg_unplug_th_pos 0\n#define\treg_unplug_th_len 8\n#define\treg_aagc_rf_x0_lsb 0\n#define xd_p_reg_weak_signal_rfagc_thr 0xA022\n#define\treg_weak_signal_rfagc_thr_pos 0\n#define\treg_weak_signal_rfagc_thr_len 8\n#define\treg_weak_signal_rfagc_thr_lsb 0\n#define xd_p_reg_unplug_rf_gain_th 0xA023\n#define\treg_unplug_rf_gain_th_pos 0\n#define\treg_unplug_rf_gain_th_len 8\n#define\treg_unplug_rf_gain_th_lsb 0\n#define xd_p_reg_unplug_dtop_rf_gain_th 0xA024\n#define\treg_unplug_dtop_rf_gain_th_pos 0\n#define\treg_unplug_dtop_rf_gain_th_len 8\n#define\treg_unplug_dtop_rf_gain_th_lsb 0\n#define xd_p_reg_unplug_dtop_if_gain_th 0xA025\n#define\treg_unplug_dtop_if_gain_th_pos 0\n#define\treg_unplug_dtop_if_gain_th_len 8\n#define\treg_unplug_dtop_if_gain_th_lsb 0\n#define xd_p_reg_top_recover_at_unplug_en 0xA026\n#define\treg_top_recover_at_unplug_en_pos 0\n#define\treg_top_recover_at_unplug_en_len 1\n#define\treg_top_recover_at_unplug_en_lsb 0\n#define xd_p_reg_aagc_rf_x6\t0xA027\n#define\treg_aagc_rf_x6_pos 0\n#define\treg_aagc_rf_x6_len 8\n#define\treg_aagc_rf_x6_lsb 0\n#define xd_p_reg_aagc_rf_x7\t0xA028\n#define\treg_aagc_rf_x7_pos 0\n#define\treg_aagc_rf_x7_len 8\n#define\treg_aagc_rf_x7_lsb 0\n#define xd_p_reg_aagc_rf_x8\t0xA029\n#define\treg_aagc_rf_x8_pos 0\n#define\treg_aagc_rf_x8_len 8\n#define\treg_aagc_rf_x8_lsb 0\n#define xd_p_reg_aagc_rf_x9\t0xA02A\n#define\treg_aagc_rf_x9_pos 0\n#define\treg_aagc_rf_x9_len 8\n#define\treg_aagc_rf_x9_lsb 0\n#define xd_p_reg_aagc_rf_x10\t0xA02B\n#define\treg_aagc_rf_x10_pos 0\n#define\treg_aagc_rf_x10_len 8\n#define\treg_aagc_rf_x10_lsb 0\n#define xd_p_reg_aagc_rf_x11\t0xA02C\n#define\treg_aagc_rf_x11_pos 0\n#define\treg_aagc_rf_x11_len 8\n#define\treg_aagc_rf_x11_lsb 0\n#define xd_p_reg_aagc_rf_x12\t0xA02D\n#define\treg_aagc_rf_x12_pos 0\n#define\treg_aagc_rf_x12_len 8\n#define\treg_aagc_rf_x12_lsb 0\n#define xd_p_reg_aagc_rf_x13\t0xA02E\n#define\treg_aagc_rf_x13_pos 0\n#define\treg_aagc_rf_x13_len 8\n#define\treg_aagc_rf_x13_lsb 0\n#define xd_p_reg_aagc_if_x0\t0xA02F\n#define\treg_aagc_if_x0_pos 0\n#define\treg_aagc_if_x0_len 8\n#define\treg_aagc_if_x0_lsb 0\n#define xd_p_reg_aagc_if_x1\t0xA030\n#define\treg_aagc_if_x1_pos 0\n#define\treg_aagc_if_x1_len 8\n#define\treg_aagc_if_x1_lsb 0\n#define xd_p_reg_aagc_if_x2\t0xA031\n#define\treg_aagc_if_x2_pos 0\n#define\treg_aagc_if_x2_len 8\n#define\treg_aagc_if_x2_lsb 0\n#define xd_p_reg_aagc_if_x3\t0xA032\n#define\treg_aagc_if_x3_pos 0\n#define\treg_aagc_if_x3_len 8\n#define\treg_aagc_if_x3_lsb 0\n#define xd_p_reg_aagc_if_x4\t0xA033\n#define\treg_aagc_if_x4_pos 0\n#define\treg_aagc_if_x4_len 8\n#define\treg_aagc_if_x4_lsb 0\n#define xd_p_reg_aagc_if_x5\t0xA034\n#define\treg_aagc_if_x5_pos 0\n#define\treg_aagc_if_x5_len 8\n#define\treg_aagc_if_x5_lsb 0\n#define xd_p_reg_aagc_if_x6\t0xA035\n#define\treg_aagc_if_x6_pos 0\n#define\treg_aagc_if_x6_len 8\n#define\treg_aagc_if_x6_lsb 0\n#define xd_p_reg_aagc_if_x7\t0xA036\n#define\treg_aagc_if_x7_pos 0\n#define\treg_aagc_if_x7_len 8\n#define\treg_aagc_if_x7_lsb 0\n#define xd_p_reg_aagc_if_x8\t0xA037\n#define\treg_aagc_if_x8_pos 0\n#define\treg_aagc_if_x8_len 8\n#define\treg_aagc_if_x8_lsb 0\n#define xd_p_reg_aagc_if_x9\t0xA038\n#define\treg_aagc_if_x9_pos 0\n#define\treg_aagc_if_x9_len 8\n#define\treg_aagc_if_x9_lsb 0\n#define xd_p_reg_aagc_if_x10\t0xA039\n#define\treg_aagc_if_x10_pos 0\n#define\treg_aagc_if_x10_len 8\n#define\treg_aagc_if_x10_lsb 0\n#define xd_p_reg_aagc_if_x11\t0xA03A\n#define\treg_aagc_if_x11_pos 0\n#define\treg_aagc_if_x11_len 8\n#define\treg_aagc_if_x11_lsb 0\n#define xd_p_reg_aagc_if_x12\t0xA03B\n#define\treg_aagc_if_x12_pos 0\n#define\treg_aagc_if_x12_len 8\n#define\treg_aagc_if_x12_lsb 0\n#define xd_p_reg_aagc_if_x13\t0xA03C\n#define\treg_aagc_if_x13_pos 0\n#define\treg_aagc_if_x13_len 8\n#define\treg_aagc_if_x13_lsb 0\n#define xd_p_reg_aagc_min_rf_ctl_8bit_for_dca\t0xA03D\n#define\treg_aagc_min_rf_ctl_8bit_for_dca_pos 0\n#define\treg_aagc_min_rf_ctl_8bit_for_dca_len 8\n#define\treg_aagc_min_rf_ctl_8bit_for_dca_lsb 0\n#define xd_p_reg_aagc_min_if_ctl_8bit_for_dca\t0xA03E\n#define\treg_aagc_min_if_ctl_8bit_for_dca_pos 0\n#define\treg_aagc_min_if_ctl_8bit_for_dca_len 8\n#define\treg_aagc_min_if_ctl_8bit_for_dca_lsb 0\n#define xd_r_reg_aagc_total_gain_7_0\t0xA070\n#define\treg_aagc_total_gain_7_0_pos 0\n#define\treg_aagc_total_gain_7_0_len 8\n#define\treg_aagc_total_gain_7_0_lsb 0\n#define xd_r_reg_aagc_total_gain_15_8\t0xA071\n#define\treg_aagc_total_gain_15_8_pos 0\n#define\treg_aagc_total_gain_15_8_len 8\n#define\treg_aagc_total_gain_15_8_lsb 8\n#define xd_p_reg_aagc_in_sat_cnt_7_0\t0xA074\n#define\treg_aagc_in_sat_cnt_7_0_pos 0\n#define\treg_aagc_in_sat_cnt_7_0_len 8\n#define\treg_aagc_in_sat_cnt_7_0_lsb 0\n#define xd_p_reg_aagc_in_sat_cnt_15_8\t0xA075\n#define\treg_aagc_in_sat_cnt_15_8_pos 0\n#define\treg_aagc_in_sat_cnt_15_8_len 8\n#define\treg_aagc_in_sat_cnt_15_8_lsb 8\n#define xd_p_reg_aagc_in_sat_cnt_23_16\t0xA076\n#define\treg_aagc_in_sat_cnt_23_16_pos 0\n#define\treg_aagc_in_sat_cnt_23_16_len 8\n#define\treg_aagc_in_sat_cnt_23_16_lsb 16\n#define xd_p_reg_aagc_in_sat_cnt_31_24\t0xA077\n#define\treg_aagc_in_sat_cnt_31_24_pos 0\n#define\treg_aagc_in_sat_cnt_31_24_len 8\n#define\treg_aagc_in_sat_cnt_31_24_lsb 24\n#define xd_r_reg_aagc_digital_rf_volt_7_0\t0xA078\n#define\treg_aagc_digital_rf_volt_7_0_pos 0\n#define\treg_aagc_digital_rf_volt_7_0_len 8\n#define\treg_aagc_digital_rf_volt_7_0_lsb 0\n#define xd_r_reg_aagc_digital_rf_volt_9_8\t0xA079\n#define\treg_aagc_digital_rf_volt_9_8_pos 0\n#define\treg_aagc_digital_rf_volt_9_8_len 2\n#define\treg_aagc_digital_rf_volt_9_8_lsb 8\n#define xd_r_reg_aagc_digital_if_volt_7_0\t0xA07A\n#define\treg_aagc_digital_if_volt_7_0_pos 0\n#define\treg_aagc_digital_if_volt_7_0_len 8\n#define\treg_aagc_digital_if_volt_7_0_lsb 0\n#define xd_r_reg_aagc_digital_if_volt_9_8\t0xA07B\n#define\treg_aagc_digital_if_volt_9_8_pos 0\n#define\treg_aagc_digital_if_volt_9_8_len 2\n#define\treg_aagc_digital_if_volt_9_8_lsb 8\n#define xd_r_reg_aagc_rf_gain\t0xA07C\n#define\treg_aagc_rf_gain_pos 0\n#define\treg_aagc_rf_gain_len 8\n#define\treg_aagc_rf_gain_lsb 0\n#define xd_r_reg_aagc_if_gain\t0xA07D\n#define\treg_aagc_if_gain_pos 0\n#define\treg_aagc_if_gain_len 8\n#define\treg_aagc_if_gain_lsb 0\n#define xd_p_tinr_imp_indicator\t0xA080\n#define\ttinr_imp_indicator_pos 0\n#define\ttinr_imp_indicator_len 2\n#define\ttinr_imp_indicator_lsb 0\n#define xd_p_reg_tinr_fifo_size\t0xA080\n#define\treg_tinr_fifo_size_pos 2\n#define\treg_tinr_fifo_size_len 5\n#define\treg_tinr_fifo_size_lsb 0\n#define xd_p_reg_tinr_saturation_cnt_th\t0xA081\n#define\treg_tinr_saturation_cnt_th_pos 0\n#define\treg_tinr_saturation_cnt_th_len 4\n#define\treg_tinr_saturation_cnt_th_lsb 0\n#define xd_p_reg_tinr_saturation_th_3_0\t0xA081\n#define\treg_tinr_saturation_th_3_0_pos 4\n#define\treg_tinr_saturation_th_3_0_len 4\n#define\treg_tinr_saturation_th_3_0_lsb 0\n#define xd_p_reg_tinr_saturation_th_8_4\t0xA082\n#define\treg_tinr_saturation_th_8_4_pos 0\n#define\treg_tinr_saturation_th_8_4_len 5\n#define\treg_tinr_saturation_th_8_4_lsb 4\n#define xd_p_reg_tinr_imp_duration_th_2k_7_0\t0xA083\n#define\treg_tinr_imp_duration_th_2k_7_0_pos 0\n#define\treg_tinr_imp_duration_th_2k_7_0_len 8\n#define\treg_tinr_imp_duration_th_2k_7_0_lsb 0\n#define xd_p_reg_tinr_imp_duration_th_2k_8\t0xA084\n#define\treg_tinr_imp_duration_th_2k_8_pos 0\n#define\treg_tinr_imp_duration_th_2k_8_len 1\n#define\treg_tinr_imp_duration_th_2k_8_lsb 0\n#define xd_p_reg_tinr_imp_duration_th_8k_7_0\t0xA085\n#define\treg_tinr_imp_duration_th_8k_7_0_pos 0\n#define\treg_tinr_imp_duration_th_8k_7_0_len 8\n#define\treg_tinr_imp_duration_th_8k_7_0_lsb 0\n#define xd_p_reg_tinr_imp_duration_th_8k_10_8\t0xA086\n#define\treg_tinr_imp_duration_th_8k_10_8_pos 0\n#define\treg_tinr_imp_duration_th_8k_10_8_len 3\n#define\treg_tinr_imp_duration_th_8k_10_8_lsb 8\n#define xd_p_reg_tinr_freq_ratio_6m_7_0\t0xA087\n#define\treg_tinr_freq_ratio_6m_7_0_pos 0\n#define\treg_tinr_freq_ratio_6m_7_0_len 8\n#define\treg_tinr_freq_ratio_6m_7_0_lsb 0\n#define xd_p_reg_tinr_freq_ratio_6m_12_8\t0xA088\n#define\treg_tinr_freq_ratio_6m_12_8_pos 0\n#define\treg_tinr_freq_ratio_6m_12_8_len 5\n#define\treg_tinr_freq_ratio_6m_12_8_lsb 8\n#define xd_p_reg_tinr_freq_ratio_7m_7_0\t0xA089\n#define\treg_tinr_freq_ratio_7m_7_0_pos 0\n#define\treg_tinr_freq_ratio_7m_7_0_len 8\n#define\treg_tinr_freq_ratio_7m_7_0_lsb 0\n#define xd_p_reg_tinr_freq_ratio_7m_12_8\t0xA08A\n#define\treg_tinr_freq_ratio_7m_12_8_pos 0\n#define\treg_tinr_freq_ratio_7m_12_8_len 5\n#define\treg_tinr_freq_ratio_7m_12_8_lsb 8\n#define xd_p_reg_tinr_freq_ratio_8m_7_0\t0xA08B\n#define\treg_tinr_freq_ratio_8m_7_0_pos 0\n#define\treg_tinr_freq_ratio_8m_7_0_len 8\n#define\treg_tinr_freq_ratio_8m_7_0_lsb 0\n#define xd_p_reg_tinr_freq_ratio_8m_12_8\t0xA08C\n#define\treg_tinr_freq_ratio_8m_12_8_pos 0\n#define\treg_tinr_freq_ratio_8m_12_8_len 5\n#define\treg_tinr_freq_ratio_8m_12_8_lsb 8\n#define xd_p_reg_tinr_imp_duration_th_low_2k\t0xA08D\n#define\treg_tinr_imp_duration_th_low_2k_pos 0\n#define\treg_tinr_imp_duration_th_low_2k_len 8\n#define\treg_tinr_imp_duration_th_low_2k_lsb 0\n#define xd_p_reg_tinr_imp_duration_th_low_8k\t0xA08E\n#define\treg_tinr_imp_duration_th_low_8k_pos 0\n#define\treg_tinr_imp_duration_th_low_8k_len 8\n#define\treg_tinr_imp_duration_th_low_8k_lsb 0\n#define xd_r_reg_tinr_counter_7_0\t0xA090\n#define\treg_tinr_counter_7_0_pos 0\n#define\treg_tinr_counter_7_0_len 8\n#define\treg_tinr_counter_7_0_lsb 0\n#define xd_r_reg_tinr_counter_15_8\t0xA091\n#define\treg_tinr_counter_15_8_pos 0\n#define\treg_tinr_counter_15_8_len 8\n#define\treg_tinr_counter_15_8_lsb 8\n#define xd_p_reg_tinr_adative_tinr_en\t0xA093\n#define\treg_tinr_adative_tinr_en_pos 0\n#define\treg_tinr_adative_tinr_en_len 1\n#define\treg_tinr_adative_tinr_en_lsb 0\n#define xd_p_reg_tinr_peak_fifo_size\t0xA093\n#define\treg_tinr_peak_fifo_size_pos 1\n#define\treg_tinr_peak_fifo_size_len 5\n#define\treg_tinr_peak_fifo_size_lsb 0\n#define xd_p_reg_tinr_counter_rst\t0xA093\n#define\treg_tinr_counter_rst_pos 6\n#define\treg_tinr_counter_rst_len 1\n#define\treg_tinr_counter_rst_lsb 0\n#define xd_p_reg_tinr_search_period_7_0\t0xA094\n#define\treg_tinr_search_period_7_0_pos 0\n#define\treg_tinr_search_period_7_0_len 8\n#define\treg_tinr_search_period_7_0_lsb 0\n#define xd_p_reg_tinr_search_period_15_8\t0xA095\n#define\treg_tinr_search_period_15_8_pos 0\n#define\treg_tinr_search_period_15_8_len 8\n#define\treg_tinr_search_period_15_8_lsb 8\n#define xd_p_reg_ccifs_fcw_7_0\t0xA0A0\n#define\treg_ccifs_fcw_7_0_pos 0\n#define\treg_ccifs_fcw_7_0_len 8\n#define\treg_ccifs_fcw_7_0_lsb 0\n#define xd_p_reg_ccifs_fcw_12_8\t0xA0A1\n#define\treg_ccifs_fcw_12_8_pos 0\n#define\treg_ccifs_fcw_12_8_len 5\n#define\treg_ccifs_fcw_12_8_lsb 8\n#define xd_p_reg_ccifs_spec_inv\t0xA0A1\n#define\treg_ccifs_spec_inv_pos 5\n#define\treg_ccifs_spec_inv_len 1\n#define\treg_ccifs_spec_inv_lsb 0\n#define xd_p_reg_gp_trigger\t0xA0A2\n#define\treg_gp_trigger_pos 0\n#define\treg_gp_trigger_len 1\n#define\treg_gp_trigger_lsb 0\n#define xd_p_reg_trigger_sel\t0xA0A2\n#define\treg_trigger_sel_pos 1\n#define\treg_trigger_sel_len 2\n#define\treg_trigger_sel_lsb 0\n#define xd_p_reg_debug_ofdm\t0xA0A2\n#define\treg_debug_ofdm_pos 3\n#define\treg_debug_ofdm_len 2\n#define\treg_debug_ofdm_lsb 0\n#define xd_p_reg_trigger_module_sel\t0xA0A3\n#define\treg_trigger_module_sel_pos 0\n#define\treg_trigger_module_sel_len 6\n#define\treg_trigger_module_sel_lsb 0\n#define xd_p_reg_trigger_set_sel\t0xA0A4\n#define\treg_trigger_set_sel_pos 0\n#define\treg_trigger_set_sel_len 6\n#define\treg_trigger_set_sel_lsb 0\n#define xd_p_reg_fw_int_mask_n\t0xA0A4\n#define\treg_fw_int_mask_n_pos 6\n#define\treg_fw_int_mask_n_len 1\n#define\treg_fw_int_mask_n_lsb 0\n#define xd_p_reg_debug_group\t0xA0A5\n#define\treg_debug_group_pos 0\n#define\treg_debug_group_len 4\n#define\treg_debug_group_lsb 0\n#define xd_p_reg_odbg_clk_sel\t0xA0A5\n#define\treg_odbg_clk_sel_pos 4\n#define\treg_odbg_clk_sel_len 2\n#define\treg_odbg_clk_sel_lsb 0\n#define xd_p_reg_ccif_sc\t0xA0C0\n#define\treg_ccif_sc_pos 0\n#define\treg_ccif_sc_len 4\n#define\treg_ccif_sc_lsb 0\n#define xd_r_reg_ccif_saturate\t0xA0C1\n#define\treg_ccif_saturate_pos 0\n#define\treg_ccif_saturate_len 2\n#define\treg_ccif_saturate_lsb 0\n#define xd_r_reg_antif_saturate\t0xA0C1\n#define\treg_antif_saturate_pos 2\n#define\treg_antif_saturate_len 4\n#define\treg_antif_saturate_lsb 0\n#define xd_r_reg_acif_saturate\t0xA0C2\n#define\treg_acif_saturate_pos 0\n#define\treg_acif_saturate_len 8\n#define\treg_acif_saturate_lsb 0\n#define xd_p_reg_tmr_timer0_threshold_7_0\t0xA0C8\n#define\treg_tmr_timer0_threshold_7_0_pos 0\n#define\treg_tmr_timer0_threshold_7_0_len 8\n#define\treg_tmr_timer0_threshold_7_0_lsb 0\n#define xd_p_reg_tmr_timer0_threshold_15_8\t0xA0C9\n#define\treg_tmr_timer0_threshold_15_8_pos 0\n#define\treg_tmr_timer0_threshold_15_8_len 8\n#define\treg_tmr_timer0_threshold_15_8_lsb 8\n#define xd_p_reg_tmr_timer0_enable\t0xA0CA\n#define\treg_tmr_timer0_enable_pos 0\n#define\treg_tmr_timer0_enable_len 1\n#define\treg_tmr_timer0_enable_lsb 0\n#define xd_p_reg_tmr_timer0_clk_sel\t0xA0CA\n#define\treg_tmr_timer0_clk_sel_pos 1\n#define\treg_tmr_timer0_clk_sel_len 1\n#define\treg_tmr_timer0_clk_sel_lsb 0\n#define xd_p_reg_tmr_timer0_int\t0xA0CA\n#define\treg_tmr_timer0_int_pos 2\n#define\treg_tmr_timer0_int_len 1\n#define\treg_tmr_timer0_int_lsb 0\n#define xd_p_reg_tmr_timer0_rst\t0xA0CA\n#define\treg_tmr_timer0_rst_pos 3\n#define\treg_tmr_timer0_rst_len 1\n#define\treg_tmr_timer0_rst_lsb 0\n#define xd_r_reg_tmr_timer0_count_7_0\t0xA0CB\n#define\treg_tmr_timer0_count_7_0_pos 0\n#define\treg_tmr_timer0_count_7_0_len 8\n#define\treg_tmr_timer0_count_7_0_lsb 0\n#define xd_r_reg_tmr_timer0_count_15_8\t0xA0CC\n#define\treg_tmr_timer0_count_15_8_pos 0\n#define\treg_tmr_timer0_count_15_8_len 8\n#define\treg_tmr_timer0_count_15_8_lsb 8\n#define xd_p_reg_suspend\t0xA0CD\n#define\treg_suspend_pos 0\n#define\treg_suspend_len 1\n#define\treg_suspend_lsb 0\n#define xd_p_reg_suspend_rdy\t0xA0CD\n#define\treg_suspend_rdy_pos 1\n#define\treg_suspend_rdy_len 1\n#define\treg_suspend_rdy_lsb 0\n#define xd_p_reg_resume\t0xA0CD\n#define\treg_resume_pos 2\n#define\treg_resume_len 1\n#define\treg_resume_lsb 0\n#define xd_p_reg_resume_rdy\t0xA0CD\n#define\treg_resume_rdy_pos 3\n#define\treg_resume_rdy_len 1\n#define\treg_resume_rdy_lsb 0\n#define xd_p_reg_fmf\t0xA0CE\n#define\treg_fmf_pos 0\n#define\treg_fmf_len 8\n#define\treg_fmf_lsb 0\n#define xd_p_ccid_accumulate_num_2k_7_0\t0xA100\n#define\tccid_accumulate_num_2k_7_0_pos 0\n#define\tccid_accumulate_num_2k_7_0_len 8\n#define\tccid_accumulate_num_2k_7_0_lsb 0\n#define xd_p_ccid_accumulate_num_2k_12_8\t0xA101\n#define\tccid_accumulate_num_2k_12_8_pos 0\n#define\tccid_accumulate_num_2k_12_8_len 5\n#define\tccid_accumulate_num_2k_12_8_lsb 8\n#define xd_p_ccid_accumulate_num_8k_7_0\t0xA102\n#define\tccid_accumulate_num_8k_7_0_pos 0\n#define\tccid_accumulate_num_8k_7_0_len 8\n#define\tccid_accumulate_num_8k_7_0_lsb 0\n#define xd_p_ccid_accumulate_num_8k_14_8\t0xA103\n#define\tccid_accumulate_num_8k_14_8_pos 0\n#define\tccid_accumulate_num_8k_14_8_len 7\n#define\tccid_accumulate_num_8k_14_8_lsb 8\n#define xd_p_ccid_desired_level_0\t0xA103\n#define\tccid_desired_level_0_pos 7\n#define\tccid_desired_level_0_len 1\n#define\tccid_desired_level_0_lsb 0\n#define xd_p_ccid_desired_level_8_1\t0xA104\n#define\tccid_desired_level_8_1_pos 0\n#define\tccid_desired_level_8_1_len 8\n#define\tccid_desired_level_8_1_lsb 1\n#define xd_p_ccid_apply_delay\t0xA105\n#define\tccid_apply_delay_pos 0\n#define\tccid_apply_delay_len 7\n#define\tccid_apply_delay_lsb 0\n#define xd_p_ccid_CCID_Threshold1\t0xA106\n#define\tccid_CCID_Threshold1_pos 0\n#define\tccid_CCID_Threshold1_len 8\n#define\tccid_CCID_Threshold1_lsb 0\n#define xd_p_ccid_CCID_Threshold2\t0xA107\n#define\tccid_CCID_Threshold2_pos 0\n#define\tccid_CCID_Threshold2_len 8\n#define\tccid_CCID_Threshold2_lsb 0\n#define xd_p_reg_ccid_gain_scale\t0xA108\n#define\treg_ccid_gain_scale_pos 0\n#define\treg_ccid_gain_scale_len 4\n#define\treg_ccid_gain_scale_lsb 0\n#define xd_p_reg_ccid2_passband_gain_set\t0xA108\n#define\treg_ccid2_passband_gain_set_pos 4\n#define\treg_ccid2_passband_gain_set_len 4\n#define\treg_ccid2_passband_gain_set_lsb 0\n#define xd_r_ccid_multiplier_7_0\t0xA109\n#define\tccid_multiplier_7_0_pos 0\n#define\tccid_multiplier_7_0_len 8\n#define\tccid_multiplier_7_0_lsb 0\n#define xd_r_ccid_multiplier_15_8\t0xA10A\n#define\tccid_multiplier_15_8_pos 0\n#define\tccid_multiplier_15_8_len 8\n#define\tccid_multiplier_15_8_lsb 8\n#define xd_r_ccid_right_shift_bits\t0xA10B\n#define\tccid_right_shift_bits_pos 0\n#define\tccid_right_shift_bits_len 4\n#define\tccid_right_shift_bits_lsb 0\n#define xd_r_reg_ccid_sx_7_0\t0xA10C\n#define\treg_ccid_sx_7_0_pos 0\n#define\treg_ccid_sx_7_0_len 8\n#define\treg_ccid_sx_7_0_lsb 0\n#define xd_r_reg_ccid_sx_15_8\t0xA10D\n#define\treg_ccid_sx_15_8_pos 0\n#define\treg_ccid_sx_15_8_len 8\n#define\treg_ccid_sx_15_8_lsb 8\n#define xd_r_reg_ccid_sx_21_16\t0xA10E\n#define\treg_ccid_sx_21_16_pos 0\n#define\treg_ccid_sx_21_16_len 6\n#define\treg_ccid_sx_21_16_lsb 16\n#define xd_r_reg_ccid_sy_7_0\t0xA110\n#define\treg_ccid_sy_7_0_pos 0\n#define\treg_ccid_sy_7_0_len 8\n#define\treg_ccid_sy_7_0_lsb 0\n#define xd_r_reg_ccid_sy_15_8\t0xA111\n#define\treg_ccid_sy_15_8_pos 0\n#define\treg_ccid_sy_15_8_len 8\n#define\treg_ccid_sy_15_8_lsb 8\n#define xd_r_reg_ccid_sy_23_16\t0xA112\n#define\treg_ccid_sy_23_16_pos 0\n#define\treg_ccid_sy_23_16_len 8\n#define\treg_ccid_sy_23_16_lsb 16\n#define xd_r_reg_ccid2_sz_7_0\t0xA114\n#define\treg_ccid2_sz_7_0_pos 0\n#define\treg_ccid2_sz_7_0_len 8\n#define\treg_ccid2_sz_7_0_lsb 0\n#define xd_r_reg_ccid2_sz_15_8\t0xA115\n#define\treg_ccid2_sz_15_8_pos 0\n#define\treg_ccid2_sz_15_8_len 8\n#define\treg_ccid2_sz_15_8_lsb 8\n#define xd_r_reg_ccid2_sz_23_16\t0xA116\n#define\treg_ccid2_sz_23_16_pos 0\n#define\treg_ccid2_sz_23_16_len 8\n#define\treg_ccid2_sz_23_16_lsb 16\n#define xd_r_reg_ccid2_sz_25_24\t0xA117\n#define\treg_ccid2_sz_25_24_pos 0\n#define\treg_ccid2_sz_25_24_len 2\n#define\treg_ccid2_sz_25_24_lsb 24\n#define xd_r_reg_ccid2_sy_7_0\t0xA118\n#define\treg_ccid2_sy_7_0_pos 0\n#define\treg_ccid2_sy_7_0_len 8\n#define\treg_ccid2_sy_7_0_lsb 0\n#define xd_r_reg_ccid2_sy_15_8\t0xA119\n#define\treg_ccid2_sy_15_8_pos 0\n#define\treg_ccid2_sy_15_8_len 8\n#define\treg_ccid2_sy_15_8_lsb 8\n#define xd_r_reg_ccid2_sy_23_16\t0xA11A\n#define\treg_ccid2_sy_23_16_pos 0\n#define\treg_ccid2_sy_23_16_len 8\n#define\treg_ccid2_sy_23_16_lsb 16\n#define xd_r_reg_ccid2_sy_25_24\t0xA11B\n#define\treg_ccid2_sy_25_24_pos 0\n#define\treg_ccid2_sy_25_24_len 2\n#define\treg_ccid2_sy_25_24_lsb 24\n#define xd_p_dagc1_accumulate_num_2k_7_0\t0xA120\n#define\tdagc1_accumulate_num_2k_7_0_pos 0\n#define\tdagc1_accumulate_num_2k_7_0_len 8\n#define\tdagc1_accumulate_num_2k_7_0_lsb 0\n#define xd_p_dagc1_accumulate_num_2k_12_8\t0xA121\n#define\tdagc1_accumulate_num_2k_12_8_pos 0\n#define\tdagc1_accumulate_num_2k_12_8_len 5\n#define\tdagc1_accumulate_num_2k_12_8_lsb 8\n#define xd_p_dagc1_accumulate_num_8k_7_0\t0xA122\n#define\tdagc1_accumulate_num_8k_7_0_pos 0\n#define\tdagc1_accumulate_num_8k_7_0_len 8\n#define\tdagc1_accumulate_num_8k_7_0_lsb 0\n#define xd_p_dagc1_accumulate_num_8k_14_8\t0xA123\n#define\tdagc1_accumulate_num_8k_14_8_pos 0\n#define\tdagc1_accumulate_num_8k_14_8_len 7\n#define\tdagc1_accumulate_num_8k_14_8_lsb 8\n#define xd_p_dagc1_desired_level_0\t0xA123\n#define\tdagc1_desired_level_0_pos 7\n#define\tdagc1_desired_level_0_len 1\n#define\tdagc1_desired_level_0_lsb 0\n#define xd_p_dagc1_desired_level_8_1\t0xA124\n#define\tdagc1_desired_level_8_1_pos 0\n#define\tdagc1_desired_level_8_1_len 8\n#define\tdagc1_desired_level_8_1_lsb 1\n#define xd_p_dagc1_apply_delay\t0xA125\n#define\tdagc1_apply_delay_pos 0\n#define\tdagc1_apply_delay_len 7\n#define\tdagc1_apply_delay_lsb 0\n#define xd_p_dagc1_bypass_scale_ctl\t0xA126\n#define\tdagc1_bypass_scale_ctl_pos 0\n#define\tdagc1_bypass_scale_ctl_len 2\n#define\tdagc1_bypass_scale_ctl_lsb 0\n#define xd_p_reg_dagc1_in_sat_cnt_7_0\t0xA127\n#define\treg_dagc1_in_sat_cnt_7_0_pos 0\n#define\treg_dagc1_in_sat_cnt_7_0_len 8\n#define\treg_dagc1_in_sat_cnt_7_0_lsb 0\n#define xd_p_reg_dagc1_in_sat_cnt_15_8\t0xA128\n#define\treg_dagc1_in_sat_cnt_15_8_pos 0\n#define\treg_dagc1_in_sat_cnt_15_8_len 8\n#define\treg_dagc1_in_sat_cnt_15_8_lsb 8\n#define xd_p_reg_dagc1_in_sat_cnt_23_16\t0xA129\n#define\treg_dagc1_in_sat_cnt_23_16_pos 0\n#define\treg_dagc1_in_sat_cnt_23_16_len 8\n#define\treg_dagc1_in_sat_cnt_23_16_lsb 16\n#define xd_p_reg_dagc1_in_sat_cnt_31_24\t0xA12A\n#define\treg_dagc1_in_sat_cnt_31_24_pos 0\n#define\treg_dagc1_in_sat_cnt_31_24_len 8\n#define\treg_dagc1_in_sat_cnt_31_24_lsb 24\n#define xd_p_reg_dagc1_out_sat_cnt_7_0\t0xA12B\n#define\treg_dagc1_out_sat_cnt_7_0_pos 0\n#define\treg_dagc1_out_sat_cnt_7_0_len 8\n#define\treg_dagc1_out_sat_cnt_7_0_lsb 0\n#define xd_p_reg_dagc1_out_sat_cnt_15_8\t0xA12C\n#define\treg_dagc1_out_sat_cnt_15_8_pos 0\n#define\treg_dagc1_out_sat_cnt_15_8_len 8\n#define\treg_dagc1_out_sat_cnt_15_8_lsb 8\n#define xd_p_reg_dagc1_out_sat_cnt_23_16\t0xA12D\n#define\treg_dagc1_out_sat_cnt_23_16_pos 0\n#define\treg_dagc1_out_sat_cnt_23_16_len 8\n#define\treg_dagc1_out_sat_cnt_23_16_lsb 16\n#define xd_p_reg_dagc1_out_sat_cnt_31_24\t0xA12E\n#define\treg_dagc1_out_sat_cnt_31_24_pos 0\n#define\treg_dagc1_out_sat_cnt_31_24_len 8\n#define\treg_dagc1_out_sat_cnt_31_24_lsb 24\n#define xd_r_dagc1_multiplier_7_0\t0xA136\n#define\tdagc1_multiplier_7_0_pos 0\n#define\tdagc1_multiplier_7_0_len 8\n#define\tdagc1_multiplier_7_0_lsb 0\n#define xd_r_dagc1_multiplier_15_8\t0xA137\n#define\tdagc1_multiplier_15_8_pos 0\n#define\tdagc1_multiplier_15_8_len 8\n#define\tdagc1_multiplier_15_8_lsb 8\n#define xd_r_dagc1_right_shift_bits\t0xA138\n#define\tdagc1_right_shift_bits_pos 0\n#define\tdagc1_right_shift_bits_len 4\n#define\tdagc1_right_shift_bits_lsb 0\n#define xd_p_reg_bfs_fcw_7_0\t0xA140\n#define\treg_bfs_fcw_7_0_pos 0\n#define\treg_bfs_fcw_7_0_len 8\n#define\treg_bfs_fcw_7_0_lsb 0\n#define xd_p_reg_bfs_fcw_15_8\t0xA141\n#define\treg_bfs_fcw_15_8_pos 0\n#define\treg_bfs_fcw_15_8_len 8\n#define\treg_bfs_fcw_15_8_lsb 8\n#define xd_p_reg_bfs_fcw_22_16\t0xA142\n#define\treg_bfs_fcw_22_16_pos 0\n#define\treg_bfs_fcw_22_16_len 7\n#define\treg_bfs_fcw_22_16_lsb 16\n#define xd_p_reg_antif_sf_7_0\t0xA144\n#define\treg_antif_sf_7_0_pos 0\n#define\treg_antif_sf_7_0_len 8\n#define\treg_antif_sf_7_0_lsb 0\n#define xd_p_reg_antif_sf_11_8\t0xA145\n#define\treg_antif_sf_11_8_pos 0\n#define\treg_antif_sf_11_8_len 4\n#define\treg_antif_sf_11_8_lsb 8\n#define xd_r_bfs_fcw_q_7_0\t0xA150\n#define\tbfs_fcw_q_7_0_pos 0\n#define\tbfs_fcw_q_7_0_len 8\n#define\tbfs_fcw_q_7_0_lsb 0\n#define xd_r_bfs_fcw_q_15_8\t0xA151\n#define\tbfs_fcw_q_15_8_pos 0\n#define\tbfs_fcw_q_15_8_len 8\n#define\tbfs_fcw_q_15_8_lsb 8\n#define xd_r_bfs_fcw_q_22_16\t0xA152\n#define\tbfs_fcw_q_22_16_pos 0\n#define\tbfs_fcw_q_22_16_len 7\n#define\tbfs_fcw_q_22_16_lsb 16\n#define xd_p_reg_dca_enu\t0xA160\n#define\treg_dca_enu_pos 0\n#define\treg_dca_enu_len 1\n#define\treg_dca_enu_lsb 0\n#define xd_p_reg_dca_enl\t0xA160\n#define\treg_dca_enl_pos 1\n#define\treg_dca_enl_len 1\n#define\treg_dca_enl_lsb 0\n#define xd_p_reg_dca_lower_chip\t0xA160\n#define\treg_dca_lower_chip_pos 2\n#define\treg_dca_lower_chip_len 1\n#define\treg_dca_lower_chip_lsb 0\n#define xd_p_reg_dca_upper_chip\t0xA160\n#define\treg_dca_upper_chip_pos 3\n#define\treg_dca_upper_chip_len 1\n#define\treg_dca_upper_chip_lsb 0\n#define xd_p_reg_dca_platch\t0xA160\n#define\treg_dca_platch_pos 4\n#define\treg_dca_platch_len 1\n#define\treg_dca_platch_lsb 0\n#define xd_p_reg_dca_th\t0xA161\n#define\treg_dca_th_pos 0\n#define\treg_dca_th_len 5\n#define\treg_dca_th_lsb 0\n#define xd_p_reg_dca_scale\t0xA162\n#define\treg_dca_scale_pos 0\n#define\treg_dca_scale_len 4\n#define\treg_dca_scale_lsb 0\n#define xd_p_reg_dca_tone_7_0\t0xA163\n#define\treg_dca_tone_7_0_pos 0\n#define\treg_dca_tone_7_0_len 8\n#define\treg_dca_tone_7_0_lsb 0\n#define xd_p_reg_dca_tone_12_8\t0xA164\n#define\treg_dca_tone_12_8_pos 0\n#define\treg_dca_tone_12_8_len 5\n#define\treg_dca_tone_12_8_lsb 8\n#define xd_p_reg_dca_time_7_0\t0xA165\n#define\treg_dca_time_7_0_pos 0\n#define\treg_dca_time_7_0_len 8\n#define\treg_dca_time_7_0_lsb 0\n#define xd_p_reg_dca_time_15_8\t0xA166\n#define\treg_dca_time_15_8_pos 0\n#define\treg_dca_time_15_8_len 8\n#define\treg_dca_time_15_8_lsb 8\n#define xd_r_dcasm\t0xA167\n#define\tdcasm_pos 0\n#define\tdcasm_len 3\n#define\tdcasm_lsb 0\n#define xd_p_reg_qnt_valuew_7_0\t0xA168\n#define\treg_qnt_valuew_7_0_pos 0\n#define\treg_qnt_valuew_7_0_len 8\n#define\treg_qnt_valuew_7_0_lsb 0\n#define xd_p_reg_qnt_valuew_10_8\t0xA169\n#define\treg_qnt_valuew_10_8_pos 0\n#define\treg_qnt_valuew_10_8_len 3\n#define\treg_qnt_valuew_10_8_lsb 8\n#define xd_p_dca_sbx_gain_diff_7_0\t0xA16A\n#define\tdca_sbx_gain_diff_7_0_pos 0\n#define\tdca_sbx_gain_diff_7_0_len 8\n#define\tdca_sbx_gain_diff_7_0_lsb 0\n#define xd_p_dca_sbx_gain_diff_9_8\t0xA16B\n#define\tdca_sbx_gain_diff_9_8_pos 0\n#define\tdca_sbx_gain_diff_9_8_len 2\n#define\tdca_sbx_gain_diff_9_8_lsb 8\n#define xd_p_reg_dca_stand_alone\t0xA16C\n#define\treg_dca_stand_alone_pos 0\n#define\treg_dca_stand_alone_len 1\n#define\treg_dca_stand_alone_lsb 0\n#define xd_p_reg_dca_upper_out_en\t0xA16C\n#define\treg_dca_upper_out_en_pos 1\n#define\treg_dca_upper_out_en_len 1\n#define\treg_dca_upper_out_en_lsb 0\n#define xd_p_reg_dca_rc_en\t0xA16C\n#define\treg_dca_rc_en_pos 2\n#define\treg_dca_rc_en_len 1\n#define\treg_dca_rc_en_lsb 0\n#define xd_p_reg_dca_retrain_send\t0xA16C\n#define\treg_dca_retrain_send_pos 3\n#define\treg_dca_retrain_send_len 1\n#define\treg_dca_retrain_send_lsb 0\n#define xd_p_reg_dca_retrain_rec\t0xA16C\n#define\treg_dca_retrain_rec_pos 4\n#define\treg_dca_retrain_rec_len 1\n#define\treg_dca_retrain_rec_lsb 0\n#define xd_p_reg_dca_api_tpsrdy\t0xA16C\n#define\treg_dca_api_tpsrdy_pos 5\n#define\treg_dca_api_tpsrdy_len 1\n#define\treg_dca_api_tpsrdy_lsb 0\n#define xd_p_reg_dca_symbol_gap\t0xA16D\n#define\treg_dca_symbol_gap_pos 0\n#define\treg_dca_symbol_gap_len 4\n#define\treg_dca_symbol_gap_lsb 0\n#define xd_p_reg_qnt_nfvaluew_7_0\t0xA16E\n#define\treg_qnt_nfvaluew_7_0_pos 0\n#define\treg_qnt_nfvaluew_7_0_len 8\n#define\treg_qnt_nfvaluew_7_0_lsb 0\n#define xd_p_reg_qnt_nfvaluew_10_8\t0xA16F\n#define\treg_qnt_nfvaluew_10_8_pos 0\n#define\treg_qnt_nfvaluew_10_8_len 3\n#define\treg_qnt_nfvaluew_10_8_lsb 8\n#define xd_p_reg_qnt_flatness_thr_7_0\t0xA170\n#define\treg_qnt_flatness_thr_7_0_pos 0\n#define\treg_qnt_flatness_thr_7_0_len 8\n#define\treg_qnt_flatness_thr_7_0_lsb 0\n#define xd_p_reg_qnt_flatness_thr_9_8\t0xA171\n#define\treg_qnt_flatness_thr_9_8_pos 0\n#define\treg_qnt_flatness_thr_9_8_len 2\n#define\treg_qnt_flatness_thr_9_8_lsb 8\n#define xd_p_reg_dca_tone_idx_5_0\t0xA171\n#define\treg_dca_tone_idx_5_0_pos 2\n#define\treg_dca_tone_idx_5_0_len 6\n#define\treg_dca_tone_idx_5_0_lsb 0\n#define xd_p_reg_dca_tone_idx_12_6\t0xA172\n#define\treg_dca_tone_idx_12_6_pos 0\n#define\treg_dca_tone_idx_12_6_len 7\n#define\treg_dca_tone_idx_12_6_lsb 6\n#define xd_p_reg_dca_data_vld\t0xA173\n#define\treg_dca_data_vld_pos 0\n#define\treg_dca_data_vld_len 1\n#define\treg_dca_data_vld_lsb 0\n#define xd_p_reg_dca_read_update\t0xA173\n#define\treg_dca_read_update_pos 1\n#define\treg_dca_read_update_len 1\n#define\treg_dca_read_update_lsb 0\n#define xd_r_reg_dca_data_re_5_0\t0xA173\n#define\treg_dca_data_re_5_0_pos 2\n#define\treg_dca_data_re_5_0_len 6\n#define\treg_dca_data_re_5_0_lsb 0\n#define xd_r_reg_dca_data_re_10_6\t0xA174\n#define\treg_dca_data_re_10_6_pos 0\n#define\treg_dca_data_re_10_6_len 5\n#define\treg_dca_data_re_10_6_lsb 6\n#define xd_r_reg_dca_data_im_7_0\t0xA175\n#define\treg_dca_data_im_7_0_pos 0\n#define\treg_dca_data_im_7_0_len 8\n#define\treg_dca_data_im_7_0_lsb 0\n#define xd_r_reg_dca_data_im_10_8\t0xA176\n#define\treg_dca_data_im_10_8_pos 0\n#define\treg_dca_data_im_10_8_len 3\n#define\treg_dca_data_im_10_8_lsb 8\n#define xd_r_reg_dca_data_h2_7_0\t0xA178\n#define\treg_dca_data_h2_7_0_pos 0\n#define\treg_dca_data_h2_7_0_len 8\n#define\treg_dca_data_h2_7_0_lsb 0\n#define xd_r_reg_dca_data_h2_9_8\t0xA179\n#define\treg_dca_data_h2_9_8_pos 0\n#define\treg_dca_data_h2_9_8_len 2\n#define\treg_dca_data_h2_9_8_lsb 8\n#define xd_p_reg_f_adc_7_0\t0xA180\n#define\treg_f_adc_7_0_pos 0\n#define\treg_f_adc_7_0_len 8\n#define\treg_f_adc_7_0_lsb 0\n#define xd_p_reg_f_adc_15_8\t0xA181\n#define\treg_f_adc_15_8_pos 0\n#define\treg_f_adc_15_8_len 8\n#define\treg_f_adc_15_8_lsb 8\n#define xd_p_reg_f_adc_23_16\t0xA182\n#define\treg_f_adc_23_16_pos 0\n#define\treg_f_adc_23_16_len 8\n#define\treg_f_adc_23_16_lsb 16\n#define xd_r_intp_mu_7_0\t0xA190\n#define\tintp_mu_7_0_pos 0\n#define\tintp_mu_7_0_len 8\n#define\tintp_mu_7_0_lsb 0\n#define xd_r_intp_mu_15_8\t0xA191\n#define\tintp_mu_15_8_pos 0\n#define\tintp_mu_15_8_len 8\n#define\tintp_mu_15_8_lsb 8\n#define xd_r_intp_mu_19_16\t0xA192\n#define\tintp_mu_19_16_pos 0\n#define\tintp_mu_19_16_len 4\n#define\tintp_mu_19_16_lsb 16\n#define xd_p_reg_agc_rst\t0xA1A0\n#define\treg_agc_rst_pos 0\n#define\treg_agc_rst_len 1\n#define\treg_agc_rst_lsb 0\n#define xd_p_rf_agc_en\t0xA1A0\n#define\trf_agc_en_pos 1\n#define\trf_agc_en_len 1\n#define\trf_agc_en_lsb 0\n#define xd_p_rf_agc_dis\t0xA1A0\n#define\trf_agc_dis_pos 2\n#define\trf_agc_dis_len 1\n#define\trf_agc_dis_lsb 0\n#define xd_p_if_agc_rst\t0xA1A0\n#define\tif_agc_rst_pos 3\n#define\tif_agc_rst_len 1\n#define\tif_agc_rst_lsb 0\n#define xd_p_if_agc_en\t0xA1A0\n#define\tif_agc_en_pos 4\n#define\tif_agc_en_len 1\n#define\tif_agc_en_lsb 0\n#define xd_p_if_agc_dis\t0xA1A0\n#define\tif_agc_dis_pos 5\n#define\tif_agc_dis_len 1\n#define\tif_agc_dis_lsb 0\n#define xd_p_agc_lock\t0xA1A0\n#define\tagc_lock_pos 6\n#define\tagc_lock_len 1\n#define\tagc_lock_lsb 0\n#define xd_p_reg_tinr_rst\t0xA1A1\n#define\treg_tinr_rst_pos 0\n#define\treg_tinr_rst_len 1\n#define\treg_tinr_rst_lsb 0\n#define xd_p_reg_tinr_en\t0xA1A1\n#define\treg_tinr_en_pos 1\n#define\treg_tinr_en_len 1\n#define\treg_tinr_en_lsb 0\n#define xd_p_reg_ccifs_en\t0xA1A2\n#define\treg_ccifs_en_pos 0\n#define\treg_ccifs_en_len 1\n#define\treg_ccifs_en_lsb 0\n#define xd_p_reg_ccifs_dis\t0xA1A2\n#define\treg_ccifs_dis_pos 1\n#define\treg_ccifs_dis_len 1\n#define\treg_ccifs_dis_lsb 0\n#define xd_p_reg_ccifs_rst\t0xA1A2\n#define\treg_ccifs_rst_pos 2\n#define\treg_ccifs_rst_len 1\n#define\treg_ccifs_rst_lsb 0\n#define xd_p_reg_ccifs_byp\t0xA1A2\n#define\treg_ccifs_byp_pos 3\n#define\treg_ccifs_byp_len 1\n#define\treg_ccifs_byp_lsb 0\n#define xd_p_reg_ccif_en\t0xA1A3\n#define\treg_ccif_en_pos 0\n#define\treg_ccif_en_len 1\n#define\treg_ccif_en_lsb 0\n#define xd_p_reg_ccif_dis\t0xA1A3\n#define\treg_ccif_dis_pos 1\n#define\treg_ccif_dis_len 1\n#define\treg_ccif_dis_lsb 0\n#define xd_p_reg_ccif_rst\t0xA1A3\n#define\treg_ccif_rst_pos 2\n#define\treg_ccif_rst_len 1\n#define\treg_ccif_rst_lsb 0\n#define xd_p_reg_ccif_byp\t0xA1A3\n#define\treg_ccif_byp_pos 3\n#define\treg_ccif_byp_len 1\n#define\treg_ccif_byp_lsb 0\n#define xd_p_dagc1_rst\t0xA1A4\n#define\tdagc1_rst_pos 0\n#define\tdagc1_rst_len 1\n#define\tdagc1_rst_lsb 0\n#define xd_p_dagc1_en\t0xA1A4\n#define\tdagc1_en_pos 1\n#define\tdagc1_en_len 1\n#define\tdagc1_en_lsb 0\n#define xd_p_dagc1_mode\t0xA1A4\n#define\tdagc1_mode_pos 2\n#define\tdagc1_mode_len 2\n#define\tdagc1_mode_lsb 0\n#define xd_p_dagc1_done\t0xA1A4\n#define\tdagc1_done_pos 4\n#define\tdagc1_done_len 1\n#define\tdagc1_done_lsb 0\n#define xd_p_ccid_rst\t0xA1A5\n#define\tccid_rst_pos 0\n#define\tccid_rst_len 1\n#define\tccid_rst_lsb 0\n#define xd_p_ccid_en\t0xA1A5\n#define\tccid_en_pos 1\n#define\tccid_en_len 1\n#define\tccid_en_lsb 0\n#define xd_p_ccid_mode\t0xA1A5\n#define\tccid_mode_pos 2\n#define\tccid_mode_len 2\n#define\tccid_mode_lsb 0\n#define xd_p_ccid_done\t0xA1A5\n#define\tccid_done_pos 4\n#define\tccid_done_len 1\n#define\tccid_done_lsb 0\n#define xd_r_ccid_deted\t0xA1A5\n#define\tccid_deted_pos 5\n#define\tccid_deted_len 1\n#define\tccid_deted_lsb 0\n#define xd_p_ccid2_en\t0xA1A5\n#define\tccid2_en_pos 6\n#define\tccid2_en_len 1\n#define\tccid2_en_lsb 0\n#define xd_p_ccid2_done\t0xA1A5\n#define\tccid2_done_pos 7\n#define\tccid2_done_len 1\n#define\tccid2_done_lsb 0\n#define xd_p_reg_bfs_en\t0xA1A6\n#define\treg_bfs_en_pos 0\n#define\treg_bfs_en_len 1\n#define\treg_bfs_en_lsb 0\n#define xd_p_reg_bfs_dis\t0xA1A6\n#define\treg_bfs_dis_pos 1\n#define\treg_bfs_dis_len 1\n#define\treg_bfs_dis_lsb 0\n#define xd_p_reg_bfs_rst\t0xA1A6\n#define\treg_bfs_rst_pos 2\n#define\treg_bfs_rst_len 1\n#define\treg_bfs_rst_lsb 0\n#define xd_p_reg_bfs_byp\t0xA1A6\n#define\treg_bfs_byp_pos 3\n#define\treg_bfs_byp_len 1\n#define\treg_bfs_byp_lsb 0\n#define xd_p_reg_antif_en\t0xA1A7\n#define\treg_antif_en_pos 0\n#define\treg_antif_en_len 1\n#define\treg_antif_en_lsb 0\n#define xd_p_reg_antif_dis\t0xA1A7\n#define\treg_antif_dis_pos 1\n#define\treg_antif_dis_len 1\n#define\treg_antif_dis_lsb 0\n#define xd_p_reg_antif_rst\t0xA1A7\n#define\treg_antif_rst_pos 2\n#define\treg_antif_rst_len 1\n#define\treg_antif_rst_lsb 0\n#define xd_p_reg_antif_byp\t0xA1A7\n#define\treg_antif_byp_pos 3\n#define\treg_antif_byp_len 1\n#define\treg_antif_byp_lsb 0\n#define xd_p_intp_en\t0xA1A8\n#define\tintp_en_pos 0\n#define\tintp_en_len 1\n#define\tintp_en_lsb 0\n#define xd_p_intp_dis\t0xA1A8\n#define\tintp_dis_pos 1\n#define\tintp_dis_len 1\n#define\tintp_dis_lsb 0\n#define xd_p_intp_rst\t0xA1A8\n#define\tintp_rst_pos 2\n#define\tintp_rst_len 1\n#define\tintp_rst_lsb 0\n#define xd_p_intp_byp\t0xA1A8\n#define\tintp_byp_pos 3\n#define\tintp_byp_len 1\n#define\tintp_byp_lsb 0\n#define xd_p_reg_acif_en\t0xA1A9\n#define\treg_acif_en_pos 0\n#define\treg_acif_en_len 1\n#define\treg_acif_en_lsb 0\n#define xd_p_reg_acif_dis\t0xA1A9\n#define\treg_acif_dis_pos 1\n#define\treg_acif_dis_len 1\n#define\treg_acif_dis_lsb 0\n#define xd_p_reg_acif_rst\t0xA1A9\n#define\treg_acif_rst_pos 2\n#define\treg_acif_rst_len 1\n#define\treg_acif_rst_lsb 0\n#define xd_p_reg_acif_byp\t0xA1A9\n#define\treg_acif_byp_pos 3\n#define\treg_acif_byp_len 1\n#define\treg_acif_byp_lsb 0\n#define xd_p_reg_acif_sync_mode\t0xA1A9\n#define\treg_acif_sync_mode_pos 4\n#define\treg_acif_sync_mode_len 1\n#define\treg_acif_sync_mode_lsb 0\n#define xd_p_dagc2_rst\t0xA1AA\n#define\tdagc2_rst_pos 0\n#define\tdagc2_rst_len 1\n#define\tdagc2_rst_lsb 0\n#define xd_p_dagc2_en\t0xA1AA\n#define\tdagc2_en_pos 1\n#define\tdagc2_en_len 1\n#define\tdagc2_en_lsb 0\n#define xd_p_dagc2_mode\t0xA1AA\n#define\tdagc2_mode_pos 2\n#define\tdagc2_mode_len 2\n#define\tdagc2_mode_lsb 0\n#define xd_p_dagc2_done\t0xA1AA\n#define\tdagc2_done_pos 4\n#define\tdagc2_done_len 1\n#define\tdagc2_done_lsb 0\n#define xd_p_reg_dca_en\t0xA1AB\n#define\treg_dca_en_pos 0\n#define\treg_dca_en_len 1\n#define\treg_dca_en_lsb 0\n#define xd_p_dagc2_accumulate_num_2k_7_0\t0xA1C0\n#define\tdagc2_accumulate_num_2k_7_0_pos 0\n#define\tdagc2_accumulate_num_2k_7_0_len 8\n#define\tdagc2_accumulate_num_2k_7_0_lsb 0\n#define xd_p_dagc2_accumulate_num_2k_12_8\t0xA1C1\n#define\tdagc2_accumulate_num_2k_12_8_pos 0\n#define\tdagc2_accumulate_num_2k_12_8_len 5\n#define\tdagc2_accumulate_num_2k_12_8_lsb 8\n#define xd_p_dagc2_accumulate_num_8k_7_0\t0xA1C2\n#define\tdagc2_accumulate_num_8k_7_0_pos 0\n#define\tdagc2_accumulate_num_8k_7_0_len 8\n#define\tdagc2_accumulate_num_8k_7_0_lsb 0\n#define xd_p_dagc2_accumulate_num_8k_12_8\t0xA1C3\n#define\tdagc2_accumulate_num_8k_12_8_pos 0\n#define\tdagc2_accumulate_num_8k_12_8_len 5\n#define\tdagc2_accumulate_num_8k_12_8_lsb 8\n#define xd_p_dagc2_desired_level_2_0\t0xA1C3\n#define\tdagc2_desired_level_2_0_pos 5\n#define\tdagc2_desired_level_2_0_len 3\n#define\tdagc2_desired_level_2_0_lsb 0\n#define xd_p_dagc2_desired_level_8_3\t0xA1C4\n#define\tdagc2_desired_level_8_3_pos 0\n#define\tdagc2_desired_level_8_3_len 6\n#define\tdagc2_desired_level_8_3_lsb 3\n#define xd_p_dagc2_apply_delay\t0xA1C5\n#define\tdagc2_apply_delay_pos 0\n#define\tdagc2_apply_delay_len 7\n#define\tdagc2_apply_delay_lsb 0\n#define xd_p_dagc2_bypass_scale_ctl\t0xA1C6\n#define\tdagc2_bypass_scale_ctl_pos 0\n#define\tdagc2_bypass_scale_ctl_len 3\n#define\tdagc2_bypass_scale_ctl_lsb 0\n#define xd_p_dagc2_programmable_shift1\t0xA1C7\n#define\tdagc2_programmable_shift1_pos 0\n#define\tdagc2_programmable_shift1_len 8\n#define\tdagc2_programmable_shift1_lsb 0\n#define xd_p_dagc2_programmable_shift2\t0xA1C8\n#define\tdagc2_programmable_shift2_pos 0\n#define\tdagc2_programmable_shift2_len 8\n#define\tdagc2_programmable_shift2_lsb 0\n#define xd_p_reg_dagc2_in_sat_cnt_7_0\t0xA1C9\n#define\treg_dagc2_in_sat_cnt_7_0_pos 0\n#define\treg_dagc2_in_sat_cnt_7_0_len 8\n#define\treg_dagc2_in_sat_cnt_7_0_lsb 0\n#define xd_p_reg_dagc2_in_sat_cnt_15_8\t0xA1CA\n#define\treg_dagc2_in_sat_cnt_15_8_pos 0\n#define\treg_dagc2_in_sat_cnt_15_8_len 8\n#define\treg_dagc2_in_sat_cnt_15_8_lsb 8\n#define xd_p_reg_dagc2_in_sat_cnt_23_16\t0xA1CB\n#define\treg_dagc2_in_sat_cnt_23_16_pos 0\n#define\treg_dagc2_in_sat_cnt_23_16_len 8\n#define\treg_dagc2_in_sat_cnt_23_16_lsb 16\n#define xd_p_reg_dagc2_in_sat_cnt_31_24\t0xA1CC\n#define\treg_dagc2_in_sat_cnt_31_24_pos 0\n#define\treg_dagc2_in_sat_cnt_31_24_len 8\n#define\treg_dagc2_in_sat_cnt_31_24_lsb 24\n#define xd_p_reg_dagc2_out_sat_cnt_7_0\t0xA1CD\n#define\treg_dagc2_out_sat_cnt_7_0_pos 0\n#define\treg_dagc2_out_sat_cnt_7_0_len 8\n#define\treg_dagc2_out_sat_cnt_7_0_lsb 0\n#define xd_p_reg_dagc2_out_sat_cnt_15_8\t0xA1CE\n#define\treg_dagc2_out_sat_cnt_15_8_pos 0\n#define\treg_dagc2_out_sat_cnt_15_8_len 8\n#define\treg_dagc2_out_sat_cnt_15_8_lsb 8\n#define xd_p_reg_dagc2_out_sat_cnt_23_16\t0xA1CF\n#define\treg_dagc2_out_sat_cnt_23_16_pos 0\n#define\treg_dagc2_out_sat_cnt_23_16_len 8\n#define\treg_dagc2_out_sat_cnt_23_16_lsb 16\n#define xd_p_reg_dagc2_out_sat_cnt_31_24\t0xA1D0\n#define\treg_dagc2_out_sat_cnt_31_24_pos 0\n#define\treg_dagc2_out_sat_cnt_31_24_len 8\n#define\treg_dagc2_out_sat_cnt_31_24_lsb 24\n#define xd_r_dagc2_multiplier_7_0\t0xA1D6\n#define\tdagc2_multiplier_7_0_pos 0\n#define\tdagc2_multiplier_7_0_len 8\n#define\tdagc2_multiplier_7_0_lsb 0\n#define xd_r_dagc2_multiplier_15_8\t0xA1D7\n#define\tdagc2_multiplier_15_8_pos 0\n#define\tdagc2_multiplier_15_8_len 8\n#define\tdagc2_multiplier_15_8_lsb 8\n#define xd_r_dagc2_right_shift_bits\t0xA1D8\n#define\tdagc2_right_shift_bits_pos 0\n#define\tdagc2_right_shift_bits_len 4\n#define\tdagc2_right_shift_bits_lsb 0\n#define xd_p_cfoe_NS_coeff1_7_0\t0xA200\n#define\tcfoe_NS_coeff1_7_0_pos 0\n#define\tcfoe_NS_coeff1_7_0_len 8\n#define\tcfoe_NS_coeff1_7_0_lsb 0\n#define xd_p_cfoe_NS_coeff1_15_8\t0xA201\n#define\tcfoe_NS_coeff1_15_8_pos 0\n#define\tcfoe_NS_coeff1_15_8_len 8\n#define\tcfoe_NS_coeff1_15_8_lsb 8\n#define xd_p_cfoe_NS_coeff1_23_16\t0xA202\n#define\tcfoe_NS_coeff1_23_16_pos 0\n#define\tcfoe_NS_coeff1_23_16_len 8\n#define\tcfoe_NS_coeff1_23_16_lsb 16\n#define xd_p_cfoe_NS_coeff1_25_24\t0xA203\n#define\tcfoe_NS_coeff1_25_24_pos 0\n#define\tcfoe_NS_coeff1_25_24_len 2\n#define\tcfoe_NS_coeff1_25_24_lsb 24\n#define xd_p_cfoe_NS_coeff2_5_0\t0xA203\n#define\tcfoe_NS_coeff2_5_0_pos 2\n#define\tcfoe_NS_coeff2_5_0_len 6\n#define\tcfoe_NS_coeff2_5_0_lsb 0\n#define xd_p_cfoe_NS_coeff2_13_6\t0xA204\n#define\tcfoe_NS_coeff2_13_6_pos 0\n#define\tcfoe_NS_coeff2_13_6_len 8\n#define\tcfoe_NS_coeff2_13_6_lsb 6\n#define xd_p_cfoe_NS_coeff2_21_14\t0xA205\n#define\tcfoe_NS_coeff2_21_14_pos 0\n#define\tcfoe_NS_coeff2_21_14_len 8\n#define\tcfoe_NS_coeff2_21_14_lsb 14\n#define xd_p_cfoe_NS_coeff2_24_22\t0xA206\n#define\tcfoe_NS_coeff2_24_22_pos 0\n#define\tcfoe_NS_coeff2_24_22_len 3\n#define\tcfoe_NS_coeff2_24_22_lsb 22\n#define xd_p_cfoe_lf_c1_4_0\t0xA206\n#define\tcfoe_lf_c1_4_0_pos 3\n#define\tcfoe_lf_c1_4_0_len 5\n#define\tcfoe_lf_c1_4_0_lsb 0\n#define xd_p_cfoe_lf_c1_12_5\t0xA207\n#define\tcfoe_lf_c1_12_5_pos 0\n#define\tcfoe_lf_c1_12_5_len 8\n#define\tcfoe_lf_c1_12_5_lsb 5\n#define xd_p_cfoe_lf_c1_20_13\t0xA208\n#define\tcfoe_lf_c1_20_13_pos 0\n#define\tcfoe_lf_c1_20_13_len 8\n#define\tcfoe_lf_c1_20_13_lsb 13\n#define xd_p_cfoe_lf_c1_25_21\t0xA209\n#define\tcfoe_lf_c1_25_21_pos 0\n#define\tcfoe_lf_c1_25_21_len 5\n#define\tcfoe_lf_c1_25_21_lsb 21\n#define xd_p_cfoe_lf_c2_2_0\t0xA209\n#define\tcfoe_lf_c2_2_0_pos 5\n#define\tcfoe_lf_c2_2_0_len 3\n#define\tcfoe_lf_c2_2_0_lsb 0\n#define xd_p_cfoe_lf_c2_10_3\t0xA20A\n#define\tcfoe_lf_c2_10_3_pos 0\n#define\tcfoe_lf_c2_10_3_len 8\n#define\tcfoe_lf_c2_10_3_lsb 3\n#define xd_p_cfoe_lf_c2_18_11\t0xA20B\n#define\tcfoe_lf_c2_18_11_pos 0\n#define\tcfoe_lf_c2_18_11_len 8\n#define\tcfoe_lf_c2_18_11_lsb 11\n#define xd_p_cfoe_lf_c2_25_19\t0xA20C\n#define\tcfoe_lf_c2_25_19_pos 0\n#define\tcfoe_lf_c2_25_19_len 7\n#define\tcfoe_lf_c2_25_19_lsb 19\n#define xd_p_cfoe_ifod_7_0\t0xA20D\n#define\tcfoe_ifod_7_0_pos 0\n#define\tcfoe_ifod_7_0_len 8\n#define\tcfoe_ifod_7_0_lsb 0\n#define xd_p_cfoe_ifod_10_8\t0xA20E\n#define\tcfoe_ifod_10_8_pos 0\n#define\tcfoe_ifod_10_8_len 3\n#define\tcfoe_ifod_10_8_lsb 8\n#define xd_p_cfoe_Divg_ctr_th\t0xA20E\n#define\tcfoe_Divg_ctr_th_pos 4\n#define\tcfoe_Divg_ctr_th_len 4\n#define\tcfoe_Divg_ctr_th_lsb 0\n#define xd_p_cfoe_FOT_divg_th\t0xA20F\n#define\tcfoe_FOT_divg_th_pos 0\n#define\tcfoe_FOT_divg_th_len 8\n#define\tcfoe_FOT_divg_th_lsb 0\n#define xd_p_cfoe_FOT_cnvg_th\t0xA210\n#define\tcfoe_FOT_cnvg_th_pos 0\n#define\tcfoe_FOT_cnvg_th_len 8\n#define\tcfoe_FOT_cnvg_th_lsb 0\n#define xd_p_reg_cfoe_offset_7_0\t0xA211\n#define\treg_cfoe_offset_7_0_pos 0\n#define\treg_cfoe_offset_7_0_len 8\n#define\treg_cfoe_offset_7_0_lsb 0\n#define xd_p_reg_cfoe_offset_9_8\t0xA212\n#define\treg_cfoe_offset_9_8_pos 0\n#define\treg_cfoe_offset_9_8_len 2\n#define\treg_cfoe_offset_9_8_lsb 8\n#define xd_p_reg_cfoe_ifoe_sign_corr\t0xA212\n#define\treg_cfoe_ifoe_sign_corr_pos 2\n#define\treg_cfoe_ifoe_sign_corr_len 1\n#define\treg_cfoe_ifoe_sign_corr_lsb 0\n#define xd_r_cfoe_fot_LF_output_7_0\t0xA218\n#define\tcfoe_fot_LF_output_7_0_pos 0\n#define\tcfoe_fot_LF_output_7_0_len 8\n#define\tcfoe_fot_LF_output_7_0_lsb 0\n#define xd_r_cfoe_fot_LF_output_15_8\t0xA219\n#define\tcfoe_fot_LF_output_15_8_pos 0\n#define\tcfoe_fot_LF_output_15_8_len 8\n#define\tcfoe_fot_LF_output_15_8_lsb 8\n#define xd_r_cfoe_ifo_metric_7_0\t0xA21A\n#define\tcfoe_ifo_metric_7_0_pos 0\n#define\tcfoe_ifo_metric_7_0_len 8\n#define\tcfoe_ifo_metric_7_0_lsb 0\n#define xd_r_cfoe_ifo_metric_15_8\t0xA21B\n#define\tcfoe_ifo_metric_15_8_pos 0\n#define\tcfoe_ifo_metric_15_8_len 8\n#define\tcfoe_ifo_metric_15_8_lsb 8\n#define xd_r_cfoe_ifo_metric_23_16\t0xA21C\n#define\tcfoe_ifo_metric_23_16_pos 0\n#define\tcfoe_ifo_metric_23_16_len 8\n#define\tcfoe_ifo_metric_23_16_lsb 16\n#define xd_p_ste_Nu\t0xA220\n#define\tste_Nu_pos 0\n#define\tste_Nu_len 2\n#define\tste_Nu_lsb 0\n#define xd_p_ste_GI\t0xA220\n#define\tste_GI_pos 2\n#define\tste_GI_len 3\n#define\tste_GI_lsb 0\n#define xd_p_ste_symbol_num\t0xA221\n#define\tste_symbol_num_pos 0\n#define\tste_symbol_num_len 2\n#define\tste_symbol_num_lsb 0\n#define xd_p_ste_sample_num\t0xA221\n#define\tste_sample_num_pos 2\n#define\tste_sample_num_len 2\n#define\tste_sample_num_lsb 0\n#define xd_p_reg_ste_buf_en\t0xA221\n#define\treg_ste_buf_en_pos 7\n#define\treg_ste_buf_en_len 1\n#define\treg_ste_buf_en_lsb 0\n#define xd_p_ste_FFT_offset_7_0\t0xA222\n#define\tste_FFT_offset_7_0_pos 0\n#define\tste_FFT_offset_7_0_len 8\n#define\tste_FFT_offset_7_0_lsb 0\n#define xd_p_ste_FFT_offset_11_8\t0xA223\n#define\tste_FFT_offset_11_8_pos 0\n#define\tste_FFT_offset_11_8_len 4\n#define\tste_FFT_offset_11_8_lsb 8\n#define xd_p_reg_ste_tstmod\t0xA223\n#define\treg_ste_tstmod_pos 5\n#define\treg_ste_tstmod_len 1\n#define\treg_ste_tstmod_lsb 0\n#define xd_p_ste_adv_start_7_0\t0xA224\n#define\tste_adv_start_7_0_pos 0\n#define\tste_adv_start_7_0_len 8\n#define\tste_adv_start_7_0_lsb 0\n#define xd_p_ste_adv_start_10_8\t0xA225\n#define\tste_adv_start_10_8_pos 0\n#define\tste_adv_start_10_8_len 3\n#define\tste_adv_start_10_8_lsb 8\n#define xd_p_ste_adv_stop\t0xA226\n#define\tste_adv_stop_pos 0\n#define\tste_adv_stop_len 8\n#define\tste_adv_stop_lsb 0\n#define xd_r_ste_P_value_7_0\t0xA228\n#define\tste_P_value_7_0_pos 0\n#define\tste_P_value_7_0_len 8\n#define\tste_P_value_7_0_lsb 0\n#define xd_r_ste_P_value_10_8\t0xA229\n#define\tste_P_value_10_8_pos 0\n#define\tste_P_value_10_8_len 3\n#define\tste_P_value_10_8_lsb 8\n#define xd_r_ste_M_value_7_0\t0xA22A\n#define\tste_M_value_7_0_pos 0\n#define\tste_M_value_7_0_len 8\n#define\tste_M_value_7_0_lsb 0\n#define xd_r_ste_M_value_10_8\t0xA22B\n#define\tste_M_value_10_8_pos 0\n#define\tste_M_value_10_8_len 3\n#define\tste_M_value_10_8_lsb 8\n#define xd_r_ste_H1\t0xA22C\n#define\tste_H1_pos 0\n#define\tste_H1_len 7\n#define\tste_H1_lsb 0\n#define xd_r_ste_H2\t0xA22D\n#define\tste_H2_pos 0\n#define\tste_H2_len 7\n#define\tste_H2_lsb 0\n#define xd_r_ste_H3\t0xA22E\n#define\tste_H3_pos 0\n#define\tste_H3_len 7\n#define\tste_H3_lsb 0\n#define xd_r_ste_H4\t0xA22F\n#define\tste_H4_pos 0\n#define\tste_H4_len 7\n#define\tste_H4_lsb 0\n#define xd_r_ste_Corr_value_I_7_0\t0xA230\n#define\tste_Corr_value_I_7_0_pos 0\n#define\tste_Corr_value_I_7_0_len 8\n#define\tste_Corr_value_I_7_0_lsb 0\n#define xd_r_ste_Corr_value_I_15_8\t0xA231\n#define\tste_Corr_value_I_15_8_pos 0\n#define\tste_Corr_value_I_15_8_len 8\n#define\tste_Corr_value_I_15_8_lsb 8\n#define xd_r_ste_Corr_value_I_23_16\t0xA232\n#define\tste_Corr_value_I_23_16_pos 0\n#define\tste_Corr_value_I_23_16_len 8\n#define\tste_Corr_value_I_23_16_lsb 16\n#define xd_r_ste_Corr_value_I_27_24\t0xA233\n#define\tste_Corr_value_I_27_24_pos 0\n#define\tste_Corr_value_I_27_24_len 4\n#define\tste_Corr_value_I_27_24_lsb 24\n#define xd_r_ste_Corr_value_Q_7_0\t0xA234\n#define\tste_Corr_value_Q_7_0_pos 0\n#define\tste_Corr_value_Q_7_0_len 8\n#define\tste_Corr_value_Q_7_0_lsb 0\n#define xd_r_ste_Corr_value_Q_15_8\t0xA235\n#define\tste_Corr_value_Q_15_8_pos 0\n#define\tste_Corr_value_Q_15_8_len 8\n#define\tste_Corr_value_Q_15_8_lsb 8\n#define xd_r_ste_Corr_value_Q_23_16\t0xA236\n#define\tste_Corr_value_Q_23_16_pos 0\n#define\tste_Corr_value_Q_23_16_len 8\n#define\tste_Corr_value_Q_23_16_lsb 16\n#define xd_r_ste_Corr_value_Q_27_24\t0xA237\n#define\tste_Corr_value_Q_27_24_pos 0\n#define\tste_Corr_value_Q_27_24_len 4\n#define\tste_Corr_value_Q_27_24_lsb 24\n#define xd_r_ste_J_num_7_0\t0xA238\n#define\tste_J_num_7_0_pos 0\n#define\tste_J_num_7_0_len 8\n#define\tste_J_num_7_0_lsb 0\n#define xd_r_ste_J_num_15_8\t0xA239\n#define\tste_J_num_15_8_pos 0\n#define\tste_J_num_15_8_len 8\n#define\tste_J_num_15_8_lsb 8\n#define xd_r_ste_J_num_23_16\t0xA23A\n#define\tste_J_num_23_16_pos 0\n#define\tste_J_num_23_16_len 8\n#define\tste_J_num_23_16_lsb 16\n#define xd_r_ste_J_num_31_24\t0xA23B\n#define\tste_J_num_31_24_pos 0\n#define\tste_J_num_31_24_len 8\n#define\tste_J_num_31_24_lsb 24\n#define xd_r_ste_J_den_7_0\t0xA23C\n#define\tste_J_den_7_0_pos 0\n#define\tste_J_den_7_0_len 8\n#define\tste_J_den_7_0_lsb 0\n#define xd_r_ste_J_den_15_8\t0xA23D\n#define\tste_J_den_15_8_pos 0\n#define\tste_J_den_15_8_len 8\n#define\tste_J_den_15_8_lsb 8\n#define xd_r_ste_J_den_18_16\t0xA23E\n#define\tste_J_den_18_16_pos 0\n#define\tste_J_den_18_16_len 3\n#define\tste_J_den_18_16_lsb 16\n#define xd_r_ste_Beacon_Indicator\t0xA23E\n#define\tste_Beacon_Indicator_pos 4\n#define\tste_Beacon_Indicator_len 1\n#define\tste_Beacon_Indicator_lsb 0\n#define xd_r_tpsd_Frame_Num\t0xA250\n#define\ttpsd_Frame_Num_pos 0\n#define\ttpsd_Frame_Num_len 2\n#define\ttpsd_Frame_Num_lsb 0\n#define xd_r_tpsd_Constel\t0xA250\n#define\ttpsd_Constel_pos 2\n#define\ttpsd_Constel_len 2\n#define\ttpsd_Constel_lsb 0\n#define xd_r_tpsd_GI\t0xA250\n#define\ttpsd_GI_pos 4\n#define\ttpsd_GI_len 2\n#define\ttpsd_GI_lsb 0\n#define xd_r_tpsd_Mode\t0xA250\n#define\ttpsd_Mode_pos 6\n#define\ttpsd_Mode_len 2\n#define\ttpsd_Mode_lsb 0\n#define xd_r_tpsd_CR_HP\t0xA251\n#define\ttpsd_CR_HP_pos 0\n#define\ttpsd_CR_HP_len 3\n#define\ttpsd_CR_HP_lsb 0\n#define xd_r_tpsd_CR_LP\t0xA251\n#define\ttpsd_CR_LP_pos 3\n#define\ttpsd_CR_LP_len 3\n#define\ttpsd_CR_LP_lsb 0\n#define xd_r_tpsd_Hie\t0xA252\n#define\ttpsd_Hie_pos 0\n#define\ttpsd_Hie_len 3\n#define\ttpsd_Hie_lsb 0\n#define xd_r_tpsd_Res_Bits\t0xA252\n#define\ttpsd_Res_Bits_pos 3\n#define\ttpsd_Res_Bits_len 5\n#define\ttpsd_Res_Bits_lsb 0\n#define xd_r_tpsd_Res_Bits_0\t0xA253\n#define\ttpsd_Res_Bits_0_pos 0\n#define\ttpsd_Res_Bits_0_len 1\n#define\ttpsd_Res_Bits_0_lsb 0\n#define xd_r_tpsd_LengthInd\t0xA253\n#define\ttpsd_LengthInd_pos 1\n#define\ttpsd_LengthInd_len 6\n#define\ttpsd_LengthInd_lsb 0\n#define xd_r_tpsd_Cell_Id_7_0\t0xA254\n#define\ttpsd_Cell_Id_7_0_pos 0\n#define\ttpsd_Cell_Id_7_0_len 8\n#define\ttpsd_Cell_Id_7_0_lsb 0\n#define xd_r_tpsd_Cell_Id_15_8\t0xA255\n#define\ttpsd_Cell_Id_15_8_pos 0\n#define\ttpsd_Cell_Id_15_8_len 8\n#define\ttpsd_Cell_Id_15_8_lsb 0\n#define xd_p_reg_fft_mask_tone0_7_0\t0xA260\n#define\treg_fft_mask_tone0_7_0_pos 0\n#define\treg_fft_mask_tone0_7_0_len 8\n#define\treg_fft_mask_tone0_7_0_lsb 0\n#define xd_p_reg_fft_mask_tone0_12_8\t0xA261\n#define\treg_fft_mask_tone0_12_8_pos 0\n#define\treg_fft_mask_tone0_12_8_len 5\n#define\treg_fft_mask_tone0_12_8_lsb 8\n#define xd_p_reg_fft_mask_tone1_7_0\t0xA262\n#define\treg_fft_mask_tone1_7_0_pos 0\n#define\treg_fft_mask_tone1_7_0_len 8\n#define\treg_fft_mask_tone1_7_0_lsb 0\n#define xd_p_reg_fft_mask_tone1_12_8\t0xA263\n#define\treg_fft_mask_tone1_12_8_pos 0\n#define\treg_fft_mask_tone1_12_8_len 5\n#define\treg_fft_mask_tone1_12_8_lsb 8\n#define xd_p_reg_fft_mask_tone2_7_0\t0xA264\n#define\treg_fft_mask_tone2_7_0_pos 0\n#define\treg_fft_mask_tone2_7_0_len 8\n#define\treg_fft_mask_tone2_7_0_lsb 0\n#define xd_p_reg_fft_mask_tone2_12_8\t0xA265\n#define\treg_fft_mask_tone2_12_8_pos 0\n#define\treg_fft_mask_tone2_12_8_len 5\n#define\treg_fft_mask_tone2_12_8_lsb 8\n#define xd_p_reg_fft_mask_tone3_7_0\t0xA266\n#define\treg_fft_mask_tone3_7_0_pos 0\n#define\treg_fft_mask_tone3_7_0_len 8\n#define\treg_fft_mask_tone3_7_0_lsb 0\n#define xd_p_reg_fft_mask_tone3_12_8\t0xA267\n#define\treg_fft_mask_tone3_12_8_pos 0\n#define\treg_fft_mask_tone3_12_8_len 5\n#define\treg_fft_mask_tone3_12_8_lsb 8\n#define xd_p_reg_fft_mask_from0_7_0\t0xA268\n#define\treg_fft_mask_from0_7_0_pos 0\n#define\treg_fft_mask_from0_7_0_len 8\n#define\treg_fft_mask_from0_7_0_lsb 0\n#define xd_p_reg_fft_mask_from0_12_8\t0xA269\n#define\treg_fft_mask_from0_12_8_pos 0\n#define\treg_fft_mask_from0_12_8_len 5\n#define\treg_fft_mask_from0_12_8_lsb 8\n#define xd_p_reg_fft_mask_to0_7_0\t0xA26A\n#define\treg_fft_mask_to0_7_0_pos 0\n#define\treg_fft_mask_to0_7_0_len 8\n#define\treg_fft_mask_to0_7_0_lsb 0\n#define xd_p_reg_fft_mask_to0_12_8\t0xA26B\n#define\treg_fft_mask_to0_12_8_pos 0\n#define\treg_fft_mask_to0_12_8_len 5\n#define\treg_fft_mask_to0_12_8_lsb 8\n#define xd_p_reg_fft_mask_from1_7_0\t0xA26C\n#define\treg_fft_mask_from1_7_0_pos 0\n#define\treg_fft_mask_from1_7_0_len 8\n#define\treg_fft_mask_from1_7_0_lsb 0\n#define xd_p_reg_fft_mask_from1_12_8\t0xA26D\n#define\treg_fft_mask_from1_12_8_pos 0\n#define\treg_fft_mask_from1_12_8_len 5\n#define\treg_fft_mask_from1_12_8_lsb 8\n#define xd_p_reg_fft_mask_to1_7_0\t0xA26E\n#define\treg_fft_mask_to1_7_0_pos 0\n#define\treg_fft_mask_to1_7_0_len 8\n#define\treg_fft_mask_to1_7_0_lsb 0\n#define xd_p_reg_fft_mask_to1_12_8\t0xA26F\n#define\treg_fft_mask_to1_12_8_pos 0\n#define\treg_fft_mask_to1_12_8_len 5\n#define\treg_fft_mask_to1_12_8_lsb 8\n#define xd_p_reg_cge_idx0_7_0\t0xA280\n#define\treg_cge_idx0_7_0_pos 0\n#define\treg_cge_idx0_7_0_len 8\n#define\treg_cge_idx0_7_0_lsb 0\n#define xd_p_reg_cge_idx0_12_8\t0xA281\n#define\treg_cge_idx0_12_8_pos 0\n#define\treg_cge_idx0_12_8_len 5\n#define\treg_cge_idx0_12_8_lsb 8\n#define xd_p_reg_cge_idx1_7_0\t0xA282\n#define\treg_cge_idx1_7_0_pos 0\n#define\treg_cge_idx1_7_0_len 8\n#define\treg_cge_idx1_7_0_lsb 0\n#define xd_p_reg_cge_idx1_12_8\t0xA283\n#define\treg_cge_idx1_12_8_pos 0\n#define\treg_cge_idx1_12_8_len 5\n#define\treg_cge_idx1_12_8_lsb 8\n#define xd_p_reg_cge_idx2_7_0\t0xA284\n#define\treg_cge_idx2_7_0_pos 0\n#define\treg_cge_idx2_7_0_len 8\n#define\treg_cge_idx2_7_0_lsb 0\n#define xd_p_reg_cge_idx2_12_8\t0xA285\n#define\treg_cge_idx2_12_8_pos 0\n#define\treg_cge_idx2_12_8_len 5\n#define\treg_cge_idx2_12_8_lsb 8\n#define xd_p_reg_cge_idx3_7_0\t0xA286\n#define\treg_cge_idx3_7_0_pos 0\n#define\treg_cge_idx3_7_0_len 8\n#define\treg_cge_idx3_7_0_lsb 0\n#define xd_p_reg_cge_idx3_12_8\t0xA287\n#define\treg_cge_idx3_12_8_pos 0\n#define\treg_cge_idx3_12_8_len 5\n#define\treg_cge_idx3_12_8_lsb 8\n#define xd_p_reg_cge_idx4_7_0\t0xA288\n#define\treg_cge_idx4_7_0_pos 0\n#define\treg_cge_idx4_7_0_len 8\n#define\treg_cge_idx4_7_0_lsb 0\n#define xd_p_reg_cge_idx4_12_8\t0xA289\n#define\treg_cge_idx4_12_8_pos 0\n#define\treg_cge_idx4_12_8_len 5\n#define\treg_cge_idx4_12_8_lsb 8\n#define xd_p_reg_cge_idx5_7_0\t0xA28A\n#define\treg_cge_idx5_7_0_pos 0\n#define\treg_cge_idx5_7_0_len 8\n#define\treg_cge_idx5_7_0_lsb 0\n#define xd_p_reg_cge_idx5_12_8\t0xA28B\n#define\treg_cge_idx5_12_8_pos 0\n#define\treg_cge_idx5_12_8_len 5\n#define\treg_cge_idx5_12_8_lsb 8\n#define xd_p_reg_cge_idx6_7_0\t0xA28C\n#define\treg_cge_idx6_7_0_pos 0\n#define\treg_cge_idx6_7_0_len 8\n#define\treg_cge_idx6_7_0_lsb 0\n#define xd_p_reg_cge_idx6_12_8\t0xA28D\n#define\treg_cge_idx6_12_8_pos 0\n#define\treg_cge_idx6_12_8_len 5\n#define\treg_cge_idx6_12_8_lsb 8\n#define xd_p_reg_cge_idx7_7_0\t0xA28E\n#define\treg_cge_idx7_7_0_pos 0\n#define\treg_cge_idx7_7_0_len 8\n#define\treg_cge_idx7_7_0_lsb 0\n#define xd_p_reg_cge_idx7_12_8\t0xA28F\n#define\treg_cge_idx7_12_8_pos 0\n#define\treg_cge_idx7_12_8_len 5\n#define\treg_cge_idx7_12_8_lsb 8\n#define xd_p_reg_cge_idx8_7_0\t0xA290\n#define\treg_cge_idx8_7_0_pos 0\n#define\treg_cge_idx8_7_0_len 8\n#define\treg_cge_idx8_7_0_lsb 0\n#define xd_p_reg_cge_idx8_12_8\t0xA291\n#define\treg_cge_idx8_12_8_pos 0\n#define\treg_cge_idx8_12_8_len 5\n#define\treg_cge_idx8_12_8_lsb 8\n#define xd_p_reg_cge_idx9_7_0\t0xA292\n#define\treg_cge_idx9_7_0_pos 0\n#define\treg_cge_idx9_7_0_len 8\n#define\treg_cge_idx9_7_0_lsb 0\n#define xd_p_reg_cge_idx9_12_8\t0xA293\n#define\treg_cge_idx9_12_8_pos 0\n#define\treg_cge_idx9_12_8_len 5\n#define\treg_cge_idx9_12_8_lsb 8\n#define xd_p_reg_cge_idx10_7_0\t0xA294\n#define\treg_cge_idx10_7_0_pos 0\n#define\treg_cge_idx10_7_0_len 8\n#define\treg_cge_idx10_7_0_lsb 0\n#define xd_p_reg_cge_idx10_12_8\t0xA295\n#define\treg_cge_idx10_12_8_pos 0\n#define\treg_cge_idx10_12_8_len 5\n#define\treg_cge_idx10_12_8_lsb 8\n#define xd_p_reg_cge_idx11_7_0\t0xA296\n#define\treg_cge_idx11_7_0_pos 0\n#define\treg_cge_idx11_7_0_len 8\n#define\treg_cge_idx11_7_0_lsb 0\n#define xd_p_reg_cge_idx11_12_8\t0xA297\n#define\treg_cge_idx11_12_8_pos 0\n#define\treg_cge_idx11_12_8_len 5\n#define\treg_cge_idx11_12_8_lsb 8\n#define xd_p_reg_cge_idx12_7_0\t0xA298\n#define\treg_cge_idx12_7_0_pos 0\n#define\treg_cge_idx12_7_0_len 8\n#define\treg_cge_idx12_7_0_lsb 0\n#define xd_p_reg_cge_idx12_12_8\t0xA299\n#define\treg_cge_idx12_12_8_pos 0\n#define\treg_cge_idx12_12_8_len 5\n#define\treg_cge_idx12_12_8_lsb 8\n#define xd_p_reg_cge_idx13_7_0\t0xA29A\n#define\treg_cge_idx13_7_0_pos 0\n#define\treg_cge_idx13_7_0_len 8\n#define\treg_cge_idx13_7_0_lsb 0\n#define xd_p_reg_cge_idx13_12_8\t0xA29B\n#define\treg_cge_idx13_12_8_pos 0\n#define\treg_cge_idx13_12_8_len 5\n#define\treg_cge_idx13_12_8_lsb 8\n#define xd_p_reg_cge_idx14_7_0\t0xA29C\n#define\treg_cge_idx14_7_0_pos 0\n#define\treg_cge_idx14_7_0_len 8\n#define\treg_cge_idx14_7_0_lsb 0\n#define xd_p_reg_cge_idx14_12_8\t0xA29D\n#define\treg_cge_idx14_12_8_pos 0\n#define\treg_cge_idx14_12_8_len 5\n#define\treg_cge_idx14_12_8_lsb 8\n#define xd_p_reg_cge_idx15_7_0\t0xA29E\n#define\treg_cge_idx15_7_0_pos 0\n#define\treg_cge_idx15_7_0_len 8\n#define\treg_cge_idx15_7_0_lsb 0\n#define xd_p_reg_cge_idx15_12_8\t0xA29F\n#define\treg_cge_idx15_12_8_pos 0\n#define\treg_cge_idx15_12_8_len 5\n#define\treg_cge_idx15_12_8_lsb 8\n#define xd_r_reg_fft_crc\t0xA2A8\n#define\treg_fft_crc_pos 0\n#define\treg_fft_crc_len 8\n#define\treg_fft_crc_lsb 0\n#define xd_p_fd_fft_shift_max\t0xA2A9\n#define\tfd_fft_shift_max_pos 0\n#define\tfd_fft_shift_max_len 4\n#define\tfd_fft_shift_max_lsb 0\n#define xd_r_fd_fft_shift\t0xA2A9\n#define\tfd_fft_shift_pos 4\n#define\tfd_fft_shift_len 4\n#define\tfd_fft_shift_lsb 0\n#define xd_r_fd_fft_frame_num\t0xA2AA\n#define\tfd_fft_frame_num_pos 0\n#define\tfd_fft_frame_num_len 2\n#define\tfd_fft_frame_num_lsb 0\n#define xd_r_fd_fft_symbol_count\t0xA2AB\n#define\tfd_fft_symbol_count_pos 0\n#define\tfd_fft_symbol_count_len 7\n#define\tfd_fft_symbol_count_lsb 0\n#define xd_r_reg_fft_idx_max_7_0\t0xA2AC\n#define\treg_fft_idx_max_7_0_pos 0\n#define\treg_fft_idx_max_7_0_len 8\n#define\treg_fft_idx_max_7_0_lsb 0\n#define xd_r_reg_fft_idx_max_12_8\t0xA2AD\n#define\treg_fft_idx_max_12_8_pos 0\n#define\treg_fft_idx_max_12_8_len 5\n#define\treg_fft_idx_max_12_8_lsb 8\n#define xd_p_reg_cge_program\t0xA2AE\n#define\treg_cge_program_pos 0\n#define\treg_cge_program_len 1\n#define\treg_cge_program_lsb 0\n#define xd_p_reg_cge_fixed\t0xA2AE\n#define\treg_cge_fixed_pos 1\n#define\treg_cge_fixed_len 1\n#define\treg_cge_fixed_lsb 0\n#define xd_p_reg_fft_rotate_en\t0xA2AE\n#define\treg_fft_rotate_en_pos 2\n#define\treg_fft_rotate_en_len 1\n#define\treg_fft_rotate_en_lsb 0\n#define xd_p_reg_fft_rotate_base_4_0\t0xA2AE\n#define\treg_fft_rotate_base_4_0_pos 3\n#define\treg_fft_rotate_base_4_0_len 5\n#define\treg_fft_rotate_base_4_0_lsb 0\n#define xd_p_reg_fft_rotate_base_12_5\t0xA2AF\n#define\treg_fft_rotate_base_12_5_pos 0\n#define\treg_fft_rotate_base_12_5_len 8\n#define\treg_fft_rotate_base_12_5_lsb 5\n#define xd_p_reg_gp_trigger_fd\t0xA2B8\n#define\treg_gp_trigger_fd_pos 0\n#define\treg_gp_trigger_fd_len 1\n#define\treg_gp_trigger_fd_lsb 0\n#define xd_p_reg_trigger_sel_fd\t0xA2B8\n#define\treg_trigger_sel_fd_pos 1\n#define\treg_trigger_sel_fd_len 2\n#define\treg_trigger_sel_fd_lsb 0\n#define xd_p_reg_trigger_module_sel_fd\t0xA2B9\n#define\treg_trigger_module_sel_fd_pos 0\n#define\treg_trigger_module_sel_fd_len 6\n#define\treg_trigger_module_sel_fd_lsb 0\n#define xd_p_reg_trigger_set_sel_fd\t0xA2BA\n#define\treg_trigger_set_sel_fd_pos 0\n#define\treg_trigger_set_sel_fd_len 6\n#define\treg_trigger_set_sel_fd_lsb 0\n#define xd_p_reg_fd_noname_7_0\t0xA2BC\n#define\treg_fd_noname_7_0_pos 0\n#define\treg_fd_noname_7_0_len 8\n#define\treg_fd_noname_7_0_lsb 0\n#define xd_p_reg_fd_noname_15_8\t0xA2BD\n#define\treg_fd_noname_15_8_pos 0\n#define\treg_fd_noname_15_8_len 8\n#define\treg_fd_noname_15_8_lsb 8\n#define xd_p_reg_fd_noname_23_16\t0xA2BE\n#define\treg_fd_noname_23_16_pos 0\n#define\treg_fd_noname_23_16_len 8\n#define\treg_fd_noname_23_16_lsb 16\n#define xd_p_reg_fd_noname_31_24\t0xA2BF\n#define\treg_fd_noname_31_24_pos 0\n#define\treg_fd_noname_31_24_len 8\n#define\treg_fd_noname_31_24_lsb 24\n#define xd_r_fd_fpcc_cp_corr_signn\t0xA2C0\n#define\tfd_fpcc_cp_corr_signn_pos 0\n#define\tfd_fpcc_cp_corr_signn_len 8\n#define\tfd_fpcc_cp_corr_signn_lsb 0\n#define xd_p_reg_feq_s1\t0xA2C1\n#define\treg_feq_s1_pos 0\n#define\treg_feq_s1_len 5\n#define\treg_feq_s1_lsb 0\n#define xd_p_fd_fpcc_cp_corr_tone_th\t0xA2C2\n#define\tfd_fpcc_cp_corr_tone_th_pos 0\n#define\tfd_fpcc_cp_corr_tone_th_len 6\n#define\tfd_fpcc_cp_corr_tone_th_lsb 0\n#define xd_p_fd_fpcc_cp_corr_symbol_log_th\t0xA2C3\n#define\tfd_fpcc_cp_corr_symbol_log_th_pos 0\n#define\tfd_fpcc_cp_corr_symbol_log_th_len 4\n#define\tfd_fpcc_cp_corr_symbol_log_th_lsb 0\n#define xd_p_fd_fpcc_cp_corr_int\t0xA2C4\n#define\tfd_fpcc_cp_corr_int_pos 0\n#define\tfd_fpcc_cp_corr_int_len 1\n#define\tfd_fpcc_cp_corr_int_lsb 0\n#define xd_p_reg_sfoe_ns_7_0\t0xA320\n#define\treg_sfoe_ns_7_0_pos 0\n#define\treg_sfoe_ns_7_0_len 8\n#define\treg_sfoe_ns_7_0_lsb 0\n#define xd_p_reg_sfoe_ns_14_8\t0xA321\n#define\treg_sfoe_ns_14_8_pos 0\n#define\treg_sfoe_ns_14_8_len 7\n#define\treg_sfoe_ns_14_8_lsb 8\n#define xd_p_reg_sfoe_c1_7_0\t0xA322\n#define\treg_sfoe_c1_7_0_pos 0\n#define\treg_sfoe_c1_7_0_len 8\n#define\treg_sfoe_c1_7_0_lsb 0\n#define xd_p_reg_sfoe_c1_15_8\t0xA323\n#define\treg_sfoe_c1_15_8_pos 0\n#define\treg_sfoe_c1_15_8_len 8\n#define\treg_sfoe_c1_15_8_lsb 8\n#define xd_p_reg_sfoe_c1_17_16\t0xA324\n#define\treg_sfoe_c1_17_16_pos 0\n#define\treg_sfoe_c1_17_16_len 2\n#define\treg_sfoe_c1_17_16_lsb 16\n#define xd_p_reg_sfoe_c2_7_0\t0xA325\n#define\treg_sfoe_c2_7_0_pos 0\n#define\treg_sfoe_c2_7_0_len 8\n#define\treg_sfoe_c2_7_0_lsb 0\n#define xd_p_reg_sfoe_c2_15_8\t0xA326\n#define\treg_sfoe_c2_15_8_pos 0\n#define\treg_sfoe_c2_15_8_len 8\n#define\treg_sfoe_c2_15_8_lsb 8\n#define xd_p_reg_sfoe_c2_17_16\t0xA327\n#define\treg_sfoe_c2_17_16_pos 0\n#define\treg_sfoe_c2_17_16_len 2\n#define\treg_sfoe_c2_17_16_lsb 16\n#define xd_r_reg_sfoe_out_9_2\t0xA328\n#define\treg_sfoe_out_9_2_pos 0\n#define\treg_sfoe_out_9_2_len 8\n#define\treg_sfoe_out_9_2_lsb 0\n#define xd_r_reg_sfoe_out_1_0\t0xA329\n#define\treg_sfoe_out_1_0_pos 0\n#define\treg_sfoe_out_1_0_len 2\n#define\treg_sfoe_out_1_0_lsb 0\n#define xd_p_reg_sfoe_lm_counter_th\t0xA32A\n#define\treg_sfoe_lm_counter_th_pos 0\n#define\treg_sfoe_lm_counter_th_len 4\n#define\treg_sfoe_lm_counter_th_lsb 0\n#define xd_p_reg_sfoe_convg_th\t0xA32B\n#define\treg_sfoe_convg_th_pos 0\n#define\treg_sfoe_convg_th_len 8\n#define\treg_sfoe_convg_th_lsb 0\n#define xd_p_reg_sfoe_divg_th\t0xA32C\n#define\treg_sfoe_divg_th_pos 0\n#define\treg_sfoe_divg_th_len 8\n#define\treg_sfoe_divg_th_lsb 0\n#define xd_p_fd_tpsd_en\t0xA330\n#define\tfd_tpsd_en_pos 0\n#define\tfd_tpsd_en_len 1\n#define\tfd_tpsd_en_lsb 0\n#define xd_p_fd_tpsd_dis\t0xA330\n#define\tfd_tpsd_dis_pos 1\n#define\tfd_tpsd_dis_len 1\n#define\tfd_tpsd_dis_lsb 0\n#define xd_p_fd_tpsd_rst\t0xA330\n#define\tfd_tpsd_rst_pos 2\n#define\tfd_tpsd_rst_len 1\n#define\tfd_tpsd_rst_lsb 0\n#define xd_p_fd_tpsd_lock\t0xA330\n#define\tfd_tpsd_lock_pos 3\n#define\tfd_tpsd_lock_len 1\n#define\tfd_tpsd_lock_lsb 0\n#define xd_r_fd_tpsd_s19\t0xA330\n#define\tfd_tpsd_s19_pos 4\n#define\tfd_tpsd_s19_len 1\n#define\tfd_tpsd_s19_lsb 0\n#define xd_r_fd_tpsd_s17\t0xA330\n#define\tfd_tpsd_s17_pos 5\n#define\tfd_tpsd_s17_len 1\n#define\tfd_tpsd_s17_lsb 0\n#define xd_p_fd_sfr_ste_en\t0xA331\n#define\tfd_sfr_ste_en_pos 0\n#define\tfd_sfr_ste_en_len 1\n#define\tfd_sfr_ste_en_lsb 0\n#define xd_p_fd_sfr_ste_dis\t0xA331\n#define\tfd_sfr_ste_dis_pos 1\n#define\tfd_sfr_ste_dis_len 1\n#define\tfd_sfr_ste_dis_lsb 0\n#define xd_p_fd_sfr_ste_rst\t0xA331\n#define\tfd_sfr_ste_rst_pos 2\n#define\tfd_sfr_ste_rst_len 1\n#define\tfd_sfr_ste_rst_lsb 0\n#define xd_p_fd_sfr_ste_mode\t0xA331\n#define\tfd_sfr_ste_mode_pos 3\n#define\tfd_sfr_ste_mode_len 1\n#define\tfd_sfr_ste_mode_lsb 0\n#define xd_p_fd_sfr_ste_done\t0xA331\n#define\tfd_sfr_ste_done_pos 4\n#define\tfd_sfr_ste_done_len 1\n#define\tfd_sfr_ste_done_lsb 0\n#define xd_p_reg_cfoe_ffoe_en\t0xA332\n#define\treg_cfoe_ffoe_en_pos 0\n#define\treg_cfoe_ffoe_en_len 1\n#define\treg_cfoe_ffoe_en_lsb 0\n#define xd_p_reg_cfoe_ffoe_dis\t0xA332\n#define\treg_cfoe_ffoe_dis_pos 1\n#define\treg_cfoe_ffoe_dis_len 1\n#define\treg_cfoe_ffoe_dis_lsb 0\n#define xd_p_reg_cfoe_ffoe_rst\t0xA332\n#define\treg_cfoe_ffoe_rst_pos 2\n#define\treg_cfoe_ffoe_rst_len 1\n#define\treg_cfoe_ffoe_rst_lsb 0\n#define xd_p_reg_cfoe_ifoe_en\t0xA332\n#define\treg_cfoe_ifoe_en_pos 3\n#define\treg_cfoe_ifoe_en_len 1\n#define\treg_cfoe_ifoe_en_lsb 0\n#define xd_p_reg_cfoe_ifoe_dis\t0xA332\n#define\treg_cfoe_ifoe_dis_pos 4\n#define\treg_cfoe_ifoe_dis_len 1\n#define\treg_cfoe_ifoe_dis_lsb 0\n#define xd_p_reg_cfoe_ifoe_rst\t0xA332\n#define\treg_cfoe_ifoe_rst_pos 5\n#define\treg_cfoe_ifoe_rst_len 1\n#define\treg_cfoe_ifoe_rst_lsb 0\n#define xd_p_reg_cfoe_fot_en\t0xA332\n#define\treg_cfoe_fot_en_pos 6\n#define\treg_cfoe_fot_en_len 1\n#define\treg_cfoe_fot_en_lsb 0\n#define xd_p_reg_cfoe_fot_lm_en\t0xA332\n#define\treg_cfoe_fot_lm_en_pos 7\n#define\treg_cfoe_fot_lm_en_len 1\n#define\treg_cfoe_fot_lm_en_lsb 0\n#define xd_p_reg_cfoe_fot_rst\t0xA333\n#define\treg_cfoe_fot_rst_pos 0\n#define\treg_cfoe_fot_rst_len 1\n#define\treg_cfoe_fot_rst_lsb 0\n#define xd_r_fd_cfoe_ffoe_done\t0xA333\n#define\tfd_cfoe_ffoe_done_pos 1\n#define\tfd_cfoe_ffoe_done_len 1\n#define\tfd_cfoe_ffoe_done_lsb 0\n#define xd_p_fd_cfoe_metric_vld\t0xA333\n#define\tfd_cfoe_metric_vld_pos 2\n#define\tfd_cfoe_metric_vld_len 1\n#define\tfd_cfoe_metric_vld_lsb 0\n#define xd_p_reg_cfoe_ifod_vld\t0xA333\n#define\treg_cfoe_ifod_vld_pos 3\n#define\treg_cfoe_ifod_vld_len 1\n#define\treg_cfoe_ifod_vld_lsb 0\n#define xd_r_fd_cfoe_ifoe_done\t0xA333\n#define\tfd_cfoe_ifoe_done_pos 4\n#define\tfd_cfoe_ifoe_done_len 1\n#define\tfd_cfoe_ifoe_done_lsb 0\n#define xd_r_fd_cfoe_fot_valid\t0xA333\n#define\tfd_cfoe_fot_valid_pos 5\n#define\tfd_cfoe_fot_valid_len 1\n#define\tfd_cfoe_fot_valid_lsb 0\n#define xd_p_reg_cfoe_divg_int\t0xA333\n#define\treg_cfoe_divg_int_pos 6\n#define\treg_cfoe_divg_int_len 1\n#define\treg_cfoe_divg_int_lsb 0\n#define xd_r_reg_cfoe_divg_flag\t0xA333\n#define\treg_cfoe_divg_flag_pos 7\n#define\treg_cfoe_divg_flag_len 1\n#define\treg_cfoe_divg_flag_lsb 0\n#define xd_p_reg_sfoe_en\t0xA334\n#define\treg_sfoe_en_pos 0\n#define\treg_sfoe_en_len 1\n#define\treg_sfoe_en_lsb 0\n#define xd_p_reg_sfoe_dis\t0xA334\n#define\treg_sfoe_dis_pos 1\n#define\treg_sfoe_dis_len 1\n#define\treg_sfoe_dis_lsb 0\n#define xd_p_reg_sfoe_rst\t0xA334\n#define\treg_sfoe_rst_pos 2\n#define\treg_sfoe_rst_len 1\n#define\treg_sfoe_rst_lsb 0\n#define xd_p_reg_sfoe_vld_int\t0xA334\n#define\treg_sfoe_vld_int_pos 3\n#define\treg_sfoe_vld_int_len 1\n#define\treg_sfoe_vld_int_lsb 0\n#define xd_p_reg_sfoe_lm_en\t0xA334\n#define\treg_sfoe_lm_en_pos 4\n#define\treg_sfoe_lm_en_len 1\n#define\treg_sfoe_lm_en_lsb 0\n#define xd_p_reg_sfoe_divg_int\t0xA334\n#define\treg_sfoe_divg_int_pos 5\n#define\treg_sfoe_divg_int_len 1\n#define\treg_sfoe_divg_int_lsb 0\n#define xd_r_reg_sfoe_divg_flag\t0xA334\n#define\treg_sfoe_divg_flag_pos 6\n#define\treg_sfoe_divg_flag_len 1\n#define\treg_sfoe_divg_flag_lsb 0\n#define xd_p_reg_fft_rst\t0xA335\n#define\treg_fft_rst_pos 0\n#define\treg_fft_rst_len 1\n#define\treg_fft_rst_lsb 0\n#define xd_p_reg_fft_fast_beacon\t0xA335\n#define\treg_fft_fast_beacon_pos 1\n#define\treg_fft_fast_beacon_len 1\n#define\treg_fft_fast_beacon_lsb 0\n#define xd_p_reg_fft_fast_valid\t0xA335\n#define\treg_fft_fast_valid_pos 2\n#define\treg_fft_fast_valid_len 1\n#define\treg_fft_fast_valid_lsb 0\n#define xd_p_reg_fft_mask_en\t0xA335\n#define\treg_fft_mask_en_pos 3\n#define\treg_fft_mask_en_len 1\n#define\treg_fft_mask_en_lsb 0\n#define xd_p_reg_fft_crc_en\t0xA335\n#define\treg_fft_crc_en_pos 4\n#define\treg_fft_crc_en_len 1\n#define\treg_fft_crc_en_lsb 0\n#define xd_p_reg_finr_en\t0xA336\n#define\treg_finr_en_pos 0\n#define\treg_finr_en_len 1\n#define\treg_finr_en_lsb 0\n#define xd_p_fd_fste_en\t0xA337\n#define\tfd_fste_en_pos 1\n#define\tfd_fste_en_len 1\n#define\tfd_fste_en_lsb 0\n#define xd_p_fd_sqi_tps_level_shift\t0xA338\n#define\tfd_sqi_tps_level_shift_pos 0\n#define\tfd_sqi_tps_level_shift_len 8\n#define\tfd_sqi_tps_level_shift_lsb 0\n#define xd_p_fd_pilot_ma_len\t0xA339\n#define\tfd_pilot_ma_len_pos 0\n#define\tfd_pilot_ma_len_len 6\n#define\tfd_pilot_ma_len_lsb 0\n#define xd_p_fd_tps_ma_len\t0xA33A\n#define\tfd_tps_ma_len_pos 0\n#define\tfd_tps_ma_len_len 6\n#define\tfd_tps_ma_len_lsb 0\n#define xd_p_fd_sqi_s3\t0xA33B\n#define\tfd_sqi_s3_pos 0\n#define\tfd_sqi_s3_len 8\n#define\tfd_sqi_s3_lsb 0\n#define xd_p_fd_sqi_dummy_reg_0\t0xA33C\n#define\tfd_sqi_dummy_reg_0_pos 0\n#define\tfd_sqi_dummy_reg_0_len 1\n#define\tfd_sqi_dummy_reg_0_lsb 0\n#define xd_p_fd_sqi_debug_sel\t0xA33C\n#define\tfd_sqi_debug_sel_pos 1\n#define\tfd_sqi_debug_sel_len 2\n#define\tfd_sqi_debug_sel_lsb 0\n#define xd_p_fd_sqi_s2\t0xA33C\n#define\tfd_sqi_s2_pos 3\n#define\tfd_sqi_s2_len 5\n#define\tfd_sqi_s2_lsb 0\n#define xd_p_fd_sqi_dummy_reg_1\t0xA33D\n#define\tfd_sqi_dummy_reg_1_pos 0\n#define\tfd_sqi_dummy_reg_1_len 1\n#define\tfd_sqi_dummy_reg_1_lsb 0\n#define xd_p_fd_inr_ignore\t0xA33D\n#define\tfd_inr_ignore_pos 1\n#define\tfd_inr_ignore_len 1\n#define\tfd_inr_ignore_lsb 0\n#define xd_p_fd_pilot_ignore\t0xA33D\n#define\tfd_pilot_ignore_pos 2\n#define\tfd_pilot_ignore_len 1\n#define\tfd_pilot_ignore_lsb 0\n#define xd_p_fd_etps_ignore\t0xA33D\n#define\tfd_etps_ignore_pos 3\n#define\tfd_etps_ignore_len 1\n#define\tfd_etps_ignore_lsb 0\n#define xd_p_fd_sqi_s1\t0xA33D\n#define\tfd_sqi_s1_pos 4\n#define\tfd_sqi_s1_len 4\n#define\tfd_sqi_s1_lsb 0\n#define xd_p_reg_fste_ehw_7_0\t0xA33E\n#define\treg_fste_ehw_7_0_pos 0\n#define\treg_fste_ehw_7_0_len 8\n#define\treg_fste_ehw_7_0_lsb 0\n#define xd_p_reg_fste_ehw_9_8\t0xA33F\n#define\treg_fste_ehw_9_8_pos 0\n#define\treg_fste_ehw_9_8_len 2\n#define\treg_fste_ehw_9_8_lsb 8\n#define xd_p_reg_fste_i_adj_vld\t0xA33F\n#define\treg_fste_i_adj_vld_pos 2\n#define\treg_fste_i_adj_vld_len 1\n#define\treg_fste_i_adj_vld_lsb 0\n#define xd_p_reg_fste_phase_ini_7_0\t0xA340\n#define\treg_fste_phase_ini_7_0_pos 0\n#define\treg_fste_phase_ini_7_0_len 8\n#define\treg_fste_phase_ini_7_0_lsb 0\n#define xd_p_reg_fste_phase_ini_11_8\t0xA341\n#define\treg_fste_phase_ini_11_8_pos 0\n#define\treg_fste_phase_ini_11_8_len 4\n#define\treg_fste_phase_ini_11_8_lsb 8\n#define xd_p_reg_fste_phase_inc_3_0\t0xA341\n#define\treg_fste_phase_inc_3_0_pos 4\n#define\treg_fste_phase_inc_3_0_len 4\n#define\treg_fste_phase_inc_3_0_lsb 0\n#define xd_p_reg_fste_phase_inc_11_4\t0xA342\n#define\treg_fste_phase_inc_11_4_pos 0\n#define\treg_fste_phase_inc_11_4_len 8\n#define\treg_fste_phase_inc_11_4_lsb 4\n#define xd_p_reg_fste_acum_cost_cnt_max\t0xA343\n#define\treg_fste_acum_cost_cnt_max_pos 0\n#define\treg_fste_acum_cost_cnt_max_len 4\n#define\treg_fste_acum_cost_cnt_max_lsb 0\n#define xd_p_reg_fste_step_size_std\t0xA343\n#define\treg_fste_step_size_std_pos 4\n#define\treg_fste_step_size_std_len 4\n#define\treg_fste_step_size_std_lsb 0\n#define xd_p_reg_fste_step_size_max\t0xA344\n#define\treg_fste_step_size_max_pos 0\n#define\treg_fste_step_size_max_len 4\n#define\treg_fste_step_size_max_lsb 0\n#define xd_p_reg_fste_step_size_min\t0xA344\n#define\treg_fste_step_size_min_pos 4\n#define\treg_fste_step_size_min_len 4\n#define\treg_fste_step_size_min_lsb 0\n#define xd_p_reg_fste_frac_step_size_7_0\t0xA345\n#define\treg_fste_frac_step_size_7_0_pos 0\n#define\treg_fste_frac_step_size_7_0_len 8\n#define\treg_fste_frac_step_size_7_0_lsb 0\n#define xd_p_reg_fste_frac_step_size_15_8\t0xA346\n#define\treg_fste_frac_step_size_15_8_pos 0\n#define\treg_fste_frac_step_size_15_8_len 8\n#define\treg_fste_frac_step_size_15_8_lsb 8\n#define xd_p_reg_fste_frac_step_size_19_16\t0xA347\n#define\treg_fste_frac_step_size_19_16_pos 0\n#define\treg_fste_frac_step_size_19_16_len 4\n#define\treg_fste_frac_step_size_19_16_lsb 16\n#define xd_p_reg_fste_rpd_dir_cnt_max\t0xA347\n#define\treg_fste_rpd_dir_cnt_max_pos 4\n#define\treg_fste_rpd_dir_cnt_max_len 4\n#define\treg_fste_rpd_dir_cnt_max_lsb 0\n#define xd_p_reg_fste_ehs\t0xA348\n#define\treg_fste_ehs_pos 0\n#define\treg_fste_ehs_len 4\n#define\treg_fste_ehs_lsb 0\n#define xd_p_reg_fste_frac_cost_cnt_max_3_0\t0xA348\n#define\treg_fste_frac_cost_cnt_max_3_0_pos 4\n#define\treg_fste_frac_cost_cnt_max_3_0_len 4\n#define\treg_fste_frac_cost_cnt_max_3_0_lsb 0\n#define xd_p_reg_fste_frac_cost_cnt_max_9_4\t0xA349\n#define\treg_fste_frac_cost_cnt_max_9_4_pos 0\n#define\treg_fste_frac_cost_cnt_max_9_4_len 6\n#define\treg_fste_frac_cost_cnt_max_9_4_lsb 4\n#define xd_p_reg_fste_w0_7_0\t0xA34A\n#define\treg_fste_w0_7_0_pos 0\n#define\treg_fste_w0_7_0_len 8\n#define\treg_fste_w0_7_0_lsb 0\n#define xd_p_reg_fste_w0_11_8\t0xA34B\n#define\treg_fste_w0_11_8_pos 0\n#define\treg_fste_w0_11_8_len 4\n#define\treg_fste_w0_11_8_lsb 8\n#define xd_p_reg_fste_w1_3_0\t0xA34B\n#define\treg_fste_w1_3_0_pos 4\n#define\treg_fste_w1_3_0_len 4\n#define\treg_fste_w1_3_0_lsb 0\n#define xd_p_reg_fste_w1_11_4\t0xA34C\n#define\treg_fste_w1_11_4_pos 0\n#define\treg_fste_w1_11_4_len 8\n#define\treg_fste_w1_11_4_lsb 4\n#define xd_p_reg_fste_w2_7_0\t0xA34D\n#define\treg_fste_w2_7_0_pos 0\n#define\treg_fste_w2_7_0_len 8\n#define\treg_fste_w2_7_0_lsb 0\n#define xd_p_reg_fste_w2_11_8\t0xA34E\n#define\treg_fste_w2_11_8_pos 0\n#define\treg_fste_w2_11_8_len 4\n#define\treg_fste_w2_11_8_lsb 8\n#define xd_p_reg_fste_w3_3_0\t0xA34E\n#define\treg_fste_w3_3_0_pos 4\n#define\treg_fste_w3_3_0_len 4\n#define\treg_fste_w3_3_0_lsb 0\n#define xd_p_reg_fste_w3_11_4\t0xA34F\n#define\treg_fste_w3_11_4_pos 0\n#define\treg_fste_w3_11_4_len 8\n#define\treg_fste_w3_11_4_lsb 4\n#define xd_p_reg_fste_w4_7_0\t0xA350\n#define\treg_fste_w4_7_0_pos 0\n#define\treg_fste_w4_7_0_len 8\n#define\treg_fste_w4_7_0_lsb 0\n#define xd_p_reg_fste_w4_11_8\t0xA351\n#define\treg_fste_w4_11_8_pos 0\n#define\treg_fste_w4_11_8_len 4\n#define\treg_fste_w4_11_8_lsb 8\n#define xd_p_reg_fste_w5_3_0\t0xA351\n#define\treg_fste_w5_3_0_pos 4\n#define\treg_fste_w5_3_0_len 4\n#define\treg_fste_w5_3_0_lsb 0\n#define xd_p_reg_fste_w5_11_4\t0xA352\n#define\treg_fste_w5_11_4_pos 0\n#define\treg_fste_w5_11_4_len 8\n#define\treg_fste_w5_11_4_lsb 4\n#define xd_p_reg_fste_w6_7_0\t0xA353\n#define\treg_fste_w6_7_0_pos 0\n#define\treg_fste_w6_7_0_len 8\n#define\treg_fste_w6_7_0_lsb 0\n#define xd_p_reg_fste_w6_11_8\t0xA354\n#define\treg_fste_w6_11_8_pos 0\n#define\treg_fste_w6_11_8_len 4\n#define\treg_fste_w6_11_8_lsb 8\n#define xd_p_reg_fste_w7_3_0\t0xA354\n#define\treg_fste_w7_3_0_pos 4\n#define\treg_fste_w7_3_0_len 4\n#define\treg_fste_w7_3_0_lsb 0\n#define xd_p_reg_fste_w7_11_4\t0xA355\n#define\treg_fste_w7_11_4_pos 0\n#define\treg_fste_w7_11_4_len 8\n#define\treg_fste_w7_11_4_lsb 4\n#define xd_p_reg_fste_w8_7_0\t0xA356\n#define\treg_fste_w8_7_0_pos 0\n#define\treg_fste_w8_7_0_len 8\n#define\treg_fste_w8_7_0_lsb 0\n#define xd_p_reg_fste_w8_11_8\t0xA357\n#define\treg_fste_w8_11_8_pos 0\n#define\treg_fste_w8_11_8_len 4\n#define\treg_fste_w8_11_8_lsb 8\n#define xd_p_reg_fste_w9_3_0\t0xA357\n#define\treg_fste_w9_3_0_pos 4\n#define\treg_fste_w9_3_0_len 4\n#define\treg_fste_w9_3_0_lsb 0\n#define xd_p_reg_fste_w9_11_4\t0xA358\n#define\treg_fste_w9_11_4_pos 0\n#define\treg_fste_w9_11_4_len 8\n#define\treg_fste_w9_11_4_lsb 4\n#define xd_p_reg_fste_wa_7_0\t0xA359\n#define\treg_fste_wa_7_0_pos 0\n#define\treg_fste_wa_7_0_len 8\n#define\treg_fste_wa_7_0_lsb 0\n#define xd_p_reg_fste_wa_11_8\t0xA35A\n#define\treg_fste_wa_11_8_pos 0\n#define\treg_fste_wa_11_8_len 4\n#define\treg_fste_wa_11_8_lsb 8\n#define xd_p_reg_fste_wb_3_0\t0xA35A\n#define\treg_fste_wb_3_0_pos 4\n#define\treg_fste_wb_3_0_len 4\n#define\treg_fste_wb_3_0_lsb 0\n#define xd_p_reg_fste_wb_11_4\t0xA35B\n#define\treg_fste_wb_11_4_pos 0\n#define\treg_fste_wb_11_4_len 8\n#define\treg_fste_wb_11_4_lsb 4\n#define xd_r_fd_fste_i_adj\t0xA35C\n#define\tfd_fste_i_adj_pos 0\n#define\tfd_fste_i_adj_len 5\n#define\tfd_fste_i_adj_lsb 0\n#define xd_r_fd_fste_f_adj_7_0\t0xA35D\n#define\tfd_fste_f_adj_7_0_pos 0\n#define\tfd_fste_f_adj_7_0_len 8\n#define\tfd_fste_f_adj_7_0_lsb 0\n#define xd_r_fd_fste_f_adj_15_8\t0xA35E\n#define\tfd_fste_f_adj_15_8_pos 0\n#define\tfd_fste_f_adj_15_8_len 8\n#define\tfd_fste_f_adj_15_8_lsb 8\n#define xd_r_fd_fste_f_adj_19_16\t0xA35F\n#define\tfd_fste_f_adj_19_16_pos 0\n#define\tfd_fste_f_adj_19_16_len 4\n#define\tfd_fste_f_adj_19_16_lsb 16\n#define xd_p_reg_feq_Leak_Bypass\t0xA366\n#define\treg_feq_Leak_Bypass_pos 0\n#define\treg_feq_Leak_Bypass_len 1\n#define\treg_feq_Leak_Bypass_lsb 0\n#define xd_p_reg_feq_Leak_Mneg1\t0xA366\n#define\treg_feq_Leak_Mneg1_pos 1\n#define\treg_feq_Leak_Mneg1_len 3\n#define\treg_feq_Leak_Mneg1_lsb 0\n#define xd_p_reg_feq_Leak_B_ShiftQ\t0xA366\n#define\treg_feq_Leak_B_ShiftQ_pos 4\n#define\treg_feq_Leak_B_ShiftQ_len 4\n#define\treg_feq_Leak_B_ShiftQ_lsb 0\n#define xd_p_reg_feq_Leak_B_Float0\t0xA367\n#define\treg_feq_Leak_B_Float0_pos 0\n#define\treg_feq_Leak_B_Float0_len 8\n#define\treg_feq_Leak_B_Float0_lsb 0\n#define xd_p_reg_feq_Leak_B_Float1\t0xA368\n#define\treg_feq_Leak_B_Float1_pos 0\n#define\treg_feq_Leak_B_Float1_len 8\n#define\treg_feq_Leak_B_Float1_lsb 0\n#define xd_p_reg_feq_Leak_B_Float2\t0xA369\n#define\treg_feq_Leak_B_Float2_pos 0\n#define\treg_feq_Leak_B_Float2_len 8\n#define\treg_feq_Leak_B_Float2_lsb 0\n#define xd_p_reg_feq_Leak_B_Float3\t0xA36A\n#define\treg_feq_Leak_B_Float3_pos 0\n#define\treg_feq_Leak_B_Float3_len 8\n#define\treg_feq_Leak_B_Float3_lsb 0\n#define xd_p_reg_feq_Leak_B_Float4\t0xA36B\n#define\treg_feq_Leak_B_Float4_pos 0\n#define\treg_feq_Leak_B_Float4_len 8\n#define\treg_feq_Leak_B_Float4_lsb 0\n#define xd_p_reg_feq_Leak_B_Float5\t0xA36C\n#define\treg_feq_Leak_B_Float5_pos 0\n#define\treg_feq_Leak_B_Float5_len 8\n#define\treg_feq_Leak_B_Float5_lsb 0\n#define xd_p_reg_feq_Leak_B_Float6\t0xA36D\n#define\treg_feq_Leak_B_Float6_pos 0\n#define\treg_feq_Leak_B_Float6_len 8\n#define\treg_feq_Leak_B_Float6_lsb 0\n#define xd_p_reg_feq_Leak_B_Float7\t0xA36E\n#define\treg_feq_Leak_B_Float7_pos 0\n#define\treg_feq_Leak_B_Float7_len 8\n#define\treg_feq_Leak_B_Float7_lsb 0\n#define xd_r_reg_feq_data_h2_7_0\t0xA36F\n#define\treg_feq_data_h2_7_0_pos 0\n#define\treg_feq_data_h2_7_0_len 8\n#define\treg_feq_data_h2_7_0_lsb 0\n#define xd_r_reg_feq_data_h2_9_8\t0xA370\n#define\treg_feq_data_h2_9_8_pos 0\n#define\treg_feq_data_h2_9_8_len 2\n#define\treg_feq_data_h2_9_8_lsb 8\n#define xd_p_reg_feq_leak_use_slice_tps\t0xA371\n#define\treg_feq_leak_use_slice_tps_pos 0\n#define\treg_feq_leak_use_slice_tps_len 1\n#define\treg_feq_leak_use_slice_tps_lsb 0\n#define xd_p_reg_feq_read_update\t0xA371\n#define\treg_feq_read_update_pos 1\n#define\treg_feq_read_update_len 1\n#define\treg_feq_read_update_lsb 0\n#define xd_p_reg_feq_data_vld\t0xA371\n#define\treg_feq_data_vld_pos 2\n#define\treg_feq_data_vld_len 1\n#define\treg_feq_data_vld_lsb 0\n#define xd_p_reg_feq_tone_idx_4_0\t0xA371\n#define\treg_feq_tone_idx_4_0_pos 3\n#define\treg_feq_tone_idx_4_0_len 5\n#define\treg_feq_tone_idx_4_0_lsb 0\n#define xd_p_reg_feq_tone_idx_12_5\t0xA372\n#define\treg_feq_tone_idx_12_5_pos 0\n#define\treg_feq_tone_idx_12_5_len 8\n#define\treg_feq_tone_idx_12_5_lsb 5\n#define xd_r_reg_feq_data_re_7_0\t0xA373\n#define\treg_feq_data_re_7_0_pos 0\n#define\treg_feq_data_re_7_0_len 8\n#define\treg_feq_data_re_7_0_lsb 0\n#define xd_r_reg_feq_data_re_10_8\t0xA374\n#define\treg_feq_data_re_10_8_pos 0\n#define\treg_feq_data_re_10_8_len 3\n#define\treg_feq_data_re_10_8_lsb 8\n#define xd_r_reg_feq_data_im_7_0\t0xA375\n#define\treg_feq_data_im_7_0_pos 0\n#define\treg_feq_data_im_7_0_len 8\n#define\treg_feq_data_im_7_0_lsb 0\n#define xd_r_reg_feq_data_im_10_8\t0xA376\n#define\treg_feq_data_im_10_8_pos 0\n#define\treg_feq_data_im_10_8_len 3\n#define\treg_feq_data_im_10_8_lsb 8\n#define xd_r_reg_feq_y_re\t0xA377\n#define\treg_feq_y_re_pos 0\n#define\treg_feq_y_re_len 8\n#define\treg_feq_y_re_lsb 0\n#define xd_r_reg_feq_y_im\t0xA378\n#define\treg_feq_y_im_pos 0\n#define\treg_feq_y_im_len 8\n#define\treg_feq_y_im_lsb 0\n#define xd_r_reg_feq_h_re_7_0\t0xA379\n#define\treg_feq_h_re_7_0_pos 0\n#define\treg_feq_h_re_7_0_len 8\n#define\treg_feq_h_re_7_0_lsb 0\n#define xd_r_reg_feq_h_re_8\t0xA37A\n#define\treg_feq_h_re_8_pos 0\n#define\treg_feq_h_re_8_len 1\n#define\treg_feq_h_re_8_lsb 0\n#define xd_r_reg_feq_h_im_7_0\t0xA37B\n#define\treg_feq_h_im_7_0_pos 0\n#define\treg_feq_h_im_7_0_len 8\n#define\treg_feq_h_im_7_0_lsb 0\n#define xd_r_reg_feq_h_im_8\t0xA37C\n#define\treg_feq_h_im_8_pos 0\n#define\treg_feq_h_im_8_len 1\n#define\treg_feq_h_im_8_lsb 0\n#define xd_p_fec_super_frm_unit_7_0\t0xA380\n#define\tfec_super_frm_unit_7_0_pos 0\n#define\tfec_super_frm_unit_7_0_len 8\n#define\tfec_super_frm_unit_7_0_lsb 0\n#define xd_p_fec_super_frm_unit_15_8\t0xA381\n#define\tfec_super_frm_unit_15_8_pos 0\n#define\tfec_super_frm_unit_15_8_len 8\n#define\tfec_super_frm_unit_15_8_lsb 8\n#define xd_r_fec_vtb_err_bit_cnt_7_0\t0xA382\n#define\tfec_vtb_err_bit_cnt_7_0_pos 0\n#define\tfec_vtb_err_bit_cnt_7_0_len 8\n#define\tfec_vtb_err_bit_cnt_7_0_lsb 0\n#define xd_r_fec_vtb_err_bit_cnt_15_8\t0xA383\n#define\tfec_vtb_err_bit_cnt_15_8_pos 0\n#define\tfec_vtb_err_bit_cnt_15_8_len 8\n#define\tfec_vtb_err_bit_cnt_15_8_lsb 8\n#define xd_r_fec_vtb_err_bit_cnt_23_16\t0xA384\n#define\tfec_vtb_err_bit_cnt_23_16_pos 0\n#define\tfec_vtb_err_bit_cnt_23_16_len 8\n#define\tfec_vtb_err_bit_cnt_23_16_lsb 16\n#define xd_p_fec_rsd_packet_unit_7_0\t0xA385\n#define\tfec_rsd_packet_unit_7_0_pos 0\n#define\tfec_rsd_packet_unit_7_0_len 8\n#define\tfec_rsd_packet_unit_7_0_lsb 0\n#define xd_p_fec_rsd_packet_unit_15_8\t0xA386\n#define\tfec_rsd_packet_unit_15_8_pos 0\n#define\tfec_rsd_packet_unit_15_8_len 8\n#define\tfec_rsd_packet_unit_15_8_lsb 8\n#define xd_r_fec_rsd_bit_err_cnt_7_0\t0xA387\n#define\tfec_rsd_bit_err_cnt_7_0_pos 0\n#define\tfec_rsd_bit_err_cnt_7_0_len 8\n#define\tfec_rsd_bit_err_cnt_7_0_lsb 0\n#define xd_r_fec_rsd_bit_err_cnt_15_8\t0xA388\n#define\tfec_rsd_bit_err_cnt_15_8_pos 0\n#define\tfec_rsd_bit_err_cnt_15_8_len 8\n#define\tfec_rsd_bit_err_cnt_15_8_lsb 8\n#define xd_r_fec_rsd_bit_err_cnt_23_16\t0xA389\n#define\tfec_rsd_bit_err_cnt_23_16_pos 0\n#define\tfec_rsd_bit_err_cnt_23_16_len 8\n#define\tfec_rsd_bit_err_cnt_23_16_lsb 16\n#define xd_r_fec_rsd_abort_packet_cnt_7_0\t0xA38A\n#define\tfec_rsd_abort_packet_cnt_7_0_pos 0\n#define\tfec_rsd_abort_packet_cnt_7_0_len 8\n#define\tfec_rsd_abort_packet_cnt_7_0_lsb 0\n#define xd_r_fec_rsd_abort_packet_cnt_15_8\t0xA38B\n#define\tfec_rsd_abort_packet_cnt_15_8_pos 0\n#define\tfec_rsd_abort_packet_cnt_15_8_len 8\n#define\tfec_rsd_abort_packet_cnt_15_8_lsb 8\n#define xd_p_fec_RSD_PKT_NUM_PER_UNIT_7_0\t0xA38C\n#define\tfec_RSD_PKT_NUM_PER_UNIT_7_0_pos 0\n#define\tfec_RSD_PKT_NUM_PER_UNIT_7_0_len 8\n#define\tfec_RSD_PKT_NUM_PER_UNIT_7_0_lsb 0\n#define xd_p_fec_RSD_PKT_NUM_PER_UNIT_15_8\t0xA38D\n#define\tfec_RSD_PKT_NUM_PER_UNIT_15_8_pos 0\n#define\tfec_RSD_PKT_NUM_PER_UNIT_15_8_len 8\n#define\tfec_RSD_PKT_NUM_PER_UNIT_15_8_lsb 8\n#define xd_p_fec_RS_TH_1_7_0\t0xA38E\n#define\tfec_RS_TH_1_7_0_pos 0\n#define\tfec_RS_TH_1_7_0_len 8\n#define\tfec_RS_TH_1_7_0_lsb 0\n#define xd_p_fec_RS_TH_1_15_8\t0xA38F\n#define\tfec_RS_TH_1_15_8_pos 0\n#define\tfec_RS_TH_1_15_8_len 8\n#define\tfec_RS_TH_1_15_8_lsb 8\n#define xd_p_fec_RS_TH_2\t0xA390\n#define\tfec_RS_TH_2_pos 0\n#define\tfec_RS_TH_2_len 8\n#define\tfec_RS_TH_2_lsb 0\n#define xd_p_fec_mon_en\t0xA391\n#define\tfec_mon_en_pos 0\n#define\tfec_mon_en_len 1\n#define\tfec_mon_en_lsb 0\n#define xd_p_reg_b8to47\t0xA391\n#define\treg_b8to47_pos 1\n#define\treg_b8to47_len 1\n#define\treg_b8to47_lsb 0\n#define xd_p_reg_rsd_sync_rep\t0xA391\n#define\treg_rsd_sync_rep_pos 2\n#define\treg_rsd_sync_rep_len 1\n#define\treg_rsd_sync_rep_lsb 0\n#define xd_p_fec_rsd_retrain_rst\t0xA391\n#define\tfec_rsd_retrain_rst_pos 3\n#define\tfec_rsd_retrain_rst_len 1\n#define\tfec_rsd_retrain_rst_lsb 0\n#define xd_r_fec_rsd_ber_rdy\t0xA391\n#define\tfec_rsd_ber_rdy_pos 4\n#define\tfec_rsd_ber_rdy_len 1\n#define\tfec_rsd_ber_rdy_lsb 0\n#define xd_p_fec_rsd_ber_rst\t0xA391\n#define\tfec_rsd_ber_rst_pos 5\n#define\tfec_rsd_ber_rst_len 1\n#define\tfec_rsd_ber_rst_lsb 0\n#define xd_r_fec_vtb_ber_rdy\t0xA391\n#define\tfec_vtb_ber_rdy_pos 6\n#define\tfec_vtb_ber_rdy_len 1\n#define\tfec_vtb_ber_rdy_lsb 0\n#define xd_p_fec_vtb_ber_rst\t0xA391\n#define\tfec_vtb_ber_rst_pos 7\n#define\tfec_vtb_ber_rst_len 1\n#define\tfec_vtb_ber_rst_lsb 0\n#define xd_p_reg_vtb_clk40en\t0xA392\n#define\treg_vtb_clk40en_pos 0\n#define\treg_vtb_clk40en_len 1\n#define\treg_vtb_clk40en_lsb 0\n#define xd_p_fec_vtb_rsd_mon_en\t0xA392\n#define\tfec_vtb_rsd_mon_en_pos 1\n#define\tfec_vtb_rsd_mon_en_len 1\n#define\tfec_vtb_rsd_mon_en_lsb 0\n#define xd_p_reg_fec_data_en\t0xA392\n#define\treg_fec_data_en_pos 2\n#define\treg_fec_data_en_len 1\n#define\treg_fec_data_en_lsb 0\n#define xd_p_fec_dummy_reg_2\t0xA392\n#define\tfec_dummy_reg_2_pos 3\n#define\tfec_dummy_reg_2_len 3\n#define\tfec_dummy_reg_2_lsb 0\n#define xd_p_reg_sync_chk\t0xA392\n#define\treg_sync_chk_pos 6\n#define\treg_sync_chk_len 1\n#define\treg_sync_chk_lsb 0\n#define xd_p_fec_rsd_bypass\t0xA392\n#define\tfec_rsd_bypass_pos 7\n#define\tfec_rsd_bypass_len 1\n#define\tfec_rsd_bypass_lsb 0\n#define xd_p_fec_sw_rst\t0xA393\n#define\tfec_sw_rst_pos 0\n#define\tfec_sw_rst_len 1\n#define\tfec_sw_rst_lsb 0\n#define xd_r_fec_vtb_pm_crc\t0xA394\n#define\tfec_vtb_pm_crc_pos 0\n#define\tfec_vtb_pm_crc_len 8\n#define\tfec_vtb_pm_crc_lsb 0\n#define xd_r_fec_vtb_tb_7_crc\t0xA395\n#define\tfec_vtb_tb_7_crc_pos 0\n#define\tfec_vtb_tb_7_crc_len 8\n#define\tfec_vtb_tb_7_crc_lsb 0\n#define xd_r_fec_vtb_tb_6_crc\t0xA396\n#define\tfec_vtb_tb_6_crc_pos 0\n#define\tfec_vtb_tb_6_crc_len 8\n#define\tfec_vtb_tb_6_crc_lsb 0\n#define xd_r_fec_vtb_tb_5_crc\t0xA397\n#define\tfec_vtb_tb_5_crc_pos 0\n#define\tfec_vtb_tb_5_crc_len 8\n#define\tfec_vtb_tb_5_crc_lsb 0\n#define xd_r_fec_vtb_tb_4_crc\t0xA398\n#define\tfec_vtb_tb_4_crc_pos 0\n#define\tfec_vtb_tb_4_crc_len 8\n#define\tfec_vtb_tb_4_crc_lsb 0\n#define xd_r_fec_vtb_tb_3_crc\t0xA399\n#define\tfec_vtb_tb_3_crc_pos 0\n#define\tfec_vtb_tb_3_crc_len 8\n#define\tfec_vtb_tb_3_crc_lsb 0\n#define xd_r_fec_vtb_tb_2_crc\t0xA39A\n#define\tfec_vtb_tb_2_crc_pos 0\n#define\tfec_vtb_tb_2_crc_len 8\n#define\tfec_vtb_tb_2_crc_lsb 0\n#define xd_r_fec_vtb_tb_1_crc\t0xA39B\n#define\tfec_vtb_tb_1_crc_pos 0\n#define\tfec_vtb_tb_1_crc_len 8\n#define\tfec_vtb_tb_1_crc_lsb 0\n#define xd_r_fec_vtb_tb_0_crc\t0xA39C\n#define\tfec_vtb_tb_0_crc_pos 0\n#define\tfec_vtb_tb_0_crc_len 8\n#define\tfec_vtb_tb_0_crc_lsb 0\n#define xd_r_fec_rsd_bank0_crc\t0xA39D\n#define\tfec_rsd_bank0_crc_pos 0\n#define\tfec_rsd_bank0_crc_len 8\n#define\tfec_rsd_bank0_crc_lsb 0\n#define xd_r_fec_rsd_bank1_crc\t0xA39E\n#define\tfec_rsd_bank1_crc_pos 0\n#define\tfec_rsd_bank1_crc_len 8\n#define\tfec_rsd_bank1_crc_lsb 0\n#define xd_r_fec_idi_vtb_crc\t0xA39F\n#define\tfec_idi_vtb_crc_pos 0\n#define\tfec_idi_vtb_crc_len 8\n#define\tfec_idi_vtb_crc_lsb 0\n#define xd_g_reg_tpsd_txmod\t0xA3C0\n#define\treg_tpsd_txmod_pos 0\n#define\treg_tpsd_txmod_len 2\n#define\treg_tpsd_txmod_lsb 0\n#define xd_g_reg_tpsd_gi\t0xA3C0\n#define\treg_tpsd_gi_pos 2\n#define\treg_tpsd_gi_len 2\n#define\treg_tpsd_gi_lsb 0\n#define xd_g_reg_tpsd_hier\t0xA3C0\n#define\treg_tpsd_hier_pos 4\n#define\treg_tpsd_hier_len 3\n#define\treg_tpsd_hier_lsb 0\n#define xd_g_reg_bw\t0xA3C1\n#define\treg_bw_pos 2\n#define\treg_bw_len 2\n#define\treg_bw_lsb 0\n#define xd_g_reg_dec_pri\t0xA3C1\n#define\treg_dec_pri_pos 4\n#define\treg_dec_pri_len 1\n#define\treg_dec_pri_lsb 0\n#define xd_g_reg_tpsd_const\t0xA3C1\n#define\treg_tpsd_const_pos 6\n#define\treg_tpsd_const_len 2\n#define\treg_tpsd_const_lsb 0\n#define xd_g_reg_tpsd_hpcr\t0xA3C2\n#define\treg_tpsd_hpcr_pos 0\n#define\treg_tpsd_hpcr_len 3\n#define\treg_tpsd_hpcr_lsb 0\n#define xd_g_reg_tpsd_lpcr\t0xA3C2\n#define\treg_tpsd_lpcr_pos 3\n#define\treg_tpsd_lpcr_len 3\n#define\treg_tpsd_lpcr_lsb 0\n#define xd_g_reg_ofsm_clk\t0xA3D0\n#define\treg_ofsm_clk_pos 0\n#define\treg_ofsm_clk_len 3\n#define\treg_ofsm_clk_lsb 0\n#define xd_g_reg_fclk_cfg\t0xA3D1\n#define\treg_fclk_cfg_pos 0\n#define\treg_fclk_cfg_len 1\n#define\treg_fclk_cfg_lsb 0\n#define xd_g_reg_fclk_idi\t0xA3D1\n#define\treg_fclk_idi_pos 1\n#define\treg_fclk_idi_len 1\n#define\treg_fclk_idi_lsb 0\n#define xd_g_reg_fclk_odi\t0xA3D1\n#define\treg_fclk_odi_pos 2\n#define\treg_fclk_odi_len 1\n#define\treg_fclk_odi_lsb 0\n#define xd_g_reg_fclk_rsd\t0xA3D1\n#define\treg_fclk_rsd_pos 3\n#define\treg_fclk_rsd_len 1\n#define\treg_fclk_rsd_lsb 0\n#define xd_g_reg_fclk_vtb\t0xA3D1\n#define\treg_fclk_vtb_pos 4\n#define\treg_fclk_vtb_len 1\n#define\treg_fclk_vtb_lsb 0\n#define xd_g_reg_fclk_cste\t0xA3D1\n#define\treg_fclk_cste_pos 5\n#define\treg_fclk_cste_len 1\n#define\treg_fclk_cste_lsb 0\n#define xd_g_reg_fclk_mp2if\t0xA3D1\n#define\treg_fclk_mp2if_pos 6\n#define\treg_fclk_mp2if_len 1\n#define\treg_fclk_mp2if_lsb 0\n#define xd_I2C_i2c_m_slave_addr\t0xA400\n#define\ti2c_m_slave_addr_pos 0\n#define\ti2c_m_slave_addr_len 8\n#define\ti2c_m_slave_addr_lsb 0\n#define xd_I2C_i2c_m_data1\t0xA401\n#define\ti2c_m_data1_pos 0\n#define\ti2c_m_data1_len 8\n#define\ti2c_m_data1_lsb 0\n#define xd_I2C_i2c_m_data2\t0xA402\n#define\ti2c_m_data2_pos 0\n#define\ti2c_m_data2_len 8\n#define\ti2c_m_data2_lsb 0\n#define xd_I2C_i2c_m_data3\t0xA403\n#define\ti2c_m_data3_pos 0\n#define\ti2c_m_data3_len 8\n#define\ti2c_m_data3_lsb 0\n#define xd_I2C_i2c_m_data4\t0xA404\n#define\ti2c_m_data4_pos 0\n#define\ti2c_m_data4_len 8\n#define\ti2c_m_data4_lsb 0\n#define xd_I2C_i2c_m_data5\t0xA405\n#define\ti2c_m_data5_pos 0\n#define\ti2c_m_data5_len 8\n#define\ti2c_m_data5_lsb 0\n#define xd_I2C_i2c_m_data6\t0xA406\n#define\ti2c_m_data6_pos 0\n#define\ti2c_m_data6_len 8\n#define\ti2c_m_data6_lsb 0\n#define xd_I2C_i2c_m_data7\t0xA407\n#define\ti2c_m_data7_pos 0\n#define\ti2c_m_data7_len 8\n#define\ti2c_m_data7_lsb 0\n#define xd_I2C_i2c_m_data8\t0xA408\n#define\ti2c_m_data8_pos 0\n#define\ti2c_m_data8_len 8\n#define\ti2c_m_data8_lsb 0\n#define xd_I2C_i2c_m_data9\t0xA409\n#define\ti2c_m_data9_pos 0\n#define\ti2c_m_data9_len 8\n#define\ti2c_m_data9_lsb 0\n#define xd_I2C_i2c_m_data10\t0xA40A\n#define\ti2c_m_data10_pos 0\n#define\ti2c_m_data10_len 8\n#define\ti2c_m_data10_lsb 0\n#define xd_I2C_i2c_m_data11\t0xA40B\n#define\ti2c_m_data11_pos 0\n#define\ti2c_m_data11_len 8\n#define\ti2c_m_data11_lsb 0\n#define xd_I2C_i2c_m_cmd_rw\t0xA40C\n#define\ti2c_m_cmd_rw_pos 0\n#define\ti2c_m_cmd_rw_len 1\n#define\ti2c_m_cmd_rw_lsb 0\n#define xd_I2C_i2c_m_cmd_rwlen\t0xA40C\n#define\ti2c_m_cmd_rwlen_pos 3\n#define\ti2c_m_cmd_rwlen_len 4\n#define\ti2c_m_cmd_rwlen_lsb 0\n#define xd_I2C_i2c_m_status_cmd_exe\t0xA40D\n#define\ti2c_m_status_cmd_exe_pos 0\n#define\ti2c_m_status_cmd_exe_len 1\n#define\ti2c_m_status_cmd_exe_lsb 0\n#define xd_I2C_i2c_m_status_wdat_done\t0xA40D\n#define\ti2c_m_status_wdat_done_pos 1\n#define\ti2c_m_status_wdat_done_len 1\n#define\ti2c_m_status_wdat_done_lsb 0\n#define xd_I2C_i2c_m_status_wdat_fail\t0xA40D\n#define\ti2c_m_status_wdat_fail_pos 2\n#define\ti2c_m_status_wdat_fail_len 1\n#define\ti2c_m_status_wdat_fail_lsb 0\n#define xd_I2C_i2c_m_period\t0xA40E\n#define\ti2c_m_period_pos 0\n#define\ti2c_m_period_len 8\n#define\ti2c_m_period_lsb 0\n#define xd_I2C_i2c_m_reg_msb_lsb\t0xA40F\n#define\ti2c_m_reg_msb_lsb_pos 0\n#define\ti2c_m_reg_msb_lsb_len 1\n#define\ti2c_m_reg_msb_lsb_lsb 0\n#define xd_I2C_reg_ofdm_rst\t0xA40F\n#define\treg_ofdm_rst_pos 1\n#define\treg_ofdm_rst_len 1\n#define\treg_ofdm_rst_lsb 0\n#define xd_I2C_reg_sample_period_on_tuner\t0xA40F\n#define\treg_sample_period_on_tuner_pos 2\n#define\treg_sample_period_on_tuner_len 1\n#define\treg_sample_period_on_tuner_lsb 0\n#define xd_I2C_reg_rst_i2c\t0xA40F\n#define\treg_rst_i2c_pos 3\n#define\treg_rst_i2c_len 1\n#define\treg_rst_i2c_lsb 0\n#define xd_I2C_reg_ofdm_rst_en\t0xA40F\n#define\treg_ofdm_rst_en_pos 4\n#define\treg_ofdm_rst_en_len 1\n#define\treg_ofdm_rst_en_lsb 0\n#define xd_I2C_reg_tuner_sda_sync_on\t0xA40F\n#define\treg_tuner_sda_sync_on_pos 5\n#define\treg_tuner_sda_sync_on_len 1\n#define\treg_tuner_sda_sync_on_lsb 0\n#define xd_p_mp2if_data_access_disable_ofsm\t0xA500\n#define\tmp2if_data_access_disable_ofsm_pos 0\n#define\tmp2if_data_access_disable_ofsm_len 1\n#define\tmp2if_data_access_disable_ofsm_lsb 0\n#define xd_p_reg_mp2_sw_rst_ofsm\t0xA500\n#define\treg_mp2_sw_rst_ofsm_pos 1\n#define\treg_mp2_sw_rst_ofsm_len 1\n#define\treg_mp2_sw_rst_ofsm_lsb 0\n#define xd_p_reg_mp2if_clk_en_ofsm\t0xA500\n#define\treg_mp2if_clk_en_ofsm_pos 2\n#define\treg_mp2if_clk_en_ofsm_len 1\n#define\treg_mp2if_clk_en_ofsm_lsb 0\n#define xd_r_mp2if_sync_byte_locked\t0xA500\n#define\tmp2if_sync_byte_locked_pos 3\n#define\tmp2if_sync_byte_locked_len 1\n#define\tmp2if_sync_byte_locked_lsb 0\n#define xd_r_mp2if_ts_not_188\t0xA500\n#define\tmp2if_ts_not_188_pos 4\n#define\tmp2if_ts_not_188_len 1\n#define\tmp2if_ts_not_188_lsb 0\n#define xd_r_mp2if_psb_empty\t0xA500\n#define\tmp2if_psb_empty_pos 5\n#define\tmp2if_psb_empty_len 1\n#define\tmp2if_psb_empty_lsb 0\n#define xd_r_mp2if_psb_overflow\t0xA500\n#define\tmp2if_psb_overflow_pos 6\n#define\tmp2if_psb_overflow_len 1\n#define\tmp2if_psb_overflow_lsb 0\n#define xd_p_mp2if_keep_sf_sync_byte_ofsm\t0xA500\n#define\tmp2if_keep_sf_sync_byte_ofsm_pos 7\n#define\tmp2if_keep_sf_sync_byte_ofsm_len 1\n#define\tmp2if_keep_sf_sync_byte_ofsm_lsb 0\n#define xd_r_mp2if_psb_mp2if_num_pkt\t0xA501\n#define\tmp2if_psb_mp2if_num_pkt_pos 0\n#define\tmp2if_psb_mp2if_num_pkt_len 6\n#define\tmp2if_psb_mp2if_num_pkt_lsb 0\n#define xd_p_reg_mpeg_full_speed_ofsm\t0xA501\n#define\treg_mpeg_full_speed_ofsm_pos 6\n#define\treg_mpeg_full_speed_ofsm_len 1\n#define\treg_mpeg_full_speed_ofsm_lsb 0\n#define xd_p_mp2if_mpeg_ser_mode_ofsm\t0xA501\n#define\tmp2if_mpeg_ser_mode_ofsm_pos 7\n#define\tmp2if_mpeg_ser_mode_ofsm_len 1\n#define\tmp2if_mpeg_ser_mode_ofsm_lsb 0\n#define xd_p_reg_sw_mon51\t0xA600\n#define\treg_sw_mon51_pos 0\n#define\treg_sw_mon51_len 8\n#define\treg_sw_mon51_lsb 0\n#define xd_p_reg_top_pcsel\t0xA601\n#define\treg_top_pcsel_pos 0\n#define\treg_top_pcsel_len 1\n#define\treg_top_pcsel_lsb 0\n#define xd_p_reg_top_rs232\t0xA601\n#define\treg_top_rs232_pos 1\n#define\treg_top_rs232_len 1\n#define\treg_top_rs232_lsb 0\n#define xd_p_reg_top_pcout\t0xA601\n#define\treg_top_pcout_pos 2\n#define\treg_top_pcout_len 1\n#define\treg_top_pcout_lsb 0\n#define xd_p_reg_top_debug\t0xA601\n#define\treg_top_debug_pos 3\n#define\treg_top_debug_len 1\n#define\treg_top_debug_lsb 0\n#define xd_p_reg_top_adcdly\t0xA601\n#define\treg_top_adcdly_pos 4\n#define\treg_top_adcdly_len 2\n#define\treg_top_adcdly_lsb 0\n#define xd_p_reg_top_pwrdw\t0xA601\n#define\treg_top_pwrdw_pos 6\n#define\treg_top_pwrdw_len 1\n#define\treg_top_pwrdw_lsb 0\n#define xd_p_reg_top_pwrdw_inv\t0xA601\n#define\treg_top_pwrdw_inv_pos 7\n#define\treg_top_pwrdw_inv_len 1\n#define\treg_top_pwrdw_inv_lsb 0\n#define xd_p_reg_top_int_inv\t0xA602\n#define\treg_top_int_inv_pos 0\n#define\treg_top_int_inv_len 1\n#define\treg_top_int_inv_lsb 0\n#define xd_p_reg_top_dio_sel\t0xA602\n#define\treg_top_dio_sel_pos 1\n#define\treg_top_dio_sel_len 1\n#define\treg_top_dio_sel_lsb 0\n#define xd_p_reg_top_gpioon0\t0xA603\n#define\treg_top_gpioon0_pos 0\n#define\treg_top_gpioon0_len 1\n#define\treg_top_gpioon0_lsb 0\n#define xd_p_reg_top_gpioon1\t0xA603\n#define\treg_top_gpioon1_pos 1\n#define\treg_top_gpioon1_len 1\n#define\treg_top_gpioon1_lsb 0\n#define xd_p_reg_top_gpioon2\t0xA603\n#define\treg_top_gpioon2_pos 2\n#define\treg_top_gpioon2_len 1\n#define\treg_top_gpioon2_lsb 0\n#define xd_p_reg_top_gpioon3\t0xA603\n#define\treg_top_gpioon3_pos 3\n#define\treg_top_gpioon3_len 1\n#define\treg_top_gpioon3_lsb 0\n#define xd_p_reg_top_lockon1\t0xA603\n#define\treg_top_lockon1_pos 4\n#define\treg_top_lockon1_len 1\n#define\treg_top_lockon1_lsb 0\n#define xd_p_reg_top_lockon2\t0xA603\n#define\treg_top_lockon2_pos 5\n#define\treg_top_lockon2_len 1\n#define\treg_top_lockon2_lsb 0\n#define xd_p_reg_top_gpioo0\t0xA604\n#define\treg_top_gpioo0_pos 0\n#define\treg_top_gpioo0_len 1\n#define\treg_top_gpioo0_lsb 0\n#define xd_p_reg_top_gpioo1\t0xA604\n#define\treg_top_gpioo1_pos 1\n#define\treg_top_gpioo1_len 1\n#define\treg_top_gpioo1_lsb 0\n#define xd_p_reg_top_gpioo2\t0xA604\n#define\treg_top_gpioo2_pos 2\n#define\treg_top_gpioo2_len 1\n#define\treg_top_gpioo2_lsb 0\n#define xd_p_reg_top_gpioo3\t0xA604\n#define\treg_top_gpioo3_pos 3\n#define\treg_top_gpioo3_len 1\n#define\treg_top_gpioo3_lsb 0\n#define xd_p_reg_top_lock1\t0xA604\n#define\treg_top_lock1_pos 4\n#define\treg_top_lock1_len 1\n#define\treg_top_lock1_lsb 0\n#define xd_p_reg_top_lock2\t0xA604\n#define\treg_top_lock2_pos 5\n#define\treg_top_lock2_len 1\n#define\treg_top_lock2_lsb 0\n#define xd_p_reg_top_gpioen0\t0xA605\n#define\treg_top_gpioen0_pos 0\n#define\treg_top_gpioen0_len 1\n#define\treg_top_gpioen0_lsb 0\n#define xd_p_reg_top_gpioen1\t0xA605\n#define\treg_top_gpioen1_pos 1\n#define\treg_top_gpioen1_len 1\n#define\treg_top_gpioen1_lsb 0\n#define xd_p_reg_top_gpioen2\t0xA605\n#define\treg_top_gpioen2_pos 2\n#define\treg_top_gpioen2_len 1\n#define\treg_top_gpioen2_lsb 0\n#define xd_p_reg_top_gpioen3\t0xA605\n#define\treg_top_gpioen3_pos 3\n#define\treg_top_gpioen3_len 1\n#define\treg_top_gpioen3_lsb 0\n#define xd_p_reg_top_locken1\t0xA605\n#define\treg_top_locken1_pos 4\n#define\treg_top_locken1_len 1\n#define\treg_top_locken1_lsb 0\n#define xd_p_reg_top_locken2\t0xA605\n#define\treg_top_locken2_pos 5\n#define\treg_top_locken2_len 1\n#define\treg_top_locken2_lsb 0\n#define xd_r_reg_top_gpioi0\t0xA606\n#define\treg_top_gpioi0_pos 0\n#define\treg_top_gpioi0_len 1\n#define\treg_top_gpioi0_lsb 0\n#define xd_r_reg_top_gpioi1\t0xA606\n#define\treg_top_gpioi1_pos 1\n#define\treg_top_gpioi1_len 1\n#define\treg_top_gpioi1_lsb 0\n#define xd_r_reg_top_gpioi2\t0xA606\n#define\treg_top_gpioi2_pos 2\n#define\treg_top_gpioi2_len 1\n#define\treg_top_gpioi2_lsb 0\n#define xd_r_reg_top_gpioi3\t0xA606\n#define\treg_top_gpioi3_pos 3\n#define\treg_top_gpioi3_len 1\n#define\treg_top_gpioi3_lsb 0\n#define xd_r_reg_top_locki1\t0xA606\n#define\treg_top_locki1_pos 4\n#define\treg_top_locki1_len 1\n#define\treg_top_locki1_lsb 0\n#define xd_r_reg_top_locki2\t0xA606\n#define\treg_top_locki2_pos 5\n#define\treg_top_locki2_len 1\n#define\treg_top_locki2_lsb 0\n#define xd_p_reg_dummy_7_0\t0xA608\n#define\treg_dummy_7_0_pos 0\n#define\treg_dummy_7_0_len 8\n#define\treg_dummy_7_0_lsb 0\n#define xd_p_reg_dummy_15_8\t0xA609\n#define\treg_dummy_15_8_pos 0\n#define\treg_dummy_15_8_len 8\n#define\treg_dummy_15_8_lsb 8\n#define xd_p_reg_dummy_23_16\t0xA60A\n#define\treg_dummy_23_16_pos 0\n#define\treg_dummy_23_16_len 8\n#define\treg_dummy_23_16_lsb 16\n#define xd_p_reg_dummy_31_24\t0xA60B\n#define\treg_dummy_31_24_pos 0\n#define\treg_dummy_31_24_len 8\n#define\treg_dummy_31_24_lsb 24\n#define xd_p_reg_dummy_39_32\t0xA60C\n#define\treg_dummy_39_32_pos 0\n#define\treg_dummy_39_32_len 8\n#define\treg_dummy_39_32_lsb 32\n#define xd_p_reg_dummy_47_40\t0xA60D\n#define\treg_dummy_47_40_pos 0\n#define\treg_dummy_47_40_len 8\n#define\treg_dummy_47_40_lsb 40\n#define xd_p_reg_dummy_55_48\t0xA60E\n#define\treg_dummy_55_48_pos 0\n#define\treg_dummy_55_48_len 8\n#define\treg_dummy_55_48_lsb 48\n#define xd_p_reg_dummy_63_56\t0xA60F\n#define\treg_dummy_63_56_pos 0\n#define\treg_dummy_63_56_len 8\n#define\treg_dummy_63_56_lsb 56\n#define xd_p_reg_dummy_71_64\t0xA610\n#define\treg_dummy_71_64_pos 0\n#define\treg_dummy_71_64_len 8\n#define\treg_dummy_71_64_lsb 64\n#define xd_p_reg_dummy_79_72\t0xA611\n#define\treg_dummy_79_72_pos 0\n#define\treg_dummy_79_72_len 8\n#define\treg_dummy_79_72_lsb 72\n#define xd_p_reg_dummy_87_80\t0xA612\n#define\treg_dummy_87_80_pos 0\n#define\treg_dummy_87_80_len 8\n#define\treg_dummy_87_80_lsb 80\n#define xd_p_reg_dummy_95_88\t0xA613\n#define\treg_dummy_95_88_pos 0\n#define\treg_dummy_95_88_len 8\n#define\treg_dummy_95_88_lsb 88\n#define xd_p_reg_dummy_103_96\t0xA614\n#define\treg_dummy_103_96_pos 0\n#define\treg_dummy_103_96_len 8\n#define\treg_dummy_103_96_lsb 96\n\n#define xd_p_reg_unplug_flag\t0xA615\n#define\treg_unplug_flag_pos 0\n#define\treg_unplug_flag_len 1\n#define\treg_unplug_flag_lsb 104\n\n#define xd_p_reg_api_dca_stes_request   0xA615\n#define reg_api_dca_stes_request_pos 1\n#define reg_api_dca_stes_request_len 1\n#define reg_api_dca_stes_request_lsb 0\n\n#define xd_p_reg_back_to_dca_flag\t0xA615\n#define\treg_back_to_dca_flag_pos 2\n#define\treg_back_to_dca_flag_len 1\n#define\treg_back_to_dca_flag_lsb 106\n\n#define xd_p_reg_api_retrain_request    0xA615\n#define reg_api_retrain_request_pos 3\n#define reg_api_retrain_request_len 1\n#define reg_api_retrain_request_lsb 0\n\n#define xd_p_reg_Dyn_Top_Try_flag\t0xA615\n#define\treg_Dyn_Top_Try_flag_pos 3\n#define\treg_Dyn_Top_Try_flag_len 1\n#define\treg_Dyn_Top_Try_flag_lsb 107\n\n#define xd_p_reg_API_retrain_freeze_flag\t0xA615\n#define\treg_API_retrain_freeze_flag_pos 4\n#define\treg_API_retrain_freeze_flag_len 1\n#define\treg_API_retrain_freeze_flag_lsb 108\n\n#define xd_p_reg_dummy_111_104\t0xA615\n#define\treg_dummy_111_104_pos 0\n#define\treg_dummy_111_104_len 8\n#define\treg_dummy_111_104_lsb 104\n#define xd_p_reg_dummy_119_112\t0xA616\n#define\treg_dummy_119_112_pos 0\n#define\treg_dummy_119_112_len 8\n#define\treg_dummy_119_112_lsb 112\n#define xd_p_reg_dummy_127_120\t0xA617\n#define\treg_dummy_127_120_pos 0\n#define\treg_dummy_127_120_len 8\n#define\treg_dummy_127_120_lsb 120\n#define xd_p_reg_dummy_135_128\t0xA618\n#define\treg_dummy_135_128_pos 0\n#define\treg_dummy_135_128_len 8\n#define\treg_dummy_135_128_lsb 128\n\n#define xd_p_reg_dummy_143_136\t0xA619\n#define\treg_dummy_143_136_pos 0\n#define\treg_dummy_143_136_len 8\n#define\treg_dummy_143_136_lsb 136\n\n#define xd_p_reg_CCIR_dis\t0xA619\n#define\treg_CCIR_dis_pos 0\n#define\treg_CCIR_dis_len 1\n#define\treg_CCIR_dis_lsb 0\n\n#define xd_p_reg_dummy_151_144\t0xA61A\n#define\treg_dummy_151_144_pos 0\n#define\treg_dummy_151_144_len 8\n#define\treg_dummy_151_144_lsb 144\n\n#define xd_p_reg_dummy_159_152\t0xA61B\n#define\treg_dummy_159_152_pos 0\n#define\treg_dummy_159_152_len 8\n#define\treg_dummy_159_152_lsb 152\n\n#define xd_p_reg_dummy_167_160\t0xA61C\n#define\treg_dummy_167_160_pos 0\n#define\treg_dummy_167_160_len 8\n#define\treg_dummy_167_160_lsb 160\n\n#define xd_p_reg_dummy_175_168\t0xA61D\n#define\treg_dummy_175_168_pos 0\n#define\treg_dummy_175_168_len 8\n#define\treg_dummy_175_168_lsb 168\n\n#define xd_p_reg_dummy_183_176\t0xA61E\n#define\treg_dummy_183_176_pos 0\n#define\treg_dummy_183_176_len 8\n#define\treg_dummy_183_176_lsb 176\n\n#define xd_p_reg_ofsm_read_rbc_en  0xA61E\n#define reg_ofsm_read_rbc_en_pos 2\n#define reg_ofsm_read_rbc_en_len 1\n#define reg_ofsm_read_rbc_en_lsb 0\n\n#define xd_p_reg_ce_filter_selection_dis  0xA61E\n#define reg_ce_filter_selection_dis_pos 1\n#define reg_ce_filter_selection_dis_len 1\n#define reg_ce_filter_selection_dis_lsb 0\n\n#define xd_p_reg_OFSM_version_control_7_0  0xA611\n#define reg_OFSM_version_control_7_0_pos 0\n#define reg_OFSM_version_control_7_0_len 8\n#define reg_OFSM_version_control_7_0_lsb 0\n\n#define xd_p_reg_OFSM_version_control_15_8  0xA61F\n#define reg_OFSM_version_control_15_8_pos 0\n#define reg_OFSM_version_control_15_8_len 8\n#define reg_OFSM_version_control_15_8_lsb 0\n\n#define xd_p_reg_OFSM_version_control_23_16  0xA620\n#define reg_OFSM_version_control_23_16_pos 0\n#define reg_OFSM_version_control_23_16_len 8\n#define reg_OFSM_version_control_23_16_lsb 0\n\n#define xd_p_reg_dummy_191_184\t0xA61F\n#define\treg_dummy_191_184_pos 0\n#define\treg_dummy_191_184_len 8\n#define\treg_dummy_191_184_lsb 184\n\n#define xd_p_reg_dummy_199_192\t0xA620\n#define\treg_dummy_199_192_pos 0\n#define\treg_dummy_199_192_len 8\n#define\treg_dummy_199_192_lsb 192\n\n#define xd_p_reg_ce_en\t0xABC0\n#define\treg_ce_en_pos 0\n#define\treg_ce_en_len 1\n#define\treg_ce_en_lsb 0\n#define xd_p_reg_ce_fctrl_en\t0xABC0\n#define\treg_ce_fctrl_en_pos 1\n#define\treg_ce_fctrl_en_len 1\n#define\treg_ce_fctrl_en_lsb 0\n#define xd_p_reg_ce_fste_tdi\t0xABC0\n#define\treg_ce_fste_tdi_pos 2\n#define\treg_ce_fste_tdi_len 1\n#define\treg_ce_fste_tdi_lsb 0\n#define xd_p_reg_ce_dynamic\t0xABC0\n#define\treg_ce_dynamic_pos 3\n#define\treg_ce_dynamic_len 1\n#define\treg_ce_dynamic_lsb 0\n#define xd_p_reg_ce_conf\t0xABC0\n#define\treg_ce_conf_pos 4\n#define\treg_ce_conf_len 2\n#define\treg_ce_conf_lsb 0\n#define xd_p_reg_ce_dyn12\t0xABC0\n#define\treg_ce_dyn12_pos 6\n#define\treg_ce_dyn12_len 1\n#define\treg_ce_dyn12_lsb 0\n#define xd_p_reg_ce_derot_en\t0xABC0\n#define\treg_ce_derot_en_pos 7\n#define\treg_ce_derot_en_len 1\n#define\treg_ce_derot_en_lsb 0\n#define xd_p_reg_ce_dynamic_th_7_0\t0xABC1\n#define\treg_ce_dynamic_th_7_0_pos 0\n#define\treg_ce_dynamic_th_7_0_len 8\n#define\treg_ce_dynamic_th_7_0_lsb 0\n#define xd_p_reg_ce_dynamic_th_15_8\t0xABC2\n#define\treg_ce_dynamic_th_15_8_pos 0\n#define\treg_ce_dynamic_th_15_8_len 8\n#define\treg_ce_dynamic_th_15_8_lsb 8\n#define xd_p_reg_ce_s1\t0xABC3\n#define\treg_ce_s1_pos 0\n#define\treg_ce_s1_len 5\n#define\treg_ce_s1_lsb 0\n#define xd_p_reg_ce_var_forced_value\t0xABC3\n#define\treg_ce_var_forced_value_pos 5\n#define\treg_ce_var_forced_value_len 3\n#define\treg_ce_var_forced_value_lsb 0\n#define xd_p_reg_ce_data_im_7_0\t0xABC4\n#define\treg_ce_data_im_7_0_pos 0\n#define\treg_ce_data_im_7_0_len 8\n#define\treg_ce_data_im_7_0_lsb 0\n#define xd_p_reg_ce_data_im_8\t0xABC5\n#define\treg_ce_data_im_8_pos 0\n#define\treg_ce_data_im_8_len 1\n#define\treg_ce_data_im_8_lsb 0\n#define xd_p_reg_ce_data_re_6_0\t0xABC5\n#define\treg_ce_data_re_6_0_pos 1\n#define\treg_ce_data_re_6_0_len 7\n#define\treg_ce_data_re_6_0_lsb 0\n#define xd_p_reg_ce_data_re_8_7\t0xABC6\n#define\treg_ce_data_re_8_7_pos 0\n#define\treg_ce_data_re_8_7_len 2\n#define\treg_ce_data_re_8_7_lsb 7\n#define xd_p_reg_ce_tone_5_0\t0xABC6\n#define\treg_ce_tone_5_0_pos 2\n#define\treg_ce_tone_5_0_len 6\n#define\treg_ce_tone_5_0_lsb 0\n#define xd_p_reg_ce_tone_12_6\t0xABC7\n#define\treg_ce_tone_12_6_pos 0\n#define\treg_ce_tone_12_6_len 7\n#define\treg_ce_tone_12_6_lsb 6\n#define xd_p_reg_ce_centroid_drift_th\t0xABC8\n#define\treg_ce_centroid_drift_th_pos 0\n#define\treg_ce_centroid_drift_th_len 8\n#define\treg_ce_centroid_drift_th_lsb 0\n#define xd_p_reg_ce_centroid_count_max\t0xABC9\n#define\treg_ce_centroid_count_max_pos 0\n#define\treg_ce_centroid_count_max_len 4\n#define\treg_ce_centroid_count_max_lsb 0\n#define xd_p_reg_ce_centroid_bias_inc_7_0\t0xABCA\n#define\treg_ce_centroid_bias_inc_7_0_pos 0\n#define\treg_ce_centroid_bias_inc_7_0_len 8\n#define\treg_ce_centroid_bias_inc_7_0_lsb 0\n#define xd_p_reg_ce_centroid_bias_inc_8\t0xABCB\n#define\treg_ce_centroid_bias_inc_8_pos 0\n#define\treg_ce_centroid_bias_inc_8_len 1\n#define\treg_ce_centroid_bias_inc_8_lsb 0\n#define xd_p_reg_ce_var_th0_7_0\t0xABCC\n#define\treg_ce_var_th0_7_0_pos 0\n#define\treg_ce_var_th0_7_0_len 8\n#define\treg_ce_var_th0_7_0_lsb 0\n#define xd_p_reg_ce_var_th0_15_8\t0xABCD\n#define\treg_ce_var_th0_15_8_pos 0\n#define\treg_ce_var_th0_15_8_len 8\n#define\treg_ce_var_th0_15_8_lsb 8\n#define xd_p_reg_ce_var_th1_7_0\t0xABCE\n#define\treg_ce_var_th1_7_0_pos 0\n#define\treg_ce_var_th1_7_0_len 8\n#define\treg_ce_var_th1_7_0_lsb 0\n#define xd_p_reg_ce_var_th1_15_8\t0xABCF\n#define\treg_ce_var_th1_15_8_pos 0\n#define\treg_ce_var_th1_15_8_len 8\n#define\treg_ce_var_th1_15_8_lsb 8\n#define xd_p_reg_ce_var_th2_7_0\t0xABD0\n#define\treg_ce_var_th2_7_0_pos 0\n#define\treg_ce_var_th2_7_0_len 8\n#define\treg_ce_var_th2_7_0_lsb 0\n#define xd_p_reg_ce_var_th2_15_8\t0xABD1\n#define\treg_ce_var_th2_15_8_pos 0\n#define\treg_ce_var_th2_15_8_len 8\n#define\treg_ce_var_th2_15_8_lsb 8\n#define xd_p_reg_ce_var_th3_7_0\t0xABD2\n#define\treg_ce_var_th3_7_0_pos 0\n#define\treg_ce_var_th3_7_0_len 8\n#define\treg_ce_var_th3_7_0_lsb 0\n#define xd_p_reg_ce_var_th3_15_8\t0xABD3\n#define\treg_ce_var_th3_15_8_pos 0\n#define\treg_ce_var_th3_15_8_len 8\n#define\treg_ce_var_th3_15_8_lsb 8\n#define xd_p_reg_ce_var_th4_7_0\t0xABD4\n#define\treg_ce_var_th4_7_0_pos 0\n#define\treg_ce_var_th4_7_0_len 8\n#define\treg_ce_var_th4_7_0_lsb 0\n#define xd_p_reg_ce_var_th4_15_8\t0xABD5\n#define\treg_ce_var_th4_15_8_pos 0\n#define\treg_ce_var_th4_15_8_len 8\n#define\treg_ce_var_th4_15_8_lsb 8\n#define xd_p_reg_ce_var_th5_7_0\t0xABD6\n#define\treg_ce_var_th5_7_0_pos 0\n#define\treg_ce_var_th5_7_0_len 8\n#define\treg_ce_var_th5_7_0_lsb 0\n#define xd_p_reg_ce_var_th5_15_8\t0xABD7\n#define\treg_ce_var_th5_15_8_pos 0\n#define\treg_ce_var_th5_15_8_len 8\n#define\treg_ce_var_th5_15_8_lsb 8\n#define xd_p_reg_ce_var_th6_7_0\t0xABD8\n#define\treg_ce_var_th6_7_0_pos 0\n#define\treg_ce_var_th6_7_0_len 8\n#define\treg_ce_var_th6_7_0_lsb 0\n#define xd_p_reg_ce_var_th6_15_8\t0xABD9\n#define\treg_ce_var_th6_15_8_pos 0\n#define\treg_ce_var_th6_15_8_len 8\n#define\treg_ce_var_th6_15_8_lsb 8\n#define xd_p_reg_ce_fctrl_reset\t0xABDA\n#define\treg_ce_fctrl_reset_pos 0\n#define\treg_ce_fctrl_reset_len 1\n#define\treg_ce_fctrl_reset_lsb 0\n#define xd_p_reg_ce_cent_auto_clr_en\t0xABDA\n#define\treg_ce_cent_auto_clr_en_pos 1\n#define\treg_ce_cent_auto_clr_en_len 1\n#define\treg_ce_cent_auto_clr_en_lsb 0\n#define xd_p_reg_ce_fctrl_auto_reset_en\t0xABDA\n#define\treg_ce_fctrl_auto_reset_en_pos 2\n#define\treg_ce_fctrl_auto_reset_en_len 1\n#define\treg_ce_fctrl_auto_reset_en_lsb 0\n#define xd_p_reg_ce_var_forced_en\t0xABDA\n#define\treg_ce_var_forced_en_pos 3\n#define\treg_ce_var_forced_en_len 1\n#define\treg_ce_var_forced_en_lsb 0\n#define xd_p_reg_ce_cent_forced_en\t0xABDA\n#define\treg_ce_cent_forced_en_pos 4\n#define\treg_ce_cent_forced_en_len 1\n#define\treg_ce_cent_forced_en_lsb 0\n#define xd_p_reg_ce_var_max\t0xABDA\n#define\treg_ce_var_max_pos 5\n#define\treg_ce_var_max_len 3\n#define\treg_ce_var_max_lsb 0\n#define xd_p_reg_ce_cent_forced_value_7_0\t0xABDB\n#define\treg_ce_cent_forced_value_7_0_pos 0\n#define\treg_ce_cent_forced_value_7_0_len 8\n#define\treg_ce_cent_forced_value_7_0_lsb 0\n#define xd_p_reg_ce_cent_forced_value_11_8\t0xABDC\n#define\treg_ce_cent_forced_value_11_8_pos 0\n#define\treg_ce_cent_forced_value_11_8_len 4\n#define\treg_ce_cent_forced_value_11_8_lsb 8\n#define xd_p_reg_ce_fctrl_rd\t0xABDD\n#define\treg_ce_fctrl_rd_pos 0\n#define\treg_ce_fctrl_rd_len 1\n#define\treg_ce_fctrl_rd_lsb 0\n#define xd_p_reg_ce_centroid_max_6_0\t0xABDD\n#define\treg_ce_centroid_max_6_0_pos 1\n#define\treg_ce_centroid_max_6_0_len 7\n#define\treg_ce_centroid_max_6_0_lsb 0\n#define xd_p_reg_ce_centroid_max_11_7\t0xABDE\n#define\treg_ce_centroid_max_11_7_pos 0\n#define\treg_ce_centroid_max_11_7_len 5\n#define\treg_ce_centroid_max_11_7_lsb 7\n#define xd_p_reg_ce_var\t0xABDF\n#define\treg_ce_var_pos 0\n#define\treg_ce_var_len 3\n#define\treg_ce_var_lsb 0\n#define xd_p_reg_ce_fctrl_rdy\t0xABDF\n#define\treg_ce_fctrl_rdy_pos 3\n#define\treg_ce_fctrl_rdy_len 1\n#define\treg_ce_fctrl_rdy_lsb 0\n#define xd_p_reg_ce_centroid_out_3_0\t0xABDF\n#define\treg_ce_centroid_out_3_0_pos 4\n#define\treg_ce_centroid_out_3_0_len 4\n#define\treg_ce_centroid_out_3_0_lsb 0\n#define xd_p_reg_ce_centroid_out_11_4\t0xABE0\n#define\treg_ce_centroid_out_11_4_pos 0\n#define\treg_ce_centroid_out_11_4_len 8\n#define\treg_ce_centroid_out_11_4_lsb 4\n#define xd_p_reg_ce_bias_7_0\t0xABE1\n#define\treg_ce_bias_7_0_pos 0\n#define\treg_ce_bias_7_0_len 8\n#define\treg_ce_bias_7_0_lsb 0\n#define xd_p_reg_ce_bias_11_8\t0xABE2\n#define\treg_ce_bias_11_8_pos 0\n#define\treg_ce_bias_11_8_len 4\n#define\treg_ce_bias_11_8_lsb 8\n#define xd_p_reg_ce_m1_3_0\t0xABE2\n#define\treg_ce_m1_3_0_pos 4\n#define\treg_ce_m1_3_0_len 4\n#define\treg_ce_m1_3_0_lsb 0\n#define xd_p_reg_ce_m1_11_4\t0xABE3\n#define\treg_ce_m1_11_4_pos 0\n#define\treg_ce_m1_11_4_len 8\n#define\treg_ce_m1_11_4_lsb 4\n#define xd_p_reg_ce_rh0_7_0\t0xABE4\n#define\treg_ce_rh0_7_0_pos 0\n#define\treg_ce_rh0_7_0_len 8\n#define\treg_ce_rh0_7_0_lsb 0\n#define xd_p_reg_ce_rh0_15_8\t0xABE5\n#define\treg_ce_rh0_15_8_pos 0\n#define\treg_ce_rh0_15_8_len 8\n#define\treg_ce_rh0_15_8_lsb 8\n#define xd_p_reg_ce_rh0_23_16\t0xABE6\n#define\treg_ce_rh0_23_16_pos 0\n#define\treg_ce_rh0_23_16_len 8\n#define\treg_ce_rh0_23_16_lsb 16\n#define xd_p_reg_ce_rh0_31_24\t0xABE7\n#define\treg_ce_rh0_31_24_pos 0\n#define\treg_ce_rh0_31_24_len 8\n#define\treg_ce_rh0_31_24_lsb 24\n#define xd_p_reg_ce_rh3_real_7_0\t0xABE8\n#define\treg_ce_rh3_real_7_0_pos 0\n#define\treg_ce_rh3_real_7_0_len 8\n#define\treg_ce_rh3_real_7_0_lsb 0\n#define xd_p_reg_ce_rh3_real_15_8\t0xABE9\n#define\treg_ce_rh3_real_15_8_pos 0\n#define\treg_ce_rh3_real_15_8_len 8\n#define\treg_ce_rh3_real_15_8_lsb 8\n#define xd_p_reg_ce_rh3_real_23_16\t0xABEA\n#define\treg_ce_rh3_real_23_16_pos 0\n#define\treg_ce_rh3_real_23_16_len 8\n#define\treg_ce_rh3_real_23_16_lsb 16\n#define xd_p_reg_ce_rh3_real_31_24\t0xABEB\n#define\treg_ce_rh3_real_31_24_pos 0\n#define\treg_ce_rh3_real_31_24_len 8\n#define\treg_ce_rh3_real_31_24_lsb 24\n#define xd_p_reg_ce_rh3_imag_7_0\t0xABEC\n#define\treg_ce_rh3_imag_7_0_pos 0\n#define\treg_ce_rh3_imag_7_0_len 8\n#define\treg_ce_rh3_imag_7_0_lsb 0\n#define xd_p_reg_ce_rh3_imag_15_8\t0xABED\n#define\treg_ce_rh3_imag_15_8_pos 0\n#define\treg_ce_rh3_imag_15_8_len 8\n#define\treg_ce_rh3_imag_15_8_lsb 8\n#define xd_p_reg_ce_rh3_imag_23_16\t0xABEE\n#define\treg_ce_rh3_imag_23_16_pos 0\n#define\treg_ce_rh3_imag_23_16_len 8\n#define\treg_ce_rh3_imag_23_16_lsb 16\n#define xd_p_reg_ce_rh3_imag_31_24\t0xABEF\n#define\treg_ce_rh3_imag_31_24_pos 0\n#define\treg_ce_rh3_imag_31_24_len 8\n#define\treg_ce_rh3_imag_31_24_lsb 24\n#define xd_p_reg_feq_fix_eh2_7_0\t0xABF0\n#define\treg_feq_fix_eh2_7_0_pos 0\n#define\treg_feq_fix_eh2_7_0_len 8\n#define\treg_feq_fix_eh2_7_0_lsb 0\n#define xd_p_reg_feq_fix_eh2_15_8\t0xABF1\n#define\treg_feq_fix_eh2_15_8_pos 0\n#define\treg_feq_fix_eh2_15_8_len 8\n#define\treg_feq_fix_eh2_15_8_lsb 8\n#define xd_p_reg_feq_fix_eh2_23_16\t0xABF2\n#define\treg_feq_fix_eh2_23_16_pos 0\n#define\treg_feq_fix_eh2_23_16_len 8\n#define\treg_feq_fix_eh2_23_16_lsb 16\n#define xd_p_reg_feq_fix_eh2_31_24\t0xABF3\n#define\treg_feq_fix_eh2_31_24_pos 0\n#define\treg_feq_fix_eh2_31_24_len 8\n#define\treg_feq_fix_eh2_31_24_lsb 24\n#define xd_p_reg_ce_m2_central_7_0\t0xABF4\n#define\treg_ce_m2_central_7_0_pos 0\n#define\treg_ce_m2_central_7_0_len 8\n#define\treg_ce_m2_central_7_0_lsb 0\n#define xd_p_reg_ce_m2_central_15_8\t0xABF5\n#define\treg_ce_m2_central_15_8_pos 0\n#define\treg_ce_m2_central_15_8_len 8\n#define\treg_ce_m2_central_15_8_lsb 8\n#define xd_p_reg_ce_fftshift\t0xABF6\n#define\treg_ce_fftshift_pos 0\n#define\treg_ce_fftshift_len 4\n#define\treg_ce_fftshift_lsb 0\n#define xd_p_reg_ce_fftshift1\t0xABF6\n#define\treg_ce_fftshift1_pos 4\n#define\treg_ce_fftshift1_len 4\n#define\treg_ce_fftshift1_lsb 0\n#define xd_p_reg_ce_fftshift2\t0xABF7\n#define\treg_ce_fftshift2_pos 0\n#define\treg_ce_fftshift2_len 4\n#define\treg_ce_fftshift2_lsb 0\n#define xd_p_reg_ce_top_mobile\t0xABF7\n#define\treg_ce_top_mobile_pos 4\n#define\treg_ce_top_mobile_len 1\n#define\treg_ce_top_mobile_lsb 0\n#define xd_p_reg_strong_sginal_detected 0xA2BC\n#define reg_strong_sginal_detected_pos 2\n#define reg_strong_sginal_detected_len 1\n#define reg_strong_sginal_detected_lsb 0\n\n#define XD_MP2IF_BASE                           0xB000\n#define XD_MP2IF_CSR                        (0x00 + XD_MP2IF_BASE)\n#define XD_MP2IF_DMX_CTRL                       (0x03 + XD_MP2IF_BASE)\n#define XD_MP2IF_PID_IDX                        (0x04 + XD_MP2IF_BASE)\n#define XD_MP2IF_PID_DATA_L                     (0x05 + XD_MP2IF_BASE)\n#define XD_MP2IF_PID_DATA_H                     (0x06 + XD_MP2IF_BASE)\n#define XD_MP2IF_MISC                       (0x07 + XD_MP2IF_BASE)\n\nextern struct dvb_frontend *af9005_fe_attach(struct dvb_usb_device *d);\nextern int af9005_read_ofdm_register(struct dvb_usb_device *d, u16 reg,\n\t\t\t\t     u8 * value);\nextern int af9005_read_ofdm_registers(struct dvb_usb_device *d, u16 reg,\n\t\t\t\t      u8 * values, int len);\nextern int af9005_write_ofdm_register(struct dvb_usb_device *d, u16 reg,\n\t\t\t\t      u8 value);\nextern int af9005_write_ofdm_registers(struct dvb_usb_device *d, u16 reg,\n\t\t\t\t       u8 * values, int len);\nextern int af9005_read_tuner_registers(struct dvb_usb_device *d, u16 reg,\n\t\t\t\t       u8 addr, u8 * values, int len);\nextern int af9005_write_tuner_registers(struct dvb_usb_device *d, u16 reg,\n\t\t\t\t\tu8 * values, int len);\nextern int af9005_read_register_bits(struct dvb_usb_device *d, u16 reg,\n\t\t\t\t     u8 pos, u8 len, u8 * value);\nextern int af9005_write_register_bits(struct dvb_usb_device *d, u16 reg,\n\t\t\t\t      u8 pos, u8 len, u8 value);\nextern int af9005_send_command(struct dvb_usb_device *d, u8 command,\n\t\t\t       u8 * wbuf, int wlen, u8 * rbuf, int rlen);\nextern int af9005_read_eeprom(struct dvb_usb_device *d, u8 address,\n\t\t\t      u8 * values, int len);\nextern int af9005_tuner_attach(struct dvb_usb_adapter *adap);\nextern int af9005_led_control(struct dvb_usb_device *d, int onoff);\n\nextern u8 regmask[8];\n\n \nextern int af9005_rc_decode(struct dvb_usb_device *d, u8 * data, int len,\n\t\t\t    u32 * event, int *state);\nextern struct rc_map_table rc_map_af9005_table[];\nextern int rc_map_af9005_table_size;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}