Protel Design System Design Rule Check
PCB File : C:\Users\23731\Desktop\intel±­2020\·É¿ØÖÐÐÄ°å\flyControl\flyControl1.PcbDoc
Date     : 2020/8/7
Time     : 15:16:14

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.3mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DCDC1-1(25.455mm,28.895mm) on Top Layer And Pad DCDC1-2(25.455mm,29.845mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DCDC1-2(25.455mm,29.845mm) on Top Layer And Pad DCDC1-3(25.455mm,30.795mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DCDC1-4(22.805mm,30.795mm) on Top Layer And Pad DCDC1-5(22.805mm,29.845mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad DCDC1-5(22.805mm,29.845mm) on Top Layer And Pad DCDC1-6(22.805mm,28.895mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J5-1(3.446mm,22.971mm) on Top Layer And Pad J5-2(3.446mm,21.721mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad J5-2(3.446mm,21.721mm) on Top Layer And Pad J5-3(3.446mm,20.471mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LDO1-1(25.108mm,17.605mm) on Top Layer And Pad LDO1-2(25.108mm,16.655mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LDO1-2(25.108mm,16.655mm) on Top Layer And Pad LDO1-3(25.108mm,15.705mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.001mm < 0.254mm) Between Pad USB1-0(61.454mm,47.942mm) on Multi-Layer And Pad USB1-1(61.081mm,48.647mm) on Top Layer [Top Solder] Mask Sliver [0.001mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.001mm < 0.254mm) Between Pad USB1-0(61.454mm,51.942mm) on Multi-Layer And Pad USB1-5(61.081mm,51.237mm) on Top Layer [Top Solder] Mask Sliver [0.001mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad USB1-1(61.081mm,48.647mm) on Top Layer And Pad USB1-2(61.081mm,49.294mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad USB1-2(61.081mm,49.294mm) on Top Layer And Pad USB1-3(61.081mm,49.942mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad USB1-3(61.081mm,49.942mm) on Top Layer And Pad USB1-4(61.081mm,50.59mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad USB1-4(61.081mm,50.59mm) on Top Layer And Pad USB1-5(61.081mm,51.237mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
Rule Violations :14

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Arc (16.135mm,10.147mm) on Top Overlay And Pad K1-1(22.674mm,11.791mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Arc (19.471mm,26.837mm) on Top Overlay And Pad C2-1(19.801mm,27.294mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (19.471mm,30.034mm) on Top Overlay And Pad C2-2(19.801mm,29.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Arc (20.128mm,26.837mm) on Top Overlay And Pad C2-1(19.801mm,27.294mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (20.128mm,30.034mm) on Top Overlay And Pad C2-2(19.801mm,29.58mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (20.663mm,24.473mm) on Top Overlay And Pad C3-1(20.955mm,24.257mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (20.714mm,22.72mm) on Top Overlay And Pad C3-2(20.93mm,22.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (21.158mm,22.682mm) on Top Overlay And Pad C3-2(20.93mm,22.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (21.234mm,24.486mm) on Top Overlay And Pad C3-1(20.955mm,24.257mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (23.097mm,16.101mm) on Top Overlay And Pad C6-1(23.376mm,16.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Arc (23.114mm,24.003mm) on Top Overlay And Pad L1-1(23.876mm,25.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Arc (23.114mm,24.003mm) on Top Overlay And Pad L1-2(23.876mm,22.676mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (23.123mm,26.851mm) on Top Overlay And Pad C1-2(23.301mm,27.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (23.161mm,27.296mm) on Top Overlay And Pad C1-2(23.301mm,27.08mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (23.173mm,17.905mm) on Top Overlay And Pad C6-2(23.401mm,17.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (23.617mm,17.867mm) on Top Overlay And Pad C6-2(23.401mm,17.727mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Arc (23.622mm,24.003mm) on Top Overlay And Pad L1-1(23.876mm,25.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Arc (23.622mm,24.003mm) on Top Overlay And Pad L1-2(23.876mm,22.676mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (23.668mm,16.114mm) on Top Overlay And Pad C6-1(23.376mm,16.33mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Arc (24.13mm,24.003mm) on Top Overlay And Pad L1-1(23.876mm,25.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Arc (24.13mm,24.003mm) on Top Overlay And Pad L1-2(23.876mm,22.676mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Arc (24.638mm,24.003mm) on Top Overlay And Pad L1-1(23.876mm,25.076mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Arc (24.638mm,24.003mm) on Top Overlay And Pad L1-2(23.876mm,22.676mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (24.914mm,27.347mm) on Top Overlay And Pad C1-1(24.698mm,27.055mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (24.927mm,26.775mm) on Top Overlay And Pad C1-1(24.698mm,27.055mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (24.968mm,20.091mm) on Top Overlay And Pad C5-2(25.146mm,20.32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (25.006mm,20.536mm) on Top Overlay And Pad C5-2(25.146mm,20.32mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (25.83mm,11.609mm) on Bottom Overlay And Pad C12-1(26.058mm,11.888mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (25.842mm,12.18mm) on Bottom Overlay And Pad C12-1(26.058mm,11.888mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (26.759mm,20.587mm) on Top Overlay And Pad C5-1(26.543mm,20.295mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (26.772mm,20.015mm) on Top Overlay And Pad C5-1(26.543mm,20.295mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (26.873mm,21.895mm) on Top Overlay And Pad C4-2(27.051mm,22.123mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (26.911mm,22.339mm) on Top Overlay And Pad C4-2(27.051mm,22.123mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (27.595mm,12.13mm) on Bottom Overlay And Pad C12-2(27.455mm,11.914mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (27.633mm,11.685mm) on Bottom Overlay And Pad C12-2(27.455mm,11.914mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (28.664mm,22.39mm) on Top Overlay And Pad C4-1(28.448mm,22.098mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (28.677mm,21.819mm) on Top Overlay And Pad C4-1(28.448mm,22.098mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (29.572mm,17.708mm) on Top Overlay And Pad C7-2(29.801mm,17.53mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (30.017mm,17.67mm) on Top Overlay And Pad C7-2(29.801mm,17.53mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (32.121mm,14.106mm) on Bottom Overlay And Pad C15-1(32.401mm,13.877mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (32.197mm,12.302mm) on Bottom Overlay And Pad C15-2(32.426mm,12.48mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (32.642mm,12.34mm) on Bottom Overlay And Pad C15-2(32.426mm,12.48mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (32.693mm,14.093mm) on Bottom Overlay And Pad C15-1(32.401mm,13.877mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (33.922mm,25.234mm) on Top Overlay And Pad C20-1(34.151mm,24.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (33.935mm,24.663mm) on Top Overlay And Pad C20-1(34.151mm,24.955mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (35.688mm,24.714mm) on Top Overlay And Pad C20-2(35.548mm,24.93mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (35.726mm,25.158mm) on Top Overlay And Pad C20-2(35.548mm,24.93mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (36.438mm,10.146mm) on Bottom Overlay And Pad C17-2(36.298mm,9.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (36.476mm,9.702mm) on Bottom Overlay And Pad C17-2(36.298mm,9.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (38.123mm,12.809mm) on Bottom Overlay And Pad C10-2(38.301mm,12.58mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (38.161mm,12.364mm) on Bottom Overlay And Pad C10-2(38.301mm,12.58mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (38.726mm,18.783mm) on Bottom Overlay And Pad C9-2(38.904mm,18.555mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (38.764mm,18.339mm) on Bottom Overlay And Pad C9-2(38.904mm,18.555mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (39.914mm,12.313mm) on Bottom Overlay And Pad C10-1(39.698mm,12.605mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (39.927mm,12.885mm) on Bottom Overlay And Pad C10-1(39.698mm,12.605mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (40.517mm,18.288mm) on Bottom Overlay And Pad C9-1(40.301mm,18.58mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (40.53mm,18.859mm) on Bottom Overlay And Pad C9-1(40.301mm,18.58mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (48.273mm,4.976mm) on Top Overlay And Pad C14-2(48.451mm,5.205mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (48.311mm,5.421mm) on Top Overlay And Pad C14-2(48.451mm,5.205mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (48.436mm,9.014mm) on Bottom Overlay And Pad C16-1(48.795mm,9.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (48.849mm,9.409mm) on Bottom Overlay And Pad C16-1(48.795mm,9.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (49.719mm,23.285mm) on Bottom Overlay And Pad C19-2(50.006mm,23.249mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (49.765mm,7.793mm) on Bottom Overlay And Pad C16-2(49.801mm,8.08mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (50.052mm,8.134mm) on Bottom Overlay And Pad C16-2(49.801mm,8.08mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (50.064mm,5.472mm) on Top Overlay And Pad C14-1(49.848mm,5.18mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (50.06mm,22.998mm) on Bottom Overlay And Pad C19-2(50.006mm,23.249mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (50.077mm,4.9mm) on Top Overlay And Pad C14-1(49.848mm,5.18mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (50.94mm,24.614mm) on Bottom Overlay And Pad C19-1(50.976mm,24.255mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (51.335mm,24.201mm) on Bottom Overlay And Pad C19-1(50.976mm,24.255mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (51.484mm,23.368mm) on Top Overlay And Pad C11-1(51.776mm,23.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (51.535mm,21.615mm) on Top Overlay And Pad C11-2(51.751mm,21.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (51.98mm,21.577mm) on Top Overlay And Pad C11-2(51.751mm,21.755mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Arc (52.056mm,23.381mm) on Top Overlay And Pad C11-1(51.776mm,23.152mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Arc (60.177mm,32.394mm) on Bottom Overlay And Pad C13-2(60.355mm,32.165mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (60.215mm,31.949mm) on Bottom Overlay And Pad C13-2(60.355mm,32.165mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(39.698mm,12.605mm) on Bottom Layer And Text "R15" (41.302mm,13.255mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C10-1(39.698mm,12.605mm) on Bottom Layer And Track (39.368mm,13.317mm)(39.952mm,13.317mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C10-1(39.698mm,12.605mm) on Bottom Layer And Track (40.358mm,12.351mm)(40.358mm,12.859mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(38.301mm,12.58mm) on Bottom Layer And Text "C17" (38.196mm,11.541mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C10-2(38.301mm,12.58mm) on Bottom Layer And Text "R10" (38.202mm,13.255mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C10-2(38.301mm,12.58mm) on Bottom Layer And Track (37.641mm,12.351mm)(37.641mm,12.859mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C10-2(38.301mm,12.58mm) on Bottom Layer And Track (38.174mm,13.291mm)(38.631mm,13.291mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C1-1(24.698mm,27.055mm) on Top Layer And Track (24.368mm,26.343mm)(24.952mm,26.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C1-1(24.698mm,27.055mm) on Top Layer And Track (25.358mm,26.801mm)(25.358mm,27.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C11-1(51.776mm,23.152mm) on Top Layer And Track (51.522mm,23.812mm)(52.03mm,23.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C11-1(51.776mm,23.152mm) on Top Layer And Track (52.488mm,22.822mm)(52.488mm,23.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C11-2(51.751mm,21.755mm) on Top Layer And Track (51.522mm,21.095mm)(52.03mm,21.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C11-2(51.751mm,21.755mm) on Top Layer And Track (52.462mm,22.085mm)(52.462mm,21.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(23.301mm,27.08mm) on Top Layer And Text "L1" (22.149mm,26.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad C1-2(23.301mm,27.08mm) on Top Layer And Track (22.641mm,26.801mm)(22.641mm,27.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C1-2(23.301mm,27.08mm) on Top Layer And Track (23.174mm,26.369mm)(23.631mm,26.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C12-1(26.058mm,11.888mm) on Bottom Layer And Track (25.398mm,11.634mm)(25.398mm,12.142mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C12-1(26.058mm,11.888mm) on Bottom Layer And Track (25.804mm,11.177mm)(26.389mm,11.177mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C12-2(27.455mm,11.914mm) on Bottom Layer And Track (27.125mm,11.202mm)(27.582mm,11.202mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C12-2(27.455mm,11.914mm) on Bottom Layer And Track (28.116mm,11.634mm)(28.116mm,12.142mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C13-2(60.355mm,32.165mm) on Bottom Layer And Track (59.695mm,31.936mm)(59.695mm,32.444mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C13-2(60.355mm,32.165mm) on Bottom Layer And Track (60.228mm,32.876mm)(60.685mm,32.876mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C14-1(49.848mm,5.18mm) on Top Layer And Track (49.518mm,4.468mm)(50.102mm,4.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C14-1(49.848mm,5.18mm) on Top Layer And Track (50.508mm,4.926mm)(50.508mm,5.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad C14-2(48.451mm,5.205mm) on Top Layer And Track (47.791mm,5.434mm)(47.791mm,4.926mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C14-2(48.451mm,5.205mm) on Top Layer And Track (48.324mm,4.494mm)(48.781mm,4.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C15-1(32.401mm,13.877mm) on Bottom Layer And Track (31.689mm,13.547mm)(31.689mm,14.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C15-1(32.401mm,13.877mm) on Bottom Layer And Track (32.147mm,14.537mm)(32.655mm,14.537mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C15-2(32.426mm,12.48mm) on Bottom Layer And Track (31.715mm,12.353mm)(31.715mm,12.81mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad C15-2(32.426mm,12.48mm) on Bottom Layer And Track (32.147mm,11.82mm)(32.655mm,11.82mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C16-1(48.795mm,9.05mm) on Bottom Layer And Track (48.113mm,8.727mm)(48.526mm,8.313mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C16-1(48.795mm,9.05mm) on Bottom Layer And Track (48.149mm,9.337mm)(48.508mm,9.696mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C16-2(49.801mm,8.08mm) on Bottom Layer And Track (49.065mm,7.811mm)(49.388mm,7.487mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C16-2(49.801mm,8.08mm) on Bottom Layer And Track (50.07mm,7.415mm)(50.43mm,7.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(36.298mm,9.93mm) on Bottom Layer And Text "R10" (38.202mm,13.255mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C17-2(36.298mm,9.93mm) on Bottom Layer And Track (35.968mm,9.219mm)(36.425mm,9.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C17-2(36.298mm,9.93mm) on Bottom Layer And Track (36.958mm,9.651mm)(36.958mm,10.159mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C19-1(50.976mm,24.255mm) on Bottom Layer And Track (50.24mm,24.524mm)(50.653mm,24.938mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C19-1(50.976mm,24.255mm) on Bottom Layer And Track (51.263mm,24.902mm)(51.623mm,24.542mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad C19-2(50.006mm,23.249mm) on Bottom Layer And Track (49.342mm,22.98mm)(49.701mm,22.621mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C19-2(50.006mm,23.249mm) on Bottom Layer And Track (49.413mm,23.662mm)(49.737mm,23.986mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-1(34.151mm,24.955mm) on Top Layer And Text "U1" (33.223mm,24.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C20-1(34.151mm,24.955mm) on Top Layer And Track (33.491mm,24.701mm)(33.491mm,25.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C20-1(34.151mm,24.955mm) on Top Layer And Track (33.897mm,25.666mm)(34.481mm,25.666mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C20-2(35.548mm,24.93mm) on Top Layer And Track (35.218mm,25.641mm)(35.675mm,25.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C20-2(35.548mm,24.93mm) on Top Layer And Track (36.208mm,25.209mm)(36.208mm,24.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-1(19.801mm,27.294mm) on Top Layer And Text "C3" (20.295mm,25.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C3-1(20.955mm,24.257mm) on Top Layer And Track (20.701mm,24.917mm)(21.209mm,24.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C3-1(20.955mm,24.257mm) on Top Layer And Track (21.666mm,24.511mm)(21.666mm,23.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C3-2(20.93mm,22.86mm) on Top Layer And Track (20.701mm,22.2mm)(21.209mm,22.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C3-2(20.93mm,22.86mm) on Top Layer And Track (21.641mm,23.19mm)(21.641mm,22.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C4-1(28.448mm,22.098mm) on Top Layer And Track (28.118mm,21.387mm)(28.702mm,21.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C4-1(28.448mm,22.098mm) on Top Layer And Track (29.108mm,21.844mm)(29.108mm,22.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad C4-2(27.051mm,22.123mm) on Top Layer And Track (26.391mm,21.844mm)(26.391mm,22.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C4-2(27.051mm,22.123mm) on Top Layer And Track (26.924mm,21.412mm)(27.381mm,21.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(26.543mm,20.295mm) on Top Layer And Text "LDO1" (24.486mm,19.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C5-1(26.543mm,20.295mm) on Top Layer And Track (26.213mm,19.583mm)(26.797mm,19.583mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C5-1(26.543mm,20.295mm) on Top Layer And Track (27.203mm,20.041mm)(27.203mm,20.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(25.146mm,20.32mm) on Top Layer And Text "LDO1" (24.486mm,19.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad C5-2(25.146mm,20.32mm) on Top Layer And Track (24.486mm,20.041mm)(24.486mm,20.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C5-2(25.146mm,20.32mm) on Top Layer And Track (25.019mm,19.609mm)(25.476mm,19.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad C6-1(23.376mm,16.33mm) on Top Layer And Track (22.665mm,16.076mm)(22.665mm,16.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C6-1(23.376mm,16.33mm) on Top Layer And Track (23.122mm,15.67mm)(23.63mm,15.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C6-2(23.401mm,17.727mm) on Top Layer And Track (22.69mm,17.397mm)(22.69mm,17.854mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C6-2(23.401mm,17.727mm) on Top Layer And Track (23.122mm,18.387mm)(23.63mm,18.387mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C7-2(29.801mm,17.53mm) on Top Layer And Track (29.09mm,17.657mm)(29.09mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C7-2(29.801mm,17.53mm) on Top Layer And Track (29.522mm,18.19mm)(30.03mm,18.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad C9-1(40.301mm,18.58mm) on Bottom Layer And Text "X1" (39.859mm,18.466mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C9-1(40.301mm,18.58mm) on Bottom Layer And Track (39.971mm,19.291mm)(40.555mm,19.291mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad C9-1(40.301mm,18.58mm) on Bottom Layer And Track (40.961mm,18.834mm)(40.961mm,18.326mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(38.904mm,18.555mm) on Bottom Layer And Text "X1" (39.859mm,18.466mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad C9-2(38.904mm,18.555mm) on Bottom Layer And Track (38.244mm,18.326mm)(38.244mm,18.834mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad C9-2(38.904mm,18.555mm) on Bottom Layer And Track (38.777mm,19.266mm)(39.234mm,19.266mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D1-A(1.27mm,49.2mm) on Top Layer And Track (0.559mm,50.114mm)(0.559mm,48.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad D1-A(1.27mm,49.2mm) on Top Layer And Track (0.559mm,50.114mm)(0.61mm,50.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D1-A(1.27mm,49.2mm) on Top Layer And Track (0.61mm,50.114mm)(1.981mm,50.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D1-A(1.27mm,49.2mm) on Top Layer And Track (1.981mm,48.743mm)(1.981mm,50.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D1-K(1.27mm,47.422mm) on Top Layer And Track (0.559mm,46.476mm)(0.559mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad D1-K(1.27mm,47.422mm) on Top Layer And Track (1.226mm,45.809mm)(1.981mm,46.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D1-K(1.27mm,47.422mm) on Top Layer And Track (1.981mm,47.879mm)(1.981mm,46.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D2-K(1.277mm,41.326mm) on Top Layer And Track (0.565mm,40.379mm)(0.565mm,41.783mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad D2-K(1.277mm,41.326mm) on Top Layer And Track (1.232mm,39.713mm)(1.988mm,40.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D2-K(1.277mm,41.326mm) on Top Layer And Track (1.988mm,41.783mm)(1.988mm,40.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D3-A(28.448mm,29.718mm) on Top Layer And Track (26.698mm,27.718mm)(26.698mm,31.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D3-A(28.448mm,29.718mm) on Top Layer And Track (30.198mm,27.718mm)(30.198mm,31.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-K(28.448mm,24.638mm) on Top Layer And Text "C4" (26.492mm,23.647mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D3-K(28.448mm,24.638mm) on Top Layer And Track (26.698mm,23.692mm)(26.698mm,23.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad D3-K(28.448mm,24.638mm) on Top Layer And Track (26.698mm,23.692mm)(27.254mm,23.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D3-K(28.448mm,24.638mm) on Top Layer And Track (26.698mm,23.923mm)(26.698mm,26.486mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad D3-K(28.448mm,24.638mm) on Top Layer And Track (29.642mm,23.114mm)(30.198mm,23.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D3-K(28.448mm,24.638mm) on Top Layer And Track (30.198mm,23.67mm)(30.198mm,23.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D3-K(28.448mm,24.638mm) on Top Layer And Track (30.198mm,23.901mm)(30.198mm,26.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D4-A(7.036mm,63.754mm) on Top Layer And Track (6.579mm,63.043mm)(7.925mm,63.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D4-A(7.036mm,63.754mm) on Top Layer And Track (6.579mm,64.465mm)(7.95mm,64.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D4-A(7.036mm,63.754mm) on Top Layer And Track (7.95mm,63.043mm)(7.95mm,64.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad D4-A(7.036mm,63.754mm) on Top Layer And Track (7.95mm,64.465mm)(7.95mm,64.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D4-K(5.258mm,63.754mm) on Top Layer And Text "Q3" (3.886mm,63.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad D4-K(5.258mm,63.754mm) on Top Layer And Track (3.645mm,63.798mm)(4.401mm,63.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D4-K(5.258mm,63.754mm) on Top Layer And Track (4.312mm,64.465mm)(5.715mm,64.465mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D4-K(5.258mm,63.754mm) on Top Layer And Track (4.401mm,63.043mm)(5.715mm,63.043mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D5-A(13.767mm,63.621mm) on Top Layer And Track (13.309mm,62.909mm)(14.656mm,62.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D5-A(13.767mm,63.621mm) on Top Layer And Track (13.309mm,64.332mm)(14.681mm,64.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D5-A(13.767mm,63.621mm) on Top Layer And Track (14.681mm,62.909mm)(14.681mm,64.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad D5-A(13.767mm,63.621mm) on Top Layer And Track (14.681mm,64.281mm)(14.681mm,64.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-K(11.989mm,63.62mm) on Top Layer And Text "Q4" (10.617mm,63.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad D5-K(11.989mm,63.62mm) on Top Layer And Track (10.376mm,63.665mm)(11.131mm,62.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D5-K(11.989mm,63.62mm) on Top Layer And Track (11.042mm,64.332mm)(12.446mm,64.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D5-K(11.989mm,63.62mm) on Top Layer And Track (11.131mm,62.909mm)(12.446mm,62.909mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-A(63.5mm,43.18mm) on Top Layer And Track (61.5mm,41.43mm)(65mm,41.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-A(63.5mm,43.18mm) on Top Layer And Track (61.5mm,44.93mm)(65mm,44.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad D6-K(58.42mm,43.18mm) on Top Layer And Track (56.896mm,41.986mm)(57.452mm,41.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad D6-K(58.42mm,43.18mm) on Top Layer And Track (56.917mm,44.374mm)(57.474mm,44.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-K(58.42mm,43.18mm) on Top Layer And Track (57.452mm,41.43mm)(57.683mm,41.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-K(58.42mm,43.18mm) on Top Layer And Track (57.474mm,44.93mm)(57.705mm,44.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-K(58.42mm,43.18mm) on Top Layer And Track (57.683mm,41.43mm)(60.246mm,41.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D6-K(58.42mm,43.18mm) on Top Layer And Track (57.705mm,44.93mm)(60.268mm,44.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D7-A(58.166mm,61.214mm) on Top Layer And Track (56.416mm,59.214mm)(56.416mm,62.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D7-A(58.166mm,61.214mm) on Top Layer And Track (59.916mm,59.214mm)(59.916mm,62.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.056mm < 0.254mm) Between Pad D7-K(58.166mm,56.134mm) on Top Layer And Text "USB1" (59.817mm,54.839mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.056mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D7-K(58.166mm,56.134mm) on Top Layer And Track (56.416mm,55.188mm)(56.416mm,55.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad D7-K(58.166mm,56.134mm) on Top Layer And Track (56.416mm,55.188mm)(56.972mm,54.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D7-K(58.166mm,56.134mm) on Top Layer And Track (56.416mm,57.982mm)(56.416mm,55.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.027mm < 0.254mm) Between Pad D7-K(58.166mm,56.134mm) on Top Layer And Track (59.36mm,54.61mm)(59.916mm,55.166mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.027mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D7-K(58.166mm,56.134mm) on Top Layer And Track (59.916mm,55.166mm)(59.916mm,55.397mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D7-K(58.166mm,56.134mm) on Top Layer And Track (59.916mm,55.397mm)(59.916mm,57.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad D8-K(51.125mm,28.361mm) on Top Layer And Track (49.512mm,28.406mm)(50.268mm,27.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D8-K(51.125mm,28.361mm) on Top Layer And Track (50.179mm,29.073mm)(51.582mm,29.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D8-K(51.125mm,28.361mm) on Top Layer And Track (50.268mm,27.65mm)(51.582mm,27.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D9-A(52.903mm,30.396mm) on Top Layer And Track (52.446mm,29.685mm)(53.792mm,29.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D9-A(52.903mm,30.396mm) on Top Layer And Track (52.446mm,31.107mm)(53.817mm,31.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad D9-A(52.903mm,30.396mm) on Top Layer And Track (53.817mm,29.685mm)(53.817mm,31.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad D9-A(52.903mm,30.396mm) on Top Layer And Track (53.817mm,31.107mm)(53.817mm,31.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D9-K(51.125mm,30.396mm) on Top Layer And Text "D8" (49.609mm,29.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad D9-K(51.125mm,30.396mm) on Top Layer And Track (49.512mm,30.44mm)(50.268mm,29.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad D9-K(51.125mm,30.396mm) on Top Layer And Track (50.179mm,31.107mm)(51.582mm,31.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad D9-K(51.125mm,30.396mm) on Top Layer And Track (50.268mm,29.685mm)(51.582mm,29.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.254mm) Between Pad DCDC1-5(22.805mm,29.845mm) on Top Layer And Text "C1" (22.742mm,28.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DCDC1-6(22.805mm,28.895mm) on Top Layer And Text "C1" (22.742mm,28.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad EC1-1(49.403mm,41.402mm) on Multi-Layer And Track (47.244mm,42.152mm)(51.403mm,42.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad EC1-2(49.403mm,42.902mm) on Multi-Layer And Track (47.244mm,42.152mm)(51.403mm,42.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC1-2(49.403mm,42.902mm) on Multi-Layer And Track (47.371mm,42.672mm)(51.562mm,42.672mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC1-2(49.403mm,42.902mm) on Multi-Layer And Track (47.498mm,43.053mm)(51.308mm,43.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad EC1-2(49.403mm,42.902mm) on Multi-Layer And Track (47.625mm,43.434mm)(51.181mm,43.434mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad EC1-2(49.403mm,42.902mm) on Multi-Layer And Track (48.006mm,43.815mm)(50.8mm,43.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad EC3-2(13.589mm,18.415mm) on Multi-Layer And Track (10.033mm,17.145mm)(17.145mm,17.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad EC3-2(13.589mm,18.415mm) on Multi-Layer And Track (8.509mm,19.685mm)(18.415mm,19.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad EC3-2(13.589mm,18.415mm) on Multi-Layer And Track (9.017mm,18.415mm)(18.161mm,18.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad J5-0(0.635mm,16.45mm) on Top Layer And Track (2.413mm,15.633mm)(2.769mm,15.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad J5-0(0.635mm,25.714mm) on Top Layer And Track (2.413mm,26.315mm)(2.769mm,26.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J5-1(3.446mm,22.971mm) on Top Layer And Track (2.769mm,23.648mm)(2.769mm,26.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-0(0.762mm,28.642mm) on Top Layer And Text "J5" (-1.524mm,27.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad J6-0(0.762mm,28.642mm) on Top Layer And Track (2.54mm,27.825mm)(2.896mm,27.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad J6-0(0.762mm,37.906mm) on Top Layer And Track (2.54mm,38.507mm)(2.896mm,38.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K1-1(22.674mm,11.791mm) on Top Layer And Track (23.458mm,12.878mm)(23.458mm,13.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad K1-3(30.607mm,11.811mm) on Top Layer And Track (29.758mm,12.878mm)(29.758mm,13.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad K3-1(57.149mm,37.081mm) on Top Layer And Track (57.933mm,38.168mm)(57.933mm,39.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad K3-3(65.082mm,37.101mm) on Top Layer And Track (64.233mm,38.168mm)(64.233mm,39.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad L1-1(23.876mm,25.076mm) on Top Layer And Track (22.098mm,23.622mm)(22.098mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad L1-1(23.876mm,25.076mm) on Top Layer And Track (22.098mm,24.892mm)(22.098mm,26.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad L1-1(23.876mm,25.076mm) on Top Layer And Track (22.098mm,26.162mm)(25.654mm,26.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad L1-1(23.876mm,25.076mm) on Top Layer And Track (22.352mm,24.003mm)(22.86mm,24.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad L1-1(23.876mm,25.076mm) on Top Layer And Track (24.892mm,24.003mm)(25.4mm,24.003mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad L1-1(23.876mm,25.076mm) on Top Layer And Track (25.654mm,23.622mm)(25.654mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad L1-1(23.876mm,25.076mm) on Top Layer And Track (25.654mm,24.892mm)(25.654mm,26.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(23.876mm,22.676mm) on Top Layer And Text "C5" (24.587mm,21.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad L1-2(23.876mm,22.676mm) on Top Layer And Track (22.098mm,21.59mm)(22.098mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad L1-2(23.876mm,22.676mm) on Top Layer And Track (22.098mm,21.59mm)(25.654mm,21.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad L1-2(23.876mm,22.676mm) on Top Layer And Track (22.098mm,23.622mm)(22.098mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.151mm < 0.254mm) Between Pad L1-2(23.876mm,22.676mm) on Top Layer And Track (25.654mm,21.59mm)(25.654mm,22.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.151mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad L1-2(23.876mm,22.676mm) on Top Layer And Track (25.654mm,23.622mm)(25.654mm,24.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad Q2-C(2.921mm,41.326mm) on Top Layer And Track (1.988mm,41.783mm)(1.988mm,40.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-B(4.369mm,59.944mm) on Top Layer And Text "R19" (3.912mm,59.741mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-B(11.1mm,59.817mm) on Top Layer And Text "R20" (10.617mm,59.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-E(13.005mm,59.817mm) on Top Layer And Text "R20" (10.617mm,59.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R1-1(-0.635mm,48.946mm) on Top Layer And Track (0.127mm,48.438mm)(0.127mm,49.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R1-1(-0.635mm,48.946mm) on Top Layer And Track (-1.397mm,48.438mm)(-1.397mm,49.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R1-1(-0.635mm,48.946mm) on Top Layer And Track (-1.397mm,49.581mm)(0.127mm,49.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R11-1(7.126mm,65.58mm) on Top Layer And Track (6.491mm,64.818mm)(6.491mm,66.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R11-1(7.126mm,65.58mm) on Top Layer And Track (6.491mm,64.818mm)(7.634mm,64.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R11-1(7.126mm,65.58mm) on Top Layer And Track (6.491mm,66.342mm)(7.634mm,66.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R11-2(8.726mm,65.58mm) on Top Layer And Track (8.269mm,64.818mm)(9.336mm,64.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R11-2(8.726mm,65.58mm) on Top Layer And Track (8.269mm,66.342mm)(9.336mm,66.342mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R11-2(8.726mm,65.58mm) on Top Layer And Track (9.336mm,66.342mm)(9.336mm,64.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(-0.635mm,47.346mm) on Top Layer And Text "R2" (-1.382mm,46.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R1-2(-0.635mm,47.346mm) on Top Layer And Track (0.127mm,46.736mm)(0.127mm,47.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R1-2(-0.635mm,47.346mm) on Top Layer And Track (-1.397mm,46.736mm)(0.127mm,46.736mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R1-2(-0.635mm,47.346mm) on Top Layer And Track (-1.397mm,46.736mm)(-1.397mm,47.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R12-1(13.589mm,65.659mm) on Top Layer And Track (13.081mm,64.897mm)(14.224mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R12-1(13.589mm,65.659mm) on Top Layer And Track (13.081mm,66.421mm)(14.224mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R12-1(13.589mm,65.659mm) on Top Layer And Track (14.224mm,64.897mm)(14.224mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(11.989mm,65.659mm) on Top Layer And Text "D5" (10.465mm,65.126mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R12-2(11.989mm,65.659mm) on Top Layer And Track (11.379mm,64.897mm)(11.379mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R12-2(11.989mm,65.659mm) on Top Layer And Track (11.379mm,64.897mm)(12.446mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R12-2(11.989mm,65.659mm) on Top Layer And Track (11.379mm,66.421mm)(12.446mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R13-1(58.42mm,48.387mm) on Top Layer And Track (57.912mm,47.625mm)(59.055mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R13-1(58.42mm,48.387mm) on Top Layer And Track (57.912mm,49.149mm)(59.055mm,49.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R13-1(58.42mm,48.387mm) on Top Layer And Track (59.055mm,47.625mm)(59.055mm,49.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R13-2(56.82mm,48.387mm) on Top Layer And Track (56.21mm,47.625mm)(56.21mm,49.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R13-2(56.82mm,48.387mm) on Top Layer And Track (56.21mm,47.625mm)(57.277mm,47.625mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R13-2(56.82mm,48.387mm) on Top Layer And Track (56.21mm,49.149mm)(57.277mm,49.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(58.42mm,50.927mm) on Top Layer And Text "R13" (56.261mm,49.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R14-1(58.42mm,50.927mm) on Top Layer And Track (57.912mm,50.165mm)(59.055mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R14-1(58.42mm,50.927mm) on Top Layer And Track (57.912mm,51.689mm)(59.055mm,51.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R14-1(58.42mm,50.927mm) on Top Layer And Track (59.055mm,50.165mm)(59.055mm,51.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R15-1(44.401mm,10.08mm) on Bottom Layer And Track (43.893mm,10.842mm)(45.036mm,10.842mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R15-1(44.401mm,10.08mm) on Bottom Layer And Track (43.893mm,9.318mm)(45.036mm,9.318mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R15-1(44.401mm,10.08mm) on Bottom Layer And Track (45.036mm,9.318mm)(45.036mm,10.842mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R15-2(42.801mm,10.08mm) on Bottom Layer And Track (42.191mm,10.842mm)(43.258mm,10.842mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R15-2(42.801mm,10.08mm) on Bottom Layer And Track (42.191mm,9.318mm)(42.191mm,10.842mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R15-2(42.801mm,10.08mm) on Bottom Layer And Track (42.191mm,9.318mm)(43.258mm,9.318mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R16-1(21.126mm,56.055mm) on Bottom Layer And Track (20.364mm,56.69mm)(20.364mm,55.547mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R16-1(21.126mm,56.055mm) on Bottom Layer And Track (20.364mm,56.69mm)(21.888mm,56.69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R16-1(21.126mm,56.055mm) on Bottom Layer And Track (21.888mm,55.547mm)(21.888mm,56.69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R16-2(21.126mm,54.455mm) on Bottom Layer And Track (20.364mm,53.845mm)(20.364mm,54.912mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R16-2(21.126mm,54.455mm) on Bottom Layer And Track (20.364mm,53.845mm)(21.888mm,53.845mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R16-2(21.126mm,54.455mm) on Bottom Layer And Track (21.888mm,54.912mm)(21.888mm,53.845mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R17-1(4.496mm,56.337mm) on Top Layer And Track (3.734mm,56.972mm)(3.734mm,55.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R17-1(4.496mm,56.337mm) on Top Layer And Track (3.734mm,56.972mm)(5.258mm,56.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R17-1(4.496mm,56.337mm) on Top Layer And Track (5.258mm,55.829mm)(5.258mm,56.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R17-2(4.496mm,54.737mm) on Top Layer And Track (3.734mm,54.127mm)(5.258mm,54.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R17-2(4.496mm,54.737mm) on Top Layer And Track (3.734mm,55.194mm)(3.734mm,54.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R17-2(4.496mm,54.737mm) on Top Layer And Track (5.258mm,54.127mm)(5.258mm,55.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R18-1(11.301mm,56.08mm) on Top Layer And Track (10.539mm,55.572mm)(10.539mm,56.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R18-1(11.301mm,56.08mm) on Top Layer And Track (10.539mm,56.715mm)(12.063mm,56.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R18-1(11.301mm,56.08mm) on Top Layer And Track (12.063mm,55.572mm)(12.063mm,56.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(4.496mm,58.166mm) on Top Layer And Text "R17" (3.785mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R19-1(4.496mm,58.166mm) on Top Layer And Track (3.861mm,57.404mm)(3.861mm,58.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R19-1(4.496mm,58.166mm) on Top Layer And Track (3.861mm,57.404mm)(5.004mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R19-1(4.496mm,58.166mm) on Top Layer And Track (3.861mm,58.928mm)(5.004mm,58.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(11.201mm,58.08mm) on Top Layer And Text "R18" (10.59mm,57.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R20-1(11.201mm,58.08mm) on Top Layer And Track (10.566mm,57.318mm)(10.566mm,58.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R20-1(11.201mm,58.08mm) on Top Layer And Track (10.566mm,57.318mm)(11.709mm,57.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R20-1(11.201mm,58.08mm) on Top Layer And Track (10.566mm,58.842mm)(11.709mm,58.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(12.801mm,58.08mm) on Top Layer And Text "R18" (10.59mm,57.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R20-2(12.801mm,58.08mm) on Top Layer And Track (12.344mm,57.318mm)(13.411mm,57.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R20-2(12.801mm,58.08mm) on Top Layer And Track (12.344mm,58.842mm)(13.411mm,58.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R20-2(12.801mm,58.08mm) on Top Layer And Track (13.411mm,57.318mm)(13.411mm,58.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R2-1(-0.674mm,43.055mm) on Top Layer And Track (0.088mm,42.42mm)(0.088mm,43.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R2-1(-0.674mm,43.055mm) on Top Layer And Track (-1.436mm,42.42mm)(0.088mm,42.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R2-1(-0.674mm,43.055mm) on Top Layer And Track (-1.436mm,42.42mm)(-1.436mm,43.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R21-1(46.952mm,28.505mm) on Top Layer And Track (46.317mm,27.743mm)(46.317mm,29.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R21-1(46.952mm,28.505mm) on Top Layer And Track (46.317mm,27.743mm)(47.46mm,27.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R21-1(46.952mm,28.505mm) on Top Layer And Track (46.317mm,29.267mm)(47.46mm,29.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R21-2(48.552mm,28.505mm) on Top Layer And Track (48.095mm,27.743mm)(49.162mm,27.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R21-2(48.552mm,28.505mm) on Top Layer And Track (48.095mm,29.267mm)(49.162mm,29.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R21-2(48.552mm,28.505mm) on Top Layer And Track (49.162mm,27.743mm)(49.162mm,29.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R2-2(-0.674mm,44.655mm) on Top Layer And Track (0.088mm,44.198mm)(0.088mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R2-2(-0.674mm,44.655mm) on Top Layer And Track (-1.436mm,44.198mm)(-1.436mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R2-2(-0.674mm,44.655mm) on Top Layer And Track (-1.436mm,45.265mm)(0.088mm,45.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R22-1(46.952mm,30.396mm) on Top Layer And Text "R21" (46.383mm,30.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R22-1(46.952mm,30.396mm) on Top Layer And Track (46.317mm,29.634mm)(46.317mm,31.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R22-1(46.952mm,30.396mm) on Top Layer And Track (46.317mm,29.634mm)(47.46mm,29.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R22-1(46.952mm,30.396mm) on Top Layer And Track (46.317mm,31.158mm)(47.46mm,31.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R22-2(48.552mm,30.396mm) on Top Layer And Text "R21" (46.383mm,30.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R22-2(48.552mm,30.396mm) on Top Layer And Track (48.095mm,29.634mm)(49.162mm,29.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R22-2(48.552mm,30.396mm) on Top Layer And Track (48.095mm,31.158mm)(49.162mm,31.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R22-2(48.552mm,30.396mm) on Top Layer And Track (49.162mm,29.634mm)(49.162mm,31.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R23-2(32.976mm,22.78mm) on Bottom Layer And Track (32.519mm,22.018mm)(33.586mm,22.018mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R23-2(32.976mm,22.78mm) on Bottom Layer And Track (32.519mm,23.542mm)(33.586mm,23.542mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R23-2(32.976mm,22.78mm) on Bottom Layer And Track (33.586mm,22.018mm)(33.586mm,23.542mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R24-1(32.501mm,27.305mm) on Top Layer And Track (31.866mm,26.543mm)(31.866mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R24-1(32.501mm,27.305mm) on Top Layer And Track (31.866mm,26.543mm)(33.009mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R24-1(32.501mm,27.305mm) on Top Layer And Track (31.866mm,28.067mm)(33.009mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R24-2(34.101mm,27.305mm) on Top Layer And Text "C20" (33.648mm,26.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R24-2(34.101mm,27.305mm) on Top Layer And Track (33.644mm,26.543mm)(34.711mm,26.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R24-2(34.101mm,27.305mm) on Top Layer And Track (33.644mm,28.067mm)(34.711mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R24-2(34.101mm,27.305mm) on Top Layer And Track (34.711mm,26.543mm)(34.711mm,28.067mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R25-1(39.401mm,33.655mm) on Bottom Layer And Track (38.639mm,33.02mm)(38.639mm,34.163mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R25-1(39.401mm,33.655mm) on Bottom Layer And Track (38.639mm,33.02mm)(40.163mm,33.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R25-1(39.401mm,33.655mm) on Bottom Layer And Track (40.163mm,33.02mm)(40.163mm,34.163mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R25-2(39.401mm,35.255mm) on Bottom Layer And Track (38.639mm,34.798mm)(38.639mm,35.865mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R25-2(39.401mm,35.255mm) on Bottom Layer And Track (38.639mm,35.865mm)(40.163mm,35.865mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R25-2(39.401mm,35.255mm) on Bottom Layer And Track (40.163mm,34.798mm)(40.163mm,35.865mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R3-1(21.301mm,30.48mm) on Bottom Layer And Track (20.539mm,29.845mm)(20.539mm,30.988mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R3-1(21.301mm,30.48mm) on Bottom Layer And Track (20.539mm,29.845mm)(22.063mm,29.845mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R3-1(21.301mm,30.48mm) on Bottom Layer And Track (22.063mm,29.845mm)(22.063mm,30.988mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R3-2(21.301mm,32.08mm) on Bottom Layer And Track (20.539mm,31.623mm)(20.539mm,32.69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R3-2(21.301mm,32.08mm) on Bottom Layer And Track (20.539mm,32.69mm)(22.063mm,32.69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R3-2(21.301mm,32.08mm) on Bottom Layer And Track (22.063mm,31.623mm)(22.063mm,32.69mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R4-1(24.901mm,33.305mm) on Bottom Layer And Track (24.393mm,32.543mm)(25.536mm,32.543mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R4-1(24.901mm,33.305mm) on Bottom Layer And Track (24.393mm,34.067mm)(25.536mm,34.067mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R4-1(24.901mm,33.305mm) on Bottom Layer And Track (25.536mm,32.543mm)(25.536mm,34.067mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R5-1(8.509mm,46.787mm) on Top Layer And Track (7.874mm,46.025mm)(7.874mm,47.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R5-1(8.509mm,46.787mm) on Top Layer And Track (7.874mm,46.025mm)(9.017mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R5-1(8.509mm,46.787mm) on Top Layer And Track (7.874mm,47.549mm)(9.017mm,47.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R5-2(10.109mm,46.787mm) on Top Layer And Track (10.719mm,46.025mm)(10.719mm,47.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R5-2(10.109mm,46.787mm) on Top Layer And Track (9.652mm,46.025mm)(10.719mm,46.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R5-2(10.109mm,46.787mm) on Top Layer And Track (9.652mm,47.549mm)(10.719mm,47.549mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R6-1(8.433mm,40.437mm) on Top Layer And Track (7.798mm,39.675mm)(7.798mm,41.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R6-1(8.433mm,40.437mm) on Top Layer And Track (7.798mm,39.675mm)(8.941mm,39.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R6-1(8.433mm,40.437mm) on Top Layer And Track (7.798mm,41.199mm)(8.941mm,41.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R6-2(10.033mm,40.437mm) on Top Layer And Track (10.643mm,39.675mm)(10.643mm,41.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R6-2(10.033mm,40.437mm) on Top Layer And Track (9.576mm,39.675mm)(10.643mm,39.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R6-2(10.033mm,40.437mm) on Top Layer And Track (9.576mm,41.199mm)(10.643mm,41.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R7-1(28.026mm,33.28mm) on Bottom Layer And Track (27.518mm,32.518mm)(28.661mm,32.518mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R7-1(28.026mm,33.28mm) on Bottom Layer And Track (27.518mm,34.042mm)(28.661mm,34.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R7-1(28.026mm,33.28mm) on Bottom Layer And Track (28.661mm,32.518mm)(28.661mm,34.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R7-2(26.426mm,33.28mm) on Bottom Layer And Track (25.816mm,32.518mm)(25.816mm,34.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R7-2(26.426mm,33.28mm) on Bottom Layer And Track (25.816mm,32.518mm)(26.883mm,32.518mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R7-2(26.426mm,33.28mm) on Bottom Layer And Track (25.816mm,34.042mm)(26.883mm,34.042mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R8-1(6.731mm,46.787mm) on Top Layer And Track (5.969mm,46.152mm)(5.969mm,47.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R8-1(6.731mm,46.787mm) on Top Layer And Track (5.969mm,46.152mm)(7.493mm,46.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R8-1(6.731mm,46.787mm) on Top Layer And Track (7.493mm,46.152mm)(7.493mm,47.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R8-2(6.731mm,48.387mm) on Top Layer And Track (5.969mm,47.93mm)(5.969mm,48.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R8-2(6.731mm,48.387mm) on Top Layer And Track (5.969mm,48.997mm)(7.493mm,48.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R8-2(6.731mm,48.387mm) on Top Layer And Track (7.493mm,47.93mm)(7.493mm,48.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R9-1(6.731mm,40.488mm) on Top Layer And Track (5.969mm,39.853mm)(5.969mm,40.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad R9-1(6.731mm,40.488mm) on Top Layer And Track (5.969mm,39.853mm)(7.493mm,39.853mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R9-1(6.731mm,40.488mm) on Top Layer And Track (7.493mm,39.853mm)(7.493mm,40.996mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-10(34.045mm,16.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-100(35.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-11(34.045mm,16.113mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-12(34.045mm,15.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-13(34.045mm,15.113mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-14(34.045mm,14.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-15(34.045mm,14.113mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-16(34.045mm,13.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-18(34.045mm,12.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-19(34.045mm,12.113mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-2(34.045mm,20.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-20(34.045mm,11.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-21(34.045mm,11.113mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-22(34.045mm,10.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-23(34.045mm,10.113mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-24(34.045mm,9.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-26(35.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-27(36.283mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-28(36.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-29(37.283mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-3(34.045mm,20.113mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-30(37.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-31(38.283mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-32(38.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-34(39.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-35(40.283mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-36(40.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-37(41.283mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-38(41.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-39(42.283mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-4(34.045mm,19.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-40(42.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-42(43.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-43(44.283mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-44(44.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-45(45.283mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-46(45.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-47(46.283mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-48(46.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-5(34.045mm,19.113mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-50(47.783mm,7.375mm) on Top Layer And Text "C14" (47.937mm,6.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-50(47.783mm,7.375mm) on Top Layer And Track (35.133mm,8.463mm)(48.433mm,8.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-51(49.521mm,9.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-52(49.521mm,9.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-53(49.521mm,10.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-54(49.521mm,10.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-55(49.521mm,11.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-56(49.521mm,11.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-58(49.521mm,12.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-59(49.521mm,13.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-6(34.045mm,18.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-60(49.521mm,13.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-61(49.521mm,14.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-62(49.521mm,14.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-63(49.521mm,15.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-64(49.521mm,15.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-66(49.521mm,16.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-67(49.521mm,17.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-68(49.521mm,17.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-69(49.521mm,18.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-7(34.045mm,18.113mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-70(49.521mm,18.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-71(49.521mm,19.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-72(49.521mm,19.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-73(49.521mm,20.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-74(49.521mm,20.613mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-75(49.521mm,21.113mm) on Top Layer And Track (48.433mm,8.463mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-76(47.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-78(46.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-79(46.283mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-8(34.045mm,17.613mm) on Top Layer And Track (35.133mm,8.463mm)(35.133mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-80(45.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-81(45.283mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-82(44.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-83(44.283mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-84(43.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-86(42.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-87(42.283mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-88(41.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-89(41.283mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-90(40.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-91(40.283mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-92(39.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-94(38.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-95(38.283mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-96(37.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-97(37.283mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-98(36.783mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U1-99(36.283mm,22.851mm) on Top Layer And Track (35.133mm,21.763mm)(48.433mm,21.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad USB1-0(61.248mm,46.742mm) on Top Layer And Track (60.573mm,45.802mm)(60.573mm,48.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad USB1-0(61.248mm,46.742mm) on Top Layer And Track (60.573mm,45.802mm)(66.352mm,45.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad USB1-1(61.081mm,48.647mm) on Top Layer And Track (60.573mm,45.802mm)(60.573mm,48.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad USB1-3(61.081mm,49.942mm) on Top Layer And Track (61.843mm,49.942mm)(66.377mm,49.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad USB1-5(61.081mm,51.237mm) on Top Layer And Track (60.573mm,51.631mm)(60.573mm,54.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad X1-1(40.151mm,16.63mm) on Bottom Layer And Text "C10" (41.594mm,14.173mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad X1-1(40.151mm,16.63mm) on Bottom Layer And Track (37.65mm,17.485mm)(40.952mm,17.485mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad X1-1(40.151mm,16.63mm) on Bottom Layer And Track (39.911mm,17.612mm)(41.028mm,17.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad X1-1(40.151mm,16.63mm) on Bottom Layer And Track (40.952mm,13.675mm)(40.952mm,17.485mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad X1-1(40.151mm,16.63mm) on Bottom Layer And Track (41.054mm,16.469mm)(41.054mm,17.612mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.203mm]
Rule Violations :483

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Arc (24.968mm,20.091mm) on Top Overlay And Text "C6" (22.766mm,19.175mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (24.968mm,20.091mm) on Top Overlay And Text "LDO1" (24.486mm,19.406mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (33.922mm,25.234mm) on Top Overlay And Text "U1" (33.223mm,24.562mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :3

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02