<profile>

<section name = "Vivado HLS Report for 'Dig_compensator'" level="0">
<item name = "Date">Wed Jun 15 16:27:55 2016
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">digital_compensator</item>
<item name = "Solution">dbg_mode</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.16, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">37, 37, 38, 38, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2, 2, 1, -, -, 2, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 471</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 8, 1251, 2339</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 365</column>
<column name="Register">-, -, 583, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 10, 5, 18</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Dig_compensator_AXILiteS_s_axi_U">Dig_compensator_AXILiteS_s_axi, 2, 0, 354, 514</column>
<column name="Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp_U0">Dig_compensator_faddfsub_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="Dig_compensator_fcmp_32ns_32ns_1_1_U4">Dig_compensator_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U1">Dig_compensator_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
<column name="Dig_compensator_fmul_32ns_32ns_32_4_max_dsp_U2">Dig_compensator_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
<column name="Dig_compensator_sitofp_32ns_32_6_U3">Dig_compensator_sitofp_32ns_32_6, 0, 0, 340, 554</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_564_p2">+, 0, 0, 2, 2, 2</column>
<column name="sh_assign_fu_468_p2">+, 0, 0, 9, 8, 9</column>
<column name="tmp_4_i_i_fu_482_p2">-, 0, 0, 8, 7, 8</column>
<column name="tmp_13_fu_333_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_1_fu_262_p2">and, 0, 0, 14, 12, 12</column>
<column name="tmp_20_fu_417_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_22_fu_423_p2">and, 0, 0, 1, 1, 1</column>
<column name="cond1_fu_583_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="cond_fu_570_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="notlhs2_fu_381_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs4_fu_399_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notlhs_fu_315_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs3_fu_387_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs5_fu_405_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="notrhs_fu_321_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_12_fu_555_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_7_i_i_fu_512_p2">lshr, 0, 0, 63, 24, 24</column>
<column name="tmp_10_fu_327_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_18_fu_393_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_19_fu_411_p2">or, 0, 0, 1, 1, 1</column>
<column name="e_load_2_phi_fu_576_p3">select, 0, 0, 32, 1, 32</column>
<column name="sh_assign_1_fu_492_p3">select, 0, 0, 9, 1, 9</column>
<column name="tmp_26_fu_546_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_9_fu_339_p3">select, 0, 0, 32, 1, 32</column>
<column name="x_assign_fu_429_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_load_1_phi_fu_609_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_9_i_i_fu_518_p2">shl, 0, 0, 186, 62, 62</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">66, 37, 1, 37</column>
<column name="e_load_s_fu_110">32, 2, 32, 64</column>
<column name="grp_fu_219_opcode">2, 3, 2, 6</column>
<column name="grp_fu_219_p0">32, 4, 32, 128</column>
<column name="grp_fu_219_p1">32, 5, 32, 160</column>
<column name="grp_fu_223_p0">32, 3, 32, 96</column>
<column name="grp_fu_223_p1">32, 3, 32, 96</column>
<column name="grp_fu_233_p0">32, 3, 32, 96</column>
<column name="grp_fu_236_opcode">5, 3, 5, 15</column>
<column name="grp_fu_236_p0">32, 3, 32, 96</column>
<column name="grp_fu_236_p1">32, 3, 32, 96</column>
<column name="i_reg_208">2, 2, 2, 4</column>
<column name="params_coef_address0">2, 4, 2, 8</column>
<column name="y_load_s_fu_114">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">36, 0, 36, 0</column>
<column name="e_1">32, 0, 32, 0</column>
<column name="e_2">32, 0, 32, 0</column>
<column name="e_load_s_fu_110">32, 0, 32, 0</column>
<column name="e_reg_672">32, 0, 32, 0</column>
<column name="i_reg_208">2, 0, 2, 0</column>
<column name="params_vRef_read_reg_646">32, 0, 32, 0</column>
<column name="params_y_max_read_reg_641">32, 0, 32, 0</column>
<column name="reg_241">32, 0, 32, 0</column>
<column name="reg_246">32, 0, 32, 0</column>
<column name="reg_252">32, 0, 32, 0</column>
<column name="tmp_22_reg_728">1, 0, 1, 0</column>
<column name="tmp_26_reg_739">10, 0, 10, 0</column>
<column name="tmp_3_reg_694">32, 0, 32, 0</column>
<column name="tmp_8_reg_651">12, 0, 12, 0</column>
<column name="tmp_9_reg_714">32, 0, 32, 0</column>
<column name="tmp_s_reg_721">32, 0, 32, 0</column>
<column name="u_1_data_reg">10, 0, 10, 0</column>
<column name="u_1_vld_reg">0, 0, 1, 1</column>
<column name="v_measReal_reg_661">32, 0, 32, 0</column>
<column name="x_assign_reg_733">32, 0, 32, 0</column>
<column name="y_1">32, 0, 32, 0</column>
<column name="y_load_s_fu_114">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Dig_compensator, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Dig_compensator, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Dig_compensator, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Dig_compensator, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Dig_compensator, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Dig_compensator, return value</column>
<column name="v_meas">in, 12, ap_none, v_meas, scalar</column>
<column name="u">out, 10, ap_none, u, pointer</column>
</table>
</item>
</section>
</profile>
