

<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>pigeon.assembler.m328P_def &mdash; Pigeon Computer 0.1 documentation</title>
    
    <link rel="stylesheet" href="../../../_static/haiku.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../../_static/print.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    '../../../',
        VERSION:     '0.1',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="../../../_static/jquery.js"></script>
    <script type="text/javascript" src="../../../_static/underscore.js"></script>
    <script type="text/javascript" src="../../../_static/doctools.js"></script>
    <script type="text/javascript" src="../../../_static/theme_extras.js"></script>
    <link rel="top" title="Pigeon Computer 0.1 documentation" href="../../../index.html" />
    <link rel="up" title="Module code" href="../../index.html" /> 
  </head>
  <body>
      <div class="header"><h1 class="heading"><a href="../../../index.html">
          <span>Pigeon Computer 0.1 documentation</span></a></h1>
        <h2 class="heading"><span>pigeon.assembler.m328P_def</span></h2>
      </div>
      <div class="topnav">
      
        <p>
        <a class="uplink" href="../../../index.html">Contents</a>
        </p>

      </div>
      <div class="content">
        
        
  <h1>Source code for pigeon.assembler.m328P_def</h1><div class="highlight"><pre>
<span class="sd">&#39;&#39;&#39;</span>
<span class="sd">The following definitions are taken from the m328Pdef.inc file available</span>
<span class="sd">from the Amtel corporation as part of the suite of software tools they</span>
<span class="sd">provide.</span>

<span class="sd">For details on any of these consult the Amtel manuals, et. al.</span>
<span class="sd">&#39;&#39;&#39;</span>
<span class="kn">from</span> <span class="nn">util</span> <span class="kn">import</span> <span class="n">int2addr</span>


<span class="k">def</span> <span class="nf">_f</span><span class="p">(</span><span class="n">n</span><span class="p">):</span>
  <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="nb">str</span><span class="p">):</span>
    <span class="n">n</span> <span class="o">=</span> <span class="nb">int</span><span class="p">(</span><span class="n">n</span><span class="p">,</span> <span class="mi">16</span><span class="p">)</span>
  <span class="k">return</span> <span class="n">int2addr</span><span class="p">(</span><span class="n">n</span><span class="p">)</span>


<span class="n">_mark</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="nb">dir</span><span class="p">())</span>


<span class="c"># The following comment is from the Amtel m328Pdef.inc</span>

<span class="c">#***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************</span>
<span class="c">#***** Created: 2010-08-20 14:22 ******* Source: ATmega328P.xml **********</span>
<span class="c">#*************************************************************************</span>
<span class="c">#* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y</span>
<span class="c">#* </span>
<span class="c">#* Number            : AVR000</span>
<span class="c">#* File Name         : &quot;m328Pdef.inc&quot;</span>
<span class="c">#* Title             : Register/Bit Definitions for the ATmega328P</span>
<span class="c">#* Date              : 2010-08-20</span>
<span class="c">#* Version           : 2.35</span>
<span class="c">#* Support E-mail    : avr@atmel.com</span>
<span class="c">#* Target MCU        : ATmega328P</span>
<span class="c">#* </span>
<span class="c">#* DESCRIPTION</span>
<span class="c">#* When including this file in the assembly program file, all I/O register </span>
<span class="c">#* names and I/O register bit names appearing in the data book can be used.</span>
<span class="c">#* In addition, the six registers forming the three data pointers X, Y and </span>
<span class="c">#* Z have been assigned names XL - ZH. Highest RAM address for Internal </span>
<span class="c">#* SRAM is also defined </span>
<span class="c">#* </span>
<span class="c">#* The Register names are represented by their hexadecimal address.</span>
<span class="c">#* </span>
<span class="c">#* The Register Bit names are represented by their bit number (0-7).</span>
<span class="c">#* </span>
<span class="c">#* Please observe the difference in using the bit names with instructions</span>
<span class="c">#* such as &quot;sbr&quot;/&quot;cbr&quot; (set/clear bit in register) and &quot;sbrs&quot;/&quot;sbrc&quot;</span>
<span class="c">#* (skip if bit in register set/cleared). The following example illustrates</span>
<span class="c">#* this:</span>
<span class="c">#* </span>
<span class="c">#* in    r16,PORTB             #read PORTB latch</span>
<span class="c">#* sbr   r16,(1&lt;&lt;PB6)+(1&lt;&lt;PB5) #set PB6 and PB5 (use masks, not bit#)</span>
<span class="c">#* out   PORTB,r16             #output to PORTB</span>
<span class="c">#* </span>
<span class="c">#* in    r16,TIFR              #read the Timer Interrupt Flag Register</span>
<span class="c">#* sbrc  r16,TOV0              #test the overflow flag (use bit#)</span>
<span class="c">#* rjmp  TOV0_is_set           #jump if set</span>
<span class="c">#* ...                         #otherwise do something else</span>
<span class="c">#*************************************************************************</span>


<span class="c"># ***** I/O REGISTER DEFINITIONS *****************************************</span>
<span class="c"># NOTE:</span>
<span class="c"># Definitions marked &quot;MEMORY MAPPED&quot;are extended I/O ports</span>
<span class="c"># and cannot be used with IN/OUT instructions</span>

<span class="c">#: USART I/O Data Register</span>
<span class="n">UDR0</span>	<span class="o">=</span> <span class="s">&#39;0xc6&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: USART Baud Rate Register (low)</span>
<span class="n">UBRR0L</span>	<span class="o">=</span> <span class="s">&#39;0xc4&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: USART Baud Rate Register (high)</span>
<span class="n">UBRR0H</span>	<span class="o">=</span> <span class="s">&#39;0xc5&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: USART Control and Status Register C</span>
<span class="n">UCSR0C</span>	<span class="o">=</span> <span class="s">&#39;0xc2&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: USART Control and Status Register B</span>
<span class="n">UCSR0B</span>	<span class="o">=</span> <span class="s">&#39;0xc1&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: USART Control and Status Register A</span>
<span class="n">UCSR0A</span>	<span class="o">=</span> <span class="s">&#39;0xc0&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: TWI (Slave) Address Mask Register</span>
<span class="n">TWAMR</span>	<span class="o">=</span> <span class="s">&#39;0xbd&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: TWI Control Register</span>
<span class="n">TWCR</span>	<span class="o">=</span> <span class="s">&#39;0xbc&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: TWI Data Register</span>
<span class="n">TWDR</span>	<span class="o">=</span> <span class="s">&#39;0xbb&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: TWI (Slave) Address Register</span>
<span class="n">TWAR</span>	<span class="o">=</span> <span class="s">&#39;0xba&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: TWI Status Register</span>
<span class="n">TWSR</span>	<span class="o">=</span> <span class="s">&#39;0xb9&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: TWI Bit Rate Register</span>
<span class="n">TWBR</span>	<span class="o">=</span> <span class="s">&#39;0xb8&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ASSR</span>	<span class="o">=</span> <span class="s">&#39;0xb6&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: Timer/Counter2 Output Compare Register B</span>
<span class="n">OCR2B</span>	<span class="o">=</span> <span class="s">&#39;0xb4&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: Timer/Counter2 Output Compare Register A</span>
<span class="n">OCR2A</span>	<span class="o">=</span> <span class="s">&#39;0xb3&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCNT2</span>	<span class="o">=</span> <span class="s">&#39;0xb2&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR2B</span>	<span class="o">=</span> <span class="s">&#39;0xb1&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR2A</span>	<span class="o">=</span> <span class="s">&#39;0xb0&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR1BL</span>	<span class="o">=</span> <span class="s">&#39;0x8a&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR1BH</span>	<span class="o">=</span> <span class="s">&#39;0x8b&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR1AL</span>	<span class="o">=</span> <span class="s">&#39;0x88&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">OCR1AH</span>	<span class="o">=</span> <span class="s">&#39;0x89&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ICR1L</span>	<span class="o">=</span> <span class="s">&#39;0x86&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">ICR1H</span>	<span class="o">=</span> <span class="s">&#39;0x87&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCNT1L</span>	<span class="o">=</span> <span class="s">&#39;0x84&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCNT1H</span>	<span class="o">=</span> <span class="s">&#39;0x85&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR1C</span>	<span class="o">=</span> <span class="s">&#39;0x82&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR1B</span>	<span class="o">=</span> <span class="s">&#39;0x81&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TCCR1A</span>	<span class="o">=</span> <span class="s">&#39;0x80&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">DIDR1</span>	<span class="o">=</span> <span class="s">&#39;0x7f&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: Digital Input Disable Register 0</span>
<span class="n">DIDR0</span>	<span class="o">=</span> <span class="s">&#39;0x7e&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: ADC Multiplexer Selection Register</span>
<span class="n">ADMUX</span>	<span class="o">=</span> <span class="s">&#39;0x7c&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: ADC Control and Status Register B</span>
<span class="n">ADCSRB</span>	<span class="o">=</span> <span class="s">&#39;0x7b&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: ADC Control and Status Register A</span>
<span class="n">ADCSRA</span>	<span class="o">=</span> <span class="s">&#39;0x7a&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: The ADC Data Register (high)</span>
<span class="n">ADCH</span>	<span class="o">=</span> <span class="s">&#39;0x79&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: The ADC Data Register (low)</span>
<span class="n">ADCL</span>	<span class="o">=</span> <span class="s">&#39;0x78&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TIMSK2</span>	<span class="o">=</span> <span class="s">&#39;0x70&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TIMSK1</span>	<span class="o">=</span> <span class="s">&#39;0x6f&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">TIMSK0</span>	<span class="o">=</span> <span class="s">&#39;0x6e&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">PCMSK1</span>	<span class="o">=</span> <span class="s">&#39;0x6c&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">PCMSK2</span>	<span class="o">=</span> <span class="s">&#39;0x6d&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">PCMSK0</span>	<span class="o">=</span> <span class="s">&#39;0x6b&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">EICRA</span>	<span class="o">=</span> <span class="s">&#39;0x69&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#:</span>
<span class="n">PCICR</span>	<span class="o">=</span> <span class="s">&#39;0x68&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: Oscillator Calibration Register</span>
<span class="n">OSCCAL</span>	<span class="o">=</span> <span class="s">&#39;0x66&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: Power Reduction Register</span>
<span class="n">PRR</span>	<span class="o">=</span> <span class="s">&#39;0x64&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: Clock Prescale Register</span>
<span class="n">CLKPR</span>	<span class="o">=</span> <span class="s">&#39;0x61&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: Watchdog Timer Control Register</span>
<span class="n">WDTCSR</span>	<span class="o">=</span> <span class="s">&#39;0x60&#39;</span>	<span class="c"># MEMORY MAPPED</span>

<span class="c">#: Status Register</span>
<span class="n">SREG</span>	<span class="o">=</span> <span class="s">&#39;0x3f&#39;</span>

<span class="c">#: Stack Pointer (low)</span>
<span class="n">SPL</span>	<span class="o">=</span> <span class="s">&#39;0x3d&#39;</span>

<span class="c">#: Stack Pointer (high)</span>
<span class="n">SPH</span>	<span class="o">=</span> <span class="s">&#39;0x3e&#39;</span>

<span class="c">#: Store Program Memory Control and Status Register</span>
<span class="n">SPMCSR</span>	<span class="o">=</span> <span class="s">&#39;0x37&#39;</span>

<span class="c">#: MCU Control Register</span>
<span class="n">MCUCR</span>	<span class="o">=</span> <span class="s">&#39;0x35&#39;</span>

<span class="c">#: MCU Status Register</span>
<span class="n">MCUSR</span>	<span class="o">=</span> <span class="s">&#39;0x34&#39;</span>

<span class="c">#: Sleep Mode Control Register</span>
<span class="n">SMCR</span>	<span class="o">=</span> <span class="s">&#39;0x33&#39;</span>

<span class="c">#: Analog Comparator Control and Status Register</span>
<span class="n">ACSR</span>	<span class="o">=</span> <span class="s">&#39;0x30&#39;</span>

<span class="c">#:</span>
<span class="n">SPDR</span>	<span class="o">=</span> <span class="s">&#39;0x2e&#39;</span>

<span class="c">#:</span>
<span class="n">SPSR</span>	<span class="o">=</span> <span class="s">&#39;0x2d&#39;</span>

<span class="c">#:</span>
<span class="n">SPCR</span>	<span class="o">=</span> <span class="s">&#39;0x2c&#39;</span>

<span class="c">#:</span>
<span class="n">GPIOR2</span>	<span class="o">=</span> <span class="s">&#39;0x2b&#39;</span>

<span class="c">#:</span>
<span class="n">GPIOR1</span>	<span class="o">=</span> <span class="s">&#39;0x2a&#39;</span>

<span class="c">#: Timer/Counter2 Output Compare Register B</span>
<span class="n">OCR0B</span>	<span class="o">=</span> <span class="s">&#39;0x28&#39;</span>

<span class="c">#: Timer/Counter2 Output Compare Register A</span>
<span class="n">OCR0A</span>	<span class="o">=</span> <span class="s">&#39;0x27&#39;</span>

<span class="c">#:</span>
<span class="n">TCNT0</span>	<span class="o">=</span> <span class="s">&#39;0x26&#39;</span>

<span class="c">#:</span>
<span class="n">TCCR0B</span>	<span class="o">=</span> <span class="s">&#39;0x25&#39;</span>

<span class="c">#:</span>
<span class="n">TCCR0A</span>	<span class="o">=</span> <span class="s">&#39;0x24&#39;</span>

<span class="c">#:</span>
<span class="n">GTCCR</span>	<span class="o">=</span> <span class="s">&#39;0x23&#39;</span>

<span class="c">#: The EEPROM Address Register (high)</span>
<span class="n">EEARH</span>	<span class="o">=</span> <span class="s">&#39;0x22&#39;</span>

<span class="c">#: The EEPROM Address Register (low)</span>
<span class="n">EEARL</span>	<span class="o">=</span> <span class="s">&#39;0x21&#39;</span>

<span class="c">#: The EEPROM Data Register</span>
<span class="n">EEDR</span>	<span class="o">=</span> <span class="s">&#39;0x20&#39;</span>

<span class="c">#: The EEPROM Control Register</span>
<span class="n">EECR</span>	<span class="o">=</span> <span class="s">&#39;0x1f&#39;</span>

<span class="c">#:</span>
<span class="n">GPIOR0</span>	<span class="o">=</span> <span class="s">&#39;0x1e&#39;</span>

<span class="c">#:</span>
<span class="n">EIMSK</span>	<span class="o">=</span> <span class="s">&#39;0x1d&#39;</span>

<span class="c">#:</span>
<span class="n">EIFR</span>	<span class="o">=</span> <span class="s">&#39;0x1c&#39;</span>

<span class="c">#:</span>
<span class="n">PCIFR</span>	<span class="o">=</span> <span class="s">&#39;0x1b&#39;</span>

<span class="c">#:</span>
<span class="n">TIFR2</span>	<span class="o">=</span> <span class="s">&#39;0x17&#39;</span>

<span class="c">#:</span>
<span class="n">TIFR1</span>	<span class="o">=</span> <span class="s">&#39;0x16&#39;</span>

<span class="c">#:</span>
<span class="n">TIFR0</span>	<span class="o">=</span> <span class="s">&#39;0x15&#39;</span>

<span class="c">#:</span>
<span class="n">PORTD</span>	<span class="o">=</span> <span class="s">&#39;0x0b&#39;</span>

<span class="c">#:</span>
<span class="n">DDRD</span>	<span class="o">=</span> <span class="s">&#39;0x0a&#39;</span>

<span class="c">#:</span>
<span class="n">PIND</span>	<span class="o">=</span> <span class="s">&#39;0x09&#39;</span>

<span class="c">#:</span>
<span class="n">PORTC</span>	<span class="o">=</span> <span class="s">&#39;0x08&#39;</span>

<span class="c">#:</span>
<span class="n">DDRC</span>	<span class="o">=</span> <span class="s">&#39;0x07&#39;</span>

<span class="c">#:</span>
<span class="n">PINC</span>	<span class="o">=</span> <span class="s">&#39;0x06&#39;</span>

<span class="c">#:</span>
<span class="n">PORTB</span>	<span class="o">=</span> <span class="s">&#39;0x05&#39;</span>

<span class="c">#:</span>
<span class="n">DDRB</span>	<span class="o">=</span> <span class="s">&#39;0x04&#39;</span>

<span class="c">#:</span>
<span class="n">PINB</span>	<span class="o">=</span> <span class="s">&#39;0x03&#39;</span>


<span class="c">#########################################################################</span>
<span class="c">#########################################################################</span>
<span class="c">###</span>
<span class="c">###   USART</span>
<span class="c">###</span>
<span class="c">#########################################################################</span>
<span class="c">#########################################################################</span>


<span class="c">#########################################################################</span>
<span class="c">## UDR0 - USART I/O Data Register</span>
<span class="c">#########################################################################</span>

<span class="c">#: USART I/O Data Register bit 0</span>
<span class="n">UDR0_0</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: USART I/O Data Register bit 1</span>
<span class="n">UDR0_1</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: USART I/O Data Register bit 2</span>
<span class="n">UDR0_2</span>	<span class="o">=</span> <span class="mi">2</span>	

<span class="c">#: USART I/O Data Register bit 3</span>
<span class="n">UDR0_3</span>	<span class="o">=</span> <span class="mi">3</span>	

<span class="c">#: USART I/O Data Register bit 4</span>
<span class="n">UDR0_4</span>	<span class="o">=</span> <span class="mi">4</span>	

<span class="c">#: USART I/O Data Register bit 5</span>
<span class="n">UDR0_5</span>	<span class="o">=</span> <span class="mi">5</span>	

<span class="c">#: USART I/O Data Register bit 6</span>
<span class="n">UDR0_6</span>	<span class="o">=</span> <span class="mi">6</span>	

<span class="c">#: USART I/O Data Register bit 7</span>
<span class="n">UDR0_7</span>	<span class="o">=</span> <span class="mi">7</span>	


<span class="c">#########################################################################</span>
<span class="c">## UCSR0A - USART Control and Status Register A</span>
<span class="c">#########################################################################</span>

<span class="c">#: UCSR0A - USART Control and Status Register A</span>
<span class="c">#:</span>
<span class="c">#: Multi-processor Communication Mode</span>
<span class="n">MPCM0</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: UCSR0A - USART Control and Status Register A</span>
<span class="c">#:</span>
<span class="c">#: Double the USART transmission speed</span>
<span class="n">U2X0</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: UCSR0A - USART Control and Status Register A</span>
<span class="c">#:</span>
<span class="c">#: Parity Error</span>
<span class="n">UPE0</span>	<span class="o">=</span> <span class="mi">2</span>

<span class="c">#: UCSR0A - USART Control and Status Register A</span>
<span class="c">#:</span>
<span class="c">#: Data overRun</span>
<span class="n">DOR0</span>	<span class="o">=</span> <span class="mi">3</span>

<span class="c">#: UCSR0A - USART Control and Status Register A</span>
<span class="c">#:</span>
<span class="c">#: Framing Error</span>
<span class="n">FE0</span>	<span class="o">=</span> <span class="mi">4</span>

<span class="c">#: UCSR0A - USART Control and Status Register A</span>
<span class="c">#:</span>
<span class="c">#: USART Data Register Empty</span>
<span class="n">UDRE0</span>	<span class="o">=</span> <span class="mi">5</span>

<span class="c">#: UCSR0A - USART Control and Status Register A</span>
<span class="c">#:</span>
<span class="c">#: USART Transmitt Complete</span>
<span class="n">TXC0</span>	<span class="o">=</span> <span class="mi">6</span>

<span class="c">#: UCSR0A - USART Control and Status Register A</span>
<span class="c">#:</span>
<span class="c">#: USART Receive Complete</span>
<span class="n">RXC0</span>	<span class="o">=</span> <span class="mi">7</span>


<span class="c">#########################################################################</span>
<span class="c">## UCSR0B - USART Control and Status Register B</span>
<span class="c">#########################################################################</span>

<span class="c">#: UCSR0B - USART Control and Status Register B</span>
<span class="c">#:</span>
<span class="c">#: Transmit Data Bit 8</span>
<span class="n">TXB80</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: UCSR0B - USART Control and Status Register B</span>
<span class="c">#:</span>
<span class="c">#: Receive Data Bit 8</span>
<span class="n">RXB80</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: UCSR0B - USART Control and Status Register B</span>
<span class="c">#:</span>
<span class="c">#: Character Size</span>
<span class="n">UCSZ02</span>	<span class="o">=</span> <span class="mi">2</span>

<span class="c">#: UCSR0B - USART Control and Status Register B</span>
<span class="c">#:</span>
<span class="c">#: Transmitter Enable</span>
<span class="n">TXEN0</span>	<span class="o">=</span> <span class="mi">3</span>

<span class="c">#: UCSR0B - USART Control and Status Register B</span>
<span class="c">#:</span>
<span class="c">#: Receiver Enable</span>
<span class="n">RXEN0</span>	<span class="o">=</span> <span class="mi">4</span>

<span class="c">#: UCSR0B - USART Control and Status Register B</span>
<span class="c">#:</span>
<span class="c">#: USART Data register Empty Interrupt Enable</span>
<span class="n">UDRIE0</span>	<span class="o">=</span> <span class="mi">5</span>

<span class="c">#: UCSR0B - USART Control and Status Register B</span>
<span class="c">#:</span>
<span class="c">#: TX Complete Interrupt Enable</span>
<span class="n">TXCIE0</span>	<span class="o">=</span> <span class="mi">6</span>

<span class="c">#: UCSR0B - USART Control and Status Register B</span>
<span class="c">#:</span>
<span class="c">#: RX Complete Interrupt Enable</span>
<span class="n">RXCIE0</span>	<span class="o">=</span> <span class="mi">7</span>


<span class="c">#########################################################################</span>
<span class="c">## UCSR0C - USART Control and Status Register C</span>
<span class="c">#########################################################################</span>

<span class="c">#: UCSR0C - USART Control and Status Register C</span>
<span class="c">#:</span>
<span class="c">#: Clock Polarity</span>
<span class="n">UCPOL0</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: UCSR0C - USART Control and Status Register C</span>
<span class="c">#:</span>
<span class="c">#: Character Size</span>
<span class="n">UCSZ00</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: UCSR0C - USART Control and Status Register C</span>
<span class="c">#:</span>
<span class="c">#: Character Size</span>
<span class="n">UCSZ01</span>	<span class="o">=</span> <span class="mi">2</span>

<span class="c">#: UCSR0C - USART Control and Status Register C</span>
<span class="c">#:</span>
<span class="c">#: Stop Bit Select</span>
<span class="n">USBS0</span>	<span class="o">=</span> <span class="mi">3</span>

<span class="c">#: UCSR0C - USART Control and Status Register C</span>
<span class="c">#:</span>
<span class="c">#: Parity Mode Bit 0</span>
<span class="n">UPM00</span>	<span class="o">=</span> <span class="mi">4</span>

<span class="c">#: UCSR0C - USART Control and Status Register C</span>
<span class="c">#:</span>
<span class="c">#: Parity Mode Bit 1</span>
<span class="n">UPM01</span>	<span class="o">=</span> <span class="mi">5</span>

<span class="c">#: UCSR0C - USART Control and Status Register C</span>
<span class="c">#:</span>
<span class="c">#: USART Mode Select</span>
<span class="n">UMSEL00</span>	<span class="o">=</span> <span class="mi">6</span>

<span class="c">#: UCSR0C - USART Control and Status Register C</span>
<span class="c">#:</span>
<span class="c">#: USART Mode Select</span>
<span class="n">UMSEL01</span>	<span class="o">=</span> <span class="mi">7</span>


<span class="c">#########################################################################</span>
<span class="c">## USART Baud Rate Register </span>
<span class="c">#########################################################################</span>

<span class="c">#: USART Baud Rate Register Low Byte bit 0</span>
<span class="n">UBRR0</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: USART Baud Rate Register Low Byte bit 1</span>
<span class="n">UBRR1</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: USART Baud Rate Register Low Byte bit 2</span>
<span class="n">UBRR2</span>	<span class="o">=</span> <span class="mi">2</span>

<span class="c">#: USART Baud Rate Register Low Byte bit 3</span>
<span class="n">UBRR3</span>	<span class="o">=</span> <span class="mi">3</span>

<span class="c">#: USART Baud Rate Register Low Byte bit 4</span>
<span class="n">UBRR4</span>	<span class="o">=</span> <span class="mi">4</span>

<span class="c">#: USART Baud Rate Register Low Byte bit 5</span>
<span class="n">UBRR5</span>	<span class="o">=</span> <span class="mi">5</span>

<span class="c">#: USART Baud Rate Register Low Byte bit 6</span>
<span class="n">UBRR6</span>	<span class="o">=</span> <span class="mi">6</span>

<span class="c">#: USART Baud Rate Register Low Byte bit 7</span>
<span class="n">UBRR7</span>	<span class="o">=</span> <span class="mi">7</span>

<span class="c">#: UBRR0H - USART Baud Rate Register High Byte bit 8</span>
<span class="n">UBRR8</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: UBRR0H - USART Baud Rate Register High Byte bit 9</span>
<span class="n">UBRR9</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: UBRR0H - USART Baud Rate Register High Byte bit 10</span>
<span class="n">UBRR10</span>	<span class="o">=</span> <span class="mi">2</span>

<span class="c">#: UBRR0H - USART Baud Rate Register High Byte bit 11</span>
<span class="n">UBRR11</span>	<span class="o">=</span> <span class="mi">3</span>


<span class="c">#########################################################################</span>
<span class="c">#########################################################################</span>
<span class="c">###</span>
<span class="c">###   TWI</span>
<span class="c">###</span>
<span class="c">#########################################################################</span>
<span class="c">#########################################################################</span>


<span class="c">#########################################################################</span>
<span class="c">## TWAMR - TWI Address Mask Register</span>
<span class="c">#########################################################################</span>

<span class="c">#: TWAMR - TWI Address Mask Register bit 0</span>
<span class="n">TWAM0</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: TWAMR - TWI Address Mask Register bit 1</span>
<span class="n">TWAM1</span>	<span class="o">=</span> <span class="mi">2</span>

<span class="c">#: TWAMR - TWI Address Mask Register bit 2</span>
<span class="n">TWAM2</span>	<span class="o">=</span> <span class="mi">3</span>

<span class="c">#: TWAMR - TWI Address Mask Register bit 3</span>
<span class="n">TWAM3</span>	<span class="o">=</span> <span class="mi">4</span>

<span class="c">#: TWAMR - TWI Address Mask Register bit 4</span>
<span class="n">TWAM4</span>	<span class="o">=</span> <span class="mi">5</span>

<span class="c">#: TWAMR - TWI Address Mask Register bit 5</span>
<span class="n">TWAM5</span>	<span class="o">=</span> <span class="mi">6</span>

<span class="c">#: TWAMR - TWI Address Mask Register bit 6</span>
<span class="n">TWAM6</span>	<span class="o">=</span> <span class="mi">7</span>


<span class="c">#########################################################################</span>
<span class="c">## TWBR - TWI Bit Rate register</span>
<span class="c">#########################################################################</span>

<span class="c">#: TWBR - TWI Bit Rate register bit 0</span>
<span class="n">TWBR0</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: TWBR - TWI Bit Rate register bit 1</span>
<span class="n">TWBR1</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: TWBR - TWI Bit Rate register bit 2</span>
<span class="n">TWBR2</span>	<span class="o">=</span> <span class="mi">2</span>

<span class="c">#: TWBR - TWI Bit Rate register bit 3</span>
<span class="n">TWBR3</span>	<span class="o">=</span> <span class="mi">3</span>

<span class="c">#: TWBR - TWI Bit Rate register bit 4</span>
<span class="n">TWBR4</span>	<span class="o">=</span> <span class="mi">4</span>

<span class="c">#: TWBR - TWI Bit Rate register bit 5</span>
<span class="n">TWBR5</span>	<span class="o">=</span> <span class="mi">5</span>

<span class="c">#: TWBR - TWI Bit Rate register bit 6</span>
<span class="n">TWBR6</span>	<span class="o">=</span> <span class="mi">6</span>

<span class="c">#: TWBR - TWI Bit Rate register bit 7</span>
<span class="n">TWBR7</span>	<span class="o">=</span> <span class="mi">7</span>


<span class="c">#########################################################################</span>
<span class="c">## TWCR - TWI Control Register</span>
<span class="c">#########################################################################</span>

<span class="c">#: TWI Interrupt Enable</span>
<span class="n">TWIE</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: TWI Enable Bit</span>
<span class="n">TWEN</span>	<span class="o">=</span> <span class="mi">2</span>

<span class="c">#: TWI Write Collition Flag</span>
<span class="n">TWWC</span>	<span class="o">=</span> <span class="mi">3</span>

<span class="c">#: TWI Stop Condition Bit</span>
<span class="n">TWSTO</span>	<span class="o">=</span> <span class="mi">4</span>

<span class="c">#: TWI Start Condition Bit</span>
<span class="n">TWSTA</span>	<span class="o">=</span> <span class="mi">5</span>

<span class="c">#: TWI Enable Acknowledge Bit</span>
<span class="n">TWEA</span>	<span class="o">=</span> <span class="mi">6</span>

<span class="c">#: TWI Interrupt Flag</span>
<span class="n">TWINT</span>	<span class="o">=</span> <span class="mi">7</span>


<span class="c">#########################################################################</span>
<span class="c"># TWSR - TWI Status Register</span>
<span class="c">#########################################################################</span>

<span class="c">#: TWI Prescaler</span>
<span class="n">TWPS0</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: TWI Prescaler</span>
<span class="n">TWPS1</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: TWI Status</span>
<span class="n">TWS3</span>	<span class="o">=</span> <span class="mi">3</span>

<span class="c">#: TWI Status</span>
<span class="n">TWS4</span>	<span class="o">=</span> <span class="mi">4</span>

<span class="c">#: TWI Status</span>
<span class="n">TWS5</span>	<span class="o">=</span> <span class="mi">5</span>

<span class="c">#: TWI Status</span>
<span class="n">TWS6</span>	<span class="o">=</span> <span class="mi">6</span>

<span class="c">#: TWI Status</span>
<span class="n">TWS7</span>	<span class="o">=</span> <span class="mi">7</span>


<span class="c">#########################################################################</span>
<span class="c"># TWDR - TWI Data register</span>
<span class="c">#########################################################################</span>

<span class="n">TWD0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: TWI Data Register Bit 0</span>
<span class="n">TWD1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: TWI Data Register Bit 1</span>
<span class="n">TWD2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: TWI Data Register Bit 2</span>
<span class="n">TWD3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: TWI Data Register Bit 3</span>
<span class="n">TWD4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: TWI Data Register Bit 4</span>
<span class="n">TWD5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: TWI Data Register Bit 5</span>
<span class="n">TWD6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: TWI Data Register Bit 6</span>
<span class="n">TWD7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: TWI Data Register Bit 7</span>

<span class="c"># TWAR - TWI (Slave) Address register</span>
<span class="n">TWGCE</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: TWI General Call Recognition Enable Bit</span>
<span class="n">TWA0</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: TWI (Slave) Address register Bit 0</span>
<span class="n">TWA1</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: TWI (Slave) Address register Bit 1</span>
<span class="n">TWA2</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: TWI (Slave) Address register Bit 2</span>
<span class="n">TWA3</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: TWI (Slave) Address register Bit 3</span>
<span class="n">TWA4</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: TWI (Slave) Address register Bit 4</span>
<span class="n">TWA5</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: TWI (Slave) Address register Bit 5</span>
<span class="n">TWA6</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: TWI (Slave) Address register Bit 6</span>


<span class="c"># ***** TIMER_COUNTER_1 **************</span>
<span class="c"># TIMSK1 - Timer/Counter Interrupt Mask Register</span>
<span class="n">TOIE1</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter1 Overflow Interrupt Enable</span>
<span class="n">OCIE1A</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Timer/Counter1 Output CompareA Match Interrupt Enable</span>
<span class="n">OCIE1B</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Timer/Counter1 Output CompareB Match Interrupt Enable</span>
<span class="n">ICIE1</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Timer/Counter1 Input Capture Interrupt Enable</span>

<span class="c"># TIFR1 - Timer/Counter Interrupt Flag register</span>
<span class="n">TOV1</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter1 Overflow Flag</span>
<span class="n">OCF1A</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Output Compare Flag 1A</span>
<span class="n">OCF1B</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Output Compare Flag 1B</span>
<span class="n">ICF1</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Input Capture Flag 1</span>

<span class="c"># TCCR1A - Timer/Counter1 Control Register A</span>
<span class="n">WGM10</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Waveform Generation Mode</span>
<span class="n">WGM11</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Waveform Generation Mode</span>
<span class="n">COM1B0</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Compare Output Mode 1B, bit 0</span>
<span class="n">COM1B1</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Compare Output Mode 1B, bit 1</span>
<span class="n">COM1A0</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Comparet Ouput Mode 1A, bit 0</span>
<span class="n">COM1A1</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Compare Output Mode 1A, bit 1</span>

<span class="c"># TCCR1B - Timer/Counter1 Control Register B</span>
<span class="n">CS10</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Prescaler source of Timer/Counter 1</span>
<span class="n">CS11</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Prescaler source of Timer/Counter 1</span>
<span class="n">CS12</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Prescaler source of Timer/Counter 1</span>
<span class="n">WGM12</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Waveform Generation Mode</span>
<span class="n">WGM13</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Waveform Generation Mode</span>
<span class="n">ICES1</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Input Capture 1 Edge Select</span>
<span class="n">ICNC1</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Input Capture 1 Noise Canceler</span>

<span class="c"># TCCR1C - Timer/Counter1 Control Register C</span>
<span class="n">FOC1B</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: TCCR1C - Timer/Counter1 Control Register C</span>
<span class="n">FOC1A</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: TCCR1C - Timer/Counter1 Control Register C</span>

<span class="c"># GTCCR - General Timer/Counter Control Register</span>
<span class="n">PSRSYNC</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Prescaler Reset Timer/Counter1 and Timer/Counter0</span>
<span class="n">TSM</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Timer/Counter Synchronization Mode</span>


<span class="c"># ***** TIMER_COUNTER_2 **************</span>
<span class="c"># TIMSK2 - Timer/Counter Interrupt Mask register</span>
<span class="n">TOIE2</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter2 Overflow Interrupt Enable</span>
<span class="c">##TOIE2A	= TOIE2	# For compatibility</span>
<span class="n">OCIE2A</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Timer/Counter2 Output Compare Match A Interrupt Enable</span>
<span class="n">OCIE2B</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Timer/Counter2 Output Compare Match B Interrupt Enable</span>

<span class="c"># TIFR2 - Timer/Counter Interrupt Flag Register</span>
<span class="n">TOV2</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter2 Overflow Flag</span>
<span class="n">OCF2A</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Output Compare Flag 2A</span>
<span class="n">OCF2B</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Output Compare Flag 2B</span>

<span class="c"># TCCR2A - Timer/Counter2 Control Register A</span>
<span class="n">WGM20</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Waveform Genration Mode</span>
<span class="n">WGM21</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Waveform Genration Mode</span>
<span class="n">COM2B0</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Compare Output Mode bit 0</span>
<span class="n">COM2B1</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Compare Output Mode bit 1</span>
<span class="n">COM2A0</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Compare Output Mode bit 1</span>
<span class="n">COM2A1</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Compare Output Mode bit 1</span>

<span class="c"># TCCR2B - Timer/Counter2 Control Register B</span>
<span class="n">CS20</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Clock Select bit 0</span>
<span class="n">CS21</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Clock Select bit 1</span>
<span class="n">CS22</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Clock Select bit 2</span>
<span class="n">WGM22</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Waveform Generation Mode</span>
<span class="n">FOC2B</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Force Output Compare B</span>
<span class="n">FOC2A</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Force Output Compare A</span>

<span class="c"># TCNT2 - Timer/Counter2</span>
<span class="n">TCNT2_0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter 2 bit 0</span>
<span class="n">TCNT2_1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Timer/Counter 2 bit 1</span>
<span class="n">TCNT2_2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Timer/Counter 2 bit 2</span>
<span class="n">TCNT2_3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Timer/Counter 2 bit 3</span>
<span class="n">TCNT2_4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Timer/Counter 2 bit 4</span>
<span class="n">TCNT2_5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Timer/Counter 2 bit 5</span>
<span class="n">TCNT2_6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Timer/Counter 2 bit 6</span>
<span class="n">TCNT2_7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Timer/Counter 2 bit 7</span>

<span class="c"># OCR2A - Timer/Counter2 Output Compare Register A</span>
<span class="n">OCR2A_0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 0</span>
<span class="n">OCR2A_1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 1</span>
<span class="n">OCR2A_2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 2</span>
<span class="n">OCR2A_3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 3</span>
<span class="n">OCR2A_4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 4</span>
<span class="n">OCR2A_5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 5</span>
<span class="n">OCR2A_6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 6</span>
<span class="n">OCR2A_7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 7</span>

<span class="c"># OCR2B - Timer/Counter2 Output Compare Register B</span>
<span class="n">OCR2B_0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 0</span>
<span class="n">OCR2B_1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 1</span>
<span class="n">OCR2B_2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 2</span>
<span class="n">OCR2B_3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 3</span>
<span class="n">OCR2B_4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 4</span>
<span class="n">OCR2B_5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 5</span>
<span class="n">OCR2B_6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 6</span>
<span class="n">OCR2B_7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Timer/Counter2 Output Compare Register Bit 7</span>

<span class="c"># ASSR - Asynchronous Status Register</span>
<span class="n">TCR2BUB</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter Control Register2 Update Busy</span>
<span class="n">TCR2AUB</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Timer/Counter Control Register2 Update Busy</span>
<span class="n">OCR2BUB</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Output Compare Register 2 Update Busy</span>
<span class="n">OCR2AUB</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Output Compare Register2 Update Busy</span>
<span class="n">TCN2UB</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Timer/Counter2 Update Busy</span>
<span class="n">AS2</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Asynchronous Timer/Counter2</span>
<span class="n">EXCLK</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Enable External Clock Input</span>

<span class="c"># GTCCR - General Timer Counter Control register</span>
<span class="n">PSRASY</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c"># :Prescaler Reset Timer/Counter2</span>
<span class="c">##PSR2	= PSRASY	# For compatibility</span>
<span class="n">TSM</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Timer/Counter Synchronization Mode</span>



<span class="c"># ***** AD_CONVERTER *****************</span>
<span class="c"># ADMUX - The ADC multiplexer Selection Register</span>
<span class="n">MUX0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Analog Channel and Gain Selection Bits</span>
<span class="n">MUX1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Analog Channel and Gain Selection Bits</span>
<span class="n">MUX2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Analog Channel and Gain Selection Bits</span>
<span class="n">MUX3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Analog Channel and Gain Selection Bits</span>
<span class="n">ADLAR</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Left Adjust Result</span>
<span class="n">REFS0</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Reference Selection Bit 0</span>
<span class="n">REFS1</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Reference Selection Bit 1</span>

<span class="c"># ADCSRA - The ADC Control and Status register A</span>
<span class="n">ADPS0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: ADC  Prescaler Select Bits</span>
<span class="n">ADPS1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: ADC  Prescaler Select Bits</span>
<span class="n">ADPS2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: ADC  Prescaler Select Bits</span>
<span class="n">ADIE</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: ADC Interrupt Enable</span>
<span class="n">ADIF</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: ADC Interrupt Flag</span>
<span class="n">ADATE</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: ADC  Auto Trigger Enable</span>
<span class="n">ADSC</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: ADC Start Conversion</span>
<span class="n">ADEN</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: ADC Enable</span>

<span class="c"># ADCSRB - The ADC Control and Status register B</span>
<span class="n">ADTS0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: ADC Auto Trigger Source bit 0</span>
<span class="n">ADTS1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: ADC Auto Trigger Source bit 1</span>
<span class="n">ADTS2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: ADC Auto Trigger Source bit 2</span>
<span class="n">ACME</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c"># </span>

<span class="c"># ADCH - ADC Data Register High Byte</span>
<span class="n">ADCH0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: ADC Data Register High Byte Bit 0</span>
<span class="n">ADCH1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: ADC Data Register High Byte Bit 1</span>
<span class="n">ADCH2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: ADC Data Register High Byte Bit 2</span>
<span class="n">ADCH3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: ADC Data Register High Byte Bit 3</span>
<span class="n">ADCH4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: ADC Data Register High Byte Bit 4</span>
<span class="n">ADCH5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: ADC Data Register High Byte Bit 5</span>
<span class="n">ADCH6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: ADC Data Register High Byte Bit 6</span>
<span class="n">ADCH7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: ADC Data Register High Byte Bit 7</span>

<span class="c"># ADCL - ADC Data Register Low Byte</span>
<span class="n">ADCL0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: ADC Data Register Low Byte Bit 0</span>
<span class="n">ADCL1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: ADC Data Register Low Byte Bit 1</span>
<span class="n">ADCL2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: ADC Data Register Low Byte Bit 2</span>
<span class="n">ADCL3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: ADC Data Register Low Byte Bit 3</span>
<span class="n">ADCL4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: ADC Data Register Low Byte Bit 4</span>
<span class="n">ADCL5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: ADC Data Register Low Byte Bit 5</span>
<span class="n">ADCL6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: ADC Data Register Low Byte Bit 6</span>
<span class="n">ADCL7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: ADC Data Register Low Byte Bit 7</span>

<span class="c"># DIDR0 - Digital Input Disable Register</span>
<span class="n">ADC0D</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Digital Input Disable Bit 0</span>
<span class="n">ADC1D</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Digital Input Disable Bit 1</span>
<span class="n">ADC2D</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Digital Input Disable Bit 2</span>
<span class="n">ADC3D</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Digital Input Disable Bit 3</span>
<span class="n">ADC4D</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Digital Input Disable Bit 4</span>
<span class="n">ADC5D</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Digital Input Disable Bit 5</span>


<span class="c"># ***** ANALOG_COMPARATOR ************</span>
<span class="c"># ACSR - Analog Comparator Control And Status Register</span>
<span class="n">ACIS0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Analog Comparator Interrupt Mode Select bit 0</span>
<span class="n">ACIS1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Analog Comparator Interrupt Mode Select bit 1</span>
<span class="n">ACIC</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Analog Comparator Input Capture Enable</span>
<span class="n">ACIE</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Analog Comparator Interrupt Enable</span>
<span class="n">ACI</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Analog Comparator Interrupt Flag</span>
<span class="n">ACO</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Analog Compare Output</span>
<span class="n">ACBG</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Analog Comparator Bandgap Select</span>
<span class="n">ACD</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Analog Comparator Disable</span>

<span class="c"># DIDR1 - Digital Input Disable Register 1</span>
<span class="n">AIN0D</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: AIN0 Digital Input Disable</span>
<span class="n">AIN1D</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: AIN1 Digital Input Disable</span>


<span class="c"># ***** PORTB ************************</span>
<span class="c"># PORTB - Port B Data Register</span>
<span class="n">PORTB0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port B Data Register bit 0</span>
<span class="n">PB0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port B Data Register bit 0</span>
<span class="n">PORTB1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port B Data Register bit 1</span>
<span class="n">PB1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port B Data Register bit 1</span>
<span class="n">PORTB2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port B Data Register bit 2</span>
<span class="n">PB2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port B Data Register bit 2</span>
<span class="n">PORTB3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port B Data Register bit 3</span>
<span class="n">PB3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port B Data Register bit 3</span>
<span class="n">PORTB4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port B Data Register bit 4</span>
<span class="n">PB4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port B Data Register bit 4</span>
<span class="n">PORTB5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port B Data Register bit 5</span>
<span class="n">PB5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port B Data Register bit 5</span>
<span class="n">PORTB6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port B Data Register bit 6</span>
<span class="n">PB6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port B Data Register bit 6</span>
<span class="n">PORTB7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Port B Data Register bit 7</span>
<span class="n">PB7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Port B Data Register bit 7</span>

<span class="c"># DDRB - Port B Data Direction Register</span>
<span class="n">DDB0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port B Data Direction Register bit 0</span>
<span class="n">DDB1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port B Data Direction Register bit 1</span>
<span class="n">DDB2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port B Data Direction Register bit 2</span>
<span class="n">DDB3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port B Data Direction Register bit 3</span>
<span class="n">DDB4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port B Data Direction Register bit 4</span>
<span class="n">DDB5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port B Data Direction Register bit 5</span>
<span class="n">DDB6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port B Data Direction Register bit 6</span>
<span class="n">DDB7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Port B Data Direction Register bit 7</span>

<span class="c"># PINB - Port B Input Pins</span>
<span class="n">PINB0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port B Input Pins bit 0</span>
<span class="n">PINB1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port B Input Pins bit 1</span>
<span class="n">PINB2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port B Input Pins bit 2</span>
<span class="n">PINB3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port B Input Pins bit 3</span>
<span class="n">PINB4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port B Input Pins bit 4</span>
<span class="n">PINB5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port B Input Pins bit 5</span>
<span class="n">PINB6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port B Input Pins bit 6</span>
<span class="n">PINB7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Port B Input Pins bit 7</span>


<span class="c"># ***** PORTC ************************</span>
<span class="c"># PORTC - Port C Data Register</span>
<span class="n">PORTC0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port C Data Register bit 0</span>
<span class="n">PC0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c"># For compatibility</span>
<span class="n">PORTC1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port C Data Register bit 1</span>
<span class="n">PC1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c"># For compatibility</span>
<span class="n">PORTC2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port C Data Register bit 2</span>
<span class="n">PC2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c"># For compatibility</span>
<span class="n">PORTC3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port C Data Register bit 3</span>
<span class="n">PC3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c"># For compatibility</span>
<span class="n">PORTC4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port C Data Register bit 4</span>
<span class="n">PC4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c"># For compatibility</span>
<span class="n">PORTC5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port C Data Register bit 5</span>
<span class="n">PC5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c"># For compatibility</span>
<span class="n">PORTC6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port C Data Register bit 6</span>
<span class="n">PC6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c"># For compatibility</span>

<span class="c"># DDRC - Port C Data Direction Register</span>
<span class="n">DDC0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port C Data Direction Register bit 0</span>
<span class="n">DDC1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port C Data Direction Register bit 1</span>
<span class="n">DDC2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port C Data Direction Register bit 2</span>
<span class="n">DDC3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port C Data Direction Register bit 3</span>
<span class="n">DDC4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port C Data Direction Register bit 4</span>
<span class="n">DDC5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port C Data Direction Register bit 5</span>
<span class="n">DDC6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port C Data Direction Register bit 6</span>

<span class="c"># PINC - Port C Input Pins</span>
<span class="n">PINC0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port C Input Pins bit 0</span>
<span class="n">PINC1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port C Input Pins bit 1</span>
<span class="n">PINC2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port C Input Pins bit 2</span>
<span class="n">PINC3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port C Input Pins bit 3</span>
<span class="n">PINC4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port C Input Pins bit 4</span>
<span class="n">PINC5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port C Input Pins bit 5</span>
<span class="n">PINC6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port C Input Pins bit 6</span>


<span class="c"># ***** PORTD ************************</span>
<span class="c"># PORTD - Port D Data Register</span>
<span class="n">PORTD0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port D Data Register bit 0</span>
<span class="n">PD0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c"># For compatibility</span>
<span class="n">PORTD1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port D Data Register bit 1</span>
<span class="n">PD1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c"># For compatibility</span>
<span class="n">PORTD2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port D Data Register bit 2</span>
<span class="n">PD2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c"># For compatibility</span>
<span class="n">PORTD3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port D Data Register bit 3</span>
<span class="n">PD3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c"># For compatibility</span>
<span class="n">PORTD4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port D Data Register bit 4</span>
<span class="n">PD4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c"># For compatibility</span>
<span class="n">PORTD5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port D Data Register bit 5</span>
<span class="n">PD5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c"># For compatibility</span>
<span class="n">PORTD6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port D Data Register bit 6</span>
<span class="n">PD6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c"># For compatibility</span>
<span class="n">PORTD7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Port D Data Register bit 7</span>
<span class="n">PD7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c"># For compatibility</span>

<span class="c"># DDRD - Port D Data Direction Register</span>
<span class="n">DDD0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port D Data Direction Register bit 0</span>
<span class="n">DDD1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port D Data Direction Register bit 1</span>
<span class="n">DDD2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port D Data Direction Register bit 2</span>
<span class="n">DDD3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port D Data Direction Register bit 3</span>
<span class="n">DDD4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port D Data Direction Register bit 4</span>
<span class="n">DDD5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port D Data Direction Register bit 5</span>
<span class="n">DDD6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port D Data Direction Register bit 6</span>
<span class="n">DDD7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Port D Data Direction Register bit 7</span>

<span class="c"># PIND - Port D Input Pins</span>
<span class="n">PIND0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Port D Input Pins bit 0</span>
<span class="n">PIND1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Port D Input Pins bit 1</span>
<span class="n">PIND2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Port D Input Pins bit 2</span>
<span class="n">PIND3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Port D Input Pins bit 3</span>
<span class="n">PIND4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Port D Input Pins bit 4</span>
<span class="n">PIND5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Port D Input Pins bit 5</span>
<span class="n">PIND6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Port D Input Pins bit 6</span>
<span class="n">PIND7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Port D Input Pins bit 7</span>


<span class="c"># ***** TIMER_COUNTER_0 **************</span>
<span class="c"># TIMSK0 - Timer/Counter0 Interrupt Mask Register</span>
<span class="n">TOIE0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter0 Overflow Interrupt Enable</span>
<span class="n">OCIE0A</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Timer/Counter0 Output Compare Match A Interrupt Enable</span>
<span class="n">OCIE0B</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Timer/Counter0 Output Compare Match B Interrupt Enable</span>

<span class="c"># TIFR0 - Timer/Counter0 Interrupt Flag register</span>
<span class="n">TOV0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Timer/Counter0 Overflow Flag</span>
<span class="n">OCF0A</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Timer/Counter0 Output Compare Flag 0A</span>
<span class="n">OCF0B</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Timer/Counter0 Output Compare Flag 0B</span>

<span class="c"># TCCR0A - Timer/Counter  Control Register A</span>
<span class="n">WGM00</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Waveform Generation Mode</span>
<span class="n">WGM01</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Waveform Generation Mode</span>
<span class="n">COM0B0</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Compare Output Mode, Fast PWm</span>
<span class="n">COM0B1</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Compare Output Mode, Fast PWm</span>
<span class="n">COM0A0</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Compare Output Mode, Phase Correct PWM Mode</span>
<span class="n">COM0A1</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Compare Output Mode, Phase Correct PWM Mode</span>

<span class="c"># TCCR0B - Timer/Counter Control Register B</span>
<span class="n">CS00</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Clock Select</span>
<span class="n">CS01</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Clock Select</span>
<span class="n">CS02</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Clock Select</span>
<span class="n">WGM02</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#:</span>
<span class="n">FOC0B</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Force Output Compare B</span>
<span class="n">FOC0A</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Force Output Compare A</span>

<span class="c"># TCNT0 - Timer/Counter0</span>
<span class="n">TCNT0_0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#:</span>
<span class="n">TCNT0_1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: </span>
<span class="n">TCNT0_2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: </span>
<span class="n">TCNT0_3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: </span>
<span class="n">TCNT0_4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: </span>
<span class="n">TCNT0_5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: </span>
<span class="n">TCNT0_6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: </span>
<span class="n">TCNT0_7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: </span>

<span class="c"># OCR0A - Timer/Counter0 Output Compare Register</span>
<span class="n">OCR0A_0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: </span>
<span class="n">OCR0A_1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: </span>
<span class="n">OCR0A_2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: </span>
<span class="n">OCR0A_3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: </span>
<span class="n">OCR0A_4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: </span>
<span class="n">OCR0A_5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: </span>
<span class="n">OCR0A_6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: </span>
<span class="n">OCR0A_7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: </span>

<span class="c"># OCR0B - Timer/Counter0 Output Compare Register</span>
<span class="n">OCR0B_0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: </span>
<span class="n">OCR0B_1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: </span>
<span class="n">OCR0B_2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: </span>
<span class="n">OCR0B_3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: </span>
<span class="n">OCR0B_4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: </span>
<span class="n">OCR0B_5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: </span>
<span class="n">OCR0B_6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: </span>
<span class="n">OCR0B_7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: </span>

<span class="c"># GTCCR - General Timer/Counter Control Register</span>
<span class="c">#PSRSYNC	= 0	#: Prescaler Reset Timer/Counter1 and Timer/Counter0</span>
<span class="n">PSR10</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: For compatibility</span>
<span class="c">#TSM	= 7	#: Timer/Counter Synchronization Mode</span>


<span class="c"># ***** EXTERNAL_INTERRUPT ***********</span>
<span class="c"># EICRA - External Interrupt Control Register</span>
<span class="n">ISC00</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: External Interrupt Sense Control 0 Bit 0</span>
<span class="n">ISC01</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: External Interrupt Sense Control 0 Bit 1</span>
<span class="n">ISC10</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: External Interrupt Sense Control 1 Bit 0</span>
<span class="n">ISC11</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: External Interrupt Sense Control 1 Bit 1</span>

<span class="c"># EIMSK - External Interrupt Mask Register</span>
<span class="n">INT0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: External Interrupt Request 0 Enable</span>
<span class="n">INT1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: External Interrupt Request 1 Enable</span>

<span class="c"># EIFR - External Interrupt Flag Register</span>
<span class="n">INTF0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: External Interrupt Flag 0</span>
<span class="n">INTF1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: External Interrupt Flag 1</span>

<span class="c"># PCICR - Pin Change Interrupt Control Register</span>
<span class="n">PCIE0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Pin Change Interrupt Enable 0</span>
<span class="n">PCIE1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Pin Change Interrupt Enable 1</span>
<span class="n">PCIE2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Pin Change Interrupt Enable 2</span>

<span class="c"># PCMSK2 - Pin Change Mask Register 2</span>
<span class="n">PCINT16</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Pin Change Enable Mask 16</span>
<span class="n">PCINT17</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Pin Change Enable Mask 17</span>
<span class="n">PCINT18</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Pin Change Enable Mask 18</span>
<span class="n">PCINT19</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Pin Change Enable Mask 19</span>
<span class="n">PCINT20</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Pin Change Enable Mask 20</span>
<span class="n">PCINT21</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Pin Change Enable Mask 21</span>
<span class="n">PCINT22</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Pin Change Enable Mask 22</span>
<span class="n">PCINT23</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Pin Change Enable Mask 23</span>

<span class="c"># PCMSK1 - Pin Change Mask Register 1</span>
<span class="n">PCINT8</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Pin Change Enable Mask 8</span>
<span class="n">PCINT9</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Pin Change Enable Mask 9</span>
<span class="n">PCINT10</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Pin Change Enable Mask 10</span>
<span class="n">PCINT11</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Pin Change Enable Mask 11</span>
<span class="n">PCINT12</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Pin Change Enable Mask 12</span>
<span class="n">PCINT13</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Pin Change Enable Mask 13</span>
<span class="n">PCINT14</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Pin Change Enable Mask 14</span>

<span class="c"># PCMSK0 - Pin Change Mask Register 0</span>
<span class="n">PCINT0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Pin Change Enable Mask 0</span>
<span class="n">PCINT1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Pin Change Enable Mask 1</span>
<span class="n">PCINT2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Pin Change Enable Mask 2</span>
<span class="n">PCINT3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Pin Change Enable Mask 3</span>
<span class="n">PCINT4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Pin Change Enable Mask 4</span>
<span class="n">PCINT5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Pin Change Enable Mask 5</span>
<span class="n">PCINT6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Pin Change Enable Mask 6</span>
<span class="n">PCINT7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Pin Change Enable Mask 7</span>

<span class="c"># PCIFR - Pin Change Interrupt Flag Register</span>
<span class="n">PCIF0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Pin Change Interrupt Flag 0</span>
<span class="n">PCIF1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Pin Change Interrupt Flag 1</span>
<span class="n">PCIF2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Pin Change Interrupt Flag 2</span>


<span class="c"># ***** SPI **************************</span>
<span class="c"># SPDR - SPI Data Register</span>
<span class="n">SPDR0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: SPI Data Register bit 0</span>
<span class="n">SPDR1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: SPI Data Register bit 1</span>
<span class="n">SPDR2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: SPI Data Register bit 2</span>
<span class="n">SPDR3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: SPI Data Register bit 3</span>
<span class="n">SPDR4</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: SPI Data Register bit 4</span>
<span class="n">SPDR5</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: SPI Data Register bit 5</span>
<span class="n">SPDR6</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: SPI Data Register bit 6</span>
<span class="n">SPDR7</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: SPI Data Register bit 7</span>

<span class="c"># SPSR - SPI Status Register</span>
<span class="n">SPI2X</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Double SPI Speed Bit</span>
<span class="n">WCOL</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Write Collision Flag</span>
<span class="n">SPIF</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: SPI Interrupt Flag</span>

<span class="c"># SPCR - SPI Control Register</span>
<span class="n">SPR0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: SPI Clock Rate Select 0</span>
<span class="n">SPR1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: SPI Clock Rate Select 1</span>
<span class="n">CPHA</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Clock Phase</span>
<span class="n">CPOL</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Clock polarity</span>
<span class="n">MSTR</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Master/Slave Select</span>
<span class="n">DORD</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Data Order</span>
<span class="n">SPE</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: SPI Enable</span>
<span class="n">SPIE</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: SPI Interrupt Enable</span>


<span class="c"># ***** WATCHDOG *********************</span>
<span class="c"># WDTCSR - Watchdog Timer Control Register</span>
<span class="n">WDP0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Watch Dog Timer Prescaler bit 0</span>
<span class="n">WDP1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Watch Dog Timer Prescaler bit 1</span>
<span class="n">WDP2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Watch Dog Timer Prescaler bit 2</span>
<span class="n">WDE</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Watch Dog Enable</span>
<span class="n">WDCE</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: Watchdog Change Enable</span>
<span class="n">WDP3</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Watchdog Timer Prescaler Bit 3</span>
<span class="n">WDIE</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Watchdog Timeout Interrupt Enable</span>
<span class="n">WDIF</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Watchdog Timeout Interrupt Flag</span>


<span class="c"># ***** CPU **************************</span>
<span class="c"># SREG - Status Register</span>

<span class="c">#: Carry Flag</span>
<span class="n">SREG_C</span>	<span class="o">=</span> <span class="mi">0</span>

<span class="c">#: Zero Flag</span>
<span class="n">SREG_Z</span>	<span class="o">=</span> <span class="mi">1</span>

<span class="c">#: Negative Flag</span>
<span class="n">SREG_N</span>	<span class="o">=</span> <span class="mi">2</span>

<span class="c">#: Two&#39;s Complement Overflow Flag</span>
<span class="n">SREG_V</span>	<span class="o">=</span> <span class="mi">3</span>

<span class="c">#: Sign Bit</span>
<span class="n">SREG_S</span>	<span class="o">=</span> <span class="mi">4</span>

<span class="c">#: Half Carry Flag</span>
<span class="n">SREG_H</span>	<span class="o">=</span> <span class="mi">5</span>

<span class="c">#: Bit Copy Storage</span>
<span class="n">SREG_T</span>	<span class="o">=</span> <span class="mi">6</span>

<span class="c">#: Global Interrupt Enable</span>
<span class="n">SREG_I</span>	<span class="o">=</span> <span class="mi">7</span>


<span class="c"># CLKPR - Clock Prescale Register</span>
<span class="n">CLKPS0</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Clock Prescaler Select Bit 0</span>
<span class="n">CLKPS1</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Clock Prescaler Select Bit 1</span>
<span class="n">CLKPS2</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Clock Prescaler Select Bit 2</span>
<span class="n">CLKPS3</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Clock Prescaler Select Bit 3</span>
<span class="n">CLKPCE</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Clock Prescaler Change Enable</span>


<span class="c"># MCUCR - MCU Control Register</span>
<span class="n">IVCE</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: </span>
<span class="n">IVSEL</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: </span>
<span class="n">PUD</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: </span>
<span class="n">BODSE</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: BOD Sleep Enable</span>
<span class="n">BODS</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: BOD Sleep</span>

<span class="c"># MCUSR - MCU Status Register</span>
<span class="n">PORF</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Power-on reset flag</span>
<span class="n">EXTRF</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: External Reset Flag</span>
<span class="n">EXTREF</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: For compatibility</span>
<span class="n">BORF</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Brown-out Reset Flag</span>
<span class="n">WDRF</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Watchdog Reset Flag</span>

<span class="c"># SMCR - Sleep Mode Control Register</span>
<span class="n">SE</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Sleep Enable</span>
<span class="n">SM0</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Sleep Mode Select Bit 0</span>
<span class="n">SM1</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Sleep Mode Select Bit 1</span>
<span class="n">SM2</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Sleep Mode Select Bit 2</span>

<span class="c"># GPIOR2 - General Purpose I/O Register 2</span>
<span class="n">GPIOR20</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: </span>
<span class="n">GPIOR21</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: </span>
<span class="n">GPIOR22</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: </span>
<span class="n">GPIOR23</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: </span>
<span class="n">GPIOR24</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: </span>
<span class="n">GPIOR25</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: </span>
<span class="n">GPIOR26</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: </span>
<span class="n">GPIOR27</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: </span>

<span class="c"># GPIOR1 - General Purpose I/O Register 1</span>
<span class="n">GPIOR10</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: </span>
<span class="n">GPIOR11</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: </span>
<span class="n">GPIOR12</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: </span>
<span class="n">GPIOR13</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: </span>
<span class="n">GPIOR14</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: </span>
<span class="n">GPIOR15</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: </span>
<span class="n">GPIOR16</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: </span>
<span class="n">GPIOR17</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: </span>

<span class="c"># GPIOR0 - General Purpose I/O Register 0</span>
<span class="n">GPIOR00</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: </span>
<span class="n">GPIOR01</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: </span>
<span class="n">GPIOR02</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: </span>
<span class="n">GPIOR03</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: </span>
<span class="n">GPIOR04</span>	<span class="o">=</span> <span class="mi">4</span>	<span class="c">#: </span>
<span class="n">GPIOR05</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: </span>
<span class="n">GPIOR06</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: </span>
<span class="n">GPIOR07</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: </span>

<span class="c"># PRR - Power Reduction Register</span>
<span class="n">PRADC</span>	<span class="o">=</span> <span class="mi">0</span>	<span class="c">#: Power Reduction ADC</span>
<span class="n">PRUSART0</span>	<span class="o">=</span> <span class="mi">1</span>	<span class="c">#: Power Reduction USART</span>
<span class="n">PRSPI</span>	<span class="o">=</span> <span class="mi">2</span>	<span class="c">#: Power Reduction Serial Peripheral Interface</span>
<span class="n">PRTIM1</span>	<span class="o">=</span> <span class="mi">3</span>	<span class="c">#: Power Reduction Timer/Counter1</span>
<span class="n">PRTIM0</span>	<span class="o">=</span> <span class="mi">5</span>	<span class="c">#: Power Reduction Timer/Counter0</span>
<span class="n">PRTIM2</span>	<span class="o">=</span> <span class="mi">6</span>	<span class="c">#: Power Reduction Timer/Counter2</span>
<span class="n">PRTWI</span>	<span class="o">=</span> <span class="mi">7</span>	<span class="c">#: Power Reduction TWI</span>


<span class="c"># ***** DATA MEMORY DECLARATIONS *****************************************</span>
<span class="n">FLASHEND</span>	<span class="o">=</span> <span class="mh">0x3fff</span> <span class="c">#:</span>
<span class="n">IOEND</span>	<span class="o">=</span> <span class="mh">0x00ff</span> <span class="c">#:</span>
<span class="n">SRAM_START</span>	<span class="o">=</span> <span class="mh">0x0100</span> <span class="c">#:</span>
<span class="n">SRAM_SIZE</span>	<span class="o">=</span> <span class="mi">2048</span> <span class="c">#:</span>
<span class="n">RAMEND</span>	<span class="o">=</span> <span class="mh">0x08ff</span> <span class="c">#:</span>
<span class="n">XRAMEND</span>	<span class="o">=</span> <span class="mh">0x0000</span> <span class="c">#:</span>
<span class="n">E2END</span>	<span class="o">=</span> <span class="mh">0x03ff</span> <span class="c">#:</span>
<span class="n">EEPROMEND</span>	<span class="o">=</span> <span class="mh">0x03ff</span> <span class="c">#:</span>
<span class="n">EEADRBITS</span>	<span class="o">=</span> <span class="mi">10</span> <span class="c">#:</span>


<span class="c">#########################################################################</span>
<span class="c">## Register mnemonics.</span>
<span class="c">#########################################################################</span>

<span class="n">r0</span> <span class="o">=</span> <span class="mi">0</span> <span class="c">#: Register 0</span>
<span class="n">r1</span> <span class="o">=</span> <span class="mi">1</span> <span class="c">#: Register 1</span>
<span class="n">r2</span> <span class="o">=</span> <span class="mi">2</span> <span class="c">#: Register 2</span>
<span class="n">r3</span> <span class="o">=</span> <span class="mi">3</span> <span class="c">#: Register 3</span>
<span class="n">r4</span> <span class="o">=</span> <span class="mi">4</span> <span class="c">#: Register 4</span>
<span class="n">r5</span> <span class="o">=</span> <span class="mi">5</span> <span class="c">#: Register 5</span>
<span class="n">r6</span> <span class="o">=</span> <span class="mi">6</span> <span class="c">#: Register 6</span>
<span class="n">r7</span> <span class="o">=</span> <span class="mi">7</span> <span class="c">#: Register 7</span>
<span class="n">r8</span> <span class="o">=</span> <span class="mi">8</span> <span class="c">#: Register 8</span>
<span class="n">r9</span> <span class="o">=</span> <span class="mi">9</span> <span class="c">#: Register 9</span>
<span class="n">r10</span> <span class="o">=</span> <span class="mi">10</span> <span class="c">#: Register 10</span>
<span class="n">r11</span> <span class="o">=</span> <span class="mi">11</span> <span class="c">#: Register 11</span>
<span class="n">r12</span> <span class="o">=</span> <span class="mi">12</span> <span class="c">#: Register 12</span>
<span class="n">r13</span> <span class="o">=</span> <span class="mi">13</span> <span class="c">#: Register 13</span>
<span class="n">r14</span> <span class="o">=</span> <span class="mi">14</span> <span class="c">#: Register 14</span>
<span class="n">r15</span> <span class="o">=</span> <span class="mi">15</span> <span class="c">#: Register 15</span>
<span class="n">r16</span> <span class="o">=</span> <span class="mi">16</span> <span class="c">#: Register 16</span>
<span class="n">r17</span> <span class="o">=</span> <span class="mi">17</span> <span class="c">#: Register 17</span>
<span class="n">r18</span> <span class="o">=</span> <span class="mi">18</span> <span class="c">#: Register 18</span>
<span class="n">r19</span> <span class="o">=</span> <span class="mi">19</span> <span class="c">#: Register 19</span>
<span class="n">r20</span> <span class="o">=</span> <span class="mi">20</span> <span class="c">#: Register 20</span>
<span class="n">r21</span> <span class="o">=</span> <span class="mi">21</span> <span class="c">#: Register 21</span>
<span class="n">r22</span> <span class="o">=</span> <span class="mi">22</span> <span class="c">#: Register 22</span>
<span class="n">r23</span> <span class="o">=</span> <span class="mi">23</span> <span class="c">#: Register 23</span>
<span class="n">r24</span> <span class="o">=</span> <span class="mi">24</span> <span class="c">#: Register 24</span>
<span class="n">r25</span> <span class="o">=</span> <span class="mi">25</span> <span class="c">#: Register 25</span>
<span class="n">r26</span> <span class="o">=</span> <span class="mi">26</span> <span class="c">#: Register 26</span>
<span class="n">r27</span> <span class="o">=</span> <span class="mi">27</span> <span class="c">#: Register 27</span>
<span class="n">r28</span> <span class="o">=</span> <span class="mi">28</span> <span class="c">#: Register 28</span>
<span class="n">r29</span> <span class="o">=</span> <span class="mi">29</span> <span class="c">#: Register 29</span>
<span class="n">r30</span> <span class="o">=</span> <span class="mi">30</span> <span class="c">#: Register 30</span>
<span class="n">r31</span> <span class="o">=</span> <span class="mi">31</span> <span class="c">#: Register 31</span>


<span class="n">X</span> <span class="o">=</span> <span class="n">r26</span> <span class="c">#:</span>
<span class="n">XL</span> <span class="o">=</span> <span class="n">r26</span> <span class="c">#:</span>
<span class="n">XH</span> <span class="o">=</span> <span class="n">r27</span> <span class="c">#:</span>

<span class="n">Y</span> <span class="o">=</span> <span class="n">r28</span> <span class="c">#:</span>
<span class="n">YL</span> <span class="o">=</span> <span class="n">r28</span> <span class="c">#:</span>
<span class="n">YH</span> <span class="o">=</span> <span class="n">r29</span> <span class="c">#:</span>

<span class="n">Z</span> <span class="o">=</span> <span class="n">r30</span> <span class="c">#:</span>
<span class="n">ZL</span> <span class="o">=</span> <span class="n">r30</span> <span class="c">#:</span>
<span class="n">ZH</span> <span class="o">=</span> <span class="n">r31</span> <span class="c">#:</span>


<span class="n">UCPHA0</span>	<span class="o">=</span> <span class="n">UCSZ00</span>	<span class="c"># For compatibility</span>
<span class="n">UDORD0</span>	<span class="o">=</span> <span class="n">UCSZ01</span>	<span class="c"># For compatibility</span>
<span class="n">UMSEL0</span>	<span class="o">=</span> <span class="n">UMSEL00</span>	<span class="c"># For compatibility</span>
<span class="n">UMSEL1</span>	<span class="o">=</span> <span class="n">UMSEL01</span>	<span class="c"># For compatibility</span>
<span class="n">TWAMR0</span>	<span class="o">=</span> <span class="n">TWAM0</span>	<span class="c"># For compatibility</span>
<span class="n">TWAMR1</span>	<span class="o">=</span> <span class="n">TWAM1</span>	<span class="c"># For compatibility</span>
<span class="n">TWAMR2</span>	<span class="o">=</span> <span class="n">TWAM2</span>	<span class="c"># For compatibility</span>
<span class="n">TWAMR3</span>	<span class="o">=</span> <span class="n">TWAM3</span>	<span class="c"># For compatibility</span>
<span class="n">TWAMR4</span>	<span class="o">=</span> <span class="n">TWAM4</span>	<span class="c"># For compatibility</span>
<span class="n">TWAMR5</span>	<span class="o">=</span> <span class="n">TWAM5</span>	<span class="c"># For compatibility</span>
<span class="n">TWAMR6</span>	<span class="o">=</span> <span class="n">TWAM6</span>	<span class="c"># For compatibility</span>


<span class="n">defs</span> <span class="o">=</span> <span class="nb">set</span><span class="p">(</span><span class="nb">dir</span><span class="p">())</span> <span class="o">-</span> <span class="n">_mark</span>
<span class="n">defs</span><span class="o">.</span><span class="n">remove</span><span class="p">(</span><span class="s">&#39;_mark&#39;</span><span class="p">)</span>
<span class="n">defs</span> <span class="o">=</span> <span class="nb">dict</span><span class="p">(</span>
  <span class="p">(</span><span class="n">k</span><span class="p">,</span> <span class="n">_f</span><span class="p">(</span><span class="n">v</span><span class="p">))</span>
  <span class="k">for</span> <span class="n">k</span><span class="p">,</span> <span class="n">v</span> <span class="ow">in</span> <span class="nb">locals</span><span class="p">()</span><span class="o">.</span><span class="n">iteritems</span><span class="p">()</span>
  <span class="k">if</span> <span class="n">k</span> <span class="ow">in</span> <span class="n">defs</span>
  <span class="p">)</span>


<span class="k">if</span> <span class="n">__name__</span> <span class="o">==</span> <span class="s">&#39;__main__&#39;</span><span class="p">:</span>
  <span class="kn">import</span> <span class="nn">pprint</span>
  <span class="n">pprint</span><span class="o">.</span><span class="n">pprint</span><span class="p">(</span><span class="n">defs</span><span class="p">)</span>
</pre></div>

      </div>
      <div class="bottomnav">
      
        <p>
        <a class="uplink" href="../../../index.html">Contents</a>
        </p>

      </div>

    <div class="footer">
        &copy; Copyright 2012, Simon Forman.
      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
    </div>
  </body>
</html>