<def f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='1043' ll='1045' type='bool llvm::ISD::isUnsignedIntSetCC(llvm::ISD::CondCode Code)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='1041'>/// Return true if this is a setcc instruction that performs an unsigned
  /// comparison when used with integer operands.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='1552' u='c' c='_ZL14emitComparisonN4llvm7SDValueES0_NS_3ISD8CondCodeERKNS_5SDLocERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='3712' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel8SelectCCEN4llvm7SDValueES2_NS1_3ISD8CondCodeERKNS1_5SDLocE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='3759' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel8SelectCCEN4llvm7SDValueES2_NS1_3ISD8CondCodeERKNS1_5SDLocE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='11782' u='c' c='_ZNK4llvm17PPCTargetLowering22DAGCombineTruncBoolExtEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20043' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20105' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20110' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41282' u='c' c='_ZL15combineExtSetccPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
